Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Wed Jun 14 12:13:43 2023
| Host              : HLS04 running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_bus_skew -warn_on_violation -file hw_bb_locked_bus_skew_routed.rpt -pb hw_bb_locked_bus_skew_routed.pb -rpx hw_bb_locked_bus_skew_routed.rpx
| Design            : level0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.29 11-17-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   229       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             20.000       0.568     19.432
2   231       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             20.000       0.793     19.207
3   234       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             20.000       0.580     19.420
4   236       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             20.000       0.396     19.604
5   660       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              4.000       0.495      3.505
6   662       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              4.000       0.474      3.526
7   664       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]}]]
                                                                              Slow              4.000       0.538      3.462
8   666       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[6]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]}]]
                                                                              Slow              4.000       0.574      3.426
9   668       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]}]]
                                                                              Slow              4.000       0.422      3.578
10  670       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[6]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              4.000       0.570      3.430
11  672       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              4.000       0.459      3.541
12  674       [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow             10.000       0.786      9.214
13  676       [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow             10.000       0.754      9.246
14  678       [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow             10.000       0.714      9.286
15  680       [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow             10.000       0.627      9.373
16  682       [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.602      9.398
17  684       [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.633      9.367
18  686       [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.616      9.384
19  688       [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.900      9.100
20  690       [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              2.222       1.031      1.191
21  692       [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              2.222       0.587      1.635
22  694       [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              2.222       0.498      1.724
23  696       [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              2.222       0.466      1.756
24  698       [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              2.222       1.123      1.099
25  700       [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              2.222       0.478      1.744
26  702       [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              2.222       0.463      1.759
27  704       [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              2.222       0.438      1.784
28  706       [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              2.222       0.507      1.715
29  708       [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              2.222       0.395      1.827
30  710       [get_cells [list {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Fast              2.222      -0.447      2.669
31  712       [get_cells [list {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Fast              2.222      -0.443      2.665
32  714       [get_cells [list {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              2.222      -0.103      2.325
33  716       [get_cells [list {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Fast              2.222      -0.435      2.657
34  718       [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Fast              2.222      -0.368      2.590
35  720       [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Fast              2.222      -0.458      2.680
36  722       [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Fast              2.222      -0.457      2.679
37  724       [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Fast              2.222      -0.460      2.682
38  726       [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Fast              2.222      -0.410      2.632
39  728       [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Fast              2.222      -0.431      2.653
40  730       [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              4.000       0.452      3.548
41  732       [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              4.000       0.428      3.572
42  734       [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              4.000       0.394      3.606
43  736       [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              4.000       0.848      3.152
44  738       [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              4.000       0.376      3.624
45  740       [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              4.000       0.476      3.524
46  742       [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              4.000       0.725      3.275
47  744       [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              4.000       0.386      3.614
48  746       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]}]]
                                                                              Slow             60.000       0.354     59.646
49  748       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             60.000       0.829     59.171
50  750       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             12.000       0.450     11.550
51  752       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             12.000       1.083     10.917
52  754       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]}]]
                                                                              Slow             60.000       0.404     59.596
53  756       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]}]]
                                                                              Slow             60.000       0.308     59.692
54  758       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             60.000       0.867     59.133
55  760       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             12.000       0.172     11.828
56  762       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             12.000       0.958     11.042
57  764       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]}]]
                                                                              Slow             60.000       0.244     59.756
58  766       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]}]]
                                                                              Slow             60.000       0.542     59.458
59  768       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             60.000       0.730     59.270
60  770       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             12.000       0.277     11.723
61  772       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             12.000       0.853     11.147
62  774       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]}]]
                                                                              Slow             60.000       0.243     59.757
63  776       [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[4]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[6]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[4]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[6]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[7]}]]
                                                                              Slow             20.000       0.612     19.388
64  778       [get_cells [list {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             60.000       0.232     59.768
65  780       [get_cells [list {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]}]]
                                                                              Slow             60.000       0.272     59.728
66  782       [get_cells [list {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             12.000       1.252     10.748
67  784       [get_cells [list {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             60.000       0.229     59.771
68  786       [get_cells [list {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             30.000       0.644     29.356
69  788       [get_cells {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]}]
                                              [get_cells {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]}]
                                                                              NA               30.000          NA         NA
70  790       [get_cells [list {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             60.000       0.213     59.787
71  792       [get_cells [list {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             60.000       0.614     59.386
72  794       [get_cells [list {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             30.000       0.653     29.347
73  796       [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]}]]
                                                                              Slow             60.000       0.776     59.224
74  798       [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             60.000       0.711     59.289
75  800       [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             12.000       0.922     11.078
76  802       [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]}]]
                                              [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]}]]
                                                                              Slow             60.000       0.721     59.279
77  804       [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             60.000       0.724     59.276
78  806       [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             60.000       0.911     59.089
79  808       [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             12.000       0.299     11.701
80  810       [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             12.000       0.691     11.309
81  812       [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             60.000       1.067     58.933
82  814       [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             12.000       0.419     11.581
83  816       [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             12.000       0.703     11.297
84  818       [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             60.000       0.252     59.748
85  820       [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             60.000       1.064     58.936
86  822       [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             12.000       0.554     11.446
87  824       [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             12.000       0.514     11.486
88  826       [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             12.000       0.843     11.157
89  828       [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             60.000       0.232     59.768
90  830       [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             60.000       0.646     59.354
91  832       [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             12.000       0.735     11.265
92  834       [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             12.000       0.488     11.512
93  836       [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             12.000       1.025     10.975
94  838       [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             60.000       0.378     59.622
95  840       [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             60.000       0.792     59.208
96  842       [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             12.000       0.497     11.503
97  844       [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             60.000       0.526     59.474
98  846       [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             60.000       0.805     59.195
99  848       [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             12.000       0.364     11.636
100  850       [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             12.000       0.784     11.216
101  852       [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             60.000       0.635     59.365
102  854       [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             60.000       0.641     59.359
103  856       [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             60.000       0.846     59.154
104  858       [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             12.000       0.596     11.404
105  860       [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             12.000       0.889     11.111
106  862       [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             60.000       0.649     59.351
107  864       [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[8]} {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]} {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             60.000       0.279     59.721
108  866       [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]}]]
                                                                              Slow             60.000       0.541     59.459
109  868       [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             12.000       0.275     11.725
110  870       [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             12.000       0.523     11.477
111  872       [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]} {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]} {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             60.000       0.336     59.664
112  874       [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[0]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[1]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[0]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[1]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]}]]
                                                                              Slow              9.999       0.345      9.654
113  876       [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow              9.999       0.890      9.109
114  878       [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             12.000       0.394     11.606
115  880       [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             12.000       0.803     11.197
116  882       [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[0]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[1]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[0]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[1]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]}]]
                                                                              Slow              9.999       0.414      9.585
117  884       [get_cells [list {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[8]} {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]} {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             60.000       0.354     59.646
118  886       [get_cells [list {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]}]]
                                              [get_cells [list {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]}]]
                                                                              Slow             60.000       0.605     59.395
119  888       [get_cells [list {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             12.000       0.263     11.737
120  890       [get_cells [list {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             12.000       0.592     11.408
121  892       [get_cells [list {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]} {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]} {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             60.000       0.357     59.643


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                      clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         0.568     19.432


Slack (MET) :             19.432ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    4.891ns
  Reference Relative Delay:   3.293ns
  Relative CRPR:              1.030ns
  Actual Bus Skew:            0.568ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=23948, routed)       2.673     5.152    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.228 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809     7.037    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.065 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600     7.665    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     7.757 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.814     9.571    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X225Y109       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X225Y109       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     9.651 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.437    10.088    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X223Y112       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.593     5.209    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X223Y112       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.037     5.172                     
    SLICE_X223Y112       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     5.197    static           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                          10.088                     
                         clock arrival                          5.197                     
  -------------------------------------------------------------------
                         relative delay                         4.891                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=23948, routed)       2.398     5.014    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.072 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268     6.340    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.364 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.546     6.910    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     6.989 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.614     8.602    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X224Y110       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X224Y110       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     8.663 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.096     8.759    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X224Y112       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.888     5.367    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X224Y112       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.037     5.404                     
    SLICE_X224Y112       FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     5.466    static           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           8.759                     
                         clock arrival                          5.466                     
  -------------------------------------------------------------------
                         relative delay                         3.293                     



Id: 2
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                                            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                                                                                                            Slow         0.793     19.207


Slack (MET) :             19.207ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -2.506ns
  Reference Relative Delay:  -4.328ns
  Relative CRPR:              1.030ns
  Actual Bus Skew:            0.793ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.897     5.376    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X223Y108       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X223Y108       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     5.455 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.630     6.085    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X225Y109       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=23948, routed)       2.398     5.014    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.072 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268     6.340    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.364 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.546     6.910    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     6.989 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.614     8.603    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X225Y109       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.037     8.566                     
    SLICE_X225Y109       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.591    static           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           6.085                     
                         clock arrival                          8.591                     
  -------------------------------------------------------------------
                         relative delay                        -2.506                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.599     5.215    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X224Y112       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X224Y112       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     5.273 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.072     5.345    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X224Y110       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=23948, routed)       2.673     5.152    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.228 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809     7.037    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.065 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600     7.665    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     7.757 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.817     9.574    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X224Y110       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.037     9.611                     
    SLICE_X224Y110       FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     9.673    static           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           5.345                     
                         clock arrival                          9.673                     
  -------------------------------------------------------------------
                         relative delay                        -4.328                     



Id: 3
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                                            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                                                                                                            Slow         0.580     19.420


Slack (MET) :             19.420ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -2.706ns
  Reference Relative Delay:  -4.184ns
  Relative CRPR:              0.898ns
  Actual Bus Skew:            0.580ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.902     5.381    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X225Y128       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X225Y128       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.461 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.569     6.030    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X225Y132       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=23948, routed)       2.398     5.014    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.072 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268     6.340    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.364 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.546     6.910    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     6.989 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.666     8.654    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X225Y132       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.057     8.711                     
    SLICE_X225Y132       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.736    static           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           6.030                     
                         clock arrival                          8.736                     
  -------------------------------------------------------------------
                         relative delay                        -2.706                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.595     5.211    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X226Y123       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X226Y123       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     5.270 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.190     5.460    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X227Y124       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=23948, routed)       2.673     5.152    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.228 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809     7.037    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.065 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600     7.665    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     7.757 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.881     9.638    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X227Y124       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.056     9.582                     
    SLICE_X227Y124       FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     9.644    static           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           5.460                     
                         clock arrival                          9.644                     
  -------------------------------------------------------------------
                         relative delay                        -4.184                     



Id: 4
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                      clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                                                                                                            Slow         0.396     19.604


Slack (MET) :             19.604ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    4.719ns
  Reference Relative Delay:   3.407ns
  Relative CRPR:              0.916ns
  Actual Bus Skew:            0.396ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=23948, routed)       2.673     5.152    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.228 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809     7.037    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.065 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600     7.665    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     7.757 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.866     9.623    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X227Y128       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X227Y128       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     9.702 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.305    10.007    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X228Y126       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.591     5.207    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X228Y126       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.056     5.263                     
    SLICE_X228Y126       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.288    static           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                          10.007                     
                         clock arrival                          5.288                     
  -------------------------------------------------------------------
                         relative delay                         4.719                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=23948, routed)       2.398     5.014    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.072 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268     6.340    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.364 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.546     6.910    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     6.989 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.662     8.651    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X227Y128       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X227Y128       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     8.709 r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.085     8.794    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X225Y128       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.902     5.381    static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X225Y128       FDCE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.057     5.324                     
    SLICE_X225Y128       FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     5.386    static           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           8.794                     
                         clock arrival                          5.386                     
  -------------------------------------------------------------------
                         relative delay                         3.407                     



Id: 5
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.495      3.505


Slack (MET) :             3.505ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    2.981ns
  Reference Relative Delay:   2.419ns
  Relative CRPR:              0.067ns
  Actual Bus Skew:            0.495ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.678     4.149    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X189Y127       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X189Y127       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.230 r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.601     4.831    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X189Y132       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.567     1.759    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X189Y132       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.066     1.825                     
    SLICE_X189Y132       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     1.850    static           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.831                     
                         clock arrival                          1.850                     
  -------------------------------------------------------------------
                         relative delay                         2.981                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     2.585    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.609 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.487     4.096    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X186Y126       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X186Y126       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     4.156 r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.228     4.384    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X191Y132       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.755     1.970    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X191Y132       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.066     1.904                     
    SLICE_X191Y132       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     1.965    static           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.384                     
                         clock arrival                          1.965                     
  -------------------------------------------------------------------
                         relative delay                         2.419                     



Id: 6
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out1_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.474      3.526


Slack (MET) :             3.526ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -1.640ns
  Reference Relative Delay:  -2.180ns
  Relative CRPR:              0.067ns
  Actual Bus Skew:            0.474ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.769     1.984    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X186Y129       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X186Y129       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.062 r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.495     2.557    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X203Y128       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     2.585    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.609 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.497     4.106    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X203Y128       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.066     4.172                     
    SLICE_X203Y128       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.197    static           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           2.557                     
                         clock arrival                          4.197                     
  -------------------------------------------------------------------
                         relative delay                        -1.640                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.572     1.764    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X187Y125       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X187Y125       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.822 r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.142     1.964    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X187Y127       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.677     4.148    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X187Y127       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.066     4.082                     
    SLICE_X187Y127       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.144    static           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.964                     
                         clock arrival                          4.144                     
  -------------------------------------------------------------------
                         relative delay                        -2.180                     



Id: 7
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]}]] 4.000
Requirement: 4.000ns
Endpoints: 7

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out1_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.538      3.462


Slack (MET) :             3.462ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -1.643ns
  Reference Relative Delay:  -2.248ns
  Relative CRPR:              0.067ns
  Actual Bus Skew:            0.538ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.810     2.025    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X180Y122       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X180Y122       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.104 r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.437     2.541    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X185Y121       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     2.585    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.609 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.484     4.093    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X185Y121       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.066     4.159                     
    SLICE_X185Y121       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.184    static           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.541                     
                         clock arrival                          4.184                     
  -------------------------------------------------------------------
                         relative delay                        -1.643                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.565     1.757    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X185Y124       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X185Y124       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.817 r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.073     1.890    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X185Y122       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.671     4.142    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X185Y122       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism             -0.066     4.076                     
    SLICE_X185Y122       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.138    static           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           1.890                     
                         clock arrival                          4.138                     
  -------------------------------------------------------------------
                         relative delay                        -2.248                     



Id: 8
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[6]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]}]] 4.000
Requirement: 4.000ns
Endpoints: 7

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                                                                                                            Slow         0.574      3.426


Slack (MET) :             3.426ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    2.957ns
  Reference Relative Delay:   2.316ns
  Relative CRPR:              0.067ns
  Actual Bus Skew:            0.574ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.680     4.151    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_clk
    SLICE_X191Y126       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X191Y126       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     4.229 r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.549     4.778    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[2]
    SLICE_X201Y133       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.538     1.730    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_clk
    SLICE_X201Y133       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.066     1.796                     
    SLICE_X201Y133       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.821    static           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.778                     
                         clock arrival                          1.821                     
  -------------------------------------------------------------------
                         relative delay                         2.957                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     2.585    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.609 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.494     4.103    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_clk
    SLICE_X191Y126       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X191Y126       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.161 r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.112     4.273    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[6]
    SLICE_X191Y126       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.747     1.962    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_clk
    SLICE_X191Y126       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism             -0.066     1.896                     
    SLICE_X191Y126       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     1.957    static           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                           4.273                     
                         clock arrival                          1.957                     
  -------------------------------------------------------------------
                         relative delay                         2.316                     



Id: 9
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]}]] 4.000
Requirement: 4.000ns
Endpoints: 7

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.422      3.578


Slack (MET) :             3.578ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    2.717ns
  Reference Relative Delay:   2.228ns
  Relative CRPR:              0.067ns
  Actual Bus Skew:            0.422ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.651     4.122    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X183Y123       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X183Y123       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.202 r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.384     4.586    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X184Y121       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.586     1.778    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X184Y121       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.066     1.844                     
    SLICE_X184Y121       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.869    static           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.586                     
                         clock arrival                          1.869                     
  -------------------------------------------------------------------
                         relative delay                         2.717                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     2.585    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.609 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.466     4.075    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X183Y123       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X183Y123       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.133 r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.111     4.244    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X181Y122       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.805     2.020    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X181Y122       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism             -0.066     1.954                     
    SLICE_X181Y122       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.016    static           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.244                     
                         clock arrival                          2.016                     
  -------------------------------------------------------------------
                         relative delay                         2.228                     



Id: 10
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[6]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]}]] 4.000
Requirement: 4.000ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out1_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                                                                                                            Slow         0.570      3.430


Slack (MET) :             3.430ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -1.594ns
  Reference Relative Delay:  -2.230ns
  Relative CRPR:              0.067ns
  Actual Bus Skew:            0.570ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.757     1.972    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_clk
    SLICE_X185Y124       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X185Y124       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.051 r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.548     2.599    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[2]
    SLICE_X186Y124       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     2.585    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.609 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.493     4.102    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_clk
    SLICE_X186Y124       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.066     4.168                     
    SLICE_X186Y124       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.193    static           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.599                     
                         clock arrival                          4.193                     
  -------------------------------------------------------------------
                         relative delay                        -1.594                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.570     1.762    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_clk
    SLICE_X186Y129       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X186Y129       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.820 r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.091     1.911    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[7]
    SLICE_X186Y127       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.675     4.146    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_clk
    SLICE_X186Y127       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism             -0.066     4.080                     
    SLICE_X186Y127       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     4.141    static           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           1.911                     
                         clock arrival                          4.141                     
  -------------------------------------------------------------------
                         relative delay                        -2.230                     



Id: 11
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]} {level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]}]] 4.000
Requirement: 4.000ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.459      3.541


Slack (MET) :             3.541ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    2.778ns
  Reference Relative Delay:   2.252ns
  Relative CRPR:              0.067ns
  Actual Bus Skew:            0.459ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.678     4.149    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X187Y121       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X187Y121       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.228 r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.418     4.646    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X184Y121       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.585     1.777    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X184Y121       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.066     1.843                     
    SLICE_X184Y121       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.868    static           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.646                     
                         clock arrival                          1.868                     
  -------------------------------------------------------------------
                         relative delay                         2.778                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     2.585    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.609 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.487     4.096    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X186Y126       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X186Y126       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     4.155 r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.095     4.250    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X187Y126       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.788     2.003    static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X187Y126       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism             -0.066     1.937                     
    SLICE_X187Y126       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     1.998    static           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.250                     
                         clock arrival                          1.998                     
  -------------------------------------------------------------------
                         relative delay                         2.252                     



Id: 12
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 10.000
Requirement: 10.000ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
io_clk_pcie_user_00   clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.786      9.214


Slack (MET) :             9.214ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00)
  Endpoint Destination:   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00)
  Reference Destination:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:   -2.305ns
  Reference Relative Delay:  -3.557ns
  Relative CRPR:              0.466ns
  Actual Bus Skew:            0.786ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static         io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.598     2.197    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X223Y89        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X223Y89        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.278 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.602     2.880    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X220Y88        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.544     5.160    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X220Y88        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     5.160                     
    SLICE_X220Y88        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.185    static           level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.880                     
                         clock arrival                          5.185                     
  -------------------------------------------------------------------
                         relative delay                        -2.305                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static         io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109     0.109 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.187    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.301 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.420     1.721    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X225Y88        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X225Y88        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.779 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.077     1.856    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X224Y88        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.872     5.351    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X224Y88        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     5.351                     
    SLICE_X224Y88        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     5.413    static           level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           1.856                     
                         clock arrival                          5.413                     
  -------------------------------------------------------------------
                         relative delay                        -3.557                     



Id: 13
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 10.000
Requirement: 10.000ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
io_clk_pcie_user_00   clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                                                            Slow         0.754      9.246


Slack (MET) :             9.246ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00)
  Endpoint Destination:   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00)
  Reference Destination:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:   -2.317ns
  Reference Relative Delay:  -3.593ns
  Relative CRPR:              0.522ns
  Actual Bus Skew:            0.754ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static         io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.583     2.182    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X221Y92        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X221Y92        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.261 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.584     2.845    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X218Y90        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.522     5.138    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X218Y90        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     5.138                     
    SLICE_X218Y90        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.163    static           level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.845                     
                         clock arrival                          5.163                     
  -------------------------------------------------------------------
                         relative delay                        -2.317                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static         io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109     0.109 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.187    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.301 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.396     1.697    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X221Y93        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X221Y93        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.755 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.068     1.823    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X221Y95        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.875     5.354    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X221Y95        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     5.354                     
    SLICE_X221Y95        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     5.416    static           level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           1.823                     
                         clock arrival                          5.416                     
  -------------------------------------------------------------------
                         relative delay                        -3.593                     



Id: 14
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 10.000
Requirement: 10.000ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      io_clk_pcie_user_00   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.714      9.286


Slack (MET) :             9.286ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00)
  Reference Source:       level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    4.359ns
  Reference Relative Delay:   3.123ns
  Relative CRPR:              0.522ns
  Actual Bus Skew:            0.714ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.871     5.350    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X223Y90        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X223Y90        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.430 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.623     6.053    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X220Y90        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static         io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109     0.109 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.187    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.301 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.368     1.669    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X220Y90        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     1.669                     
    SLICE_X220Y90        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     1.694    static           level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           6.053                     
                         clock arrival                          1.694                     
  -------------------------------------------------------------------
                         relative delay                         4.359                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.579     5.195    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X222Y92        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X222Y92        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     5.255 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.133     5.388    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X222Y89        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static         io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.605     2.204    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X222Y89        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     2.204                     
    SLICE_X222Y89        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.265    static           level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           5.388                     
                         clock arrival                          2.265                     
  -------------------------------------------------------------------
                         relative delay                         3.123                     



Id: 15
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 10.000
Requirement: 10.000ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      io_clk_pcie_user_00   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                                                                            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.627      9.373


Slack (MET) :             9.373ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00)
  Reference Source:       level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    4.265ns
  Reference Relative Delay:   3.115ns
  Relative CRPR:              0.523ns
  Actual Bus Skew:            0.627ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.833     5.312    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X220Y88        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X220Y88        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     5.390 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.604     5.994    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X223Y88        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static         io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109     0.109 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.187    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.301 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.403     1.704    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X223Y88        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism              0.000     1.704                     
    SLICE_X223Y88        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     1.729    static           level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                           5.994                     
                         clock arrival                          1.729                     
  -------------------------------------------------------------------
                         relative delay                         4.265                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.585     5.201    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X223Y84        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X223Y84        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     5.259 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.106     5.365    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X222Y84        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static         io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.590     2.189    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X222Y84        FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.189                     
    SLICE_X222Y84        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.250    static           level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           5.365                     
                         clock arrival                          2.250                     
  -------------------------------------------------------------------
                         relative delay                         3.115                     



Id: 16
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
io_clk_pcie_user_00   clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.602      9.398


Slack (MET) :             9.398ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00)
  Endpoint Destination:   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00)
  Reference Destination:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:   -2.525ns
  Reference Relative Delay:  -3.536ns
  Relative CRPR:              0.410ns
  Actual Bus Skew:            0.602ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static         io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.617     2.216    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X222Y119       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X222Y119       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.294 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.422     2.716    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X224Y114       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.600     5.216    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X224Y114       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     5.216                     
    SLICE_X224Y114       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     5.241    static           level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.716                     
                         clock arrival                          5.241                     
  -------------------------------------------------------------------
                         relative delay                        -2.525                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static         io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109     0.109 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.187    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.301 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.463     1.764    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X221Y120       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X221Y120       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.822 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.069     1.891    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X221Y119       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.886     5.365    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X221Y119       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     5.365                     
    SLICE_X221Y119       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     5.427    static           level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.891                     
                         clock arrival                          5.427                     
  -------------------------------------------------------------------
                         relative delay                        -3.536                     



Id: 17
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      io_clk_pcie_user_00   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.633      9.367


Slack (MET) :             9.367ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00)
  Reference Source:       level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    3.950ns
  Reference Relative Delay:   3.014ns
  Relative CRPR:              0.303ns
  Actual Bus Skew:            0.633ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.822     5.301    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X211Y116       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X211Y116       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     5.381 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.250     5.631    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X211Y119       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static         io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109     0.109 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.187    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.301 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.356     1.656    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X211Y119       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.656                     
    SLICE_X211Y119       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     1.681    static           level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           5.631                     
                         clock arrival                          1.681                     
  -------------------------------------------------------------------
                         relative delay                         3.950                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.507     5.123    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X207Y121       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X207Y121       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     5.181 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.068     5.249    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X207Y122       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static         io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.574     2.173    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X207Y122       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.173                     
    SLICE_X207Y122       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.235    static           level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           5.249                     
                         clock arrival                          2.235                     
  -------------------------------------------------------------------
                         relative delay                         3.014                     



Id: 18
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
io_clk_pcie_user_00   clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.616      9.384


Slack (MET) :             9.384ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00)
  Endpoint Destination:   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00)
  Reference Destination:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:   -2.402ns
  Reference Relative Delay:  -3.546ns
  Relative CRPR:              0.529ns
  Actual Bus Skew:            0.616ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static         io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.535     2.134    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X212Y118       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X212Y118       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.210 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.559     2.769    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X210Y118       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.530     5.146    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X210Y118       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     5.146                     
    SLICE_X210Y118       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     5.171    static           level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.769                     
                         clock arrival                          5.171                     
  -------------------------------------------------------------------
                         relative delay                        -2.402                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static         io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109     0.109 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.187    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.301 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.349     1.650    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X209Y118       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X209Y118       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.709 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.108     1.817    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X210Y118       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.822     5.301    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X210Y118       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     5.301                     
    SLICE_X210Y118       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     5.363    static           level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.817                     
                         clock arrival                          5.363                     
  -------------------------------------------------------------------
                         relative delay                        -3.546                     



Id: 19
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      io_clk_pcie_user_00   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.900      9.100


Slack (MET) :             9.100ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00)
  Reference Source:       level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    4.582ns
  Reference Relative Delay:   3.141ns
  Relative CRPR:              0.541ns
  Actual Bus Skew:            0.900ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.886     5.365    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X221Y119       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X221Y119       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     5.444 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.884     6.328    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X221Y118       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static         io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109     0.109 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.187    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.301 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.421     1.721    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X221Y118       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.721                     
    SLICE_X221Y118       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     1.746    static           level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           6.328                     
                         clock arrival                          1.746                     
  -------------------------------------------------------------------
                         relative delay                         4.582                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.594     5.210    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X221Y119       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X221Y119       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     5.269 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.149     5.418    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X222Y119       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static         io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.617     2.216    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X222Y119       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.216                     
    SLICE_X222Y119       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.277    static           level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           5.418                     
                         clock arrival                          2.277                     
  -------------------------------------------------------------------
                         relative delay                         3.141                     



Id: 20
set_bus_skew -from [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 2.222
Requirement: 2.222ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
hbm_aclk              dma_ip_axi_aclk_1     level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                                                                            level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         1.031      1.191


Slack (MET) :             1.191ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Endpoint Destination:   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Reference Destination:  level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.222ns
  Endpoint Relative Delay:    4.111ns
  Reference Relative Delay:   3.171ns
  Relative CRPR:             -0.091ns
  Actual Bus Skew:            1.031ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.683 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.733    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.733 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.055    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.206 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.384     3.590    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.463 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.708    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.736 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        1.040     4.776    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X57Y59         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y59         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.856 r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.459     6.315    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X114Y76        FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.987     2.179    boundary       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X114Y76        FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.179                     
    SLICE_X114Y76        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.204    reconfigurable   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           6.315                     
                         clock arrival                          2.204                     
  -------------------------------------------------------------------
                         relative delay                         4.111                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     0.573 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.613    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.899    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.030 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.144     3.174    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.804 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.019    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.043 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.966     5.008    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X55Y59         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     5.067 r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.745     5.812    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X87Y67         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      2.365     2.580    boundary       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X87Y67         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     2.580                     
    SLICE_X87Y67         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.641    reconfigurable   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           5.812                     
                         clock arrival                          2.641                     
  -------------------------------------------------------------------
                         relative delay                         3.171                     



Id: 21
set_bus_skew -from [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 2.222
Requirement: 2.222ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     hbm_aclk              level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                                                                            level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.587      1.635


Slack (MET) :             1.635ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Reference Source:       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.222ns
  Endpoint Relative Delay:   -1.698ns
  Reference Relative Delay:  -2.206ns
  Relative CRPR:             -0.079ns
  Actual Bus Skew:            0.587ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      2.330     2.545    boundary       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X93Y57         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X93Y57         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.625 r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.614     3.239    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X88Y55         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     0.573 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.613    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.899    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.030 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.144     3.174    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.804 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.019    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.043 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.870     4.912    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X88Y55         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     4.912                     
    SLICE_X88Y55         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.937    reconfigurable   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.239                     
                         clock arrival                          4.937                     
  -------------------------------------------------------------------
                         relative delay                        -1.698                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      2.103     2.295    boundary       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X92Y57         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X92Y57         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.354 r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.236     2.590    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X87Y56         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.683 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.733    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.733 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.055    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.206 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.384     3.590    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.463 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.708    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.736 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.998     4.734    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X87Y56         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     4.734                     
    SLICE_X87Y56         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.796    reconfigurable   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           2.590                     
                         clock arrival                          4.796                     
  -------------------------------------------------------------------
                         relative delay                        -2.206                     



Id: 22
set_bus_skew -from [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 2.222
Requirement: 2.222ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
hbm_aclk              dma_ip_axi_aclk_1     level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                                                                            level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.498      1.724


Slack (MET) :             1.724ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Endpoint Destination:   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Reference Destination:  level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.222ns
  Endpoint Relative Delay:    3.069ns
  Reference Relative Delay:   2.677ns
  Relative CRPR:             -0.106ns
  Actual Bus Skew:            0.498ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.683 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.733    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.733 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.055    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.206 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.384     3.590    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.463 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.708    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.736 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.896     4.632    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X102Y57        FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X102Y57        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.709 r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.603     5.312    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X111Y58        FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      2.026     2.218    boundary       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X111Y58        FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.218                     
    SLICE_X111Y58        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.243    reconfigurable   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           5.312                     
                         clock arrival                          2.243                     
  -------------------------------------------------------------------
                         relative delay                         3.069                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     0.573 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.613    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.899    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.030 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.144     3.174    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.804 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.019    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.043 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.797     4.839    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X95Y58         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X95Y58         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.897 r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.321     5.218    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X109Y58        FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      2.265     2.480    boundary       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X109Y58        FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     2.480                     
    SLICE_X109Y58        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.541    reconfigurable   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           5.218                     
                         clock arrival                          2.541                     
  -------------------------------------------------------------------
                         relative delay                         2.677                     



Id: 23
set_bus_skew -from [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 2.222
Requirement: 2.222ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     hbm_aclk              level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                                                                            level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.466      1.756


Slack (MET) :             1.756ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Reference Source:       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.222ns
  Endpoint Relative Delay:   -1.789ns
  Reference Relative Delay:  -2.277ns
  Relative CRPR:              0.022ns
  Actual Bus Skew:            0.466ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      2.358     2.573    boundary       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X86Y69         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y69         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.652 r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.508     3.160    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X83Y59         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     0.573 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.613    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.899    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.030 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.144     3.174    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.804 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.019    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.043 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.882     4.924    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X83Y59         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     4.924                     
    SLICE_X83Y59         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.949    reconfigurable   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           3.160                     
                         clock arrival                          4.949                     
  -------------------------------------------------------------------
                         relative delay                        -1.789                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      2.124     2.316    boundary       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X86Y64         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y64         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.375 r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.165     2.540    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X84Y58         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.683 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.733    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.733 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.055    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.206 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.384     3.590    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.463 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.708    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.736 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        1.019     4.755    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X84Y58         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     4.755                     
    SLICE_X84Y58         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.817    reconfigurable   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           2.540                     
                         clock arrival                          4.817                     
  -------------------------------------------------------------------
                         relative delay                        -2.277                     



Id: 24
set_bus_skew -from [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 2.222
Requirement: 2.222ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
hbm_aclk              dma_ip_axi_aclk_1     level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                                                                            level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.123      1.099


Slack (MET) :             1.099ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Endpoint Destination:   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Reference Destination:  level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.222ns
  Endpoint Relative Delay:    3.814ns
  Reference Relative Delay:   2.812ns
  Relative CRPR:             -0.121ns
  Actual Bus Skew:            1.123ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.683 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.733    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.733 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.055    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.206 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.384     3.590    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.463 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.708    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.736 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.912     4.648    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X95Y58         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X95Y58         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.725 r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           1.169     5.894    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X119Y82        FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.863     2.055    boundary       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X119Y82        FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     2.055                     
    SLICE_X119Y82        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.080    reconfigurable   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           5.894                     
                         clock arrival                          2.080                     
  -------------------------------------------------------------------
                         relative delay                         3.814                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     0.573 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.613    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.899    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.030 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.144     3.174    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.804 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.019    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.043 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.777     4.820    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X104Y59        FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X104Y59        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     4.878 r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.466     5.344    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X106Y76        FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      2.254     2.469    boundary       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X106Y76        FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.469                     
    SLICE_X106Y76        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.531    reconfigurable   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           5.344                     
                         clock arrival                          2.531                     
  -------------------------------------------------------------------
                         relative delay                         2.812                     



Id: 25
set_bus_skew -from [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 2.222
Requirement: 2.222ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
hbm_aclk              dma_ip_axi_aclk_1     level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                                                                            level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.478      1.744


Slack (MET) :             1.744ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Endpoint Destination:   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Reference Destination:  level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.222ns
  Endpoint Relative Delay:    2.872ns
  Reference Relative Delay:   2.469ns
  Relative CRPR:             -0.075ns
  Actual Bus Skew:            0.478ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.683 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.733    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.733 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.055    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.206 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.384     3.590    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.463 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.708    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.736 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        1.111     4.847    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X52Y47         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X52Y47         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.926 r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.379     5.305    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X56Y47         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      2.216     2.408    boundary       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X56Y47         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.408                     
    SLICE_X56Y47         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.433    reconfigurable   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           5.305                     
                         clock arrival                          2.433                     
  -------------------------------------------------------------------
                         relative delay                         2.872                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     0.573 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.613    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.899    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.030 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.144     3.174    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.804 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.019    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.043 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.919     4.961    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X57Y47         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y47         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     5.019 r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.159     5.178    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X57Y48         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      2.433     2.648    boundary       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X57Y48         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     2.648                     
    SLICE_X57Y48         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.709    reconfigurable   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           5.178                     
                         clock arrival                          2.709                     
  -------------------------------------------------------------------
                         relative delay                         2.469                     



Id: 26
set_bus_skew -from [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 2.222
Requirement: 2.222ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     hbm_aclk              level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                                                                            level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.463      1.759


Slack (MET) :             1.759ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Reference Source:       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.222ns
  Endpoint Relative Delay:   -1.665ns
  Reference Relative Delay:  -2.169ns
  Relative CRPR:              0.042ns
  Actual Bus Skew:            0.463ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      2.496     2.711    boundary       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X53Y47         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y47         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.787 r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.584     3.371    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X53Y47         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     0.573 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.613    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.899    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.030 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.144     3.174    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.804 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.019    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.043 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.968     5.011    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X53Y47         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     5.011                     
    SLICE_X53Y47         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     5.036    reconfigurable   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           3.371                     
                         clock arrival                          5.036                     
  -------------------------------------------------------------------
                         relative delay                        -1.665                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      2.230     2.422    boundary       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X53Y49         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y49         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.481 r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.264     2.745    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X53Y49         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.683 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.733    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.733 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.055    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.206 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.384     3.590    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.463 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.708    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.736 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        1.116     4.852    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X53Y49         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     4.852                     
    SLICE_X53Y49         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.914    reconfigurable   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.745                     
                         clock arrival                          4.914                     
  -------------------------------------------------------------------
                         relative delay                        -2.169                     



Id: 27
set_bus_skew -from [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 2.222
Requirement: 2.222ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
hbm_aclk              dma_ip_axi_aclk_1     level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                                                                            level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.438      1.784


Slack (MET) :             1.784ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Endpoint Destination:   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Reference Destination:  level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.222ns
  Endpoint Relative Delay:    2.853ns
  Reference Relative Delay:   2.495ns
  Relative CRPR:             -0.080ns
  Actual Bus Skew:            0.438ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.683 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.733    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.733 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.055    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.206 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.384     3.590    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.463 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.708    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.736 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        1.010     4.746    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X72Y39         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X72Y39         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     4.824 r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.400     5.224    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X72Y39         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      2.154     2.346    boundary       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X72Y39         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.346                     
    SLICE_X72Y39         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     2.371    reconfigurable   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           5.224                     
                         clock arrival                          2.371                     
  -------------------------------------------------------------------
                         relative delay                         2.853                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     0.573 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.613    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.899    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.030 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.144     3.174    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.804 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.019    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.043 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.895     4.938    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X70Y39         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X70Y39         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.997 r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.173     5.170    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X70Y41         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      2.398     2.613    boundary       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X70Y41         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     2.613                     
    SLICE_X70Y41         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.675    reconfigurable   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           5.170                     
                         clock arrival                          2.675                     
  -------------------------------------------------------------------
                         relative delay                         2.495                     



Id: 28
set_bus_skew -from [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 2.222
Requirement: 2.222ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     hbm_aclk              level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                                                                            level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.507      1.715


Slack (MET) :             1.715ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Reference Source:       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.222ns
  Endpoint Relative Delay:   -1.795ns
  Reference Relative Delay:  -2.222ns
  Relative CRPR:             -0.080ns
  Actual Bus Skew:            0.507ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      2.405     2.620    boundary       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X71Y39         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X71Y39         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.697 r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.466     3.163    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X69Y37         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     0.573 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.613    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.899    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.030 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.144     3.174    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.804 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.019    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.043 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.890     4.933    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X69Y37         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     4.933                     
    SLICE_X69Y37         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.958    reconfigurable   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.163                     
                         clock arrival                          4.958                     
  -------------------------------------------------------------------
                         relative delay                        -1.795                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      2.154     2.346    boundary       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X72Y39         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X72Y39         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.404 r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.192     2.596    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X68Y38         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.683 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.733    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.733 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.055    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.206 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.384     3.590    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.463 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.708    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.736 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        1.020     4.756    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X68Y38         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     4.756                     
    SLICE_X68Y38         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.818    reconfigurable   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           2.596                     
                         clock arrival                          4.818                     
  -------------------------------------------------------------------
                         relative delay                        -2.222                     



Id: 29
set_bus_skew -from [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 2.222
Requirement: 2.222ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     hbm_aclk              level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                                                                            level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.395      1.827


Slack (MET) :             1.827ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Reference Source:       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.222ns
  Endpoint Relative Delay:   -1.933ns
  Reference Relative Delay:  -2.273ns
  Relative CRPR:             -0.055ns
  Actual Bus Skew:            0.395ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      2.522     2.737    boundary       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X46Y59         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X46Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.815 r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.326     3.141    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X41Y57         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     0.573 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.613    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.899    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.030 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.144     3.174    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.804 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.019    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.043 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        1.007     5.049    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X41Y57         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     5.049                     
    SLICE_X41Y57         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.074    reconfigurable   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           3.141                     
                         clock arrival                          5.074                     
  -------------------------------------------------------------------
                         relative delay                        -1.933                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      2.257     2.449    boundary       level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X42Y56         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X42Y56         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.507 r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.143     2.650    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X42Y55         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.683 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.733    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.733 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.055    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.206 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.384     3.590    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.463 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.708    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.736 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        1.126     4.862    reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X42Y55         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     4.862                     
    SLICE_X42Y55         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     4.923    reconfigurable   level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.650                     
                         clock arrival                          4.923                     
  -------------------------------------------------------------------
                         relative delay                        -2.273                     



Id: 30
set_bus_skew -from [get_cells [list {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 2.222
Requirement: 2.222ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_kernel_00_unbuffered_net
                      hbm_aclk              level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                                                                            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                                                                                                            Fast        -0.447      2.669


Slack (MET) :             2.669ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Endpoint Destination:   level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Reference Source:       level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Reference Destination:  level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            2.222ns
  Endpoint Relative Delay:    0.619ns
  Reference Relative Delay:   1.065ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:           -0.447ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.454 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.504    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.504 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.684    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.784 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.411     2.195    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.900 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.166     2.066    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.085 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       1.566     3.651    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X27Y30         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y30         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     3.702 r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.171     3.873    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X23Y33         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.349 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.389    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.533    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.622 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.316     1.938    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.168 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.314    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.331 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.678     3.009    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X23Y33         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.222     3.230                     
    SLICE_X23Y33         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     3.254    reconfigurable   level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           3.873                     
                         clock arrival                          3.254                     
  -------------------------------------------------------------------
                         relative delay                         0.619                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.349 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.389    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.533    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.622 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.273     1.895    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.125 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.146     2.271    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.288 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       1.394     3.682    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X25Y31         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X25Y31         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.721 r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.081     3.802    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X23Y31         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.454 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.504    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.504 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.684    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.784 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.469     2.253    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.958 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     2.124    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.143 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.768     2.911    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X23Y31         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/C
                         clock pessimism             -0.222     2.689                     
    SLICE_X23Y31         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.736    reconfigurable   level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           3.802                     
                         clock arrival                          2.736                     
  -------------------------------------------------------------------
                         relative delay                         1.065                     



Id: 31
set_bus_skew -from [get_cells [list {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 2.222
Requirement: 2.222ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_kernel_00_unbuffered_net
                      hbm_aclk              level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                                                                            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                                                                                                            Fast        -0.443      2.665


Slack (MET) :             2.665ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Endpoint Destination:   level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Reference Source:       level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Reference Destination:  level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            2.222ns
  Endpoint Relative Delay:    0.622ns
  Reference Relative Delay:   1.065ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:           -0.443ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.454 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.504    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.504 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.684    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.784 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.411     2.195    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.900 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.166     2.066    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.085 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       1.628     3.713    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X7Y40          FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y40          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.052     3.765 r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.155     3.920    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X7Y37          FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.349 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.389    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.533    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.622 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.316     1.938    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.168 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.314    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.331 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.722     3.053    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X7Y37          FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.222     3.274                     
    SLICE_X7Y37          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.024     3.298    reconfigurable   level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           3.920                     
                         clock arrival                          3.298                     
  -------------------------------------------------------------------
                         relative delay                         0.622                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.349 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.389    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.533    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.622 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.273     1.895    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.125 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.146     2.271    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.288 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       1.447     3.735    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X6Y38          FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y38          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     3.774 r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.083     3.857    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X5Y37          FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.454 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.504    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.504 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.684    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.784 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.469     2.253    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.958 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     2.124    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.143 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.823     2.966    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X5Y37          FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.222     2.744                     
    SLICE_X5Y37          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.791    reconfigurable   level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           3.857                     
                         clock arrival                          2.791                     
  -------------------------------------------------------------------
                         relative delay                         1.065                     



Id: 32
set_bus_skew -from [get_cells [list {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 2.222
Requirement: 2.222ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
hbm_aclk              clk_kernel_00_unbuffered_net
                                            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                                                                            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow        -0.103      2.325


Slack (MET) :             2.325ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Endpoint Destination:   level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Reference Source:       level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Reference Destination:  level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.222ns
  Endpoint Relative Delay:   -0.855ns
  Reference Relative Delay:  -0.753ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:           -0.103ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.683 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.733    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.733 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.055    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.206 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.384     3.590    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.463 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.708    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.736 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        1.295     5.031    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X7Y41          FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y41          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.110 r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.642     5.752    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X13Y41         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     0.573 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.613    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.899    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.030 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.091     3.121    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.751 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.215     3.966    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.990 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       2.326     6.316    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X13Y41         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.267     6.582                     
    SLICE_X13Y41         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.607    reconfigurable   level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           5.752                     
                         clock arrival                          6.607                     
  -------------------------------------------------------------------
                         relative delay                        -0.855                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     0.573 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.613    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.899    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.030 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.144     3.174    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.804 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.019    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.043 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        1.116     5.158    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X12Y36         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y36         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     5.217 r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.101     5.318    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X12Y38         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.683 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.733    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.733 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.055    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.206 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.319     3.525    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.398 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.245     3.643    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.671 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       2.604     6.275    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X12Y38         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/C
                         clock pessimism             -0.266     6.009                     
    SLICE_X12Y38         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     6.071    reconfigurable   level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           5.318                     
                         clock arrival                          6.071                     
  -------------------------------------------------------------------
                         relative delay                        -0.753                     



Id: 33
set_bus_skew -from [get_cells [list {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 2.222
Requirement: 2.222ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
hbm_aclk              clk_kernel_00_unbuffered_net
                                            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                                                                            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                                                                                                            Fast        -0.435      2.657


Slack (MET) :             2.657ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Endpoint Destination:   level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Reference Source:       level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Reference Destination:  level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            2.222ns
  Endpoint Relative Delay:   -0.787ns
  Reference Relative Delay:  -0.351ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:           -0.435ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.454 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.504    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.504 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.684    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.784 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.469     2.253    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.958 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     2.124    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.143 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.754     2.897    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X30Y30         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y30         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.050     2.947 r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.191     3.138    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X30Y30         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.349 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.389    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.533    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.622 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.273     1.895    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.125 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.146     2.271    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.288 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       1.391     3.679    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X30Y30         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.222     3.901                     
    SLICE_X30Y30         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     3.925    reconfigurable   level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           3.138                     
                         clock arrival                          3.925                     
  -------------------------------------------------------------------
                         relative delay                        -0.787                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.349 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.389    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.533    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.622 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.316     1.938    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.168 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.314    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.331 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.638     2.969    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X31Y30         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y30         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     3.008 r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.084     3.092    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X31Y30         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.454 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.504    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.504 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.684    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.784 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.411     2.195    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.900 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.166     2.066    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.085 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       1.532     3.617    reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X31Y30         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.222     3.396                     
    SLICE_X31Y30         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.443    reconfigurable   level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.092                     
                         clock arrival                          3.443                     
  -------------------------------------------------------------------
                         relative delay                        -0.351                     



Id: 34
set_bus_skew -from [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 2.222
Requirement: 2.222ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
hbm_aclk              clk_kernel_00_unbuffered_net
                                            level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                                                                            level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                                                                                                            Fast        -0.368      2.590


Slack (MET) :             2.590ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Endpoint Destination:   level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Reference Source:       level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Reference Destination:  level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            2.222ns
  Endpoint Relative Delay:   -0.751ns
  Reference Relative Delay:  -0.382ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:           -0.368ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.454 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.504    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.504 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.684    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.784 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.469     2.253    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.958 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     2.124    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.143 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.805     2.948    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X9Y32          FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y32          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     3.000 r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.222     3.222    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X10Y37         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.349 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.389    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.533    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.622 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.273     1.895    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.125 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.146     2.271    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.288 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       1.439     3.727    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X10Y37         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.222     3.949                     
    SLICE_X10Y37         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     3.973    reconfigurable   level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.222                     
                         clock arrival                          3.973                     
  -------------------------------------------------------------------
                         relative delay                        -0.751                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.349 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.389    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.533    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.622 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.316     1.938    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.168 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.314    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.331 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.723     3.054    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X7Y38          FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y38          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.093 r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.061     3.154    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X9Y38          FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.454 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.504    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.504 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.684    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.784 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.411     2.195    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.900 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.166     2.066    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.085 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       1.625     3.710    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X9Y38          FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/C
                         clock pessimism             -0.222     3.489                     
    SLICE_X9Y38          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.536    reconfigurable   level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           3.154                     
                         clock arrival                          3.536                     
  -------------------------------------------------------------------
                         relative delay                        -0.382                     



Id: 35
set_bus_skew -from [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 2.222
Requirement: 2.222ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_kernel_00_unbuffered_net
                      hbm_aclk              level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                                                                            level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                                                                                                            Fast        -0.458      2.680


Slack (MET) :             2.680ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Endpoint Destination:   level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Reference Source:       level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Reference Destination:  level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            2.222ns
  Endpoint Relative Delay:    0.582ns
  Reference Relative Delay:   1.040ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:           -0.458ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.454 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.504    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.504 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.684    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.784 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.411     2.195    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.900 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.166     2.066    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.085 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       1.610     3.695    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X10Y32         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y32         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     3.750 r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.122     3.872    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X10Y31         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.349 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.389    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.533    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.622 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.316     1.938    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.168 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.314    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.331 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.714     3.045    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X10Y31         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.222     3.266                     
    SLICE_X10Y31         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     3.290    reconfigurable   level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.872                     
                         clock arrival                          3.290                     
  -------------------------------------------------------------------
                         relative delay                         0.582                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.349 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.389    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.533    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.622 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.273     1.895    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.125 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.146     2.271    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.288 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       1.439     3.727    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X9Y28          FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y28          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.768 r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.059     3.827    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X9Y29          FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.454 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.504    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.504 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.684    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.784 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.469     2.253    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.958 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     2.124    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.143 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.818     2.961    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X9Y29          FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism             -0.222     2.739                     
    SLICE_X9Y29          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.786    reconfigurable   level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.827                     
                         clock arrival                          2.786                     
  -------------------------------------------------------------------
                         relative delay                         1.040                     



Id: 36
set_bus_skew -from [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 2.222
Requirement: 2.222ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_kernel_00_unbuffered_net
                      hbm_aclk              level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                                                                            level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                                                                                                            Fast        -0.457      2.679


Slack (MET) :             2.679ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Endpoint Destination:   level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Reference Source:       level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Reference Destination:  level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            2.222ns
  Endpoint Relative Delay:    0.603ns
  Reference Relative Delay:   1.060ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:           -0.457ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.454 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.504    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.504 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.684    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.784 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.411     2.195    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.900 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.166     2.066    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.085 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       1.523     3.608    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X40Y19         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y19         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.053     3.661 r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.150     3.811    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X40Y19         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.349 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.389    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.533    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.622 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.316     1.938    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.168 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.314    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.331 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.632     2.963    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X40Y19         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.222     3.184                     
    SLICE_X40Y19         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     3.208    reconfigurable   level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           3.811                     
                         clock arrival                          3.208                     
  -------------------------------------------------------------------
                         relative delay                         0.603                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.349 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.389    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.533    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.622 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.273     1.895    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.125 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.146     2.271    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.288 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       1.364     3.651    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X38Y19         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y19         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.692 r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.061     3.753    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X39Y19         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.454 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.504    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.504 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.684    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.784 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.469     2.253    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.958 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     2.124    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.143 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.725     2.868    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X39Y19         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.222     2.646                     
    SLICE_X39Y19         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.693    reconfigurable   level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.753                     
                         clock arrival                          2.693                     
  -------------------------------------------------------------------
                         relative delay                         1.060                     



Id: 37
set_bus_skew -from [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 2.222
Requirement: 2.222ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
hbm_aclk              clk_kernel_00_unbuffered_net
                                            level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                                                                            level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                                                                                                            Fast        -0.460      2.682


Slack (MET) :             2.682ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Endpoint Destination:   level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Reference Source:       level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Reference Destination:  level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            2.222ns
  Endpoint Relative Delay:   -0.830ns
  Reference Relative Delay:  -0.370ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:           -0.460ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.454 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.504    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.504 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.684    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.784 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.469     2.253    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.958 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     2.124    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.143 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.710     2.853    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X41Y21         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X41Y21         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.051     2.904 r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.154     3.058    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X43Y22         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.349 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.389    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.533    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.622 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.273     1.895    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.125 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.146     2.271    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.288 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       1.354     3.642    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X43Y22         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.222     3.864                     
    SLICE_X43Y22         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     3.888    reconfigurable   level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           3.058                     
                         clock arrival                          3.888                     
  -------------------------------------------------------------------
                         relative delay                        -0.830                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.349 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.389    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.533    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.622 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.316     1.938    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.168 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.314    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.331 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.631     2.962    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X41Y21         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X41Y21         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.001 r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.062     3.063    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X41Y22         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.454 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.504    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.504 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.684    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.784 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.411     2.195    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.900 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.166     2.066    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.085 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       1.522     3.607    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X41Y22         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.222     3.385                     
    SLICE_X41Y22         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.432    reconfigurable   level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           3.063                     
                         clock arrival                          3.432                     
  -------------------------------------------------------------------
                         relative delay                        -0.370                     



Id: 38
set_bus_skew -from [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 2.222
Requirement: 2.222ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
hbm_aclk              clk_kernel_00_unbuffered_net
                                            level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                                                                            level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                                                                                                            Fast        -0.410      2.632


Slack (MET) :             2.632ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Endpoint Destination:   level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Reference Source:       level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Reference Destination:  level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            2.222ns
  Endpoint Relative Delay:   -0.752ns
  Reference Relative Delay:  -0.341ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:           -0.410ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.454 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.504    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.504 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.684    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.784 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.469     2.253    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.958 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     2.124    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.143 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.710     2.853    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X39Y30         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y30         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.051     2.904 r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.232     3.136    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X39Y30         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.349 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.389    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.533    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.622 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.273     1.895    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.125 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.146     2.271    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.288 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       1.354     3.642    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X39Y30         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.222     3.864                     
    SLICE_X39Y30         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     3.888    reconfigurable   level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.136                     
                         clock arrival                          3.888                     
  -------------------------------------------------------------------
                         relative delay                        -0.752                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.349 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.389    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.533    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.622 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.316     1.938    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.168 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.314    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.331 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.645     2.975    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X38Y30         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y30         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.014 r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.083     3.097    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X38Y29         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.454 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.504    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.504 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.684    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.784 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.411     2.195    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.900 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.166     2.066    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.085 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       1.528     3.613    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X38Y29         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism             -0.222     3.392                     
    SLICE_X38Y29         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.439    reconfigurable   level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           3.097                     
                         clock arrival                          3.439                     
  -------------------------------------------------------------------
                         relative delay                        -0.341                     



Id: 39
set_bus_skew -from [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 2.222
Requirement: 2.222ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_kernel_00_unbuffered_net
                      hbm_aclk              level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                                                                            level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                                                                                                            Fast        -0.431      2.653


Slack (MET) :             2.653ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Endpoint Destination:   level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Reference Source:       level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Reference Destination:  level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            2.222ns
  Endpoint Relative Delay:    0.626ns
  Reference Relative Delay:   1.058ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:           -0.431ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.454 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.504    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.504 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.684    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.784 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.411     2.195    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.900 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.166     2.066    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.085 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       1.533     3.618    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X39Y26         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y26         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.050     3.668 r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.177     3.845    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X37Y26         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.349 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.389    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.533    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.622 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.316     1.938    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.168 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.314    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.331 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.643     2.973    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X37Y26         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.222     3.195                     
    SLICE_X37Y26         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     3.219    reconfigurable   level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           3.845                     
                         clock arrival                          3.219                     
  -------------------------------------------------------------------
                         relative delay                         0.626                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.349 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.389    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.533    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.622 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.273     1.895    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.125 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.146     2.271    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.288 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       1.363     3.650    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X39Y27         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y27         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.689 r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.066     3.755    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X37Y27         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.454 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.504    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.504 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.684    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.784 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        1.469     2.253    boundary       level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.958 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     2.124    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.143 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y0 (CLOCK_ROOT)    net (fo=6908, routed)        0.730     2.873    reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X37Y27         FDRE                                         r  reconfigurable level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/C
                         clock pessimism             -0.222     2.651                     
    SLICE_X37Y27         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.698    reconfigurable   level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           3.755                     
                         clock arrival                          2.698                     
  -------------------------------------------------------------------
                         relative delay                         1.058                     



Id: 40
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 4.000
Requirement: 4.000ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                                                                            level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.452      3.548


Slack (MET) :             3.548ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    4.149ns
  Reference Relative Delay:   3.611ns
  Relative CRPR:              0.086ns
  Actual Bus Skew:            0.452ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.852     5.331    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X230Y201       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X230Y201       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     5.409 r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.388     5.797    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X231Y203       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.383     1.575    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X231Y203       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism              0.048     1.623                     
    SLICE_X231Y203       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.648    static           level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                           5.797                     
                         clock arrival                          1.648                     
  -------------------------------------------------------------------
                         relative delay                         4.149                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.561     5.177    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X229Y201       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X229Y201       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     5.235 r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.157     5.392    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X229Y206       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.553     1.768    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X229Y206       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism             -0.048     1.720                     
    SLICE_X229Y206       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     1.781    static           level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           5.392                     
                         clock arrival                          1.781                     
  -------------------------------------------------------------------
                         relative delay                         3.611                     



Id: 41
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 4.000
Requirement: 4.000ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                                                            Slow         0.428      3.572


Slack (MET) :             3.572ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    3.955ns
  Reference Relative Delay:   3.441ns
  Relative CRPR:              0.086ns
  Actual Bus Skew:            0.428ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.766     5.245    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X215Y195       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X215Y195       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     5.324 r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.339     5.663    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X212Y198       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.443     1.635    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X212Y198       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.048     1.683                     
    SLICE_X212Y198       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     1.708    static           level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           5.663                     
                         clock arrival                          1.708                     
  -------------------------------------------------------------------
                         relative delay                         3.955                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.491     5.107    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X212Y190       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X212Y190       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     5.164 r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.154     5.318    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X211Y190       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.648     1.863    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X211Y190       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism             -0.048     1.815                     
    SLICE_X211Y190       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.877    static           level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           5.318                     
                         clock arrival                          1.877                     
  -------------------------------------------------------------------
                         relative delay                         3.441                     



Id: 42
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 4.000
Requirement: 4.000ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.394      3.606


Slack (MET) :             3.606ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -2.901ns
  Reference Relative Delay:  -3.484ns
  Relative CRPR:              0.189ns
  Actual Bus Skew:            0.394ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.651     1.866    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X212Y193       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X212Y193       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.945 r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.334     2.279    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X212Y192       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.491     5.107    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X212Y192       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.048     5.155                     
    SLICE_X212Y192       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     5.180    static           level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           2.279                     
                         clock arrival                          5.180                     
  -------------------------------------------------------------------
                         relative delay                        -2.901                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.439     1.631    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X213Y196       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X213Y196       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.690 r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.082     1.772    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X212Y196       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.764     5.243    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X212Y196       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.048     5.195                     
    SLICE_X212Y196       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     5.256    static           level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.772                     
                         clock arrival                          5.256                     
  -------------------------------------------------------------------
                         relative delay                        -3.484                     



Id: 43
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 4.000
Requirement: 4.000ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.848      3.152


Slack (MET) :             3.152ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -2.708ns
  Reference Relative Delay:  -3.642ns
  Relative CRPR:              0.086ns
  Actual Bus Skew:            0.848ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.561     1.776    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X224Y202       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X224Y202       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.857 r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.670     2.527    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X223Y202       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.547     5.163    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X223Y202       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.048     5.211                     
    SLICE_X223Y202       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.236    static           level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.527                     
                         clock arrival                          5.236                     
  -------------------------------------------------------------------
                         relative delay                        -2.708                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.383     1.575    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X231Y203       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X231Y203       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.634 r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.067     1.701    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X231Y201       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.850     5.329    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X231Y201       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism             -0.048     5.281                     
    SLICE_X231Y201       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     5.343    static           level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           1.701                     
                         clock arrival                          5.343                     
  -------------------------------------------------------------------
                         relative delay                        -3.642                     



Id: 44
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 4.000
Requirement: 4.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.376      3.624


Slack (MET) :             3.624ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -3.106ns
  Reference Relative Delay:  -3.615ns
  Relative CRPR:              0.133ns
  Actual Bus Skew:            0.376ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.562     1.777    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X229Y224       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X229Y224       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.855 r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.288     2.143    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X230Y225       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.560     5.176    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X230Y225       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.048     5.224                     
    SLICE_X230Y225       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.249    static           level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.143                     
                         clock arrival                          5.249                     
  -------------------------------------------------------------------
                         relative delay                        -3.106                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.389     1.581    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X229Y226       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X229Y226       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.639 r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.079     1.718    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X229Y226       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.840     5.319    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X229Y226       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism             -0.048     5.271                     
    SLICE_X229Y226       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     5.333    static           level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           1.718                     
                         clock arrival                          5.333                     
  -------------------------------------------------------------------
                         relative delay                        -3.615                     



Id: 45
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 4.000
Requirement: 4.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.476      3.524


Slack (MET) :             3.524ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    4.111ns
  Reference Relative Delay:   3.549ns
  Relative CRPR:              0.086ns
  Actual Bus Skew:            0.476ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.850     5.329    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X224Y231       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X224Y231       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.410 r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.367     5.777    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X221Y232       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.401     1.593    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X221Y232       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.048     1.641                     
    SLICE_X221Y232       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.666    static           level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           5.777                     
                         clock arrival                          1.666                     
  -------------------------------------------------------------------
                         relative delay                         4.111                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.566     5.182    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X227Y234       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X227Y234       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     5.240 r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.116     5.356    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X227Y233       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.577     1.792    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X227Y233       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.048     1.744                     
    SLICE_X227Y233       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     1.806    static           level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           5.356                     
                         clock arrival                          1.806                     
  -------------------------------------------------------------------
                         relative delay                         3.549                     



Id: 46
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 4.000
Requirement: 4.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.725      3.275


Slack (MET) :             3.275ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -2.782ns
  Reference Relative Delay:  -3.593ns
  Relative CRPR:              0.086ns
  Actual Bus Skew:            0.725ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.559     1.774    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X226Y231       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X226Y231       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.853 r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.599     2.452    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X221Y229       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.545     5.161    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X221Y229       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.048     5.209                     
    SLICE_X221Y229       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.234    static           level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.452                     
                         clock arrival                          5.234                     
  -------------------------------------------------------------------
                         relative delay                        -2.782                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.396     1.588    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X227Y233       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X227Y233       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.646 r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.108     1.754    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X227Y234       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.854     5.333    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X227Y234       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism             -0.048     5.285                     
    SLICE_X227Y234       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     5.347    static           level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           1.754                     
                         clock arrival                          5.347                     
  -------------------------------------------------------------------
                         relative delay                        -3.593                     



Id: 47
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 4.000
Requirement: 4.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.386      3.614


Slack (MET) :             3.614ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    4.019ns
  Reference Relative Delay:   3.547ns
  Relative CRPR:              0.086ns
  Actual Bus Skew:            0.386ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.857     5.336    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X228Y227       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X228Y227       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.415 r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.257     5.672    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X229Y227       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.388     1.580    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X229Y227       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.048     1.628                     
    SLICE_X229Y227       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.653    static           level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           5.672                     
                         clock arrival                          1.653                     
  -------------------------------------------------------------------
                         relative delay                         4.019                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.563     5.179    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X230Y231       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X230Y231       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.237 r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.116     5.353    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X230Y228       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.577     1.792    static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X230Y228       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism             -0.048     1.744                     
    SLICE_X230Y228       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.806    static           level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           5.353                     
                         clock arrival                          1.806                     
  -------------------------------------------------------------------
                         relative delay                         3.547                     



Id: 48
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]}]] 60.000
Requirement: 60.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
                                                                                                            Slow         0.354     59.646


Slack (MET) :             59.646ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.618ns
  Reference Relative Delay:  -3.164ns
  Relative CRPR:              0.192ns
  Actual Bus Skew:            0.354ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.741     1.956    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X178Y150       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X178Y150       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.036 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.414     2.450    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[4]
    SLICE_X178Y150       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.361     4.977    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X178Y150       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]/C
                         clock pessimism              0.066     5.043                     
    SLICE_X178Y150       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.068    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.450                     
                         clock arrival                          5.068                     
  -------------------------------------------------------------------
                         relative delay                        -2.618                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.554     1.746    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X178Y150       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X178Y150       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.805 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.135     1.940    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[3]
    SLICE_X178Y150       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.629     5.108    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X178Y150       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/C
                         clock pessimism             -0.066     5.042                     
    SLICE_X178Y150       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     5.104    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.940                     
                         clock arrival                          5.104                     
  -------------------------------------------------------------------
                         relative delay                        -3.164                     



Id: 49
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]] 60.000
Requirement: 60.000ns
Endpoints: 36

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]/D
                                                                                                            Slow         0.829     59.171


Slack (MET) :             59.171ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.444ns
  Reference Relative Delay:  -3.273ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:            0.829ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.796     2.011    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X188Y116       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X188Y116       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.091 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.650     2.741    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[1]
    SLICE_X181Y106       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.409     5.025    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X181Y106       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.135     5.160                     
    SLICE_X181Y106       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.185    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.741                     
                         clock arrival                          5.185                     
  -------------------------------------------------------------------
                         relative delay                        -2.444                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.568     1.760    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X183Y168       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X183Y168       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.819 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.072     1.891    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[26]
    SLICE_X183Y167       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.689     5.168    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X183Y167       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]/C
                         clock pessimism             -0.066     5.102                     
    SLICE_X183Y167       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     5.164    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         data arrival                           1.891                     
                         clock arrival                          5.164                     
  -------------------------------------------------------------------
                         relative delay                        -3.273                     



Id: 50
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]] 12.000
Requirement: 12.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.450     11.550


Slack (MET) :             11.550ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    3.804ns
  Reference Relative Delay:   3.152ns
  Relative CRPR:              0.203ns
  Actual Bus Skew:            0.450ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.640     5.119    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X178Y141       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X178Y141       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.198 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.465     5.663    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[0]
    SLICE_X178Y140       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.576     1.768    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X178Y140       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.066     1.834                     
    SLICE_X178Y140       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     1.859    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           5.663                     
                         clock arrival                          1.859                     
  -------------------------------------------------------------------
                         relative delay                         3.804                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.373     4.989    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X178Y141       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X178Y141       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     5.047 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.088     5.135    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X178Y140       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.774     1.989    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X178Y140       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.066     1.923                     
    SLICE_X178Y140       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.983    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           5.135                     
                         clock arrival                          1.983                     
  -------------------------------------------------------------------
                         relative delay                         3.152                     



Id: 51
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]] 12.000
Requirement: 12.000ns
Endpoints: 34

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
                                                                                                            Slow         1.083     10.917


Slack (MET) :             10.917ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    4.351ns
  Reference Relative Delay:   3.200ns
  Relative CRPR:              0.067ns
  Actual Bus Skew:            1.083ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.738     5.217    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X187Y112       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X187Y112       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     5.293 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.902     6.195    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[23]
    SLICE_X183Y150       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.561     1.753    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X183Y150       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/C
                         clock pessimism              0.066     1.819                     
    SLICE_X183Y150       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     1.844    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         data arrival                           6.195                     
                         clock arrival                          1.844                     
  -------------------------------------------------------------------
                         relative delay                         4.351                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.389     5.005    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X180Y155       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X180Y155       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     5.065 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.104     5.169    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[9]
    SLICE_X181Y156       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.758     1.973    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X181Y156       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/C
                         clock pessimism             -0.066     1.907                     
    SLICE_X181Y156       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.969    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         data arrival                           5.169                     
                         clock arrival                          1.969                     
  -------------------------------------------------------------------
                         relative delay                         3.200                     



Id: 52
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]}]] 60.000
Requirement: 60.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.404     59.596


Slack (MET) :             59.596ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.597ns
  Reference Relative Delay:  -3.208ns
  Relative CRPR:              0.207ns
  Actual Bus Skew:            0.404ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.752     1.967    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X178Y148       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X178Y148       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.046 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.437     2.483    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[3]
    SLICE_X178Y148       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.373     4.989    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X178Y148       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/C
                         clock pessimism              0.066     5.055                     
    SLICE_X178Y148       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     5.080    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.483                     
                         clock arrival                          5.080                     
  -------------------------------------------------------------------
                         relative delay                        -2.597                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.561     1.753    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X178Y148       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X178Y148       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.811 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.106     1.917    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[2]
    SLICE_X178Y148       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.652     5.131    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X178Y148       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/C
                         clock pessimism             -0.066     5.065                     
    SLICE_X178Y148       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     5.125    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.917                     
                         clock arrival                          5.125                     
  -------------------------------------------------------------------
                         relative delay                        -3.208                     



Id: 53
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]}]] 60.000
Requirement: 60.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.308     59.692


Slack (MET) :             59.692ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.638ns
  Reference Relative Delay:  -3.156ns
  Relative CRPR:              0.210ns
  Actual Bus Skew:            0.308ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.769     1.984    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X178Y140       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X178Y140       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.064 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.400     2.464    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[3]
    SLICE_X183Y142       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.396     5.012    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X183Y142       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/C
                         clock pessimism              0.066     5.078                     
    SLICE_X183Y142       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     5.103    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.464                     
                         clock arrival                          5.103                     
  -------------------------------------------------------------------
                         relative delay                        -2.638                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.574     1.766    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X178Y140       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X178Y140       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.827 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.165     1.992    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[2]
    SLICE_X183Y142       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.673     5.152    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X183Y142       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/C
                         clock pessimism             -0.066     5.086                     
    SLICE_X183Y142       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     5.148    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.992                     
                         clock arrival                          5.148                     
  -------------------------------------------------------------------
                         relative delay                        -3.156                     



Id: 54
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]] 60.000
Requirement: 60.000ns
Endpoints: 36

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
                                                                                                            Slow         0.867     59.133


Slack (MET) :             59.133ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.380ns
  Reference Relative Delay:  -3.315ns
  Relative CRPR:              0.067ns
  Actual Bus Skew:            0.867ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.751     1.966    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X186Y146       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X186Y146       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.045 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           0.667     2.712    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[27]
    SLICE_X183Y149       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.386     5.002    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X183Y149       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]/C
                         clock pessimism              0.066     5.068                     
    SLICE_X183Y149       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     5.093    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         data arrival                           2.712                     
                         clock arrival                          5.093                     
  -------------------------------------------------------------------
                         relative delay                        -2.380                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.528     1.720    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X194Y147       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X194Y147       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.778 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.107     1.885    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[21]
    SLICE_X194Y147       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.725     5.204    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X194Y147       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/C
                         clock pessimism             -0.066     5.138                     
    SLICE_X194Y147       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     5.200    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         data arrival                           1.885                     
                         clock arrival                          5.200                     
  -------------------------------------------------------------------
                         relative delay                        -3.315                     



Id: 55
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]] 12.000
Requirement: 12.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.172     11.828


Slack (MET) :             11.828ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    3.504ns
  Reference Relative Delay:   3.130ns
  Relative CRPR:              0.203ns
  Actual Bus Skew:            0.172ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.640     5.119    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X178Y141       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X178Y141       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.199 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.164     5.363    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X178Y140       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.576     1.768    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X178Y140       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.066     1.834                     
    SLICE_X178Y140       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     1.859    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           5.363                     
                         clock arrival                          1.859                     
  -------------------------------------------------------------------
                         relative delay                         3.504                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.373     4.989    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X178Y141       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X178Y141       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     5.050 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.065     5.115    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[0]
    SLICE_X178Y140       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.774     1.989    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X178Y140       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.066     1.923                     
    SLICE_X178Y140       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.985    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           5.115                     
                         clock arrival                          1.985                     
  -------------------------------------------------------------------
                         relative delay                         3.130                     



Id: 56
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]] 12.000
Requirement: 12.000ns
Endpoints: 34

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]/D
                                                                                                            Slow         0.958     11.042


Slack (MET) :             11.042ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    4.211ns
  Reference Relative Delay:   3.186ns
  Relative CRPR:              0.067ns
  Actual Bus Skew:            0.958ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.671     5.150    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X180Y155       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X180Y155       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     5.226 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.824     6.050    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[28]
    SLICE_X181Y154       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.556     1.748    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X181Y154       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/C
                         clock pessimism              0.066     1.814                     
    SLICE_X181Y154       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     1.839    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         data arrival                           6.050                     
                         clock arrival                          1.839                     
  -------------------------------------------------------------------
                         relative delay                         4.211                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.385     5.001    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X181Y141       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X181Y141       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     5.059 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           0.110     5.169    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[11]
    SLICE_X181Y145       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.772     1.987    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X181Y145       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]/C
                         clock pessimism             -0.066     1.921                     
    SLICE_X181Y145       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.983    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         data arrival                           5.169                     
                         clock arrival                          1.983                     
  -------------------------------------------------------------------
                         relative delay                         3.186                     



Id: 57
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]}]] 60.000
Requirement: 60.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/D
                                                                                                            Slow         0.244     59.756


Slack (MET) :             59.756ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.723ns
  Reference Relative Delay:  -3.190ns
  Relative CRPR:              0.223ns
  Actual Bus Skew:            0.244ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.801     2.016    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X178Y136       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X178Y136       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.096 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.280     2.376    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[2]
    SLICE_X179Y137       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.392     5.008    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X179Y137       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.066     5.074                     
    SLICE_X179Y137       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.099    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.376                     
                         clock arrival                          5.099                     
  -------------------------------------------------------------------
                         relative delay                        -2.723                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.589     1.781    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X178Y136       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X178Y136       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.841 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.111     1.952    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[4]
    SLICE_X179Y137       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.667     5.146    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X179Y137       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/C
                         clock pessimism             -0.066     5.080                     
    SLICE_X179Y137       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     5.142    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         data arrival                           1.952                     
                         clock arrival                          5.142                     
  -------------------------------------------------------------------
                         relative delay                        -3.190                     



Id: 58
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]}]] 60.000
Requirement: 60.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
                                                                                                            Slow         0.542     59.458


Slack (MET) :             59.458ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.657ns
  Reference Relative Delay:  -3.266ns
  Relative CRPR:              0.067ns
  Actual Bus Skew:            0.542ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.741     1.956    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X178Y150       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X178Y150       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.035 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.384     2.419    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[2]
    SLICE_X179Y150       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.369     4.985    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X179Y150       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.066     5.051                     
    SLICE_X179Y150       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.076    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.419                     
                         clock arrival                          5.076                     
  -------------------------------------------------------------------
                         relative delay                        -2.657                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.553     1.745    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X181Y150       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X181Y150       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.803 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.087     1.890    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[3]
    SLICE_X181Y148       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.681     5.160    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X181Y148       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/C
                         clock pessimism             -0.066     5.094                     
    SLICE_X181Y148       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     5.156    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.890                     
                         clock arrival                          5.156                     
  -------------------------------------------------------------------
                         relative delay                        -3.266                     



Id: 59
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]] 60.000
Requirement: 60.000ns
Endpoints: 32

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/D
                                                                                                            Slow         0.730     59.270


Slack (MET) :             59.270ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.447ns
  Reference Relative Delay:  -3.244ns
  Relative CRPR:              0.067ns
  Actual Bus Skew:            0.730ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.774     1.989    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X184Y173       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X184Y173       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.067 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           0.598     2.665    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[20]
    SLICE_X184Y175       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.405     5.021    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X184Y175       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]/C
                         clock pessimism              0.066     5.087                     
    SLICE_X184Y175       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     5.112    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         data arrival                           2.665                     
                         clock arrival                          5.112                     
  -------------------------------------------------------------------
                         relative delay                        -2.447                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.575     1.767    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X178Y176       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X178Y176       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.827 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.068     1.895    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[6]
    SLICE_X178Y177       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.664     5.143    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X178Y177       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/C
                         clock pessimism             -0.066     5.077                     
    SLICE_X178Y177       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     5.139    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         data arrival                           1.895                     
                         clock arrival                          5.139                     
  -------------------------------------------------------------------
                         relative delay                        -3.244                     



Id: 60
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]] 12.000
Requirement: 12.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.277     11.723


Slack (MET) :             11.723ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    3.671ns
  Reference Relative Delay:   3.187ns
  Relative CRPR:              0.207ns
  Actual Bus Skew:            0.277ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.652     5.131    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X178Y148       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X178Y148       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.212 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.303     5.515    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[0]
    SLICE_X178Y148       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.561     1.753    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X178Y148       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.066     1.819                     
    SLICE_X178Y148       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     1.844    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           5.515                     
                         clock arrival                          1.844                     
  -------------------------------------------------------------------
                         relative delay                         3.671                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.373     4.989    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X178Y148       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X178Y148       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     5.048 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.102     5.150    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X178Y148       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.752     1.967    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X178Y148       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.066     1.901                     
    SLICE_X178Y148       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.963    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           5.150                     
                         clock arrival                          1.963                     
  -------------------------------------------------------------------
                         relative delay                         3.187                     



Id: 61
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]] 12.000
Requirement: 12.000ns
Endpoints: 34

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]/D
                                                                                                            Slow         0.853     11.147


Slack (MET) :             11.147ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    4.142ns
  Reference Relative Delay:   3.222ns
  Relative CRPR:              0.067ns
  Actual Bus Skew:            0.853ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.702     5.181    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X183Y171       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X183Y171       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     5.261 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.731     5.992    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[0]
    SLICE_X183Y167       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.567     1.759    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X183Y167       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.066     1.825                     
    SLICE_X183Y167       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     1.850    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           5.992                     
                         clock arrival                          1.850                     
  -------------------------------------------------------------------
                         relative delay                         4.142                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.405     5.021    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X184Y172       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X184Y172       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     5.079 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.114     5.193    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[31]
    SLICE_X184Y170       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.762     1.977    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X184Y170       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]/C
                         clock pessimism             -0.066     1.911                     
    SLICE_X184Y170       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.971    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         data arrival                           5.193                     
                         clock arrival                          1.971                     
  -------------------------------------------------------------------
                         relative delay                         3.222                     



Id: 62
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]}]] 60.000
Requirement: 60.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
                                                                                                            Slow         0.243     59.757


Slack (MET) :             59.757ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.832ns
  Reference Relative Delay:  -3.254ns
  Relative CRPR:              0.179ns
  Actual Bus Skew:            0.243ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.743     1.958    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X181Y150       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X181Y150       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.038 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.228     2.266    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[2]
    SLICE_X180Y149       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.391     5.007    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X180Y149       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.066     5.073                     
    SLICE_X180Y149       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     5.098    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.266                     
                         clock arrival                          5.098                     
  -------------------------------------------------------------------
                         relative delay                        -2.832                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.553     1.745    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X181Y150       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X181Y150       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.805 r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.095     1.900    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[3]
    SLICE_X181Y148       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.681     5.160    static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X181Y148       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/C
                         clock pessimism             -0.066     5.094                     
    SLICE_X181Y148       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     5.154    static           level0_i/blp/blp_i/ss_cmp/inst/axi_ic_ctrl_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.900                     
                         clock arrival                          5.154                     
  -------------------------------------------------------------------
                         relative delay                        -3.254                     



Id: 63
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[4]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[6]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[7]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[1]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[4]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[6]} {level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[7]}]] 20.000
Requirement: 20.000ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      clk_out1_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[3]/D
                                                                            level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]/D
                                                                                                            Slow         0.612     19.388


Slack (MET) :             19.388ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    2.027ns
  Reference Relative Delay:   0.868ns
  Relative CRPR:              0.547ns
  Actual Bus Skew:            0.612ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.721     5.200    static         level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X183Y107       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X183Y107       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     5.281 r  static         level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.618     5.899    static         level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[3]
    SLICE_X184Y107       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     2.585    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.609 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.419     4.028    static         level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X184Y107       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[3]/C
                         clock pessimism             -0.181     3.847                     
    SLICE_X184Y107       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     3.872    static           level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           5.899                     
                         clock arrival                          3.872                     
  -------------------------------------------------------------------
                         relative delay                         2.027                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.425     5.041    static         level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X183Y107       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X183Y107       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     5.101 r  static         level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.082     5.183    static         level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[5]
    SLICE_X184Y107       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.601     4.072    static         level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X184Y107       FDRE                                         r  static         level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]/C
                         clock pessimism              0.181     4.253                     
    SLICE_X184Y107       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     4.315    static           level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         data arrival                           5.183                     
                         clock arrival                          4.315                     
  -------------------------------------------------------------------
                         relative delay                         0.868                     



Id: 64
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]}]] 60.000
Requirement: 60.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
                                                                            level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.232     59.768


Slack (MET) :             59.768ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.982ns
  Reference Relative Delay:  -3.460ns
  Relative CRPR:              0.246ns
  Actual Bus Skew:            0.232ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.635     1.850    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X211Y233       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X211Y233       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.929 r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.267     2.196    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[3]
    SLICE_X211Y236       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.489     5.105    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X211Y236       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/C
                         clock pessimism              0.048     5.153                     
    SLICE_X211Y236       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     5.178    static           level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.196                     
                         clock arrival                          5.178                     
  -------------------------------------------------------------------
                         relative delay                        -2.982                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.442     1.634    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X211Y233       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X211Y233       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.692 r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.108     1.800    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[2]
    SLICE_X211Y236       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.769     5.248    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X211Y236       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/C
                         clock pessimism             -0.048     5.200                     
    SLICE_X211Y236       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     5.260    static           level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.800                     
                         clock arrival                          5.260                     
  -------------------------------------------------------------------
                         relative delay                        -3.460                     



Id: 65
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]}]] 60.000
Requirement: 60.000ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]/D
                                                                            level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/D
                                                                                                            Slow         0.272     59.728


Slack (MET) :             59.728ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.979ns
  Reference Relative Delay:  -3.500ns
  Relative CRPR:              0.249ns
  Actual Bus Skew:            0.272ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.629     1.844    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X210Y237       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X210Y237       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.920 r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.282     2.202    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[0]
    SLICE_X209Y237       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.492     5.108    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X209Y237       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.048     5.156                     
    SLICE_X209Y237       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.181    static           level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.202                     
                         clock arrival                          5.181                     
  -------------------------------------------------------------------
                         relative delay                        -2.979                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.442     1.634    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X210Y237       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X210Y237       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.692 r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.081     1.773    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[6]
    SLICE_X209Y237       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.782     5.261    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X209Y237       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/C
                         clock pessimism             -0.048     5.213                     
    SLICE_X209Y237       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     5.273    static           level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         data arrival                           1.773                     
                         clock arrival                          5.273                     
  -------------------------------------------------------------------
                         relative delay                        -3.500                     



Id: 66
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]] 12.000
Requirement: 12.000ns
Endpoints: 32

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]/D
                                                                            level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/D
                                                                                                            Slow         1.252     10.748


Slack (MET) :             10.748ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    4.702ns
  Reference Relative Delay:   3.364ns
  Relative CRPR:              0.086ns
  Actual Bus Skew:            1.252ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.755     5.234    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X212Y220       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X212Y220       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     5.313 r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           1.093     6.406    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[3]
    SLICE_X212Y220       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.439     1.631    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X212Y220       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]/C
                         clock pessimism              0.048     1.679                     
    SLICE_X212Y220       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     1.704    static           level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           6.406                     
                         clock arrival                          1.704                     
  -------------------------------------------------------------------
                         relative delay                         4.702                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.482     5.098    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X209Y226       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X209Y226       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     5.159 r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.079     5.238    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[23]
    SLICE_X210Y226       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.647     1.862    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X210Y226       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/C
                         clock pessimism             -0.048     1.814                     
    SLICE_X210Y226       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.874    static           level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         data arrival                           5.238                     
                         clock arrival                          1.874                     
  -------------------------------------------------------------------
                         relative delay                         3.364                     



Id: 67
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]}]] 60.000
Requirement: 60.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
                                                                            level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.229     59.771


Slack (MET) :             59.771ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.979ns
  Reference Relative Delay:  -3.460ns
  Relative CRPR:              0.253ns
  Actual Bus Skew:            0.229ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.635     1.850    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X211Y233       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X211Y233       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.931 r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.273     2.204    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[3]
    SLICE_X211Y239       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.493     5.109    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X211Y239       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/C
                         clock pessimism              0.048     5.157                     
    SLICE_X211Y239       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     5.182    static           level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.204                     
                         clock arrival                          5.182                     
  -------------------------------------------------------------------
                         relative delay                        -2.979                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.442     1.634    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X211Y233       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X211Y233       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.693 r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.120     1.813    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[2]
    SLICE_X211Y239       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.780     5.259    static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X211Y239       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/C
                         clock pessimism             -0.048     5.211                     
    SLICE_X211Y239       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     5.273    static           level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/axi_ic_ert_local/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.813                     
                         clock arrival                          5.273                     
  -------------------------------------------------------------------
                         relative delay                        -3.460                     



Id: 68
set_bus_skew -from [get_cells [list {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]}]] -to [get_cells [list {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]}]] 30.000
Requirement: 30.000ns
Endpoints: 18

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      io_clk_freerun_00     level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[22]/D
                                                                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]/D
                                                                                                            Slow         0.644     29.356


Slack (MET) :             29.356ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00)
  Reference Source:       level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            30.000ns
  Endpoint Relative Delay:    2.151ns
  Reference Relative Delay:   1.126ns
  Relative CRPR:              0.382ns
  Actual Bus Skew:            0.644ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.426     4.905    boundary       level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X145Y220       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X145Y220       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     4.983 r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.512     5.495    reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[22]
    SLICE_X145Y220       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     0.573 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.613    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.899    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.030 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
    X3Y3 (CLOCK_ROOT)    net (fo=1147, routed)        2.289     3.319    boundary       level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLR Crossing[1->0]   
    SLICE_X145Y220       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[22]/C
                         clock pessimism              0.000     3.319                     
    SLICE_X145Y220       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     3.344    reconfigurable   level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         data arrival                           5.495                     
                         clock arrival                          3.344                     
  -------------------------------------------------------------------
                         relative delay                         2.151                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.174     4.790    boundary       level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X144Y219       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y219       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.849 r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           0.109     4.958    reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[14]
    SLICE_X144Y220       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.683 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.733    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.733 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.055    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.206 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
    X3Y3 (CLOCK_ROOT)    net (fo=1147, routed)        2.564     3.770    boundary       level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLR Crossing[1->0]   
    SLICE_X144Y220       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]/C
                         clock pessimism              0.000     3.770                     
    SLICE_X144Y220       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.832    reconfigurable   level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         data arrival                           4.958                     
                         clock arrival                          3.832                     
  -------------------------------------------------------------------
                         relative delay                         1.126                     



Id: 69
set_bus_skew -from [get_cells {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]}] -to [get_cells {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]}] 30.000
Requirement: 30.000ns
Endpoints: 1
No bus skew paths found.


Id: 70
set_bus_skew -from [get_cells [list {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]] -to [get_cells [list {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]] 60.000
Requirement: 60.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
io_clk_freerun_00     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                                                                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.213     59.787


Slack (MET) :             59.787ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00)
  Endpoint Destination:   level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00)
  Reference Destination:  level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -0.670ns
  Reference Relative Delay:  -1.414ns
  Relative CRPR:              0.531ns
  Actual Bus Skew:            0.213ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.683 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.733    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.733 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.055    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.206 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
    X3Y3 (CLOCK_ROOT)    net (fo=1147, routed)        2.531     3.737    boundary       level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLR Crossing[1->0]   
    SLICE_X140Y211       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X140Y211       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.816 r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.313     4.129    reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[0]
    SLICE_X140Y211       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.158     4.774    boundary       level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X140Y211       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     4.774                     
    SLICE_X140Y211       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.799    reconfigurable   level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.129                     
                         clock arrival                          4.799                     
  -------------------------------------------------------------------
                         relative delay                        -0.670                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     0.573 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.613    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.899    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.030 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
    X3Y3 (CLOCK_ROOT)    net (fo=1147, routed)        2.270     3.300    boundary       level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLR Crossing[1->0]   
    SLICE_X140Y211       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X140Y211       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.358 r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.175     3.533    reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X140Y211       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.406     4.885    boundary       level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X140Y211       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     4.885                     
    SLICE_X140Y211       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.947    reconfigurable   level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.533                     
                         clock arrival                          4.947                     
  -------------------------------------------------------------------
                         relative delay                        -1.414                     



Id: 71
set_bus_skew -from [get_cells [list {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]] 60.000
Requirement: 60.000ns
Endpoints: 34

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
io_clk_freerun_00     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
                                                                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
                                                                                                            Slow         0.614     59.386


Slack (MET) :             59.386ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00)
  Endpoint Destination:   level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00)
  Reference Destination:  level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -0.511ns
  Reference Relative Delay:  -1.506ns
  Relative CRPR:              0.382ns
  Actual Bus Skew:            0.614ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.683 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.733    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.733 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.055    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.206 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
    X3Y3 (CLOCK_ROOT)    net (fo=1147, routed)        2.566     3.772    boundary       level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLR Crossing[1->0]   
    SLICE_X135Y200       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X135Y200       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.852 r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.447     4.299    reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[22]
    SLICE_X135Y200       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.169     4.785    boundary       level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X135Y200       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/C
                         clock pessimism              0.000     4.785                     
    SLICE_X135Y200       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     4.810    reconfigurable   level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         data arrival                           4.299                     
                         clock arrival                          4.810                     
  -------------------------------------------------------------------
                         relative delay                        -0.511                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     0.573 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.613    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.899    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.030 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
    X3Y3 (CLOCK_ROOT)    net (fo=1147, routed)        2.278     3.308    boundary       level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLR Crossing[1->0]   
    SLICE_X134Y202       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X134Y202       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     3.368 r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.102     3.470    reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[8]
    SLICE_X134Y202       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.435     4.914    boundary       level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X134Y202       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/C
                         clock pessimism              0.000     4.914                     
    SLICE_X134Y202       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     4.976    reconfigurable   level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         data arrival                           3.470                     
                         clock arrival                          4.976                     
  -------------------------------------------------------------------
                         relative delay                        -1.506                     



Id: 72
set_bus_skew -from [get_cells [list {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]}]] -to [get_cells [list {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]}]] 30.000
Requirement: 30.000ns
Endpoints: 18

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      io_clk_freerun_00     level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[24]/D
                                                                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.653     29.347


Slack (MET) :             29.347ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00)
  Reference Source:       level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            30.000ns
  Endpoint Relative Delay:    2.119ns
  Reference Relative Delay:   1.085ns
  Relative CRPR:              0.382ns
  Actual Bus Skew:            0.653ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.426     4.905    boundary       level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X145Y220       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[24]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X145Y220       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.985 r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           0.478     5.463    reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[24]
    SLICE_X145Y220       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     0.573 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.613    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.899    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.030 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
    X3Y3 (CLOCK_ROOT)    net (fo=1147, routed)        2.289     3.319    boundary       level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLR Crossing[1->0]   
    SLICE_X145Y220       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[24]/C
                         clock pessimism              0.000     3.319                     
    SLICE_X145Y220       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     3.344    reconfigurable   level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         data arrival                           5.463                     
                         clock arrival                          3.344                     
  -------------------------------------------------------------------
                         relative delay                         2.119                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.171     4.787    boundary       level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X144Y218       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y218       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     4.847 r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.066     4.913    reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[2]
    SLICE_X144Y217       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.683 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.733    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.733 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.055    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.206 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
    X3Y3 (CLOCK_ROOT)    net (fo=1147, routed)        2.560     3.766    boundary       level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLR Crossing[1->0]   
    SLICE_X144Y217       FDRE                                         r  reconfigurable level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.000     3.766                     
    SLICE_X144Y217       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.828    reconfigurable   level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.913                     
                         clock arrival                          3.828                     
  -------------------------------------------------------------------
                         relative delay                         1.085                     



Id: 73
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]}]] 60.000
Requirement: 60.000ns
Endpoints: 25

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
                                                                            level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[19]/D
                                                                                                            Slow         0.776     59.224


Slack (MET) :             59.224ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.505ns
  Reference Relative Delay:  -3.349ns
  Relative CRPR:              0.068ns
  Actual Bus Skew:            0.776ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.703     1.918    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X196Y151       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X196Y151       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     1.998 r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.633     2.631    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[2]
    SLICE_X193Y150       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.429     5.045    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X193Y150       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.066     5.111                     
    SLICE_X193Y150       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.136    static           level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.631                     
                         clock arrival                          5.136                     
  -------------------------------------------------------------------
                         relative delay                        -2.505                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.518     1.710    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X195Y149       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X195Y149       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.769 r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           0.081     1.850    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[19]
    SLICE_X194Y149       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.724     5.203    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X194Y149       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[19]/C
                         clock pessimism             -0.066     5.137                     
    SLICE_X194Y149       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     5.199    static           level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         data arrival                           1.850                     
                         clock arrival                          5.199                     
  -------------------------------------------------------------------
                         relative delay                        -3.349                     



Id: 74
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]] 60.000
Requirement: 60.000ns
Endpoints: 34

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/D
                                                                            level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]/D
                                                                                                            Slow         0.711     59.289


Slack (MET) :             59.289ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.576ns
  Reference Relative Delay:  -3.354ns
  Relative CRPR:              0.067ns
  Actual Bus Skew:            0.711ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.734     1.949    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X195Y138       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X195Y138       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.028 r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.547     2.575    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[6]
    SLICE_X194Y139       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.445     5.061    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X194Y139       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/C
                         clock pessimism              0.066     5.127                     
    SLICE_X194Y139       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     5.152    static           level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         data arrival                           2.575                     
                         clock arrival                          5.152                     
  -------------------------------------------------------------------
                         relative delay                        -2.576                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.518     1.710    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X202Y142       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X202Y142       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.769 r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.075     1.844    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[17]
    SLICE_X202Y144       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.723     5.202    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X202Y144       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]/C
                         clock pessimism             -0.066     5.136                     
    SLICE_X202Y144       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     5.198    static           level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         data arrival                           1.844                     
                         clock arrival                          5.198                     
  -------------------------------------------------------------------
                         relative delay                        -3.354                     



Id: 75
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]] 12.000
Requirement: 12.000ns
Endpoints: 32

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]/D
                                                                            level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
                                                                                                            Slow         0.922     11.078


Slack (MET) :             11.078ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    4.248ns
  Reference Relative Delay:   3.259ns
  Relative CRPR:              0.067ns
  Actual Bus Skew:            0.922ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.724     5.203    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X200Y131       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X200Y131       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     5.282 r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           0.789     6.071    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[14]
    SLICE_X200Y130       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.540     1.732    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X200Y130       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]/C
                         clock pessimism              0.066     1.798                     
    SLICE_X200Y130       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     1.823    static           level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         data arrival                           6.071                     
                         clock arrival                          1.823                     
  -------------------------------------------------------------------
                         relative delay                         4.248                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.454     5.070    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X202Y131       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X202Y131       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     5.128 r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.083     5.211    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[8]
    SLICE_X203Y131       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.743     1.958    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X203Y131       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/C
                         clock pessimism             -0.066     1.892                     
    SLICE_X203Y131       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.952    static           level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         data arrival                           5.211                     
                         clock arrival                          1.952                     
  -------------------------------------------------------------------
                         relative delay                         3.259                     



Id: 76
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]}]] -to [get_cells [list {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]}]] 60.000
Requirement: 60.000ns
Endpoints: 25

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]/D
                                                                            level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[25]/D
                                                                                                            Slow         0.721     59.279


Slack (MET) :             59.279ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.521ns
  Reference Relative Delay:  -3.310ns
  Relative CRPR:              0.068ns
  Actual Bus Skew:            0.721ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.711     1.926    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X196Y148       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X196Y148       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.004 r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.617     2.621    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[17]
    SLICE_X194Y149       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.435     5.051    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X194Y149       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]/C
                         clock pessimism              0.066     5.117                     
    SLICE_X194Y149       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     5.142    static           level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         data arrival                           2.621                     
                         clock arrival                          5.142                     
  -------------------------------------------------------------------
                         relative delay                        -2.521                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.519     1.711    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X193Y150       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[25]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X193Y150       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.772 r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           0.107     1.879    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[25]
    SLICE_X193Y150       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.714     5.193    static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X193Y150       FDRE                                         r  static         level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[25]/C
                         clock pessimism             -0.066     5.127                     
    SLICE_X193Y150       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     5.189    static           level0_i/blp/blp_i/ss_hif/inst/axi_ic_ctrl_mgmt_fast/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[25]
  -------------------------------------------------------------------
                         data arrival                           1.879                     
                         clock arrival                          5.189                     
  -------------------------------------------------------------------
                         relative delay                        -3.310                     



Id: 77
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[9]}]] 60.000
Requirement: 60.000ns
Endpoints: 29

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[25]/D
                                                                            level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[28]/D
                                                                                                            Slow         0.724     59.276


Slack (MET) :             59.276ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.542ns
  Reference Relative Delay:  -3.350ns
  Relative CRPR:              0.084ns
  Actual Bus Skew:            0.724ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.707     1.922    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X191Y215       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[25]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X191Y215       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.001 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           0.547     2.548    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[25]
    SLICE_X189Y212       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.401     5.017    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X189Y212       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[25]/C
                         clock pessimism              0.048     5.065                     
    SLICE_X189Y212       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     5.090    static           level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[25]
  -------------------------------------------------------------------
                         data arrival                           2.548                     
                         clock arrival                          5.090                     
  -------------------------------------------------------------------
                         relative delay                        -2.542                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.527     1.719    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X188Y198       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[28]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X188Y198       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.777 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.071     1.848    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[28]
    SLICE_X188Y197       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.705     5.184    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X188Y197       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[28]/C
                         clock pessimism             -0.048     5.136                     
    SLICE_X188Y197       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     5.198    static           level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         data arrival                           1.848                     
                         clock arrival                          5.198                     
  -------------------------------------------------------------------
                         relative delay                        -3.350                     



Id: 78
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]] 60.000
Requirement: 60.000ns
Endpoints: 36

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
                                                                            level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]/D
                                                                                                            Slow         0.911     59.089


Slack (MET) :             59.089ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.324ns
  Reference Relative Delay:  -3.320ns
  Relative CRPR:              0.084ns
  Actual Bus Skew:            0.911ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.713     1.928    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X189Y206       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X189Y206       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.009 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.729     2.738    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[21]
    SLICE_X183Y205       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.374     4.990    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X183Y205       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/C
                         clock pessimism              0.048     5.038                     
    SLICE_X183Y205       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     5.063    static           level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         data arrival                           2.738                     
                         clock arrival                          5.063                     
  -------------------------------------------------------------------
                         relative delay                        -2.324                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.527     1.719    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X189Y217       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X189Y217       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.777 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.071     1.848    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[10]
    SLICE_X190Y217       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.675     5.154    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X190Y217       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]/C
                         clock pessimism             -0.048     5.106                     
    SLICE_X190Y217       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     5.168    static           level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         data arrival                           1.848                     
                         clock arrival                          5.168                     
  -------------------------------------------------------------------
                         relative delay                        -3.320                     



Id: 79
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]] 12.000
Requirement: 12.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                                                                            level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.299     11.701


Slack (MET) :             11.701ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    3.832ns
  Reference Relative Delay:   3.294ns
  Relative CRPR:              0.239ns
  Actual Bus Skew:            0.299ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.663     5.142    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X186Y213       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X186Y213       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     5.221 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.402     5.623    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X188Y214       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.526     1.718    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X188Y214       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.048     1.766                     
    SLICE_X188Y214       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     1.791    static           level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           5.623                     
                         clock arrival                          1.791                     
  -------------------------------------------------------------------
                         relative delay                         3.832                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.394     5.010    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X186Y213       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X186Y213       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     5.069 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.178     5.247    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[0]
    SLICE_X188Y214       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.724     1.939    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X188Y214       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.048     1.891                     
    SLICE_X188Y214       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.953    static           level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           5.247                     
                         clock arrival                          1.953                     
  -------------------------------------------------------------------
                         relative delay                         3.294                     



Id: 80
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]] 12.000
Requirement: 12.000ns
Endpoints: 34

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/D
                                                                            level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/D
                                                                                                            Slow         0.691     11.309


Slack (MET) :             11.309ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    3.948ns
  Reference Relative Delay:   3.173ns
  Relative CRPR:              0.084ns
  Actual Bus Skew:            0.691ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.685     5.164    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X189Y216       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X189Y216       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.243 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/Q
                         net (fo=1, routed)           0.511     5.754    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[16]
    SLICE_X189Y226       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.541     1.733    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X189Y226       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/C
                         clock pessimism              0.048     1.781                     
    SLICE_X189Y226       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     1.806    static           level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]
  -------------------------------------------------------------------
                         data arrival                           5.754                     
                         clock arrival                          1.806                     
  -------------------------------------------------------------------
                         relative delay                         3.948                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.407     5.023    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X188Y221       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X188Y221       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     5.081 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.066     5.147    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[23]
    SLICE_X188Y222       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.745     1.960    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X188Y222       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/C
                         clock pessimism             -0.048     1.912                     
    SLICE_X188Y222       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.974    static           level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         data arrival                           5.147                     
                         clock arrival                          1.974                     
  -------------------------------------------------------------------
                         relative delay                         3.173                     



Id: 81
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]}]] 60.000
Requirement: 60.000ns
Endpoints: 29

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[13]/D
                                                                            level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]/D
                                                                                                            Slow         1.067     58.933


Slack (MET) :             58.933ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.200ns
  Reference Relative Delay:  -3.352ns
  Relative CRPR:              0.084ns
  Actual Bus Skew:            1.067ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.694     1.909    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X191Y213       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X191Y213       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.987 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[13]/Q
                         net (fo=1, routed)           0.906     2.893    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[13]
    SLICE_X189Y211       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.404     5.020    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X189Y211       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[13]/C
                         clock pessimism              0.048     5.068                     
    SLICE_X189Y211       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     5.093    static           level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[13]
  -------------------------------------------------------------------
                         data arrival                           2.893                     
                         clock arrival                          5.093                     
  -------------------------------------------------------------------
                         relative delay                        -2.200                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.504     1.696    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X195Y217       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X195Y217       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.754 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.066     1.820    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[17]
    SLICE_X195Y217       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.679     5.158    static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X195Y217       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]/C
                         clock pessimism             -0.048     5.110                     
    SLICE_X195Y217       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     5.172    static           level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_ic_ctrl_user_split/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         data arrival                           1.820                     
                         clock arrival                          5.172                     
  -------------------------------------------------------------------
                         relative delay                        -3.352                     



Id: 82
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[9]}]] 12.000
Requirement: 12.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]/D
                                                                            level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
                                                                                                            Slow         0.419     11.581


Slack (MET) :             11.581ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    3.866ns
  Reference Relative Delay:   3.260ns
  Relative CRPR:              0.187ns
  Actual Bus Skew:            0.419ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.689     5.168    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X193Y224       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X193Y224       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     5.249 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.416     5.665    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[8]
    SLICE_X192Y230       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.534     1.726    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X192Y230       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]/C
                         clock pessimism              0.048     1.774                     
    SLICE_X192Y230       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     1.799    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         data arrival                           5.665                     
                         clock arrival                          1.799                     
  -------------------------------------------------------------------
                         relative delay                         3.866                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.419     5.035    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X193Y227       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X193Y227       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     5.095 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.114     5.209    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[3]
    SLICE_X193Y227       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.720     1.935    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X193Y227       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/C
                         clock pessimism             -0.048     1.887                     
    SLICE_X193Y227       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.949    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           5.209                     
                         clock arrival                          1.949                     
  -------------------------------------------------------------------
                         relative delay                         3.260                     



Id: 83
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]] 12.000
Requirement: 12.000ns
Endpoints: 32

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]/D
                                                                            level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]/D
                                                                                                            Slow         0.703     11.297


Slack (MET) :             11.297ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    4.051ns
  Reference Relative Delay:   3.264ns
  Relative CRPR:              0.084ns
  Actual Bus Skew:            0.703ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.711     5.190    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X199Y230       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X199Y230       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.271 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           0.566     5.837    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[25]
    SLICE_X197Y230       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.521     1.713    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X197Y230       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]/C
                         clock pessimism              0.048     1.761                     
    SLICE_X197Y230       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     1.786    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]
  -------------------------------------------------------------------
                         data arrival                           5.837                     
                         clock arrival                          1.786                     
  -------------------------------------------------------------------
                         relative delay                         4.051                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.432     5.048    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X201Y226       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X201Y226       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     5.106 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           0.080     5.186    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[11]
    SLICE_X201Y226       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.694     1.909    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X201Y226       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]/C
                         clock pessimism             -0.048     1.861                     
    SLICE_X201Y226       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     1.922    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         data arrival                           5.186                     
                         clock arrival                          1.922                     
  -------------------------------------------------------------------
                         relative delay                         3.264                     



Id: 84
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]] 60.000
Requirement: 60.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                                                                            level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.252     59.748


Slack (MET) :             59.748ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.795ns
  Reference Relative Delay:  -3.287ns
  Relative CRPR:              0.240ns
  Actual Bus Skew:            0.252ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.712     1.927    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X197Y226       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X197Y226       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.007 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.313     2.320    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[0]
    SLICE_X197Y226       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.426     5.042    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X197Y226       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.048     5.090                     
    SLICE_X197Y226       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     5.115    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.320                     
                         clock arrival                          5.115                     
  -------------------------------------------------------------------
                         relative delay                        -2.795                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.515     1.707    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X197Y226       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X197Y226       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.766 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.137     1.903    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X197Y226       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.697     5.176    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X197Y226       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.048     5.128                     
    SLICE_X197Y226       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     5.190    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.903                     
                         clock arrival                          5.190                     
  -------------------------------------------------------------------
                         relative delay                        -3.287                     



Id: 85
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]] 60.000
Requirement: 60.000ns
Endpoints: 34

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]/D
                                                                            level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]/D
                                                                                                            Slow         1.064     58.936


Slack (MET) :             58.936ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.202ns
  Reference Relative Delay:  -3.350ns
  Relative CRPR:              0.084ns
  Actual Bus Skew:            1.064ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.724     1.939    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X189Y220       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X189Y220       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.019 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.876     2.895    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[6]
    SLICE_X189Y220       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.408     5.024    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X189Y220       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]/C
                         clock pessimism              0.048     5.072                     
    SLICE_X189Y220       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     5.097    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         data arrival                           2.895                     
                         clock arrival                          5.097                     
  -------------------------------------------------------------------
                         relative delay                        -2.202                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.507     1.699    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X198Y224       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X198Y224       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.758 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.090     1.848    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[26]
    SLICE_X197Y224       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.707     5.186    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X197Y224       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]/C
                         clock pessimism             -0.048     5.138                     
    SLICE_X197Y224       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     5.198    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         data arrival                           1.848                     
                         clock arrival                          5.198                     
  -------------------------------------------------------------------
                         relative delay                        -3.350                     



Id: 86
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]}]] 12.000
Requirement: 12.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]/D
                                                                            level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]/D
                                                                                                            Slow         0.554     11.446


Slack (MET) :             11.446ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    3.866ns
  Reference Relative Delay:   3.228ns
  Relative CRPR:              0.084ns
  Actual Bus Skew:            0.554ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.697     5.176    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X197Y226       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X197Y226       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     5.252 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.394     5.646    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[7]
    SLICE_X197Y226       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.515     1.707    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X197Y226       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]/C
                         clock pessimism              0.048     1.755                     
    SLICE_X197Y226       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     1.780    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         data arrival                           5.646                     
                         clock arrival                          1.780                     
  -------------------------------------------------------------------
                         relative delay                         3.866                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.419     5.035    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X193Y227       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X193Y227       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     5.094 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.081     5.175    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[9]
    SLICE_X193Y227       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.720     1.935    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X193Y227       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]/C
                         clock pessimism             -0.048     1.887                     
    SLICE_X193Y227       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.947    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         data arrival                           5.175                     
                         clock arrival                          1.947                     
  -------------------------------------------------------------------
                         relative delay                         3.228                     



Id: 87
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[9]}]] 12.000
Requirement: 12.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]/D
                                                                            level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[10]/D
                                                                                                            Slow         0.514     11.486


Slack (MET) :             11.486ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    3.831ns
  Reference Relative Delay:   3.233ns
  Relative CRPR:              0.084ns
  Actual Bus Skew:            0.514ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.696     5.175    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X198Y199       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X198Y199       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     5.254 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.353     5.607    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[4]
    SLICE_X198Y199       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.511     1.703    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X198Y199       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]/C
                         clock pessimism              0.048     1.751                     
    SLICE_X198Y199       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.776    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         data arrival                           5.607                     
                         clock arrival                          1.776                     
  -------------------------------------------------------------------
                         relative delay                         3.831                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.423     5.039    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X199Y200       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X199Y200       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     5.097 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.066     5.163    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[10]
    SLICE_X199Y200       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.701     1.916    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X199Y200       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[10]/C
                         clock pessimism             -0.048     1.868                     
    SLICE_X199Y200       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.930    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         data arrival                           5.163                     
                         clock arrival                          1.930                     
  -------------------------------------------------------------------
                         relative delay                         3.233                     



Id: 88
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]] 12.000
Requirement: 12.000ns
Endpoints: 32

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]/D
                                                                            level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]/D
                                                                                                            Slow         0.843     11.157


Slack (MET) :             11.157ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    4.155ns
  Reference Relative Delay:   3.228ns
  Relative CRPR:              0.084ns
  Actual Bus Skew:            0.843ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.702     5.181    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X196Y190       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X196Y190       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.261 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.680     5.941    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[0]
    SLICE_X199Y190       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.521     1.713    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X199Y190       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.048     1.761                     
    SLICE_X199Y190       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     1.786    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           5.941                     
                         clock arrival                          1.786                     
  -------------------------------------------------------------------
                         relative delay                         4.155                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.430     5.046    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X204Y191       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X204Y191       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     5.104 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]/Q
                         net (fo=1, routed)           0.066     5.170    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[13]
    SLICE_X204Y190       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.713     1.928    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X204Y190       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]/C
                         clock pessimism             -0.048     1.880                     
    SLICE_X204Y190       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.942    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]
  -------------------------------------------------------------------
                         data arrival                           5.170                     
                         clock arrival                          1.942                     
  -------------------------------------------------------------------
                         relative delay                         3.228                     



Id: 89
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]] 60.000
Requirement: 60.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                                                                            level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.232     59.768


Slack (MET) :             59.768ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.811ns
  Reference Relative Delay:  -3.283ns
  Relative CRPR:              0.240ns
  Actual Bus Skew:            0.232ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.711     1.926    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X197Y225       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X197Y225       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.004 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.299     2.303    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X197Y225       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.425     5.041    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X197Y225       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.048     5.089                     
    SLICE_X197Y225       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     5.114    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.303                     
                         clock arrival                          5.114                     
  -------------------------------------------------------------------
                         relative delay                        -2.811                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.514     1.706    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X197Y225       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X197Y225       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.764 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.140     1.904    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[0]
    SLICE_X197Y225       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.696     5.175    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X197Y225       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.048     5.127                     
    SLICE_X197Y225       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     5.187    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.904                     
                         clock arrival                          5.187                     
  -------------------------------------------------------------------
                         relative delay                        -3.283                     



Id: 90
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]] 60.000
Requirement: 60.000ns
Endpoints: 34

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]/D
                                                                            level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.646     59.354


Slack (MET) :             59.354ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.639ns
  Reference Relative Delay:  -3.368ns
  Relative CRPR:              0.084ns
  Actual Bus Skew:            0.646ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.685     1.900    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X196Y216       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X196Y216       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.980 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.497     2.477    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[21]
    SLICE_X197Y203       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.427     5.043    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X197Y203       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]/C
                         clock pessimism              0.048     5.091                     
    SLICE_X197Y203       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.116    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         data arrival                           2.477                     
                         clock arrival                          5.116                     
  -------------------------------------------------------------------
                         relative delay                        -2.639                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.507     1.699    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X198Y224       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X198Y224       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.757 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.075     1.832    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[1]
    SLICE_X197Y224       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.707     5.186    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X197Y224       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.048     5.138                     
    SLICE_X197Y224       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     5.200    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.832                     
                         clock arrival                          5.200                     
  -------------------------------------------------------------------
                         relative delay                        -3.368                     



Id: 91
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]}]] 12.000
Requirement: 12.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/D
                                                                            level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]/D
                                                                                                            Slow         0.735     11.265


Slack (MET) :             11.265ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    4.163ns
  Reference Relative Delay:   3.287ns
  Relative CRPR:              0.141ns
  Actual Bus Skew:            0.735ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.709     5.188    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X198Y197       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X198Y197       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     5.267 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.672     5.939    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[4]
    SLICE_X198Y199       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.511     1.703    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X198Y199       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/C
                         clock pessimism              0.048     1.751                     
    SLICE_X198Y199       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     1.776    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         data arrival                           5.939                     
                         clock arrival                          1.776                     
  -------------------------------------------------------------------
                         relative delay                         4.163                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.424     5.040    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X198Y199       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X198Y199       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     5.100 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.115     5.215    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[5]
    SLICE_X199Y200       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.701     1.916    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X199Y200       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]/C
                         clock pessimism             -0.048     1.868                     
    SLICE_X199Y200       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.928    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         data arrival                           5.215                     
                         clock arrival                          1.928                     
  -------------------------------------------------------------------
                         relative delay                         3.287                     



Id: 92
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[9]}]] 12.000
Requirement: 12.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[9]/D
                                                                            level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]/D
                                                                                                            Slow         0.488     11.512


Slack (MET) :             11.512ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    3.815ns
  Reference Relative Delay:   3.222ns
  Relative CRPR:              0.106ns
  Actual Bus Skew:            0.488ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.760     5.239    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLR Crossing[0->1]   
    SLICE_X190Y243       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X190Y243       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     5.319 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.374     5.693    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[9]
    SLICE_X190Y243       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.617     1.809    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLR Crossing[0->1]   
    SLICE_X190Y243       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[9]/C
                         clock pessimism              0.044     1.853                     
    SLICE_X190Y243       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     1.878    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         data arrival                           5.693                     
                         clock arrival                          1.878                     
  -------------------------------------------------------------------
                         relative delay                         3.815                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.482     5.098    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLR Crossing[0->1]   
    SLICE_X188Y245       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X188Y245       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     5.156 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.111     5.267    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[5]
    SLICE_X188Y245       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.814     2.029    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLR Crossing[0->1]   
    SLICE_X188Y245       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]/C
                         clock pessimism             -0.044     1.985                     
    SLICE_X188Y245       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.045    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         data arrival                           5.267                     
                         clock arrival                          2.045                     
  -------------------------------------------------------------------
                         relative delay                         3.222                     



Id: 93
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]] 12.000
Requirement: 12.000ns
Endpoints: 32

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
                                                                            level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
                                                                                                            Slow         1.025     10.975


Slack (MET) :             10.975ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    4.271ns
  Reference Relative Delay:   3.140ns
  Relative CRPR:              0.106ns
  Actual Bus Skew:            1.025ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.720     5.199    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLR Crossing[0->1]   
    SLICE_X183Y247       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X183Y247       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     5.278 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.881     6.159    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[5]
    SLICE_X183Y247       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.627     1.819    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLR Crossing[0->1]   
    SLICE_X183Y247       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/C
                         clock pessimism              0.044     1.863                     
    SLICE_X183Y247       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     1.888    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         data arrival                           6.159                     
                         clock arrival                          1.888                     
  -------------------------------------------------------------------
                         relative delay                         4.271                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.444     5.060    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLR Crossing[0->1]   
    SLICE_X181Y242       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X181Y242       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     5.119 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.103     5.222    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[23]
    SLICE_X181Y242       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.849     2.064    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLR Crossing[0->1]   
    SLICE_X181Y242       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/C
                         clock pessimism             -0.044     2.020                     
    SLICE_X181Y242       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.082    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         data arrival                           5.222                     
                         clock arrival                          2.082                     
  -------------------------------------------------------------------
                         relative delay                         3.140                     



Id: 94
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]] 60.000
Requirement: 60.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                                                                            level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.378     59.622


Slack (MET) :             59.622ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.827ns
  Reference Relative Delay:  -3.337ns
  Relative CRPR:              0.132ns
  Actual Bus Skew:            0.378ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.695     1.910    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X197Y219       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X197Y219       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.988 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.312     2.300    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X201Y221       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.438     5.054    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X201Y221       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.048     5.102                     
    SLICE_X201Y221       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.127    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.300                     
                         clock arrival                          5.127                     
  -------------------------------------------------------------------
                         relative delay                        -2.827                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.514     1.706    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X197Y225       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X197Y225       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.767 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.096     1.863    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[0]
    SLICE_X197Y224       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.709     5.188    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X197Y224       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.048     5.140                     
    SLICE_X197Y224       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     5.200    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.863                     
                         clock arrival                          5.200                     
  -------------------------------------------------------------------
                         relative delay                        -3.337                     



Id: 95
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]] 60.000
Requirement: 60.000ns
Endpoints: 34

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]/D
                                                                            level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]/D
                                                                                                            Slow         0.792     59.208


Slack (MET) :             59.208ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.510ns
  Reference Relative Delay:  -3.301ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:            0.792ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.827     2.042    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLR Crossing[0->1]   
    SLICE_X184Y262       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X184Y262       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.122 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           0.526     2.648    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[11]
    SLICE_X191Y267       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.473     5.089    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLR Crossing[0->1]   
    SLICE_X191Y267       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]/C
                         clock pessimism              0.044     5.133                     
    SLICE_X191Y267       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     5.158    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         data arrival                           2.648                     
                         clock arrival                          5.158                     
  -------------------------------------------------------------------
                         relative delay                        -2.510                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.505     1.697    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X198Y224       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X198Y224       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.755 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.135     1.890    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[33]
    SLICE_X198Y227       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.698     5.177    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X198Y227       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]/C
                         clock pessimism             -0.048     5.129                     
    SLICE_X198Y227       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     5.191    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         data arrival                           1.890                     
                         clock arrival                          5.191                     
  -------------------------------------------------------------------
                         relative delay                        -3.301                     



Id: 96
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[11]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]} {level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]}]] 12.000
Requirement: 12.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]/D
                                                                            level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]/D
                                                                                                            Slow         0.497     11.503


Slack (MET) :             11.503ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    3.815ns
  Reference Relative Delay:   3.213ns
  Relative CRPR:              0.106ns
  Actual Bus Skew:            0.497ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.759     5.238    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLR Crossing[0->1]   
    SLICE_X190Y245       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X190Y245       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     5.318 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.374     5.692    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[6]
    SLICE_X190Y245       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.616     1.808    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLR Crossing[0->1]   
    SLICE_X190Y245       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]/C
                         clock pessimism              0.044     1.852                     
    SLICE_X190Y245       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     1.877    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         data arrival                           5.692                     
                         clock arrival                          1.877                     
  -------------------------------------------------------------------
                         relative delay                         3.815                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.482     5.098    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLR Crossing[0->1]   
    SLICE_X188Y245       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X188Y245       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     5.157 r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.103     5.260    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[8]
    SLICE_X188Y245       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.814     2.029    static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLR Crossing[0->1]   
    SLICE_X188Y245       FDRE                                         r  static         level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]/C
                         clock pessimism             -0.044     1.985                     
    SLICE_X188Y245       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.047    static           level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         data arrival                           5.260                     
                         clock arrival                          2.047                     
  -------------------------------------------------------------------
                         relative delay                         3.213                     



Id: 97
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[9]}]] 60.000
Requirement: 60.000ns
Endpoints: 23

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[23]/D
                                                                            level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[11]/D
                                                                                                            Slow         0.526     59.474


Slack (MET) :             59.474ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.687ns
  Reference Relative Delay:  -3.329ns
  Relative CRPR:              0.117ns
  Actual Bus Skew:            0.526ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.753     1.968    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X189Y151       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[23]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X189Y151       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.047 r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.397     2.444    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[23]
    SLICE_X189Y148       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.424     5.040    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X189Y148       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[23]/C
                         clock pessimism              0.066     5.106                     
    SLICE_X189Y148       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     5.131    static           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         data arrival                           2.444                     
                         clock arrival                          5.131                     
  -------------------------------------------------------------------
                         relative delay                        -2.687                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.543     1.735    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X190Y160       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X190Y160       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.794 r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           0.070     1.864    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[11]
    SLICE_X190Y161       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.718     5.197    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X190Y161       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[11]/C
                         clock pessimism             -0.066     5.131                     
    SLICE_X190Y161       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     5.193    static           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         data arrival                           1.864                     
                         clock arrival                          5.193                     
  -------------------------------------------------------------------
                         relative delay                        -3.329                     



Id: 98
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]] 60.000
Requirement: 60.000ns
Endpoints: 36

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]/D
                                                                            level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]/D
                                                                                                            Slow         0.805     59.195


Slack (MET) :             59.195ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.502ns
  Reference Relative Delay:  -3.307ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:            0.805ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.741     1.956    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X185Y163       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X185Y163       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.036 r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.569     2.605    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[33]
    SLICE_X184Y164       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.400     5.016    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X184Y164       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]/C
                         clock pessimism              0.066     5.082                     
    SLICE_X184Y164       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     5.107    static           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         data arrival                           2.605                     
                         clock arrival                          5.107                     
  -------------------------------------------------------------------
                         relative delay                        -2.502                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.545     1.737    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X186Y184       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X186Y184       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.796 r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]/Q
                         net (fo=1, routed)           0.085     1.881    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[15]
    SLICE_X186Y183       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.697     5.176    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X186Y183       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]/C
                         clock pessimism             -0.048     5.128                     
    SLICE_X186Y183       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     5.188    static           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]
  -------------------------------------------------------------------
                         data arrival                           1.881                     
                         clock arrival                          5.188                     
  -------------------------------------------------------------------
                         relative delay                        -3.307                     



Id: 99
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]] -to [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]] 12.000
Requirement: 12.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                                                                            level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.364     11.636


Slack (MET) :             11.636ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    3.874ns
  Reference Relative Delay:   3.308ns
  Relative CRPR:              0.202ns
  Actual Bus Skew:            0.364ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.662     5.141    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X181Y146       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X181Y146       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     5.220 r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.485     5.705    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X185Y146       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.548     1.740    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X185Y146       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.066     1.806                     
    SLICE_X185Y146       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     1.831    static           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           5.705                     
                         clock arrival                          1.831                     
  -------------------------------------------------------------------
                         relative delay                         3.874                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.386     5.002    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X181Y146       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X181Y146       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     5.060 r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.197     5.257    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[0]
    SLICE_X185Y146       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.738     1.953    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X185Y146       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.066     1.887                     
    SLICE_X185Y146       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.949    static           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           5.257                     
                         clock arrival                          1.949                     
  -------------------------------------------------------------------
                         relative delay                         3.308                     



Id: 100
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]] 12.000
Requirement: 12.000ns
Endpoints: 34

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]/D
                                                                            level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/D
                                                                                                            Slow         0.784     11.216


Slack (MET) :             11.216ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    3.990ns
  Reference Relative Delay:   3.139ns
  Relative CRPR:              0.067ns
  Actual Bus Skew:            0.784ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.664     5.143    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X183Y158       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X183Y158       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.223 r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.591     5.814    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[6]
    SLICE_X186Y153       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.541     1.733    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X186Y153       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]/C
                         clock pessimism              0.066     1.799                     
    SLICE_X186Y153       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     1.824    static           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         data arrival                           5.814                     
                         clock arrival                          1.824                     
  -------------------------------------------------------------------
                         relative delay                         3.990                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.386     5.002    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X183Y149       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X183Y149       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     5.061 r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.066     5.127    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[10]
    SLICE_X183Y148       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.777     1.992    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X183Y148       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/C
                         clock pessimism             -0.066     1.926                     
    SLICE_X183Y148       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.988    static           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         data arrival                           5.127                     
                         clock arrival                          1.988                     
  -------------------------------------------------------------------
                         relative delay                         3.139                     



Id: 101
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]}]] 60.000
Requirement: 60.000ns
Endpoints: 23

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[18]/D
                                                                            level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[23]/D
                                                                                                            Slow         0.635     59.365


Slack (MET) :             59.365ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.578ns
  Reference Relative Delay:  -3.280ns
  Relative CRPR:              0.067ns
  Actual Bus Skew:            0.635ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.732     1.947    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X190Y160       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[18]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X190Y160       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.026 r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           0.544     2.570    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[18]
    SLICE_X190Y164       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.441     5.057    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X190Y164       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[18]/C
                         clock pessimism              0.066     5.123                     
    SLICE_X190Y164       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     5.148    static           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         data arrival                           2.570                     
                         clock arrival                          5.148                     
  -------------------------------------------------------------------
                         relative delay                        -2.578                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.533     1.725    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X192Y154       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[23]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X192Y154       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.785 r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.117     1.902    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[23]
    SLICE_X192Y154       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.709     5.188    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X192Y154       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[23]/C
                         clock pessimism             -0.066     5.122                     
    SLICE_X192Y154       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     5.182    static           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         data arrival                           1.902                     
                         clock arrival                          5.182                     
  -------------------------------------------------------------------
                         relative delay                        -3.280                     



Id: 102
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[9]}]] 60.000
Requirement: 60.000ns
Endpoints: 35

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
                                                                            level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[30]/D
                                                                                                            Slow         0.641     59.359


Slack (MET) :             59.359ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.640ns
  Reference Relative Delay:  -3.348ns
  Relative CRPR:              0.067ns
  Actual Bus Skew:            0.641ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.716     1.931    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X196Y163       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X196Y163       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.010 r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.507     2.517    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[3]
    SLICE_X195Y165       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.450     5.066    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X195Y165       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/C
                         clock pessimism              0.066     5.132                     
    SLICE_X195Y165       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     5.157    static           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.517                     
                         clock arrival                          5.157                     
  -------------------------------------------------------------------
                         relative delay                        -2.640                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.525     1.717    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X197Y159       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[30]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X197Y159       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.777 r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.096     1.873    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[30]
    SLICE_X197Y160       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.748     5.227    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X197Y160       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[30]/C
                         clock pessimism             -0.066     5.161                     
    SLICE_X197Y160       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     5.221    static           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         data arrival                           1.873                     
                         clock arrival                          5.221                     
  -------------------------------------------------------------------
                         relative delay                        -3.348                     



Id: 103
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]] 60.000
Requirement: 60.000ns
Endpoints: 36

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
                                                                            level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
                                                                                                            Slow         0.846     59.154


Slack (MET) :             59.154ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.491ns
  Reference Relative Delay:  -3.337ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:            0.846ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.742     1.957    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X190Y188       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X190Y188       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.038 r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.587     2.625    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[8]
    SLICE_X188Y189       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.426     5.042    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X188Y189       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/C
                         clock pessimism              0.048     5.090                     
    SLICE_X188Y189       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     5.115    static           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         data arrival                           2.625                     
                         clock arrival                          5.115                     
  -------------------------------------------------------------------
                         relative delay                        -2.491                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.547     1.739    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X195Y174       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X195Y174       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.798 r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.078     1.876    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[23]
    SLICE_X195Y173       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.740     5.219    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X195Y173       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/C
                         clock pessimism             -0.066     5.153                     
    SLICE_X195Y173       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     5.213    static           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         data arrival                           1.876                     
                         clock arrival                          5.213                     
  -------------------------------------------------------------------
                         relative delay                        -3.337                     



Id: 104
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]] -to [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]] 12.000
Requirement: 12.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                                                                            level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.596     11.404


Slack (MET) :             11.404ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    4.324ns
  Reference Relative Delay:   3.507ns
  Relative CRPR:              0.221ns
  Actual Bus Skew:            0.596ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.729     5.208    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X192Y176       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X192Y176       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.288 r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.869     6.157    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X187Y149       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.550     1.742    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X187Y149       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.066     1.808                     
    SLICE_X187Y149       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     1.833    static           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           6.157                     
                         clock arrival                          1.833                     
  -------------------------------------------------------------------
                         relative delay                         4.324                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.448     5.064    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X192Y176       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X192Y176       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     5.122 r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.350     5.472    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[0]
    SLICE_X187Y149       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.754     1.969    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X187Y149       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.066     1.903                     
    SLICE_X187Y149       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.965    static           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           5.472                     
                         clock arrival                          1.965                     
  -------------------------------------------------------------------
                         relative delay                         3.507                     



Id: 105
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]] 12.000
Requirement: 12.000ns
Endpoints: 34

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
                                                                            level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/D
                                                                                                            Slow         0.889     11.111


Slack (MET) :             11.111ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    4.126ns
  Reference Relative Delay:   3.237ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:            0.889ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.702     5.181    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X186Y168       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X186Y168       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     5.261 r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.708     5.969    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[29]
    SLICE_X183Y157       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.560     1.752    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X183Y157       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/C
                         clock pessimism              0.066     1.818                     
    SLICE_X183Y157       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     1.843    static           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         data arrival                           5.969                     
                         clock arrival                          1.843                     
  -------------------------------------------------------------------
                         relative delay                         4.126                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.436     5.052    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X188Y179       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X188Y179       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     5.110 r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.117     5.227    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[10]
    SLICE_X187Y180       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.763     1.978    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X187Y180       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/C
                         clock pessimism             -0.048     1.930                     
    SLICE_X187Y180       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.990    static           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         data arrival                           5.227                     
                         clock arrival                          1.990                     
  -------------------------------------------------------------------
                         relative delay                         3.237                     



Id: 106
set_bus_skew -from [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[34]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]}]] 60.000
Requirement: 60.000ns
Endpoints: 35

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[14]/D
                                                                            level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[21]/D
                                                                                                            Slow         0.649     59.351


Slack (MET) :             59.351ns  (requirement - actual skew)
  Endpoint Source:        level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.617ns
  Reference Relative Delay:  -3.333ns
  Relative CRPR:              0.067ns
  Actual Bus Skew:            0.649ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.747     1.962    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X194Y168       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X194Y168       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.040 r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           0.493     2.533    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[14]
    SLICE_X193Y171       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.443     5.059    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X193Y171       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[14]/C
                         clock pessimism              0.066     5.125                     
    SLICE_X193Y171       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.150    static           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         data arrival                           2.533                     
                         clock arrival                          5.150                     
  -------------------------------------------------------------------
                         relative delay                        -2.617                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.539     1.731    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X197Y163       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X197Y163       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.791 r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.080     1.871    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[21]
    SLICE_X197Y165       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.730     5.209    static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X197Y165       FDRE                                         r  static         level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[21]/C
                         clock pessimism             -0.066     5.143                     
    SLICE_X197Y165       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     5.204    static           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         data arrival                           1.871                     
                         clock arrival                          5.204                     
  -------------------------------------------------------------------
                         relative delay                        -3.333                     



Id: 107
set_bus_skew -from [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[8]} {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]}]] -to [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]} {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]}]] 60.000
Requirement: 60.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
                                                                            level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.279     59.721


Slack (MET) :             59.721ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.566ns
  Reference Relative Delay:  -3.061ns
  Relative CRPR:              0.216ns
  Actual Bus Skew:            0.279ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.859     2.074    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X162Y174       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X162Y174       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.152 r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.319     2.471    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[3]
    SLICE_X162Y173       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.330     4.946    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X162Y173       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/C
                         clock pessimism              0.066     5.012                     
    SLICE_X162Y173       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     5.037    reconfigurable   level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.471                     
                         clock arrival                          5.037                     
  -------------------------------------------------------------------
                         relative delay                        -2.566                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.660     1.852    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X162Y174       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X162Y174       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.910 r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.113     2.023    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[2]
    SLICE_X162Y173       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.611     5.090    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X162Y173       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/C
                         clock pessimism             -0.066     5.024                     
    SLICE_X162Y173       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     5.084    reconfigurable   level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.023                     
                         clock arrival                          5.084                     
  -------------------------------------------------------------------
                         relative delay                        -3.061                     



Id: 108
set_bus_skew -from [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]}]] 60.000
Requirement: 60.000ns
Endpoints: 32

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/D
                                                                            level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]/D
                                                                                                            Slow         0.541     59.459


Slack (MET) :             59.459ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.434ns
  Reference Relative Delay:  -3.052ns
  Relative CRPR:              0.077ns
  Actual Bus Skew:            0.541ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.871     2.086    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X157Y172       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X157Y172       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.164 r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.417     2.581    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[30]
    SLICE_X157Y172       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.308     4.924    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X157Y172       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/C
                         clock pessimism              0.066     4.990                     
    SLICE_X157Y172       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     5.015    reconfigurable   level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         data arrival                           2.581                     
                         clock arrival                          5.015                     
  -------------------------------------------------------------------
                         relative delay                        -2.434                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.658     1.850    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X159Y161       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X159Y161       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.909 r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           0.100     2.009    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[19]
    SLICE_X159Y161       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.586     5.065    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X159Y161       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]/C
                         clock pessimism             -0.066     4.999                     
    SLICE_X159Y161       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     5.061    reconfigurable   level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         data arrival                           2.009                     
                         clock arrival                          5.061                     
  -------------------------------------------------------------------
                         relative delay                        -3.052                     



Id: 109
set_bus_skew -from [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]] -to [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]] 12.000
Requirement: 12.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                                                                            level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.275     11.725


Slack (MET) :             11.725ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    3.544ns
  Reference Relative Delay:   3.033ns
  Relative CRPR:              0.237ns
  Actual Bus Skew:            0.275ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.564     5.043    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X162Y186       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X162Y186       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     5.120 r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.338     5.458    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X162Y186       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.649     1.841    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X162Y186       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.048     1.889                     
    SLICE_X162Y186       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     1.914    reconfigurable   level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           5.458                     
                         clock arrival                          1.914                     
  -------------------------------------------------------------------
                         relative delay                         3.544                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.303     4.919    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X162Y186       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X162Y186       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.980 r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.132     5.112    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[0]
    SLICE_X162Y186       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.852     2.067    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X162Y186       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.048     2.019                     
    SLICE_X162Y186       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.079    reconfigurable   level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           5.112                     
                         clock arrival                          2.079                     
  -------------------------------------------------------------------
                         relative delay                         3.033                     



Id: 110
set_bus_skew -from [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]] 12.000
Requirement: 12.000ns
Endpoints: 34

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]/D
                                                                            level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]/D
                                                                                                            Slow         0.523     11.477


Slack (MET) :             11.477ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    3.593ns
  Reference Relative Delay:   2.963ns
  Relative CRPR:              0.107ns
  Actual Bus Skew:            0.523ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.591     5.070    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X160Y160       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X160Y160       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.149 r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           0.380     5.529    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[24]
    SLICE_X162Y164       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.653     1.845    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X162Y164       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]/C
                         clock pessimism              0.066     1.911                     
    SLICE_X162Y164       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     1.936    reconfigurable   level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         data arrival                           5.529                     
                         clock arrival                          1.936                     
  -------------------------------------------------------------------
                         relative delay                         3.593                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.304     4.920    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X160Y163       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X160Y163       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     4.979 r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           0.073     5.052    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[19]
    SLICE_X160Y163       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.878     2.093    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X160Y163       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]/C
                         clock pessimism             -0.066     2.027                     
    SLICE_X160Y163       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.089    reconfigurable   level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         data arrival                           5.052                     
                         clock arrival                          2.089                     
  -------------------------------------------------------------------
                         relative delay                         2.963                     



Id: 111
set_bus_skew -from [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]} {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]}]] -to [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]} {level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]}]] 60.000
Requirement: 60.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
                                                                            level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.336     59.664


Slack (MET) :             59.664ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.491ns
  Reference Relative Delay:  -3.036ns
  Relative CRPR:              0.209ns
  Actual Bus Skew:            0.336ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.859     2.074    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X162Y174       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X162Y174       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.151 r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.391     2.542    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[3]
    SLICE_X162Y174       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.326     4.942    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X162Y174       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/C
                         clock pessimism              0.066     5.008                     
    SLICE_X162Y174       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     5.033    reconfigurable   level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.542                     
                         clock arrival                          5.033                     
  -------------------------------------------------------------------
                         relative delay                        -2.491                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.660     1.852    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X162Y174       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X162Y174       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.913 r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.126     2.039    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[2]
    SLICE_X162Y174       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.600     5.079    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X162Y174       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/C
                         clock pessimism             -0.066     5.013                     
    SLICE_X162Y174       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     5.075    reconfigurable   level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.039                     
                         clock arrival                          5.075                     
  -------------------------------------------------------------------
                         relative delay                        -3.036                     



Id: 112
set_bus_skew -from [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[0]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[1]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[0]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[1]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]}]] 9.999
Requirement: 9.999ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_kernel_00_unbuffered_net
                                            level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
                                                                            level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.345      9.654


Slack (MET) :             9.654ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Reference Source:       level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            9.999ns
  Endpoint Relative Delay:   -3.702ns
  Reference Relative Delay:  -4.218ns
  Relative CRPR:              0.172ns
  Actual Bus Skew:            0.345ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      2.030     2.245    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X130Y96        FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X130Y96        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.324 r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.382     2.706    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[2]
    SLICE_X129Y95        FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     0.573 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.613    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.899    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.030 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.091     3.121    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.751 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.215     3.966    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.990 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       2.394     6.383    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X129Y95        FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.000     6.383                     
    SLICE_X129Y95        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     6.408    reconfigurable   level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.706                     
                         clock arrival                          6.408                     
  -------------------------------------------------------------------
                         relative delay                        -3.702                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.811     2.003    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X130Y96        FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X130Y96        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.062 r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.121     2.183    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[0]
    SLICE_X129Y95        FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.683 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.733    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.733 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.055    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.206 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.319     3.525    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.398 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.245     3.643    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.671 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       2.670     6.341    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X129Y95        FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     6.341                     
    SLICE_X129Y95        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     6.401    reconfigurable   level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.183                     
                         clock arrival                          6.401                     
  -------------------------------------------------------------------
                         relative delay                        -4.218                     



Id: 113
set_bus_skew -from [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]] 9.999
Requirement: 9.999ns
Endpoints: 36

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_kernel_00_unbuffered_net
                                            level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]/D
                                                                            level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
                                                                                                            Slow         0.890      9.109


Slack (MET) :             9.109ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Reference Source:       level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            9.999ns
  Endpoint Relative Delay:   -2.929ns
  Reference Relative Delay:  -3.894ns
  Relative CRPR:              0.075ns
  Actual Bus Skew:            0.890ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.985     2.200    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X142Y141       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X142Y141       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.279 r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           1.181     3.460    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[14]
    SLICE_X126Y96        FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     0.573 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.613    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.899    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.030 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.091     3.121    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.751 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.215     3.966    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.990 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       2.375     6.364    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X126Y96        FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]/C
                         clock pessimism              0.000     6.364                     
    SLICE_X126Y96        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     6.389    reconfigurable   level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         data arrival                           3.460                     
                         clock arrival                          6.389                     
  -------------------------------------------------------------------
                         relative delay                        -2.929                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.768     1.960    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X142Y143       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X142Y143       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.020 r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.514     2.534    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[23]
    SLICE_X130Y97        FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.683 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.733    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.733 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.055    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.206 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.319     3.525    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.398 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.245     3.643    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.671 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       2.695     6.366    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X130Y97        FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/C
                         clock pessimism              0.000     6.366                     
    SLICE_X130Y97        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     6.428    reconfigurable   level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         data arrival                           2.534                     
                         clock arrival                          6.428                     
  -------------------------------------------------------------------
                         relative delay                        -3.894                     



Id: 114
set_bus_skew -from [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]] -to [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]] 12.000
Requirement: 12.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_kernel_00_unbuffered_net
                      dma_ip_axi_aclk_1     level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                                                                            level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.394     11.606


Slack (MET) :             11.606ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Endpoint Destination:   level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Reference Destination:  level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    5.485ns
  Reference Relative Delay:   4.909ns
  Relative CRPR:              0.182ns
  Actual Bus Skew:            0.394ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.683 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.733    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.733 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.055    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.206 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.319     3.525    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.398 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.245     3.643    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.671 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       2.802     6.473    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X163Y119       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X163Y119       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.554 r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.801     7.355    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X162Y187       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.654     1.846    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X162Y187       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     1.846                     
    SLICE_X162Y187       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     1.871    reconfigurable   level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           7.355                     
                         clock arrival                          1.871                     
  -------------------------------------------------------------------
                         relative delay                         5.485                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     0.573 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.613    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.899    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.030 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.091     3.121    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.751 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.215     3.966    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.990 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       2.517     6.507    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X163Y119       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X163Y119       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     6.566 r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.482     7.048    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[0]
    SLICE_X162Y187       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.864     2.079    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLICE_X162Y187       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     2.079                     
    SLICE_X162Y187       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.139    reconfigurable   level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           7.048                     
                         clock arrival                          2.139                     
  -------------------------------------------------------------------
                         relative delay                         4.909                     



Id: 115
set_bus_skew -from [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]] 12.000
Requirement: 12.000ns
Endpoints: 34

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_kernel_00_unbuffered_net
                      dma_ip_axi_aclk_1     level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]/D
                                                                            level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]/D
                                                                                                            Slow         0.803     11.197


Slack (MET) :             11.197ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Endpoint Destination:   level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Reference Destination:  level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    5.694ns
  Reference Relative Delay:   4.876ns
  Relative CRPR:              0.016ns
  Actual Bus Skew:            0.803ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.683 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.733    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.733 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.055    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.206 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.319     3.525    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.398 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.245     3.643    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.671 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       2.695     6.366    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X144Y119       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y119       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     6.447 r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]/Q
                         net (fo=1, routed)           1.153     7.600    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[15]
    SLICE_X154Y163       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.689     1.881    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X154Y163       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]/C
                         clock pessimism              0.000     1.881                     
    SLICE_X154Y163       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     1.906    reconfigurable   level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]
  -------------------------------------------------------------------
                         data arrival                           7.600                     
                         clock arrival                          1.906                     
  -------------------------------------------------------------------
                         relative delay                         5.694                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     0.573 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.613    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.899    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.030 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.091     3.121    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.751 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.215     3.966    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.990 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       2.481     6.471    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X151Y119       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X151Y119       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     6.529 r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.488     7.017    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[32]
    SLICE_X156Y160       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.866     2.081    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X156Y160       FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]/C
                         clock pessimism              0.000     2.081                     
    SLICE_X156Y160       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     2.141    reconfigurable   level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         data arrival                           7.017                     
                         clock arrival                          2.141                     
  -------------------------------------------------------------------
                         relative delay                         4.876                     



Id: 116
set_bus_skew -from [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[0]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[1]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[0]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[1]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]} {level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]}]] 9.999
Requirement: 9.999ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_kernel_00_unbuffered_net
                                            level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/D
                                                                            level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
                                                                                                            Slow         0.414      9.585


Slack (MET) :             9.585ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Reference Source:       level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            9.999ns
  Endpoint Relative Delay:   -3.615ns
  Reference Relative Delay:  -4.187ns
  Relative CRPR:              0.158ns
  Actual Bus Skew:            0.414ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      2.035     2.250    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X130Y96        FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X130Y96        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.329 r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.466     2.795    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[4]
    SLICE_X129Y96        FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     0.573 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.613    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.899    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.030 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.091     3.121    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.751 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.215     3.966    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.990 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       2.396     6.385    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X129Y96        FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/C
                         clock pessimism              0.000     6.385                     
    SLICE_X129Y96        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.410    reconfigurable   level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.795                     
                         clock arrival                          6.410                     
  -------------------------------------------------------------------
                         relative delay                        -3.615                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.809     2.001    boundary       level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X130Y96        FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X130Y96        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.060 r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.156     2.216    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[3]
    SLICE_X129Y96        FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    G17                                               0.000     0.000 r  static         io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.683 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.733    static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.733 r  static         level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.055    static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.206 r  static         level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, routed)        2.319     3.525    boundary       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.398 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, routed)           0.245     3.643    reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y78         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.671 r  reconfigurable level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X2Y1 (CLOCK_ROOT)    net (fo=21103, routed)       2.672     6.343    reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X129Y96        FDRE                                         r  reconfigurable level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/C
                         clock pessimism              0.000     6.343                     
    SLICE_X129Y96        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     6.403    reconfigurable   level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.216                     
                         clock arrival                          6.403                     
  -------------------------------------------------------------------
                         relative delay                        -4.187                     



Id: 117
set_bus_skew -from [get_cells [list {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[8]} {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]}]] -to [get_cells [list {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]} {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]}]] 60.000
Requirement: 60.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
                                                                            level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.354     59.646


Slack (MET) :             59.646ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.442ns
  Reference Relative Delay:  -3.063ns
  Relative CRPR:              0.267ns
  Actual Bus Skew:            0.354ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.956     2.171    boundary       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLR Crossing[0->1]   
    SLICE_X166Y365       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X166Y365       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.248 r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.401     2.649    reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[3]
    SLICE_X166Y365       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.406     5.022    boundary       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLR Crossing[0->1]   
    SLICE_X166Y365       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]/C
                         clock pessimism              0.044     5.066                     
    SLICE_X166Y365       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     5.091    reconfigurable   level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.649                     
                         clock arrival                          5.091                     
  -------------------------------------------------------------------
                         relative delay                        -2.442                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.743     1.935    boundary       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLR Crossing[0->1]   
    SLICE_X166Y365       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X166Y365       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.996 r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.118     2.114    reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[2]
    SLICE_X166Y365       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.680     5.159    boundary       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLR Crossing[0->1]   
    SLICE_X166Y365       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/C
                         clock pessimism             -0.044     5.115                     
    SLICE_X166Y365       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     5.177    reconfigurable   level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.114                     
                         clock arrival                          5.177                     
  -------------------------------------------------------------------
                         relative delay                        -3.063                     



Id: 118
set_bus_skew -from [get_cells [list {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]}]] -to [get_cells [list {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]}]] 60.000
Requirement: 60.000ns
Endpoints: 32

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]/D
                                                                            level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
                                                                                                            Slow         0.605     59.395


Slack (MET) :             59.395ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.396ns
  Reference Relative Delay:  -3.111ns
  Relative CRPR:              0.110ns
  Actual Bus Skew:            0.605ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.925     2.140    boundary       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLR Crossing[0->1]   
    SLICE_X171Y354       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X171Y354       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.220 r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           0.466     2.686    reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[18]
    SLICE_X172Y352       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.397     5.013    boundary       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLR Crossing[0->1]   
    SLICE_X172Y352       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]/C
                         clock pessimism              0.044     5.057                     
    SLICE_X172Y352       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.082    reconfigurable   level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         data arrival                           2.686                     
                         clock arrival                          5.082                     
  -------------------------------------------------------------------
                         relative delay                        -2.396                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.712     1.904    boundary       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLR Crossing[0->1]   
    SLICE_X168Y356       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X168Y356       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.964 r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.102     2.066    reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[8]
    SLICE_X168Y356       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.680     5.159    boundary       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLR Crossing[0->1]   
    SLICE_X168Y356       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/C
                         clock pessimism             -0.044     5.115                     
    SLICE_X168Y356       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     5.177    reconfigurable   level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         data arrival                           2.066                     
                         clock arrival                          5.177                     
  -------------------------------------------------------------------
                         relative delay                        -3.111                     



Id: 119
set_bus_skew -from [get_cells [list {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]} {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]}]] -to [get_cells [list {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]} {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]}]] 12.000
Requirement: 12.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                                                                            level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.263     11.737


Slack (MET) :             11.737ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    3.547ns
  Reference Relative Delay:   3.019ns
  Relative CRPR:              0.265ns
  Actual Bus Skew:            0.263ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.676     5.155    boundary       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLR Crossing[0->1]   
    SLICE_X169Y369       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X169Y369       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     5.236 r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.301     5.537    reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X169Y369       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.729     1.921    boundary       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLR Crossing[0->1]   
    SLICE_X169Y369       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.044     1.965                     
    SLICE_X169Y369       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     1.990    reconfigurable   level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           5.537                     
                         clock arrival                          1.990                     
  -------------------------------------------------------------------
                         relative delay                         3.547                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.404     5.020    boundary       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLR Crossing[0->1]   
    SLICE_X169Y369       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X169Y369       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     5.078 r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.113     5.191    reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[0]
    SLICE_X169Y369       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.941     2.156    boundary       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_clk
    SLR Crossing[0->1]   
    SLICE_X169Y369       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.044     2.112                     
    SLICE_X169Y369       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.172    reconfigurable   level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           5.191                     
                         clock arrival                          2.172                     
  -------------------------------------------------------------------
                         relative delay                         3.019                     



Id: 120
set_bus_skew -from [get_cells [list {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]] 12.000
Requirement: 12.000ns
Endpoints: 34

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                      dma_ip_axi_aclk_1     level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]/D
                                                                            level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.592     11.408


Slack (MET) :             11.408ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Endpoint Destination:   level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Source:       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Destination:  level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            12.000ns
  Endpoint Relative Delay:    3.582ns
  Reference Relative Delay:   2.961ns
  Relative CRPR:              0.029ns
  Actual Bus Skew:            0.592ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.680     5.159    boundary       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLR Crossing[0->1]   
    SLICE_X173Y361       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X173Y361       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     5.238 r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.335     5.573    reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[32]
    SLICE_X173Y361       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.730     1.922    boundary       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLR Crossing[0->1]   
    SLICE_X173Y361       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]/C
                         clock pessimism              0.044     1.966                     
    SLICE_X173Y361       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     1.991    reconfigurable   level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         data arrival                           5.573                     
                         clock arrival                          1.991                     
  -------------------------------------------------------------------
                         relative delay                         3.582                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.384     5.000    boundary       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLR Crossing[0->1]   
    SLICE_X169Y346       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X169Y346       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     5.058 r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.070     5.128    reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[2]
    SLICE_X170Y346       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.934     2.149    boundary       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLR Crossing[0->1]   
    SLICE_X170Y346       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]/C
                         clock pessimism             -0.044     2.105                     
    SLICE_X170Y346       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.167    reconfigurable   level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           5.128                     
                         clock arrival                          2.167                     
  -------------------------------------------------------------------
                         relative delay                         2.961                     



Id: 121
set_bus_skew -from [get_cells [list {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]} {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]}]] -to [get_cells [list {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]} {level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]}]] 60.000
Requirement: 60.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dma_ip_axi_aclk_1     clk_out2_bd_39ab_clkwiz_level0_periph_0_1
                                            level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
                                                                            level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.357     59.643


Slack (MET) :             59.643ns  (requirement - actual skew)
  Endpoint Source:        level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Endpoint Destination:   level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Reference Source:       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1)
  Reference Destination:  level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            60.000ns
  Endpoint Relative Delay:   -2.444ns
  Reference Relative Delay:  -3.068ns
  Relative CRPR:              0.267ns
  Actual Bus Skew:            0.357ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.956     2.171    boundary       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLR Crossing[0->1]   
    SLICE_X166Y365       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X166Y365       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.249 r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.398     2.647    reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[3]
    SLICE_X166Y365       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.732     1.924    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.406     5.022    boundary       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLR Crossing[0->1]   
    SLICE_X166Y365       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/C
                         clock pessimism              0.044     5.066                     
    SLICE_X166Y365       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     5.091    reconfigurable   level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.647                     
                         clock arrival                          5.091                     
  -------------------------------------------------------------------
                         relative delay                        -2.444                     

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=123930, routed)      1.743     1.935    boundary       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLR Crossing[0->1]   
    SLICE_X166Y365       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X166Y365       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.993 r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.114     2.107    reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[2]
    SLICE_X166Y365       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=123930, routed)      1.925     2.140    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=23948, routed)       2.680     5.159    boundary       level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLR Crossing[0->1]   
    SLICE_X166Y365       FDRE                                         r  reconfigurable level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/C
                         clock pessimism             -0.044     5.115                     
    SLICE_X166Y365       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     5.175    reconfigurable   level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.107                     
                         clock arrival                          5.175                     
  -------------------------------------------------------------------
                         relative delay                        -3.068                     



