@Book{ABF90,
  author =	 {M. Abramovici and M. A. Breuer and A. D. Friedman},
  title = 	 {Digital Systems Testing and Testable Design},
  publisher = 	 {Computer Science Press},
  year = 	 1990
}

@InProceedings{ABR96,
  author = 	 {V. Akella and N. H. Vaidya and G. Robert Redinbo},
  title = 	 {Limitations of {VLSI} Implementation of Delay-Insensitive
                  Codes},
  booktitle =	 {Proceedings of the 26th Annual International Symposium on
                  Fault-Tolerant Computing},
  pages =	 {208--217},
  year =	 1996,
  month =	 Jun
}

@Article{ABR98,
  author = 	 {V. Akella and N. H. Vaidya and G. Robert Redinbo},
  title = 	 {Asynchronous Comparison-Based Decoders for Delay-Insensitive
                  Codes},
  journal = 	 ieeetc,
  year = 	 1998,
  volume =	 47,
  number =	 7,
  pages =	 {802--810}
}

@Book{ADN92,
  author =	 {P. Ashar and S. Devadas and R. Newton},
  title = 	 {Sequential Logic Synthesis},
  publisher = 	 kap,
  year = 	 1992
}

@Misc{ARM996HS,
  author =	 {ARM Webpage},
  title =	 {{ARM996HS}},
  howpublished = {http://www.arm.com/products/CPUs/ARM996HS.html}
}

@Misc{Achronix,
  author =	 {Achronix Semiconductor Corporation},
  title =	 {Achronix Products},
  howpublished = {http://www.chronix.com/products.html},
  year =	 2007
}

@Article{BASB01,
  author = 	 {F. R. Boyer and E. M. Aboulhamid and Y. Savaria and
                  M. Boyer}, 
  title = 	 {Optimal Design of Synchronous Circuits Using Software
                  Pipelining Techniques},
  journal = 	 {ACM Transactions on Design Automation of Electronic Systems},
  year = 	 2001,
  volume =	 6,
  number =	 4,
  pages =	 {516--532},
  month =	 Oct
}

@Proceedings{BD95,
  title = 	 {Asynchronous Digital Circuit Design},
  year = 	 1995,
  editor =	 {G. Birtwistle and A. Davis},
  publisher =	 sv
}

@InProceedings{BDK06,
  author = 	 {U. R. Bandi and M. Dasaka and P. K. Kumar},
  title = 	 {Design in Reliability for Communication Designs},
  booktitle =	 dac06,
  pages =	 {188--192},
  year =	 2006,
  month =	 Jul
}

@Article{BE92,
  author = 	 {J. A. Brzozowski and J. C. Ebergen},
  title = 	 {On The Delay-Sensitivity of Gate Networks},
  journal = 	 ieeetc,
  year = 	 1992,
  volume =	 41,
  number =	 11,
  pages =	 {1449--1360},
  month =	 Nov
}

@Article{BH72,
  author = 	 {J. G. Bredeson and P. T. Hulina},
  title = 	 {Elimination of static and dynamic hazards for multiple input
                  changes in combinational switching circuits},
  journal = 	 {Information and Control},
  year = 	 1972,
  volume =	 20,
  number =       2,
  pages =	 {114--224}
}

@Article{BHS90,
  author = 	 {R. K. Brayton and G. D. Hachtel and
                  A. L. Sangiovanni-Vincentelli},
  title = 	 {Multilevel Logic Synthesis},
  journal = 	 {Proceedings of The IEEE},
  year = 	 1990,
  volume =	 78,
  number =	 2,
  pages =	 {264--300},
  month =	 Feb
}

@InProceedings{BK99,
  author = 	 {R. K. Brayton and S. P. Khatri},
  title = 	 {Multi-valued logic synthesis},
  booktitle =	 {Proceedings of the 12th International Conference on VLSI
                  Design}, 
  pages =	 {196--206},
  year =	 1999
}

@InCollection{BM01,
  author =	 {L. Benini and G. {De Micheli}},
  title = 	 {Logic Synthesis for Low Power},
  pages =        {197--224},
  booktitle = 	 {Logic Synthesis and Verification},
  publisher =	 kap,
  year =	 2001,
  editor =	 {S. Hassoun and T. Sasao}
}

@Article{BM02,
  author = 	 {L. Benini and G. De Micheli},
  title = 	 {Networks on Chips: A New {SoC} Paradigm},
  journal = 	 {Computer},
  year = 	 2002,
  volume =	 35,
  number =	 1,
  pages =	 {70--78},
  month =	 Jan
}

@InProceedings{BM92,
  author = 	 {P. A. Beerel and T. H. Meng},
  title = 	 {Automatic Gate-Level Synthesis of Speed-Independent
                  Circuits},
  booktitle =	 iccad92,
  pages =	 {581--586},
  year =	 1992
}

@Article{BMM98,
  author = 	 {P. A. Beerel and C. J. Myers and T. H. Meng},
  title = 	 {Covering Conditions and Algorithms for the Synthesis of
                  Speed-Independent Circuits},
  journal = 	 tcad,
  year = 	 1998,
  volume =	 7,
  number =	 3,
  pages =	 {205--219},
  month =	 Mar
}

@InProceedings{BV06,
  author = 	 {E. Beigne and P. Vivet},
  title = 	 {Design of On-Chip and Off-Chip Interfaces for a {GALS} {NoC}
                  Architecture},
  booktitle =	 async06,
  year =	 2006
}

@InProceedings{BYC96,
  author = 	 {P. A. Beerel and K. Y. Yun and W. C. Chou},
  title = 	 {Optimizing Average-Case Delay in Technology Mapping of
                  Burst-Mode Circuits},
  booktitle =	 async96,
  pages =	 {244-259},
  year =	 1996
}

@InProceedings{Beerel02,
  author = 	 {P. A. Beerel},
  title = 	 {Asynchronous Circuits: An Increasingly Practical Design
                  Solution},
  booktitle =	 {Proceedings of the International Symposium on Quality
                  Electronic Design (ISQED'02)},
  pages =	 {367--372},
  year =	 2002,
  month =	 Mar
}

@PhdThesis{Beerel94,
  author = 	 {P. A. Beerel},
  title = 	 {{CAD} Tools for the Synthesis, Verification, and Testability
                  of Robust Asynchronous Circuits},
  school = 	 {Stanford University},
  year = 	 1994,
  type =	 {{PhD} Thesis}
}

@Article{Beister74,
  author = 	 {J. Beister},
  title = 	 {A Unified Approach to Combinational Hazards},
  journal = 	 ieeetc,
  year = 	 1974,
  volume =	 {C-23},
  number =	 6,
  pages =	 {566--575},
  month =	 Jun
}

@Book{Berkel93,
  author =	 {K. van Berkel},
  title = 	 {Handshake Circuits: An Asynchronous Architecture for VLSI
                  Programming},
  publisher = 	 cup,
  year = 	 1993
}

@Article{Borkar99,
  author = 	 {S. Borkar},
  title = 	 {Design Challenges of Technology Scaling},
  journal = 	 {IEEE Micro},
  year = 	 1999,
  volume =	 19,
  number =	 4,
  pages =	 {23--29}
}

@InProceedings{Brand93,
  author = 	 {D. Brand},
  title = 	 {Verification of Large Synthesized Designs},
  booktitle =	 iccad93,
  pages =	 {534--537},
  year =	 1993
}

@Article{Bredeson75,
  author = 	 {J. G. Bredeson},
  title = 	 {Synthesis of multiple input-change hazard-free combinational
                  switching circuits without feedback},
  journal = 	 {International Journal of Electronics},
  year = 	 1975,
  volume =	 39,
  number =	 6,
  pages =	 {615--624}
}

@InProceedings{Brej03,
  author = 	 {C. F. Brej and J. D. Garside},
  title = 	 {Early Output Logic using Anti-Tokens},
  booktitle =	 {Proceedings of IWLS'03},
  year =	 2003
}

@PhdThesis{Brej05,
  author = 	 {C. F. Brej},
  title = 	 {Early Output Logic and Anti-Tokens},
  school = 	 {University of Manchester},
  year = 	 2005
}

@PhdThesis{Brunvand91,
  author = 	 {E. Brunvand},
  title = 	 {Translating Concurrent Communicating Programs into
                  Asynchronous Circuits},
  school = 	 {School of Computer Science, Carnegie Mellon University},
  year = 	 1991
}

@InProceedings{Bryant85,
  author = 	 {R. E. Bryant},
  title = 	 {Symbolic Manipulation of {B}oolean Functions Using a
                  Graphical 
                  Representation},
  booktitle =	 dac85,
  pages =	 {688--694},
  year =	 1985,
  month =	 Jun
}

@Article{Bryant86,
  author = 	 {R. E. Bryant},
  title = 	 {Graph-Based Algorithms for {B}oolean Function Manipulation},
  journal = 	 ieeetc,
  year = 	 1986,
  volume =	 {C-35},
  number =	 8,
  month =        Aug,
  pages =	 {677--691}
}

@Article{Bryant92,
  author = 	 {R. E. Bryant},
  title = 	 {Symbolic {B}oolean Manipulation with Ordered Binary-Decision
                  Diagrams},
  journal = 	 acmcs,
  year = 	 1992,
  volume =	 24,
  number =	 3,
  pages =	 {293--318}
}

@PhdThesis{Budiu03,
  author = 	 {M. Budiu},
  title = 	 {Spatial Computation},
  school = 	 {Carnegie Mellon University},
  year = 	 2003
}

@InProceedings{Burns96,
  author = 	 {S. M. Burns},
  title = 	 {General Conditions for the Decomposition of State Holding
                  Elements},
  booktitle =	 async96,
  pages =	 {48--57},
  year =	 1996
}


@InProceedings{CA02,
  author = 	 {S. Chakraborty and R. Angrish},
  title = 	 {Probabilistic Timing Analysis of Asynchronous Systems with
                  Moments of Delay},
  booktitle =	 async02,
  pages =	 {99--108},
  year =	 2002
}

@Article{CB95,
  author = 	 {A. P. Chandrakasan and R. W. Brodersen},
  title = 	 {Minimizing Power Consumption in Digital {CMOS} Circuits},
  journal = 	 procieee,
  year = 	 1995,
  volume =	 83,
  number =	 4,
  pages =	 {498--523},
  month =	 Apr
}

@Article{CD94,
  author = 	 {J. Cong and Y. Ding},
  title = 	 {Flow{M}ap: An Optimal Technology Mapping Algorithm for Delay
                  Optimization in Lookup-Table Based {FPGA} Designs},
  journal = 	 ieeetcad,
  year = 	 1994,
  volume =	 13,
  number =	 1,
  pages =	 {1--12},
  month =	 Jan
}

@Article{CDS93,
  author = 	 {B. Coates and A. Davis and K. Stevens},
  title = 	 {The post office experience: Designing a large asynchronous
                  chip}, 
  journal = 	 {Integration: The {VLSI} Journal},
  year = 	 1993,
  volume =	 15,
  number =	 3,
  pages =	 {341--366},
  month =	 Oct
}

@Article{CKKLPY99,
  author = 	 {J. Cortadella and M. Kishinevsky and A. Kondratyev and
                  L. Lavagno and E. Pastor and A. Yakovlev},
  title = 	 {Decomposition and Technology Mapping of Speed-Independent
                  Circuits Using {B}oolean Relations},
  journal = 	 ieeetcad,
  year = 	 1999,
  volume =	 18,
  number =	 9,
  pages =	 {1221--1236},
  month =        Sep
}

@Book{CKKLY02,
  author =	 {J. Cortadella and M. Kishinevsky and A. Kondratyev and
                  L. Lavagno and A. Yakovlev},
  title = 	 {Logic Synthesis and Asynchronous Controllers and Interfaces},
  publisher = 	 sv,
  year = 	 2002,
  address =	 {Heidelberg, Germany}
}

@Article{CKKLY97,
  author = 	 {J. Cortadella and M. Kishinevsky and A. Kondratyev and
                  L. Lavagno and A. Yakovlev},
  title = 	 {Petrify: A Tool for Manipulating Concurrent Specifications
                  and Synthesis of Asynchronous Controllers},
  journal = 	 {IEICE Transactions on Information and Systems},
  year = 	 1997,
  volume =	 {E80-D},
  pages =	 {315--325},
  month =	 Mar
}

@InProceedings{CKLS04,
  author = 	 {J. Cortadella and A. Kondratyev and L. Lavagno and
                  C. Sotiriou},
  title = 	 {Coping with the Variability of Combinational Logic Delays},
  booktitle =	 {Proceedings of ICCD'04},
  year =	 2004
}

@InProceedings{CM95,
  author = 	 {O. Coudert and J. C. Madre},
  title = 	 {New Ideas for Solving Covering Problems},
  booktitle =	 dac95,
  pages =	 {641--646},
  year =	 1995
}

@InProceedings{CMF93,
  author = 	 {O. Coudert and J. C. Madre and H. Fraisse},
  title = 	 {A New Viewpoint on Two-Level Logic Minimization},
  booktitle =	 dac93,
  pages =        {625--630},
  year =	 1993
}

@Article{CMS01,
  author = 	 {L. P. Carloni and K. L. McMillan and
                  A. L. Sangiovanni-Vincentelli},
  title = 	 {Theory of Latency-Insensitive Design},
  journal = 	 ieeetcad,
  year = 	 2001,
  volume =	 20,
  number =	 9,
  pages =	 {1059--1076},
  month =	 Sep
}

@InProceedings{CN01,
  author = 	 {T. Chelcea and S. M. Nowick},
  title = 	 {Robust Interfaces for Mixed-Timing Systems with Applications
                  to Latency-Insensitive Protocols},
  booktitle =	 dac01,
  pages = 	 {21--26},
  year =	 2001
}

@InProceedings{CN02,
  author = 	 {T. Chelcea and S. M. Nowick },
  title = 	 {Resynthesis and Peephole Transformations for the
                  Optimization of Large-Scale Asynchronous Systems},
  booktitle =	 dac02,
  pages = 	 {405--410},
  month =        Jun,
  year =	 2002
}

@Article{CP95,
  author = 	 {K. Chaudhary and M. Pedram},
  title = 	 {Computing the Area versus Delay Trade-Off Curves in
                  Technology Mapping},
  journal = 	 tcad,
  year = 	 1995,
  volume =	 14,
  number =	 12,
  pages =	 {1480--1489},
  month =	 Dec
}

@Article{CPMRB95,
  author = 	 {A. P. Chandrakasan and M. Potkonjak and R. Mehra and
                  J. Rabaey and R. W. Brodersen},
  title = 	 {Optimizing Power Using Transformations},
  journal = 	 ieeetcad,
  year = 	 1995,
  volume =	 14,
  number =	 1,
  pages =	 {12--31},
  month =	 Jan
}

@InProceedings{CS00,
  author = 	 {L. Carloni and A. Sangiovanni-Vincentelli},
  title = 	 {Performance Analysis and Optimization of Latency Insensitive
                  Systems},
  booktitle =	 dac00,
  pages =	 {330--335},
  year =	 1998
}

@Article{CS02,
  author = 	 {L. Carloni and A. Sangiovanni-Vincentelli},
  title = 	 {Coping with Latency in {SOC} Design},
  journal = 	 {IEEE Micro},
  year = 	 2002,
  volume =	 22,
  number =	 5,
  pages =	 {24--35},
  month =	 {September--October}
}

@InProceedings{CS03,
  author = 	 {L. Carloni and A. Sangiovanni-Vincentelli},
  title = 	 {Combining Recycling and Retiming to Optimize the Performance
                  of Synchronous Circuits},
  booktitle =	 {Proceedings of the 16th Symposium on Integrated Circuits and
                  Systems Design},
  pages =	 {47--52},
  year =	 2003
}

@Article{CSB92,
  author = 	 {A. P. Chandrakasan and S. Sheng and R. W. Brodersen},
  title = 	 {Low-Power {CMOS} digital design},
  journal = 	 {IEEE Journal of Solid-State Circuits},
  year = 	 1992,
  volume =	 27,
  number =	 4,
  pages =	 {473--484},
  month =	 Apr
}

@PhdThesis{Chapiro84,
  author = 	 {D. M. Chapiro},
  title = 	 {Globally-Asynchronous Locally-Synchronous Systems},
  school = 	 {Stanford University},
  year = 	 1984
}

@PhdThesis{Chu87,
  author = 	 {T. Chu},
  title = 	 {Synthesis of Self-Timed {VLSI} Circuits from Graph-Theoretic
                  Specifications},
  school = 	 {Massachusetts Institute of Technology},
  year = 	 1987,
  type =	 {{PhD} Thesis}
}

@InProceedings{Coates99,
  author = 	 {B. Coates and J. Ebergen and J. Lexau and S. Fairbanks and
                  I. Jones and A. Ridgway and D. Harris and I. Sutherland},
  title = 	 {A Counterflow pipeline experiment},
  booktitle =	 {Proceedings of International Symposium on Advanced Research
                  in Asynchronous Circuits and Systems},
  year =	 1999
}

@Article{Constantinescu03,
  author = 	 {C. Constantinescu},
  title = 	 {Trends and Challenges in {VLSI} Circuit Reliability},
  journal = 	 {IEEE Micro},
  year = 	 2003,
  volume =	 23,
  number =	 4,
  pages =	 {14-99}
}

@InProceedings{Coudert95,
  author = 	 {O. Coudert},
  title = 	 {Doing Two-Level Logic Minimization 100 Times Faster},
  booktitle =	 soda95,
  pages =	 {112--121},
  year =	 1995
}

@Book{DGK94,
  author =	 {S. Devadas and A. Ghosh and K. Keutzer},
  title = 	 {Logic Synthesis},
  publisher = 	 {McGraw Hill},
  year = 	 1994
}

@Article{DGY92,
  author = 	 {I. David and R. Ginosar and M. Yoeli},
  title = 	 {An Efficient Implementation of Boolean Functions as
                  Self-Timed Circuits},
  journal = 	 ieeetc,
  year = 	 1992,
  volume =	 41,
  number =	 1,
  pages =	 {2--11},
  month =	 Jan
}

@InProceedings{DM95,
  author = 	 {S. Devadas and S. Malik},
  title = 	 {A Survey of Optimization Techniques Targeting Low Power
                  {VLSI} Circuits},
  booktitle =	 dac95,
  pages =	 {242--247},
  year =	 1995
}

@Article{DMNS88,
  author = 	 {S. Devadas and H. Ma and R. Newton and
                  A. Sangiovanni-Vincentelli},
  title = 	 {{MUSTANG}: State assignment of finite-state machines
                  targeting multi-level logic implementations},
  journal = 	 ieeetcad,
  year = 	 1988,
  volume =	 7,
  number =	 12,
  month =        Dec,
  pages =	 {1290--1300}
}

@TechReport{DN97,
  author = 	 {A. Davis and S. M. Nowick},
  title = 	 {An Introduction to Asynchronous Circuit Design},
  institution =  {Department of Computer Science, University of Utah},
  year = 	 1997,
  type =	 {Technical Report},
  number =	 {UUCS-97-013},
  month =	 Sep
}

@Book{DP98,
  author =	 {W. J. Dally and J. W. Poulton},
  title = 	 {Digital Systems Engineering},
  publisher = 	 cup,
  year = 	 1998
}

@InProceedings{DPR92,
  author = 	 {S. Dey and M. Potkonjak and S. G. Rothweiler},
  title = 	 {Performance Optimization of Sequential Circuits by
                  Eliminating Retiming Bottlenecks},
  booktitle =	 iccad92,
  pages =	 {504--509},
  year =	 1992
}

@Book{DeMicheli94,
  author =	 {G. {De Micheli}},
  title = 	 {Synthesis and Optimization of Digital Circuits},
  publisher = 	 {McGraw Hill},
  Year =         1994
}

@Book{Dill89,
  author =	 {D. L. Dill},
  title = 	 {Trace Theory for Automatic Hierarchical Verification of
                  Speed-Independent Circuits},
  publisher = 	 mitp,
  year = 	 1989,
  series =	 {ACM Distinguished Dissertations},
  address =	 mitpa
}

@Article{EC95,
  author = 	 {L. A. Entrena and K. Cheng},
  title = 	 {Combinational and Sequential Logic Optimization by
                  Redundancy Addition and Removal},
  journal = 	 ieeetcad,
  year = 	 1995,
  volume =	 14,
  number =	 7,
  pages =	 {909--916},
  month =	 Jul
}

@Article{EDLBAMKF04,
  author = 	 {D. Ernst and S. Das and S. Lee and D. Blaauw and T. Austin
                  and T. Mudge and N. Kim and K. Flautner},
  title = 	 {Razor: Circuit-Level Corretion of Timing Errors for
                  Low-Power Operation},
  journal = 	 {IEEE Micro},
  year = 	 2004,
  volume =	 24,
  number =	 6,
  pages =	 {10--20},
  month =	 {January--September}
}

@Misc{EETimes07,
  author =	 {Peter Clarke},
  title =	 {{EE Times} updated list of Emerging Startups},
  howpublished = {http://www.eetimes.com},
  month =	 Sep,
  year =	 2007
}

@InProceedings{EGLS05,
  author = 	 {J. Ebergen and J. Gainsley and J. Lexau and I. Sutherland},
  title = 	 {{GaSP} Control For Domino Circuits},
  booktitle =	 async05,
  year =	 2005
}

@Book{EL04,
  author =	 {M. D. Ercegova and T. Lang},
  title = 	 {Digital Arithmetic},
  publisher = 	 mkp,
  year = 	 2004
}

@Misc{ET04,
  author =	 {D. A. Edwards and W. B. Toms},
  title =	 {The Status of Asynchronous Design in Industry},
  howpublished = {Information Society Technologies Programme Concerted
                  Action Thematic Network Contract},
  month =	 Jun,
  year =	 2004
}

@Article{Ebergen91,
  author = 	 {J. C. Ebergen},
  title = 	 {A Formal Approach to Design Delay-Insensitive Circuits},
  journal = 	 {Distributed Computing},
  year = 	 1991,
  volume =	 5,
  number =	 4,
  pages =	 {107--119}
}

@Article{Ebergen92,
  author = 	 {J. C. Ebergen},
  title = 	 {Arbiters: An Exercise in Specifying and Decomposing
                  Asynchronously Communicating Components},
  journal = 	 scp,
  year = 	 1992,
  volume =	 18,
  pages =	 {223--245}
}

@Article{Eichelberger65,
  author = 	 {E. B. Eichelberger},
  title = 	 {Hazard Detection in Combinational and Sequential Switching
                  Circuits},
  journal = 	 {IBM Journal of Research and Development},
  year = 	 1965,
  volume =	 9, 
  month =        Mar,
  pages =	 {90--99}
}

@InProceedings{FBFR05,
  author = 	 {B. Folco and V. Bregier and L. Fesquet and M. Renaudin},
  title = 	 {Technology Mapping for Area Optimized Quasi Delay
                  Insensitive Circuits},
  booktitle =	 {Proceedings of the 15th IFIP Conference on Very Large Scale
                  Integration Systems},
  year =	 2005
}

@InProceedings{FDGPW93,
  author = 	 {S. B. Furber and P. Day and J. D. Garside and N. C. Paver
                  and J. V. Woods}, 
  title = 	 {A Micropipelined {ARM}},
  booktitle =	 {Proceedings of VLSI'93},
  year =	 1993
}

@InProceedings{FGTLDP97,
  author = 	 {S. B. Furber and J. D. Garside and S. Temple and J. Liu and
                  P. Day and N. C. Paver},
  title = 	 {{AMULET2e}: An Asynchronous Embedded Controller},
  booktitle =	 async97,
  year =	 1997,
  month =	 Apr
}

@Article{FHR99,
  author = 	 {M. J. Flynn and P. Hung and K. W. Rudd},
  title = 	 {Deep-Submicron Microprocessor Design Issues},
  journal = 	 {IEEE Micro},
  year = 	 1999,
  volume =	 19,
  number =	 4,
  pages =	 {11--13},
  month =        July
}

@Book{FN01,
  author =	 {R. M. Fuhrer and S. M. Nowick},
  title = 	 {Sequential Optimization of Asynchronous and Synchronous
                  Finite-State Machines: Algorithms and Tools},
  publisher = 	 {Kluwer Academic Publishers},
  year = 	 2001
}

@Article{FT82,
  author = 	 {H. Fujiwara and S. Toida},
  title = 	 {The Complexity of Fault Detection Problems},
  journal = 	 ieeetc,
  year = 	 1982,
  volume =	 {C-31},
  number =	 {6},
  pages =	 {555--560},
  month =	 Jun
}

@Book{Fant05,
  author =	 {K. M. Fant},
  title = 	 {Logically-Determined Design},
  publisher = 	 wiley,
  year = 	 2005
}

@Book{Fujiwara85,
  author =	 {H. Fujiwara},
  title = 	 {Logic Testing and Design for Testability},
  publisher = 	 {MIT Press},
  year = 	 1985
}

@Article{Fujiwara90,
  author = 	 {H. Fujiwara},
  title = 	 {Computational Complexity of Controllability/Observability
                  Problems for Combinational Circuits},
  journal = 	 ieeetc,
  year = 	 1990,
  volume =	 39,
  number =	 6,
  pages =	 {762--767},
  month =	 Jun
}

@Misc{Fulcrum,
  author =	 {Fulcrum Microsystems},
  title =	 {Fulcrum Technology},
  howpublished = {http://www.fulcrummicro.com/company/technology},
  year =	 2007
}

@Article{GCVBS00,
  author = 	 {E. I. Goldberg and L. P. Carloni and T. Villa and
                  R. K. Brayton and A. L. Sangiovanni-Vincentelli},
  title = 	 {Negative Thinking in Branch-and-Bound: The Case of Unate
                  Covering},
  journal = 	 tcad,
  year = 	 2000,
  volume =	 19,
  number =	 3,
  pages =	 {281--294},
  month =	 Mar
}

@InProceedings{GFC99,
  author = 	 {J. D. Garside and S. B. Furber and S. -H. Chung},
  title = 	 {{AMULET3} revealed},
  booktitle =	 async99,
  year =	 1999,
  month =	 Apr
}

@InProceedings{GR81,
  author = 	 {P. Goel and B. C. Rosales},
  title = 	 {P{O}{D}{E}{M}-{X}: An Automatic Test Generation System for
                  {V}{L}{S}{I} Logic Structures},
  booktitle =	 dac81,
  pages =	 {260--268},
  year =	 1981
}

@InProceedings{Gageldonk98,
  author = 	 {H. van Gageldonk and D. Baumann and K. van Berkel and
                  D. Gloor and A. Peeters and G. Stegmann},
  title = 	 {An Asynchronous Low-Power {80C51} Microcontroller},
  booktitle =	 async98,
  pages =	 {96--107},
  year =	 1998
}

@Book{Gajski97,
  author =	 {D. D. Gajski},
  title = 	 {Principles of Digital Design},
  publisher = 	 ph,
  year = 	 1997
}

@TechReport{HA99,
  author = 	 {J. C. Hoe and Arvind},
  title = 	 {Hardware Synthesis from Term Rewriting Systems},
  institution =  {MIT Laboratory for Computer Science},
  year = 	 1999,
  type = 	 {Computation Structures Group Memo},
  number = 	 {421A}
}

@InProceedings{HE98,
  author = 	 {S. Hassoun and C. Ebeling},
  title = 	 {Using Precomputation in Architecture and Logic Synthesis},
  booktitle =	 iccad98,
  pages =	 {316--323},
  year =	 1998
}

@Article{HMH01,
  author = 	 {R. Ho and K. W. Mai and M. A. Horowitz},
  title = 	 {The Future of Wires},
  journal = 	 procieee,
  year = 	 2001,
  volume =	 89,
  number =	 4,
  pages =	 {490--504}
}

@InProceedings{HRFRR02,
  author = 	 {Q. T. Ho and J. Rigaud and L. Fesquet and M. Renaudin and
                  R. Rolland},
  title = 	 {Implementing Asynchronous Circuits on {LUT} based {FPGA}s},
  booktitle =	 {Proceedings of the 12th International Conference on Field
                  Programmable Logic and Applications},
  year =	 2002
}

@Book{HS96,
  author =	 {G. D. Hachtel and F. Somenzi},
  title = 	 {Logic Synthesis and Verification Algorithms},
  publisher = 	 {Kluwer Academic Publishers},
  year = 	 1996
}

@Book{HSB02,
  editor =	 {S. Hassoun and T. Sasao},
  title = 	 {Logic Synthesis and Verification},
  publisher = 	 kap,
  year = 	 2002
}

@Misc{Hagedorn05,
  author =	 {M. Hagedorn},
  title =	 {private communication},
  year =	 2005
}

@Misc{Haste,
  author =	 {Handshake Solutions},
  title =	 {Handshake Technology Course Material},
  year =	 2005
}


@InCollection{Huffman64,
  author = 	 {D. A. Huffman},
  title = 	 {The Synthesis of Sequential Switching Circuits},
  booktitle = 	 {Sequential Machines: Selected Papers},
  publisher =	 aw,
  year =	 1964,
  editor =	 {E. F. Moore}
}

@Book{JG03,
  author =	 {N. Jha and S. Gupta},
  title = 	 {Testing of Digital Systems},
  publisher = 	 cup,
  year = 	 2003
}

@InProceedings{JN04,
  author = 	 {C. Jeong and S. M. Nowick},
  title = 	 {Fast Hazard Detection in Combinational Circuits},
  booktitle =	 dac04,
  pages =        {592-595},
  year =	 2004
}

@InProceedings{JN06,
  author = 	 {C. Jeong and S. M. Nowick},
  title = 	 {Optimal Technology Mapping and Cell Merger for Asynchronous
                  Threshold Circuits},
  booktitle =	 async06,
  pages =        {128--137},
  year =	 2006
}


@InProceedings{JN06tau,
  author = 	 {C. Jeong and S. M. Nowick},
  title = 	 {Technology Mapping for Robust Asynchronous
                  Threshold Circuits},
  booktitle =	 {Proceedings of ACM/IEEE International Workshop on Timing
                  Issues}, 
  pages =        {22--27},
  year =	 2006
}

@InProceedings{JN07,
  author = 	 {C. Jeong and S. M. Nowick},
  title = 	 {Optimization of Robust Asynchronous Circuits by Local Input
                  Completeness Relaxation},
  booktitle =	 {Proceedings of the 12th Asia and South Pacific Design
                  Automation Conference}, 
  year =	 2007
}

@InProceedings{JN07a,
  author = 	 {C. Jeong and S. M. Nowick},
  title = 	 {Optimization for Timing-Robust Asynchronous Circuits Based
                  on Eager Relaxation}, 
  booktitle =	 {Proceedings of the ACM/IEEE International Workshop on Logic
                  and Synthesis (IWLS-07)}, 
  month =         Jun,
  year =	 2007
}

@InProceedings{JN08,
  author = 	 {C. Jeong and S. M. Nowick},
  title = 	 {Technology Mapping and Cell Merger for Asynchronous
                  Threshold Circuits},
  booktitle =	 tcad,
  year =        {Accepted for publication in early 2008}
}

@Article{JNvB99,
  author = 	 {M. B. Josephs and S. M. Nowick and C. H. van Berkel},
  title = 	 {Modeling and Design of Asynchronous Circuits},
  journal = 	 procieee,
  year = 	 1999,
  volume =	 87,
  number =	 2,
  pages =	 {234--242},
  month =	 Feb
}

@InProceedings{JU93,
  author = 	 {M. B. Josephs and J. T. Udding},
  title = 	 {An Overview of {D-I} Algebra},
  booktitle =	 {Proceedings of the 26th Hawaii International Conference on
                  System Sciences},
  pages =	 {329--338},
  year =	 1993,
  volume =	 {I}
}

@InProceedings{JY98,
  author = 	 {K. W. James and K. Yun },
  title = 	 {Average-case Optimized Transistor-Level Technology Mapping
                  of Extended Burst-Mode Circuits},
  booktitle =	 async98,
  pages =	 {70--79},
  year =	 1998
}

@PhdThesis{Jeong07,
  author = 	 {C. Jeong},
  title = 	 {Robust Optimization Techniques for Asynchronous Threshold
                  Networks},
  school = 	 {Columbia University},
  year = 	 2007
}

@Article{Josephs92,
  author = 	 {M. B. Josephs},
  title = 	 {Receptive Process Theory},
  journal = 	 {Acta Informatica},
  year = 	 1992,
  volume =	 29,
  number =	 1,
  pages =	 {17--31}
}

@InCollection{KBS01,
  author =	 {Y. Kukimoto and M. Berkelaar and K. Sakallah},
  title = 	 {Static timing analysis},
  pages =        {373--402},
  booktitle = 	 {Logic Synthesis and Verification},
  publisher =	 kap,
  year =	 2001,
  editor =	 {S. Hassoun and T. Sasao}
}

@InProceedings{KBS98,
  author = 	 {Y. Kukimoto and R. K. Brayton and P. Sawkar},
  title = 	 {Delay-Optimal Technology Mapping by {DAG} Covering},
  booktitle =	 dac98,
  pages =	 {348--351},
  year =	 1998
}

@Article{KCKLY99,
  author = 	 {A. Kondratyev and J. Cortadella and M. Kishinevsky and
                  L. Lavagno and A. Yakovlev},
  title = 	 {Logic Decomposition of Speed-independent Circuits},
  journal = 	 procieee,
  year = 	 1999,
  volume =	 87,
  number =	 2,
  pages =	 {347--362}
}

@InProceedings{KGJN96,
  author = 	 {P. Kudva and G. Gopalakrishnan and H. Jacobson and
                  S. M. Nowick},
  title = 	 {Synthesis of Hazard-Free Customized {CMOS} Complex-Gate
                  Networks Under Multiple-Input Changes},
  booktitle =	 dac96,
  pages =	 {77--82},
  year =	 1996
}

@InProceedings{KK97,
  author = 	 {A. Kuehlmann and F. Krohm},
  title = 	 {Equivalence Checking using Cuts and Heaps},
  booktitle =	 dac97,
  pages =	 {263--268},
  year =	 1997
}

@Article{KL02,
  author = 	 {A. Kondratyev and K. Lwin},
  title = 	 {Design of Asynchronous Circuits Using Synchronous {CAD}
                  Tools}, 
  journal = 	 {IEEE Design \& Test of Computers},
  year = 	 2002,
  volume =       19,
  number =       4,
  pages =	 {107-117}
}

@Article{KP94,
  author = 	 {W. Kunz and D. K. Pradhan},
  title = 	 {Recursive Learning: A New Implication Technique for
                  Efficient Solutions to {C}{A}{D} Problems -- Test,
                  Verification, and Optimization},
  journal = 	 ieeetcad,
  year = 	 1994,
  volume =	 13,
  number =	 9,
  pages =	 {1143--1158},
  month =	 Sep
}

@InProceedings{KRFTN02,
  author = 	 {A. Kondratyev and L. Neukom and O. Roig and A. Taubin and 
                  K. Fant}, 
  title = 	 {Checking Delay-Insensitivity: $10^4$ Gates and Beyond},
  booktitle =	 async02,
  pages =	 {149--157},
  year =	 2002
}

@Article{Kahng03,
  author = 	 {A. K. Kahng},
  title = 	 {How Much Variability can Desingers Tolerate?},
  journal = 	 ieeedt,
  year = 	 2003,
  volume =	 20,
  number =	 6,
  pages =	 {96--97},
  month =	 {November--December}
}

@Misc{Karaki06,
  author =	 {N. Karaki},
  title =	 {Asynchronous Design: An Enabler for Flexible
                  Microelectronics}, 
  howpublished = {ASYNC'06 Invited Talk},
  note =         {http://tima.imag.fr/conferences/ASYNC},
  year =	 2006
}

@Book{Katz94,
  author =	 {R. H. Katz},
  title = 	 {Contemporary Logic Design},
  publisher = 	 {Benjamin/Cummings Publishing Company, Inc.},
  year = 	 1994
}

@InProceedings{Keutzer87,
  author = 	 {K. Keutzer},
  title = 	 {{DAGON}: Technology Binding and Local Optimization by {DAG}
                  Matching},
  booktitle =	 dac87,
  pages =	 {341--347},
  year =	 1987
}

@InProceedings{Kung92,
  author = 	 {D. S. Kung},
  title = 	 {Hazard-Non-Increasing Gate-Level Optimization Algorithms},
  booktitle =	 iccad92,
  pages =	 {631--634},
  year =	 1992
}

@InCollection{KvE01,
  author =	 {A. Kuehlmann and C. A. J. van Eijk},
  title = 	 {Combinational and sequential equivalence checking},
  pages =        {343--372},
  booktitle = 	 {Logic Synthesis and Verification},
  publisher =	 kap,
  year =	 2001,
  editor =	 {S. Hassoun and T. Sasao}
}

@InProceedings{LD95,
  author = 	 {B. Lin and S. Devadas},
  title = 	 {Synthesis of Hazard-Free Multilevel Logic Under
                  Multiple-Input Changes from Binary Decision Diagrams},
  booktitle =	 ieeetcad,
  pages =	 {974--985},
  year =	 1995,
  volume =	 14,
  number =	 8,
  month =	 Aug
}

@InProceedings{LFSTK00,
  author = 	 {M. Ligthart and K. Fant and R. Smith and A. Taubin and
                  A. Kondratyev},
  title = 	 {Asynchronous Design Using Commercial {HDL} Synthesis Tools},
  booktitle =	 async00,
  pages =	 {114--125},
  year =	 2000
}

@InCollection{LN01,
  author = 	 {L. Lavagno and S. M. Nowick},
  title = 	 {Asynchronous Control Circuits},
  booktitle = 	 {Logic Synthesis and Verification},
  publisher =	 {Kluwer Academic Publishers},
  pages =        {255-284},
  year =	 2001,
  editor =	 {S. Hassoun and T. Sasao}
}

@Article{LP95,
  author =       {E. A. Lee and T. M. Parks},
  title =        {Dataflow Process Networks},
  journal =      procieee,
  year =         1995,
  volume =    83,
  number =    5,
  pages =     {773-801},
  month =     May
}

@InProceedings{LRS83,
  author = 	 {C. Leiserson and F. Rose and J. Saxe},
  title = 	 {Optimizing Synchronous Circuitry by Retiming},
  booktitle =	 {Proceedings of The 3rd Caltech Conference on VLSI},
  pages =	 {87--116},
  year =	 1983
}

@Article{LS91,
  author = 	 {C. E. Leiserson and J. Saxe},
  title = 	 {Retiming Synchronous Circuitry},
  journal = 	 {Algorithmica},
  year = 	 1991,
  volume =	 6,
  pages =	 {5--35}
}



@Article{LWGH97,
  author = 	 {E. Lehman and Y. Watanabe and J. Grodstein and H. Harkness},
  title = 	 {Logic Decomposition During Technology Mapping},
  journal = 	 ieeetcad,
  year = 	 1997,
  volume =	 16,
  number =	 8,
  pages =	 {813--834}
}



@Article{Lavagno02,
  author = 	 {L. Lavagno},
  title = 	 {Systems On a Chip: The Next Electronic Design Frontier},
  journal = 	 {IEEE Micro},
  year = 	 2002,
  volume =	 22,
  number =	 5,
  pages =	 {14--15},
  month =	 {September--October}
}

@InProceedings{Lewis72,
  author = 	 {D. W. Lewis},
  title = 	 {Hazard Detection By A Quinary Simulation of Logic Devices
                  with Bounded Propagation Delays},
  booktitle =	 dac72,
  pages =	 {157--164},
  year =	 1972
}

@InProceedings{Lines03,
  author = 	 {A. Lines},
  title = 	 {Nexus: An Asynchronous Crossbar Interconnect for Synchronous
                  System-on-Chip Designs},
  booktitle =	 {Proceedings of the 11th Symposium on High Performance
                  Interconnects},
  year =	 2003
}

@InProceedings{Lutonium04,
  author = 	 {A. J. Martin and M. Nystr\"{o}m and K. Padadantonakis and
                  P. I. Penzes and P. Prakash and C. G. Wong and J. Chang and
                  K. S. Ko and B. Lee and E. Ou and J. Pugh and E. Talvala and
                  J. T. Tong and A. Tura},
  title = 	 {The Lutonium: A Sub-nanojoule Asynchronous 8051
                  Microcontroller},
  booktitle =	 async03,
  year =	 2003
}

@InProceedings{MB59,
  author = 	 {D. E. Muller and W. S. Bartky},
  title = 	 {A Theory of Asynchronous Circuits},
  booktitle =	 {Proceedings of International Symposium on The Theory of
                  Switching},
  pages =	 {204--243},
  year =	 1959,
  volume =	 {Part I},
  publisher =	 {Harvard University Press}
}



@InProceedings{MBLBH89,
  author = 	 {A. J. Martin and S. M. Burns and T. K. Lee and D. Botkovic
                  and P. J. Hazewindus},
  title = 	 {The Deisgn of An Asynchronous Microprocessor},
  booktitle =	 {Proceedings of the Advanced Research in VLSI},
  pages =	 {351--373},
  year =	 1989
}

@Article{MBS85,
  author = 	 {G. {De Micheli} and R. Brayton and
                  A. Sangiovanni-Vincentelli}, 
  title = 	 {Optimal State Assignment for Finite State Machines},
  journal = 	 ieeetcad,
  year = 	 1985,
  volume =	 {4},
  number =	 3,
  month =        Jul,
  pages =	 {269--284}
}

@InProceedings{MC01,
  author = 	 {J. McCardle and D. Chester},
  title = 	 {Measuring an Asynchronous Processor's Power and Noise},
  booktitle =	 {Proceedings of the Synopsys User Group Conference},
  year =	 2001
}

@Book{MC80,
  author =	 {C. A. Mead and L. A. Conway},
  title = 	 {Introduction to VLSI Systems},
  publisher = 	 aw,
  year = 	 1980,
  address =	 awa
}

@InProceedings{MH91,
  author = 	 {A. J. Martin and P. J. Hazewindus},
  title = 	 {Testing Delay-Insensitive Circuits},
  booktitle =	 {Proceedings of The 1991 University of Santa Cruz Conference
                  on Advanced Research in VLSI},
  pages =	 {118--132},
  year =	 1991
}

@InProceedings{MLMNPSCL97,
  author = 	 {A. J. Martin and A. Lines and R. Manohar and M. Nystr\"{o}m
                  and P. Penzes and R. Southworth and U. Cummings and
                  T. K. Lee},
  title = 	 {The Design of an Asynchronous {MIPS} {R3000} Microprocessor},
  booktitle =	 {Proceedings of the 17th Conference on Advanced Research in
                  VLSI},
  pages =	 {164--181},
  year =	 1997
}

@InProceedings{MMZZM01,
  author = 	 {M. W. Moskewicz and C. F. Madigan and Y. Zhao and L. Zhang
                  and S. Malik},
  title = 	 {Chaff: Engineering An Efficient {S}{A}{T} Solver},
  booktitle =	 dac01,
  pages =        {530--535},
  year =	 2001
}

@Article{MSBS91,
  author = 	 {S. Malik and E. M. Sentovich and R. K. Brayton and
                  A. Sangiovanni-Vincentelli},
  title = 	 {Retiming and Resynthesis: Optimizing Sequential Networks
                  with Combinational Techniques},
  journal = 	 ieeetcad,
  year = 	 1991,
  volume =	 10,
  number =	 1,
  pages =	 {74--84},
  month =	 Jan
}

@Article{Martin03,
  author = 	 {A. J. Martin and M. Nystro\"{o}m and C. G. Wong},
  title = 	 {Three Generations of Asynchronous Microprocessors},
  journal = 	 {IEEE Design \& Test of Computers},
  volume =       20,
  number =       6,
  month =        Nov,
  year = 	 2003
}

@Article{Martin86,
  author = 	 {A. Martin},
  title = 	 {Compiling Communicating Processes into Delay-Insensitive
                  {VLSI} Circuits},
  journal = 	 {Distributed Computing},
  month = 	 Dec,
  year = 	 1986,
  volume =	 1,
  number =	 4
}

@TechReport{Martin90,
  author = 	 {A. J. Martin},
  title = 	 {The Limitations To Delay-Insensitivity in Asynchronous
                  Circuits}, 
  institution =  {Department of Computer Science, California Institute of
                  Technology},
  year = 	 1990,
  type =	 {Technical Report},
  number =	 {Caltech-CS-TR-90-02},
  month =	 Jan
}

@InCollection{Martin90book,
  author = 	 {A. Martin},
  title = 	 {Programming in {VLSI}: From Communicating Processes to
                  Delay-Insensitive Circuits},
  booktitle = 	 {Developments in Concurrency and Communication},
  pages =	 {1--64},
  publisher =	 aw,
  year =	 1990,
  editor =	 {C. A. R. Hoare},
  series =	 {University of Texas Year of Programming Series},
  chapter =	 1
}

@Article{Martin92,
  author = 	 {A. J. Martin},
  title = 	 {Asynchronous Datapaths and the Design of Asynchronous Adder},
  journal = 	 fmsd,
  year = 	 1992,
  volume =	 1,
  number =	 1,
  pages =	 {117--137}
}

@TechReport{Martin93,
  author = 	 {A. Martin},
  title = 	 {Synthesis of Asynchronous VLSI Circuits},
  institution =  {Computer Science Department, California Institute of
                  Technology}, 
  year = 	 1993,
  type =	 {Technical Report},
  number =	 {CS-TR-93-28},
  month =	 Mar
}

@Article{Matzke97,
  author = 	 {D. Matzke},
  title = 	 {Will Physical Scalability Sabotage Performance Gains?},
  journal = 	 {IEEE Computer},
  year = 	 1997,
  volume =	 30,
  number =	 9,
  pages =	 {37--39},
  month =	 Sep
}

@Book{McCluskey86,
  author =	 {E. J. McCluskey},
  title = 	 {Logic Design Principles with Emphasis on Testable Semicustom
                  Circuits},
  publisher = 	 ph,
  year = 	 1986
}

@InProceedings{Minato93,
  author = 	 {S. Minato},
  title = 	 {Zero-Suppressed {BDD}s for Set Manipulation in Combinatorial
                  Problems},
  booktitle =	 dac93,
  pages =	 {272--277},
  year =	 1993,
  annote =       {while ROBDDs represents a Boolean function, ZBDDs represents
                  a combination set, where a combination set is a set of
                  subsets of a base set, or a subset of the power set of
                  a base set; this is possible through representing 
                  combination set as a Boolean function through characteristic
                  functions;
                  note the difference between the semantics of a ROBDD and a
                  ZBDD; as for ZBDD, 1-subtree and 0-subtree semantics are
                  not symmetric}
}

@InCollection{Muller63,
  author = 	 {D. E. Muller},
  title = 	 {Asynchronous Logics and Applications to Information
                  Processing},
  booktitle = 	 {Switching Theory in Space Technology},
  pages =	 {289--297},
  publisher =	 {Stanford University Press},
  year =	 1963,
  editor =	 {H. Aiken and W. F. Main}
}

@Book{NC00,
  author =	 {M. A. Nilesen and I. L. Chuang},
  title = 	 {Quantum Computation and Quantum Information},
  publisher = 	 cup,
  year = 	 2000
}

@Article{ND95,
  author = 	 {S. M. Nowick and D. L. Dill},
  title = 	 {Exact Two-Level Minimization of Hazard-Free Logic with
                  Multiple-Input Changes},
  journal = 	 ieeetcad,
  year = 	 1995,
  volume =	 14,
  number =	 8,
  pages =	 {986--997},
  month =	 Aug
}

@Article{NJC97,
  author = 	 {S. M. Nowick and N. K. Jha and F. Cheng},
  title = 	 {Synthesis of Asynchronous Circuits for Stuck-At and Robust
                  Path Delay Fault Testability},
  journal = 	 ieeetcad,
  year = 	 1997,
  volume =	 16,
  number =	 12,
  pages =	 {1514--1521},
  month =	 {Dec}
}


@InProceedings{NO03,
  author = 	 {S. M. Nowick and C. W. O'Donnell},
  title = 	 {On The Existence of Hazard-Free Multi-Level Logic},
  booktitle =	 async03,
  pages =	 {109--120},
  year =	 2003
}

@Article{NUKKT94,
  author = 	 {T. Nanya and Y. Ueno and H. Kagotani and M. Kuwako and
                  A. Takamura},
  title = 	 {T{I}{T}{A}{C}: Design of a quasidelay-sensitive
                  microprocessor},
  journal = 	 {IEEE Design \& Test of Computers},
  year = 	 1994,
  volume =	 11,
  pages =	 {50--63}
}

@InProceedings{Nielsen94,
  author = 	 {C. D. Nielsen},
  title = 	 {Evaluation of Function Blocks for Asynchronous Design},
  booktitle =	 {Proceedings of EuroDAC'94},
  pages =	 {454--459},
  year =	 1994
}

@PhdThesis{Nowick95,
  author = 	 {S. M. Nowick},
  title = 	 {Automatic Synthesis of Burst-Mode Asynchronous Controllers},
  school = 	 {Stanford University},
  year = 	 1995,
  month =	 Dec
}


@TechReport{Nowick95TR,
  author = 	 {S. M. Nowick},
  title = 	 {Automatic Synthesis of Burst-Mode Asynchronous Controllers},
  institution =  {Stanford University},
  year = 	 {1995 (revised version of {PhD} Thesis, March 1993)},
  type =	 {Technical Report},
  number =	 {CSL-TR-95-686},
  month =	 Dec
}

@InProceedings{PBR96,
  author = 	 {R. Puri and A. Bjorksten and T. E. Rosser},
  title = 	 {Logic Optimization by Output Phase Assignment in Dynamic
                  Logic Synthesis},
  booktitle =	 iccad96,
  pages =	 {2--8},
  year =	 1996
}

@InProceedings{PG97,
  author = 	 {P. B. K. Pang and M. R. Greenstreet},
  title = 	 {Self-Timed Meshes are Faster Than Synchronous},
  booktitle =	 async97,
  pages =	 {30--39},
  year =	 1997
}

@InProceedings{Papaefthymiou91,
  author = 	 {M. C. Papaefthymiou},
  title = 	 {Understanding Retiming through Maximum Average-Weight
                  Cycles},
  booktitle =	 spaa91,
  pages =	 {338--348},
  year =	 1991
}

@TechReport{Peeters90,
  author = 	 {A. Peeters},
  title = 	 {Decomposition of Delay-Insensitive Circuits},
  institution =  {Department of Mathematics and Computing Science, Eindhoven
                  University of Technology}, 
  year = 	 1990,
  month =        Apr,
  type =	 {Computing Science Notes},
  number =	 {90/4}
}

@Article{Quine52,
  author = 	 {W. V. O. Quine},
  title = 	 {The Problem of Simplifying Truth Functions},
  journal = 	 amm,
  year = 	 1952,
  volume =	 59,
  pages =	 {521--531}
}

@Article{RS87,
  author = 	 {R. Rudell and A. Sangiovanni-Vincentelli},
  title = 	 {Multiple-Valued Minimization for {P}{L}{A} Optimization},
  journal =	 ieeetcad,
  pages =	 {727--750},
  year =	 1987,
  volume =	 {CAD-6},
  number =	 5
}

@Article{Reddy73,
  author = 	 {S. M. Reddy},
  title = 	 {Complete Test Set for Logic Functions},
  journal = 	 ieeetc,
  year = 	 1973,
  volume =	 {C-22},
  number =	 11,
  pages =	 {1016--1020},
  month =	 Nov
}

@Article{Reese05,
  author = 	 {R. Reese and M. Thornton and C. Traver and D. Hemmendinger},
  title = 	 {Early Evaluation for Performance Enhancement in Phased
                  Logic}, 
  journal = 	 tcad,
  year = 	 2005,
  volume =	 24,
  number =	 4,
  pages =	 {532--550},
  month =	 apr
}

@TechReport{Rem90,
  author = 	 {M. Rem},
  title = 	 {The Nature of Delay-Insensitive Computing},
  institution =  {Department of Mathematics and Computing Science, Eindhoven
                  University of Technology}, 
  year = 	 1990,
  month =        Dec,
  type =	 {Computing Science Notes},
  number =	 {90/20}
}

@InProceedings{Rotem99,
  author = 	 {S. Rotem and K. Stevens and R. Ginosar and P. Beerel and
                  C. Myers and K. Y. Yun and R. Kil and C. Dike and M. Roncken
                  and B. Agapiev},
  title = 	 {{RAPPID}: An asynchronous instruction length
                  decoder},
  booktitle =	 {Proceedings of International Symposium on Advanced Research
                  in Asynchronous Circuits and Systems},
  year =	 1999
}

@Article{Roth66,
  author = 	 {J. P. Roth},
  title = 	 {Diagnosis of Automata Failures: A Calculus And A Method},
  journal = 	 {IBM Journal of Research and Development},
  year = 	 1966,
  volume =	 10,
  pages =	 {278--291},
  month =	 Nov
}

@PhdThesis{Rudell89,
  author = 	 {R. L. Rudell},
  title = 	 {Logic Synthesis for {VLSI} Design},
  school = 	 {UCB/ERL M89/49.  Electronics Research Laboratory, University
                  of California at Berkeley},
  year = 	 1989
}

@InProceedings{SD94,
  author = 	 {P. Siegel and G. {De Micheli}},
  title = 	 {Decomposition Methods for Library Binding of
                  Speed-Independent Asynchronous Designs},
  booktitle =	 iccad94,
  pages =	 {558--565},
  year =	 1994
}


@InProceedings{SDD93,
  author = 	 {P. Siegel and G. {De Micheli} and D. L. Dill},
  title = 	 {Automatic technology mapping for generalized
                  fundamental-mode asynchronous designs},
  booktitle =	 dac93,
  pages =	 {61--67},
  year =	 1993
}

@Article{SDYFL04,
  author = 	 {S. C. Smith and R. F. DeMara and J. S. Yuan and D. Ferguson
                  and D. Lamb},
  title = 	 {Optimization of {NULL} Convention Self-Timed Circuits},
  journal = 	 {Integration, the VLSI Journal},
  year = 	 2004,
  volume =	 37,
  pages =	 {135--165}
}

@Book{SF01,
  editor =	 {J. Spars$\phi$ and S. Furber},
  title = 	 {Principles of Asynchronous Circuit Design: A Systems
                  Perspective},
  publisher = 	 kap,
  year = 	 2001
}

@InProceedings{SF01b,
  author = 	 {I. Sutherland and S. Fairbanks},
  title = 	 {{GasP}: A Minimal {FIFO} Control},
  booktitle =	 async01,
  year =	 2001
}

@InProceedings{SF98,
  author = 	 {G. E. Sobelman and K. Fant},
  title = 	 {{CMOS} Circuit Design of Threshold Gate with Hysteresis},
  booktitle =	 {Proceedings of 1998 International Symposium on Circuits and
                  Systems},
  pages =	 {61--64},
  year =	 1998
}

@InProceedings{SIS99,
  author = 	 {L. Stok and M. A. Iyer and A. Sullivan},
  title = 	 {Wavefront Technology Mapping},
  booktitle =	 date99,
  pages =	 {531--536},
  year =	 1999
}

@Article{SM01,
  author = 	 {L. S\'{e}m\'{e}ria and G. De Micheli},
  title = 	 {Resolution, Optimization, and Encoding of Pointer Variables
                  for the Behavorial Synthesis from C},
  journal = 	 tcad,
  year = 	 2001,
  volume = 	 20,
  number = 	 2,
  pages = 	 {213-233}}

@InProceedings{SPR02,
  author = 	 {Y. Shao and I. Pomeranz and S. M. Reddy},
  title = 	 {Path Delay Fault Test Generation for Standard Scan Designs
                  Using State Tuples},
  booktitle =	 {Proceedings of the 15th International Conference on VLSI
                  Design (VLSID'02)},
  pages =	 {767--772},
  year =	 2002
}

@Book{SSB05,
  author =	 {A. Srivastava and D. Sylvester and D. Blaauw},
  title = 	 {Statistical Analysis and Optimization for {VLSI}: Timing and
                  Power},
  publisher = 	 {Springer},
  year = 	 2005
}

@InProceedings{SSD92,
  author = 	 {J. Spars$\phi$ and J. Staunstrup and
                  M. Dantzer-S$\phi$renson}, 
  title = 	 {Design of Delay Insensitive Circuits using Multi-Ring
                  Structures},
  booktitle =	 {Proceedings of 1992 European Design Automation Conference},
  pages =	 {15--20},
  year =	 1992
}

@Book{SSH99,
  author = 	 {I. Sutherland and B. Sproull and D. Harris},
  title = 	 {Logical Effort: Designing Fast CMOS Circuits},
  publisher = 	 mkp,
  year = 	 1999,
  address =	 mkpa
}

@InCollection{ST01,
  author = 	 {L. Stok and V. Tiwari},
  title = 	 {Technology Mapping},
  booktitle = 	 {Logic Synthesis and Verification},
  publisher =	 {Kluwer Academic Publishers},
  year =	 2001,
  pages =        {115--140},
  editor =	 {S. Hassoun and T. Sasao}
}

@InProceedings{STRRN02,
  author = 	 {M. Singh and J. A. Tierno and A. Rylyakov and S. Rylov and
                  S. Nowick},
  title = 	 {An Adaptively-Pipelined Mixed Synchronous-Asynchronous
                  Digital FIR Filter Chip Operating at 1.3 Gigahertz},
  booktitle =	 async02,
  year =	 2002
}

@Article{SWMHGLPGI06,
  author = 	 {R. Saleh and S. Wilton and A. Hu and M. Greenstreet and
                  G. Lemieux and P. Pande and C. Grecu and A. Ivanov},
  title = 	 {System-on-Chip: Reuse and Integration},
  journal = 	 ieeeproc,
  year = 	 2006,
  volume =	 94,
  number =	 6,
  pages =	 {1050--1069},
  month =	 Jun
}

@Book{Sapatnekar04,
  author =	 {S. Sapatnekar},
  title = 	 {Timing},
  publisher = 	 {Kluwer Academic Publishers},
  year = 	 2004
}

@TechReport{Schols88,
  author = 	 {H. M. J. L. Schols},
  title = 	 {Notes on Delay-Insensitive Communication},
  institution =  {Department of Mathematics and Computing Science, Eindhoven
                  University of Technology}, 
  year = 	 1988,
  month =        Mar,
  type =	 {Computing Science Notes},
  number =	 {88/06}
}

@Article{Seitz80,
  author = 	 {C. L. Seitz},
  title = 	 {Ideas About Arbiters},
  journal = 	 {Lambda},
  year = 	 1980,
  volume =	 1,
  pages =	 {10--14},
  month =	 {First Quarter}
}

@InCollection{Seitz80b,
  author = 	 {C. L. Seitz},
  title = 	 {System Timing},
  booktitle = 	 {Introduction to VLSI Systems},
  publisher =	 aw,
  year =	 1980,
  editor =	 {C. A. Mead and L. A. Conway},
  chapter =	 7
}

@Book{Sherwani99,
  author =	 {N. Sherwani},
  title = 	 {Algorithms for {VLSI} Physical Design Automation},
  publisher = 	 kap,
  year = 	 1999,
  edition =	 {3rd}
}

@Misc{Silistix,
  author =	 {Silistix},
  title =	 {Silistix Webpage},
  howpublished = {http://www.silistix.com}
}

@InProceedings{Singh02,
  author = 	 {M. Singh and J. A. Tierno and A. Rylyakov and S. Rylov and
                  S. M. Nowick},
  title = 	 {An Adaptively-Pipelined Mixed Synchronous-Asynchronous
                  Digital {FIR} Filter Chip Operating at 1.3 {GigaHertz}},
  booktitle =	 async02,
  year =	 2002
}

@TechReport{Singh81,
  author = 	 {N. P. Singh},
  title = 	 {A Design Methodology for self-timed systems},
  institution =  {Laboratory for Computer Science, MIT},
  year = 	 1981,
  type =	 {Technical Report},
  number =	 {MIT/LCS/TR-258},
  note =	 {Master's thesis}
}

@Manual{Somenzi05,
  title = 	 {{CUDD}: {CU} Decision Diagram Package Release 2.4.1},
  author =	 {F. Somenzi},
  organization = {University of Colorado at Boulder},
  year =	 2005
}

@Article{Sutherland89,
  author = 	 {I. E. Sutherland},
  title = 	 {Micropipelines},
  journal = 	 cacm,
  year = 	 1989,
  volume =	 32,
  number =	 6,
  pages =	 {720--738},
  month =	 Jun
}

@Article{TB07,
  author = 	 {M. Tehranipoor and K. M. Butler},
  title = 	 {{IR} Drop in Very Deep-Submicron Designs},
  journal = 	 {IEEE Design \& Test of Computers},
  year = 	 2007,
  volume =	 24,
  number =	 3,
  pages =	 {214--215},
  month =	 {May-June}
}

@Book{TM02,
  author =	 {D. E. Thomas and P. R. Moorby},
  title = 	 {The Verilog Hardware Description Language},
  publisher = 	 kap,
  year = 	 2002,
  edition =	 {fifth}
}


@Article{TN98,
  author = 	 {M. Theobald and S. A. Nowick},
  title = 	 {Fast Heuristic and Exact Algorithms for Two-Level
                  Hazard-Free Logic Minimization},
  journal = 	 ieeetcad,
  year = 	 1998,
  volume =	 17,
  number =	 11,
  pages =	 {1130--1147},
  month =	 Nov
}

@Manual{Theseus02,
  title = 	 {Introduction to {NCL} {L}ogic: Training material},
  organization = {Theseus Logic},
  year =	 2002
}

@Article{Udding86,
  author = 	 {J. T. Udding},
  title = 	 {A Formal Model for Defining and Classifying
                  Delay-Insensitive Circuits and Systems},
  journal = 	 {Distributed Computing},
  year = 	 1986,
  volume =	 1,
  number =	 4,
  pages =	 {197--204}
}

@Article{UltraAsync,
  author = 	 {G. K. Konstadinidis and K. Normoyle and S. Wong and
                  S. Bhutani and H. Stuimer and T. Johnson and A. Smith and
                  D. Y. Cheung and F. Romano and S. Yu and S. Oh and
                  V. Melamed and S. Narayanan and D. Bunsey and C. Khieu and
                  K. J. Wu and R. Schmitt and A. Dumlao and M. Sutera J. Chau
                  and K. J. Lin and W. S. Coates},
  title = 	 {Implementation of A Third-Generation 1.1-Ghz 64-bit
                  Microprocessor},
  journal = 	 {IEEE Journal of Solid-State Circuits},
  year = 	 2002,
  volume =	 37,
  number =	 11,
  pages =	 {1461--1469},
  month =	 Nov
}

@Book{Unger69,
  author =	 {S. H. Unger},
  title = 	 {Asynchronous Sequential Switching Circuits},
  publisher = 	 wiley,
  year = 	 1969
}

@Article{Unger95,
  author = 	 {S. H. Unger},
  title = 	 {Hazards, Critical Races, and Metastability},
  journal = 	 ieeetc,
  year = 	 1995,
  volume =	 44,
  number =	 6,
  pages =	 {754--768},
  month =	 Jun
}

@Misc{VHDL2008,
  author =    {IEEE Std 1076-2008},
  title =     {{IEEE Standard VHDL Language Reference Manual}},
  year =      2009}

@Article{VS90,
  author = 	 {T. Villa and A. Sangiovanni-Vincentelli},
  title = 	 {{NOVA}: State assignment for finite state machines for
                  optimal two-level logic implementation},
  journal = 	 ieeetcad,
  year = 	 1990,
  volume =	 {9},
  number =	 9,
  month =        Sep,
  pages =	 {905--924},

}

@TechReport{Verhoeff87,
  author = 	 {T. Verhoeff},
  title = 	 {Delay-Insensitive Codes: An Overview},
  institution =  {Department of Mathematics and Computing Science, Eindhoven
                  University of Technology}, 
  year = 	 1987,
  month =        Feb,
  type =	 {Computing Science Notes},
  number =	 {87/4}
}


@TechReport{Verhoeff89,
  author = 	 {T. Verhoeff},
  title = 	 {Characterizations of Delay-Insensitive Communication
                  Protocols}, 
  institution =  {Department of Mathematics and Computing Science, Eindhoven
                  University of Technology}, 
  year = 	 1989,
  month =        May,
  type =	 {Computing Science Notes},
  number =	 {89/6}
}

@Misc{Verilog2001,
  author = 	 {IEEE Std 1364-2001},
  title = 	 {{IEEE Standard for Verilog Hardware Description Language}},
  year = 	 2001
}

@Misc{Verilog2005,
  author = 	 {IEEE Std 1364-2005},
  title = 	 {{IEEE Standard for Verilog Hardware Description Language}},
  year = 	 2005
}

@Book{WH05,
  author =	 {N. H. E. Weste and D. Harris},
  title = 	 {CMOS VLSI Design},
  publisher = 	 aw,
  year = 	 2005,
  address =	 awa,
  edition =	 {third}
}

@Article{WH91,
  author = 	 {T. E. Williams and M. A. Horowitz},
  title = 	 {A Zero-Overhead Self-Timed 160-ns 54-b {C}{M}{O}{S} Divider},
  journal = 	 {IEEE Journal of Solid-State Circuits},
  year = 	 1991,
  volume =	 26,
  number =	 11,
  pages =	 {1651--1661},
  month =	 Nov
}


@Book{WP80,
  author =	 {D. Winkel and F. Prosser},
  title = 	 {The Art of Digital Design: An Introduction To Top-Down
                  Design},
  publisher = 	 ph,
  year = 	 1980,
  address =	 pha
}

@Book{Wakerly90,
  author =	 {J. F. Wakerly},
  title = 	 {Digital Design Principles and Practices},
  publisher = 	 ph,
  year = 	 1990
}

@Book{Wegener87,
  author =	 {I. Wegener},
  title = 	 {The Complexity of Boolean Functions},
  publisher = 	 {John Wiley \& Sons, and B. G. Teubner},
  year = 	 1987
}

@PhdThesis{Williams91,
  author = 	 {T. E. Williams},
  title = 	 {Self-Timed Rings and Their Application to Division},
  school = 	 {Stanford University},
  year = 	 1991
}

@InProceedings{YD92,
  author = 	 {K. Y. Yun and D. L. Dill},
  title = 	 {Automatic Synthesis of 3{D} Asynchronous State Machines},
  booktitle =	 iccad92,
  pages =	 {576--580},
  year =	 1992
}

@InProceedings{YD93,
  author = 	 {K. Y. Yun and D. L. Dill},
  title = 	 {Unifying Synchronous/Asynchronous State Machine Synthesis},
  booktitle =	 iccad93,
  pages =	 {255--260},
  year =	 1993
}

@Article{YD99a,
  author = 	 {K. Y. Yun and D. L. Dill},
  title = 	 {Automatic Synthesis of Extended Burst-Mode Circuits: Part
                  {I} (Specification and Hazard-Free Implementations)},
  journal = 	 ieeetcad,
  year = 	 1999,
  volume =	 18,
  number =	 2,
  pages =	 {101--117},
  month =	 Feb
}

@Article{YD99b,
  author = 	 {K. Y. Yun and D. L. Dill},
  title = 	 {Automatic Synthesis of Extended Burst-Mode Circuits: Part
                  {II} (Automatic Synthesis)},
  journal = 	 ieeetcad,
  year = 	 1999,
  volume =	 18,
  number =	 2,
  pages =	 {118--132},
  month =	 Feb
}

@InProceedings{YLDD94,
  author = 	 {K. Y. Yun and B. Lin and D. L. Dill and S. Devadas},
  title = 	 {Performance-Driven Synthesis of Asynchronous Controllers},
  booktitle =	 iccad94,
  pages =	 {550--557},
  year =	 1994
}

@Article{YPL94,
  author = 	 {A. Yakovlev and A. Petrov and L. Lavagno},
  title = 	 {A Low Latency Asynchronous Arbitration Circuit},
  journal = 	 ieeevlsi,
  year = 	 1994,
  volume =	 2,
  number =	 3,
  pages =	 {372--377},
  month =	 Sep
}

@Article{YR64,
  author = 	 {M. Yoeli and S. Rinon},
  title = 	 {Application of Ternary Algebra to the Study of Static
                  Hazards}, 
  journal = 	 jacm,
  year = 	 1964,
  volume =	 11,
  number =	 1,
  pages =	 {84--97},
  month =	 Jan
}

@InProceedings{YSN93,
  author = 	 {S. Yamashita and H. Sawada and A. Nagoya},
  title = 	 {A new method to express functional permissibilities for
                  {LUT} based {FPGA}s and its applications},
  booktitle =	 iccad96,
  pages =	 {254--261},
  year =	 1993
}

@TechReport{Yang91,
  author = 	 {S. Yang},
  title = 	 {Logic Synthesis and Optimization Benchmarks User Guide
                  Version 3.0},
  institution =  {Microelectronics Center of North Carolina},
  year = 	 1991,
  type =	 {Technical Report}
}

@InProceedings{Yun96,
  author = 	 {K. Y. Yun},
  title = 	 {Automatic Synthesis of Extended Burst-Mode Circuits Using
                  Generalized {C}-Elements},
  booktitle =	 {Proceedings of the 1996 European Design Automation
                  Conference}, 
  pages =	 {290--295},
  year =	 1996
}

@InProceedings{ZSY06,
  author = 	 {Y. Zhou and D. Sokolov and A. Yakovlev},
  title = 	 {Cost-Aware Synthesis of Asynchronous Circuits Based on
                  Partial Acknowledgment},
  booktitle =	 iccad06,
  pages =        {158--163},
  year =	 2006
}

@Manual{liberty,
  title = 	 {Liberty User's Guide, Vols 1 and 2},
  author =	 {Synopsys},
  edition =	 {W-2004-12},
  year =	 2004
}

@InProceedings{vBHP95,
  author = 	 {K. van Berkel and F. Huberts and Ad M. G. Peeters},
  title = 	 {Stretching quasi delay insensitivity by means of extended
                  isochronic forks},
  booktitle =	 async95,
  pages =	 {99--106},
  year =	 1995
}

@Article{vBJN99,
  author = 	 {C. H. van Berkel and M. B. Josephs and S. M. Nowick},
  title = 	 {Scanning the Technology: Applications of Asynchronous
                  Circuits},
  journal = 	 procieee,
  year = 	 1999,
  volume =	 87,
  number =	 2,
  pages =	 {223--233}
}


@InProceedings{vBR95,
  author = 	 {K. van Berkel and M. Rem},
  title = 	 {V{L}{S}{I} Programming of Asynchronous Circuits for Low
                  Power},
  booktitle =	 {Asynchronous Digital Circuit Design},
  pages =	 {151--210},
  year =	 1995,
  editor =	 {G. Birtwistle and A. Davis},
  publisher =	 sv
}

@Article{vanEijk00,
  author = 	 {C. A. J. van Eijk},
  title = 	 {Sequential Equivalence Checking Based on Structural
                  Similarities},
  journal = 	 ieeetcad,
  year = 	 2000,
  volume =	 19,
  number =	 7,
  pages =	 {814--819},
  month =	 Jul
}

