Analysis & Synthesis report for alu
Tue Sep 17 21:55:13 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Port Connectivity Checks: "mux8to1:mux4"
 11. Port Connectivity Checks: "mux8to1:mux3"
 12. Port Connectivity Checks: "mux8to1:mux2"
 13. Port Connectivity Checks: "mux8to1:start[31].mux1"
 14. Port Connectivity Checks: "mux8to1:start[30].mux1"
 15. Port Connectivity Checks: "mux8to1:start[29].mux1"
 16. Port Connectivity Checks: "mux8to1:start[28].mux1"
 17. Port Connectivity Checks: "mux8to1:start[27].mux1"
 18. Port Connectivity Checks: "mux8to1:start[26].mux1"
 19. Port Connectivity Checks: "mux8to1:start[25].mux1"
 20. Port Connectivity Checks: "mux8to1:start[24].mux1"
 21. Port Connectivity Checks: "mux8to1:start[23].mux1"
 22. Port Connectivity Checks: "mux8to1:start[22].mux1"
 23. Port Connectivity Checks: "mux8to1:start[21].mux1"
 24. Port Connectivity Checks: "mux8to1:start[20].mux1"
 25. Port Connectivity Checks: "mux8to1:start[19].mux1"
 26. Port Connectivity Checks: "mux8to1:start[18].mux1"
 27. Port Connectivity Checks: "mux8to1:start[17].mux1"
 28. Port Connectivity Checks: "mux8to1:start[16].mux1"
 29. Port Connectivity Checks: "mux8to1:start[15].mux1"
 30. Port Connectivity Checks: "mux8to1:start[14].mux1"
 31. Port Connectivity Checks: "mux8to1:start[13].mux1"
 32. Port Connectivity Checks: "mux8to1:start[12].mux1"
 33. Port Connectivity Checks: "mux8to1:start[11].mux1"
 34. Port Connectivity Checks: "mux8to1:start[10].mux1"
 35. Port Connectivity Checks: "mux8to1:start[9].mux1"
 36. Port Connectivity Checks: "mux8to1:start[8].mux1"
 37. Port Connectivity Checks: "mux8to1:start[7].mux1"
 38. Port Connectivity Checks: "mux8to1:start[6].mux1"
 39. Port Connectivity Checks: "mux8to1:start[5].mux1"
 40. Port Connectivity Checks: "mux8to1:start[4].mux1"
 41. Port Connectivity Checks: "mux8to1:start[3].mux1"
 42. Port Connectivity Checks: "mux8to1:start[2].mux1"
 43. Port Connectivity Checks: "mux8to1:start[1].mux1"
 44. Port Connectivity Checks: "mux8to1:start[0].mux1"
 45. Port Connectivity Checks: "alu_sra:sra32|sra_5:s5"
 46. Port Connectivity Checks: "alu_sra:sra32|sra_4:s4"
 47. Port Connectivity Checks: "alu_sra:sra32|sra_3:s3"
 48. Port Connectivity Checks: "alu_sra:sra32|sra_2:s2"
 49. Port Connectivity Checks: "alu_sra:sra32|sra_1:s1"
 50. Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[15].mux40"
 51. Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[14].mux40"
 52. Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[13].mux40"
 53. Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[12].mux40"
 54. Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[11].mux40"
 55. Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[10].mux40"
 56. Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[9].mux40"
 57. Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[8].mux40"
 58. Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[7].mux40"
 59. Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[6].mux40"
 60. Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[5].mux40"
 61. Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[4].mux40"
 62. Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[3].mux40"
 63. Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[2].mux40"
 64. Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[1].mux40"
 65. Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[0].mux40"
 66. Port Connectivity Checks: "alu_sll:sll32|sll_5:s5"
 67. Port Connectivity Checks: "alu_sll:sll32|sll_4:s4|mux2to1:start4[7].mux40"
 68. Port Connectivity Checks: "alu_sll:sll32|sll_4:s4|mux2to1:start4[6].mux40"
 69. Port Connectivity Checks: "alu_sll:sll32|sll_4:s4|mux2to1:start4[5].mux40"
 70. Port Connectivity Checks: "alu_sll:sll32|sll_4:s4|mux2to1:start4[4].mux40"
 71. Port Connectivity Checks: "alu_sll:sll32|sll_4:s4|mux2to1:start4[3].mux40"
 72. Port Connectivity Checks: "alu_sll:sll32|sll_4:s4|mux2to1:start4[2].mux40"
 73. Port Connectivity Checks: "alu_sll:sll32|sll_4:s4|mux2to1:start4[1].mux40"
 74. Port Connectivity Checks: "alu_sll:sll32|sll_4:s4|mux2to1:start4[0].mux40"
 75. Port Connectivity Checks: "alu_sll:sll32|sll_4:s4"
 76. Port Connectivity Checks: "alu_sll:sll32|sll_3:s3|mux2to1:mux33"
 77. Port Connectivity Checks: "alu_sll:sll32|sll_3:s3|mux2to1:mux32"
 78. Port Connectivity Checks: "alu_sll:sll32|sll_3:s3|mux2to1:mux31"
 79. Port Connectivity Checks: "alu_sll:sll32|sll_3:s3|mux2to1:mux30"
 80. Port Connectivity Checks: "alu_sll:sll32|sll_3:s3"
 81. Port Connectivity Checks: "alu_sll:sll32|sll_2:s2|mux2to1:mux21"
 82. Port Connectivity Checks: "alu_sll:sll32|sll_2:s2|mux2to1:mux20"
 83. Port Connectivity Checks: "alu_sll:sll32|sll_2:s2"
 84. Port Connectivity Checks: "alu_sll:sll32|sll_1:s1|mux2to1:mux10"
 85. Port Connectivity Checks: "alu_sll:sll32|sll_1:s1"
 86. Port Connectivity Checks: "alu_subtract:subtract32|alu_add:alu_add1"
 87. Port Connectivity Checks: "alu_subtract:subtract32|RCA:RCA2"
 88. Port Connectivity Checks: "alu_subtract:subtract32|RCA:RCA1"
 89. Port Connectivity Checks: "alu_add:add32|RCA:RCA2"
 90. Port Connectivity Checks: "alu_add:add32|RCA:RCA1"
 91. Port Connectivity Checks: "alu_add:add32|RCA:RCA0"
 92. Post-Synthesis Netlist Statistics for Top Partition
 93. Elapsed Time Per Partition
 94. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 17 21:55:13 2019       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; alu                                         ;
; Top-level Entity Name              ; alu                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 652                                         ;
;     Total combinational functions  ; 652                                         ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 109                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; alu                ; alu                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                          ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                            ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------+---------+
; alu.v                            ; yes             ; User Verilog HDL File  ; C:/Users/11789/Desktop/ECE 550/project 1/alu.v          ;         ;
; alu_add.v                        ; yes             ; User Verilog HDL File  ; C:/Users/11789/Desktop/ECE 550/project 1/alu_add.v      ;         ;
; mux8to1.v                        ; yes             ; User Verilog HDL File  ; C:/Users/11789/Desktop/ECE 550/project 1/mux8to1.v      ;         ;
; alu_and.v                        ; yes             ; User Verilog HDL File  ; C:/Users/11789/Desktop/ECE 550/project 1/alu_and.v      ;         ;
; alu_or.v                         ; yes             ; User Verilog HDL File  ; C:/Users/11789/Desktop/ECE 550/project 1/alu_or.v       ;         ;
; alu_subtract.v                   ; yes             ; User Verilog HDL File  ; C:/Users/11789/Desktop/ECE 550/project 1/alu_subtract.v ;         ;
; alu_sll.v                        ; yes             ; User Verilog HDL File  ; C:/Users/11789/Desktop/ECE 550/project 1/alu_sll.v      ;         ;
; alu_sra.v                        ; yes             ; User Verilog HDL File  ; C:/Users/11789/Desktop/ECE 550/project 1/alu_sra.v      ;         ;
; mux2to1.v                        ; yes             ; User Verilog HDL File  ; C:/Users/11789/Desktop/ECE 550/project 1/mux2to1.v      ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------+---------+


+-----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                           ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Estimated Total logic elements              ; 652                     ;
;                                             ;                         ;
; Total combinational functions               ; 652                     ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 368                     ;
;     -- 3 input functions                    ; 252                     ;
;     -- <=2 input functions                  ; 32                      ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 652                     ;
;     -- arithmetic mode                      ; 0                       ;
;                                             ;                         ;
; Total registers                             ; 0                       ;
;     -- Dedicated logic registers            ; 0                       ;
;     -- I/O registers                        ; 0                       ;
;                                             ;                         ;
; I/O pins                                    ; 109                     ;
;                                             ;                         ;
; Embedded Multiplier 9-bit elements          ; 0                       ;
;                                             ;                         ;
; Maximum fan-out node                        ; ctrl_ALUopcode[0]~input ;
; Maximum fan-out                             ; 88                      ;
; Total fan-out                               ; 2436                    ;
; Average fan-out                             ; 2.80                    ;
+---------------------------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                    ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------+--------------+--------------+
; Compilation Hierarchy Node           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                   ; Entity Name  ; Library Name ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------+--------------+--------------+
; |alu                                 ; 652 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 109  ; 0            ; |alu                                                                  ; alu          ; work         ;
;    |alu_add:add32|                   ; 45 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32                                                    ; alu_add      ; work         ;
;       |RCA:RCA0|                     ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA0                                           ; RCA          ; work         ;
;          |full_adder:u10|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA0|full_adder:u10                            ; full_adder   ; work         ;
;          |full_adder:u11|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA0|full_adder:u11                            ; full_adder   ; work         ;
;          |full_adder:u12|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA0|full_adder:u12                            ; full_adder   ; work         ;
;          |full_adder:u13|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA0|full_adder:u13                            ; full_adder   ; work         ;
;          |full_adder:u14|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA0|full_adder:u14                            ; full_adder   ; work         ;
;          |full_adder:u15|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA0|full_adder:u15                            ; full_adder   ; work         ;
;          |full_adder:u1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA0|full_adder:u1                             ; full_adder   ; work         ;
;          |full_adder:u4|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA0|full_adder:u4                             ; full_adder   ; work         ;
;          |full_adder:u5|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA0|full_adder:u5                             ; full_adder   ; work         ;
;          |full_adder:u6|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA0|full_adder:u6                             ; full_adder   ; work         ;
;          |full_adder:u7|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA0|full_adder:u7                             ; full_adder   ; work         ;
;          |full_adder:u8|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA0|full_adder:u8                             ; full_adder   ; work         ;
;          |full_adder:u9|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA0|full_adder:u9                             ; full_adder   ; work         ;
;       |RCA:RCA1|                     ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA1                                           ; RCA          ; work         ;
;          |full_adder:u10|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA1|full_adder:u10                            ; full_adder   ; work         ;
;          |full_adder:u11|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA1|full_adder:u11                            ; full_adder   ; work         ;
;          |full_adder:u12|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA1|full_adder:u12                            ; full_adder   ; work         ;
;          |full_adder:u14|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA1|full_adder:u14                            ; full_adder   ; work         ;
;          |full_adder:u1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA1|full_adder:u1                             ; full_adder   ; work         ;
;          |full_adder:u2|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA1|full_adder:u2                             ; full_adder   ; work         ;
;          |full_adder:u3|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA1|full_adder:u3                             ; full_adder   ; work         ;
;          |full_adder:u4|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA1|full_adder:u4                             ; full_adder   ; work         ;
;          |full_adder:u5|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA1|full_adder:u5                             ; full_adder   ; work         ;
;          |full_adder:u6|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA1|full_adder:u6                             ; full_adder   ; work         ;
;          |full_adder:u7|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA1|full_adder:u7                             ; full_adder   ; work         ;
;          |full_adder:u8|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA1|full_adder:u8                             ; full_adder   ; work         ;
;          |full_adder:u9|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA1|full_adder:u9                             ; full_adder   ; work         ;
;       |RCA:RCA2|                     ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA2                                           ; RCA          ; work         ;
;          |full_adder:u10|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA2|full_adder:u10                            ; full_adder   ; work         ;
;          |full_adder:u11|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA2|full_adder:u11                            ; full_adder   ; work         ;
;          |full_adder:u12|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA2|full_adder:u12                            ; full_adder   ; work         ;
;          |full_adder:u14|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA2|full_adder:u14                            ; full_adder   ; work         ;
;          |full_adder:u1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA2|full_adder:u1                             ; full_adder   ; work         ;
;          |full_adder:u2|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA2|full_adder:u2                             ; full_adder   ; work         ;
;          |full_adder:u3|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA2|full_adder:u3                             ; full_adder   ; work         ;
;          |full_adder:u4|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA2|full_adder:u4                             ; full_adder   ; work         ;
;          |full_adder:u5|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA2|full_adder:u5                             ; full_adder   ; work         ;
;          |full_adder:u6|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA2|full_adder:u6                             ; full_adder   ; work         ;
;          |full_adder:u7|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA2|full_adder:u7                             ; full_adder   ; work         ;
;          |full_adder:u8|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA2|full_adder:u8                             ; full_adder   ; work         ;
;          |full_adder:u9|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|RCA:RCA2|full_adder:u9                             ; full_adder   ; work         ;
;       |mux2to1:start[15].mux0|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_add:add32|mux2to1:start[15].mux0                             ; mux2to1      ; work         ;
;    |alu_sll:sll32|                   ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32                                                    ; alu_sll      ; work         ;
;       |sll_1:s1|                     ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_1:s1                                           ; sll_1        ; work         ;
;          |mux2to1:start1[25].mux11|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[25].mux11                  ; mux2to1      ; work         ;
;          |mux2to1:start1[26].mux11|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[26].mux11                  ; mux2to1      ; work         ;
;          |mux2to1:start1[27].mux11|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[27].mux11                  ; mux2to1      ; work         ;
;          |mux2to1:start1[28].mux11|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[28].mux11                  ; mux2to1      ; work         ;
;       |sll_2:s2|                     ; 54 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2                                           ; sll_2        ; work         ;
;          |mux2to1:mux21|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:mux21                             ; mux2to1      ; work         ;
;          |mux2to1:start2[0].mux22|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[0].mux22                   ; mux2to1      ; work         ;
;          |mux2to1:start2[10].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[10].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[11].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[11].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[12].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[12].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[13].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[13].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[14].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[14].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[15].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[15].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[16].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[16].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[17].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[17].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[18].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[18].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[19].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[19].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[1].mux22|   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[1].mux22                   ; mux2to1      ; work         ;
;          |mux2to1:start2[20].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[20].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[21].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[21].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[22].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[22].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[23].mux22|  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[23].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[24].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[24].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[25].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[25].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[2].mux22|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[2].mux22                   ; mux2to1      ; work         ;
;          |mux2to1:start2[3].mux22|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[3].mux22                   ; mux2to1      ; work         ;
;          |mux2to1:start2[4].mux22|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[4].mux22                   ; mux2to1      ; work         ;
;          |mux2to1:start2[5].mux22|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[5].mux22                   ; mux2to1      ; work         ;
;          |mux2to1:start2[6].mux22|   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[6].mux22                   ; mux2to1      ; work         ;
;          |mux2to1:start2[7].mux22|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[7].mux22                   ; mux2to1      ; work         ;
;          |mux2to1:start2[8].mux22|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[8].mux22                   ; mux2to1      ; work         ;
;          |mux2to1:start2[9].mux22|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[9].mux22                   ; mux2to1      ; work         ;
;       |sll_3:s3|                     ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_3:s3                                           ; sll_3        ; work         ;
;          |mux2to1:start3[10].mux34|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[10].mux34                  ; mux2to1      ; work         ;
;          |mux2to1:start3[11].mux34|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[11].mux34                  ; mux2to1      ; work         ;
;          |mux2to1:start3[12].mux34|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[12].mux34                  ; mux2to1      ; work         ;
;          |mux2to1:start3[13].mux34|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[13].mux34                  ; mux2to1      ; work         ;
;          |mux2to1:start3[14].mux34|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[14].mux34                  ; mux2to1      ; work         ;
;          |mux2to1:start3[15].mux34|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[15].mux34                  ; mux2to1      ; work         ;
;          |mux2to1:start3[16].mux34|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[16].mux34                  ; mux2to1      ; work         ;
;          |mux2to1:start3[17].mux34|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[17].mux34                  ; mux2to1      ; work         ;
;          |mux2to1:start3[18].mux34|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[18].mux34                  ; mux2to1      ; work         ;
;          |mux2to1:start3[19].mux34|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[19].mux34                  ; mux2to1      ; work         ;
;          |mux2to1:start3[4].mux34|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[4].mux34                   ; mux2to1      ; work         ;
;          |mux2to1:start3[5].mux34|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[5].mux34                   ; mux2to1      ; work         ;
;          |mux2to1:start3[6].mux34|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[6].mux34                   ; mux2to1      ; work         ;
;          |mux2to1:start3[7].mux34|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[7].mux34                   ; mux2to1      ; work         ;
;          |mux2to1:start3[8].mux34|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[8].mux34                   ; mux2to1      ; work         ;
;          |mux2to1:start3[9].mux34|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[9].mux34                   ; mux2to1      ; work         ;
;       |sll_4:s4|                     ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_4:s4                                           ; sll_4        ; work         ;
;          |mux2to1:start41[0].mux41|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[0].mux41                  ; mux2to1      ; work         ;
;          |mux2to1:start41[1].mux41|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[1].mux41                  ; mux2to1      ; work         ;
;          |mux2to1:start41[22].mux41| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[22].mux41                 ; mux2to1      ; work         ;
;          |mux2to1:start41[2].mux41|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[2].mux41                  ; mux2to1      ; work         ;
;          |mux2to1:start41[3].mux41|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[3].mux41                  ; mux2to1      ; work         ;
;          |mux2to1:start41[4].mux41|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[4].mux41                  ; mux2to1      ; work         ;
;          |mux2to1:start41[5].mux41|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[5].mux41                  ; mux2to1      ; work         ;
;          |mux2to1:start41[6].mux41|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[6].mux41                  ; mux2to1      ; work         ;
;          |mux2to1:start41[7].mux41|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[7].mux41                  ; mux2to1      ; work         ;
;          |mux2to1:start4[0].mux40|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_4:s4|mux2to1:start4[0].mux40                   ; mux2to1      ; work         ;
;          |mux2to1:start4[1].mux40|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_4:s4|mux2to1:start4[1].mux40                   ; mux2to1      ; work         ;
;          |mux2to1:start4[2].mux40|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_4:s4|mux2to1:start4[2].mux40                   ; mux2to1      ; work         ;
;          |mux2to1:start4[3].mux40|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_4:s4|mux2to1:start4[3].mux40                   ; mux2to1      ; work         ;
;          |mux2to1:start4[4].mux40|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_4:s4|mux2to1:start4[4].mux40                   ; mux2to1      ; work         ;
;          |mux2to1:start4[5].mux40|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_4:s4|mux2to1:start4[5].mux40                   ; mux2to1      ; work         ;
;          |mux2to1:start4[6].mux40|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_4:s4|mux2to1:start4[6].mux40                   ; mux2to1      ; work         ;
;          |mux2to1:start4[7].mux40|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_4:s4|mux2to1:start4[7].mux40                   ; mux2to1      ; work         ;
;       |sll_5:s5|                     ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_5:s5                                           ; sll_5        ; work         ;
;          |mux2to1:start5[0].mux40|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[0].mux40                   ; mux2to1      ; work         ;
;          |mux2to1:start5[12].mux40|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[12].mux40                  ; mux2to1      ; work         ;
;          |mux2to1:start5[13].mux40|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[13].mux40                  ; mux2to1      ; work         ;
;          |mux2to1:start5[14].mux40|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[14].mux40                  ; mux2to1      ; work         ;
;          |mux2to1:start5[15].mux40|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[15].mux40                  ; mux2to1      ; work         ;
;          |mux2to1:start5[1].mux40|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[1].mux40                   ; mux2to1      ; work         ;
;    |alu_sra:sra32|                   ; 93 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32                                                    ; alu_sra      ; work         ;
;       |sra_1:s1|                     ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_1:s1                                           ; sra_1        ; work         ;
;          |mux2to1:start1[1].mux11|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[1].mux11                   ; mux2to1      ; work         ;
;          |mux2to1:start1[25].mux11|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[25].mux11                  ; mux2to1      ; work         ;
;          |mux2to1:start1[26].mux11|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[26].mux11                  ; mux2to1      ; work         ;
;          |mux2to1:start1[27].mux11|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[27].mux11                  ; mux2to1      ; work         ;
;          |mux2to1:start1[28].mux11|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[28].mux11                  ; mux2to1      ; work         ;
;       |sra_2:s2|                     ; 51 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2                                           ; sra_2        ; work         ;
;          |mux2to1:start2[10].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[10].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[11].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[11].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[12].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[12].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[13].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[13].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[14].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[14].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[15].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[15].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[16].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[16].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[17].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[17].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[18].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[18].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[19].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[19].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[1].mux22|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[1].mux22                   ; mux2to1      ; work         ;
;          |mux2to1:start2[20].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[20].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[21].mux22|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[21].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[22].mux22|  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[22].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[23].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[23].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[24].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[24].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[25].mux22|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[25].mux22                  ; mux2to1      ; work         ;
;          |mux2to1:start2[2].mux22|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[2].mux22                   ; mux2to1      ; work         ;
;          |mux2to1:start2[3].mux22|   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[3].mux22                   ; mux2to1      ; work         ;
;          |mux2to1:start2[4].mux22|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[4].mux22                   ; mux2to1      ; work         ;
;          |mux2to1:start2[5].mux22|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[5].mux22                   ; mux2to1      ; work         ;
;          |mux2to1:start2[6].mux22|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[6].mux22                   ; mux2to1      ; work         ;
;          |mux2to1:start2[7].mux22|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[7].mux22                   ; mux2to1      ; work         ;
;          |mux2to1:start2[8].mux22|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[8].mux22                   ; mux2to1      ; work         ;
;          |mux2to1:start2[9].mux22|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[9].mux22                   ; mux2to1      ; work         ;
;       |sra_3:s3|                     ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_3:s3                                           ; sra_3        ; work         ;
;          |mux2to1:start3[10].mux34|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[10].mux34                  ; mux2to1      ; work         ;
;          |mux2to1:start3[11].mux34|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[11].mux34                  ; mux2to1      ; work         ;
;          |mux2to1:start3[12].mux34|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[12].mux34                  ; mux2to1      ; work         ;
;          |mux2to1:start3[13].mux34|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[13].mux34                  ; mux2to1      ; work         ;
;          |mux2to1:start3[14].mux34|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[14].mux34                  ; mux2to1      ; work         ;
;          |mux2to1:start3[15].mux34|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[15].mux34                  ; mux2to1      ; work         ;
;          |mux2to1:start3[16].mux34|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[16].mux34                  ; mux2to1      ; work         ;
;          |mux2to1:start3[17].mux34|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[17].mux34                  ; mux2to1      ; work         ;
;          |mux2to1:start3[18].mux34|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[18].mux34                  ; mux2to1      ; work         ;
;          |mux2to1:start3[19].mux34|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[19].mux34                  ; mux2to1      ; work         ;
;          |mux2to1:start3[1].mux34|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[1].mux34                   ; mux2to1      ; work         ;
;          |mux2to1:start3[2].mux34|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[2].mux34                   ; mux2to1      ; work         ;
;          |mux2to1:start3[3].mux34|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[3].mux34                   ; mux2to1      ; work         ;
;          |mux2to1:start3[4].mux34|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[4].mux34                   ; mux2to1      ; work         ;
;          |mux2to1:start3[5].mux34|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[5].mux34                   ; mux2to1      ; work         ;
;          |mux2to1:start3[6].mux34|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[6].mux34                   ; mux2to1      ; work         ;
;          |mux2to1:start3[7].mux34|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[7].mux34                   ; mux2to1      ; work         ;
;          |mux2to1:start3[8].mux34|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[8].mux34                   ; mux2to1      ; work         ;
;          |mux2to1:start3[9].mux34|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[9].mux34                   ; mux2to1      ; work         ;
;       |sra_4:s4|                     ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_4:s4                                           ; sra_4        ; work         ;
;          |mux2to1:start41[0].mux41|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[0].mux41                  ; mux2to1      ; work         ;
;          |mux2to1:start41[1].mux41|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[1].mux41                  ; mux2to1      ; work         ;
;          |mux2to1:start41[2].mux41|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[2].mux41                  ; mux2to1      ; work         ;
;          |mux2to1:start41[3].mux41|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[3].mux41                  ; mux2to1      ; work         ;
;          |mux2to1:start41[4].mux41|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[4].mux41                  ; mux2to1      ; work         ;
;          |mux2to1:start41[5].mux41|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[5].mux41                  ; mux2to1      ; work         ;
;          |mux2to1:start41[6].mux41|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[6].mux41                  ; mux2to1      ; work         ;
;          |mux2to1:start41[7].mux41|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[7].mux41                  ; mux2to1      ; work         ;
;          |mux2to1:start4[1].mux40|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_4:s4|mux2to1:start4[1].mux40                   ; mux2to1      ; work         ;
;          |mux2to1:start4[2].mux40|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_4:s4|mux2to1:start4[2].mux40                   ; mux2to1      ; work         ;
;          |mux2to1:start4[3].mux40|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_sra:sra32|sra_4:s4|mux2to1:start4[3].mux40                   ; mux2to1      ; work         ;
;    |alu_subtract:subtract32|         ; 119 (31)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32                                          ; alu_subtract ; work         ;
;       |RCA:RCA1|                     ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA1                                 ; RCA          ; work         ;
;          |full_adder:u10|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u10                  ; full_adder   ; work         ;
;          |full_adder:u11|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u11                  ; full_adder   ; work         ;
;          |full_adder:u12|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u12                  ; full_adder   ; work         ;
;          |full_adder:u13|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u13                  ; full_adder   ; work         ;
;          |full_adder:u14|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u14                  ; full_adder   ; work         ;
;          |full_adder:u1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u1                   ; full_adder   ; work         ;
;          |full_adder:u2|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u2                   ; full_adder   ; work         ;
;          |full_adder:u3|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u3                   ; full_adder   ; work         ;
;          |full_adder:u4|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u4                   ; full_adder   ; work         ;
;          |full_adder:u5|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u5                   ; full_adder   ; work         ;
;          |full_adder:u6|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u6                   ; full_adder   ; work         ;
;          |full_adder:u7|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u7                   ; full_adder   ; work         ;
;          |full_adder:u8|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u8                   ; full_adder   ; work         ;
;          |full_adder:u9|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u9                   ; full_adder   ; work         ;
;       |RCA:RCA2|                     ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA2                                 ; RCA          ; work         ;
;          |full_adder:u0|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u0                   ; full_adder   ; work         ;
;          |full_adder:u10|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u10                  ; full_adder   ; work         ;
;          |full_adder:u11|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u11                  ; full_adder   ; work         ;
;          |full_adder:u12|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u12                  ; full_adder   ; work         ;
;          |full_adder:u13|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u13                  ; full_adder   ; work         ;
;          |full_adder:u1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u1                   ; full_adder   ; work         ;
;          |full_adder:u2|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u2                   ; full_adder   ; work         ;
;          |full_adder:u3|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u3                   ; full_adder   ; work         ;
;          |full_adder:u4|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u4                   ; full_adder   ; work         ;
;          |full_adder:u5|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u5                   ; full_adder   ; work         ;
;          |full_adder:u6|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u6                   ; full_adder   ; work         ;
;          |full_adder:u7|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u7                   ; full_adder   ; work         ;
;          |full_adder:u8|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u8                   ; full_adder   ; work         ;
;          |full_adder:u9|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u9                   ; full_adder   ; work         ;
;       |alu_add:alu_add1|             ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1                         ; alu_add      ; work         ;
;          |RCA:RCA0|                  ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0                ; RCA          ; work         ;
;             |full_adder:u10|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u10 ; full_adder   ; work         ;
;             |full_adder:u11|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u11 ; full_adder   ; work         ;
;             |full_adder:u12|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u12 ; full_adder   ; work         ;
;             |full_adder:u13|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u13 ; full_adder   ; work         ;
;             |full_adder:u14|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u14 ; full_adder   ; work         ;
;             |full_adder:u15|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u15 ; full_adder   ; work         ;
;             |full_adder:u1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u1  ; full_adder   ; work         ;
;             |full_adder:u2|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u2  ; full_adder   ; work         ;
;             |full_adder:u3|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u3  ; full_adder   ; work         ;
;             |full_adder:u4|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u4  ; full_adder   ; work         ;
;             |full_adder:u5|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u5  ; full_adder   ; work         ;
;             |full_adder:u6|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u6  ; full_adder   ; work         ;
;             |full_adder:u7|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u7  ; full_adder   ; work         ;
;             |full_adder:u8|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u8  ; full_adder   ; work         ;
;             |full_adder:u9|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u9  ; full_adder   ; work         ;
;          |RCA:RCA1|                  ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1                ; RCA          ; work         ;
;             |full_adder:u0|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u0  ; full_adder   ; work         ;
;             |full_adder:u10|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u10 ; full_adder   ; work         ;
;             |full_adder:u11|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u11 ; full_adder   ; work         ;
;             |full_adder:u12|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u12 ; full_adder   ; work         ;
;             |full_adder:u13|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u13 ; full_adder   ; work         ;
;             |full_adder:u14|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u14 ; full_adder   ; work         ;
;             |full_adder:u1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u1  ; full_adder   ; work         ;
;             |full_adder:u2|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u2  ; full_adder   ; work         ;
;             |full_adder:u3|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u3  ; full_adder   ; work         ;
;             |full_adder:u4|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u4  ; full_adder   ; work         ;
;             |full_adder:u5|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u5  ; full_adder   ; work         ;
;             |full_adder:u6|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u6  ; full_adder   ; work         ;
;             |full_adder:u7|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u7  ; full_adder   ; work         ;
;             |full_adder:u8|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u8  ; full_adder   ; work         ;
;             |full_adder:u9|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u9  ; full_adder   ; work         ;
;          |RCA:RCA2|                  ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2                ; RCA          ; work         ;
;             |full_adder:u10|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u10 ; full_adder   ; work         ;
;             |full_adder:u11|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u11 ; full_adder   ; work         ;
;             |full_adder:u12|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u12 ; full_adder   ; work         ;
;             |full_adder:u13|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u13 ; full_adder   ; work         ;
;             |full_adder:u14|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u14 ; full_adder   ; work         ;
;             |full_adder:u1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u1  ; full_adder   ; work         ;
;             |full_adder:u2|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u2  ; full_adder   ; work         ;
;             |full_adder:u3|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u3  ; full_adder   ; work         ;
;             |full_adder:u4|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u4  ; full_adder   ; work         ;
;             |full_adder:u5|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u5  ; full_adder   ; work         ;
;             |full_adder:u6|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u6  ; full_adder   ; work         ;
;             |full_adder:u7|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u7  ; full_adder   ; work         ;
;             |full_adder:u8|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u8  ; full_adder   ; work         ;
;             |full_adder:u9|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u9  ; full_adder   ; work         ;
;          |mux2to1:start[0].mux0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|mux2to1:start[0].mux0   ; mux2to1      ; work         ;
;          |mux2to1:start[15].mux0|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|alu_subtract:subtract32|alu_add:alu_add1|mux2to1:start[15].mux0  ; mux2to1      ; work         ;
;    |mux8to1:mux2|                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:mux2                                                     ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:mux2|mux2to1:m3                                          ; mux2to1      ; work         ;
;    |mux8to1:mux3|                    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:mux3                                                     ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:mux3|mux2to1:m3                                          ; mux2to1      ; work         ;
;    |mux8to1:mux4|                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:mux4                                                     ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:mux4|mux2to1:m3                                          ; mux2to1      ; work         ;
;    |mux8to1:start[0].mux1|           ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[0].mux1                                            ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[0].mux1|mux2to1:m3                                 ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[0].mux1|mux4to1:m2                                 ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[0].mux1|mux4to1:m2|mux2to1:m1                      ; mux2to1      ; work         ;
;    |mux8to1:start[10].mux1|          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[10].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[10].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[10].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m3|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[10].mux1|mux4to1:m2|mux2to1:m3                     ; mux2to1      ; work         ;
;    |mux8to1:start[11].mux1|          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[11].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[11].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[11].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m3|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[11].mux1|mux4to1:m2|mux2to1:m3                     ; mux2to1      ; work         ;
;    |mux8to1:start[12].mux1|          ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[12].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[12].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[12].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[12].mux1|mux4to1:m2|mux2to1:m1                     ; mux2to1      ; work         ;
;          |mux2to1:m3|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[12].mux1|mux4to1:m2|mux2to1:m3                     ; mux2to1      ; work         ;
;    |mux8to1:start[13].mux1|          ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[13].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[13].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[13].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[13].mux1|mux4to1:m2|mux2to1:m1                     ; mux2to1      ; work         ;
;    |mux8to1:start[14].mux1|          ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[14].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[14].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[14].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[14].mux1|mux4to1:m2|mux2to1:m1                     ; mux2to1      ; work         ;
;          |mux2to1:m3|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[14].mux1|mux4to1:m2|mux2to1:m3                     ; mux2to1      ; work         ;
;    |mux8to1:start[15].mux1|          ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[15].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[15].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[15].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[15].mux1|mux4to1:m2|mux2to1:m1                     ; mux2to1      ; work         ;
;    |mux8to1:start[16].mux1|          ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[16].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[16].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[16].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[16].mux1|mux4to1:m2|mux2to1:m1                     ; mux2to1      ; work         ;
;          |mux2to1:m3|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[16].mux1|mux4to1:m2|mux2to1:m3                     ; mux2to1      ; work         ;
;    |mux8to1:start[17].mux1|          ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[17].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[17].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[17].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[17].mux1|mux4to1:m2|mux2to1:m1                     ; mux2to1      ; work         ;
;    |mux8to1:start[18].mux1|          ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[18].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[18].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[18].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[18].mux1|mux4to1:m2|mux2to1:m1                     ; mux2to1      ; work         ;
;    |mux8to1:start[19].mux1|          ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[19].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[19].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[19].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[19].mux1|mux4to1:m2|mux2to1:m1                     ; mux2to1      ; work         ;
;    |mux8to1:start[1].mux1|           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[1].mux1                                            ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[1].mux1|mux2to1:m3                                 ; mux2to1      ; work         ;
;       |mux4to1:m1|                   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[1].mux1|mux4to1:m1                                 ; mux4to1      ; work         ;
;          |mux2to1:m2|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[1].mux1|mux4to1:m1|mux2to1:m2                      ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[1].mux1|mux4to1:m2                                 ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[1].mux1|mux4to1:m2|mux2to1:m1                      ; mux2to1      ; work         ;
;          |mux2to1:m3|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[1].mux1|mux4to1:m2|mux2to1:m3                      ; mux2to1      ; work         ;
;    |mux8to1:start[20].mux1|          ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[20].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[20].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[20].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[20].mux1|mux4to1:m2|mux2to1:m1                     ; mux2to1      ; work         ;
;    |mux8to1:start[21].mux1|          ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[21].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[21].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[21].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[21].mux1|mux4to1:m2|mux2to1:m1                     ; mux2to1      ; work         ;
;    |mux8to1:start[22].mux1|          ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[22].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[22].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[22].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[22].mux1|mux4to1:m2|mux2to1:m1                     ; mux2to1      ; work         ;
;    |mux8to1:start[23].mux1|          ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[23].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[23].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[23].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[23].mux1|mux4to1:m2|mux2to1:m1                     ; mux2to1      ; work         ;
;    |mux8to1:start[24].mux1|          ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[24].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[24].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[24].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[24].mux1|mux4to1:m2|mux2to1:m1                     ; mux2to1      ; work         ;
;    |mux8to1:start[25].mux1|          ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[25].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[25].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[25].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[25].mux1|mux4to1:m2|mux2to1:m1                     ; mux2to1      ; work         ;
;    |mux8to1:start[26].mux1|          ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[26].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[26].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[26].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[26].mux1|mux4to1:m2|mux2to1:m1                     ; mux2to1      ; work         ;
;    |mux8to1:start[27].mux1|          ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[27].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[27].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[27].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[27].mux1|mux4to1:m2|mux2to1:m1                     ; mux2to1      ; work         ;
;    |mux8to1:start[28].mux1|          ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[28].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[28].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[28].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[28].mux1|mux4to1:m2|mux2to1:m1                     ; mux2to1      ; work         ;
;    |mux8to1:start[29].mux1|          ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[29].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[29].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[29].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[29].mux1|mux4to1:m2|mux2to1:m1                     ; mux2to1      ; work         ;
;    |mux8to1:start[2].mux1|           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[2].mux1                                            ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[2].mux1|mux2to1:m3                                 ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[2].mux1|mux4to1:m2                                 ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[2].mux1|mux4to1:m2|mux2to1:m1                      ; mux2to1      ; work         ;
;          |mux2to1:m3|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[2].mux1|mux4to1:m2|mux2to1:m3                      ; mux2to1      ; work         ;
;    |mux8to1:start[30].mux1|          ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[30].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[30].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[30].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[30].mux1|mux4to1:m2|mux2to1:m1                     ; mux2to1      ; work         ;
;    |mux8to1:start[31].mux1|          ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[31].mux1                                           ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[31].mux1|mux2to1:m3                                ; mux2to1      ; work         ;
;       |mux4to1:m1|                   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[31].mux1|mux4to1:m1                                ; mux4to1      ; work         ;
;          |mux2to1:m2|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[31].mux1|mux4to1:m1|mux2to1:m2                     ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[31].mux1|mux4to1:m2                                ; mux4to1      ; work         ;
;          |mux2to1:m3|                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[31].mux1|mux4to1:m2|mux2to1:m3                     ; mux2to1      ; work         ;
;    |mux8to1:start[3].mux1|           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[3].mux1                                            ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[3].mux1|mux2to1:m3                                 ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[3].mux1|mux4to1:m2                                 ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[3].mux1|mux4to1:m2|mux2to1:m1                      ; mux2to1      ; work         ;
;          |mux2to1:m3|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[3].mux1|mux4to1:m2|mux2to1:m3                      ; mux2to1      ; work         ;
;    |mux8to1:start[4].mux1|           ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[4].mux1                                            ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[4].mux1|mux2to1:m3                                 ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[4].mux1|mux4to1:m2                                 ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[4].mux1|mux4to1:m2|mux2to1:m1                      ; mux2to1      ; work         ;
;          |mux2to1:m3|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[4].mux1|mux4to1:m2|mux2to1:m3                      ; mux2to1      ; work         ;
;    |mux8to1:start[5].mux1|           ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[5].mux1                                            ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[5].mux1|mux2to1:m3                                 ; mux2to1      ; work         ;
;       |mux4to1:m1|                   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[5].mux1|mux4to1:m1                                 ; mux4to1      ; work         ;
;          |mux2to1:m2|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[5].mux1|mux4to1:m1|mux2to1:m2                      ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[5].mux1|mux4to1:m2                                 ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[5].mux1|mux4to1:m2|mux2to1:m1                      ; mux2to1      ; work         ;
;          |mux2to1:m3|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[5].mux1|mux4to1:m2|mux2to1:m3                      ; mux2to1      ; work         ;
;    |mux8to1:start[6].mux1|           ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[6].mux1                                            ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[6].mux1|mux2to1:m3                                 ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[6].mux1|mux4to1:m2                                 ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[6].mux1|mux4to1:m2|mux2to1:m1                      ; mux2to1      ; work         ;
;          |mux2to1:m3|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[6].mux1|mux4to1:m2|mux2to1:m3                      ; mux2to1      ; work         ;
;    |mux8to1:start[7].mux1|           ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[7].mux1                                            ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[7].mux1|mux2to1:m3                                 ; mux2to1      ; work         ;
;       |mux4to1:m1|                   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[7].mux1|mux4to1:m1                                 ; mux4to1      ; work         ;
;          |mux2to1:m2|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[7].mux1|mux4to1:m1|mux2to1:m2                      ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[7].mux1|mux4to1:m2                                 ; mux4to1      ; work         ;
;          |mux2to1:m1|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[7].mux1|mux4to1:m2|mux2to1:m1                      ; mux2to1      ; work         ;
;          |mux2to1:m3|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[7].mux1|mux4to1:m2|mux2to1:m3                      ; mux2to1      ; work         ;
;    |mux8to1:start[8].mux1|           ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[8].mux1                                            ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[8].mux1|mux2to1:m3                                 ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[8].mux1|mux4to1:m2                                 ; mux4to1      ; work         ;
;          |mux2to1:m3|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[8].mux1|mux4to1:m2|mux2to1:m3                      ; mux2to1      ; work         ;
;    |mux8to1:start[9].mux1|           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[9].mux1                                            ; mux8to1      ; work         ;
;       |mux2to1:m3|                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[9].mux1|mux2to1:m3                                 ; mux2to1      ; work         ;
;       |mux4to1:m2|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[9].mux1|mux4to1:m2                                 ; mux4to1      ; work         ;
;          |mux2to1:m3|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu|mux8to1:start[9].mux1|mux4to1:m2|mux2to1:m3                      ; mux2to1      ; work         ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |alu|mux8to1:start[10].mux1|mux2to1:m3|or_1            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |alu|mux8to1:start[10].mux1|mux4to1:m2|mux2to1:m1|or_1 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |alu|mux8to1:start[20].mux1|mux4to1:m2|mux2to1:m1|or_1 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |alu|mux8to1:start[7].mux1|mux4to1:m2|mux2to1:m1|or_1  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |alu|mux8to1:start[24].mux1|mux4to1:m2|mux2to1:m1|or_1 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |alu|mux8to1:start[2].mux1|mux4to1:m2|mux2to1:m1|or_1  ;
; 6:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |alu|mux8to1:start[28].mux1|mux2to1:m3|or_1            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |alu|mux8to1:start[28].mux1|mux4to1:m2|mux2to1:m1|or_1 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |alu|mux8to1:start[0].mux1|mux4to1:m2|mux2to1:m1|or_1  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "mux8to1:mux4" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; a2   ; Input ; Info     ; Stuck at GND   ;
; a3   ; Input ; Info     ; Stuck at GND   ;
; a4   ; Input ; Info     ; Stuck at GND   ;
; a5   ; Input ; Info     ; Stuck at GND   ;
; a6   ; Input ; Info     ; Stuck at GND   ;
; a7   ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "mux8to1:mux3" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; a0   ; Input ; Info     ; Stuck at GND   ;
; a2   ; Input ; Info     ; Stuck at GND   ;
; a3   ; Input ; Info     ; Stuck at GND   ;
; a4   ; Input ; Info     ; Stuck at GND   ;
; a5   ; Input ; Info     ; Stuck at GND   ;
; a6   ; Input ; Info     ; Stuck at GND   ;
; a7   ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "mux8to1:mux2" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; a0   ; Input ; Info     ; Stuck at GND   ;
; a2   ; Input ; Info     ; Stuck at GND   ;
; a3   ; Input ; Info     ; Stuck at GND   ;
; a4   ; Input ; Info     ; Stuck at GND   ;
; a5   ; Input ; Info     ; Stuck at GND   ;
; a6   ; Input ; Info     ; Stuck at GND   ;
; a7   ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[31].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[30].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[29].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[28].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[27].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[26].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[25].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[24].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[23].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[22].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[21].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[20].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[19].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[18].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[17].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[16].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[15].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[14].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[13].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[12].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[11].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[10].mux1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; a6   ; Input ; Info     ; Stuck at GND             ;
; a7   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[9].mux1" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; a6   ; Input ; Info     ; Stuck at GND            ;
; a7   ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[8].mux1" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; a6   ; Input ; Info     ; Stuck at GND            ;
; a7   ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[7].mux1" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; a6   ; Input ; Info     ; Stuck at GND            ;
; a7   ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[6].mux1" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; a6   ; Input ; Info     ; Stuck at GND            ;
; a7   ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[5].mux1" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; a6   ; Input ; Info     ; Stuck at GND            ;
; a7   ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[4].mux1" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; a6   ; Input ; Info     ; Stuck at GND            ;
; a7   ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[3].mux1" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; a6   ; Input ; Info     ; Stuck at GND            ;
; a7   ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[2].mux1" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; a6   ; Input ; Info     ; Stuck at GND            ;
; a7   ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[1].mux1" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; a6   ; Input ; Info     ; Stuck at GND            ;
; a7   ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "mux8to1:start[0].mux1" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; a6   ; Input ; Info     ; Stuck at GND            ;
; a7   ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sra:sra32|sra_5:s5"                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; sel  ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sra:sra32|sra_4:s4"                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; sel  ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sra:sra32|sra_3:s3"                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; sel  ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sra:sra32|sra_2:s2"                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; sel  ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sra:sra32|sra_1:s1"                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; sel  ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[15].mux40"                                                                                                                                    ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[14].mux40"                                                                                                                                    ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[13].mux40"                                                                                                                                    ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[12].mux40"                                                                                                                                    ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[11].mux40"                                                                                                                                    ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[10].mux40"                                                                                                                                    ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[9].mux40"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[8].mux40"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[7].mux40"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[6].mux40"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[5].mux40"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[4].mux40"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[3].mux40"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[2].mux40"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[1].mux40"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_5:s5|mux2to1:start5[0].mux40"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_5:s5"                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; sel  ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_4:s4|mux2to1:start4[7].mux40"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_4:s4|mux2to1:start4[6].mux40"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_4:s4|mux2to1:start4[5].mux40"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_4:s4|mux2to1:start4[4].mux40"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_4:s4|mux2to1:start4[3].mux40"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_4:s4|mux2to1:start4[2].mux40"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_4:s4|mux2to1:start4[1].mux40"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_4:s4|mux2to1:start4[0].mux40"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_4:s4"                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; sel  ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_3:s3|mux2to1:mux33"                                                                                                                                               ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_3:s3|mux2to1:mux32"                                                                                                                                               ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_3:s3|mux2to1:mux31"                                                                                                                                               ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_3:s3|mux2to1:mux30"                                                                                                                                               ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_3:s3"                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; sel  ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_2:s2|mux2to1:mux21"                                                                                                                                               ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_2:s2|mux2to1:mux20"                                                                                                                                               ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_2:s2"                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; sel  ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_1:s1|mux2to1:mux10"                                                                                                                                               ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_sll:sll32|sll_1:s1"                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; sel  ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_subtract:subtract32|alu_add:alu_add1"                                                                    ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_subtract:subtract32|RCA:RCA2"                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in2        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in2[15..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; co         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_subtract:subtract32|RCA:RCA1"                                                                                                                                                        ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in2        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in2[15..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; ci         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_add:add32|RCA:RCA2"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ci   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_add:add32|RCA:RCA1"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ci   ; Input  ; Info     ; Stuck at GND                                                                        ;
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "alu_add:add32|RCA:RCA0" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; ci   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 109                         ;
; cycloneiii_lcell_comb ; 652                         ;
;     normal            ; 652                         ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 252                         ;
;         4 data inputs ; 368                         ;
;                       ;                             ;
; Max LUT depth         ; 24.00                       ;
; Average LUT depth     ; 11.53                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Sep 17 21:55:02 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/11789/Desktop/ECE 550/project 1/alu.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file alu_add.v
    Info (12023): Found entity 1: full_adder File: C:/Users/11789/Desktop/ECE 550/project 1/alu_add.v Line: 1
    Info (12023): Found entity 2: RCA File: C:/Users/11789/Desktop/ECE 550/project 1/alu_add.v Line: 17
    Info (12023): Found entity 3: alu_add File: C:/Users/11789/Desktop/ECE 550/project 1/alu_add.v Line: 47
Warning (12019): Can't analyze file -- file alu_substract.v is missing
Info (12021): Found 2 design units, including 2 entities, in source file mux8to1.v
    Info (12023): Found entity 1: mux4to1 File: C:/Users/11789/Desktop/ECE 550/project 1/mux8to1.v Line: 1
    Info (12023): Found entity 2: mux8to1 File: C:/Users/11789/Desktop/ECE 550/project 1/mux8to1.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file alu_and.v
    Info (12023): Found entity 1: alu_and File: C:/Users/11789/Desktop/ECE 550/project 1/alu_and.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_or.v
    Info (12023): Found entity 1: alu_or File: C:/Users/11789/Desktop/ECE 550/project 1/alu_or.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_subtract.v
    Info (12023): Found entity 1: alu_subtract File: C:/Users/11789/Desktop/ECE 550/project 1/alu_subtract.v Line: 1
Info (12021): Found 6 design units, including 6 entities, in source file alu_sll.v
    Info (12023): Found entity 1: sll_1 File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sll.v Line: 1
    Info (12023): Found entity 2: sll_2 File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sll.v Line: 18
    Info (12023): Found entity 3: sll_3 File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sll.v Line: 36
    Info (12023): Found entity 4: sll_4 File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sll.v Line: 57
    Info (12023): Found entity 5: sll_5 File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sll.v Line: 81
    Info (12023): Found entity 6: alu_sll File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sll.v Line: 105
Info (12021): Found 6 design units, including 6 entities, in source file alu_sra.v
    Info (12023): Found entity 1: sra_1 File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sra.v Line: 1
    Info (12023): Found entity 2: sra_2 File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sra.v Line: 18
    Info (12023): Found entity 3: sra_3 File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sra.v Line: 36
    Info (12023): Found entity 4: sra_4 File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sra.v Line: 57
    Info (12023): Found entity 5: sra_5 File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sra.v Line: 81
    Info (12023): Found entity 6: alu_sra File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sra.v Line: 105
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: mux2to1 File: C:/Users/11789/Desktop/ECE 550/project 1/mux2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.v
    Info (12023): Found entity 1: alu_tb File: C:/Users/11789/Desktop/ECE 550/project 1/alu_tb.v Line: 3
Info (12127): Elaborating entity "alu" for the top level hierarchy
Info (12128): Elaborating entity "alu_add" for hierarchy "alu_add:add32" File: C:/Users/11789/Desktop/ECE 550/project 1/alu.v Line: 14
Info (12128): Elaborating entity "RCA" for hierarchy "alu_add:add32|RCA:RCA0" File: C:/Users/11789/Desktop/ECE 550/project 1/alu_add.v Line: 57
Info (12128): Elaborating entity "full_adder" for hierarchy "alu_add:add32|RCA:RCA0|full_adder:u0" File: C:/Users/11789/Desktop/ECE 550/project 1/alu_add.v Line: 27
Info (12128): Elaborating entity "mux2to1" for hierarchy "alu_add:add32|mux2to1:start[0].mux0" File: C:/Users/11789/Desktop/ECE 550/project 1/alu_add.v Line: 64
Info (12128): Elaborating entity "alu_subtract" for hierarchy "alu_subtract:subtract32" File: C:/Users/11789/Desktop/ECE 550/project 1/alu.v Line: 16
Info (12128): Elaborating entity "alu_and" for hierarchy "alu_and:and32" File: C:/Users/11789/Desktop/ECE 550/project 1/alu.v Line: 17
Info (12128): Elaborating entity "alu_or" for hierarchy "alu_or:or32" File: C:/Users/11789/Desktop/ECE 550/project 1/alu.v Line: 18
Info (12128): Elaborating entity "alu_sll" for hierarchy "alu_sll:sll32" File: C:/Users/11789/Desktop/ECE 550/project 1/alu.v Line: 19
Info (12128): Elaborating entity "sll_1" for hierarchy "alu_sll:sll32|sll_1:s1" File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sll.v Line: 112
Info (12128): Elaborating entity "sll_2" for hierarchy "alu_sll:sll32|sll_2:s2" File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sll.v Line: 113
Info (12128): Elaborating entity "sll_3" for hierarchy "alu_sll:sll32|sll_3:s3" File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sll.v Line: 114
Info (12128): Elaborating entity "sll_4" for hierarchy "alu_sll:sll32|sll_4:s4" File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sll.v Line: 115
Info (12128): Elaborating entity "sll_5" for hierarchy "alu_sll:sll32|sll_5:s5" File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sll.v Line: 116
Info (12128): Elaborating entity "alu_sra" for hierarchy "alu_sra:sra32" File: C:/Users/11789/Desktop/ECE 550/project 1/alu.v Line: 20
Info (12128): Elaborating entity "sra_1" for hierarchy "alu_sra:sra32|sra_1:s1" File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sra.v Line: 112
Info (12128): Elaborating entity "sra_2" for hierarchy "alu_sra:sra32|sra_2:s2" File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sra.v Line: 113
Info (12128): Elaborating entity "sra_3" for hierarchy "alu_sra:sra32|sra_3:s3" File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sra.v Line: 114
Info (12128): Elaborating entity "sra_4" for hierarchy "alu_sra:sra32|sra_4:s4" File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sra.v Line: 115
Info (12128): Elaborating entity "sra_5" for hierarchy "alu_sra:sra32|sra_5:s5" File: C:/Users/11789/Desktop/ECE 550/project 1/alu_sra.v Line: 116
Info (12128): Elaborating entity "mux8to1" for hierarchy "mux8to1:start[0].mux1" File: C:/Users/11789/Desktop/ECE 550/project 1/alu.v Line: 27
Info (12128): Elaborating entity "mux4to1" for hierarchy "mux8to1:start[0].mux1|mux4to1:m1" File: C:/Users/11789/Desktop/ECE 550/project 1/mux8to1.v Line: 20
Warning (12241): 44 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ctrl_ALUopcode[3]" File: C:/Users/11789/Desktop/ECE 550/project 1/alu.v Line: 5
    Warning (15610): No output dependent on input pin "ctrl_ALUopcode[4]" File: C:/Users/11789/Desktop/ECE 550/project 1/alu.v Line: 5
Info (21057): Implemented 761 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 74 input pins
    Info (21059): Implemented 35 output pins
    Info (21061): Implemented 652 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 5004 megabytes
    Info: Processing ended: Tue Sep 17 21:55:13 2019
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:21


