Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 23 13:43:29 2024
| Host         : LAPTOP-Q89KUD17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file click_7seg_timing_summary_routed.rpt -pb click_7seg_timing_summary_routed.pb -rpx click_7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : click_7seg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (80)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: debounce/present_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: debounce/present_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (80)
-------------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   87          inf        0.000                      0                   87           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adder/sum_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.232ns  (logic 4.513ns (62.413%)  route 2.718ns (37.587%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE                         0.000     0.000 r  adder/sum_reg[2]/C
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  adder/sum_reg[2]/Q
                         net (fo=8, routed)           0.911     1.389    display/Q[2]
    SLICE_X65Y18         LUT3 (Prop_lut3_I1_O)        0.323     1.712 r  display/seg_display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.519    seg_display_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.712     7.232 r  seg_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.232    seg_display[1]
    V5                                                                r  seg_display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/sum_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.105ns  (logic 4.541ns (63.913%)  route 2.564ns (36.087%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE                         0.000     0.000 r  adder/sum_reg[2]/C
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  adder/sum_reg[2]/Q
                         net (fo=8, routed)           0.688     1.166    display/Q[2]
    SLICE_X65Y18         LUT3 (Prop_lut3_I2_O)        0.325     1.491 r  display/seg_display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.877     3.367    seg_display_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.738     7.105 r  seg_display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.105    seg_display[4]
    U8                                                                r  seg_display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/sum_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.096ns  (logic 4.523ns (63.743%)  route 2.573ns (36.257%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE                         0.000     0.000 r  adder/sum_reg[2]/C
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  adder/sum_reg[2]/Q
                         net (fo=8, routed)           0.909     1.387    adder/Q[2]
    SLICE_X65Y18         LUT3 (Prop_lut3_I2_O)        0.323     1.710 r  adder/seg_display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664     3.374    seg_display_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.722     7.096 r  seg_display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.096    seg_display[2]
    U5                                                                r  seg_display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/sum_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.066ns  (logic 4.302ns (60.888%)  route 2.763ns (39.112%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE                         0.000     0.000 r  adder/sum_reg[2]/C
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  adder/sum_reg[2]/Q
                         net (fo=8, routed)           0.909     1.387    adder/Q[2]
    SLICE_X65Y18         LUT3 (Prop_lut3_I2_O)        0.295     1.682 r  adder/seg_display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.855     3.536    seg_display_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.066 r  seg_display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.066    seg_display[5]
    W6                                                                r  seg_display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/sum_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.945ns  (logic 4.304ns (61.977%)  route 2.641ns (38.023%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE                         0.000     0.000 r  adder/sum_reg[2]/C
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  adder/sum_reg[2]/Q
                         net (fo=8, routed)           0.911     1.389    display/Q[2]
    SLICE_X65Y18         LUT3 (Prop_lut3_I2_O)        0.295     1.684 r  display/seg_display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.730     3.414    seg_display_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.945 r  seg_display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.945    seg_display[0]
    U7                                                                r  seg_display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/sum_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.833ns  (logic 4.284ns (62.694%)  route 2.549ns (37.306%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE                         0.000     0.000 r  adder/sum_reg[2]/C
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  adder/sum_reg[2]/Q
                         net (fo=8, routed)           0.690     1.168    display/Q[2]
    SLICE_X65Y18         LUT3 (Prop_lut3_I0_O)        0.295     1.463 r  display/seg_display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.859     3.322    seg_display_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.833 r  seg_display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.833    seg_display[6]
    W7                                                                r  seg_display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/sum_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.817ns  (logic 4.309ns (63.203%)  route 2.509ns (36.797%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE                         0.000     0.000 r  adder/sum_reg[2]/C
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  adder/sum_reg[2]/Q
                         net (fo=8, routed)           0.688     1.166    display/Q[2]
    SLICE_X65Y18         LUT3 (Prop_lut3_I1_O)        0.295     1.461 r  display/seg_display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.821     3.282    seg_display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.817 r  seg_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.817    seg_display[3]
    V8                                                                r  seg_display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_bar
                            (input port)
  Destination:            adder/sum_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.334ns  (logic 1.577ns (24.894%)  route 4.757ns (75.106%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_bar (IN)
                         net (fo=0)                   0.000     0.000    rst_bar
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_bar_IBUF_inst/O
                         net (fo=1, routed)           2.030     3.483    debounce/rst_bar_IBUF
    SLICE_X28Y12         LUT1 (Prop_lut1_I0_O)        0.124     3.607 f  debounce/next_state[1]_i_2/O
                         net (fo=29, routed)          2.727     6.334    adder/sum_reg[2]_0
    SLICE_X64Y18         FDCE                                         f  adder/sum_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_bar
                            (input port)
  Destination:            adder/sum_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.334ns  (logic 1.577ns (24.894%)  route 4.757ns (75.106%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_bar (IN)
                         net (fo=0)                   0.000     0.000    rst_bar
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_bar_IBUF_inst/O
                         net (fo=1, routed)           2.030     3.483    debounce/rst_bar_IBUF
    SLICE_X28Y12         LUT1 (Prop_lut1_I0_O)        0.124     3.607 f  debounce/next_state[1]_i_2/O
                         net (fo=29, routed)          2.727     6.334    adder/sum_reg[2]_0
    SLICE_X64Y18         FDCE                                         f  adder/sum_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_bar
                            (input port)
  Destination:            adder/sum_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.334ns  (logic 1.577ns (24.894%)  route 4.757ns (75.106%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_bar (IN)
                         net (fo=0)                   0.000     0.000    rst_bar
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_bar_IBUF_inst/O
                         net (fo=1, routed)           2.030     3.483    debounce/rst_bar_IBUF
    SLICE_X28Y12         LUT1 (Prop_lut1_I0_O)        0.124     3.607 f  debounce/next_state[1]_i_2/O
                         net (fo=29, routed)          2.727     6.334    adder/sum_reg[2]_0
    SLICE_X64Y18         FDCE                                         f  adder/sum_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debounce/next_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce/present_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDCE                         0.000     0.000 r  debounce/next_state_reg[0]/C
    SLICE_X35Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debounce/next_state_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    debounce/next_state_reg_n_0_[0]
    SLICE_X35Y18         FDCE                                         r  debounce/present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce/next_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce/present_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.128ns (36.309%)  route 0.225ns (63.691%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDCE                         0.000     0.000 r  debounce/next_state_reg[1]/C
    SLICE_X35Y18         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  debounce/next_state_reg[1]/Q
                         net (fo=1, routed)           0.225     0.353    debounce/next_state_reg_n_0_[1]
    SLICE_X35Y18         FDCE                                         r  debounce/present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE                         0.000     0.000 r  debounce/counter_reg[0]/C
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  debounce/counter_reg[0]/Q
                         net (fo=4, routed)           0.179     0.320    debounce/counter__0[0]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.045     0.365 r  debounce/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    debounce/p_1_in[0]
    SLICE_X35Y13         FDCE                                         r  debounce/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce/present_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.186ns (46.044%)  route 0.218ns (53.956%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDCE                         0.000     0.000 r  debounce/present_state_reg[1]/C
    SLICE_X35Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debounce/present_state_reg[1]/Q
                         net (fo=4, routed)           0.218     0.359    debounce/present_state[1]
    SLICE_X35Y18         LUT4 (Prop_lut4_I2_O)        0.045     0.404 r  debounce/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.404    debounce/next_state[0]_i_1_n_0
    SLICE_X35Y18         FDCE                                         r  debounce/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce/present_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.187ns (46.177%)  route 0.218ns (53.823%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDCE                         0.000     0.000 r  debounce/present_state_reg[1]/C
    SLICE_X35Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debounce/present_state_reg[1]/Q
                         net (fo=4, routed)           0.218     0.359    debounce/present_state[1]
    SLICE_X35Y18         LUT4 (Prop_lut4_I2_O)        0.046     0.405 r  debounce/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.405    debounce/next_state[1]_i_1_n_0
    SLICE_X35Y18         FDCE                                         r  debounce/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/sum_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adder/sum_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.207ns (49.937%)  route 0.208ns (50.063%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE                         0.000     0.000 r  adder/sum_reg[1]/C
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  adder/sum_reg[1]/Q
                         net (fo=9, routed)           0.208     0.372    adder/Q[1]
    SLICE_X64Y18         LUT3 (Prop_lut3_I2_O)        0.043     0.415 r  adder/sum[2]_i_1/O
                         net (fo=1, routed)           0.000     0.415    adder/p_0_in[2]
    SLICE_X64Y18         FDCE                                         r  adder/sum_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/sum_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adder/sum_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.209ns (50.178%)  route 0.208ns (49.822%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE                         0.000     0.000 r  adder/sum_reg[1]/C
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  adder/sum_reg[1]/Q
                         net (fo=9, routed)           0.208     0.372    adder/Q[1]
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.045     0.417 r  adder/sum[1]_i_1/O
                         net (fo=1, routed)           0.000     0.417    adder/p_0_in[1]
    SLICE_X64Y18         FDCE                                         r  adder/sum_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce/present_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce/counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.186ns (42.246%)  route 0.254ns (57.754%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDCE                         0.000     0.000 r  debounce/present_state_reg[0]/C
    SLICE_X35Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debounce/present_state_reg[0]/Q
                         net (fo=26, routed)          0.254     0.395    debounce/present_state[0]
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.045     0.440 r  debounce/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     0.440    debounce/p_1_in[18]
    SLICE_X35Y17         FDCE                                         r  debounce/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce/present_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.186ns (42.246%)  route 0.254ns (57.754%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDCE                         0.000     0.000 r  debounce/present_state_reg[0]/C
    SLICE_X35Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debounce/present_state_reg[0]/Q
                         net (fo=26, routed)          0.254     0.395    debounce/present_state[0]
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.045     0.440 r  debounce/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     0.440    debounce/p_1_in[19]
    SLICE_X35Y17         FDCE                                         r  debounce/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce/present_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce/counter_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.183ns (40.921%)  route 0.264ns (59.079%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDCE                         0.000     0.000 r  debounce/present_state_reg[0]/C
    SLICE_X35Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debounce/present_state_reg[0]/Q
                         net (fo=26, routed)          0.264     0.405    debounce/present_state[0]
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.042     0.447 r  debounce/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     0.447    debounce/p_1_in[21]
    SLICE_X35Y17         FDCE                                         r  debounce/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------





