#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun Feb 14 23:27:42 2016
# Process ID: 6336
# Log file: C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/FPGAPrototypeProjects/sram_counter_demo/planAhead_run_1/planAhead.log
# Journal file: C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/FPGAPrototypeProjects/sram_counter_demo/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -138 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/FPGAPrototypeProjects/sram_counter_demo/pa.fromHdl.tcl
# create_project -name sram_counter_demo -dir "C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/FPGAPrototypeProjects/sram_counter_demo/planAhead_run_1" -part xc7a100tcsg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "TOP.ucf" [current_fileset -constrset]
Adding file 'C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/FPGAPrototypeProjects/sram_counter_demo/TOP.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {MUX21.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DFF.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {LFSR.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {RANDOM_GEN.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {PULSE_GEN.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {TOP.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top TOP $srcset
# add_files [list {TOP.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc7a100tcsg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/FPGAPrototypeProjects/sram_counter_demo/MUX21.v" into library work
Analyzing Verilog file "C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/FPGAPrototypeProjects/sram_counter_demo/DFF.v" into library work
Analyzing Verilog file "C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/FPGAPrototypeProjects/sram_counter_demo/LFSR.v" into library work
Analyzing Verilog file "C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/FPGAPrototypeProjects/sram_counter_demo/RANDOM_GEN.v" into library work
Analyzing Verilog file "C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/FPGAPrototypeProjects/sram_counter_demo/PULSE_GEN.v" into library work
Analyzing Verilog file "C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/FPGAPrototypeProjects/sram_counter_demo/TOP.v" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/FPGAPrototypeProjects/sram_counter_demo/TOP.ucf]
Finished Parsing UCF File [C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/FPGAPrototypeProjects/sram_counter_demo/TOP.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 07c84993
open_rtl_design: Time (s): elapsed = 00:00:26 . Memory (MB): peak = 790.605 ; gain = 329.160
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list {CHIP1_DATA[3]} {CHIP1_DATA[2]} {CHIP1_DATA[1]} {CHIP1_DATA[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {CHIP2_DATA[3]} {CHIP2_DATA[2]} {CHIP2_DATA[1]} {CHIP2_DATA[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {SEED[7]} {SEED[6]} {SEED[5]} {SEED[4]} {SEED[3]} {SEED[2]} {SEED[1]} {SEED[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {LED_OUT[15]} {LED_OUT[14]} {LED_OUT[13]} {LED_OUT[12]} {LED_OUT[11]} {LED_OUT[10]} {LED_OUT[9]} {LED_OUT[8]} {LED_OUT[7]} {LED_OUT[6]} {LED_OUT[5]} {LED_OUT[4]} {LED_OUT[3]} {LED_OUT[2]} {LED_OUT[1]} {LED_OUT[0]}]]
set_property iostandard LVCMOS33 [get_ports [list COUNTER_CLK]]
set_property iostandard LVCMOS33 [get_ports [list CLK]]
set_property iostandard LVCMOS33 [get_ports [list COUNTER_RST]]
set_property iostandard LVCMOS33 [get_ports [list INIT]]
set_property iostandard LVCMOS33 [get_ports [list RST]]
set_property iostandard LVCMOS33 [get_ports [list WE_BAR]]
startgroup
set_property package_pin U9 [get_ports {SEED[7]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {SEED[6]}]
endgroup
startgroup
set_property package_pin R7 [get_ports {SEED[5]}]
endgroup
startgroup
set_property package_pin R6 [get_ports {SEED[4]}]
endgroup
startgroup
set_property package_pin R5 [get_ports {SEED[3]}]
endgroup
startgroup
set_property package_pin V7 [get_ports {SEED[2]}]
endgroup
startgroup
set_property package_pin V6 [get_ports {SEED[1]}]
endgroup
startgroup
set_property package_pin V5 [get_ports {SEED[0]}]
endgroup
save_constraints
startgroup
set_property package_pin P2 [get_ports {LED_OUT[15]}]
endgroup
startgroup
set_property package_pin R2 [get_ports {LED_OUT[14]}]
endgroup
startgroup
set_property package_pin U1 [get_ports {LED_OUT[13]}]
endgroup
startgroup
set_property package_pin P5 [get_ports {LED_OUT[12]}]
endgroup
startgroup
set_property package_pin R1 [get_ports {LED_OUT[11]}]
endgroup
startgroup
set_property package_pin V1 [get_ports {LED_OUT[10]}]
endgroup
startgroup
set_property package_pin U3 [get_ports {LED_OUT[9]}]
endgroup
startgroup
set_property package_pin V4 [get_ports {LED_OUT[8]}]
endgroup
startgroup
set_property package_pin U6 [get_ports {LED_OUT[7]}]
endgroup
startgroup
set_property package_pin U7 [get_ports {LED_OUT[6]}]
endgroup
startgroup
set_property package_pin T4 [get_ports {LED_OUT[5]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {LED_OUT[4]}]
endgroup
startgroup
set_property package_pin T6 [get_ports {LED_OUT[3]}]
endgroup
startgroup
set_property package_pin R8 [get_ports {LED_OUT[2]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {LED_OUT[1]}]
endgroup
startgroup
set_property package_pin T8 [get_ports {LED_OUT[0]}]
endgroup
save_constraints
startgroup
set_property package_pin E3 [get_ports CLK]
endgroup
startgroup
set_property package_pin V10 [get_ports INIT]
endgroup
startgroup
set_property package_pin E16 [get_ports RST]
endgroup
set_property package_pin "" [get_ports [list  COUNTER_RST]]
startgroup
set_property package_pin G14 [get_ports WE_BAR]
endgroup
set_property package_pin "" [get_ports [list  COUNTER_RST]]
startgroup
set_property package_pin V15 [get_ports COUNTER_CLK]
endgroup
startgroup
set_property package_pin U11 [get_ports COUNTER_RST]
endgroup
save_constraints
startgroup
set_property package_pin B13 [get_ports {CHIP1_DATA[0]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {CHIP1_DATA[1]}]
endgroup
startgroup
set_property package_pin D17 [get_ports {CHIP1_DATA[2]}]
endgroup
startgroup
set_property package_pin E17 [get_ports {CHIP1_DATA[3]}]
endgroup
save_constraints
startgroup
set_property package_pin K16 [get_ports {CHIP2_DATA[3]}]
endgroup
startgroup
set_property package_pin R16 [get_ports {CHIP2_DATA[2]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {CHIP2_DATA[1]}]
endgroup
startgroup
set_property package_pin E18 [get_ports {CHIP2_DATA[3]}]
endgroup
startgroup
set_property package_pin E18 [get_ports {CHIP2_DATA[3]}]
endgroup
startgroup
set_property package_pin D18 [get_ports {CHIP2_DATA[2]}]
endgroup
startgroup
set_property package_pin C17 [get_ports {CHIP2_DATA[1]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {CHIP2_DATA[0]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/FPGAPrototypeProjects/sram_counter_demo\planAhead_pid6336.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Feb 14 23:36:03 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
