

================================================================
== Vitis HLS Report for 'neural_network'
================================================================
* Date:           Sun Sep 15 02:00:25 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.212 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      144|      144|  1.440 us|  1.440 us|  145|  145|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_154  |neural_network_Pipeline_VITIS_LOOP_58_1  |       16|       16|   0.160 us|   0.160 us|   16|   16|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_70_3_fu_184  |neural_network_Pipeline_VITIS_LOOP_70_3  |       13|       13|   0.130 us|   0.130 us|   13|   13|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_23_1_fu_199  |neural_network_Pipeline_VITIS_LOOP_23_1  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_29_2_fu_207  |neural_network_Pipeline_VITIS_LOOP_29_2  |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_36_3_fu_228  |neural_network_Pipeline_VITIS_LOOP_36_3  |       92|       92|   0.920 us|   0.920 us|   92|   92|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|  15|   3465|   3112|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    123|    -|
|Register         |        -|   -|     79|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|  15|   3544|   3235|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  16|      8|     15|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |CONTROL_s_axi_U                                     |CONTROL_s_axi                            |        0|   0|    36|    40|    0|
    |INPUT_s_axi_U                                       |INPUT_s_axi                              |        0|   0|   118|   168|    0|
    |OUTPUT_s_axi_U                                      |OUTPUT_s_axi                             |        0|   0|   162|   232|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_23_1_fu_199  |neural_network_Pipeline_VITIS_LOOP_23_1  |        0|   0|    20|   117|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_29_2_fu_207  |neural_network_Pipeline_VITIS_LOOP_29_2  |        0|   3|   634|   613|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_36_3_fu_228  |neural_network_Pipeline_VITIS_LOOP_36_3  |        0|   0|  1562|  1416|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_154  |neural_network_Pipeline_VITIS_LOOP_58_1  |        0|   4|   549|   258|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_70_3_fu_184  |neural_network_Pipeline_VITIS_LOOP_70_3  |        0|   8|   384|   268|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                         |        0|  15|  3465|  3112|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  45|         11|    1|         11|
    |output_0_o         |  13|          3|   16|         48|
    |output_0_o_ap_vld  |  13|          3|    1|          3|
    |output_1_o         |  13|          3|   16|         48|
    |output_1_o_ap_vld  |  13|          3|    1|          3|
    |output_2_o         |  13|          3|   16|         48|
    |output_2_o_ap_vld  |  13|          3|    1|          3|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 123|         29|   52|        164|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |  10|   0|   10|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_23_1_fu_199_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_29_2_fu_207_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_36_3_fu_228_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_154_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_70_3_fu_184_ap_start_reg  |   1|   0|    1|          0|
    |input_0_read_reg_369                                             |  16|   0|   16|          0|
    |input_1_read_reg_374                                             |  16|   0|   16|          0|
    |input_2_read_reg_379                                             |  16|   0|   16|          0|
    |input_3_read_reg_384                                             |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            |  79|   0|   79|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_CONTROL_AWVALID  |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_AWREADY  |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_AWADDR   |   in|    4|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WVALID   |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WREADY   |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WDATA    |   in|   32|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WSTRB    |   in|    4|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_ARVALID  |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_ARREADY  |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_ARADDR   |   in|    4|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RVALID   |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RREADY   |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RDATA    |  out|   32|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RRESP    |  out|    2|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_BVALID   |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_BREADY   |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_BRESP    |  out|    2|       s_axi|         CONTROL|   return void|
|s_axi_INPUT_AWVALID    |   in|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_AWREADY    |  out|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_AWADDR     |   in|    6|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_WVALID     |   in|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_WREADY     |  out|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_WDATA      |   in|   32|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_WSTRB      |   in|    4|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_ARVALID    |   in|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_ARREADY    |  out|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_ARADDR     |   in|    6|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_RVALID     |  out|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_RREADY     |   in|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_RDATA      |  out|   32|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_RRESP      |  out|    2|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_BVALID     |  out|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_BREADY     |   in|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_BRESP      |  out|    2|       s_axi|           INPUT|       pointer|
|s_axi_OUTPUT_AWVALID   |   in|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_AWREADY   |  out|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_AWADDR    |   in|    6|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_WVALID    |   in|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_WREADY    |  out|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_WDATA     |   in|   32|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_WSTRB     |   in|    4|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_ARVALID   |   in|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_ARREADY   |  out|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_ARADDR    |   in|    6|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_RVALID    |  out|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_RREADY    |   in|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_RDATA     |  out|   32|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_RRESP     |  out|    2|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_BVALID    |  out|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_BREADY    |   in|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_BRESP     |  out|    2|       s_axi|          OUTPUT|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  neural_network|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  neural_network|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  neural_network|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sum_4_loc = alloca i64 1"   --->   Operation 11 'alloca' 'sum_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%max_val_loc = alloca i64 1"   --->   Operation 12 'alloca' 'max_val_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer2_output_loc = alloca i64 1"   --->   Operation 13 'alloca' 'layer2_output_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_output_1_loc = alloca i64 1"   --->   Operation 14 'alloca' 'layer2_output_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_output_2_loc = alloca i64 1"   --->   Operation 15 'alloca' 'layer2_output_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer1_output_loc = alloca i64 1"   --->   Operation 16 'alloca' 'layer1_output_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer1_output_1_loc = alloca i64 1"   --->   Operation 17 'alloca' 'layer1_output_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%layer1_output_2_loc = alloca i64 1"   --->   Operation 18 'alloca' 'layer1_output_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%layer1_output_3_loc = alloca i64 1"   --->   Operation 19 'alloca' 'layer1_output_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%layer1_output_4_loc = alloca i64 1"   --->   Operation 20 'alloca' 'layer1_output_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%layer1_output_5_loc = alloca i64 1"   --->   Operation 21 'alloca' 'layer1_output_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%layer1_output_6_loc = alloca i64 1"   --->   Operation 22 'alloca' 'layer1_output_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%layer1_output_7_loc = alloca i64 1"   --->   Operation 23 'alloca' 'layer1_output_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%input_0_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_0"   --->   Operation 24 'read' 'input_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%input_1_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_1"   --->   Operation 25 'read' 'input_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%input_2_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_2"   --->   Operation 26 'read' 'input_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%input_3_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_3"   --->   Operation 27 'read' 'input_3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_58_1, i16 %input_0_read, i16 %input_1_read, i16 %input_2_read, i16 %input_3_read, i16 %layer1_output_7_loc, i16 %layer1_output_6_loc, i16 %layer1_output_5_loc, i16 %layer1_output_4_loc, i16 %layer1_output_3_loc, i16 %layer1_output_2_loc, i16 %layer1_output_1_loc, i16 %layer1_output_loc, i9 %layer1_weights_0, i9 %layer1_weights_1, i9 %layer1_weights_2, i9 %layer1_weights_3, i7 %layer1_bias"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_58_1, i16 %input_0_read, i16 %input_1_read, i16 %input_2_read, i16 %input_3_read, i16 %layer1_output_7_loc, i16 %layer1_output_6_loc, i16 %layer1_output_5_loc, i16 %layer1_output_4_loc, i16 %layer1_output_3_loc, i16 %layer1_output_2_loc, i16 %layer1_output_1_loc, i16 %layer1_output_loc, i9 %layer1_weights_0, i9 %layer1_weights_1, i9 %layer1_weights_2, i9 %layer1_weights_3, i7 %layer1_bias"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%layer1_output_7_loc_load = load i16 %layer1_output_7_loc"   --->   Operation 30 'load' 'layer1_output_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%layer1_output_6_loc_load = load i16 %layer1_output_6_loc"   --->   Operation 31 'load' 'layer1_output_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%layer1_output_5_loc_load = load i16 %layer1_output_5_loc"   --->   Operation 32 'load' 'layer1_output_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%layer1_output_4_loc_load = load i16 %layer1_output_4_loc"   --->   Operation 33 'load' 'layer1_output_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%layer1_output_3_loc_load = load i16 %layer1_output_3_loc"   --->   Operation 34 'load' 'layer1_output_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%layer1_output_2_loc_load = load i16 %layer1_output_2_loc"   --->   Operation 35 'load' 'layer1_output_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%layer1_output_1_loc_load = load i16 %layer1_output_1_loc"   --->   Operation 36 'load' 'layer1_output_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%layer1_output_loc_load = load i16 %layer1_output_loc"   --->   Operation 37 'load' 'layer1_output_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.45ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_70_3, i16 %layer1_output_loc_load, i16 %layer1_output_1_loc_load, i16 %layer1_output_2_loc_load, i16 %layer1_output_3_loc_load, i16 %layer1_output_4_loc_load, i16 %layer1_output_5_loc_load, i16 %layer1_output_6_loc_load, i16 %layer1_output_7_loc_load, i16 %layer2_output_2_loc, i16 %layer2_output_1_loc, i16 %layer2_output_loc"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_70_3, i16 %layer1_output_loc_load, i16 %layer1_output_1_loc_load, i16 %layer1_output_2_loc_load, i16 %layer1_output_3_loc_load, i16 %layer1_output_4_loc_load, i16 %layer1_output_5_loc_load, i16 %layer1_output_6_loc_load, i16 %layer1_output_7_loc_load, i16 %layer2_output_2_loc, i16 %layer2_output_1_loc, i16 %layer2_output_loc"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.69>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%layer2_output_2_loc_load = load i16 %layer2_output_2_loc"   --->   Operation 40 'load' 'layer2_output_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%layer2_output_1_loc_load = load i16 %layer2_output_1_loc"   --->   Operation 41 'load' 'layer2_output_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%layer2_output_loc_load = load i16 %layer2_output_loc"   --->   Operation 42 'load' 'layer2_output_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [2/2] (6.69ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_23_1, i16 %layer2_output_loc_load, i16 %layer2_output_1_loc_load, i16 %layer2_output_2_loc_load, i16 %max_val_loc"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 6.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.19>
ST_6 : Operation 44 [1/2] (3.19ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_23_1, i16 %layer2_output_loc_load, i16 %layer2_output_1_loc_load, i16 %layer2_output_2_loc_load, i16 %max_val_loc"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 3.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 6.89>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%max_val_loc_load = load i16 %max_val_loc"   --->   Operation 45 'load' 'max_val_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [2/2] (6.89ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_29_2, i16 %output_0, i16 %output_2, i16 %output_1, i16 %layer2_output_loc_load, i16 %layer2_output_1_loc_load, i16 %layer2_output_2_loc_load, i16 %max_val_loc_load, i16 %sum_4_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 6.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.45>
ST_8 : Operation 47 [1/2] (6.45ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_29_2, i16 %output_0, i16 %output_2, i16 %output_1, i16 %layer2_output_loc_load, i16 %layer2_output_1_loc_load, i16 %layer2_output_2_loc_load, i16 %max_val_loc_load, i16 %sum_4_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.57>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%sum_4_loc_load = load i16 %sum_4_loc"   --->   Operation 48 'load' 'sum_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [2/2] (5.57ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_36_3, i16 %output_0, i16 %output_2, i16 %output_1, i16 %sum_4_loc_load"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 6.39>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%spectopmodule_ln42 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [nn.cpp:42]   --->   Operation 50 'spectopmodule' 'spectopmodule_ln42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_0"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_5, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_15, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_1"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_5, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_2"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_5, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_14, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_3"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_5, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_3, void @empty, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_0"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_5, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_8, void @empty_15, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_1"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_5, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_8, void @empty_14, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_2"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_5, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_8, void @empty_13, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_12, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/2] (6.39ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_36_3, i16 %output_0, i16 %output_2, i16 %output_1, i16 %sum_4_loc_load"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 6.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln83 = ret" [nn.cpp:83]   --->   Operation 74 'ret' 'ret_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ layer1_weights_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_4_loc                (alloca       ) [ 00111111110]
max_val_loc              (alloca       ) [ 00111111000]
layer2_output_loc        (alloca       ) [ 00111100000]
layer2_output_1_loc      (alloca       ) [ 00111100000]
layer2_output_2_loc      (alloca       ) [ 00111100000]
layer1_output_loc        (alloca       ) [ 01110000000]
layer1_output_1_loc      (alloca       ) [ 01110000000]
layer1_output_2_loc      (alloca       ) [ 01110000000]
layer1_output_3_loc      (alloca       ) [ 01110000000]
layer1_output_4_loc      (alloca       ) [ 01110000000]
layer1_output_5_loc      (alloca       ) [ 01110000000]
layer1_output_6_loc      (alloca       ) [ 01110000000]
layer1_output_7_loc      (alloca       ) [ 01110000000]
input_0_read             (read         ) [ 00100000000]
input_1_read             (read         ) [ 00100000000]
input_2_read             (read         ) [ 00100000000]
input_3_read             (read         ) [ 00100000000]
call_ln0                 (call         ) [ 00000000000]
layer1_output_7_loc_load (load         ) [ 00001000000]
layer1_output_6_loc_load (load         ) [ 00001000000]
layer1_output_5_loc_load (load         ) [ 00001000000]
layer1_output_4_loc_load (load         ) [ 00001000000]
layer1_output_3_loc_load (load         ) [ 00001000000]
layer1_output_2_loc_load (load         ) [ 00001000000]
layer1_output_1_loc_load (load         ) [ 00001000000]
layer1_output_loc_load   (load         ) [ 00001000000]
call_ln0                 (call         ) [ 00000000000]
layer2_output_2_loc_load (load         ) [ 00000011100]
layer2_output_1_loc_load (load         ) [ 00000011100]
layer2_output_loc_load   (load         ) [ 00000011100]
call_ln0                 (call         ) [ 00000000000]
max_val_loc_load         (load         ) [ 00000000100]
call_ln0                 (call         ) [ 00000000000]
sum_4_loc_load           (load         ) [ 00000000001]
spectopmodule_ln42       (spectopmodule) [ 00000000000]
specbitsmap_ln0          (specbitsmap  ) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
specbitsmap_ln0          (specbitsmap  ) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
specbitsmap_ln0          (specbitsmap  ) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
specbitsmap_ln0          (specbitsmap  ) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
specbitsmap_ln0          (specbitsmap  ) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
specbitsmap_ln0          (specbitsmap  ) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
specbitsmap_ln0          (specbitsmap  ) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
specinterface_ln0        (specinterface) [ 00000000000]
call_ln0                 (call         ) [ 00000000000]
ret_ln83                 (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer1_weights_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer1_weights_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer1_weights_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer1_weights_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer1_bias">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="f_x_lsb_table">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="exp_x_msb_2_m_1_table">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="exp_x_msb_1_table">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_58_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_70_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_23_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_29_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_36_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="sum_4_loc_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_4_loc/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="max_val_loc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val_loc/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="layer2_output_loc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_loc/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="layer2_output_1_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_1_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="layer2_output_2_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_2_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="layer1_output_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="layer1_output_1_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_1_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="layer1_output_2_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_2_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="layer1_output_3_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_3_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="layer1_output_4_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_4_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="layer1_output_5_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_5_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="layer1_output_6_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_6_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="layer1_output_7_loc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_7_loc/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="input_0_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_0_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="input_1_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_1_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="input_2_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_2_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="input_3_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_3_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="0" index="2" bw="16" slack="0"/>
<pin id="158" dir="0" index="3" bw="16" slack="0"/>
<pin id="159" dir="0" index="4" bw="16" slack="0"/>
<pin id="160" dir="0" index="5" bw="16" slack="0"/>
<pin id="161" dir="0" index="6" bw="16" slack="0"/>
<pin id="162" dir="0" index="7" bw="16" slack="0"/>
<pin id="163" dir="0" index="8" bw="16" slack="0"/>
<pin id="164" dir="0" index="9" bw="16" slack="0"/>
<pin id="165" dir="0" index="10" bw="16" slack="0"/>
<pin id="166" dir="0" index="11" bw="16" slack="0"/>
<pin id="167" dir="0" index="12" bw="16" slack="0"/>
<pin id="168" dir="0" index="13" bw="9" slack="0"/>
<pin id="169" dir="0" index="14" bw="9" slack="0"/>
<pin id="170" dir="0" index="15" bw="9" slack="0"/>
<pin id="171" dir="0" index="16" bw="9" slack="0"/>
<pin id="172" dir="0" index="17" bw="7" slack="0"/>
<pin id="173" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_70_3_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="0" index="2" bw="16" slack="0"/>
<pin id="188" dir="0" index="3" bw="16" slack="0"/>
<pin id="189" dir="0" index="4" bw="16" slack="0"/>
<pin id="190" dir="0" index="5" bw="16" slack="0"/>
<pin id="191" dir="0" index="6" bw="16" slack="0"/>
<pin id="192" dir="0" index="7" bw="16" slack="0"/>
<pin id="193" dir="0" index="8" bw="16" slack="0"/>
<pin id="194" dir="0" index="9" bw="16" slack="2"/>
<pin id="195" dir="0" index="10" bw="16" slack="2"/>
<pin id="196" dir="0" index="11" bw="16" slack="2"/>
<pin id="197" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_23_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="0"/>
<pin id="202" dir="0" index="2" bw="16" slack="0"/>
<pin id="203" dir="0" index="3" bw="16" slack="0"/>
<pin id="204" dir="0" index="4" bw="16" slack="4"/>
<pin id="205" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_29_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="0" index="2" bw="16" slack="0"/>
<pin id="211" dir="0" index="3" bw="16" slack="0"/>
<pin id="212" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="213" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="214" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="215" dir="0" index="7" bw="16" slack="0"/>
<pin id="216" dir="0" index="8" bw="16" slack="6"/>
<pin id="217" dir="0" index="9" bw="11" slack="0"/>
<pin id="218" dir="0" index="10" bw="25" slack="0"/>
<pin id="219" dir="0" index="11" bw="25" slack="0"/>
<pin id="220" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_36_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="0" index="2" bw="16" slack="0"/>
<pin id="232" dir="0" index="3" bw="16" slack="0"/>
<pin id="233" dir="0" index="4" bw="16" slack="0"/>
<pin id="234" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="239" class="1004" name="layer1_output_7_loc_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="2"/>
<pin id="241" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_7_loc_load/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="layer1_output_6_loc_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="2"/>
<pin id="245" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_6_loc_load/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="layer1_output_5_loc_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="2"/>
<pin id="249" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_5_loc_load/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="layer1_output_4_loc_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="2"/>
<pin id="253" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_4_loc_load/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="layer1_output_3_loc_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="2"/>
<pin id="257" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_3_loc_load/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="layer1_output_2_loc_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="2"/>
<pin id="261" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_2_loc_load/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="layer1_output_1_loc_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="2"/>
<pin id="265" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_1_loc_load/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="layer1_output_loc_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="2"/>
<pin id="269" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_loc_load/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="layer2_output_2_loc_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="4"/>
<pin id="273" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_2_loc_load/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="layer2_output_1_loc_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="4"/>
<pin id="277" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_1_loc_load/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="layer2_output_loc_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="4"/>
<pin id="281" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_loc_load/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="max_val_loc_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="6"/>
<pin id="285" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_loc_load/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sum_4_loc_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="8"/>
<pin id="289" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_4_loc_load/9 "/>
</bind>
</comp>

<comp id="291" class="1005" name="sum_4_loc_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="6"/>
<pin id="293" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="sum_4_loc "/>
</bind>
</comp>

<comp id="297" class="1005" name="max_val_loc_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="4"/>
<pin id="299" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="max_val_loc "/>
</bind>
</comp>

<comp id="303" class="1005" name="layer2_output_loc_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="2"/>
<pin id="305" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="layer2_output_loc "/>
</bind>
</comp>

<comp id="309" class="1005" name="layer2_output_1_loc_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="2"/>
<pin id="311" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="layer2_output_1_loc "/>
</bind>
</comp>

<comp id="315" class="1005" name="layer2_output_2_loc_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="2"/>
<pin id="317" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="layer2_output_2_loc "/>
</bind>
</comp>

<comp id="321" class="1005" name="layer1_output_loc_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="0"/>
<pin id="323" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_loc "/>
</bind>
</comp>

<comp id="327" class="1005" name="layer1_output_1_loc_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_1_loc "/>
</bind>
</comp>

<comp id="333" class="1005" name="layer1_output_2_loc_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_2_loc "/>
</bind>
</comp>

<comp id="339" class="1005" name="layer1_output_3_loc_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_3_loc "/>
</bind>
</comp>

<comp id="345" class="1005" name="layer1_output_4_loc_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_4_loc "/>
</bind>
</comp>

<comp id="351" class="1005" name="layer1_output_5_loc_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_5_loc "/>
</bind>
</comp>

<comp id="357" class="1005" name="layer1_output_6_loc_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_6_loc "/>
</bind>
</comp>

<comp id="363" class="1005" name="layer1_output_7_loc_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="0"/>
<pin id="365" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer1_output_7_loc "/>
</bind>
</comp>

<comp id="369" class="1005" name="input_0_read_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="1"/>
<pin id="371" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_0_read "/>
</bind>
</comp>

<comp id="374" class="1005" name="input_1_read_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="1"/>
<pin id="376" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_1_read "/>
</bind>
</comp>

<comp id="379" class="1005" name="input_2_read_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="1"/>
<pin id="381" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_2_read "/>
</bind>
</comp>

<comp id="384" class="1005" name="input_3_read_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="1"/>
<pin id="386" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_3_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="175"><net_src comp="130" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="176"><net_src comp="136" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="177"><net_src comp="142" pin="2"/><net_sink comp="154" pin=3"/></net>

<net id="178"><net_src comp="148" pin="2"/><net_sink comp="154" pin=4"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="154" pin=13"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="154" pin=14"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="154" pin=15"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="154" pin=16"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="154" pin=17"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="222"><net_src comp="8" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="224"><net_src comp="10" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="207" pin=9"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="207" pin=10"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="207" pin=11"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="8" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="242"><net_src comp="239" pin="1"/><net_sink comp="184" pin=8"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="184" pin=7"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="184" pin=6"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="184" pin=5"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="184" pin=4"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="184" pin=3"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="270"><net_src comp="267" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="199" pin=3"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="286"><net_src comp="283" pin="1"/><net_sink comp="207" pin=7"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="228" pin=4"/></net>

<net id="294"><net_src comp="78" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="207" pin=8"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="300"><net_src comp="82" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="199" pin=4"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="306"><net_src comp="86" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="184" pin=11"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="312"><net_src comp="90" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="184" pin=10"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="318"><net_src comp="94" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="184" pin=9"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="324"><net_src comp="98" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="154" pin=12"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="330"><net_src comp="102" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="154" pin=11"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="336"><net_src comp="106" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="154" pin=10"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="342"><net_src comp="110" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="154" pin=9"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="348"><net_src comp="114" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="154" pin=8"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="354"><net_src comp="118" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="154" pin=7"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="360"><net_src comp="122" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="154" pin=6"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="366"><net_src comp="126" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="154" pin=5"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="372"><net_src comp="130" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="377"><net_src comp="136" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="382"><net_src comp="142" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="154" pin=3"/></net>

<net id="387"><net_src comp="148" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="154" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {7 8 9 10 }
	Port: output_1 | {7 8 9 10 }
	Port: output_2 | {7 8 9 10 }
 - Input state : 
	Port: neural_network : input_0 | {1 }
	Port: neural_network : input_1 | {1 }
	Port: neural_network : input_2 | {1 }
	Port: neural_network : input_3 | {1 }
	Port: neural_network : output_0 | {9 10 }
	Port: neural_network : output_1 | {9 10 }
	Port: neural_network : output_2 | {9 10 }
	Port: neural_network : layer1_weights_0 | {1 2 }
	Port: neural_network : layer1_weights_1 | {1 2 }
	Port: neural_network : layer1_weights_2 | {1 2 }
	Port: neural_network : layer1_weights_3 | {1 2 }
	Port: neural_network : layer1_bias | {1 2 }
	Port: neural_network : f_x_lsb_table | {7 8 }
	Port: neural_network : exp_x_msb_2_m_1_table | {7 8 }
	Port: neural_network : exp_x_msb_1_table | {7 8 }
  - Chain level:
	State 1
	State 2
	State 3
		call_ln0 : 1
	State 4
	State 5
		call_ln0 : 1
	State 6
	State 7
		call_ln0 : 1
	State 8
	State 9
		call_ln0 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          | grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_154 |    4    | 12.9773 |   457   |   199   |
|          | grp_neural_network_Pipeline_VITIS_LOOP_70_3_fu_184 |    8    |  13.107 |   597   |   266   |
|   call   | grp_neural_network_Pipeline_VITIS_LOOP_23_1_fu_199 |    0    |    0    |    18   |    72   |
|          | grp_neural_network_Pipeline_VITIS_LOOP_29_2_fu_207 |    3    |   4.83  |   190   |   419   |
|          | grp_neural_network_Pipeline_VITIS_LOOP_36_3_fu_228 |    0    |   8.05  |   1581  |   1250  |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |              input_0_read_read_fu_130              |    0    |    0    |    0    |    0    |
|   read   |              input_1_read_read_fu_136              |    0    |    0    |    0    |    0    |
|          |              input_2_read_read_fu_142              |    0    |    0    |    0    |    0    |
|          |              input_3_read_read_fu_148              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                    |    15   | 38.9643 |   2843  |   2206  |
|----------|----------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|  exp_x_msb_1_table  |    0   |   25   |   13   |
|exp_x_msb_2_m_1_table|    0   |   25   |   13   |
|    f_x_lsb_table    |    0   |   11   |    6   |
|     layer1_bias     |    0   |    7   |    1   |
|   layer1_weights_0  |    0   |    9   |    2   |
|   layer1_weights_1  |    0   |    9   |    2   |
|   layer1_weights_2  |    0   |    9   |    2   |
|   layer1_weights_3  |    0   |    9   |    2   |
+---------------------+--------+--------+--------+
|        Total        |    0   |   104  |   41   |
+---------------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    input_0_read_reg_369   |   16   |
|    input_1_read_reg_374   |   16   |
|    input_2_read_reg_379   |   16   |
|    input_3_read_reg_384   |   16   |
|layer1_output_1_loc_reg_327|   16   |
|layer1_output_2_loc_reg_333|   16   |
|layer1_output_3_loc_reg_339|   16   |
|layer1_output_4_loc_reg_345|   16   |
|layer1_output_5_loc_reg_351|   16   |
|layer1_output_6_loc_reg_357|   16   |
|layer1_output_7_loc_reg_363|   16   |
| layer1_output_loc_reg_321 |   16   |
|layer2_output_1_loc_reg_309|   16   |
|layer2_output_2_loc_reg_315|   16   |
| layer2_output_loc_reg_303 |   16   |
|    max_val_loc_reg_297    |   16   |
|     sum_4_loc_reg_291     |   16   |
+---------------------------+--------+
|           Total           |   272  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_154 |  p1  |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_154 |  p2  |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_154 |  p3  |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_154 |  p4  |   2  |  16  |   32   ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                       |      |      |      |   128  ||   6.44  ||    36   |
|----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   15   |   38   |  2843  |  2206  |
|   Memory  |    0   |    -   |    -   |   104  |   41   |
|Multiplexer|    -   |    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |    -   |   272  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   15   |   45   |  3219  |  2283  |
+-----------+--------+--------+--------+--------+--------+
