Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec  2 12:57:35 2023
| Host         : Emily-2021LY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGAController_timing_summary_routed.rpt -pb VGAController_timing_summary_routed.pb -rpx VGAController_timing_summary_routed.rpx -warn_on_violation
| Design       : VGAController
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (400)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (88)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (400)
--------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: Display/hPos_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/hPos_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/hPos_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/hPos_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/hPos_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/hPos_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/hPos_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/hPos_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/hPos_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/hPos_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/vPos_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/vPos_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/vPos_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/vPos_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/vPos_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/vPos_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/vPos_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/vPos_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/vPos_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Display/vPos_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (88)
-------------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.081        0.000                      0                  109        0.153        0.000                      0                  109        3.750        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.081        0.000                      0                  109        0.153        0.000                      0                  109        3.750        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 LevelData/MemoryArray_reg_6_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LevelColorPalette/dataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 3.669ns (47.074%)  route 4.125ns (52.926%))
  Logic Levels:           4  (LUT5=1 LUT6=1 RAMB36E1=1 RAMS32=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.750     5.352    LevelData/clk_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  LevelData/MemoryArray_reg_6_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.224 r  LevelData/MemoryArray_reg_6_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.289    LevelData/MemoryArray_reg_6_0_n_0
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.714 r  LevelData/MemoryArray_reg_7_0/DOADO[0]
                         net (fo=1, routed)           1.855    10.569    LevelData/MemoryArray_reg_7_0_n_35
    SLICE_X74Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  LevelData/MemoryArray_reg_0_7_0_0_i_4/O
                         net (fo=1, routed)           0.567    11.260    LevelData/MemoryArray_reg_0_7_0_0_i_4_n_0
    SLICE_X74Y114        LUT5 (Prop_lut5_I4_O)        0.124    11.384 r  LevelData/MemoryArray_reg_0_7_0_0_i_1/O
                         net (fo=12, routed)          1.638    13.022    LevelColorPalette/MemoryArray_reg_0_7_0_0/A0
    SLICE_X84Y121        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124    13.146 r  LevelColorPalette/MemoryArray_reg_0_7_0_0/SP/O
                         net (fo=1, routed)           0.000    13.146    LevelColorPalette/dataOut0[0]
    SLICE_X84Y121        FDRE                                         r  LevelColorPalette/dataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.582    15.004    LevelColorPalette/clk_IBUF_BUFG
    SLICE_X84Y121        FDRE                                         r  LevelColorPalette/dataOut_reg[0]/C
                         clock pessimism              0.180    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X84Y121        FDRE (Setup_fdre_C_D)        0.079    15.228    LevelColorPalette/dataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 LevelData/MemoryArray_reg_6_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LevelColorPalette/dataOut_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 3.660ns (47.015%)  route 4.125ns (52.985%))
  Logic Levels:           4  (LUT5=1 LUT6=1 RAMB36E1=1 RAMS32=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.750     5.352    LevelData/clk_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  LevelData/MemoryArray_reg_6_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.224 r  LevelData/MemoryArray_reg_6_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.289    LevelData/MemoryArray_reg_6_0_n_0
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.714 r  LevelData/MemoryArray_reg_7_0/DOADO[0]
                         net (fo=1, routed)           1.855    10.569    LevelData/MemoryArray_reg_7_0_n_35
    SLICE_X74Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  LevelData/MemoryArray_reg_0_7_0_0_i_4/O
                         net (fo=1, routed)           0.567    11.260    LevelData/MemoryArray_reg_0_7_0_0_i_4_n_0
    SLICE_X74Y114        LUT5 (Prop_lut5_I4_O)        0.124    11.384 r  LevelData/MemoryArray_reg_0_7_0_0_i_1/O
                         net (fo=12, routed)          1.638    13.022    LevelColorPalette/MemoryArray_reg_0_7_10_10/A0
    SLICE_X84Y121        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.115    13.138 r  LevelColorPalette/MemoryArray_reg_0_7_10_10/SP/O
                         net (fo=1, routed)           0.000    13.138    LevelColorPalette/dataOut0[10]
    SLICE_X84Y121        FDRE                                         r  LevelColorPalette/dataOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.582    15.004    LevelColorPalette/clk_IBUF_BUFG
    SLICE_X84Y121        FDRE                                         r  LevelColorPalette/dataOut_reg[10]/C
                         clock pessimism              0.180    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X84Y121        FDRE (Setup_fdre_C_D)        0.077    15.226    LevelColorPalette/dataOut_reg[10]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                         -13.138    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 LevelData/MemoryArray_reg_6_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LevelColorPalette/dataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 3.650ns (46.944%)  route 4.125ns (53.056%))
  Logic Levels:           4  (LUT5=1 LUT6=1 RAMB36E1=1 RAMS32=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.750     5.352    LevelData/clk_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  LevelData/MemoryArray_reg_6_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.224 r  LevelData/MemoryArray_reg_6_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.289    LevelData/MemoryArray_reg_6_0_n_0
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.714 r  LevelData/MemoryArray_reg_7_0/DOADO[0]
                         net (fo=1, routed)           1.855    10.569    LevelData/MemoryArray_reg_7_0_n_35
    SLICE_X74Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  LevelData/MemoryArray_reg_0_7_0_0_i_4/O
                         net (fo=1, routed)           0.567    11.260    LevelData/MemoryArray_reg_0_7_0_0_i_4_n_0
    SLICE_X74Y114        LUT5 (Prop_lut5_I4_O)        0.124    11.384 r  LevelData/MemoryArray_reg_0_7_0_0_i_1/O
                         net (fo=12, routed)          1.638    13.022    LevelColorPalette/MemoryArray_reg_0_7_1_1/A0
    SLICE_X84Y121        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    13.127 r  LevelColorPalette/MemoryArray_reg_0_7_1_1/SP/O
                         net (fo=1, routed)           0.000    13.127    LevelColorPalette/dataOut0[1]
    SLICE_X84Y121        FDRE                                         r  LevelColorPalette/dataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.582    15.004    LevelColorPalette/clk_IBUF_BUFG
    SLICE_X84Y121        FDRE                                         r  LevelColorPalette/dataOut_reg[1]/C
                         clock pessimism              0.180    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X84Y121        FDRE (Setup_fdre_C_D)        0.079    15.228    LevelColorPalette/dataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                         -13.127    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 LevelData/MemoryArray_reg_6_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LevelColorPalette/dataOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 3.650ns (46.947%)  route 4.125ns (53.053%))
  Logic Levels:           4  (LUT5=1 LUT6=1 RAMB36E1=1 RAMS32=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.750     5.352    LevelData/clk_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  LevelData/MemoryArray_reg_6_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.224 r  LevelData/MemoryArray_reg_6_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.289    LevelData/MemoryArray_reg_6_0_n_0
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.714 r  LevelData/MemoryArray_reg_7_0/DOADO[0]
                         net (fo=1, routed)           1.855    10.569    LevelData/MemoryArray_reg_7_0_n_35
    SLICE_X74Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  LevelData/MemoryArray_reg_0_7_0_0_i_4/O
                         net (fo=1, routed)           0.567    11.260    LevelData/MemoryArray_reg_0_7_0_0_i_4_n_0
    SLICE_X74Y114        LUT5 (Prop_lut5_I4_O)        0.124    11.384 r  LevelData/MemoryArray_reg_0_7_0_0_i_1/O
                         net (fo=12, routed)          1.638    13.022    LevelColorPalette/MemoryArray_reg_0_7_11_11/A0
    SLICE_X84Y121        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    13.128 r  LevelColorPalette/MemoryArray_reg_0_7_11_11/SP/O
                         net (fo=1, routed)           0.000    13.128    LevelColorPalette/dataOut0[11]
    SLICE_X84Y121        FDRE                                         r  LevelColorPalette/dataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.582    15.004    LevelColorPalette/clk_IBUF_BUFG
    SLICE_X84Y121        FDRE                                         r  LevelColorPalette/dataOut_reg[11]/C
                         clock pessimism              0.180    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X84Y121        FDRE (Setup_fdre_C_D)        0.081    15.230    LevelColorPalette/dataOut_reg[11]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -13.128    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 LevelData/MemoryArray_reg_6_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LevelColorPalette/MemoryArray_reg_0_7_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.670ns  (logic 3.545ns (46.218%)  route 4.125ns (53.782%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.750     5.352    LevelData/clk_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  LevelData/MemoryArray_reg_6_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.224 r  LevelData/MemoryArray_reg_6_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.289    LevelData/MemoryArray_reg_6_0_n_0
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.714 r  LevelData/MemoryArray_reg_7_0/DOADO[0]
                         net (fo=1, routed)           1.855    10.569    LevelData/MemoryArray_reg_7_0_n_35
    SLICE_X74Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  LevelData/MemoryArray_reg_0_7_0_0_i_4/O
                         net (fo=1, routed)           0.567    11.260    LevelData/MemoryArray_reg_0_7_0_0_i_4_n_0
    SLICE_X74Y114        LUT5 (Prop_lut5_I4_O)        0.124    11.384 r  LevelData/MemoryArray_reg_0_7_0_0_i_1/O
                         net (fo=12, routed)          1.638    13.022    LevelColorPalette/MemoryArray_reg_0_7_0_0/A0
    SLICE_X84Y121        RAMS32                                       r  LevelColorPalette/MemoryArray_reg_0_7_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.582    15.004    LevelColorPalette/MemoryArray_reg_0_7_0_0/WCLK
    SLICE_X84Y121        RAMS32                                       r  LevelColorPalette/MemoryArray_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.180    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X84Y121        RAMS32 (Setup_rams32_CLK_ADR0)
                                                      0.060    15.209    LevelColorPalette/MemoryArray_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -13.022    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 LevelData/MemoryArray_reg_6_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LevelColorPalette/MemoryArray_reg_0_7_10_10/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.670ns  (logic 3.545ns (46.218%)  route 4.125ns (53.782%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.750     5.352    LevelData/clk_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  LevelData/MemoryArray_reg_6_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.224 r  LevelData/MemoryArray_reg_6_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.289    LevelData/MemoryArray_reg_6_0_n_0
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.714 r  LevelData/MemoryArray_reg_7_0/DOADO[0]
                         net (fo=1, routed)           1.855    10.569    LevelData/MemoryArray_reg_7_0_n_35
    SLICE_X74Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  LevelData/MemoryArray_reg_0_7_0_0_i_4/O
                         net (fo=1, routed)           0.567    11.260    LevelData/MemoryArray_reg_0_7_0_0_i_4_n_0
    SLICE_X74Y114        LUT5 (Prop_lut5_I4_O)        0.124    11.384 r  LevelData/MemoryArray_reg_0_7_0_0_i_1/O
                         net (fo=12, routed)          1.638    13.022    LevelColorPalette/MemoryArray_reg_0_7_10_10/A0
    SLICE_X84Y121        RAMS32                                       r  LevelColorPalette/MemoryArray_reg_0_7_10_10/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.582    15.004    LevelColorPalette/MemoryArray_reg_0_7_10_10/WCLK
    SLICE_X84Y121        RAMS32                                       r  LevelColorPalette/MemoryArray_reg_0_7_10_10/SP/CLK
                         clock pessimism              0.180    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X84Y121        RAMS32 (Setup_rams32_CLK_ADR0)
                                                      0.060    15.209    LevelColorPalette/MemoryArray_reg_0_7_10_10/SP
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -13.022    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 LevelData/MemoryArray_reg_6_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LevelColorPalette/MemoryArray_reg_0_7_11_11/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.670ns  (logic 3.545ns (46.218%)  route 4.125ns (53.782%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.750     5.352    LevelData/clk_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  LevelData/MemoryArray_reg_6_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.224 r  LevelData/MemoryArray_reg_6_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.289    LevelData/MemoryArray_reg_6_0_n_0
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.714 r  LevelData/MemoryArray_reg_7_0/DOADO[0]
                         net (fo=1, routed)           1.855    10.569    LevelData/MemoryArray_reg_7_0_n_35
    SLICE_X74Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  LevelData/MemoryArray_reg_0_7_0_0_i_4/O
                         net (fo=1, routed)           0.567    11.260    LevelData/MemoryArray_reg_0_7_0_0_i_4_n_0
    SLICE_X74Y114        LUT5 (Prop_lut5_I4_O)        0.124    11.384 r  LevelData/MemoryArray_reg_0_7_0_0_i_1/O
                         net (fo=12, routed)          1.638    13.022    LevelColorPalette/MemoryArray_reg_0_7_11_11/A0
    SLICE_X84Y121        RAMS32                                       r  LevelColorPalette/MemoryArray_reg_0_7_11_11/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.582    15.004    LevelColorPalette/MemoryArray_reg_0_7_11_11/WCLK
    SLICE_X84Y121        RAMS32                                       r  LevelColorPalette/MemoryArray_reg_0_7_11_11/SP/CLK
                         clock pessimism              0.180    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X84Y121        RAMS32 (Setup_rams32_CLK_ADR0)
                                                      0.060    15.209    LevelColorPalette/MemoryArray_reg_0_7_11_11/SP
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -13.022    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 LevelData/MemoryArray_reg_6_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LevelColorPalette/MemoryArray_reg_0_7_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.670ns  (logic 3.545ns (46.218%)  route 4.125ns (53.782%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.750     5.352    LevelData/clk_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  LevelData/MemoryArray_reg_6_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.224 r  LevelData/MemoryArray_reg_6_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.289    LevelData/MemoryArray_reg_6_0_n_0
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.714 r  LevelData/MemoryArray_reg_7_0/DOADO[0]
                         net (fo=1, routed)           1.855    10.569    LevelData/MemoryArray_reg_7_0_n_35
    SLICE_X74Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  LevelData/MemoryArray_reg_0_7_0_0_i_4/O
                         net (fo=1, routed)           0.567    11.260    LevelData/MemoryArray_reg_0_7_0_0_i_4_n_0
    SLICE_X74Y114        LUT5 (Prop_lut5_I4_O)        0.124    11.384 r  LevelData/MemoryArray_reg_0_7_0_0_i_1/O
                         net (fo=12, routed)          1.638    13.022    LevelColorPalette/MemoryArray_reg_0_7_1_1/A0
    SLICE_X84Y121        RAMS32                                       r  LevelColorPalette/MemoryArray_reg_0_7_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.582    15.004    LevelColorPalette/MemoryArray_reg_0_7_1_1/WCLK
    SLICE_X84Y121        RAMS32                                       r  LevelColorPalette/MemoryArray_reg_0_7_1_1/SP/CLK
                         clock pessimism              0.180    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X84Y121        RAMS32 (Setup_rams32_CLK_ADR0)
                                                      0.060    15.209    LevelColorPalette/MemoryArray_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -13.022    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 LevelData/MemoryArray_reg_6_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LevelColorPalette/dataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 3.669ns (47.715%)  route 4.020ns (52.285%))
  Logic Levels:           4  (LUT5=1 LUT6=1 RAMB36E1=1 RAMS32=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.750     5.352    LevelData/clk_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  LevelData/MemoryArray_reg_6_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.224 r  LevelData/MemoryArray_reg_6_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.289    LevelData/MemoryArray_reg_6_0_n_0
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.714 r  LevelData/MemoryArray_reg_7_0/DOADO[0]
                         net (fo=1, routed)           1.855    10.569    LevelData/MemoryArray_reg_7_0_n_35
    SLICE_X74Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  LevelData/MemoryArray_reg_0_7_0_0_i_4/O
                         net (fo=1, routed)           0.567    11.260    LevelData/MemoryArray_reg_0_7_0_0_i_4_n_0
    SLICE_X74Y114        LUT5 (Prop_lut5_I4_O)        0.124    11.384 r  LevelData/MemoryArray_reg_0_7_0_0_i_1/O
                         net (fo=12, routed)          1.534    12.918    LevelColorPalette/MemoryArray_reg_0_7_2_2/A0
    SLICE_X84Y120        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124    13.042 r  LevelColorPalette/MemoryArray_reg_0_7_2_2/SP/O
                         net (fo=1, routed)           0.000    13.042    LevelColorPalette/dataOut0[2]
    SLICE_X84Y120        FDRE                                         r  LevelColorPalette/dataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.583    15.005    LevelColorPalette/clk_IBUF_BUFG
    SLICE_X84Y120        FDRE                                         r  LevelColorPalette/dataOut_reg[2]/C
                         clock pessimism              0.180    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X84Y120        FDRE (Setup_fdre_C_D)        0.079    15.229    LevelColorPalette/dataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -13.042    
  -------------------------------------------------------------------
                         slack                                  2.187    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 LevelData/MemoryArray_reg_6_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LevelColorPalette/dataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.680ns  (logic 3.697ns (48.140%)  route 3.983ns (51.860%))
  Logic Levels:           4  (LUT5=1 LUT6=1 RAMB36E1=1 RAMS32=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.750     5.352    LevelData/clk_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  LevelData/MemoryArray_reg_6_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.224 r  LevelData/MemoryArray_reg_6_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.289    LevelData/MemoryArray_reg_6_0_n_0
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.714 r  LevelData/MemoryArray_reg_7_0/DOADO[0]
                         net (fo=1, routed)           1.855    10.569    LevelData/MemoryArray_reg_7_0_n_35
    SLICE_X74Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  LevelData/MemoryArray_reg_0_7_0_0_i_4/O
                         net (fo=1, routed)           0.567    11.260    LevelData/MemoryArray_reg_0_7_0_0_i_4_n_0
    SLICE_X74Y114        LUT5 (Prop_lut5_I4_O)        0.124    11.384 r  LevelData/MemoryArray_reg_0_7_0_0_i_1/O
                         net (fo=12, routed)          1.496    12.880    LevelColorPalette/MemoryArray_reg_0_7_7_7/A0
    SLICE_X84Y119        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.152    13.033 r  LevelColorPalette/MemoryArray_reg_0_7_7_7/SP/O
                         net (fo=1, routed)           0.000    13.033    LevelColorPalette/dataOut0[7]
    SLICE_X84Y119        FDRE                                         r  LevelColorPalette/dataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.583    15.005    LevelColorPalette/clk_IBUF_BUFG
    SLICE_X84Y119        FDRE                                         r  LevelColorPalette/dataOut_reg[7]/C
                         clock pessimism              0.180    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X84Y119        FDRE (Setup_fdre_C_D)        0.077    15.227    LevelColorPalette/dataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                         -13.033    
  -------------------------------------------------------------------
                         slack                                  2.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 LevelColorPalette/dataOut_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.592     1.511    LevelColorPalette/clk_IBUF_BUFG
    SLICE_X84Y119        FDRE                                         r  LevelColorPalette/dataOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y119        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  LevelColorPalette/dataOut_reg[8]/Q
                         net (fo=1, routed)           0.049     1.725    Display/colorOut_reg[11][4]
    SLICE_X85Y119        LUT4 (Prop_lut4_I0_O)        0.045     1.770 r  Display/colorOut[8]_i_1/O
                         net (fo=1, routed)           0.000     1.770    Display_n_5
    SLICE_X85Y119        FDRE                                         r  colorOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.027    clk_IBUF_BUFG
    SLICE_X85Y119        FDRE                                         r  colorOut_reg[8]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X85Y119        FDRE (Hold_fdre_C_D)         0.092     1.616    colorOut_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 LevelColorPalette/dataOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.510    LevelColorPalette/clk_IBUF_BUFG
    SLICE_X84Y120        FDRE                                         r  LevelColorPalette/dataOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y120        FDRE (Prop_fdre_C_Q)         0.164     1.674 r  LevelColorPalette/dataOut_reg[4]/Q
                         net (fo=1, routed)           0.052     1.727    Display/colorOut_reg[11][0]
    SLICE_X85Y120        LUT4 (Prop_lut4_I0_O)        0.045     1.772 r  Display/colorOut[4]_i_1/O
                         net (fo=1, routed)           0.000     1.772    Display_n_1
    SLICE_X85Y120        FDRE                                         r  colorOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     2.026    clk_IBUF_BUFG
    SLICE_X85Y120        FDRE                                         r  colorOut_reg[4]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X85Y120        FDRE (Hold_fdre_C_D)         0.092     1.615    colorOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 LevelColorPalette/dataOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.592     1.511    LevelColorPalette/clk_IBUF_BUFG
    SLICE_X84Y119        FDRE                                         r  LevelColorPalette/dataOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y119        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  LevelColorPalette/dataOut_reg[7]/Q
                         net (fo=1, routed)           0.083     1.759    Display/colorOut_reg[11][3]
    SLICE_X85Y119        LUT4 (Prop_lut4_I0_O)        0.045     1.804 r  Display/colorOut[7]_i_1/O
                         net (fo=1, routed)           0.000     1.804    Display_n_4
    SLICE_X85Y119        FDRE                                         r  colorOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.027    clk_IBUF_BUFG
    SLICE_X85Y119        FDRE                                         r  colorOut_reg[7]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X85Y119        FDRE (Hold_fdre_C_D)         0.092     1.616    colorOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 LevelColorPalette/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.510    LevelColorPalette/clk_IBUF_BUFG
    SLICE_X84Y120        FDRE                                         r  LevelColorPalette/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y120        FDRE (Prop_fdre_C_Q)         0.164     1.674 r  LevelColorPalette/dataOut_reg[2]/Q
                         net (fo=1, routed)           0.110     1.784    LevelColorPalette_n_9
    SLICE_X85Y121        FDRE                                         r  colorOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     2.025    clk_IBUF_BUFG
    SLICE_X85Y121        FDRE                                         r  colorOut_reg[2]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X85Y121        FDRE (Hold_fdre_C_D)         0.070     1.593    colorOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 LevelColorPalette/dataOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.510    LevelColorPalette/clk_IBUF_BUFG
    SLICE_X84Y120        FDRE                                         r  LevelColorPalette/dataOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y120        FDRE (Prop_fdre_C_Q)         0.164     1.674 r  LevelColorPalette/dataOut_reg[3]/Q
                         net (fo=1, routed)           0.116     1.791    LevelColorPalette_n_8
    SLICE_X85Y121        FDRE                                         r  colorOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     2.025    clk_IBUF_BUFG
    SLICE_X85Y121        FDRE                                         r  colorOut_reg[3]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X85Y121        FDRE (Hold_fdre_C_D)         0.072     1.595    colorOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 LevelColorPalette/dataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.590     1.509    LevelColorPalette/clk_IBUF_BUFG
    SLICE_X84Y121        FDRE                                         r  LevelColorPalette/dataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  LevelColorPalette/dataOut_reg[1]/Q
                         net (fo=1, routed)           0.116     1.790    LevelColorPalette_n_10
    SLICE_X85Y121        FDRE                                         r  colorOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     2.025    clk_IBUF_BUFG
    SLICE_X85Y121        FDRE                                         r  colorOut_reg[1]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X85Y121        FDRE (Hold_fdre_C_D)         0.066     1.588    colorOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 LevelColorPalette/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.590     1.509    LevelColorPalette/clk_IBUF_BUFG
    SLICE_X84Y121        FDRE                                         r  LevelColorPalette/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  LevelColorPalette/dataOut_reg[0]/Q
                         net (fo=1, routed)           0.145     1.819    LevelColorPalette_n_11
    SLICE_X85Y121        FDRE                                         r  colorOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     2.025    clk_IBUF_BUFG
    SLICE_X85Y121        FDRE                                         r  colorOut_reg[0]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X85Y121        FDRE (Hold_fdre_C_D)         0.070     1.592    colorOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 LevelColorPalette/dataOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.561%)  route 0.136ns (39.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.510    LevelColorPalette/clk_IBUF_BUFG
    SLICE_X84Y120        FDRE                                         r  LevelColorPalette/dataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y120        FDRE (Prop_fdre_C_Q)         0.164     1.674 r  LevelColorPalette/dataOut_reg[5]/Q
                         net (fo=1, routed)           0.136     1.811    Display/colorOut_reg[11][1]
    SLICE_X85Y120        LUT4 (Prop_lut4_I0_O)        0.045     1.856 r  Display/colorOut[5]_i_1/O
                         net (fo=1, routed)           0.000     1.856    Display_n_2
    SLICE_X85Y120        FDRE                                         r  colorOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     2.026    clk_IBUF_BUFG
    SLICE_X85Y120        FDRE                                         r  colorOut_reg[5]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X85Y120        FDRE (Hold_fdre_C_D)         0.092     1.615    colorOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 LevelColorPalette/MemoryArray_reg_0_7_1_1/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LevelColorPalette/dataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.590     1.509    LevelColorPalette/MemoryArray_reg_0_7_1_1/WCLK
    SLICE_X84Y121        RAMS32                                       r  LevelColorPalette/MemoryArray_reg_0_7_1_1/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.895 r  LevelColorPalette/MemoryArray_reg_0_7_1_1/SP/O
                         net (fo=1, routed)           0.000     1.895    LevelColorPalette/dataOut0[1]
    SLICE_X84Y121        FDRE                                         r  LevelColorPalette/dataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     2.025    LevelColorPalette/clk_IBUF_BUFG
    SLICE_X84Y121        FDRE                                         r  LevelColorPalette/dataOut_reg[1]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X84Y121        FDRE (Hold_fdre_C_D)         0.121     1.630    LevelColorPalette/dataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 LevelColorPalette/MemoryArray_reg_0_7_5_5/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LevelColorPalette/dataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.510    LevelColorPalette/MemoryArray_reg_0_7_5_5/WCLK
    SLICE_X84Y120        RAMS32                                       r  LevelColorPalette/MemoryArray_reg_0_7_5_5/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y120        RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.896 r  LevelColorPalette/MemoryArray_reg_0_7_5_5/SP/O
                         net (fo=1, routed)           0.000     1.896    LevelColorPalette/dataOut0[5]
    SLICE_X84Y120        FDRE                                         r  LevelColorPalette/dataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     2.026    LevelColorPalette/clk_IBUF_BUFG
    SLICE_X84Y120        FDRE                                         r  LevelColorPalette/dataOut_reg[5]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X84Y120        FDRE (Hold_fdre_C_D)         0.121     1.631    LevelColorPalette/dataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y23   LevelData/MemoryArray_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y19   LevelData/MemoryArray_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y24   LevelData/MemoryArray_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y24   LevelData/MemoryArray_reg_5_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y20   LevelData/MemoryArray_reg_6_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y24   LevelData/MemoryArray_reg_8_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y27   LevelData/MemoryArray_reg_9_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y22   LevelData/MemoryArray_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y20   LevelData/MemoryArray_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y23   LevelData/MemoryArray_reg_4_1/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y118  PacmanColorPalette/MemoryArray_reg_0_7_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y118  PacmanColorPalette/MemoryArray_reg_0_7_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y118  PacmanColorPalette/MemoryArray_reg_0_7_4_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y118  PacmanColorPalette/MemoryArray_reg_0_7_5_5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y121  LevelColorPalette/MemoryArray_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y121  LevelColorPalette/MemoryArray_reg_0_7_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y121  LevelColorPalette/MemoryArray_reg_0_7_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y121  LevelColorPalette/MemoryArray_reg_0_7_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y117  PacmanColorPalette/MemoryArray_reg_0_7_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y117  PacmanColorPalette/MemoryArray_reg_0_7_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y117  PacmanColorPalette/MemoryArray_reg_0_7_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y117  PacmanColorPalette/MemoryArray_reg_0_7_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y117  PacmanColorPalette/MemoryArray_reg_0_7_8_8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y117  PacmanColorPalette/MemoryArray_reg_0_7_9_9/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y118  PacmanColorPalette/MemoryArray_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y118  PacmanColorPalette/MemoryArray_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y118  PacmanColorPalette/MemoryArray_reg_0_7_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y118  PacmanColorPalette/MemoryArray_reg_0_7_5_5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y117  PacmanColorPalette/MemoryArray_reg_0_7_6_6/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y117  PacmanColorPalette/MemoryArray_reg_0_7_7_7/SP/CLK



