
Watch_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003078  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08003208  08003208  00004208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003274  08003274  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003274  08003274  00004274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800327c  0800327c  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800327c  0800327c  0000427c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003280  08003280  00004280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003284  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000505c  2**0
                  CONTENTS
 10 .bss          000001d8  20000060  20000060  00005060  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000238  20000238  00005060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000092d0  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000018ac  00000000  00000000  0000e35c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009f0  00000000  00000000  0000fc08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007a2  00000000  00000000  000105f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002424  00000000  00000000  00010d9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b8aa  00000000  00000000  000131be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c951b  00000000  00000000  0001ea68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000e7f83  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002de4  00000000  00000000  000e7fc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004d  00000000  00000000  000eadac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080031f0 	.word	0x080031f0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	080031f0 	.word	0x080031f0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b086      	sub	sp, #24
 8000564:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000566:	2300      	movs	r3, #0
 8000568:	603b      	str	r3, [r7, #0]
 800056a:	4b23      	ldr	r3, [pc, #140]	@ (80005f8 <CLCD_GPIO_Init+0x98>)
 800056c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800056e:	4a22      	ldr	r2, [pc, #136]	@ (80005f8 <CLCD_GPIO_Init+0x98>)
 8000570:	f043 0310 	orr.w	r3, r3, #16
 8000574:	6313      	str	r3, [r2, #48]	@ 0x30
 8000576:	4b20      	ldr	r3, [pc, #128]	@ (80005f8 <CLCD_GPIO_Init+0x98>)
 8000578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800057a:	f003 0310 	and.w	r3, r3, #16
 800057e:	603b      	str	r3, [r7, #0]
 8000580:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8000582:	2301      	movs	r3, #1
 8000584:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000586:	2301      	movs	r3, #1
 8000588:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800058a:	2300      	movs	r3, #0
 800058c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800058e:	2300      	movs	r3, #0
 8000590:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8000592:	1d3b      	adds	r3, r7, #4
 8000594:	4619      	mov	r1, r3
 8000596:	4819      	ldr	r0, [pc, #100]	@ (80005fc <CLCD_GPIO_Init+0x9c>)
 8000598:	f001 f812 	bl	80015c0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 800059c:	2302      	movs	r3, #2
 800059e:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 80005a0:	1d3b      	adds	r3, r7, #4
 80005a2:	4619      	mov	r1, r3
 80005a4:	4815      	ldr	r0, [pc, #84]	@ (80005fc <CLCD_GPIO_Init+0x9c>)
 80005a6:	f001 f80b 	bl	80015c0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 80005aa:	2304      	movs	r3, #4
 80005ac:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 80005ae:	1d3b      	adds	r3, r7, #4
 80005b0:	4619      	mov	r1, r3
 80005b2:	4812      	ldr	r0, [pc, #72]	@ (80005fc <CLCD_GPIO_Init+0x9c>)
 80005b4:	f001 f804 	bl	80015c0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 80005b8:	2310      	movs	r3, #16
 80005ba:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 80005bc:	1d3b      	adds	r3, r7, #4
 80005be:	4619      	mov	r1, r3
 80005c0:	480e      	ldr	r0, [pc, #56]	@ (80005fc <CLCD_GPIO_Init+0x9c>)
 80005c2:	f000 fffd 	bl	80015c0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 80005c6:	2320      	movs	r3, #32
 80005c8:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 80005ca:	1d3b      	adds	r3, r7, #4
 80005cc:	4619      	mov	r1, r3
 80005ce:	480b      	ldr	r0, [pc, #44]	@ (80005fc <CLCD_GPIO_Init+0x9c>)
 80005d0:	f000 fff6 	bl	80015c0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 80005d4:	2340      	movs	r3, #64	@ 0x40
 80005d6:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 80005d8:	1d3b      	adds	r3, r7, #4
 80005da:	4619      	mov	r1, r3
 80005dc:	4807      	ldr	r0, [pc, #28]	@ (80005fc <CLCD_GPIO_Init+0x9c>)
 80005de:	f000 ffef 	bl	80015c0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 80005e2:	2380      	movs	r3, #128	@ 0x80
 80005e4:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 80005e6:	1d3b      	adds	r3, r7, #4
 80005e8:	4619      	mov	r1, r3
 80005ea:	4804      	ldr	r0, [pc, #16]	@ (80005fc <CLCD_GPIO_Init+0x9c>)
 80005ec:	f000 ffe8 	bl	80015c0 <HAL_GPIO_Init>
}
 80005f0:	bf00      	nop
 80005f2:	3718      	adds	r7, #24
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	40023800 	.word	0x40023800
 80005fc:	40021000 	.word	0x40021000

08000600 <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	4603      	mov	r3, r0
 8000608:	71fb      	strb	r3, [r7, #7]
	//»óÀ§ 4ºñÆ®
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800060a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800060e:	2b00      	cmp	r3, #0
 8000610:	da04      	bge.n	800061c <CLCD_Write_Instruction+0x1c>
 8000612:	4b5f      	ldr	r3, [pc, #380]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 8000614:	695b      	ldr	r3, [r3, #20]
 8000616:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800061a:	e003      	b.n	8000624 <CLCD_Write_Instruction+0x24>
 800061c:	4b5c      	ldr	r3, [pc, #368]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 800061e:	695b      	ldr	r3, [r3, #20]
 8000620:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000624:	4a5a      	ldr	r2, [pc, #360]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 8000626:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8000628:	79fb      	ldrb	r3, [r7, #7]
 800062a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800062e:	2b00      	cmp	r3, #0
 8000630:	d004      	beq.n	800063c <CLCD_Write_Instruction+0x3c>
 8000632:	4b57      	ldr	r3, [pc, #348]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 8000634:	695b      	ldr	r3, [r3, #20]
 8000636:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800063a:	e003      	b.n	8000644 <CLCD_Write_Instruction+0x44>
 800063c:	4b54      	ldr	r3, [pc, #336]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 800063e:	695b      	ldr	r3, [r3, #20]
 8000640:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000644:	4a52      	ldr	r2, [pc, #328]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 8000646:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000648:	79fb      	ldrb	r3, [r7, #7]
 800064a:	f003 0320 	and.w	r3, r3, #32
 800064e:	2b00      	cmp	r3, #0
 8000650:	d004      	beq.n	800065c <CLCD_Write_Instruction+0x5c>
 8000652:	4b4f      	ldr	r3, [pc, #316]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 8000654:	695b      	ldr	r3, [r3, #20]
 8000656:	f043 0320 	orr.w	r3, r3, #32
 800065a:	e003      	b.n	8000664 <CLCD_Write_Instruction+0x64>
 800065c:	4b4c      	ldr	r3, [pc, #304]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 800065e:	695b      	ldr	r3, [r3, #20]
 8000660:	f023 0320 	bic.w	r3, r3, #32
 8000664:	4a4a      	ldr	r2, [pc, #296]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 8000666:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8000668:	79fb      	ldrb	r3, [r7, #7]
 800066a:	f003 0310 	and.w	r3, r3, #16
 800066e:	2b00      	cmp	r3, #0
 8000670:	d004      	beq.n	800067c <CLCD_Write_Instruction+0x7c>
 8000672:	4b47      	ldr	r3, [pc, #284]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 8000674:	695b      	ldr	r3, [r3, #20]
 8000676:	f043 0310 	orr.w	r3, r3, #16
 800067a:	e003      	b.n	8000684 <CLCD_Write_Instruction+0x84>
 800067c:	4b44      	ldr	r3, [pc, #272]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 800067e:	695b      	ldr	r3, [r3, #20]
 8000680:	f023 0310 	bic.w	r3, r3, #16
 8000684:	4a42      	ldr	r2, [pc, #264]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 8000686:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS¸¦ Low
 8000688:	4b41      	ldr	r3, [pc, #260]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 800068a:	695b      	ldr	r3, [r3, #20]
 800068c:	4a40      	ldr	r2, [pc, #256]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 800068e:	f023 0301 	bic.w	r3, r3, #1
 8000692:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW¸¦ Low
 8000694:	4b3e      	ldr	r3, [pc, #248]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 8000696:	695b      	ldr	r3, [r3, #20]
 8000698:	4a3d      	ldr	r2, [pc, #244]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 800069a:	f023 0302 	bic.w	r3, r3, #2
 800069e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN¸¦ Low
 80006a0:	4b3b      	ldr	r3, [pc, #236]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 80006a2:	695b      	ldr	r3, [r3, #20]
 80006a4:	4a3a      	ldr	r2, [pc, #232]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 80006a6:	f023 0304 	bic.w	r3, r3, #4
 80006aa:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN¸¦ High
 80006ac:	4b38      	ldr	r3, [pc, #224]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 80006ae:	695b      	ldr	r3, [r3, #20]
 80006b0:	4a37      	ldr	r2, [pc, #220]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 80006b2:	f043 0304 	orr.w	r3, r3, #4
 80006b6:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN¸¦ Low
 80006b8:	4b35      	ldr	r3, [pc, #212]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 80006ba:	695b      	ldr	r3, [r3, #20]
 80006bc:	4a34      	ldr	r2, [pc, #208]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 80006be:	f023 0304 	bic.w	r3, r3, #4
 80006c2:	6153      	str	r3, [r2, #20]
	
	//ÇÏÀ§ 4ºñÆ®
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80006c4:	79fb      	ldrb	r3, [r7, #7]
 80006c6:	f003 0308 	and.w	r3, r3, #8
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d004      	beq.n	80006d8 <CLCD_Write_Instruction+0xd8>
 80006ce:	4b30      	ldr	r3, [pc, #192]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 80006d0:	695b      	ldr	r3, [r3, #20]
 80006d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006d6:	e003      	b.n	80006e0 <CLCD_Write_Instruction+0xe0>
 80006d8:	4b2d      	ldr	r3, [pc, #180]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 80006da:	695b      	ldr	r3, [r3, #20]
 80006dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80006e0:	4a2b      	ldr	r2, [pc, #172]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 80006e2:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80006e4:	79fb      	ldrb	r3, [r7, #7]
 80006e6:	f003 0304 	and.w	r3, r3, #4
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d004      	beq.n	80006f8 <CLCD_Write_Instruction+0xf8>
 80006ee:	4b28      	ldr	r3, [pc, #160]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 80006f0:	695b      	ldr	r3, [r3, #20]
 80006f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006f6:	e003      	b.n	8000700 <CLCD_Write_Instruction+0x100>
 80006f8:	4b25      	ldr	r3, [pc, #148]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 80006fa:	695b      	ldr	r3, [r3, #20]
 80006fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000700:	4a23      	ldr	r2, [pc, #140]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 8000702:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000704:	79fb      	ldrb	r3, [r7, #7]
 8000706:	f003 0302 	and.w	r3, r3, #2
 800070a:	2b00      	cmp	r3, #0
 800070c:	d004      	beq.n	8000718 <CLCD_Write_Instruction+0x118>
 800070e:	4b20      	ldr	r3, [pc, #128]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 8000710:	695b      	ldr	r3, [r3, #20]
 8000712:	f043 0320 	orr.w	r3, r3, #32
 8000716:	e003      	b.n	8000720 <CLCD_Write_Instruction+0x120>
 8000718:	4b1d      	ldr	r3, [pc, #116]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 800071a:	695b      	ldr	r3, [r3, #20]
 800071c:	f023 0320 	bic.w	r3, r3, #32
 8000720:	4a1b      	ldr	r2, [pc, #108]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 8000722:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8000724:	79fb      	ldrb	r3, [r7, #7]
 8000726:	f003 0301 	and.w	r3, r3, #1
 800072a:	2b00      	cmp	r3, #0
 800072c:	d004      	beq.n	8000738 <CLCD_Write_Instruction+0x138>
 800072e:	4b18      	ldr	r3, [pc, #96]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 8000730:	695b      	ldr	r3, [r3, #20]
 8000732:	f043 0310 	orr.w	r3, r3, #16
 8000736:	e003      	b.n	8000740 <CLCD_Write_Instruction+0x140>
 8000738:	4b15      	ldr	r3, [pc, #84]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 800073a:	695b      	ldr	r3, [r3, #20]
 800073c:	f023 0310 	bic.w	r3, r3, #16
 8000740:	4a13      	ldr	r2, [pc, #76]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 8000742:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS¸¦ Low
 8000744:	4b12      	ldr	r3, [pc, #72]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 8000746:	695b      	ldr	r3, [r3, #20]
 8000748:	4a11      	ldr	r2, [pc, #68]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 800074a:	f023 0301 	bic.w	r3, r3, #1
 800074e:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW¸¦ Low
 8000750:	4b0f      	ldr	r3, [pc, #60]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 8000752:	695b      	ldr	r3, [r3, #20]
 8000754:	4a0e      	ldr	r2, [pc, #56]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 8000756:	f023 0302 	bic.w	r3, r3, #2
 800075a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN¸¦ Low
 800075c:	4b0c      	ldr	r3, [pc, #48]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 800075e:	695b      	ldr	r3, [r3, #20]
 8000760:	4a0b      	ldr	r2, [pc, #44]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 8000762:	f023 0304 	bic.w	r3, r3, #4
 8000766:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN¸¦ High
 8000768:	4b09      	ldr	r3, [pc, #36]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 800076a:	695b      	ldr	r3, [r3, #20]
 800076c:	4a08      	ldr	r2, [pc, #32]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 800076e:	f043 0304 	orr.w	r3, r3, #4
 8000772:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN¸¦ Low
 8000774:	4b06      	ldr	r3, [pc, #24]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 8000776:	695b      	ldr	r3, [r3, #20]
 8000778:	4a05      	ldr	r2, [pc, #20]	@ (8000790 <CLCD_Write_Instruction+0x190>)
 800077a:	f023 0304 	bic.w	r3, r3, #4
 800077e:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 8000780:	2001      	movs	r0, #1
 8000782:	f000 fde7 	bl	8001354 <HAL_Delay>
}
 8000786:	bf00      	nop
 8000788:	3708      	adds	r7, #8
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	40021000 	.word	0x40021000

08000794 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	71fb      	strb	r3, [r7, #7]
	//»óÀ§ 4ºñÆ®
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800079e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	da04      	bge.n	80007b0 <CLCD_Write_Display+0x1c>
 80007a6:	4b5f      	ldr	r3, [pc, #380]	@ (8000924 <CLCD_Write_Display+0x190>)
 80007a8:	695b      	ldr	r3, [r3, #20]
 80007aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007ae:	e003      	b.n	80007b8 <CLCD_Write_Display+0x24>
 80007b0:	4b5c      	ldr	r3, [pc, #368]	@ (8000924 <CLCD_Write_Display+0x190>)
 80007b2:	695b      	ldr	r3, [r3, #20]
 80007b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80007b8:	4a5a      	ldr	r2, [pc, #360]	@ (8000924 <CLCD_Write_Display+0x190>)
 80007ba:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80007bc:	79fb      	ldrb	r3, [r7, #7]
 80007be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d004      	beq.n	80007d0 <CLCD_Write_Display+0x3c>
 80007c6:	4b57      	ldr	r3, [pc, #348]	@ (8000924 <CLCD_Write_Display+0x190>)
 80007c8:	695b      	ldr	r3, [r3, #20]
 80007ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80007ce:	e003      	b.n	80007d8 <CLCD_Write_Display+0x44>
 80007d0:	4b54      	ldr	r3, [pc, #336]	@ (8000924 <CLCD_Write_Display+0x190>)
 80007d2:	695b      	ldr	r3, [r3, #20]
 80007d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80007d8:	4a52      	ldr	r2, [pc, #328]	@ (8000924 <CLCD_Write_Display+0x190>)
 80007da:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80007dc:	79fb      	ldrb	r3, [r7, #7]
 80007de:	f003 0320 	and.w	r3, r3, #32
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d004      	beq.n	80007f0 <CLCD_Write_Display+0x5c>
 80007e6:	4b4f      	ldr	r3, [pc, #316]	@ (8000924 <CLCD_Write_Display+0x190>)
 80007e8:	695b      	ldr	r3, [r3, #20]
 80007ea:	f043 0320 	orr.w	r3, r3, #32
 80007ee:	e003      	b.n	80007f8 <CLCD_Write_Display+0x64>
 80007f0:	4b4c      	ldr	r3, [pc, #304]	@ (8000924 <CLCD_Write_Display+0x190>)
 80007f2:	695b      	ldr	r3, [r3, #20]
 80007f4:	f023 0320 	bic.w	r3, r3, #32
 80007f8:	4a4a      	ldr	r2, [pc, #296]	@ (8000924 <CLCD_Write_Display+0x190>)
 80007fa:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80007fc:	79fb      	ldrb	r3, [r7, #7]
 80007fe:	f003 0310 	and.w	r3, r3, #16
 8000802:	2b00      	cmp	r3, #0
 8000804:	d004      	beq.n	8000810 <CLCD_Write_Display+0x7c>
 8000806:	4b47      	ldr	r3, [pc, #284]	@ (8000924 <CLCD_Write_Display+0x190>)
 8000808:	695b      	ldr	r3, [r3, #20]
 800080a:	f043 0310 	orr.w	r3, r3, #16
 800080e:	e003      	b.n	8000818 <CLCD_Write_Display+0x84>
 8000810:	4b44      	ldr	r3, [pc, #272]	@ (8000924 <CLCD_Write_Display+0x190>)
 8000812:	695b      	ldr	r3, [r3, #20]
 8000814:	f023 0310 	bic.w	r3, r3, #16
 8000818:	4a42      	ldr	r2, [pc, #264]	@ (8000924 <CLCD_Write_Display+0x190>)
 800081a:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS¸¦ High
 800081c:	4b41      	ldr	r3, [pc, #260]	@ (8000924 <CLCD_Write_Display+0x190>)
 800081e:	695b      	ldr	r3, [r3, #20]
 8000820:	4a40      	ldr	r2, [pc, #256]	@ (8000924 <CLCD_Write_Display+0x190>)
 8000822:	f043 0301 	orr.w	r3, r3, #1
 8000826:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW¸¦ Low
 8000828:	4b3e      	ldr	r3, [pc, #248]	@ (8000924 <CLCD_Write_Display+0x190>)
 800082a:	695b      	ldr	r3, [r3, #20]
 800082c:	4a3d      	ldr	r2, [pc, #244]	@ (8000924 <CLCD_Write_Display+0x190>)
 800082e:	f023 0302 	bic.w	r3, r3, #2
 8000832:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN¸¦ Low
 8000834:	4b3b      	ldr	r3, [pc, #236]	@ (8000924 <CLCD_Write_Display+0x190>)
 8000836:	695b      	ldr	r3, [r3, #20]
 8000838:	4a3a      	ldr	r2, [pc, #232]	@ (8000924 <CLCD_Write_Display+0x190>)
 800083a:	f023 0304 	bic.w	r3, r3, #4
 800083e:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN¸¦ High
 8000840:	4b38      	ldr	r3, [pc, #224]	@ (8000924 <CLCD_Write_Display+0x190>)
 8000842:	695b      	ldr	r3, [r3, #20]
 8000844:	4a37      	ldr	r2, [pc, #220]	@ (8000924 <CLCD_Write_Display+0x190>)
 8000846:	f043 0304 	orr.w	r3, r3, #4
 800084a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN¸¦ Low
 800084c:	4b35      	ldr	r3, [pc, #212]	@ (8000924 <CLCD_Write_Display+0x190>)
 800084e:	695b      	ldr	r3, [r3, #20]
 8000850:	4a34      	ldr	r2, [pc, #208]	@ (8000924 <CLCD_Write_Display+0x190>)
 8000852:	f023 0304 	bic.w	r3, r3, #4
 8000856:	6153      	str	r3, [r2, #20]
	
	//ÇÏÀ§ 4ºñÆ®
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000858:	79fb      	ldrb	r3, [r7, #7]
 800085a:	f003 0308 	and.w	r3, r3, #8
 800085e:	2b00      	cmp	r3, #0
 8000860:	d004      	beq.n	800086c <CLCD_Write_Display+0xd8>
 8000862:	4b30      	ldr	r3, [pc, #192]	@ (8000924 <CLCD_Write_Display+0x190>)
 8000864:	695b      	ldr	r3, [r3, #20]
 8000866:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800086a:	e003      	b.n	8000874 <CLCD_Write_Display+0xe0>
 800086c:	4b2d      	ldr	r3, [pc, #180]	@ (8000924 <CLCD_Write_Display+0x190>)
 800086e:	695b      	ldr	r3, [r3, #20]
 8000870:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000874:	4a2b      	ldr	r2, [pc, #172]	@ (8000924 <CLCD_Write_Display+0x190>)
 8000876:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8000878:	79fb      	ldrb	r3, [r7, #7]
 800087a:	f003 0304 	and.w	r3, r3, #4
 800087e:	2b00      	cmp	r3, #0
 8000880:	d004      	beq.n	800088c <CLCD_Write_Display+0xf8>
 8000882:	4b28      	ldr	r3, [pc, #160]	@ (8000924 <CLCD_Write_Display+0x190>)
 8000884:	695b      	ldr	r3, [r3, #20]
 8000886:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800088a:	e003      	b.n	8000894 <CLCD_Write_Display+0x100>
 800088c:	4b25      	ldr	r3, [pc, #148]	@ (8000924 <CLCD_Write_Display+0x190>)
 800088e:	695b      	ldr	r3, [r3, #20]
 8000890:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000894:	4a23      	ldr	r2, [pc, #140]	@ (8000924 <CLCD_Write_Display+0x190>)
 8000896:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000898:	79fb      	ldrb	r3, [r7, #7]
 800089a:	f003 0302 	and.w	r3, r3, #2
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d004      	beq.n	80008ac <CLCD_Write_Display+0x118>
 80008a2:	4b20      	ldr	r3, [pc, #128]	@ (8000924 <CLCD_Write_Display+0x190>)
 80008a4:	695b      	ldr	r3, [r3, #20]
 80008a6:	f043 0320 	orr.w	r3, r3, #32
 80008aa:	e003      	b.n	80008b4 <CLCD_Write_Display+0x120>
 80008ac:	4b1d      	ldr	r3, [pc, #116]	@ (8000924 <CLCD_Write_Display+0x190>)
 80008ae:	695b      	ldr	r3, [r3, #20]
 80008b0:	f023 0320 	bic.w	r3, r3, #32
 80008b4:	4a1b      	ldr	r2, [pc, #108]	@ (8000924 <CLCD_Write_Display+0x190>)
 80008b6:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80008b8:	79fb      	ldrb	r3, [r7, #7]
 80008ba:	f003 0301 	and.w	r3, r3, #1
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d004      	beq.n	80008cc <CLCD_Write_Display+0x138>
 80008c2:	4b18      	ldr	r3, [pc, #96]	@ (8000924 <CLCD_Write_Display+0x190>)
 80008c4:	695b      	ldr	r3, [r3, #20]
 80008c6:	f043 0310 	orr.w	r3, r3, #16
 80008ca:	e003      	b.n	80008d4 <CLCD_Write_Display+0x140>
 80008cc:	4b15      	ldr	r3, [pc, #84]	@ (8000924 <CLCD_Write_Display+0x190>)
 80008ce:	695b      	ldr	r3, [r3, #20]
 80008d0:	f023 0310 	bic.w	r3, r3, #16
 80008d4:	4a13      	ldr	r2, [pc, #76]	@ (8000924 <CLCD_Write_Display+0x190>)
 80008d6:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS¸¦ High
 80008d8:	4b12      	ldr	r3, [pc, #72]	@ (8000924 <CLCD_Write_Display+0x190>)
 80008da:	695b      	ldr	r3, [r3, #20]
 80008dc:	4a11      	ldr	r2, [pc, #68]	@ (8000924 <CLCD_Write_Display+0x190>)
 80008de:	f043 0301 	orr.w	r3, r3, #1
 80008e2:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW¸¦ Low
 80008e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000924 <CLCD_Write_Display+0x190>)
 80008e6:	695b      	ldr	r3, [r3, #20]
 80008e8:	4a0e      	ldr	r2, [pc, #56]	@ (8000924 <CLCD_Write_Display+0x190>)
 80008ea:	f023 0302 	bic.w	r3, r3, #2
 80008ee:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN¸¦ Low
 80008f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000924 <CLCD_Write_Display+0x190>)
 80008f2:	695b      	ldr	r3, [r3, #20]
 80008f4:	4a0b      	ldr	r2, [pc, #44]	@ (8000924 <CLCD_Write_Display+0x190>)
 80008f6:	f023 0304 	bic.w	r3, r3, #4
 80008fa:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN¸¦ High
 80008fc:	4b09      	ldr	r3, [pc, #36]	@ (8000924 <CLCD_Write_Display+0x190>)
 80008fe:	695b      	ldr	r3, [r3, #20]
 8000900:	4a08      	ldr	r2, [pc, #32]	@ (8000924 <CLCD_Write_Display+0x190>)
 8000902:	f043 0304 	orr.w	r3, r3, #4
 8000906:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN¸¦ Low
 8000908:	4b06      	ldr	r3, [pc, #24]	@ (8000924 <CLCD_Write_Display+0x190>)
 800090a:	695b      	ldr	r3, [r3, #20]
 800090c:	4a05      	ldr	r2, [pc, #20]	@ (8000924 <CLCD_Write_Display+0x190>)
 800090e:	f023 0304 	bic.w	r3, r3, #4
 8000912:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 8000914:	2001      	movs	r0, #1
 8000916:	f000 fd1d 	bl	8001354 <HAL_Delay>
}
 800091a:	bf00      	nop
 800091c:	3708      	adds	r7, #8
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	40021000 	.word	0x40021000

08000928 <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	4603      	mov	r3, r0
 8000930:	460a      	mov	r2, r1
 8000932:	71fb      	strb	r3, [r7, #7]
 8000934:	4613      	mov	r3, r2
 8000936:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 8000938:	79bb      	ldrb	r3, [r7, #6]
 800093a:	2b00      	cmp	r3, #0
 800093c:	d002      	beq.n	8000944 <CLCD_Gotoxy+0x1c>
 800093e:	2b01      	cmp	r3, #1
 8000940:	d007      	beq.n	8000952 <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 8000942:	e00d      	b.n	8000960 <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 8000944:	79fb      	ldrb	r3, [r7, #7]
 8000946:	3b80      	subs	r3, #128	@ 0x80
 8000948:	b2db      	uxtb	r3, r3
 800094a:	4618      	mov	r0, r3
 800094c:	f7ff fe58 	bl	8000600 <CLCD_Write_Instruction>
 8000950:	e006      	b.n	8000960 <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 8000952:	79fb      	ldrb	r3, [r7, #7]
 8000954:	3b40      	subs	r3, #64	@ 0x40
 8000956:	b2db      	uxtb	r3, r3
 8000958:	4618      	mov	r0, r3
 800095a:	f7ff fe51 	bl	8000600 <CLCD_Write_Instruction>
 800095e:	bf00      	nop
}
 8000960:	bf00      	nop
 8000962:	3708      	adds	r7, #8
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}

08000968 <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
 800096e:	4603      	mov	r3, r0
 8000970:	603a      	str	r2, [r7, #0]
 8000972:	71fb      	strb	r3, [r7, #7]
 8000974:	460b      	mov	r3, r1
 8000976:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 8000978:	2300      	movs	r3, #0
 800097a:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 800097c:	79ba      	ldrb	r2, [r7, #6]
 800097e:	79fb      	ldrb	r3, [r7, #7]
 8000980:	4611      	mov	r1, r2
 8000982:	4618      	mov	r0, r3
 8000984:	f7ff ffd0 	bl	8000928 <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 8000988:	683a      	ldr	r2, [r7, #0]
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	4413      	add	r3, r2
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	4618      	mov	r0, r3
 8000992:	f7ff feff 	bl	8000794 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	3301      	adds	r3, #1
 800099a:	60fb      	str	r3, [r7, #12]
 800099c:	683a      	ldr	r2, [r7, #0]
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	4413      	add	r3, r2
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d1ef      	bne.n	8000988 <CLCD_Puts+0x20>
}
 80009a8:	bf00      	nop
 80009aa:	bf00      	nop
 80009ac:	3710      	adds	r7, #16
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}

080009b2 <CLCD_Init>:

void CLCD_Init(void)
{
 80009b2:	b580      	push	{r7, lr}
 80009b4:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 80009b6:	2064      	movs	r0, #100	@ 0x64
 80009b8:	f000 fccc 	bl	8001354 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 80009bc:	2028      	movs	r0, #40	@ 0x28
 80009be:	f7ff fe1f 	bl	8000600 <CLCD_Write_Instruction>
	HAL_Delay(10);
 80009c2:	200a      	movs	r0, #10
 80009c4:	f000 fcc6 	bl	8001354 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 80009c8:	2028      	movs	r0, #40	@ 0x28
 80009ca:	f7ff fe19 	bl	8000600 <CLCD_Write_Instruction>
	HAL_Delay(10);
 80009ce:	200a      	movs	r0, #10
 80009d0:	f000 fcc0 	bl	8001354 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 80009d4:	200c      	movs	r0, #12
 80009d6:	f7ff fe13 	bl	8000600 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 80009da:	2006      	movs	r0, #6
 80009dc:	f7ff fe10 	bl	8000600 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 80009e0:	2002      	movs	r0, #2
 80009e2:	f7ff fe0d 	bl	8000600 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 80009e6:	2001      	movs	r0, #1
 80009e8:	f7ff fe0a 	bl	8000600 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 80009ec:	2001      	movs	r0, #1
 80009ee:	f7ff fe07 	bl	8000600 <CLCD_Write_Instruction>
}
 80009f2:	bf00      	nop
 80009f4:	bd80      	pop	{r7, pc}
	...

080009f8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80009fc:	f000 fc38 	bl	8001270 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000a00:	f000 f89e 	bl	8000b40 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000a04:	f000 f960 	bl	8000cc8 <MX_GPIO_Init>
	MX_TIM7_Init();
 8000a08:	f000 f928 	bl	8000c5c <MX_TIM7_Init>

	/* Initialize interrupts */
	MX_NVIC_Init();
 8000a0c:	f000 f902 	bl	8000c14 <MX_NVIC_Init>
	/* USER CODE BEGIN 2 */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8000a10:	2201      	movs	r2, #1
 8000a12:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a16:	483c      	ldr	r0, [pc, #240]	@ (8000b08 <main+0x110>)
 8000a18:	f000 ff86 	bl	8001928 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a22:	4839      	ldr	r0, [pc, #228]	@ (8000b08 <main+0x110>)
 8000a24:	f000 ff80 	bl	8001928 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000a28:	2201      	movs	r2, #1
 8000a2a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a2e:	4836      	ldr	r0, [pc, #216]	@ (8000b08 <main+0x110>)
 8000a30:	f000 ff7a 	bl	8001928 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8000a34:	2201      	movs	r2, #1
 8000a36:	2140      	movs	r1, #64	@ 0x40
 8000a38:	4834      	ldr	r0, [pc, #208]	@ (8000b0c <main+0x114>)
 8000a3a:	f000 ff75 	bl	8001928 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000a3e:	2201      	movs	r2, #1
 8000a40:	2120      	movs	r1, #32
 8000a42:	4833      	ldr	r0, [pc, #204]	@ (8000b10 <main+0x118>)
 8000a44:	f000 ff70 	bl	8001928 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000a48:	2201      	movs	r2, #1
 8000a4a:	2101      	movs	r1, #1
 8000a4c:	4830      	ldr	r0, [pc, #192]	@ (8000b10 <main+0x118>)
 8000a4e:	f000 ff6b 	bl	8001928 <HAL_GPIO_WritePin>

	HAL_TIM_Base_Start_IT(&htim7); //TIMER7 ì‹œìž‘ code
 8000a52:	4830      	ldr	r0, [pc, #192]	@ (8000b14 <main+0x11c>)
 8000a54:	f001 fc68 	bl	8002328 <HAL_TIM_Base_Start_IT>
	CLCD_GPIO_Init();
 8000a58:	f7ff fd82 	bl	8000560 <CLCD_GPIO_Init>
	CLCD_Init();
 8000a5c:	f7ff ffa9 	bl	80009b2 <CLCD_Init>

	CLCD_Puts(0, 0, "WELCOME");
 8000a60:	4a2d      	ldr	r2, [pc, #180]	@ (8000b18 <main+0x120>)
 8000a62:	2100      	movs	r1, #0
 8000a64:	2000      	movs	r0, #0
 8000a66:	f7ff ff7f 	bl	8000968 <CLCD_Puts>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		sprintf(str,"%8d",time);
 8000a6a:	4b2c      	ldr	r3, [pc, #176]	@ (8000b1c <main+0x124>)
 8000a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a70:	492b      	ldr	r1, [pc, #172]	@ (8000b20 <main+0x128>)
 8000a72:	482c      	ldr	r0, [pc, #176]	@ (8000b24 <main+0x12c>)
 8000a74:	f001 ff1c 	bl	80028b0 <siprintf>
		CLCD_Puts(8, 0, str);
 8000a78:	4a2a      	ldr	r2, [pc, #168]	@ (8000b24 <main+0x12c>)
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	2008      	movs	r0, #8
 8000a7e:	f7ff ff73 	bl	8000968 <CLCD_Puts>

		sprintf(str, "%4d", Press_Time);
 8000a82:	4b29      	ldr	r3, [pc, #164]	@ (8000b28 <main+0x130>)
 8000a84:	881b      	ldrh	r3, [r3, #0]
 8000a86:	461a      	mov	r2, r3
 8000a88:	4928      	ldr	r1, [pc, #160]	@ (8000b2c <main+0x134>)
 8000a8a:	4826      	ldr	r0, [pc, #152]	@ (8000b24 <main+0x12c>)
 8000a8c:	f001 ff10 	bl	80028b0 <siprintf>
		CLCD_Puts(0, 1, str);
 8000a90:	4a24      	ldr	r2, [pc, #144]	@ (8000b24 <main+0x12c>)
 8000a92:	2101      	movs	r1, #1
 8000a94:	2000      	movs	r0, #0
 8000a96:	f7ff ff67 	bl	8000968 <CLCD_Puts>

		if (Press_Time < 300) {
 8000a9a:	4b23      	ldr	r3, [pc, #140]	@ (8000b28 <main+0x130>)
 8000a9c:	881b      	ldrh	r3, [r3, #0]
 8000a9e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000aa2:	d20a      	bcs.n	8000aba <main+0xc2>
			sprintf(str, "%5s", "short");
 8000aa4:	4a22      	ldr	r2, [pc, #136]	@ (8000b30 <main+0x138>)
 8000aa6:	4923      	ldr	r1, [pc, #140]	@ (8000b34 <main+0x13c>)
 8000aa8:	481e      	ldr	r0, [pc, #120]	@ (8000b24 <main+0x12c>)
 8000aaa:	f001 ff01 	bl	80028b0 <siprintf>
			CLCD_Puts(10, 1, str);
 8000aae:	4a1d      	ldr	r2, [pc, #116]	@ (8000b24 <main+0x12c>)
 8000ab0:	2101      	movs	r1, #1
 8000ab2:	200a      	movs	r0, #10
 8000ab4:	f7ff ff58 	bl	8000968 <CLCD_Puts>
 8000ab8:	e019      	b.n	8000aee <main+0xf6>
		} else if (Press_Time < 700) {
 8000aba:	4b1b      	ldr	r3, [pc, #108]	@ (8000b28 <main+0x130>)
 8000abc:	881b      	ldrh	r3, [r3, #0]
 8000abe:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8000ac2:	d20a      	bcs.n	8000ada <main+0xe2>
			sprintf(str, "%5s", "mid");
 8000ac4:	4a1c      	ldr	r2, [pc, #112]	@ (8000b38 <main+0x140>)
 8000ac6:	491b      	ldr	r1, [pc, #108]	@ (8000b34 <main+0x13c>)
 8000ac8:	4816      	ldr	r0, [pc, #88]	@ (8000b24 <main+0x12c>)
 8000aca:	f001 fef1 	bl	80028b0 <siprintf>
			CLCD_Puts(10, 1, str);
 8000ace:	4a15      	ldr	r2, [pc, #84]	@ (8000b24 <main+0x12c>)
 8000ad0:	2101      	movs	r1, #1
 8000ad2:	200a      	movs	r0, #10
 8000ad4:	f7ff ff48 	bl	8000968 <CLCD_Puts>
 8000ad8:	e009      	b.n	8000aee <main+0xf6>
		} else {
			sprintf(str, "%5s", "long");
 8000ada:	4a18      	ldr	r2, [pc, #96]	@ (8000b3c <main+0x144>)
 8000adc:	4915      	ldr	r1, [pc, #84]	@ (8000b34 <main+0x13c>)
 8000ade:	4811      	ldr	r0, [pc, #68]	@ (8000b24 <main+0x12c>)
 8000ae0:	f001 fee6 	bl	80028b0 <siprintf>
			CLCD_Puts(10, 1, str);
 8000ae4:	4a0f      	ldr	r2, [pc, #60]	@ (8000b24 <main+0x12c>)
 8000ae6:	2101      	movs	r1, #1
 8000ae8:	200a      	movs	r0, #10
 8000aea:	f7ff ff3d 	bl	8000968 <CLCD_Puts>
		}
		sprintf(str, "%4d", Press_Time);
 8000aee:	4b0e      	ldr	r3, [pc, #56]	@ (8000b28 <main+0x130>)
 8000af0:	881b      	ldrh	r3, [r3, #0]
 8000af2:	461a      	mov	r2, r3
 8000af4:	490d      	ldr	r1, [pc, #52]	@ (8000b2c <main+0x134>)
 8000af6:	480b      	ldr	r0, [pc, #44]	@ (8000b24 <main+0x12c>)
 8000af8:	f001 feda 	bl	80028b0 <siprintf>
		CLCD_Puts(0, 1, str);
 8000afc:	4a09      	ldr	r2, [pc, #36]	@ (8000b24 <main+0x12c>)
 8000afe:	2101      	movs	r1, #1
 8000b00:	2000      	movs	r0, #0
 8000b02:	f7ff ff31 	bl	8000968 <CLCD_Puts>
		sprintf(str,"%8d",time);
 8000b06:	e7b0      	b.n	8000a6a <main+0x72>
 8000b08:	40020c00 	.word	0x40020c00
 8000b0c:	40020800 	.word	0x40020800
 8000b10:	40020400 	.word	0x40020400
 8000b14:	2000007c 	.word	0x2000007c
 8000b18:	08003208 	.word	0x08003208
 8000b1c:	200000c8 	.word	0x200000c8
 8000b20:	08003210 	.word	0x08003210
 8000b24:	200000d0 	.word	0x200000d0
 8000b28:	200000e4 	.word	0x200000e4
 8000b2c:	08003214 	.word	0x08003214
 8000b30:	08003218 	.word	0x08003218
 8000b34:	08003220 	.word	0x08003220
 8000b38:	08003224 	.word	0x08003224
 8000b3c:	08003228 	.word	0x08003228

08000b40 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b094      	sub	sp, #80	@ 0x50
 8000b44:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000b46:	f107 0320 	add.w	r3, r7, #32
 8000b4a:	2230      	movs	r2, #48	@ 0x30
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f001 fece 	bl	80028f0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000b54:	f107 030c 	add.w	r3, r7, #12
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	605a      	str	r2, [r3, #4]
 8000b5e:	609a      	str	r2, [r3, #8]
 8000b60:	60da      	str	r2, [r3, #12]
 8000b62:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000b64:	2300      	movs	r3, #0
 8000b66:	60bb      	str	r3, [r7, #8]
 8000b68:	4b28      	ldr	r3, [pc, #160]	@ (8000c0c <SystemClock_Config+0xcc>)
 8000b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b6c:	4a27      	ldr	r2, [pc, #156]	@ (8000c0c <SystemClock_Config+0xcc>)
 8000b6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b72:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b74:	4b25      	ldr	r3, [pc, #148]	@ (8000c0c <SystemClock_Config+0xcc>)
 8000b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b7c:	60bb      	str	r3, [r7, #8]
 8000b7e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b80:	2300      	movs	r3, #0
 8000b82:	607b      	str	r3, [r7, #4]
 8000b84:	4b22      	ldr	r3, [pc, #136]	@ (8000c10 <SystemClock_Config+0xd0>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a21      	ldr	r2, [pc, #132]	@ (8000c10 <SystemClock_Config+0xd0>)
 8000b8a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b8e:	6013      	str	r3, [r2, #0]
 8000b90:	4b1f      	ldr	r3, [pc, #124]	@ (8000c10 <SystemClock_Config+0xd0>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b98:	607b      	str	r3, [r7, #4]
 8000b9a:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ba0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ba4:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ba6:	2302      	movs	r3, #2
 8000ba8:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000baa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8000bb0:	2304      	movs	r3, #4
 8000bb2:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8000bb4:	23a8      	movs	r3, #168	@ 0xa8
 8000bb6:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000bb8:	2302      	movs	r3, #2
 8000bba:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8000bbc:	2304      	movs	r3, #4
 8000bbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000bc0:	f107 0320 	add.w	r3, r7, #32
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f000 fefb 	bl	80019c0 <HAL_RCC_OscConfig>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <SystemClock_Config+0x94>
		Error_Handler();
 8000bd0:	f000 fa38 	bl	8001044 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000bd4:	230f      	movs	r3, #15
 8000bd6:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bd8:	2302      	movs	r3, #2
 8000bda:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000be0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000be4:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000be6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bea:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8000bec:	f107 030c 	add.w	r3, r7, #12
 8000bf0:	2105      	movs	r1, #5
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f001 f95c 	bl	8001eb0 <HAL_RCC_ClockConfig>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <SystemClock_Config+0xc2>
		Error_Handler();
 8000bfe:	f000 fa21 	bl	8001044 <Error_Handler>
	}
}
 8000c02:	bf00      	nop
 8000c04:	3750      	adds	r7, #80	@ 0x50
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	40023800 	.word	0x40023800
 8000c10:	40007000 	.word	0x40007000

08000c14 <MX_NVIC_Init>:

/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void) {
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
	/* TIM7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8000c18:	2200      	movs	r2, #0
 8000c1a:	2100      	movs	r1, #0
 8000c1c:	2037      	movs	r0, #55	@ 0x37
 8000c1e:	f000 fc98 	bl	8001552 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000c22:	2037      	movs	r0, #55	@ 0x37
 8000c24:	f000 fcb1 	bl	800158a <HAL_NVIC_EnableIRQ>
	/* EXTI3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	2009      	movs	r0, #9
 8000c2e:	f000 fc90 	bl	8001552 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000c32:	2009      	movs	r0, #9
 8000c34:	f000 fca9 	bl	800158a <HAL_NVIC_EnableIRQ>
	/* EXTI4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000c38:	2200      	movs	r2, #0
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	200a      	movs	r0, #10
 8000c3e:	f000 fc88 	bl	8001552 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000c42:	200a      	movs	r0, #10
 8000c44:	f000 fca1 	bl	800158a <HAL_NVIC_EnableIRQ>
	/* EXTI15_10_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000c48:	2200      	movs	r2, #0
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	2028      	movs	r0, #40	@ 0x28
 8000c4e:	f000 fc80 	bl	8001552 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c52:	2028      	movs	r0, #40	@ 0x28
 8000c54:	f000 fc99 	bl	800158a <HAL_NVIC_EnableIRQ>
}
 8000c58:	bf00      	nop
 8000c5a:	bd80      	pop	{r7, pc}

08000c5c <MX_TIM7_Init>:
/**
 * @brief TIM7 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM7_Init(void) {
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM7_Init 0 */

	/* USER CODE END TIM7_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000c62:	463b      	mov	r3, r7
 8000c64:	2200      	movs	r2, #0
 8000c66:	601a      	str	r2, [r3, #0]
 8000c68:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM7_Init 1 */

	/* USER CODE END TIM7_Init 1 */
	htim7.Instance = TIM7;
 8000c6a:	4b15      	ldr	r3, [pc, #84]	@ (8000cc0 <MX_TIM7_Init+0x64>)
 8000c6c:	4a15      	ldr	r2, [pc, #84]	@ (8000cc4 <MX_TIM7_Init+0x68>)
 8000c6e:	601a      	str	r2, [r3, #0]
	htim7.Init.Prescaler = 84 - 1;
 8000c70:	4b13      	ldr	r3, [pc, #76]	@ (8000cc0 <MX_TIM7_Init+0x64>)
 8000c72:	2253      	movs	r2, #83	@ 0x53
 8000c74:	605a      	str	r2, [r3, #4]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c76:	4b12      	ldr	r3, [pc, #72]	@ (8000cc0 <MX_TIM7_Init+0x64>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	609a      	str	r2, [r3, #8]
	htim7.Init.Period = 10000 - 1;
 8000c7c:	4b10      	ldr	r3, [pc, #64]	@ (8000cc0 <MX_TIM7_Init+0x64>)
 8000c7e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000c82:	60da      	str	r2, [r3, #12]
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c84:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc0 <MX_TIM7_Init+0x64>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK) {
 8000c8a:	480d      	ldr	r0, [pc, #52]	@ (8000cc0 <MX_TIM7_Init+0x64>)
 8000c8c:	f001 fafc 	bl	8002288 <HAL_TIM_Base_Init>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d001      	beq.n	8000c9a <MX_TIM7_Init+0x3e>
		Error_Handler();
 8000c96:	f000 f9d5 	bl	8001044 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig)
 8000ca2:	463b      	mov	r3, r7
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4806      	ldr	r0, [pc, #24]	@ (8000cc0 <MX_TIM7_Init+0x64>)
 8000ca8:	f001 fd72 	bl	8002790 <HAL_TIMEx_MasterConfigSynchronization>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <MX_TIM7_Init+0x5a>
			!= HAL_OK) {
		Error_Handler();
 8000cb2:	f000 f9c7 	bl	8001044 <Error_Handler>
	}
	/* USER CODE BEGIN TIM7_Init 2 */

	/* USER CODE END TIM7_Init 2 */

}
 8000cb6:	bf00      	nop
 8000cb8:	3708      	adds	r7, #8
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	2000007c 	.word	0x2000007c
 8000cc4:	40001400 	.word	0x40001400

08000cc8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b08a      	sub	sp, #40	@ 0x28
 8000ccc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000cce:	f107 0314 	add.w	r3, r7, #20
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	601a      	str	r2, [r3, #0]
 8000cd6:	605a      	str	r2, [r3, #4]
 8000cd8:	609a      	str	r2, [r3, #8]
 8000cda:	60da      	str	r2, [r3, #12]
 8000cdc:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000cde:	2300      	movs	r3, #0
 8000ce0:	613b      	str	r3, [r7, #16]
 8000ce2:	4b5f      	ldr	r3, [pc, #380]	@ (8000e60 <MX_GPIO_Init+0x198>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ce6:	4a5e      	ldr	r2, [pc, #376]	@ (8000e60 <MX_GPIO_Init+0x198>)
 8000ce8:	f043 0310 	orr.w	r3, r3, #16
 8000cec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cee:	4b5c      	ldr	r3, [pc, #368]	@ (8000e60 <MX_GPIO_Init+0x198>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cf2:	f003 0310 	and.w	r3, r3, #16
 8000cf6:	613b      	str	r3, [r7, #16]
 8000cf8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	60fb      	str	r3, [r7, #12]
 8000cfe:	4b58      	ldr	r3, [pc, #352]	@ (8000e60 <MX_GPIO_Init+0x198>)
 8000d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d02:	4a57      	ldr	r2, [pc, #348]	@ (8000e60 <MX_GPIO_Init+0x198>)
 8000d04:	f043 0304 	orr.w	r3, r3, #4
 8000d08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d0a:	4b55      	ldr	r3, [pc, #340]	@ (8000e60 <MX_GPIO_Init+0x198>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0e:	f003 0304 	and.w	r3, r3, #4
 8000d12:	60fb      	str	r3, [r7, #12]
 8000d14:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000d16:	2300      	movs	r3, #0
 8000d18:	60bb      	str	r3, [r7, #8]
 8000d1a:	4b51      	ldr	r3, [pc, #324]	@ (8000e60 <MX_GPIO_Init+0x198>)
 8000d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d1e:	4a50      	ldr	r2, [pc, #320]	@ (8000e60 <MX_GPIO_Init+0x198>)
 8000d20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d26:	4b4e      	ldr	r3, [pc, #312]	@ (8000e60 <MX_GPIO_Init+0x198>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d2e:	60bb      	str	r3, [r7, #8]
 8000d30:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	607b      	str	r3, [r7, #4]
 8000d36:	4b4a      	ldr	r3, [pc, #296]	@ (8000e60 <MX_GPIO_Init+0x198>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d3a:	4a49      	ldr	r2, [pc, #292]	@ (8000e60 <MX_GPIO_Init+0x198>)
 8000d3c:	f043 0302 	orr.w	r3, r3, #2
 8000d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d42:	4b47      	ldr	r3, [pc, #284]	@ (8000e60 <MX_GPIO_Init+0x198>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d46:	f003 0302 	and.w	r3, r3, #2
 8000d4a:	607b      	str	r3, [r7, #4]
 8000d4c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000d4e:	2300      	movs	r3, #0
 8000d50:	603b      	str	r3, [r7, #0]
 8000d52:	4b43      	ldr	r3, [pc, #268]	@ (8000e60 <MX_GPIO_Init+0x198>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d56:	4a42      	ldr	r2, [pc, #264]	@ (8000e60 <MX_GPIO_Init+0x198>)
 8000d58:	f043 0308 	orr.w	r3, r3, #8
 8000d5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d5e:	4b40      	ldr	r3, [pc, #256]	@ (8000e60 <MX_GPIO_Init+0x198>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d62:	f003 0308 	and.w	r3, r3, #8
 8000d66:	603b      	str	r3, [r7, #0]
 8000d68:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE,
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	21f7      	movs	r1, #247	@ 0xf7
 8000d6e:	483d      	ldr	r0, [pc, #244]	@ (8000e64 <MX_GPIO_Init+0x19c>)
 8000d70:	f000 fdda 	bl	8001928 <HAL_GPIO_WritePin>
			GPIO_PIN_2 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7
					| GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | GPIO_PIN_5, GPIO_PIN_RESET);
 8000d74:	2200      	movs	r2, #0
 8000d76:	2121      	movs	r1, #33	@ 0x21
 8000d78:	483b      	ldr	r0, [pc, #236]	@ (8000e68 <MX_GPIO_Init+0x1a0>)
 8000d7a:	f000 fdd5 	bl	8001928 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14,
 8000d7e:	2200      	movs	r2, #0
 8000d80:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 8000d84:	4839      	ldr	r0, [pc, #228]	@ (8000e6c <MX_GPIO_Init+0x1a4>)
 8000d86:	f000 fdcf 	bl	8001928 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2140      	movs	r1, #64	@ 0x40
 8000d8e:	4838      	ldr	r0, [pc, #224]	@ (8000e70 <MX_GPIO_Init+0x1a8>)
 8000d90:	f000 fdca 	bl	8001928 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PE2 PE4 PE5 PE6
	 PE7 PE0 PE1 */
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6
 8000d94:	23f7      	movs	r3, #247	@ 0xf7
 8000d96:	617b      	str	r3, [r7, #20]
			| GPIO_PIN_7 | GPIO_PIN_0 | GPIO_PIN_1;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d98:	2301      	movs	r3, #1
 8000d9a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da0:	2300      	movs	r3, #0
 8000da2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000da4:	f107 0314 	add.w	r3, r7, #20
 8000da8:	4619      	mov	r1, r3
 8000daa:	482e      	ldr	r0, [pc, #184]	@ (8000e64 <MX_GPIO_Init+0x19c>)
 8000dac:	f000 fc08 	bl	80015c0 <HAL_GPIO_Init>

	/*Configure GPIO pin : PE3 */
	GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000db0:	2308      	movs	r3, #8
 8000db2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000db4:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000db8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dbe:	f107 0314 	add.w	r3, r7, #20
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4827      	ldr	r0, [pc, #156]	@ (8000e64 <MX_GPIO_Init+0x19c>)
 8000dc6:	f000 fbfb 	bl	80015c0 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC15 */
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000dca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000dce:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000dd0:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000dd4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dda:	f107 0314 	add.w	r3, r7, #20
 8000dde:	4619      	mov	r1, r3
 8000de0:	4823      	ldr	r0, [pc, #140]	@ (8000e70 <MX_GPIO_Init+0x1a8>)
 8000de2:	f000 fbed 	bl	80015c0 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_5;
 8000de6:	2321      	movs	r3, #33	@ 0x21
 8000de8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dea:	2301      	movs	r3, #1
 8000dec:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dee:	2300      	movs	r3, #0
 8000df0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df2:	2300      	movs	r3, #0
 8000df4:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000df6:	f107 0314 	add.w	r3, r7, #20
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	481a      	ldr	r0, [pc, #104]	@ (8000e68 <MX_GPIO_Init+0x1a0>)
 8000dfe:	f000 fbdf 	bl	80015c0 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD10 PD4 */
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_4;
 8000e02:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 8000e06:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000e08:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000e0c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e12:	f107 0314 	add.w	r3, r7, #20
 8000e16:	4619      	mov	r1, r3
 8000e18:	4814      	ldr	r0, [pc, #80]	@ (8000e6c <MX_GPIO_Init+0x1a4>)
 8000e1a:	f000 fbd1 	bl	80015c0 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD12 PD13 PD14 */
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14;
 8000e1e:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8000e22:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e24:	2301      	movs	r3, #1
 8000e26:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e30:	f107 0314 	add.w	r3, r7, #20
 8000e34:	4619      	mov	r1, r3
 8000e36:	480d      	ldr	r0, [pc, #52]	@ (8000e6c <MX_GPIO_Init+0x1a4>)
 8000e38:	f000 fbc2 	bl	80015c0 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC6 */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000e3c:	2340      	movs	r3, #64	@ 0x40
 8000e3e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e40:	2301      	movs	r3, #1
 8000e42:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e44:	2300      	movs	r3, #0
 8000e46:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e4c:	f107 0314 	add.w	r3, r7, #20
 8000e50:	4619      	mov	r1, r3
 8000e52:	4807      	ldr	r0, [pc, #28]	@ (8000e70 <MX_GPIO_Init+0x1a8>)
 8000e54:	f000 fbb4 	bl	80015c0 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000e58:	bf00      	nop
 8000e5a:	3728      	adds	r7, #40	@ 0x28
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	40023800 	.word	0x40023800
 8000e64:	40021000 	.word	0x40021000
 8000e68:	40020400 	.word	0x40020400
 8000e6c:	40020c00 	.word	0x40020c00
 8000e70:	40020800 	.word	0x40020800

08000e74 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000e74:	b4b0      	push	{r4, r5, r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
	// timer 7 update event(1 second)
	if (htim->Instance == TIM7) {
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a10      	ldr	r2, [pc, #64]	@ (8000ec4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d118      	bne.n	8000eb8 <HAL_TIM_PeriodElapsedCallback+0x44>
		//HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
		time++;
 8000e86:	4b10      	ldr	r3, [pc, #64]	@ (8000ec8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e8c:	1c54      	adds	r4, r2, #1
 8000e8e:	f143 0500 	adc.w	r5, r3, #0
 8000e92:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000e94:	e9c3 4500 	strd	r4, r5, [r3]
		if (sw1 == true && Press_Time <= 710) {
 8000e98:	4b0c      	ldr	r3, [pc, #48]	@ (8000ecc <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d00b      	beq.n	8000eb8 <HAL_TIM_PeriodElapsedCallback+0x44>
 8000ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000ea2:	881b      	ldrh	r3, [r3, #0]
 8000ea4:	f240 22c6 	movw	r2, #710	@ 0x2c6
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d805      	bhi.n	8000eb8 <HAL_TIM_PeriodElapsedCallback+0x44>
			Press_Time++;
 8000eac:	4b08      	ldr	r3, [pc, #32]	@ (8000ed0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000eae:	881b      	ldrh	r3, [r3, #0]
 8000eb0:	3301      	adds	r3, #1
 8000eb2:	b29a      	uxth	r2, r3
 8000eb4:	4b06      	ldr	r3, [pc, #24]	@ (8000ed0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000eb6:	801a      	strh	r2, [r3, #0]
		}
	}
}
 8000eb8:	bf00      	nop
 8000eba:	370c      	adds	r7, #12
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bcb0      	pop	{r4, r5, r7}
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	40001400 	.word	0x40001400
 8000ec8:	200000c8 	.word	0x200000c8
 8000ecc:	200000c4 	.word	0x200000c4
 8000ed0:	200000e4 	.word	0x200000e4

08000ed4 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_3) {
 8000ede:	88fb      	ldrh	r3, [r7, #6]
 8000ee0:	2b08      	cmp	r3, #8
 8000ee2:	d126      	bne.n	8000f32 <HAL_GPIO_EXTI_Callback+0x5e>
		if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_3) == GPIO_PIN_SET) {
 8000ee4:	2108      	movs	r1, #8
 8000ee6:	484f      	ldr	r0, [pc, #316]	@ (8001024 <HAL_GPIO_EXTI_Callback+0x150>)
 8000ee8:	f000 fd06 	bl	80018f8 <HAL_GPIO_ReadPin>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b01      	cmp	r3, #1
 8000ef0:	d113      	bne.n	8000f1a <HAL_GPIO_EXTI_Callback+0x46>
			if (sw1 == false) {
 8000ef2:	4b4d      	ldr	r3, [pc, #308]	@ (8001028 <HAL_GPIO_EXTI_Callback+0x154>)
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	f083 0301 	eor.w	r3, r3, #1
 8000efa:	b2db      	uxtb	r3, r3
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	f000 808d 	beq.w	800101c <HAL_GPIO_EXTI_Callback+0x148>
				sw1 = true;
 8000f02:	4b49      	ldr	r3, [pc, #292]	@ (8001028 <HAL_GPIO_EXTI_Callback+0x154>)
 8000f04:	2201      	movs	r2, #1
 8000f06:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000f08:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f0c:	4847      	ldr	r0, [pc, #284]	@ (800102c <HAL_GPIO_EXTI_Callback+0x158>)
 8000f0e:	f000 fd24 	bl	800195a <HAL_GPIO_TogglePin>
				Press_Time = 0; // sw1ì´ ëˆŒë¦´ ë•Œ Press_Time ì´ˆê¸°í™”
 8000f12:	4b47      	ldr	r3, [pc, #284]	@ (8001030 <HAL_GPIO_EXTI_Callback+0x15c>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	801a      	strh	r2, [r3, #0]
				sw4 = false;
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
			}
		}
	}
}
 8000f18:	e080      	b.n	800101c <HAL_GPIO_EXTI_Callback+0x148>
			if (sw1 == true) {
 8000f1a:	4b43      	ldr	r3, [pc, #268]	@ (8001028 <HAL_GPIO_EXTI_Callback+0x154>)
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d07c      	beq.n	800101c <HAL_GPIO_EXTI_Callback+0x148>
				sw1 = false;
 8000f22:	4b41      	ldr	r3, [pc, #260]	@ (8001028 <HAL_GPIO_EXTI_Callback+0x154>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8000f28:	2140      	movs	r1, #64	@ 0x40
 8000f2a:	4842      	ldr	r0, [pc, #264]	@ (8001034 <HAL_GPIO_EXTI_Callback+0x160>)
 8000f2c:	f000 fd15 	bl	800195a <HAL_GPIO_TogglePin>
}
 8000f30:	e074      	b.n	800101c <HAL_GPIO_EXTI_Callback+0x148>
	} else if (GPIO_Pin == GPIO_PIN_15) {
 8000f32:	88fb      	ldrh	r3, [r7, #6]
 8000f34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000f38:	d123      	bne.n	8000f82 <HAL_GPIO_EXTI_Callback+0xae>
		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15) == GPIO_PIN_SET) {
 8000f3a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f3e:	483d      	ldr	r0, [pc, #244]	@ (8001034 <HAL_GPIO_EXTI_Callback+0x160>)
 8000f40:	f000 fcda 	bl	80018f8 <HAL_GPIO_ReadPin>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b01      	cmp	r3, #1
 8000f48:	d10f      	bne.n	8000f6a <HAL_GPIO_EXTI_Callback+0x96>
			if (sw2 == false) {
 8000f4a:	4b3b      	ldr	r3, [pc, #236]	@ (8001038 <HAL_GPIO_EXTI_Callback+0x164>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	f083 0301 	eor.w	r3, r3, #1
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d061      	beq.n	800101c <HAL_GPIO_EXTI_Callback+0x148>
				sw2 = true;
 8000f58:	4b37      	ldr	r3, [pc, #220]	@ (8001038 <HAL_GPIO_EXTI_Callback+0x164>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000f5e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f62:	4832      	ldr	r0, [pc, #200]	@ (800102c <HAL_GPIO_EXTI_Callback+0x158>)
 8000f64:	f000 fcf9 	bl	800195a <HAL_GPIO_TogglePin>
}
 8000f68:	e058      	b.n	800101c <HAL_GPIO_EXTI_Callback+0x148>
			if (sw2 == true) {
 8000f6a:	4b33      	ldr	r3, [pc, #204]	@ (8001038 <HAL_GPIO_EXTI_Callback+0x164>)
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d054      	beq.n	800101c <HAL_GPIO_EXTI_Callback+0x148>
				sw2 = false;
 8000f72:	4b31      	ldr	r3, [pc, #196]	@ (8001038 <HAL_GPIO_EXTI_Callback+0x164>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8000f78:	2140      	movs	r1, #64	@ 0x40
 8000f7a:	482e      	ldr	r0, [pc, #184]	@ (8001034 <HAL_GPIO_EXTI_Callback+0x160>)
 8000f7c:	f000 fced 	bl	800195a <HAL_GPIO_TogglePin>
}
 8000f80:	e04c      	b.n	800101c <HAL_GPIO_EXTI_Callback+0x148>
	} else if (GPIO_Pin == GPIO_PIN_4) {
 8000f82:	88fb      	ldrh	r3, [r7, #6]
 8000f84:	2b10      	cmp	r3, #16
 8000f86:	d122      	bne.n	8000fce <HAL_GPIO_EXTI_Callback+0xfa>
		if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_4) == GPIO_PIN_SET) {
 8000f88:	2110      	movs	r1, #16
 8000f8a:	4828      	ldr	r0, [pc, #160]	@ (800102c <HAL_GPIO_EXTI_Callback+0x158>)
 8000f8c:	f000 fcb4 	bl	80018f8 <HAL_GPIO_ReadPin>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d10f      	bne.n	8000fb6 <HAL_GPIO_EXTI_Callback+0xe2>
			if (sw3 == false) {
 8000f96:	4b29      	ldr	r3, [pc, #164]	@ (800103c <HAL_GPIO_EXTI_Callback+0x168>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	f083 0301 	eor.w	r3, r3, #1
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d03b      	beq.n	800101c <HAL_GPIO_EXTI_Callback+0x148>
				sw3 = true;
 8000fa4:	4b25      	ldr	r3, [pc, #148]	@ (800103c <HAL_GPIO_EXTI_Callback+0x168>)
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000faa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000fae:	481f      	ldr	r0, [pc, #124]	@ (800102c <HAL_GPIO_EXTI_Callback+0x158>)
 8000fb0:	f000 fcd3 	bl	800195a <HAL_GPIO_TogglePin>
}
 8000fb4:	e032      	b.n	800101c <HAL_GPIO_EXTI_Callback+0x148>
			if (sw3 == true) {
 8000fb6:	4b21      	ldr	r3, [pc, #132]	@ (800103c <HAL_GPIO_EXTI_Callback+0x168>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d02e      	beq.n	800101c <HAL_GPIO_EXTI_Callback+0x148>
				sw3 = false;
 8000fbe:	4b1f      	ldr	r3, [pc, #124]	@ (800103c <HAL_GPIO_EXTI_Callback+0x168>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8000fc4:	2140      	movs	r1, #64	@ 0x40
 8000fc6:	481b      	ldr	r0, [pc, #108]	@ (8001034 <HAL_GPIO_EXTI_Callback+0x160>)
 8000fc8:	f000 fcc7 	bl	800195a <HAL_GPIO_TogglePin>
}
 8000fcc:	e026      	b.n	800101c <HAL_GPIO_EXTI_Callback+0x148>
	} else if (GPIO_Pin == GPIO_PIN_10) {
 8000fce:	88fb      	ldrh	r3, [r7, #6]
 8000fd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000fd4:	d122      	bne.n	800101c <HAL_GPIO_EXTI_Callback+0x148>
		if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_10) == GPIO_PIN_SET) {
 8000fd6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fda:	4814      	ldr	r0, [pc, #80]	@ (800102c <HAL_GPIO_EXTI_Callback+0x158>)
 8000fdc:	f000 fc8c 	bl	80018f8 <HAL_GPIO_ReadPin>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d10f      	bne.n	8001006 <HAL_GPIO_EXTI_Callback+0x132>
			if (sw4 == false) {
 8000fe6:	4b16      	ldr	r3, [pc, #88]	@ (8001040 <HAL_GPIO_EXTI_Callback+0x16c>)
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	f083 0301 	eor.w	r3, r3, #1
 8000fee:	b2db      	uxtb	r3, r3
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d013      	beq.n	800101c <HAL_GPIO_EXTI_Callback+0x148>
				sw4 = true;
 8000ff4:	4b12      	ldr	r3, [pc, #72]	@ (8001040 <HAL_GPIO_EXTI_Callback+0x16c>)
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000ffa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ffe:	480b      	ldr	r0, [pc, #44]	@ (800102c <HAL_GPIO_EXTI_Callback+0x158>)
 8001000:	f000 fcab 	bl	800195a <HAL_GPIO_TogglePin>
}
 8001004:	e00a      	b.n	800101c <HAL_GPIO_EXTI_Callback+0x148>
			if (sw4 == true) {
 8001006:	4b0e      	ldr	r3, [pc, #56]	@ (8001040 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d006      	beq.n	800101c <HAL_GPIO_EXTI_Callback+0x148>
				sw4 = false;
 800100e:	4b0c      	ldr	r3, [pc, #48]	@ (8001040 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001010:	2200      	movs	r2, #0
 8001012:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8001014:	2140      	movs	r1, #64	@ 0x40
 8001016:	4807      	ldr	r0, [pc, #28]	@ (8001034 <HAL_GPIO_EXTI_Callback+0x160>)
 8001018:	f000 fc9f 	bl	800195a <HAL_GPIO_TogglePin>
}
 800101c:	bf00      	nop
 800101e:	3708      	adds	r7, #8
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	40021000 	.word	0x40021000
 8001028:	200000c4 	.word	0x200000c4
 800102c:	40020c00 	.word	0x40020c00
 8001030:	200000e4 	.word	0x200000e4
 8001034:	40020800 	.word	0x40020800
 8001038:	200000c5 	.word	0x200000c5
 800103c:	200000c6 	.word	0x200000c6
 8001040:	200000c7 	.word	0x200000c7

08001044 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001048:	b672      	cpsid	i
}
 800104a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800104c:	bf00      	nop
 800104e:	e7fd      	b.n	800104c <Error_Handler+0x8>

08001050 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001056:	2300      	movs	r3, #0
 8001058:	607b      	str	r3, [r7, #4]
 800105a:	4b10      	ldr	r3, [pc, #64]	@ (800109c <HAL_MspInit+0x4c>)
 800105c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800105e:	4a0f      	ldr	r2, [pc, #60]	@ (800109c <HAL_MspInit+0x4c>)
 8001060:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001064:	6453      	str	r3, [r2, #68]	@ 0x44
 8001066:	4b0d      	ldr	r3, [pc, #52]	@ (800109c <HAL_MspInit+0x4c>)
 8001068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800106a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800106e:	607b      	str	r3, [r7, #4]
 8001070:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001072:	2300      	movs	r3, #0
 8001074:	603b      	str	r3, [r7, #0]
 8001076:	4b09      	ldr	r3, [pc, #36]	@ (800109c <HAL_MspInit+0x4c>)
 8001078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800107a:	4a08      	ldr	r2, [pc, #32]	@ (800109c <HAL_MspInit+0x4c>)
 800107c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001080:	6413      	str	r3, [r2, #64]	@ 0x40
 8001082:	4b06      	ldr	r3, [pc, #24]	@ (800109c <HAL_MspInit+0x4c>)
 8001084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001086:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800108a:	603b      	str	r3, [r7, #0]
 800108c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800108e:	bf00      	nop
 8001090:	370c      	adds	r7, #12
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop
 800109c:	40023800 	.word	0x40023800

080010a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b085      	sub	sp, #20
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a0b      	ldr	r2, [pc, #44]	@ (80010dc <HAL_TIM_Base_MspInit+0x3c>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d10d      	bne.n	80010ce <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	60fb      	str	r3, [r7, #12]
 80010b6:	4b0a      	ldr	r3, [pc, #40]	@ (80010e0 <HAL_TIM_Base_MspInit+0x40>)
 80010b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ba:	4a09      	ldr	r2, [pc, #36]	@ (80010e0 <HAL_TIM_Base_MspInit+0x40>)
 80010bc:	f043 0320 	orr.w	r3, r3, #32
 80010c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80010c2:	4b07      	ldr	r3, [pc, #28]	@ (80010e0 <HAL_TIM_Base_MspInit+0x40>)
 80010c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010c6:	f003 0320 	and.w	r3, r3, #32
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80010ce:	bf00      	nop
 80010d0:	3714      	adds	r7, #20
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	40001400 	.word	0x40001400
 80010e0:	40023800 	.word	0x40023800

080010e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010e8:	bf00      	nop
 80010ea:	e7fd      	b.n	80010e8 <NMI_Handler+0x4>

080010ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010f0:	bf00      	nop
 80010f2:	e7fd      	b.n	80010f0 <HardFault_Handler+0x4>

080010f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010f8:	bf00      	nop
 80010fa:	e7fd      	b.n	80010f8 <MemManage_Handler+0x4>

080010fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001100:	bf00      	nop
 8001102:	e7fd      	b.n	8001100 <BusFault_Handler+0x4>

08001104 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001108:	bf00      	nop
 800110a:	e7fd      	b.n	8001108 <UsageFault_Handler+0x4>

0800110c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001110:	bf00      	nop
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr

0800111a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800111a:	b480      	push	{r7}
 800111c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800111e:	bf00      	nop
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr

08001128 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800112c:	bf00      	nop
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr

08001136 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800113a:	f000 f8eb 	bl	8001314 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800113e:	bf00      	nop
 8001140:	bd80      	pop	{r7, pc}

08001142 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001142:	b580      	push	{r7, lr}
 8001144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001146:	2008      	movs	r0, #8
 8001148:	f000 fc22 	bl	8001990 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}

08001150 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001154:	2010      	movs	r0, #16
 8001156:	f000 fc1b 	bl	8001990 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800115a:	bf00      	nop
 800115c:	bd80      	pop	{r7, pc}

0800115e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800115e:	b580      	push	{r7, lr}
 8001160:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8001162:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001166:	f000 fc13 	bl	8001990 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800116a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800116e:	f000 fc0f 	bl	8001990 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001172:	bf00      	nop
 8001174:	bd80      	pop	{r7, pc}
	...

08001178 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800117c:	4802      	ldr	r0, [pc, #8]	@ (8001188 <TIM7_IRQHandler+0x10>)
 800117e:	f001 f943 	bl	8002408 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	2000007c 	.word	0x2000007c

0800118c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001194:	4a14      	ldr	r2, [pc, #80]	@ (80011e8 <_sbrk+0x5c>)
 8001196:	4b15      	ldr	r3, [pc, #84]	@ (80011ec <_sbrk+0x60>)
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011a0:	4b13      	ldr	r3, [pc, #76]	@ (80011f0 <_sbrk+0x64>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d102      	bne.n	80011ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011a8:	4b11      	ldr	r3, [pc, #68]	@ (80011f0 <_sbrk+0x64>)
 80011aa:	4a12      	ldr	r2, [pc, #72]	@ (80011f4 <_sbrk+0x68>)
 80011ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011ae:	4b10      	ldr	r3, [pc, #64]	@ (80011f0 <_sbrk+0x64>)
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4413      	add	r3, r2
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	d207      	bcs.n	80011cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011bc:	f001 fba0 	bl	8002900 <__errno>
 80011c0:	4603      	mov	r3, r0
 80011c2:	220c      	movs	r2, #12
 80011c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011c6:	f04f 33ff 	mov.w	r3, #4294967295
 80011ca:	e009      	b.n	80011e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011cc:	4b08      	ldr	r3, [pc, #32]	@ (80011f0 <_sbrk+0x64>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011d2:	4b07      	ldr	r3, [pc, #28]	@ (80011f0 <_sbrk+0x64>)
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4413      	add	r3, r2
 80011da:	4a05      	ldr	r2, [pc, #20]	@ (80011f0 <_sbrk+0x64>)
 80011dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011de:	68fb      	ldr	r3, [r7, #12]
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3718      	adds	r7, #24
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	20020000 	.word	0x20020000
 80011ec:	00000400 	.word	0x00000400
 80011f0:	200000e8 	.word	0x200000e8
 80011f4:	20000238 	.word	0x20000238

080011f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011fc:	4b06      	ldr	r3, [pc, #24]	@ (8001218 <SystemInit+0x20>)
 80011fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001202:	4a05      	ldr	r2, [pc, #20]	@ (8001218 <SystemInit+0x20>)
 8001204:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001208:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800120c:	bf00      	nop
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	e000ed00 	.word	0xe000ed00

0800121c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800121c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001254 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001220:	f7ff ffea 	bl	80011f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001224:	480c      	ldr	r0, [pc, #48]	@ (8001258 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001226:	490d      	ldr	r1, [pc, #52]	@ (800125c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001228:	4a0d      	ldr	r2, [pc, #52]	@ (8001260 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800122a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800122c:	e002      	b.n	8001234 <LoopCopyDataInit>

0800122e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800122e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001230:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001232:	3304      	adds	r3, #4

08001234 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001234:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001236:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001238:	d3f9      	bcc.n	800122e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800123a:	4a0a      	ldr	r2, [pc, #40]	@ (8001264 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800123c:	4c0a      	ldr	r4, [pc, #40]	@ (8001268 <LoopFillZerobss+0x22>)
  movs r3, #0
 800123e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001240:	e001      	b.n	8001246 <LoopFillZerobss>

08001242 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001242:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001244:	3204      	adds	r2, #4

08001246 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001246:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001248:	d3fb      	bcc.n	8001242 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800124a:	f001 fb5f 	bl	800290c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800124e:	f7ff fbd3 	bl	80009f8 <main>
  bx  lr    
 8001252:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001254:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001258:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800125c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001260:	08003284 	.word	0x08003284
  ldr r2, =_sbss
 8001264:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001268:	20000238 	.word	0x20000238

0800126c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800126c:	e7fe      	b.n	800126c <ADC_IRQHandler>
	...

08001270 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001274:	4b0e      	ldr	r3, [pc, #56]	@ (80012b0 <HAL_Init+0x40>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a0d      	ldr	r2, [pc, #52]	@ (80012b0 <HAL_Init+0x40>)
 800127a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800127e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001280:	4b0b      	ldr	r3, [pc, #44]	@ (80012b0 <HAL_Init+0x40>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a0a      	ldr	r2, [pc, #40]	@ (80012b0 <HAL_Init+0x40>)
 8001286:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800128a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800128c:	4b08      	ldr	r3, [pc, #32]	@ (80012b0 <HAL_Init+0x40>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a07      	ldr	r2, [pc, #28]	@ (80012b0 <HAL_Init+0x40>)
 8001292:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001296:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001298:	2003      	movs	r0, #3
 800129a:	f000 f94f 	bl	800153c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800129e:	200f      	movs	r0, #15
 80012a0:	f000 f808 	bl	80012b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012a4:	f7ff fed4 	bl	8001050 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012a8:	2300      	movs	r3, #0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	40023c00 	.word	0x40023c00

080012b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012bc:	4b12      	ldr	r3, [pc, #72]	@ (8001308 <HAL_InitTick+0x54>)
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	4b12      	ldr	r3, [pc, #72]	@ (800130c <HAL_InitTick+0x58>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	4619      	mov	r1, r3
 80012c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80012ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80012d2:	4618      	mov	r0, r3
 80012d4:	f000 f967 	bl	80015a6 <HAL_SYSTICK_Config>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012de:	2301      	movs	r3, #1
 80012e0:	e00e      	b.n	8001300 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2b0f      	cmp	r3, #15
 80012e6:	d80a      	bhi.n	80012fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012e8:	2200      	movs	r2, #0
 80012ea:	6879      	ldr	r1, [r7, #4]
 80012ec:	f04f 30ff 	mov.w	r0, #4294967295
 80012f0:	f000 f92f 	bl	8001552 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012f4:	4a06      	ldr	r2, [pc, #24]	@ (8001310 <HAL_InitTick+0x5c>)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012fa:	2300      	movs	r3, #0
 80012fc:	e000      	b.n	8001300 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
}
 8001300:	4618      	mov	r0, r3
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	20000000 	.word	0x20000000
 800130c:	20000008 	.word	0x20000008
 8001310:	20000004 	.word	0x20000004

08001314 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001318:	4b06      	ldr	r3, [pc, #24]	@ (8001334 <HAL_IncTick+0x20>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	461a      	mov	r2, r3
 800131e:	4b06      	ldr	r3, [pc, #24]	@ (8001338 <HAL_IncTick+0x24>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4413      	add	r3, r2
 8001324:	4a04      	ldr	r2, [pc, #16]	@ (8001338 <HAL_IncTick+0x24>)
 8001326:	6013      	str	r3, [r2, #0]
}
 8001328:	bf00      	nop
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	20000008 	.word	0x20000008
 8001338:	200000ec 	.word	0x200000ec

0800133c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  return uwTick;
 8001340:	4b03      	ldr	r3, [pc, #12]	@ (8001350 <HAL_GetTick+0x14>)
 8001342:	681b      	ldr	r3, [r3, #0]
}
 8001344:	4618      	mov	r0, r3
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	200000ec 	.word	0x200000ec

08001354 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800135c:	f7ff ffee 	bl	800133c <HAL_GetTick>
 8001360:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800136c:	d005      	beq.n	800137a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800136e:	4b0a      	ldr	r3, [pc, #40]	@ (8001398 <HAL_Delay+0x44>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	461a      	mov	r2, r3
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	4413      	add	r3, r2
 8001378:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800137a:	bf00      	nop
 800137c:	f7ff ffde 	bl	800133c <HAL_GetTick>
 8001380:	4602      	mov	r2, r0
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	1ad3      	subs	r3, r2, r3
 8001386:	68fa      	ldr	r2, [r7, #12]
 8001388:	429a      	cmp	r2, r3
 800138a:	d8f7      	bhi.n	800137c <HAL_Delay+0x28>
  {
  }
}
 800138c:	bf00      	nop
 800138e:	bf00      	nop
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000008 	.word	0x20000008

0800139c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800139c:	b480      	push	{r7}
 800139e:	b085      	sub	sp, #20
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	f003 0307 	and.w	r3, r3, #7
 80013aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013ac:	4b0c      	ldr	r3, [pc, #48]	@ (80013e0 <__NVIC_SetPriorityGrouping+0x44>)
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013b2:	68ba      	ldr	r2, [r7, #8]
 80013b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013b8:	4013      	ands	r3, r2
 80013ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013ce:	4a04      	ldr	r2, [pc, #16]	@ (80013e0 <__NVIC_SetPriorityGrouping+0x44>)
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	60d3      	str	r3, [r2, #12]
}
 80013d4:	bf00      	nop
 80013d6:	3714      	adds	r7, #20
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr
 80013e0:	e000ed00 	.word	0xe000ed00

080013e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013e8:	4b04      	ldr	r3, [pc, #16]	@ (80013fc <__NVIC_GetPriorityGrouping+0x18>)
 80013ea:	68db      	ldr	r3, [r3, #12]
 80013ec:	0a1b      	lsrs	r3, r3, #8
 80013ee:	f003 0307 	and.w	r3, r3, #7
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr
 80013fc:	e000ed00 	.word	0xe000ed00

08001400 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800140a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140e:	2b00      	cmp	r3, #0
 8001410:	db0b      	blt.n	800142a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001412:	79fb      	ldrb	r3, [r7, #7]
 8001414:	f003 021f 	and.w	r2, r3, #31
 8001418:	4907      	ldr	r1, [pc, #28]	@ (8001438 <__NVIC_EnableIRQ+0x38>)
 800141a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141e:	095b      	lsrs	r3, r3, #5
 8001420:	2001      	movs	r0, #1
 8001422:	fa00 f202 	lsl.w	r2, r0, r2
 8001426:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800142a:	bf00      	nop
 800142c:	370c      	adds	r7, #12
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	e000e100 	.word	0xe000e100

0800143c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	6039      	str	r1, [r7, #0]
 8001446:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001448:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144c:	2b00      	cmp	r3, #0
 800144e:	db0a      	blt.n	8001466 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	b2da      	uxtb	r2, r3
 8001454:	490c      	ldr	r1, [pc, #48]	@ (8001488 <__NVIC_SetPriority+0x4c>)
 8001456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800145a:	0112      	lsls	r2, r2, #4
 800145c:	b2d2      	uxtb	r2, r2
 800145e:	440b      	add	r3, r1
 8001460:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001464:	e00a      	b.n	800147c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	b2da      	uxtb	r2, r3
 800146a:	4908      	ldr	r1, [pc, #32]	@ (800148c <__NVIC_SetPriority+0x50>)
 800146c:	79fb      	ldrb	r3, [r7, #7]
 800146e:	f003 030f 	and.w	r3, r3, #15
 8001472:	3b04      	subs	r3, #4
 8001474:	0112      	lsls	r2, r2, #4
 8001476:	b2d2      	uxtb	r2, r2
 8001478:	440b      	add	r3, r1
 800147a:	761a      	strb	r2, [r3, #24]
}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr
 8001488:	e000e100 	.word	0xe000e100
 800148c:	e000ed00 	.word	0xe000ed00

08001490 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001490:	b480      	push	{r7}
 8001492:	b089      	sub	sp, #36	@ 0x24
 8001494:	af00      	add	r7, sp, #0
 8001496:	60f8      	str	r0, [r7, #12]
 8001498:	60b9      	str	r1, [r7, #8]
 800149a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	f003 0307 	and.w	r3, r3, #7
 80014a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014a4:	69fb      	ldr	r3, [r7, #28]
 80014a6:	f1c3 0307 	rsb	r3, r3, #7
 80014aa:	2b04      	cmp	r3, #4
 80014ac:	bf28      	it	cs
 80014ae:	2304      	movcs	r3, #4
 80014b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	3304      	adds	r3, #4
 80014b6:	2b06      	cmp	r3, #6
 80014b8:	d902      	bls.n	80014c0 <NVIC_EncodePriority+0x30>
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	3b03      	subs	r3, #3
 80014be:	e000      	b.n	80014c2 <NVIC_EncodePriority+0x32>
 80014c0:	2300      	movs	r3, #0
 80014c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014c4:	f04f 32ff 	mov.w	r2, #4294967295
 80014c8:	69bb      	ldr	r3, [r7, #24]
 80014ca:	fa02 f303 	lsl.w	r3, r2, r3
 80014ce:	43da      	mvns	r2, r3
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	401a      	ands	r2, r3
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014d8:	f04f 31ff 	mov.w	r1, #4294967295
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	fa01 f303 	lsl.w	r3, r1, r3
 80014e2:	43d9      	mvns	r1, r3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e8:	4313      	orrs	r3, r2
         );
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3724      	adds	r7, #36	@ 0x24
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr
	...

080014f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	3b01      	subs	r3, #1
 8001504:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001508:	d301      	bcc.n	800150e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800150a:	2301      	movs	r3, #1
 800150c:	e00f      	b.n	800152e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800150e:	4a0a      	ldr	r2, [pc, #40]	@ (8001538 <SysTick_Config+0x40>)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	3b01      	subs	r3, #1
 8001514:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001516:	210f      	movs	r1, #15
 8001518:	f04f 30ff 	mov.w	r0, #4294967295
 800151c:	f7ff ff8e 	bl	800143c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001520:	4b05      	ldr	r3, [pc, #20]	@ (8001538 <SysTick_Config+0x40>)
 8001522:	2200      	movs	r2, #0
 8001524:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001526:	4b04      	ldr	r3, [pc, #16]	@ (8001538 <SysTick_Config+0x40>)
 8001528:	2207      	movs	r2, #7
 800152a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800152c:	2300      	movs	r3, #0
}
 800152e:	4618      	mov	r0, r3
 8001530:	3708      	adds	r7, #8
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	e000e010 	.word	0xe000e010

0800153c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f7ff ff29 	bl	800139c <__NVIC_SetPriorityGrouping>
}
 800154a:	bf00      	nop
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}

08001552 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001552:	b580      	push	{r7, lr}
 8001554:	b086      	sub	sp, #24
 8001556:	af00      	add	r7, sp, #0
 8001558:	4603      	mov	r3, r0
 800155a:	60b9      	str	r1, [r7, #8]
 800155c:	607a      	str	r2, [r7, #4]
 800155e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001560:	2300      	movs	r3, #0
 8001562:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001564:	f7ff ff3e 	bl	80013e4 <__NVIC_GetPriorityGrouping>
 8001568:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800156a:	687a      	ldr	r2, [r7, #4]
 800156c:	68b9      	ldr	r1, [r7, #8]
 800156e:	6978      	ldr	r0, [r7, #20]
 8001570:	f7ff ff8e 	bl	8001490 <NVIC_EncodePriority>
 8001574:	4602      	mov	r2, r0
 8001576:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800157a:	4611      	mov	r1, r2
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff ff5d 	bl	800143c <__NVIC_SetPriority>
}
 8001582:	bf00      	nop
 8001584:	3718      	adds	r7, #24
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}

0800158a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800158a:	b580      	push	{r7, lr}
 800158c:	b082      	sub	sp, #8
 800158e:	af00      	add	r7, sp, #0
 8001590:	4603      	mov	r3, r0
 8001592:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001598:	4618      	mov	r0, r3
 800159a:	f7ff ff31 	bl	8001400 <__NVIC_EnableIRQ>
}
 800159e:	bf00      	nop
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b082      	sub	sp, #8
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f7ff ffa2 	bl	80014f8 <SysTick_Config>
 80015b4:	4603      	mov	r3, r0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
	...

080015c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b089      	sub	sp, #36	@ 0x24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80015ca:	2300      	movs	r3, #0
 80015cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80015ce:	2300      	movs	r3, #0
 80015d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80015d2:	2300      	movs	r3, #0
 80015d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015d6:	2300      	movs	r3, #0
 80015d8:	61fb      	str	r3, [r7, #28]
 80015da:	e16b      	b.n	80018b4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80015dc:	2201      	movs	r2, #1
 80015de:	69fb      	ldr	r3, [r7, #28]
 80015e0:	fa02 f303 	lsl.w	r3, r2, r3
 80015e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	697a      	ldr	r2, [r7, #20]
 80015ec:	4013      	ands	r3, r2
 80015ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80015f0:	693a      	ldr	r2, [r7, #16]
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	f040 815a 	bne.w	80018ae <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	f003 0303 	and.w	r3, r3, #3
 8001602:	2b01      	cmp	r3, #1
 8001604:	d005      	beq.n	8001612 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800160e:	2b02      	cmp	r3, #2
 8001610:	d130      	bne.n	8001674 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001618:	69fb      	ldr	r3, [r7, #28]
 800161a:	005b      	lsls	r3, r3, #1
 800161c:	2203      	movs	r2, #3
 800161e:	fa02 f303 	lsl.w	r3, r2, r3
 8001622:	43db      	mvns	r3, r3
 8001624:	69ba      	ldr	r2, [r7, #24]
 8001626:	4013      	ands	r3, r2
 8001628:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	68da      	ldr	r2, [r3, #12]
 800162e:	69fb      	ldr	r3, [r7, #28]
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	fa02 f303 	lsl.w	r3, r2, r3
 8001636:	69ba      	ldr	r2, [r7, #24]
 8001638:	4313      	orrs	r3, r2
 800163a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	69ba      	ldr	r2, [r7, #24]
 8001640:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001648:	2201      	movs	r2, #1
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	fa02 f303 	lsl.w	r3, r2, r3
 8001650:	43db      	mvns	r3, r3
 8001652:	69ba      	ldr	r2, [r7, #24]
 8001654:	4013      	ands	r3, r2
 8001656:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	091b      	lsrs	r3, r3, #4
 800165e:	f003 0201 	and.w	r2, r3, #1
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	fa02 f303 	lsl.w	r3, r2, r3
 8001668:	69ba      	ldr	r2, [r7, #24]
 800166a:	4313      	orrs	r3, r2
 800166c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	69ba      	ldr	r2, [r7, #24]
 8001672:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	f003 0303 	and.w	r3, r3, #3
 800167c:	2b03      	cmp	r3, #3
 800167e:	d017      	beq.n	80016b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	2203      	movs	r2, #3
 800168c:	fa02 f303 	lsl.w	r3, r2, r3
 8001690:	43db      	mvns	r3, r3
 8001692:	69ba      	ldr	r2, [r7, #24]
 8001694:	4013      	ands	r3, r2
 8001696:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	689a      	ldr	r2, [r3, #8]
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	fa02 f303 	lsl.w	r3, r2, r3
 80016a4:	69ba      	ldr	r2, [r7, #24]
 80016a6:	4313      	orrs	r3, r2
 80016a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	69ba      	ldr	r2, [r7, #24]
 80016ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	f003 0303 	and.w	r3, r3, #3
 80016b8:	2b02      	cmp	r3, #2
 80016ba:	d123      	bne.n	8001704 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	08da      	lsrs	r2, r3, #3
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	3208      	adds	r2, #8
 80016c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	f003 0307 	and.w	r3, r3, #7
 80016d0:	009b      	lsls	r3, r3, #2
 80016d2:	220f      	movs	r2, #15
 80016d4:	fa02 f303 	lsl.w	r3, r2, r3
 80016d8:	43db      	mvns	r3, r3
 80016da:	69ba      	ldr	r2, [r7, #24]
 80016dc:	4013      	ands	r3, r2
 80016de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	691a      	ldr	r2, [r3, #16]
 80016e4:	69fb      	ldr	r3, [r7, #28]
 80016e6:	f003 0307 	and.w	r3, r3, #7
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	fa02 f303 	lsl.w	r3, r2, r3
 80016f0:	69ba      	ldr	r2, [r7, #24]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	08da      	lsrs	r2, r3, #3
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	3208      	adds	r2, #8
 80016fe:	69b9      	ldr	r1, [r7, #24]
 8001700:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	005b      	lsls	r3, r3, #1
 800170e:	2203      	movs	r2, #3
 8001710:	fa02 f303 	lsl.w	r3, r2, r3
 8001714:	43db      	mvns	r3, r3
 8001716:	69ba      	ldr	r2, [r7, #24]
 8001718:	4013      	ands	r3, r2
 800171a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f003 0203 	and.w	r2, r3, #3
 8001724:	69fb      	ldr	r3, [r7, #28]
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	fa02 f303 	lsl.w	r3, r2, r3
 800172c:	69ba      	ldr	r2, [r7, #24]
 800172e:	4313      	orrs	r3, r2
 8001730:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	69ba      	ldr	r2, [r7, #24]
 8001736:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001740:	2b00      	cmp	r3, #0
 8001742:	f000 80b4 	beq.w	80018ae <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001746:	2300      	movs	r3, #0
 8001748:	60fb      	str	r3, [r7, #12]
 800174a:	4b60      	ldr	r3, [pc, #384]	@ (80018cc <HAL_GPIO_Init+0x30c>)
 800174c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800174e:	4a5f      	ldr	r2, [pc, #380]	@ (80018cc <HAL_GPIO_Init+0x30c>)
 8001750:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001754:	6453      	str	r3, [r2, #68]	@ 0x44
 8001756:	4b5d      	ldr	r3, [pc, #372]	@ (80018cc <HAL_GPIO_Init+0x30c>)
 8001758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800175a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001762:	4a5b      	ldr	r2, [pc, #364]	@ (80018d0 <HAL_GPIO_Init+0x310>)
 8001764:	69fb      	ldr	r3, [r7, #28]
 8001766:	089b      	lsrs	r3, r3, #2
 8001768:	3302      	adds	r3, #2
 800176a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800176e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001770:	69fb      	ldr	r3, [r7, #28]
 8001772:	f003 0303 	and.w	r3, r3, #3
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	220f      	movs	r2, #15
 800177a:	fa02 f303 	lsl.w	r3, r2, r3
 800177e:	43db      	mvns	r3, r3
 8001780:	69ba      	ldr	r2, [r7, #24]
 8001782:	4013      	ands	r3, r2
 8001784:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4a52      	ldr	r2, [pc, #328]	@ (80018d4 <HAL_GPIO_Init+0x314>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d02b      	beq.n	80017e6 <HAL_GPIO_Init+0x226>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4a51      	ldr	r2, [pc, #324]	@ (80018d8 <HAL_GPIO_Init+0x318>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d025      	beq.n	80017e2 <HAL_GPIO_Init+0x222>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4a50      	ldr	r2, [pc, #320]	@ (80018dc <HAL_GPIO_Init+0x31c>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d01f      	beq.n	80017de <HAL_GPIO_Init+0x21e>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4a4f      	ldr	r2, [pc, #316]	@ (80018e0 <HAL_GPIO_Init+0x320>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d019      	beq.n	80017da <HAL_GPIO_Init+0x21a>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a4e      	ldr	r2, [pc, #312]	@ (80018e4 <HAL_GPIO_Init+0x324>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d013      	beq.n	80017d6 <HAL_GPIO_Init+0x216>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4a4d      	ldr	r2, [pc, #308]	@ (80018e8 <HAL_GPIO_Init+0x328>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d00d      	beq.n	80017d2 <HAL_GPIO_Init+0x212>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4a4c      	ldr	r2, [pc, #304]	@ (80018ec <HAL_GPIO_Init+0x32c>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d007      	beq.n	80017ce <HAL_GPIO_Init+0x20e>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4a4b      	ldr	r2, [pc, #300]	@ (80018f0 <HAL_GPIO_Init+0x330>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d101      	bne.n	80017ca <HAL_GPIO_Init+0x20a>
 80017c6:	2307      	movs	r3, #7
 80017c8:	e00e      	b.n	80017e8 <HAL_GPIO_Init+0x228>
 80017ca:	2308      	movs	r3, #8
 80017cc:	e00c      	b.n	80017e8 <HAL_GPIO_Init+0x228>
 80017ce:	2306      	movs	r3, #6
 80017d0:	e00a      	b.n	80017e8 <HAL_GPIO_Init+0x228>
 80017d2:	2305      	movs	r3, #5
 80017d4:	e008      	b.n	80017e8 <HAL_GPIO_Init+0x228>
 80017d6:	2304      	movs	r3, #4
 80017d8:	e006      	b.n	80017e8 <HAL_GPIO_Init+0x228>
 80017da:	2303      	movs	r3, #3
 80017dc:	e004      	b.n	80017e8 <HAL_GPIO_Init+0x228>
 80017de:	2302      	movs	r3, #2
 80017e0:	e002      	b.n	80017e8 <HAL_GPIO_Init+0x228>
 80017e2:	2301      	movs	r3, #1
 80017e4:	e000      	b.n	80017e8 <HAL_GPIO_Init+0x228>
 80017e6:	2300      	movs	r3, #0
 80017e8:	69fa      	ldr	r2, [r7, #28]
 80017ea:	f002 0203 	and.w	r2, r2, #3
 80017ee:	0092      	lsls	r2, r2, #2
 80017f0:	4093      	lsls	r3, r2
 80017f2:	69ba      	ldr	r2, [r7, #24]
 80017f4:	4313      	orrs	r3, r2
 80017f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80017f8:	4935      	ldr	r1, [pc, #212]	@ (80018d0 <HAL_GPIO_Init+0x310>)
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	089b      	lsrs	r3, r3, #2
 80017fe:	3302      	adds	r3, #2
 8001800:	69ba      	ldr	r2, [r7, #24]
 8001802:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001806:	4b3b      	ldr	r3, [pc, #236]	@ (80018f4 <HAL_GPIO_Init+0x334>)
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	43db      	mvns	r3, r3
 8001810:	69ba      	ldr	r2, [r7, #24]
 8001812:	4013      	ands	r3, r2
 8001814:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d003      	beq.n	800182a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001822:	69ba      	ldr	r2, [r7, #24]
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	4313      	orrs	r3, r2
 8001828:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800182a:	4a32      	ldr	r2, [pc, #200]	@ (80018f4 <HAL_GPIO_Init+0x334>)
 800182c:	69bb      	ldr	r3, [r7, #24]
 800182e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001830:	4b30      	ldr	r3, [pc, #192]	@ (80018f4 <HAL_GPIO_Init+0x334>)
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	43db      	mvns	r3, r3
 800183a:	69ba      	ldr	r2, [r7, #24]
 800183c:	4013      	ands	r3, r2
 800183e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001848:	2b00      	cmp	r3, #0
 800184a:	d003      	beq.n	8001854 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800184c:	69ba      	ldr	r2, [r7, #24]
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	4313      	orrs	r3, r2
 8001852:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001854:	4a27      	ldr	r2, [pc, #156]	@ (80018f4 <HAL_GPIO_Init+0x334>)
 8001856:	69bb      	ldr	r3, [r7, #24]
 8001858:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800185a:	4b26      	ldr	r3, [pc, #152]	@ (80018f4 <HAL_GPIO_Init+0x334>)
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	43db      	mvns	r3, r3
 8001864:	69ba      	ldr	r2, [r7, #24]
 8001866:	4013      	ands	r3, r2
 8001868:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001872:	2b00      	cmp	r3, #0
 8001874:	d003      	beq.n	800187e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001876:	69ba      	ldr	r2, [r7, #24]
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	4313      	orrs	r3, r2
 800187c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800187e:	4a1d      	ldr	r2, [pc, #116]	@ (80018f4 <HAL_GPIO_Init+0x334>)
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001884:	4b1b      	ldr	r3, [pc, #108]	@ (80018f4 <HAL_GPIO_Init+0x334>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	43db      	mvns	r3, r3
 800188e:	69ba      	ldr	r2, [r7, #24]
 8001890:	4013      	ands	r3, r2
 8001892:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d003      	beq.n	80018a8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80018a0:	69ba      	ldr	r2, [r7, #24]
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	4313      	orrs	r3, r2
 80018a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80018a8:	4a12      	ldr	r2, [pc, #72]	@ (80018f4 <HAL_GPIO_Init+0x334>)
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	3301      	adds	r3, #1
 80018b2:	61fb      	str	r3, [r7, #28]
 80018b4:	69fb      	ldr	r3, [r7, #28]
 80018b6:	2b0f      	cmp	r3, #15
 80018b8:	f67f ae90 	bls.w	80015dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80018bc:	bf00      	nop
 80018be:	bf00      	nop
 80018c0:	3724      	adds	r7, #36	@ 0x24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	40023800 	.word	0x40023800
 80018d0:	40013800 	.word	0x40013800
 80018d4:	40020000 	.word	0x40020000
 80018d8:	40020400 	.word	0x40020400
 80018dc:	40020800 	.word	0x40020800
 80018e0:	40020c00 	.word	0x40020c00
 80018e4:	40021000 	.word	0x40021000
 80018e8:	40021400 	.word	0x40021400
 80018ec:	40021800 	.word	0x40021800
 80018f0:	40021c00 	.word	0x40021c00
 80018f4:	40013c00 	.word	0x40013c00

080018f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b085      	sub	sp, #20
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	460b      	mov	r3, r1
 8001902:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	691a      	ldr	r2, [r3, #16]
 8001908:	887b      	ldrh	r3, [r7, #2]
 800190a:	4013      	ands	r3, r2
 800190c:	2b00      	cmp	r3, #0
 800190e:	d002      	beq.n	8001916 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001910:	2301      	movs	r3, #1
 8001912:	73fb      	strb	r3, [r7, #15]
 8001914:	e001      	b.n	800191a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001916:	2300      	movs	r3, #0
 8001918:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800191a:	7bfb      	ldrb	r3, [r7, #15]
}
 800191c:	4618      	mov	r0, r3
 800191e:	3714      	adds	r7, #20
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr

08001928 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	460b      	mov	r3, r1
 8001932:	807b      	strh	r3, [r7, #2]
 8001934:	4613      	mov	r3, r2
 8001936:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001938:	787b      	ldrb	r3, [r7, #1]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d003      	beq.n	8001946 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800193e:	887a      	ldrh	r2, [r7, #2]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001944:	e003      	b.n	800194e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001946:	887b      	ldrh	r3, [r7, #2]
 8001948:	041a      	lsls	r2, r3, #16
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	619a      	str	r2, [r3, #24]
}
 800194e:	bf00      	nop
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr

0800195a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800195a:	b480      	push	{r7}
 800195c:	b085      	sub	sp, #20
 800195e:	af00      	add	r7, sp, #0
 8001960:	6078      	str	r0, [r7, #4]
 8001962:	460b      	mov	r3, r1
 8001964:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	695b      	ldr	r3, [r3, #20]
 800196a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800196c:	887a      	ldrh	r2, [r7, #2]
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	4013      	ands	r3, r2
 8001972:	041a      	lsls	r2, r3, #16
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	43d9      	mvns	r1, r3
 8001978:	887b      	ldrh	r3, [r7, #2]
 800197a:	400b      	ands	r3, r1
 800197c:	431a      	orrs	r2, r3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	619a      	str	r2, [r3, #24]
}
 8001982:	bf00      	nop
 8001984:	3714      	adds	r7, #20
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
	...

08001990 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800199a:	4b08      	ldr	r3, [pc, #32]	@ (80019bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800199c:	695a      	ldr	r2, [r3, #20]
 800199e:	88fb      	ldrh	r3, [r7, #6]
 80019a0:	4013      	ands	r3, r2
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d006      	beq.n	80019b4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80019a6:	4a05      	ldr	r2, [pc, #20]	@ (80019bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80019a8:	88fb      	ldrh	r3, [r7, #6]
 80019aa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80019ac:	88fb      	ldrh	r3, [r7, #6]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff fa90 	bl	8000ed4 <HAL_GPIO_EXTI_Callback>
  }
}
 80019b4:	bf00      	nop
 80019b6:	3708      	adds	r7, #8
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	40013c00 	.word	0x40013c00

080019c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b086      	sub	sp, #24
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d101      	bne.n	80019d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e267      	b.n	8001ea2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d075      	beq.n	8001aca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80019de:	4b88      	ldr	r3, [pc, #544]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	f003 030c 	and.w	r3, r3, #12
 80019e6:	2b04      	cmp	r3, #4
 80019e8:	d00c      	beq.n	8001a04 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019ea:	4b85      	ldr	r3, [pc, #532]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 80019ec:	689b      	ldr	r3, [r3, #8]
 80019ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80019f2:	2b08      	cmp	r3, #8
 80019f4:	d112      	bne.n	8001a1c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019f6:	4b82      	ldr	r3, [pc, #520]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a02:	d10b      	bne.n	8001a1c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a04:	4b7e      	ldr	r3, [pc, #504]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d05b      	beq.n	8001ac8 <HAL_RCC_OscConfig+0x108>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d157      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e242      	b.n	8001ea2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a24:	d106      	bne.n	8001a34 <HAL_RCC_OscConfig+0x74>
 8001a26:	4b76      	ldr	r3, [pc, #472]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a75      	ldr	r2, [pc, #468]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001a2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a30:	6013      	str	r3, [r2, #0]
 8001a32:	e01d      	b.n	8001a70 <HAL_RCC_OscConfig+0xb0>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a3c:	d10c      	bne.n	8001a58 <HAL_RCC_OscConfig+0x98>
 8001a3e:	4b70      	ldr	r3, [pc, #448]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a6f      	ldr	r2, [pc, #444]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001a44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a48:	6013      	str	r3, [r2, #0]
 8001a4a:	4b6d      	ldr	r3, [pc, #436]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a6c      	ldr	r2, [pc, #432]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001a50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a54:	6013      	str	r3, [r2, #0]
 8001a56:	e00b      	b.n	8001a70 <HAL_RCC_OscConfig+0xb0>
 8001a58:	4b69      	ldr	r3, [pc, #420]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a68      	ldr	r2, [pc, #416]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001a5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a62:	6013      	str	r3, [r2, #0]
 8001a64:	4b66      	ldr	r3, [pc, #408]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a65      	ldr	r2, [pc, #404]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001a6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d013      	beq.n	8001aa0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a78:	f7ff fc60 	bl	800133c <HAL_GetTick>
 8001a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a7e:	e008      	b.n	8001a92 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a80:	f7ff fc5c 	bl	800133c <HAL_GetTick>
 8001a84:	4602      	mov	r2, r0
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	2b64      	cmp	r3, #100	@ 0x64
 8001a8c:	d901      	bls.n	8001a92 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	e207      	b.n	8001ea2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a92:	4b5b      	ldr	r3, [pc, #364]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d0f0      	beq.n	8001a80 <HAL_RCC_OscConfig+0xc0>
 8001a9e:	e014      	b.n	8001aca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa0:	f7ff fc4c 	bl	800133c <HAL_GetTick>
 8001aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001aa6:	e008      	b.n	8001aba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001aa8:	f7ff fc48 	bl	800133c <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b64      	cmp	r3, #100	@ 0x64
 8001ab4:	d901      	bls.n	8001aba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e1f3      	b.n	8001ea2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001aba:	4b51      	ldr	r3, [pc, #324]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d1f0      	bne.n	8001aa8 <HAL_RCC_OscConfig+0xe8>
 8001ac6:	e000      	b.n	8001aca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ac8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 0302 	and.w	r3, r3, #2
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d063      	beq.n	8001b9e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ad6:	4b4a      	ldr	r3, [pc, #296]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	f003 030c 	and.w	r3, r3, #12
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d00b      	beq.n	8001afa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ae2:	4b47      	ldr	r3, [pc, #284]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001aea:	2b08      	cmp	r3, #8
 8001aec:	d11c      	bne.n	8001b28 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001aee:	4b44      	ldr	r3, [pc, #272]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d116      	bne.n	8001b28 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001afa:	4b41      	ldr	r3, [pc, #260]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d005      	beq.n	8001b12 <HAL_RCC_OscConfig+0x152>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	68db      	ldr	r3, [r3, #12]
 8001b0a:	2b01      	cmp	r3, #1
 8001b0c:	d001      	beq.n	8001b12 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e1c7      	b.n	8001ea2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b12:	4b3b      	ldr	r3, [pc, #236]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	691b      	ldr	r3, [r3, #16]
 8001b1e:	00db      	lsls	r3, r3, #3
 8001b20:	4937      	ldr	r1, [pc, #220]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001b22:	4313      	orrs	r3, r2
 8001b24:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b26:	e03a      	b.n	8001b9e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d020      	beq.n	8001b72 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b30:	4b34      	ldr	r3, [pc, #208]	@ (8001c04 <HAL_RCC_OscConfig+0x244>)
 8001b32:	2201      	movs	r2, #1
 8001b34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b36:	f7ff fc01 	bl	800133c <HAL_GetTick>
 8001b3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b3c:	e008      	b.n	8001b50 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b3e:	f7ff fbfd 	bl	800133c <HAL_GetTick>
 8001b42:	4602      	mov	r2, r0
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d901      	bls.n	8001b50 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	e1a8      	b.n	8001ea2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b50:	4b2b      	ldr	r3, [pc, #172]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0302 	and.w	r3, r3, #2
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d0f0      	beq.n	8001b3e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b5c:	4b28      	ldr	r3, [pc, #160]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	691b      	ldr	r3, [r3, #16]
 8001b68:	00db      	lsls	r3, r3, #3
 8001b6a:	4925      	ldr	r1, [pc, #148]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	600b      	str	r3, [r1, #0]
 8001b70:	e015      	b.n	8001b9e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b72:	4b24      	ldr	r3, [pc, #144]	@ (8001c04 <HAL_RCC_OscConfig+0x244>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b78:	f7ff fbe0 	bl	800133c <HAL_GetTick>
 8001b7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b7e:	e008      	b.n	8001b92 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b80:	f7ff fbdc 	bl	800133c <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e187      	b.n	8001ea2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b92:	4b1b      	ldr	r3, [pc, #108]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0302 	and.w	r3, r3, #2
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d1f0      	bne.n	8001b80 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0308 	and.w	r3, r3, #8
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d036      	beq.n	8001c18 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	695b      	ldr	r3, [r3, #20]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d016      	beq.n	8001be0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bb2:	4b15      	ldr	r3, [pc, #84]	@ (8001c08 <HAL_RCC_OscConfig+0x248>)
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bb8:	f7ff fbc0 	bl	800133c <HAL_GetTick>
 8001bbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bbe:	e008      	b.n	8001bd2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bc0:	f7ff fbbc 	bl	800133c <HAL_GetTick>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	2b02      	cmp	r3, #2
 8001bcc:	d901      	bls.n	8001bd2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	e167      	b.n	8001ea2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bd2:	4b0b      	ldr	r3, [pc, #44]	@ (8001c00 <HAL_RCC_OscConfig+0x240>)
 8001bd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bd6:	f003 0302 	and.w	r3, r3, #2
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d0f0      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x200>
 8001bde:	e01b      	b.n	8001c18 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001be0:	4b09      	ldr	r3, [pc, #36]	@ (8001c08 <HAL_RCC_OscConfig+0x248>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001be6:	f7ff fba9 	bl	800133c <HAL_GetTick>
 8001bea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bec:	e00e      	b.n	8001c0c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bee:	f7ff fba5 	bl	800133c <HAL_GetTick>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	2b02      	cmp	r3, #2
 8001bfa:	d907      	bls.n	8001c0c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	e150      	b.n	8001ea2 <HAL_RCC_OscConfig+0x4e2>
 8001c00:	40023800 	.word	0x40023800
 8001c04:	42470000 	.word	0x42470000
 8001c08:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c0c:	4b88      	ldr	r3, [pc, #544]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001c0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c10:	f003 0302 	and.w	r3, r3, #2
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d1ea      	bne.n	8001bee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 0304 	and.w	r3, r3, #4
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	f000 8097 	beq.w	8001d54 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c26:	2300      	movs	r3, #0
 8001c28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c2a:	4b81      	ldr	r3, [pc, #516]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d10f      	bne.n	8001c56 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c36:	2300      	movs	r3, #0
 8001c38:	60bb      	str	r3, [r7, #8]
 8001c3a:	4b7d      	ldr	r3, [pc, #500]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c3e:	4a7c      	ldr	r2, [pc, #496]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001c40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c44:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c46:	4b7a      	ldr	r3, [pc, #488]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c4e:	60bb      	str	r3, [r7, #8]
 8001c50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c52:	2301      	movs	r3, #1
 8001c54:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c56:	4b77      	ldr	r3, [pc, #476]	@ (8001e34 <HAL_RCC_OscConfig+0x474>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d118      	bne.n	8001c94 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c62:	4b74      	ldr	r3, [pc, #464]	@ (8001e34 <HAL_RCC_OscConfig+0x474>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a73      	ldr	r2, [pc, #460]	@ (8001e34 <HAL_RCC_OscConfig+0x474>)
 8001c68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c6e:	f7ff fb65 	bl	800133c <HAL_GetTick>
 8001c72:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c74:	e008      	b.n	8001c88 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c76:	f7ff fb61 	bl	800133c <HAL_GetTick>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	1ad3      	subs	r3, r2, r3
 8001c80:	2b02      	cmp	r3, #2
 8001c82:	d901      	bls.n	8001c88 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001c84:	2303      	movs	r3, #3
 8001c86:	e10c      	b.n	8001ea2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c88:	4b6a      	ldr	r3, [pc, #424]	@ (8001e34 <HAL_RCC_OscConfig+0x474>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d0f0      	beq.n	8001c76 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d106      	bne.n	8001caa <HAL_RCC_OscConfig+0x2ea>
 8001c9c:	4b64      	ldr	r3, [pc, #400]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001c9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ca0:	4a63      	ldr	r2, [pc, #396]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001ca2:	f043 0301 	orr.w	r3, r3, #1
 8001ca6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ca8:	e01c      	b.n	8001ce4 <HAL_RCC_OscConfig+0x324>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	2b05      	cmp	r3, #5
 8001cb0:	d10c      	bne.n	8001ccc <HAL_RCC_OscConfig+0x30c>
 8001cb2:	4b5f      	ldr	r3, [pc, #380]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001cb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cb6:	4a5e      	ldr	r2, [pc, #376]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001cb8:	f043 0304 	orr.w	r3, r3, #4
 8001cbc:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cbe:	4b5c      	ldr	r3, [pc, #368]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001cc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cc2:	4a5b      	ldr	r2, [pc, #364]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001cc4:	f043 0301 	orr.w	r3, r3, #1
 8001cc8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cca:	e00b      	b.n	8001ce4 <HAL_RCC_OscConfig+0x324>
 8001ccc:	4b58      	ldr	r3, [pc, #352]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001cce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cd0:	4a57      	ldr	r2, [pc, #348]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001cd2:	f023 0301 	bic.w	r3, r3, #1
 8001cd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cd8:	4b55      	ldr	r3, [pc, #340]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001cda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cdc:	4a54      	ldr	r2, [pc, #336]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001cde:	f023 0304 	bic.w	r3, r3, #4
 8001ce2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d015      	beq.n	8001d18 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cec:	f7ff fb26 	bl	800133c <HAL_GetTick>
 8001cf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cf2:	e00a      	b.n	8001d0a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cf4:	f7ff fb22 	bl	800133c <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d901      	bls.n	8001d0a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e0cb      	b.n	8001ea2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d0a:	4b49      	ldr	r3, [pc, #292]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001d0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d0ee      	beq.n	8001cf4 <HAL_RCC_OscConfig+0x334>
 8001d16:	e014      	b.n	8001d42 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d18:	f7ff fb10 	bl	800133c <HAL_GetTick>
 8001d1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d1e:	e00a      	b.n	8001d36 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d20:	f7ff fb0c 	bl	800133c <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e0b5      	b.n	8001ea2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d36:	4b3e      	ldr	r3, [pc, #248]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d1ee      	bne.n	8001d20 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d42:	7dfb      	ldrb	r3, [r7, #23]
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d105      	bne.n	8001d54 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d48:	4b39      	ldr	r3, [pc, #228]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d4c:	4a38      	ldr	r2, [pc, #224]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001d4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d52:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	699b      	ldr	r3, [r3, #24]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	f000 80a1 	beq.w	8001ea0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d5e:	4b34      	ldr	r3, [pc, #208]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	f003 030c 	and.w	r3, r3, #12
 8001d66:	2b08      	cmp	r3, #8
 8001d68:	d05c      	beq.n	8001e24 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	699b      	ldr	r3, [r3, #24]
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d141      	bne.n	8001df6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d72:	4b31      	ldr	r3, [pc, #196]	@ (8001e38 <HAL_RCC_OscConfig+0x478>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d78:	f7ff fae0 	bl	800133c <HAL_GetTick>
 8001d7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d7e:	e008      	b.n	8001d92 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d80:	f7ff fadc 	bl	800133c <HAL_GetTick>
 8001d84:	4602      	mov	r2, r0
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d901      	bls.n	8001d92 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	e087      	b.n	8001ea2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d92:	4b27      	ldr	r3, [pc, #156]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d1f0      	bne.n	8001d80 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	69da      	ldr	r2, [r3, #28]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a1b      	ldr	r3, [r3, #32]
 8001da6:	431a      	orrs	r2, r3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dac:	019b      	lsls	r3, r3, #6
 8001dae:	431a      	orrs	r2, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001db4:	085b      	lsrs	r3, r3, #1
 8001db6:	3b01      	subs	r3, #1
 8001db8:	041b      	lsls	r3, r3, #16
 8001dba:	431a      	orrs	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dc0:	061b      	lsls	r3, r3, #24
 8001dc2:	491b      	ldr	r1, [pc, #108]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001dc8:	4b1b      	ldr	r3, [pc, #108]	@ (8001e38 <HAL_RCC_OscConfig+0x478>)
 8001dca:	2201      	movs	r2, #1
 8001dcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dce:	f7ff fab5 	bl	800133c <HAL_GetTick>
 8001dd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dd4:	e008      	b.n	8001de8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dd6:	f7ff fab1 	bl	800133c <HAL_GetTick>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	2b02      	cmp	r3, #2
 8001de2:	d901      	bls.n	8001de8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001de4:	2303      	movs	r3, #3
 8001de6:	e05c      	b.n	8001ea2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001de8:	4b11      	ldr	r3, [pc, #68]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d0f0      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x416>
 8001df4:	e054      	b.n	8001ea0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001df6:	4b10      	ldr	r3, [pc, #64]	@ (8001e38 <HAL_RCC_OscConfig+0x478>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dfc:	f7ff fa9e 	bl	800133c <HAL_GetTick>
 8001e00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e02:	e008      	b.n	8001e16 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e04:	f7ff fa9a 	bl	800133c <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e045      	b.n	8001ea2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e16:	4b06      	ldr	r3, [pc, #24]	@ (8001e30 <HAL_RCC_OscConfig+0x470>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d1f0      	bne.n	8001e04 <HAL_RCC_OscConfig+0x444>
 8001e22:	e03d      	b.n	8001ea0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	699b      	ldr	r3, [r3, #24]
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	d107      	bne.n	8001e3c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e038      	b.n	8001ea2 <HAL_RCC_OscConfig+0x4e2>
 8001e30:	40023800 	.word	0x40023800
 8001e34:	40007000 	.word	0x40007000
 8001e38:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e3c:	4b1b      	ldr	r3, [pc, #108]	@ (8001eac <HAL_RCC_OscConfig+0x4ec>)
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	699b      	ldr	r3, [r3, #24]
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d028      	beq.n	8001e9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d121      	bne.n	8001e9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e62:	429a      	cmp	r2, r3
 8001e64:	d11a      	bne.n	8001e9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e66:	68fa      	ldr	r2, [r7, #12]
 8001e68:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001e72:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d111      	bne.n	8001e9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e82:	085b      	lsrs	r3, r3, #1
 8001e84:	3b01      	subs	r3, #1
 8001e86:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d107      	bne.n	8001e9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e96:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d001      	beq.n	8001ea0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e000      	b.n	8001ea2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001ea0:	2300      	movs	r3, #0
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3718      	adds	r7, #24
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	40023800 	.word	0x40023800

08001eb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
 8001eb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d101      	bne.n	8001ec4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e0cc      	b.n	800205e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ec4:	4b68      	ldr	r3, [pc, #416]	@ (8002068 <HAL_RCC_ClockConfig+0x1b8>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f003 0307 	and.w	r3, r3, #7
 8001ecc:	683a      	ldr	r2, [r7, #0]
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	d90c      	bls.n	8001eec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ed2:	4b65      	ldr	r3, [pc, #404]	@ (8002068 <HAL_RCC_ClockConfig+0x1b8>)
 8001ed4:	683a      	ldr	r2, [r7, #0]
 8001ed6:	b2d2      	uxtb	r2, r2
 8001ed8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eda:	4b63      	ldr	r3, [pc, #396]	@ (8002068 <HAL_RCC_ClockConfig+0x1b8>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0307 	and.w	r3, r3, #7
 8001ee2:	683a      	ldr	r2, [r7, #0]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d001      	beq.n	8001eec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e0b8      	b.n	800205e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 0302 	and.w	r3, r3, #2
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d020      	beq.n	8001f3a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f003 0304 	and.w	r3, r3, #4
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d005      	beq.n	8001f10 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f04:	4b59      	ldr	r3, [pc, #356]	@ (800206c <HAL_RCC_ClockConfig+0x1bc>)
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	4a58      	ldr	r2, [pc, #352]	@ (800206c <HAL_RCC_ClockConfig+0x1bc>)
 8001f0a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001f0e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f003 0308 	and.w	r3, r3, #8
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d005      	beq.n	8001f28 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f1c:	4b53      	ldr	r3, [pc, #332]	@ (800206c <HAL_RCC_ClockConfig+0x1bc>)
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	4a52      	ldr	r2, [pc, #328]	@ (800206c <HAL_RCC_ClockConfig+0x1bc>)
 8001f22:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001f26:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f28:	4b50      	ldr	r3, [pc, #320]	@ (800206c <HAL_RCC_ClockConfig+0x1bc>)
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	494d      	ldr	r1, [pc, #308]	@ (800206c <HAL_RCC_ClockConfig+0x1bc>)
 8001f36:	4313      	orrs	r3, r2
 8001f38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0301 	and.w	r3, r3, #1
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d044      	beq.n	8001fd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d107      	bne.n	8001f5e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f4e:	4b47      	ldr	r3, [pc, #284]	@ (800206c <HAL_RCC_ClockConfig+0x1bc>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d119      	bne.n	8001f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e07f      	b.n	800205e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d003      	beq.n	8001f6e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f6a:	2b03      	cmp	r3, #3
 8001f6c:	d107      	bne.n	8001f7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f6e:	4b3f      	ldr	r3, [pc, #252]	@ (800206c <HAL_RCC_ClockConfig+0x1bc>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d109      	bne.n	8001f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e06f      	b.n	800205e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f7e:	4b3b      	ldr	r3, [pc, #236]	@ (800206c <HAL_RCC_ClockConfig+0x1bc>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d101      	bne.n	8001f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e067      	b.n	800205e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f8e:	4b37      	ldr	r3, [pc, #220]	@ (800206c <HAL_RCC_ClockConfig+0x1bc>)
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	f023 0203 	bic.w	r2, r3, #3
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	4934      	ldr	r1, [pc, #208]	@ (800206c <HAL_RCC_ClockConfig+0x1bc>)
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fa0:	f7ff f9cc 	bl	800133c <HAL_GetTick>
 8001fa4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fa6:	e00a      	b.n	8001fbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fa8:	f7ff f9c8 	bl	800133c <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e04f      	b.n	800205e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fbe:	4b2b      	ldr	r3, [pc, #172]	@ (800206c <HAL_RCC_ClockConfig+0x1bc>)
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f003 020c 	and.w	r2, r3, #12
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d1eb      	bne.n	8001fa8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001fd0:	4b25      	ldr	r3, [pc, #148]	@ (8002068 <HAL_RCC_ClockConfig+0x1b8>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0307 	and.w	r3, r3, #7
 8001fd8:	683a      	ldr	r2, [r7, #0]
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d20c      	bcs.n	8001ff8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fde:	4b22      	ldr	r3, [pc, #136]	@ (8002068 <HAL_RCC_ClockConfig+0x1b8>)
 8001fe0:	683a      	ldr	r2, [r7, #0]
 8001fe2:	b2d2      	uxtb	r2, r2
 8001fe4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fe6:	4b20      	ldr	r3, [pc, #128]	@ (8002068 <HAL_RCC_ClockConfig+0x1b8>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0307 	and.w	r3, r3, #7
 8001fee:	683a      	ldr	r2, [r7, #0]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d001      	beq.n	8001ff8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e032      	b.n	800205e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 0304 	and.w	r3, r3, #4
 8002000:	2b00      	cmp	r3, #0
 8002002:	d008      	beq.n	8002016 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002004:	4b19      	ldr	r3, [pc, #100]	@ (800206c <HAL_RCC_ClockConfig+0x1bc>)
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	4916      	ldr	r1, [pc, #88]	@ (800206c <HAL_RCC_ClockConfig+0x1bc>)
 8002012:	4313      	orrs	r3, r2
 8002014:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 0308 	and.w	r3, r3, #8
 800201e:	2b00      	cmp	r3, #0
 8002020:	d009      	beq.n	8002036 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002022:	4b12      	ldr	r3, [pc, #72]	@ (800206c <HAL_RCC_ClockConfig+0x1bc>)
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	691b      	ldr	r3, [r3, #16]
 800202e:	00db      	lsls	r3, r3, #3
 8002030:	490e      	ldr	r1, [pc, #56]	@ (800206c <HAL_RCC_ClockConfig+0x1bc>)
 8002032:	4313      	orrs	r3, r2
 8002034:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002036:	f000 f821 	bl	800207c <HAL_RCC_GetSysClockFreq>
 800203a:	4602      	mov	r2, r0
 800203c:	4b0b      	ldr	r3, [pc, #44]	@ (800206c <HAL_RCC_ClockConfig+0x1bc>)
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	091b      	lsrs	r3, r3, #4
 8002042:	f003 030f 	and.w	r3, r3, #15
 8002046:	490a      	ldr	r1, [pc, #40]	@ (8002070 <HAL_RCC_ClockConfig+0x1c0>)
 8002048:	5ccb      	ldrb	r3, [r1, r3]
 800204a:	fa22 f303 	lsr.w	r3, r2, r3
 800204e:	4a09      	ldr	r2, [pc, #36]	@ (8002074 <HAL_RCC_ClockConfig+0x1c4>)
 8002050:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002052:	4b09      	ldr	r3, [pc, #36]	@ (8002078 <HAL_RCC_ClockConfig+0x1c8>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4618      	mov	r0, r3
 8002058:	f7ff f92c 	bl	80012b4 <HAL_InitTick>

  return HAL_OK;
 800205c:	2300      	movs	r3, #0
}
 800205e:	4618      	mov	r0, r3
 8002060:	3710      	adds	r7, #16
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	40023c00 	.word	0x40023c00
 800206c:	40023800 	.word	0x40023800
 8002070:	08003230 	.word	0x08003230
 8002074:	20000000 	.word	0x20000000
 8002078:	20000004 	.word	0x20000004

0800207c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800207c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002080:	b094      	sub	sp, #80	@ 0x50
 8002082:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002084:	2300      	movs	r3, #0
 8002086:	647b      	str	r3, [r7, #68]	@ 0x44
 8002088:	2300      	movs	r3, #0
 800208a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800208c:	2300      	movs	r3, #0
 800208e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002090:	2300      	movs	r3, #0
 8002092:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002094:	4b79      	ldr	r3, [pc, #484]	@ (800227c <HAL_RCC_GetSysClockFreq+0x200>)
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	f003 030c 	and.w	r3, r3, #12
 800209c:	2b08      	cmp	r3, #8
 800209e:	d00d      	beq.n	80020bc <HAL_RCC_GetSysClockFreq+0x40>
 80020a0:	2b08      	cmp	r3, #8
 80020a2:	f200 80e1 	bhi.w	8002268 <HAL_RCC_GetSysClockFreq+0x1ec>
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d002      	beq.n	80020b0 <HAL_RCC_GetSysClockFreq+0x34>
 80020aa:	2b04      	cmp	r3, #4
 80020ac:	d003      	beq.n	80020b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80020ae:	e0db      	b.n	8002268 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80020b0:	4b73      	ldr	r3, [pc, #460]	@ (8002280 <HAL_RCC_GetSysClockFreq+0x204>)
 80020b2:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80020b4:	e0db      	b.n	800226e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80020b6:	4b73      	ldr	r3, [pc, #460]	@ (8002284 <HAL_RCC_GetSysClockFreq+0x208>)
 80020b8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80020ba:	e0d8      	b.n	800226e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80020bc:	4b6f      	ldr	r3, [pc, #444]	@ (800227c <HAL_RCC_GetSysClockFreq+0x200>)
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80020c4:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80020c6:	4b6d      	ldr	r3, [pc, #436]	@ (800227c <HAL_RCC_GetSysClockFreq+0x200>)
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d063      	beq.n	800219a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020d2:	4b6a      	ldr	r3, [pc, #424]	@ (800227c <HAL_RCC_GetSysClockFreq+0x200>)
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	099b      	lsrs	r3, r3, #6
 80020d8:	2200      	movs	r2, #0
 80020da:	63bb      	str	r3, [r7, #56]	@ 0x38
 80020dc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80020de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80020e6:	2300      	movs	r3, #0
 80020e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80020ea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80020ee:	4622      	mov	r2, r4
 80020f0:	462b      	mov	r3, r5
 80020f2:	f04f 0000 	mov.w	r0, #0
 80020f6:	f04f 0100 	mov.w	r1, #0
 80020fa:	0159      	lsls	r1, r3, #5
 80020fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002100:	0150      	lsls	r0, r2, #5
 8002102:	4602      	mov	r2, r0
 8002104:	460b      	mov	r3, r1
 8002106:	4621      	mov	r1, r4
 8002108:	1a51      	subs	r1, r2, r1
 800210a:	6139      	str	r1, [r7, #16]
 800210c:	4629      	mov	r1, r5
 800210e:	eb63 0301 	sbc.w	r3, r3, r1
 8002112:	617b      	str	r3, [r7, #20]
 8002114:	f04f 0200 	mov.w	r2, #0
 8002118:	f04f 0300 	mov.w	r3, #0
 800211c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002120:	4659      	mov	r1, fp
 8002122:	018b      	lsls	r3, r1, #6
 8002124:	4651      	mov	r1, sl
 8002126:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800212a:	4651      	mov	r1, sl
 800212c:	018a      	lsls	r2, r1, #6
 800212e:	4651      	mov	r1, sl
 8002130:	ebb2 0801 	subs.w	r8, r2, r1
 8002134:	4659      	mov	r1, fp
 8002136:	eb63 0901 	sbc.w	r9, r3, r1
 800213a:	f04f 0200 	mov.w	r2, #0
 800213e:	f04f 0300 	mov.w	r3, #0
 8002142:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002146:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800214a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800214e:	4690      	mov	r8, r2
 8002150:	4699      	mov	r9, r3
 8002152:	4623      	mov	r3, r4
 8002154:	eb18 0303 	adds.w	r3, r8, r3
 8002158:	60bb      	str	r3, [r7, #8]
 800215a:	462b      	mov	r3, r5
 800215c:	eb49 0303 	adc.w	r3, r9, r3
 8002160:	60fb      	str	r3, [r7, #12]
 8002162:	f04f 0200 	mov.w	r2, #0
 8002166:	f04f 0300 	mov.w	r3, #0
 800216a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800216e:	4629      	mov	r1, r5
 8002170:	024b      	lsls	r3, r1, #9
 8002172:	4621      	mov	r1, r4
 8002174:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002178:	4621      	mov	r1, r4
 800217a:	024a      	lsls	r2, r1, #9
 800217c:	4610      	mov	r0, r2
 800217e:	4619      	mov	r1, r3
 8002180:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002182:	2200      	movs	r2, #0
 8002184:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002186:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002188:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800218c:	f7fe f870 	bl	8000270 <__aeabi_uldivmod>
 8002190:	4602      	mov	r2, r0
 8002192:	460b      	mov	r3, r1
 8002194:	4613      	mov	r3, r2
 8002196:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002198:	e058      	b.n	800224c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800219a:	4b38      	ldr	r3, [pc, #224]	@ (800227c <HAL_RCC_GetSysClockFreq+0x200>)
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	099b      	lsrs	r3, r3, #6
 80021a0:	2200      	movs	r2, #0
 80021a2:	4618      	mov	r0, r3
 80021a4:	4611      	mov	r1, r2
 80021a6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80021aa:	623b      	str	r3, [r7, #32]
 80021ac:	2300      	movs	r3, #0
 80021ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80021b0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80021b4:	4642      	mov	r2, r8
 80021b6:	464b      	mov	r3, r9
 80021b8:	f04f 0000 	mov.w	r0, #0
 80021bc:	f04f 0100 	mov.w	r1, #0
 80021c0:	0159      	lsls	r1, r3, #5
 80021c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021c6:	0150      	lsls	r0, r2, #5
 80021c8:	4602      	mov	r2, r0
 80021ca:	460b      	mov	r3, r1
 80021cc:	4641      	mov	r1, r8
 80021ce:	ebb2 0a01 	subs.w	sl, r2, r1
 80021d2:	4649      	mov	r1, r9
 80021d4:	eb63 0b01 	sbc.w	fp, r3, r1
 80021d8:	f04f 0200 	mov.w	r2, #0
 80021dc:	f04f 0300 	mov.w	r3, #0
 80021e0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80021e4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80021e8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80021ec:	ebb2 040a 	subs.w	r4, r2, sl
 80021f0:	eb63 050b 	sbc.w	r5, r3, fp
 80021f4:	f04f 0200 	mov.w	r2, #0
 80021f8:	f04f 0300 	mov.w	r3, #0
 80021fc:	00eb      	lsls	r3, r5, #3
 80021fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002202:	00e2      	lsls	r2, r4, #3
 8002204:	4614      	mov	r4, r2
 8002206:	461d      	mov	r5, r3
 8002208:	4643      	mov	r3, r8
 800220a:	18e3      	adds	r3, r4, r3
 800220c:	603b      	str	r3, [r7, #0]
 800220e:	464b      	mov	r3, r9
 8002210:	eb45 0303 	adc.w	r3, r5, r3
 8002214:	607b      	str	r3, [r7, #4]
 8002216:	f04f 0200 	mov.w	r2, #0
 800221a:	f04f 0300 	mov.w	r3, #0
 800221e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002222:	4629      	mov	r1, r5
 8002224:	028b      	lsls	r3, r1, #10
 8002226:	4621      	mov	r1, r4
 8002228:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800222c:	4621      	mov	r1, r4
 800222e:	028a      	lsls	r2, r1, #10
 8002230:	4610      	mov	r0, r2
 8002232:	4619      	mov	r1, r3
 8002234:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002236:	2200      	movs	r2, #0
 8002238:	61bb      	str	r3, [r7, #24]
 800223a:	61fa      	str	r2, [r7, #28]
 800223c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002240:	f7fe f816 	bl	8000270 <__aeabi_uldivmod>
 8002244:	4602      	mov	r2, r0
 8002246:	460b      	mov	r3, r1
 8002248:	4613      	mov	r3, r2
 800224a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800224c:	4b0b      	ldr	r3, [pc, #44]	@ (800227c <HAL_RCC_GetSysClockFreq+0x200>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	0c1b      	lsrs	r3, r3, #16
 8002252:	f003 0303 	and.w	r3, r3, #3
 8002256:	3301      	adds	r3, #1
 8002258:	005b      	lsls	r3, r3, #1
 800225a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 800225c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800225e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002260:	fbb2 f3f3 	udiv	r3, r2, r3
 8002264:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002266:	e002      	b.n	800226e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002268:	4b05      	ldr	r3, [pc, #20]	@ (8002280 <HAL_RCC_GetSysClockFreq+0x204>)
 800226a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800226c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800226e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002270:	4618      	mov	r0, r3
 8002272:	3750      	adds	r7, #80	@ 0x50
 8002274:	46bd      	mov	sp, r7
 8002276:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800227a:	bf00      	nop
 800227c:	40023800 	.word	0x40023800
 8002280:	00f42400 	.word	0x00f42400
 8002284:	007a1200 	.word	0x007a1200

08002288 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d101      	bne.n	800229a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e041      	b.n	800231e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d106      	bne.n	80022b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f7fe fef6 	bl	80010a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2202      	movs	r2, #2
 80022b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	3304      	adds	r3, #4
 80022c4:	4619      	mov	r1, r3
 80022c6:	4610      	mov	r0, r2
 80022c8:	f000 f9b6 	bl	8002638 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2201      	movs	r2, #1
 80022d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2201      	movs	r2, #1
 80022d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2201      	movs	r2, #1
 80022f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2201      	movs	r2, #1
 8002300:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2201      	movs	r2, #1
 8002308:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2201      	movs	r2, #1
 8002310:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2201      	movs	r2, #1
 8002318:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800231c:	2300      	movs	r3, #0
}
 800231e:	4618      	mov	r0, r3
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
	...

08002328 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002328:	b480      	push	{r7}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002336:	b2db      	uxtb	r3, r3
 8002338:	2b01      	cmp	r3, #1
 800233a:	d001      	beq.n	8002340 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e04e      	b.n	80023de <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2202      	movs	r2, #2
 8002344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	68da      	ldr	r2, [r3, #12]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f042 0201 	orr.w	r2, r2, #1
 8002356:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a23      	ldr	r2, [pc, #140]	@ (80023ec <HAL_TIM_Base_Start_IT+0xc4>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d022      	beq.n	80023a8 <HAL_TIM_Base_Start_IT+0x80>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800236a:	d01d      	beq.n	80023a8 <HAL_TIM_Base_Start_IT+0x80>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a1f      	ldr	r2, [pc, #124]	@ (80023f0 <HAL_TIM_Base_Start_IT+0xc8>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d018      	beq.n	80023a8 <HAL_TIM_Base_Start_IT+0x80>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a1e      	ldr	r2, [pc, #120]	@ (80023f4 <HAL_TIM_Base_Start_IT+0xcc>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d013      	beq.n	80023a8 <HAL_TIM_Base_Start_IT+0x80>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a1c      	ldr	r2, [pc, #112]	@ (80023f8 <HAL_TIM_Base_Start_IT+0xd0>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d00e      	beq.n	80023a8 <HAL_TIM_Base_Start_IT+0x80>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a1b      	ldr	r2, [pc, #108]	@ (80023fc <HAL_TIM_Base_Start_IT+0xd4>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d009      	beq.n	80023a8 <HAL_TIM_Base_Start_IT+0x80>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a19      	ldr	r2, [pc, #100]	@ (8002400 <HAL_TIM_Base_Start_IT+0xd8>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d004      	beq.n	80023a8 <HAL_TIM_Base_Start_IT+0x80>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a18      	ldr	r2, [pc, #96]	@ (8002404 <HAL_TIM_Base_Start_IT+0xdc>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d111      	bne.n	80023cc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f003 0307 	and.w	r3, r3, #7
 80023b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2b06      	cmp	r3, #6
 80023b8:	d010      	beq.n	80023dc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f042 0201 	orr.w	r2, r2, #1
 80023c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023ca:	e007      	b.n	80023dc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f042 0201 	orr.w	r2, r2, #1
 80023da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3714      	adds	r7, #20
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	40010000 	.word	0x40010000
 80023f0:	40000400 	.word	0x40000400
 80023f4:	40000800 	.word	0x40000800
 80023f8:	40000c00 	.word	0x40000c00
 80023fc:	40010400 	.word	0x40010400
 8002400:	40014000 	.word	0x40014000
 8002404:	40001800 	.word	0x40001800

08002408 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	68db      	ldr	r3, [r3, #12]
 8002416:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	691b      	ldr	r3, [r3, #16]
 800241e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	f003 0302 	and.w	r3, r3, #2
 8002426:	2b00      	cmp	r3, #0
 8002428:	d020      	beq.n	800246c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	f003 0302 	and.w	r3, r3, #2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d01b      	beq.n	800246c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f06f 0202 	mvn.w	r2, #2
 800243c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2201      	movs	r2, #1
 8002442:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	699b      	ldr	r3, [r3, #24]
 800244a:	f003 0303 	and.w	r3, r3, #3
 800244e:	2b00      	cmp	r3, #0
 8002450:	d003      	beq.n	800245a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f000 f8d2 	bl	80025fc <HAL_TIM_IC_CaptureCallback>
 8002458:	e005      	b.n	8002466 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	f000 f8c4 	bl	80025e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002460:	6878      	ldr	r0, [r7, #4]
 8002462:	f000 f8d5 	bl	8002610 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	f003 0304 	and.w	r3, r3, #4
 8002472:	2b00      	cmp	r3, #0
 8002474:	d020      	beq.n	80024b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f003 0304 	and.w	r3, r3, #4
 800247c:	2b00      	cmp	r3, #0
 800247e:	d01b      	beq.n	80024b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f06f 0204 	mvn.w	r2, #4
 8002488:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2202      	movs	r2, #2
 800248e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	699b      	ldr	r3, [r3, #24]
 8002496:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800249a:	2b00      	cmp	r3, #0
 800249c:	d003      	beq.n	80024a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f000 f8ac 	bl	80025fc <HAL_TIM_IC_CaptureCallback>
 80024a4:	e005      	b.n	80024b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024a6:	6878      	ldr	r0, [r7, #4]
 80024a8:	f000 f89e 	bl	80025e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	f000 f8af 	bl	8002610 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2200      	movs	r2, #0
 80024b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	f003 0308 	and.w	r3, r3, #8
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d020      	beq.n	8002504 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f003 0308 	and.w	r3, r3, #8
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d01b      	beq.n	8002504 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f06f 0208 	mvn.w	r2, #8
 80024d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2204      	movs	r2, #4
 80024da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	69db      	ldr	r3, [r3, #28]
 80024e2:	f003 0303 	and.w	r3, r3, #3
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d003      	beq.n	80024f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f000 f886 	bl	80025fc <HAL_TIM_IC_CaptureCallback>
 80024f0:	e005      	b.n	80024fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f000 f878 	bl	80025e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024f8:	6878      	ldr	r0, [r7, #4]
 80024fa:	f000 f889 	bl	8002610 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	f003 0310 	and.w	r3, r3, #16
 800250a:	2b00      	cmp	r3, #0
 800250c:	d020      	beq.n	8002550 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	f003 0310 	and.w	r3, r3, #16
 8002514:	2b00      	cmp	r3, #0
 8002516:	d01b      	beq.n	8002550 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f06f 0210 	mvn.w	r2, #16
 8002520:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2208      	movs	r2, #8
 8002526:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	69db      	ldr	r3, [r3, #28]
 800252e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002532:	2b00      	cmp	r3, #0
 8002534:	d003      	beq.n	800253e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f000 f860 	bl	80025fc <HAL_TIM_IC_CaptureCallback>
 800253c:	e005      	b.n	800254a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f000 f852 	bl	80025e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002544:	6878      	ldr	r0, [r7, #4]
 8002546:	f000 f863 	bl	8002610 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2200      	movs	r2, #0
 800254e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	f003 0301 	and.w	r3, r3, #1
 8002556:	2b00      	cmp	r3, #0
 8002558:	d00c      	beq.n	8002574 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	f003 0301 	and.w	r3, r3, #1
 8002560:	2b00      	cmp	r3, #0
 8002562:	d007      	beq.n	8002574 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f06f 0201 	mvn.w	r2, #1
 800256c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f7fe fc80 	bl	8000e74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800257a:	2b00      	cmp	r3, #0
 800257c:	d00c      	beq.n	8002598 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002584:	2b00      	cmp	r3, #0
 8002586:	d007      	beq.n	8002598 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f000 f982 	bl	800289c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d00c      	beq.n	80025bc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d007      	beq.n	80025bc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80025b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f000 f834 	bl	8002624 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	f003 0320 	and.w	r3, r3, #32
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d00c      	beq.n	80025e0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	f003 0320 	and.w	r3, r3, #32
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d007      	beq.n	80025e0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f06f 0220 	mvn.w	r2, #32
 80025d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	f000 f954 	bl	8002888 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80025e0:	bf00      	nop
 80025e2:	3710      	adds	r7, #16
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80025f0:	bf00      	nop
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002604:	bf00      	nop
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr

08002610 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002618:	bf00      	nop
 800261a:	370c      	adds	r7, #12
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800262c:	bf00      	nop
 800262e:	370c      	adds	r7, #12
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr

08002638 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002638:	b480      	push	{r7}
 800263a:	b085      	sub	sp, #20
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4a46      	ldr	r2, [pc, #280]	@ (8002764 <TIM_Base_SetConfig+0x12c>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d013      	beq.n	8002678 <TIM_Base_SetConfig+0x40>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002656:	d00f      	beq.n	8002678 <TIM_Base_SetConfig+0x40>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	4a43      	ldr	r2, [pc, #268]	@ (8002768 <TIM_Base_SetConfig+0x130>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d00b      	beq.n	8002678 <TIM_Base_SetConfig+0x40>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	4a42      	ldr	r2, [pc, #264]	@ (800276c <TIM_Base_SetConfig+0x134>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d007      	beq.n	8002678 <TIM_Base_SetConfig+0x40>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	4a41      	ldr	r2, [pc, #260]	@ (8002770 <TIM_Base_SetConfig+0x138>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d003      	beq.n	8002678 <TIM_Base_SetConfig+0x40>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	4a40      	ldr	r2, [pc, #256]	@ (8002774 <TIM_Base_SetConfig+0x13c>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d108      	bne.n	800268a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800267e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	68fa      	ldr	r2, [r7, #12]
 8002686:	4313      	orrs	r3, r2
 8002688:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	4a35      	ldr	r2, [pc, #212]	@ (8002764 <TIM_Base_SetConfig+0x12c>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d02b      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002698:	d027      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4a32      	ldr	r2, [pc, #200]	@ (8002768 <TIM_Base_SetConfig+0x130>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d023      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a31      	ldr	r2, [pc, #196]	@ (800276c <TIM_Base_SetConfig+0x134>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d01f      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4a30      	ldr	r2, [pc, #192]	@ (8002770 <TIM_Base_SetConfig+0x138>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d01b      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4a2f      	ldr	r2, [pc, #188]	@ (8002774 <TIM_Base_SetConfig+0x13c>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d017      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a2e      	ldr	r2, [pc, #184]	@ (8002778 <TIM_Base_SetConfig+0x140>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d013      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a2d      	ldr	r2, [pc, #180]	@ (800277c <TIM_Base_SetConfig+0x144>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d00f      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a2c      	ldr	r2, [pc, #176]	@ (8002780 <TIM_Base_SetConfig+0x148>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d00b      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a2b      	ldr	r2, [pc, #172]	@ (8002784 <TIM_Base_SetConfig+0x14c>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d007      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a2a      	ldr	r2, [pc, #168]	@ (8002788 <TIM_Base_SetConfig+0x150>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d003      	beq.n	80026ea <TIM_Base_SetConfig+0xb2>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a29      	ldr	r2, [pc, #164]	@ (800278c <TIM_Base_SetConfig+0x154>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d108      	bne.n	80026fc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80026f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	68db      	ldr	r3, [r3, #12]
 80026f6:	68fa      	ldr	r2, [r7, #12]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	695b      	ldr	r3, [r3, #20]
 8002706:	4313      	orrs	r3, r2
 8002708:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	68fa      	ldr	r2, [r7, #12]
 800270e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	689a      	ldr	r2, [r3, #8]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	4a10      	ldr	r2, [pc, #64]	@ (8002764 <TIM_Base_SetConfig+0x12c>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d003      	beq.n	8002730 <TIM_Base_SetConfig+0xf8>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	4a12      	ldr	r2, [pc, #72]	@ (8002774 <TIM_Base_SetConfig+0x13c>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d103      	bne.n	8002738 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	691a      	ldr	r2, [r3, #16]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	691b      	ldr	r3, [r3, #16]
 8002742:	f003 0301 	and.w	r3, r3, #1
 8002746:	2b01      	cmp	r3, #1
 8002748:	d105      	bne.n	8002756 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	691b      	ldr	r3, [r3, #16]
 800274e:	f023 0201 	bic.w	r2, r3, #1
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	611a      	str	r2, [r3, #16]
  }
}
 8002756:	bf00      	nop
 8002758:	3714      	adds	r7, #20
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	40010000 	.word	0x40010000
 8002768:	40000400 	.word	0x40000400
 800276c:	40000800 	.word	0x40000800
 8002770:	40000c00 	.word	0x40000c00
 8002774:	40010400 	.word	0x40010400
 8002778:	40014000 	.word	0x40014000
 800277c:	40014400 	.word	0x40014400
 8002780:	40014800 	.word	0x40014800
 8002784:	40001800 	.word	0x40001800
 8002788:	40001c00 	.word	0x40001c00
 800278c:	40002000 	.word	0x40002000

08002790 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002790:	b480      	push	{r7}
 8002792:	b085      	sub	sp, #20
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d101      	bne.n	80027a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80027a4:	2302      	movs	r3, #2
 80027a6:	e05a      	b.n	800285e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2201      	movs	r2, #1
 80027ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2202      	movs	r2, #2
 80027b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	68fa      	ldr	r2, [r7, #12]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	68fa      	ldr	r2, [r7, #12]
 80027e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a21      	ldr	r2, [pc, #132]	@ (800286c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d022      	beq.n	8002832 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027f4:	d01d      	beq.n	8002832 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a1d      	ldr	r2, [pc, #116]	@ (8002870 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d018      	beq.n	8002832 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a1b      	ldr	r2, [pc, #108]	@ (8002874 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d013      	beq.n	8002832 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a1a      	ldr	r2, [pc, #104]	@ (8002878 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d00e      	beq.n	8002832 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a18      	ldr	r2, [pc, #96]	@ (800287c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d009      	beq.n	8002832 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a17      	ldr	r2, [pc, #92]	@ (8002880 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d004      	beq.n	8002832 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a15      	ldr	r2, [pc, #84]	@ (8002884 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d10c      	bne.n	800284c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002838:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	68ba      	ldr	r2, [r7, #8]
 8002840:	4313      	orrs	r3, r2
 8002842:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	68ba      	ldr	r2, [r7, #8]
 800284a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2201      	movs	r2, #1
 8002850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2200      	movs	r2, #0
 8002858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800285c:	2300      	movs	r3, #0
}
 800285e:	4618      	mov	r0, r3
 8002860:	3714      	adds	r7, #20
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	40010000 	.word	0x40010000
 8002870:	40000400 	.word	0x40000400
 8002874:	40000800 	.word	0x40000800
 8002878:	40000c00 	.word	0x40000c00
 800287c:	40010400 	.word	0x40010400
 8002880:	40014000 	.word	0x40014000
 8002884:	40001800 	.word	0x40001800

08002888 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002890:	bf00      	nop
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr

0800289c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80028a4:	bf00      	nop
 80028a6:	370c      	adds	r7, #12
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr

080028b0 <siprintf>:
 80028b0:	b40e      	push	{r1, r2, r3}
 80028b2:	b500      	push	{lr}
 80028b4:	b09c      	sub	sp, #112	@ 0x70
 80028b6:	ab1d      	add	r3, sp, #116	@ 0x74
 80028b8:	9002      	str	r0, [sp, #8]
 80028ba:	9006      	str	r0, [sp, #24]
 80028bc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80028c0:	4809      	ldr	r0, [pc, #36]	@ (80028e8 <siprintf+0x38>)
 80028c2:	9107      	str	r1, [sp, #28]
 80028c4:	9104      	str	r1, [sp, #16]
 80028c6:	4909      	ldr	r1, [pc, #36]	@ (80028ec <siprintf+0x3c>)
 80028c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80028cc:	9105      	str	r1, [sp, #20]
 80028ce:	6800      	ldr	r0, [r0, #0]
 80028d0:	9301      	str	r3, [sp, #4]
 80028d2:	a902      	add	r1, sp, #8
 80028d4:	f000 f994 	bl	8002c00 <_svfiprintf_r>
 80028d8:	9b02      	ldr	r3, [sp, #8]
 80028da:	2200      	movs	r2, #0
 80028dc:	701a      	strb	r2, [r3, #0]
 80028de:	b01c      	add	sp, #112	@ 0x70
 80028e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80028e4:	b003      	add	sp, #12
 80028e6:	4770      	bx	lr
 80028e8:	2000000c 	.word	0x2000000c
 80028ec:	ffff0208 	.word	0xffff0208

080028f0 <memset>:
 80028f0:	4402      	add	r2, r0
 80028f2:	4603      	mov	r3, r0
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d100      	bne.n	80028fa <memset+0xa>
 80028f8:	4770      	bx	lr
 80028fa:	f803 1b01 	strb.w	r1, [r3], #1
 80028fe:	e7f9      	b.n	80028f4 <memset+0x4>

08002900 <__errno>:
 8002900:	4b01      	ldr	r3, [pc, #4]	@ (8002908 <__errno+0x8>)
 8002902:	6818      	ldr	r0, [r3, #0]
 8002904:	4770      	bx	lr
 8002906:	bf00      	nop
 8002908:	2000000c 	.word	0x2000000c

0800290c <__libc_init_array>:
 800290c:	b570      	push	{r4, r5, r6, lr}
 800290e:	4d0d      	ldr	r5, [pc, #52]	@ (8002944 <__libc_init_array+0x38>)
 8002910:	4c0d      	ldr	r4, [pc, #52]	@ (8002948 <__libc_init_array+0x3c>)
 8002912:	1b64      	subs	r4, r4, r5
 8002914:	10a4      	asrs	r4, r4, #2
 8002916:	2600      	movs	r6, #0
 8002918:	42a6      	cmp	r6, r4
 800291a:	d109      	bne.n	8002930 <__libc_init_array+0x24>
 800291c:	4d0b      	ldr	r5, [pc, #44]	@ (800294c <__libc_init_array+0x40>)
 800291e:	4c0c      	ldr	r4, [pc, #48]	@ (8002950 <__libc_init_array+0x44>)
 8002920:	f000 fc66 	bl	80031f0 <_init>
 8002924:	1b64      	subs	r4, r4, r5
 8002926:	10a4      	asrs	r4, r4, #2
 8002928:	2600      	movs	r6, #0
 800292a:	42a6      	cmp	r6, r4
 800292c:	d105      	bne.n	800293a <__libc_init_array+0x2e>
 800292e:	bd70      	pop	{r4, r5, r6, pc}
 8002930:	f855 3b04 	ldr.w	r3, [r5], #4
 8002934:	4798      	blx	r3
 8002936:	3601      	adds	r6, #1
 8002938:	e7ee      	b.n	8002918 <__libc_init_array+0xc>
 800293a:	f855 3b04 	ldr.w	r3, [r5], #4
 800293e:	4798      	blx	r3
 8002940:	3601      	adds	r6, #1
 8002942:	e7f2      	b.n	800292a <__libc_init_array+0x1e>
 8002944:	0800327c 	.word	0x0800327c
 8002948:	0800327c 	.word	0x0800327c
 800294c:	0800327c 	.word	0x0800327c
 8002950:	08003280 	.word	0x08003280

08002954 <__retarget_lock_acquire_recursive>:
 8002954:	4770      	bx	lr

08002956 <__retarget_lock_release_recursive>:
 8002956:	4770      	bx	lr

08002958 <_free_r>:
 8002958:	b538      	push	{r3, r4, r5, lr}
 800295a:	4605      	mov	r5, r0
 800295c:	2900      	cmp	r1, #0
 800295e:	d041      	beq.n	80029e4 <_free_r+0x8c>
 8002960:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002964:	1f0c      	subs	r4, r1, #4
 8002966:	2b00      	cmp	r3, #0
 8002968:	bfb8      	it	lt
 800296a:	18e4      	addlt	r4, r4, r3
 800296c:	f000 f8e0 	bl	8002b30 <__malloc_lock>
 8002970:	4a1d      	ldr	r2, [pc, #116]	@ (80029e8 <_free_r+0x90>)
 8002972:	6813      	ldr	r3, [r2, #0]
 8002974:	b933      	cbnz	r3, 8002984 <_free_r+0x2c>
 8002976:	6063      	str	r3, [r4, #4]
 8002978:	6014      	str	r4, [r2, #0]
 800297a:	4628      	mov	r0, r5
 800297c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002980:	f000 b8dc 	b.w	8002b3c <__malloc_unlock>
 8002984:	42a3      	cmp	r3, r4
 8002986:	d908      	bls.n	800299a <_free_r+0x42>
 8002988:	6820      	ldr	r0, [r4, #0]
 800298a:	1821      	adds	r1, r4, r0
 800298c:	428b      	cmp	r3, r1
 800298e:	bf01      	itttt	eq
 8002990:	6819      	ldreq	r1, [r3, #0]
 8002992:	685b      	ldreq	r3, [r3, #4]
 8002994:	1809      	addeq	r1, r1, r0
 8002996:	6021      	streq	r1, [r4, #0]
 8002998:	e7ed      	b.n	8002976 <_free_r+0x1e>
 800299a:	461a      	mov	r2, r3
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	b10b      	cbz	r3, 80029a4 <_free_r+0x4c>
 80029a0:	42a3      	cmp	r3, r4
 80029a2:	d9fa      	bls.n	800299a <_free_r+0x42>
 80029a4:	6811      	ldr	r1, [r2, #0]
 80029a6:	1850      	adds	r0, r2, r1
 80029a8:	42a0      	cmp	r0, r4
 80029aa:	d10b      	bne.n	80029c4 <_free_r+0x6c>
 80029ac:	6820      	ldr	r0, [r4, #0]
 80029ae:	4401      	add	r1, r0
 80029b0:	1850      	adds	r0, r2, r1
 80029b2:	4283      	cmp	r3, r0
 80029b4:	6011      	str	r1, [r2, #0]
 80029b6:	d1e0      	bne.n	800297a <_free_r+0x22>
 80029b8:	6818      	ldr	r0, [r3, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	6053      	str	r3, [r2, #4]
 80029be:	4408      	add	r0, r1
 80029c0:	6010      	str	r0, [r2, #0]
 80029c2:	e7da      	b.n	800297a <_free_r+0x22>
 80029c4:	d902      	bls.n	80029cc <_free_r+0x74>
 80029c6:	230c      	movs	r3, #12
 80029c8:	602b      	str	r3, [r5, #0]
 80029ca:	e7d6      	b.n	800297a <_free_r+0x22>
 80029cc:	6820      	ldr	r0, [r4, #0]
 80029ce:	1821      	adds	r1, r4, r0
 80029d0:	428b      	cmp	r3, r1
 80029d2:	bf04      	itt	eq
 80029d4:	6819      	ldreq	r1, [r3, #0]
 80029d6:	685b      	ldreq	r3, [r3, #4]
 80029d8:	6063      	str	r3, [r4, #4]
 80029da:	bf04      	itt	eq
 80029dc:	1809      	addeq	r1, r1, r0
 80029de:	6021      	streq	r1, [r4, #0]
 80029e0:	6054      	str	r4, [r2, #4]
 80029e2:	e7ca      	b.n	800297a <_free_r+0x22>
 80029e4:	bd38      	pop	{r3, r4, r5, pc}
 80029e6:	bf00      	nop
 80029e8:	20000234 	.word	0x20000234

080029ec <sbrk_aligned>:
 80029ec:	b570      	push	{r4, r5, r6, lr}
 80029ee:	4e0f      	ldr	r6, [pc, #60]	@ (8002a2c <sbrk_aligned+0x40>)
 80029f0:	460c      	mov	r4, r1
 80029f2:	6831      	ldr	r1, [r6, #0]
 80029f4:	4605      	mov	r5, r0
 80029f6:	b911      	cbnz	r1, 80029fe <sbrk_aligned+0x12>
 80029f8:	f000 fba6 	bl	8003148 <_sbrk_r>
 80029fc:	6030      	str	r0, [r6, #0]
 80029fe:	4621      	mov	r1, r4
 8002a00:	4628      	mov	r0, r5
 8002a02:	f000 fba1 	bl	8003148 <_sbrk_r>
 8002a06:	1c43      	adds	r3, r0, #1
 8002a08:	d103      	bne.n	8002a12 <sbrk_aligned+0x26>
 8002a0a:	f04f 34ff 	mov.w	r4, #4294967295
 8002a0e:	4620      	mov	r0, r4
 8002a10:	bd70      	pop	{r4, r5, r6, pc}
 8002a12:	1cc4      	adds	r4, r0, #3
 8002a14:	f024 0403 	bic.w	r4, r4, #3
 8002a18:	42a0      	cmp	r0, r4
 8002a1a:	d0f8      	beq.n	8002a0e <sbrk_aligned+0x22>
 8002a1c:	1a21      	subs	r1, r4, r0
 8002a1e:	4628      	mov	r0, r5
 8002a20:	f000 fb92 	bl	8003148 <_sbrk_r>
 8002a24:	3001      	adds	r0, #1
 8002a26:	d1f2      	bne.n	8002a0e <sbrk_aligned+0x22>
 8002a28:	e7ef      	b.n	8002a0a <sbrk_aligned+0x1e>
 8002a2a:	bf00      	nop
 8002a2c:	20000230 	.word	0x20000230

08002a30 <_malloc_r>:
 8002a30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a34:	1ccd      	adds	r5, r1, #3
 8002a36:	f025 0503 	bic.w	r5, r5, #3
 8002a3a:	3508      	adds	r5, #8
 8002a3c:	2d0c      	cmp	r5, #12
 8002a3e:	bf38      	it	cc
 8002a40:	250c      	movcc	r5, #12
 8002a42:	2d00      	cmp	r5, #0
 8002a44:	4606      	mov	r6, r0
 8002a46:	db01      	blt.n	8002a4c <_malloc_r+0x1c>
 8002a48:	42a9      	cmp	r1, r5
 8002a4a:	d904      	bls.n	8002a56 <_malloc_r+0x26>
 8002a4c:	230c      	movs	r3, #12
 8002a4e:	6033      	str	r3, [r6, #0]
 8002a50:	2000      	movs	r0, #0
 8002a52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002a56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002b2c <_malloc_r+0xfc>
 8002a5a:	f000 f869 	bl	8002b30 <__malloc_lock>
 8002a5e:	f8d8 3000 	ldr.w	r3, [r8]
 8002a62:	461c      	mov	r4, r3
 8002a64:	bb44      	cbnz	r4, 8002ab8 <_malloc_r+0x88>
 8002a66:	4629      	mov	r1, r5
 8002a68:	4630      	mov	r0, r6
 8002a6a:	f7ff ffbf 	bl	80029ec <sbrk_aligned>
 8002a6e:	1c43      	adds	r3, r0, #1
 8002a70:	4604      	mov	r4, r0
 8002a72:	d158      	bne.n	8002b26 <_malloc_r+0xf6>
 8002a74:	f8d8 4000 	ldr.w	r4, [r8]
 8002a78:	4627      	mov	r7, r4
 8002a7a:	2f00      	cmp	r7, #0
 8002a7c:	d143      	bne.n	8002b06 <_malloc_r+0xd6>
 8002a7e:	2c00      	cmp	r4, #0
 8002a80:	d04b      	beq.n	8002b1a <_malloc_r+0xea>
 8002a82:	6823      	ldr	r3, [r4, #0]
 8002a84:	4639      	mov	r1, r7
 8002a86:	4630      	mov	r0, r6
 8002a88:	eb04 0903 	add.w	r9, r4, r3
 8002a8c:	f000 fb5c 	bl	8003148 <_sbrk_r>
 8002a90:	4581      	cmp	r9, r0
 8002a92:	d142      	bne.n	8002b1a <_malloc_r+0xea>
 8002a94:	6821      	ldr	r1, [r4, #0]
 8002a96:	1a6d      	subs	r5, r5, r1
 8002a98:	4629      	mov	r1, r5
 8002a9a:	4630      	mov	r0, r6
 8002a9c:	f7ff ffa6 	bl	80029ec <sbrk_aligned>
 8002aa0:	3001      	adds	r0, #1
 8002aa2:	d03a      	beq.n	8002b1a <_malloc_r+0xea>
 8002aa4:	6823      	ldr	r3, [r4, #0]
 8002aa6:	442b      	add	r3, r5
 8002aa8:	6023      	str	r3, [r4, #0]
 8002aaa:	f8d8 3000 	ldr.w	r3, [r8]
 8002aae:	685a      	ldr	r2, [r3, #4]
 8002ab0:	bb62      	cbnz	r2, 8002b0c <_malloc_r+0xdc>
 8002ab2:	f8c8 7000 	str.w	r7, [r8]
 8002ab6:	e00f      	b.n	8002ad8 <_malloc_r+0xa8>
 8002ab8:	6822      	ldr	r2, [r4, #0]
 8002aba:	1b52      	subs	r2, r2, r5
 8002abc:	d420      	bmi.n	8002b00 <_malloc_r+0xd0>
 8002abe:	2a0b      	cmp	r2, #11
 8002ac0:	d917      	bls.n	8002af2 <_malloc_r+0xc2>
 8002ac2:	1961      	adds	r1, r4, r5
 8002ac4:	42a3      	cmp	r3, r4
 8002ac6:	6025      	str	r5, [r4, #0]
 8002ac8:	bf18      	it	ne
 8002aca:	6059      	strne	r1, [r3, #4]
 8002acc:	6863      	ldr	r3, [r4, #4]
 8002ace:	bf08      	it	eq
 8002ad0:	f8c8 1000 	streq.w	r1, [r8]
 8002ad4:	5162      	str	r2, [r4, r5]
 8002ad6:	604b      	str	r3, [r1, #4]
 8002ad8:	4630      	mov	r0, r6
 8002ada:	f000 f82f 	bl	8002b3c <__malloc_unlock>
 8002ade:	f104 000b 	add.w	r0, r4, #11
 8002ae2:	1d23      	adds	r3, r4, #4
 8002ae4:	f020 0007 	bic.w	r0, r0, #7
 8002ae8:	1ac2      	subs	r2, r0, r3
 8002aea:	bf1c      	itt	ne
 8002aec:	1a1b      	subne	r3, r3, r0
 8002aee:	50a3      	strne	r3, [r4, r2]
 8002af0:	e7af      	b.n	8002a52 <_malloc_r+0x22>
 8002af2:	6862      	ldr	r2, [r4, #4]
 8002af4:	42a3      	cmp	r3, r4
 8002af6:	bf0c      	ite	eq
 8002af8:	f8c8 2000 	streq.w	r2, [r8]
 8002afc:	605a      	strne	r2, [r3, #4]
 8002afe:	e7eb      	b.n	8002ad8 <_malloc_r+0xa8>
 8002b00:	4623      	mov	r3, r4
 8002b02:	6864      	ldr	r4, [r4, #4]
 8002b04:	e7ae      	b.n	8002a64 <_malloc_r+0x34>
 8002b06:	463c      	mov	r4, r7
 8002b08:	687f      	ldr	r7, [r7, #4]
 8002b0a:	e7b6      	b.n	8002a7a <_malloc_r+0x4a>
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	42a3      	cmp	r3, r4
 8002b12:	d1fb      	bne.n	8002b0c <_malloc_r+0xdc>
 8002b14:	2300      	movs	r3, #0
 8002b16:	6053      	str	r3, [r2, #4]
 8002b18:	e7de      	b.n	8002ad8 <_malloc_r+0xa8>
 8002b1a:	230c      	movs	r3, #12
 8002b1c:	6033      	str	r3, [r6, #0]
 8002b1e:	4630      	mov	r0, r6
 8002b20:	f000 f80c 	bl	8002b3c <__malloc_unlock>
 8002b24:	e794      	b.n	8002a50 <_malloc_r+0x20>
 8002b26:	6005      	str	r5, [r0, #0]
 8002b28:	e7d6      	b.n	8002ad8 <_malloc_r+0xa8>
 8002b2a:	bf00      	nop
 8002b2c:	20000234 	.word	0x20000234

08002b30 <__malloc_lock>:
 8002b30:	4801      	ldr	r0, [pc, #4]	@ (8002b38 <__malloc_lock+0x8>)
 8002b32:	f7ff bf0f 	b.w	8002954 <__retarget_lock_acquire_recursive>
 8002b36:	bf00      	nop
 8002b38:	2000022c 	.word	0x2000022c

08002b3c <__malloc_unlock>:
 8002b3c:	4801      	ldr	r0, [pc, #4]	@ (8002b44 <__malloc_unlock+0x8>)
 8002b3e:	f7ff bf0a 	b.w	8002956 <__retarget_lock_release_recursive>
 8002b42:	bf00      	nop
 8002b44:	2000022c 	.word	0x2000022c

08002b48 <__ssputs_r>:
 8002b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b4c:	688e      	ldr	r6, [r1, #8]
 8002b4e:	461f      	mov	r7, r3
 8002b50:	42be      	cmp	r6, r7
 8002b52:	680b      	ldr	r3, [r1, #0]
 8002b54:	4682      	mov	sl, r0
 8002b56:	460c      	mov	r4, r1
 8002b58:	4690      	mov	r8, r2
 8002b5a:	d82d      	bhi.n	8002bb8 <__ssputs_r+0x70>
 8002b5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002b60:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002b64:	d026      	beq.n	8002bb4 <__ssputs_r+0x6c>
 8002b66:	6965      	ldr	r5, [r4, #20]
 8002b68:	6909      	ldr	r1, [r1, #16]
 8002b6a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002b6e:	eba3 0901 	sub.w	r9, r3, r1
 8002b72:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002b76:	1c7b      	adds	r3, r7, #1
 8002b78:	444b      	add	r3, r9
 8002b7a:	106d      	asrs	r5, r5, #1
 8002b7c:	429d      	cmp	r5, r3
 8002b7e:	bf38      	it	cc
 8002b80:	461d      	movcc	r5, r3
 8002b82:	0553      	lsls	r3, r2, #21
 8002b84:	d527      	bpl.n	8002bd6 <__ssputs_r+0x8e>
 8002b86:	4629      	mov	r1, r5
 8002b88:	f7ff ff52 	bl	8002a30 <_malloc_r>
 8002b8c:	4606      	mov	r6, r0
 8002b8e:	b360      	cbz	r0, 8002bea <__ssputs_r+0xa2>
 8002b90:	6921      	ldr	r1, [r4, #16]
 8002b92:	464a      	mov	r2, r9
 8002b94:	f000 fae8 	bl	8003168 <memcpy>
 8002b98:	89a3      	ldrh	r3, [r4, #12]
 8002b9a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002b9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ba2:	81a3      	strh	r3, [r4, #12]
 8002ba4:	6126      	str	r6, [r4, #16]
 8002ba6:	6165      	str	r5, [r4, #20]
 8002ba8:	444e      	add	r6, r9
 8002baa:	eba5 0509 	sub.w	r5, r5, r9
 8002bae:	6026      	str	r6, [r4, #0]
 8002bb0:	60a5      	str	r5, [r4, #8]
 8002bb2:	463e      	mov	r6, r7
 8002bb4:	42be      	cmp	r6, r7
 8002bb6:	d900      	bls.n	8002bba <__ssputs_r+0x72>
 8002bb8:	463e      	mov	r6, r7
 8002bba:	6820      	ldr	r0, [r4, #0]
 8002bbc:	4632      	mov	r2, r6
 8002bbe:	4641      	mov	r1, r8
 8002bc0:	f000 faa8 	bl	8003114 <memmove>
 8002bc4:	68a3      	ldr	r3, [r4, #8]
 8002bc6:	1b9b      	subs	r3, r3, r6
 8002bc8:	60a3      	str	r3, [r4, #8]
 8002bca:	6823      	ldr	r3, [r4, #0]
 8002bcc:	4433      	add	r3, r6
 8002bce:	6023      	str	r3, [r4, #0]
 8002bd0:	2000      	movs	r0, #0
 8002bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bd6:	462a      	mov	r2, r5
 8002bd8:	f000 fad4 	bl	8003184 <_realloc_r>
 8002bdc:	4606      	mov	r6, r0
 8002bde:	2800      	cmp	r0, #0
 8002be0:	d1e0      	bne.n	8002ba4 <__ssputs_r+0x5c>
 8002be2:	6921      	ldr	r1, [r4, #16]
 8002be4:	4650      	mov	r0, sl
 8002be6:	f7ff feb7 	bl	8002958 <_free_r>
 8002bea:	230c      	movs	r3, #12
 8002bec:	f8ca 3000 	str.w	r3, [sl]
 8002bf0:	89a3      	ldrh	r3, [r4, #12]
 8002bf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002bf6:	81a3      	strh	r3, [r4, #12]
 8002bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8002bfc:	e7e9      	b.n	8002bd2 <__ssputs_r+0x8a>
	...

08002c00 <_svfiprintf_r>:
 8002c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c04:	4698      	mov	r8, r3
 8002c06:	898b      	ldrh	r3, [r1, #12]
 8002c08:	061b      	lsls	r3, r3, #24
 8002c0a:	b09d      	sub	sp, #116	@ 0x74
 8002c0c:	4607      	mov	r7, r0
 8002c0e:	460d      	mov	r5, r1
 8002c10:	4614      	mov	r4, r2
 8002c12:	d510      	bpl.n	8002c36 <_svfiprintf_r+0x36>
 8002c14:	690b      	ldr	r3, [r1, #16]
 8002c16:	b973      	cbnz	r3, 8002c36 <_svfiprintf_r+0x36>
 8002c18:	2140      	movs	r1, #64	@ 0x40
 8002c1a:	f7ff ff09 	bl	8002a30 <_malloc_r>
 8002c1e:	6028      	str	r0, [r5, #0]
 8002c20:	6128      	str	r0, [r5, #16]
 8002c22:	b930      	cbnz	r0, 8002c32 <_svfiprintf_r+0x32>
 8002c24:	230c      	movs	r3, #12
 8002c26:	603b      	str	r3, [r7, #0]
 8002c28:	f04f 30ff 	mov.w	r0, #4294967295
 8002c2c:	b01d      	add	sp, #116	@ 0x74
 8002c2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c32:	2340      	movs	r3, #64	@ 0x40
 8002c34:	616b      	str	r3, [r5, #20]
 8002c36:	2300      	movs	r3, #0
 8002c38:	9309      	str	r3, [sp, #36]	@ 0x24
 8002c3a:	2320      	movs	r3, #32
 8002c3c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002c40:	f8cd 800c 	str.w	r8, [sp, #12]
 8002c44:	2330      	movs	r3, #48	@ 0x30
 8002c46:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8002de4 <_svfiprintf_r+0x1e4>
 8002c4a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002c4e:	f04f 0901 	mov.w	r9, #1
 8002c52:	4623      	mov	r3, r4
 8002c54:	469a      	mov	sl, r3
 8002c56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002c5a:	b10a      	cbz	r2, 8002c60 <_svfiprintf_r+0x60>
 8002c5c:	2a25      	cmp	r2, #37	@ 0x25
 8002c5e:	d1f9      	bne.n	8002c54 <_svfiprintf_r+0x54>
 8002c60:	ebba 0b04 	subs.w	fp, sl, r4
 8002c64:	d00b      	beq.n	8002c7e <_svfiprintf_r+0x7e>
 8002c66:	465b      	mov	r3, fp
 8002c68:	4622      	mov	r2, r4
 8002c6a:	4629      	mov	r1, r5
 8002c6c:	4638      	mov	r0, r7
 8002c6e:	f7ff ff6b 	bl	8002b48 <__ssputs_r>
 8002c72:	3001      	adds	r0, #1
 8002c74:	f000 80a7 	beq.w	8002dc6 <_svfiprintf_r+0x1c6>
 8002c78:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002c7a:	445a      	add	r2, fp
 8002c7c:	9209      	str	r2, [sp, #36]	@ 0x24
 8002c7e:	f89a 3000 	ldrb.w	r3, [sl]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	f000 809f 	beq.w	8002dc6 <_svfiprintf_r+0x1c6>
 8002c88:	2300      	movs	r3, #0
 8002c8a:	f04f 32ff 	mov.w	r2, #4294967295
 8002c8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002c92:	f10a 0a01 	add.w	sl, sl, #1
 8002c96:	9304      	str	r3, [sp, #16]
 8002c98:	9307      	str	r3, [sp, #28]
 8002c9a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002c9e:	931a      	str	r3, [sp, #104]	@ 0x68
 8002ca0:	4654      	mov	r4, sl
 8002ca2:	2205      	movs	r2, #5
 8002ca4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ca8:	484e      	ldr	r0, [pc, #312]	@ (8002de4 <_svfiprintf_r+0x1e4>)
 8002caa:	f7fd fa91 	bl	80001d0 <memchr>
 8002cae:	9a04      	ldr	r2, [sp, #16]
 8002cb0:	b9d8      	cbnz	r0, 8002cea <_svfiprintf_r+0xea>
 8002cb2:	06d0      	lsls	r0, r2, #27
 8002cb4:	bf44      	itt	mi
 8002cb6:	2320      	movmi	r3, #32
 8002cb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002cbc:	0711      	lsls	r1, r2, #28
 8002cbe:	bf44      	itt	mi
 8002cc0:	232b      	movmi	r3, #43	@ 0x2b
 8002cc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002cc6:	f89a 3000 	ldrb.w	r3, [sl]
 8002cca:	2b2a      	cmp	r3, #42	@ 0x2a
 8002ccc:	d015      	beq.n	8002cfa <_svfiprintf_r+0xfa>
 8002cce:	9a07      	ldr	r2, [sp, #28]
 8002cd0:	4654      	mov	r4, sl
 8002cd2:	2000      	movs	r0, #0
 8002cd4:	f04f 0c0a 	mov.w	ip, #10
 8002cd8:	4621      	mov	r1, r4
 8002cda:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002cde:	3b30      	subs	r3, #48	@ 0x30
 8002ce0:	2b09      	cmp	r3, #9
 8002ce2:	d94b      	bls.n	8002d7c <_svfiprintf_r+0x17c>
 8002ce4:	b1b0      	cbz	r0, 8002d14 <_svfiprintf_r+0x114>
 8002ce6:	9207      	str	r2, [sp, #28]
 8002ce8:	e014      	b.n	8002d14 <_svfiprintf_r+0x114>
 8002cea:	eba0 0308 	sub.w	r3, r0, r8
 8002cee:	fa09 f303 	lsl.w	r3, r9, r3
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	9304      	str	r3, [sp, #16]
 8002cf6:	46a2      	mov	sl, r4
 8002cf8:	e7d2      	b.n	8002ca0 <_svfiprintf_r+0xa0>
 8002cfa:	9b03      	ldr	r3, [sp, #12]
 8002cfc:	1d19      	adds	r1, r3, #4
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	9103      	str	r1, [sp, #12]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	bfbb      	ittet	lt
 8002d06:	425b      	neglt	r3, r3
 8002d08:	f042 0202 	orrlt.w	r2, r2, #2
 8002d0c:	9307      	strge	r3, [sp, #28]
 8002d0e:	9307      	strlt	r3, [sp, #28]
 8002d10:	bfb8      	it	lt
 8002d12:	9204      	strlt	r2, [sp, #16]
 8002d14:	7823      	ldrb	r3, [r4, #0]
 8002d16:	2b2e      	cmp	r3, #46	@ 0x2e
 8002d18:	d10a      	bne.n	8002d30 <_svfiprintf_r+0x130>
 8002d1a:	7863      	ldrb	r3, [r4, #1]
 8002d1c:	2b2a      	cmp	r3, #42	@ 0x2a
 8002d1e:	d132      	bne.n	8002d86 <_svfiprintf_r+0x186>
 8002d20:	9b03      	ldr	r3, [sp, #12]
 8002d22:	1d1a      	adds	r2, r3, #4
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	9203      	str	r2, [sp, #12]
 8002d28:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002d2c:	3402      	adds	r4, #2
 8002d2e:	9305      	str	r3, [sp, #20]
 8002d30:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8002df4 <_svfiprintf_r+0x1f4>
 8002d34:	7821      	ldrb	r1, [r4, #0]
 8002d36:	2203      	movs	r2, #3
 8002d38:	4650      	mov	r0, sl
 8002d3a:	f7fd fa49 	bl	80001d0 <memchr>
 8002d3e:	b138      	cbz	r0, 8002d50 <_svfiprintf_r+0x150>
 8002d40:	9b04      	ldr	r3, [sp, #16]
 8002d42:	eba0 000a 	sub.w	r0, r0, sl
 8002d46:	2240      	movs	r2, #64	@ 0x40
 8002d48:	4082      	lsls	r2, r0
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	3401      	adds	r4, #1
 8002d4e:	9304      	str	r3, [sp, #16]
 8002d50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d54:	4824      	ldr	r0, [pc, #144]	@ (8002de8 <_svfiprintf_r+0x1e8>)
 8002d56:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002d5a:	2206      	movs	r2, #6
 8002d5c:	f7fd fa38 	bl	80001d0 <memchr>
 8002d60:	2800      	cmp	r0, #0
 8002d62:	d036      	beq.n	8002dd2 <_svfiprintf_r+0x1d2>
 8002d64:	4b21      	ldr	r3, [pc, #132]	@ (8002dec <_svfiprintf_r+0x1ec>)
 8002d66:	bb1b      	cbnz	r3, 8002db0 <_svfiprintf_r+0x1b0>
 8002d68:	9b03      	ldr	r3, [sp, #12]
 8002d6a:	3307      	adds	r3, #7
 8002d6c:	f023 0307 	bic.w	r3, r3, #7
 8002d70:	3308      	adds	r3, #8
 8002d72:	9303      	str	r3, [sp, #12]
 8002d74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002d76:	4433      	add	r3, r6
 8002d78:	9309      	str	r3, [sp, #36]	@ 0x24
 8002d7a:	e76a      	b.n	8002c52 <_svfiprintf_r+0x52>
 8002d7c:	fb0c 3202 	mla	r2, ip, r2, r3
 8002d80:	460c      	mov	r4, r1
 8002d82:	2001      	movs	r0, #1
 8002d84:	e7a8      	b.n	8002cd8 <_svfiprintf_r+0xd8>
 8002d86:	2300      	movs	r3, #0
 8002d88:	3401      	adds	r4, #1
 8002d8a:	9305      	str	r3, [sp, #20]
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	f04f 0c0a 	mov.w	ip, #10
 8002d92:	4620      	mov	r0, r4
 8002d94:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002d98:	3a30      	subs	r2, #48	@ 0x30
 8002d9a:	2a09      	cmp	r2, #9
 8002d9c:	d903      	bls.n	8002da6 <_svfiprintf_r+0x1a6>
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d0c6      	beq.n	8002d30 <_svfiprintf_r+0x130>
 8002da2:	9105      	str	r1, [sp, #20]
 8002da4:	e7c4      	b.n	8002d30 <_svfiprintf_r+0x130>
 8002da6:	fb0c 2101 	mla	r1, ip, r1, r2
 8002daa:	4604      	mov	r4, r0
 8002dac:	2301      	movs	r3, #1
 8002dae:	e7f0      	b.n	8002d92 <_svfiprintf_r+0x192>
 8002db0:	ab03      	add	r3, sp, #12
 8002db2:	9300      	str	r3, [sp, #0]
 8002db4:	462a      	mov	r2, r5
 8002db6:	4b0e      	ldr	r3, [pc, #56]	@ (8002df0 <_svfiprintf_r+0x1f0>)
 8002db8:	a904      	add	r1, sp, #16
 8002dba:	4638      	mov	r0, r7
 8002dbc:	f3af 8000 	nop.w
 8002dc0:	1c42      	adds	r2, r0, #1
 8002dc2:	4606      	mov	r6, r0
 8002dc4:	d1d6      	bne.n	8002d74 <_svfiprintf_r+0x174>
 8002dc6:	89ab      	ldrh	r3, [r5, #12]
 8002dc8:	065b      	lsls	r3, r3, #25
 8002dca:	f53f af2d 	bmi.w	8002c28 <_svfiprintf_r+0x28>
 8002dce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002dd0:	e72c      	b.n	8002c2c <_svfiprintf_r+0x2c>
 8002dd2:	ab03      	add	r3, sp, #12
 8002dd4:	9300      	str	r3, [sp, #0]
 8002dd6:	462a      	mov	r2, r5
 8002dd8:	4b05      	ldr	r3, [pc, #20]	@ (8002df0 <_svfiprintf_r+0x1f0>)
 8002dda:	a904      	add	r1, sp, #16
 8002ddc:	4638      	mov	r0, r7
 8002dde:	f000 f879 	bl	8002ed4 <_printf_i>
 8002de2:	e7ed      	b.n	8002dc0 <_svfiprintf_r+0x1c0>
 8002de4:	08003240 	.word	0x08003240
 8002de8:	0800324a 	.word	0x0800324a
 8002dec:	00000000 	.word	0x00000000
 8002df0:	08002b49 	.word	0x08002b49
 8002df4:	08003246 	.word	0x08003246

08002df8 <_printf_common>:
 8002df8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002dfc:	4616      	mov	r6, r2
 8002dfe:	4698      	mov	r8, r3
 8002e00:	688a      	ldr	r2, [r1, #8]
 8002e02:	690b      	ldr	r3, [r1, #16]
 8002e04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	bfb8      	it	lt
 8002e0c:	4613      	movlt	r3, r2
 8002e0e:	6033      	str	r3, [r6, #0]
 8002e10:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002e14:	4607      	mov	r7, r0
 8002e16:	460c      	mov	r4, r1
 8002e18:	b10a      	cbz	r2, 8002e1e <_printf_common+0x26>
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	6033      	str	r3, [r6, #0]
 8002e1e:	6823      	ldr	r3, [r4, #0]
 8002e20:	0699      	lsls	r1, r3, #26
 8002e22:	bf42      	ittt	mi
 8002e24:	6833      	ldrmi	r3, [r6, #0]
 8002e26:	3302      	addmi	r3, #2
 8002e28:	6033      	strmi	r3, [r6, #0]
 8002e2a:	6825      	ldr	r5, [r4, #0]
 8002e2c:	f015 0506 	ands.w	r5, r5, #6
 8002e30:	d106      	bne.n	8002e40 <_printf_common+0x48>
 8002e32:	f104 0a19 	add.w	sl, r4, #25
 8002e36:	68e3      	ldr	r3, [r4, #12]
 8002e38:	6832      	ldr	r2, [r6, #0]
 8002e3a:	1a9b      	subs	r3, r3, r2
 8002e3c:	42ab      	cmp	r3, r5
 8002e3e:	dc26      	bgt.n	8002e8e <_printf_common+0x96>
 8002e40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002e44:	6822      	ldr	r2, [r4, #0]
 8002e46:	3b00      	subs	r3, #0
 8002e48:	bf18      	it	ne
 8002e4a:	2301      	movne	r3, #1
 8002e4c:	0692      	lsls	r2, r2, #26
 8002e4e:	d42b      	bmi.n	8002ea8 <_printf_common+0xb0>
 8002e50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002e54:	4641      	mov	r1, r8
 8002e56:	4638      	mov	r0, r7
 8002e58:	47c8      	blx	r9
 8002e5a:	3001      	adds	r0, #1
 8002e5c:	d01e      	beq.n	8002e9c <_printf_common+0xa4>
 8002e5e:	6823      	ldr	r3, [r4, #0]
 8002e60:	6922      	ldr	r2, [r4, #16]
 8002e62:	f003 0306 	and.w	r3, r3, #6
 8002e66:	2b04      	cmp	r3, #4
 8002e68:	bf02      	ittt	eq
 8002e6a:	68e5      	ldreq	r5, [r4, #12]
 8002e6c:	6833      	ldreq	r3, [r6, #0]
 8002e6e:	1aed      	subeq	r5, r5, r3
 8002e70:	68a3      	ldr	r3, [r4, #8]
 8002e72:	bf0c      	ite	eq
 8002e74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002e78:	2500      	movne	r5, #0
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	bfc4      	itt	gt
 8002e7e:	1a9b      	subgt	r3, r3, r2
 8002e80:	18ed      	addgt	r5, r5, r3
 8002e82:	2600      	movs	r6, #0
 8002e84:	341a      	adds	r4, #26
 8002e86:	42b5      	cmp	r5, r6
 8002e88:	d11a      	bne.n	8002ec0 <_printf_common+0xc8>
 8002e8a:	2000      	movs	r0, #0
 8002e8c:	e008      	b.n	8002ea0 <_printf_common+0xa8>
 8002e8e:	2301      	movs	r3, #1
 8002e90:	4652      	mov	r2, sl
 8002e92:	4641      	mov	r1, r8
 8002e94:	4638      	mov	r0, r7
 8002e96:	47c8      	blx	r9
 8002e98:	3001      	adds	r0, #1
 8002e9a:	d103      	bne.n	8002ea4 <_printf_common+0xac>
 8002e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8002ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ea4:	3501      	adds	r5, #1
 8002ea6:	e7c6      	b.n	8002e36 <_printf_common+0x3e>
 8002ea8:	18e1      	adds	r1, r4, r3
 8002eaa:	1c5a      	adds	r2, r3, #1
 8002eac:	2030      	movs	r0, #48	@ 0x30
 8002eae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002eb2:	4422      	add	r2, r4
 8002eb4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002eb8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002ebc:	3302      	adds	r3, #2
 8002ebe:	e7c7      	b.n	8002e50 <_printf_common+0x58>
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	4622      	mov	r2, r4
 8002ec4:	4641      	mov	r1, r8
 8002ec6:	4638      	mov	r0, r7
 8002ec8:	47c8      	blx	r9
 8002eca:	3001      	adds	r0, #1
 8002ecc:	d0e6      	beq.n	8002e9c <_printf_common+0xa4>
 8002ece:	3601      	adds	r6, #1
 8002ed0:	e7d9      	b.n	8002e86 <_printf_common+0x8e>
	...

08002ed4 <_printf_i>:
 8002ed4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002ed8:	7e0f      	ldrb	r7, [r1, #24]
 8002eda:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002edc:	2f78      	cmp	r7, #120	@ 0x78
 8002ede:	4691      	mov	r9, r2
 8002ee0:	4680      	mov	r8, r0
 8002ee2:	460c      	mov	r4, r1
 8002ee4:	469a      	mov	sl, r3
 8002ee6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002eea:	d807      	bhi.n	8002efc <_printf_i+0x28>
 8002eec:	2f62      	cmp	r7, #98	@ 0x62
 8002eee:	d80a      	bhi.n	8002f06 <_printf_i+0x32>
 8002ef0:	2f00      	cmp	r7, #0
 8002ef2:	f000 80d2 	beq.w	800309a <_printf_i+0x1c6>
 8002ef6:	2f58      	cmp	r7, #88	@ 0x58
 8002ef8:	f000 80b9 	beq.w	800306e <_printf_i+0x19a>
 8002efc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002f00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002f04:	e03a      	b.n	8002f7c <_printf_i+0xa8>
 8002f06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002f0a:	2b15      	cmp	r3, #21
 8002f0c:	d8f6      	bhi.n	8002efc <_printf_i+0x28>
 8002f0e:	a101      	add	r1, pc, #4	@ (adr r1, 8002f14 <_printf_i+0x40>)
 8002f10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002f14:	08002f6d 	.word	0x08002f6d
 8002f18:	08002f81 	.word	0x08002f81
 8002f1c:	08002efd 	.word	0x08002efd
 8002f20:	08002efd 	.word	0x08002efd
 8002f24:	08002efd 	.word	0x08002efd
 8002f28:	08002efd 	.word	0x08002efd
 8002f2c:	08002f81 	.word	0x08002f81
 8002f30:	08002efd 	.word	0x08002efd
 8002f34:	08002efd 	.word	0x08002efd
 8002f38:	08002efd 	.word	0x08002efd
 8002f3c:	08002efd 	.word	0x08002efd
 8002f40:	08003081 	.word	0x08003081
 8002f44:	08002fab 	.word	0x08002fab
 8002f48:	0800303b 	.word	0x0800303b
 8002f4c:	08002efd 	.word	0x08002efd
 8002f50:	08002efd 	.word	0x08002efd
 8002f54:	080030a3 	.word	0x080030a3
 8002f58:	08002efd 	.word	0x08002efd
 8002f5c:	08002fab 	.word	0x08002fab
 8002f60:	08002efd 	.word	0x08002efd
 8002f64:	08002efd 	.word	0x08002efd
 8002f68:	08003043 	.word	0x08003043
 8002f6c:	6833      	ldr	r3, [r6, #0]
 8002f6e:	1d1a      	adds	r2, r3, #4
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	6032      	str	r2, [r6, #0]
 8002f74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002f78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e09d      	b.n	80030bc <_printf_i+0x1e8>
 8002f80:	6833      	ldr	r3, [r6, #0]
 8002f82:	6820      	ldr	r0, [r4, #0]
 8002f84:	1d19      	adds	r1, r3, #4
 8002f86:	6031      	str	r1, [r6, #0]
 8002f88:	0606      	lsls	r6, r0, #24
 8002f8a:	d501      	bpl.n	8002f90 <_printf_i+0xbc>
 8002f8c:	681d      	ldr	r5, [r3, #0]
 8002f8e:	e003      	b.n	8002f98 <_printf_i+0xc4>
 8002f90:	0645      	lsls	r5, r0, #25
 8002f92:	d5fb      	bpl.n	8002f8c <_printf_i+0xb8>
 8002f94:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002f98:	2d00      	cmp	r5, #0
 8002f9a:	da03      	bge.n	8002fa4 <_printf_i+0xd0>
 8002f9c:	232d      	movs	r3, #45	@ 0x2d
 8002f9e:	426d      	negs	r5, r5
 8002fa0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002fa4:	4859      	ldr	r0, [pc, #356]	@ (800310c <_printf_i+0x238>)
 8002fa6:	230a      	movs	r3, #10
 8002fa8:	e011      	b.n	8002fce <_printf_i+0xfa>
 8002faa:	6821      	ldr	r1, [r4, #0]
 8002fac:	6833      	ldr	r3, [r6, #0]
 8002fae:	0608      	lsls	r0, r1, #24
 8002fb0:	f853 5b04 	ldr.w	r5, [r3], #4
 8002fb4:	d402      	bmi.n	8002fbc <_printf_i+0xe8>
 8002fb6:	0649      	lsls	r1, r1, #25
 8002fb8:	bf48      	it	mi
 8002fba:	b2ad      	uxthmi	r5, r5
 8002fbc:	2f6f      	cmp	r7, #111	@ 0x6f
 8002fbe:	4853      	ldr	r0, [pc, #332]	@ (800310c <_printf_i+0x238>)
 8002fc0:	6033      	str	r3, [r6, #0]
 8002fc2:	bf14      	ite	ne
 8002fc4:	230a      	movne	r3, #10
 8002fc6:	2308      	moveq	r3, #8
 8002fc8:	2100      	movs	r1, #0
 8002fca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002fce:	6866      	ldr	r6, [r4, #4]
 8002fd0:	60a6      	str	r6, [r4, #8]
 8002fd2:	2e00      	cmp	r6, #0
 8002fd4:	bfa2      	ittt	ge
 8002fd6:	6821      	ldrge	r1, [r4, #0]
 8002fd8:	f021 0104 	bicge.w	r1, r1, #4
 8002fdc:	6021      	strge	r1, [r4, #0]
 8002fde:	b90d      	cbnz	r5, 8002fe4 <_printf_i+0x110>
 8002fe0:	2e00      	cmp	r6, #0
 8002fe2:	d04b      	beq.n	800307c <_printf_i+0x1a8>
 8002fe4:	4616      	mov	r6, r2
 8002fe6:	fbb5 f1f3 	udiv	r1, r5, r3
 8002fea:	fb03 5711 	mls	r7, r3, r1, r5
 8002fee:	5dc7      	ldrb	r7, [r0, r7]
 8002ff0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002ff4:	462f      	mov	r7, r5
 8002ff6:	42bb      	cmp	r3, r7
 8002ff8:	460d      	mov	r5, r1
 8002ffa:	d9f4      	bls.n	8002fe6 <_printf_i+0x112>
 8002ffc:	2b08      	cmp	r3, #8
 8002ffe:	d10b      	bne.n	8003018 <_printf_i+0x144>
 8003000:	6823      	ldr	r3, [r4, #0]
 8003002:	07df      	lsls	r7, r3, #31
 8003004:	d508      	bpl.n	8003018 <_printf_i+0x144>
 8003006:	6923      	ldr	r3, [r4, #16]
 8003008:	6861      	ldr	r1, [r4, #4]
 800300a:	4299      	cmp	r1, r3
 800300c:	bfde      	ittt	le
 800300e:	2330      	movle	r3, #48	@ 0x30
 8003010:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003014:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003018:	1b92      	subs	r2, r2, r6
 800301a:	6122      	str	r2, [r4, #16]
 800301c:	f8cd a000 	str.w	sl, [sp]
 8003020:	464b      	mov	r3, r9
 8003022:	aa03      	add	r2, sp, #12
 8003024:	4621      	mov	r1, r4
 8003026:	4640      	mov	r0, r8
 8003028:	f7ff fee6 	bl	8002df8 <_printf_common>
 800302c:	3001      	adds	r0, #1
 800302e:	d14a      	bne.n	80030c6 <_printf_i+0x1f2>
 8003030:	f04f 30ff 	mov.w	r0, #4294967295
 8003034:	b004      	add	sp, #16
 8003036:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800303a:	6823      	ldr	r3, [r4, #0]
 800303c:	f043 0320 	orr.w	r3, r3, #32
 8003040:	6023      	str	r3, [r4, #0]
 8003042:	4833      	ldr	r0, [pc, #204]	@ (8003110 <_printf_i+0x23c>)
 8003044:	2778      	movs	r7, #120	@ 0x78
 8003046:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800304a:	6823      	ldr	r3, [r4, #0]
 800304c:	6831      	ldr	r1, [r6, #0]
 800304e:	061f      	lsls	r7, r3, #24
 8003050:	f851 5b04 	ldr.w	r5, [r1], #4
 8003054:	d402      	bmi.n	800305c <_printf_i+0x188>
 8003056:	065f      	lsls	r7, r3, #25
 8003058:	bf48      	it	mi
 800305a:	b2ad      	uxthmi	r5, r5
 800305c:	6031      	str	r1, [r6, #0]
 800305e:	07d9      	lsls	r1, r3, #31
 8003060:	bf44      	itt	mi
 8003062:	f043 0320 	orrmi.w	r3, r3, #32
 8003066:	6023      	strmi	r3, [r4, #0]
 8003068:	b11d      	cbz	r5, 8003072 <_printf_i+0x19e>
 800306a:	2310      	movs	r3, #16
 800306c:	e7ac      	b.n	8002fc8 <_printf_i+0xf4>
 800306e:	4827      	ldr	r0, [pc, #156]	@ (800310c <_printf_i+0x238>)
 8003070:	e7e9      	b.n	8003046 <_printf_i+0x172>
 8003072:	6823      	ldr	r3, [r4, #0]
 8003074:	f023 0320 	bic.w	r3, r3, #32
 8003078:	6023      	str	r3, [r4, #0]
 800307a:	e7f6      	b.n	800306a <_printf_i+0x196>
 800307c:	4616      	mov	r6, r2
 800307e:	e7bd      	b.n	8002ffc <_printf_i+0x128>
 8003080:	6833      	ldr	r3, [r6, #0]
 8003082:	6825      	ldr	r5, [r4, #0]
 8003084:	6961      	ldr	r1, [r4, #20]
 8003086:	1d18      	adds	r0, r3, #4
 8003088:	6030      	str	r0, [r6, #0]
 800308a:	062e      	lsls	r6, r5, #24
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	d501      	bpl.n	8003094 <_printf_i+0x1c0>
 8003090:	6019      	str	r1, [r3, #0]
 8003092:	e002      	b.n	800309a <_printf_i+0x1c6>
 8003094:	0668      	lsls	r0, r5, #25
 8003096:	d5fb      	bpl.n	8003090 <_printf_i+0x1bc>
 8003098:	8019      	strh	r1, [r3, #0]
 800309a:	2300      	movs	r3, #0
 800309c:	6123      	str	r3, [r4, #16]
 800309e:	4616      	mov	r6, r2
 80030a0:	e7bc      	b.n	800301c <_printf_i+0x148>
 80030a2:	6833      	ldr	r3, [r6, #0]
 80030a4:	1d1a      	adds	r2, r3, #4
 80030a6:	6032      	str	r2, [r6, #0]
 80030a8:	681e      	ldr	r6, [r3, #0]
 80030aa:	6862      	ldr	r2, [r4, #4]
 80030ac:	2100      	movs	r1, #0
 80030ae:	4630      	mov	r0, r6
 80030b0:	f7fd f88e 	bl	80001d0 <memchr>
 80030b4:	b108      	cbz	r0, 80030ba <_printf_i+0x1e6>
 80030b6:	1b80      	subs	r0, r0, r6
 80030b8:	6060      	str	r0, [r4, #4]
 80030ba:	6863      	ldr	r3, [r4, #4]
 80030bc:	6123      	str	r3, [r4, #16]
 80030be:	2300      	movs	r3, #0
 80030c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80030c4:	e7aa      	b.n	800301c <_printf_i+0x148>
 80030c6:	6923      	ldr	r3, [r4, #16]
 80030c8:	4632      	mov	r2, r6
 80030ca:	4649      	mov	r1, r9
 80030cc:	4640      	mov	r0, r8
 80030ce:	47d0      	blx	sl
 80030d0:	3001      	adds	r0, #1
 80030d2:	d0ad      	beq.n	8003030 <_printf_i+0x15c>
 80030d4:	6823      	ldr	r3, [r4, #0]
 80030d6:	079b      	lsls	r3, r3, #30
 80030d8:	d413      	bmi.n	8003102 <_printf_i+0x22e>
 80030da:	68e0      	ldr	r0, [r4, #12]
 80030dc:	9b03      	ldr	r3, [sp, #12]
 80030de:	4298      	cmp	r0, r3
 80030e0:	bfb8      	it	lt
 80030e2:	4618      	movlt	r0, r3
 80030e4:	e7a6      	b.n	8003034 <_printf_i+0x160>
 80030e6:	2301      	movs	r3, #1
 80030e8:	4632      	mov	r2, r6
 80030ea:	4649      	mov	r1, r9
 80030ec:	4640      	mov	r0, r8
 80030ee:	47d0      	blx	sl
 80030f0:	3001      	adds	r0, #1
 80030f2:	d09d      	beq.n	8003030 <_printf_i+0x15c>
 80030f4:	3501      	adds	r5, #1
 80030f6:	68e3      	ldr	r3, [r4, #12]
 80030f8:	9903      	ldr	r1, [sp, #12]
 80030fa:	1a5b      	subs	r3, r3, r1
 80030fc:	42ab      	cmp	r3, r5
 80030fe:	dcf2      	bgt.n	80030e6 <_printf_i+0x212>
 8003100:	e7eb      	b.n	80030da <_printf_i+0x206>
 8003102:	2500      	movs	r5, #0
 8003104:	f104 0619 	add.w	r6, r4, #25
 8003108:	e7f5      	b.n	80030f6 <_printf_i+0x222>
 800310a:	bf00      	nop
 800310c:	08003251 	.word	0x08003251
 8003110:	08003262 	.word	0x08003262

08003114 <memmove>:
 8003114:	4288      	cmp	r0, r1
 8003116:	b510      	push	{r4, lr}
 8003118:	eb01 0402 	add.w	r4, r1, r2
 800311c:	d902      	bls.n	8003124 <memmove+0x10>
 800311e:	4284      	cmp	r4, r0
 8003120:	4623      	mov	r3, r4
 8003122:	d807      	bhi.n	8003134 <memmove+0x20>
 8003124:	1e43      	subs	r3, r0, #1
 8003126:	42a1      	cmp	r1, r4
 8003128:	d008      	beq.n	800313c <memmove+0x28>
 800312a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800312e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003132:	e7f8      	b.n	8003126 <memmove+0x12>
 8003134:	4402      	add	r2, r0
 8003136:	4601      	mov	r1, r0
 8003138:	428a      	cmp	r2, r1
 800313a:	d100      	bne.n	800313e <memmove+0x2a>
 800313c:	bd10      	pop	{r4, pc}
 800313e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003142:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003146:	e7f7      	b.n	8003138 <memmove+0x24>

08003148 <_sbrk_r>:
 8003148:	b538      	push	{r3, r4, r5, lr}
 800314a:	4d06      	ldr	r5, [pc, #24]	@ (8003164 <_sbrk_r+0x1c>)
 800314c:	2300      	movs	r3, #0
 800314e:	4604      	mov	r4, r0
 8003150:	4608      	mov	r0, r1
 8003152:	602b      	str	r3, [r5, #0]
 8003154:	f7fe f81a 	bl	800118c <_sbrk>
 8003158:	1c43      	adds	r3, r0, #1
 800315a:	d102      	bne.n	8003162 <_sbrk_r+0x1a>
 800315c:	682b      	ldr	r3, [r5, #0]
 800315e:	b103      	cbz	r3, 8003162 <_sbrk_r+0x1a>
 8003160:	6023      	str	r3, [r4, #0]
 8003162:	bd38      	pop	{r3, r4, r5, pc}
 8003164:	20000228 	.word	0x20000228

08003168 <memcpy>:
 8003168:	440a      	add	r2, r1
 800316a:	4291      	cmp	r1, r2
 800316c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003170:	d100      	bne.n	8003174 <memcpy+0xc>
 8003172:	4770      	bx	lr
 8003174:	b510      	push	{r4, lr}
 8003176:	f811 4b01 	ldrb.w	r4, [r1], #1
 800317a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800317e:	4291      	cmp	r1, r2
 8003180:	d1f9      	bne.n	8003176 <memcpy+0xe>
 8003182:	bd10      	pop	{r4, pc}

08003184 <_realloc_r>:
 8003184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003188:	4680      	mov	r8, r0
 800318a:	4615      	mov	r5, r2
 800318c:	460c      	mov	r4, r1
 800318e:	b921      	cbnz	r1, 800319a <_realloc_r+0x16>
 8003190:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003194:	4611      	mov	r1, r2
 8003196:	f7ff bc4b 	b.w	8002a30 <_malloc_r>
 800319a:	b92a      	cbnz	r2, 80031a8 <_realloc_r+0x24>
 800319c:	f7ff fbdc 	bl	8002958 <_free_r>
 80031a0:	2400      	movs	r4, #0
 80031a2:	4620      	mov	r0, r4
 80031a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80031a8:	f000 f81a 	bl	80031e0 <_malloc_usable_size_r>
 80031ac:	4285      	cmp	r5, r0
 80031ae:	4606      	mov	r6, r0
 80031b0:	d802      	bhi.n	80031b8 <_realloc_r+0x34>
 80031b2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80031b6:	d8f4      	bhi.n	80031a2 <_realloc_r+0x1e>
 80031b8:	4629      	mov	r1, r5
 80031ba:	4640      	mov	r0, r8
 80031bc:	f7ff fc38 	bl	8002a30 <_malloc_r>
 80031c0:	4607      	mov	r7, r0
 80031c2:	2800      	cmp	r0, #0
 80031c4:	d0ec      	beq.n	80031a0 <_realloc_r+0x1c>
 80031c6:	42b5      	cmp	r5, r6
 80031c8:	462a      	mov	r2, r5
 80031ca:	4621      	mov	r1, r4
 80031cc:	bf28      	it	cs
 80031ce:	4632      	movcs	r2, r6
 80031d0:	f7ff ffca 	bl	8003168 <memcpy>
 80031d4:	4621      	mov	r1, r4
 80031d6:	4640      	mov	r0, r8
 80031d8:	f7ff fbbe 	bl	8002958 <_free_r>
 80031dc:	463c      	mov	r4, r7
 80031de:	e7e0      	b.n	80031a2 <_realloc_r+0x1e>

080031e0 <_malloc_usable_size_r>:
 80031e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80031e4:	1f18      	subs	r0, r3, #4
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	bfbc      	itt	lt
 80031ea:	580b      	ldrlt	r3, [r1, r0]
 80031ec:	18c0      	addlt	r0, r0, r3
 80031ee:	4770      	bx	lr

080031f0 <_init>:
 80031f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031f2:	bf00      	nop
 80031f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031f6:	bc08      	pop	{r3}
 80031f8:	469e      	mov	lr, r3
 80031fa:	4770      	bx	lr

080031fc <_fini>:
 80031fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031fe:	bf00      	nop
 8003200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003202:	bc08      	pop	{r3}
 8003204:	469e      	mov	lr, r3
 8003206:	4770      	bx	lr
