<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="ConceptTopic" />
<meta name="DC.Title" content="Basic Model Structure" />
<meta name="abstract" content="Model vendors can implement the Verilog model in any style. The cells communicate important events to the simulator using named events. Power Aware verification defines a standard set of named event identifiers that are used in the model. Each named event corresponds to a particular action to be taken by the simulator." />
<meta name="description" content="Model vendors can implement the Verilog model in any style. The cells communicate important events to the simulator using named events. Power Aware verification defines a standard set of named event identifiers that are used in the model. Each named event corresponds to a particular action to be taken by the simulator." />
<meta name="prodname" content="Power Aware Simulation User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-07-10" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="pa_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="none" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Power Aware Simulation User's Manual" />
<meta name="CSHelp" content="no" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.050,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id44b90431-d203-4f03-a0cd-3d80287945b5" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Basic Model Structure</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Basic Model Structure" />
<meta name="attributes" content="product.version.2020.4,sort.order.050,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id44b90431-d203-4f03-a0cd-3d80287945b5">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Basic
Model Structure</h1>
<div class="body conbody ConceptBody"><div class="abstract ConceptAbstract"><span class="shortdesc">Model vendors
can implement the Verilog model in any style. The cells communicate
important events to the simulator using named events. Power Aware
verification defines a standard set of named event identifiers that
are used in the model. Each named event corresponds to a particular
action to be taken by the simulator. </span>
</div>
<p class="p">The simulator
communicates with the model by connecting the model to the clock,
reset, power (on/off), and power retention signals. Through events
on these signals, the model determines when the Power Aware events
are triggered, notifying the simulator that the normal RTL behavior
must be modified to reflect power control network activity. Because
the only inputs are single-bit inputs and the only “output” to the
simulator is the triggering of named events, the models (at the
RTL or higher abstraction level) are general-purpose and can work
with inferred registers and latches of any data type (for VHDL and
SystemVerilog support).</p>
<p class="p">The model communicates with the simulator only
by triggering the defined named events. The simulator then maps
the event trigger into the appropriate Power Aware behavior for
the inferred register or latch that the Power Aware model is associated
(using the Power Specification File).</p>
<p class="p">The port interface to the
Power Aware model can contain additional port declarations. For example,
a Power Aware latch model might define enable, data in, and data
out ports. For the purpose of Power Aware RTL verification, these
additional ports are ignored and are not connected to the functional
network of the design.</p>
<p class="p">As additional ports are permitted (but ignored),
it is feasible to define a Power Aware model that can be verified
as functionally correct as it can be instantiated into a test circuit
and exercised to ensure it triggers the Power Aware events at the
appropriate time and that saved and restored values match what is
expected.</p>
<p class="p">A benefit of this approach
is that a single Power Aware model can be created for both gate-level verification
and Power Aware RTL verification. The gate-level functionality can
be used in gate level simulations and would include the cell's Power
Aware functionality but not the triggering of the Power Aware events
that are designed for use in RTL (or higher) abstraction level simulations.
The Power Aware events can be used without the overhead of the gate-level functionality,
for RTL and higher abstraction simulations. Together, both sets
of functionality can be used to verify the correctness of the model.
The example below shows the use of conditional compilation to control
inclusion of functional code, the Power Aware code, or both in a
simulation.</p>
<p class="p">Modeling using conditional compilation implies
that the model would be compiled twice into different libraries
for use in gate-level and RTL simulations. An alternative would
be the use of parameters and conditional generates to control the
inclusion of functionality. In any case, the ability to specify
a single model for use at multiple abstraction levels simplifies
the support and maintenance associated with the development and
deployment of Power Aware IP models.</p>
<div class="section Subsections"><div class="section Subsection" id="id44b90431-d203-4f03-a0cd-3d80287945b5__id1cdc6d4f-ecab-470e-80c5-6a5db77f6d6e"><h2 class="title Subheading sectiontitle">Assumptions and Advantages</h2><ul class="ul"><li class="li" id="id44b90431-d203-4f03-a0cd-3d80287945b5__ideb60939b-35f0-4cbf-ac3f-2b7758a8f222"><p class="p">The silicon foundry is responsible for
the specification of these models to match the behavior of their
power management cell technology. </p>
</li>
<li class="li" id="id44b90431-d203-4f03-a0cd-3d80287945b5__ida9dc4528-fc7b-41e2-b974-54a6b2266f05"><p class="p">Capturing the Power Aware behavior in
standard Verilog gives the vendor the flexibility to add new cell
types and behaviors without creating additional simulation requirements for
those cells. </p>
</li>
<li class="li" id="id44b90431-d203-4f03-a0cd-3d80287945b5__id31ef143d-cb16-41d9-8238-62658d4338e2"><p class="p">Foundries providing Power Aware models
have control over the protection of their intellectual property
(IP). </p>
</li>
</ul>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCAppe_ModelConstructionPowerAwareSimulation_id2c35570a.html" title="Power Aware verification uses Verilog behavioral models of power management cells. These models encapsulate the Power Aware behaviors of various types of design state, such as clock-low retention flip-flops and active-high retention latches.">Model Construction for Power Aware Simulation</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "pa_user"
                DocTitle = "Power Aware Simulation User's Manual"
                PageTitle = "Basic Model Structure"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Concept_BasicModelStructure_id44b90431.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Power Aware Simulation User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>