

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS'
================================================================
* Date:           Sat Sep 28 22:24:50 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        build_hls
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  7.040 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    20006|    20006|  0.160 ms|  0.160 ms|  20001|  20001|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_C_ROWS_MAT_C_COLS  |    20004|    20004|         6|          1|          1|  20000|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      1|        -|        -|     -|
|Expression           |        -|      -|        0|      335|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       90|     -|
|Register             |        -|      -|      427|       64|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      427|      489|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_7ns_8ns_15_4_1_U168  |mac_muladd_8ns_7ns_8ns_15_4_1  |  i0 * i1 + i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln71_1_fu_152_p2       |         +|   0|  0|   22|          15|           1|
    |add_ln71_fu_164_p2         |         +|   0|  0|   14|           7|           1|
    |add_ln73_fu_206_p2         |         +|   0|  0|   15|           8|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state6_io         |       and|   0|  0|    2|           1|           1|
    |icmp_ln71_fu_146_p2        |      icmp|   0|  0|   22|          15|          15|
    |icmp_ln73_fu_170_p2        |      icmp|   0|  0|   15|           8|           7|
    |icmp_ln74_fu_200_p2        |      icmp|   0|  0|   10|           3|           2|
    |select_ln71_1_fu_237_p3    |    select|   0|  0|  108|           1|           1|
    |select_ln71_2_fu_184_p3    |    select|   0|  0|    7|           1|           7|
    |select_ln71_fu_176_p3      |    select|   0|  0|    8|           1|           1|
    |select_ln74_fu_262_p3      |    select|   0|  0|  108|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  335|          63|          41|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten28_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_j_load                 |   9|          2|    8|         16|
    |i_fu_84                                 |   9|          2|    7|         14|
    |indvar_flatten28_fu_88                  |   9|          2|   15|         30|
    |j_fu_80                                 |   9|          2|    8|         16|
    |mem_blk_n_W                             |   9|          2|    1|          2|
    |phi_ln74_fu_76                          |   9|          2|  112|        224|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|  175|        350|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |MatC_load_reg_368                  |   16|   0|   16|          0|
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |    1|   0|    1|          0|
    |i_fu_84                            |    7|   0|    7|          0|
    |icmp_ln73_reg_333                  |    1|   0|    1|          0|
    |icmp_ln74_reg_348                  |    1|   0|    1|          0|
    |indvar_flatten28_fu_88             |   15|   0|   15|          0|
    |j_fu_80                            |    8|   0|    8|          0|
    |phi_ln74_fu_76                     |  112|   0|  112|          0|
    |select_ln71_1_reg_363              |  112|   0|  112|          0|
    |select_ln71_reg_338                |    8|   0|    8|          0|
    |select_ln71_reg_338_pp0_iter1_reg  |    8|   0|    8|          0|
    |icmp_ln73_reg_333                  |   64|  32|    1|          0|
    |icmp_ln74_reg_348                  |   64|  32|    1|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  427|  64|  301|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS|  return value|
|m_axi_mem_AWVALID   |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWREADY   |   in|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWADDR    |  out|   64|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWID      |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWLEN     |  out|   32|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWSIZE    |  out|    3|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWBURST   |  out|    2|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWLOCK    |  out|    2|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWCACHE   |  out|    4|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWPROT    |  out|    3|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWQOS     |  out|    4|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWREGION  |  out|    4|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWUSER    |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_WVALID    |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_WREADY    |   in|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_WDATA     |  out|  128|       m_axi|                                         mem|       pointer|
|m_axi_mem_WSTRB     |  out|   16|       m_axi|                                         mem|       pointer|
|m_axi_mem_WLAST     |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_WID       |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_WUSER     |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARVALID   |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARREADY   |   in|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARADDR    |  out|   64|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARID      |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARLEN     |  out|   32|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARSIZE    |  out|    3|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARBURST   |  out|    2|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARLOCK    |  out|    2|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARCACHE   |  out|    4|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARPROT    |  out|    3|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARQOS     |  out|    4|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARREGION  |  out|    4|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARUSER    |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RVALID    |   in|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RREADY    |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RDATA     |   in|  128|       m_axi|                                         mem|       pointer|
|m_axi_mem_RLAST     |   in|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RID       |   in|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RFIFONUM  |   in|    9|       m_axi|                                         mem|       pointer|
|m_axi_mem_RUSER     |   in|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RRESP     |   in|    2|       m_axi|                                         mem|       pointer|
|m_axi_mem_BVALID    |   in|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_BREADY    |  out|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_BRESP     |   in|    2|       m_axi|                                         mem|       pointer|
|m_axi_mem_BID       |   in|    1|       m_axi|                                         mem|       pointer|
|m_axi_mem_BUSER     |   in|    1|       m_axi|                                         mem|       pointer|
|sext_ln71           |   in|   60|     ap_none|                                   sext_ln71|        scalar|
|MatC_address0       |  out|   15|   ap_memory|                                        MatC|         array|
|MatC_ce0            |  out|    1|   ap_memory|                                        MatC|         array|
|MatC_q0             |   in|   16|   ap_memory|                                        MatC|         array|
+--------------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.48>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_ln74 = alloca i32 1"   --->   Operation 9 'alloca' 'phi_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/real_matmul.cpp:73]   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/real_matmul.cpp:71]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten28 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln71_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln71"   --->   Operation 13 'read' 'sext_ln71_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln71_cast = sext i60 %sext_ln71_read"   --->   Operation 14 'sext' 'sext_ln71_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mem, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 1, void @empty_2, void @empty_9, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten28"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln71 = store i7 0, i7 %i" [src/real_matmul.cpp:71]   --->   Operation 17 'store' 'store_ln71' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln73 = store i8 0, i8 %j" [src/real_matmul.cpp:73]   --->   Operation 18 'store' 'store_ln73' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i112 0, i112 %phi_ln74"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc112"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten28_load = load i15 %indvar_flatten28" [src/real_matmul.cpp:71]   --->   Operation 21 'load' 'indvar_flatten28_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %mem"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.77ns)   --->   "%icmp_ln71 = icmp_eq  i15 %indvar_flatten28_load, i15 20000" [src/real_matmul.cpp:71]   --->   Operation 23 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.77ns)   --->   "%add_ln71_1 = add i15 %indvar_flatten28_load, i15 1" [src/real_matmul.cpp:71]   --->   Operation 24 'add' 'add_ln71_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %for.inc115, void %for.end117.exitStub" [src/real_matmul.cpp:71]   --->   Operation 25 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [src/real_matmul.cpp:73]   --->   Operation 26 'load' 'j_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/real_matmul.cpp:71]   --->   Operation 27 'load' 'i_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln71 = add i7 %i_load, i7 1" [src/real_matmul.cpp:71]   --->   Operation 28 'add' 'add_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%icmp_ln73 = icmp_eq  i8 %j_load, i8 200" [src/real_matmul.cpp:73]   --->   Operation 29 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln71)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.30ns)   --->   "%select_ln71 = select i1 %icmp_ln73, i8 0, i8 %j_load" [src/real_matmul.cpp:71]   --->   Operation 30 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.30ns)   --->   "%select_ln71_2 = select i1 %icmp_ln73, i7 %add_ln71, i7 %i_load" [src/real_matmul.cpp:71]   --->   Operation 31 'select' 'select_ln71_2' <Predicate = (!icmp_ln71)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i7 %select_ln71_2" [src/real_matmul.cpp:74]   --->   Operation 32 'zext' 'zext_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 33 [3/3] (0.99ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74 = mul i15 %zext_ln74, i15 200" [src/real_matmul.cpp:74]   --->   Operation 33 'mul' 'mul_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i8 %select_ln71" [src/real_matmul.cpp:73]   --->   Operation 34 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.57ns)   --->   "%icmp_ln74 = icmp_eq  i3 %trunc_ln73, i3 7" [src/real_matmul.cpp:74]   --->   Operation 35 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.inc112.split._crit_edge, void" [src/real_matmul.cpp:74]   --->   Operation 36 'br' 'br_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln73 = add i8 %select_ln71, i8 1" [src/real_matmul.cpp:73]   --->   Operation 37 'add' 'add_ln73' <Predicate = (!icmp_ln71)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln71 = store i15 %add_ln71_1, i15 %indvar_flatten28" [src/real_matmul.cpp:71]   --->   Operation 38 'store' 'store_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln71 = store i7 %select_ln71_2, i7 %i" [src/real_matmul.cpp:71]   --->   Operation 39 'store' 'store_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln73 = store i8 %add_ln73, i8 %j" [src/real_matmul.cpp:73]   --->   Operation 40 'store' 'store_ln73' <Predicate = (!icmp_ln71)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 41 [2/3] (0.99ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74 = mul i15 %zext_ln74, i15 200" [src/real_matmul.cpp:74]   --->   Operation 41 'mul' 'mul_ln74' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 42 [1/3] (0.00ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74 = mul i15 %zext_ln74, i15 200" [src/real_matmul.cpp:74]   --->   Operation 42 'mul' 'mul_ln74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i8 %select_ln71" [src/real_matmul.cpp:74]   --->   Operation 43 'zext' 'zext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln74 = add i15 %mul_ln74, i15 %zext_ln74_1" [src/real_matmul.cpp:74]   --->   Operation 44 'add' 'add_ln74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 45 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln74 = add i15 %mul_ln74, i15 %zext_ln74_1" [src/real_matmul.cpp:74]   --->   Operation 45 'add' 'add_ln74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i15 %add_ln74" [src/real_matmul.cpp:74]   --->   Operation 46 'zext' 'zext_ln74_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%MatC_addr = getelementptr i16 %MatC, i64 0, i64 %zext_ln74_2" [src/real_matmul.cpp:74]   --->   Operation 47 'getelementptr' 'MatC_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (1.24ns)   --->   "%MatC_load = load i15 %MatC_addr" [src/real_matmul.cpp:74]   --->   Operation 48 'load' 'MatC_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20000> <RAM>

State 5 <SV = 4> <Delay = 1.98>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%phi_ln74_load = load i112 %phi_ln74" [src/real_matmul.cpp:71]   --->   Operation 49 'load' 'phi_ln74_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.34ns)   --->   "%select_ln71_1 = select i1 %icmp_ln73, i112 0, i112 %phi_ln74_load" [src/real_matmul.cpp:71]   --->   Operation 50 'select' 'select_ln71_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 51 [1/2] (1.24ns)   --->   "%MatC_load = load i15 %MatC_addr" [src/real_matmul.cpp:74]   --->   Operation 51 'load' 'MatC_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20000> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = partselect i96 @_ssdm_op_PartSelect.i96.i112.i32.i32, i112 %select_ln71_1, i32 16, i32 111" [src/real_matmul.cpp:73]   --->   Operation 52 'partselect' 'tmp_s' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_298 = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i16.i96, i16 %MatC_load, i96 %tmp_s" [src/real_matmul.cpp:73]   --->   Operation 53 'bitconcatenate' 'tmp_298' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.34ns)   --->   "%select_ln74 = select i1 %icmp_ln74, i112 0, i112 %tmp_298" [src/real_matmul.cpp:74]   --->   Operation 54 'select' 'select_ln74' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln74 = store i112 %select_ln74, i112 %phi_ln74" [src/real_matmul.cpp:74]   --->   Operation 55 'store' 'store_ln74' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.inc112" [src/real_matmul.cpp:73]   --->   Operation 56 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 7.04>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i128 %mem, i64 %sext_ln71_cast" [src/real_matmul.cpp:71]   --->   Operation 57 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAT_C_ROWS_MAT_C_COLS_str"   --->   Operation 58 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20000, i64 20000, i64 20000"   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [src/real_matmul.cpp:73]   --->   Operation 60 'specpipeline' 'specpipeline_ln73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i112, i16 %MatC_load, i112 %select_ln71_1" [src/real_matmul.cpp:74]   --->   Operation 61 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (7.04ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.m_axi.p1i128, i64 %mem_addr, i128 %or_ln, i16 65535" [src/real_matmul.cpp:74]   --->   Operation 62 'write' 'write_ln74' <Predicate = (icmp_ln74)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.inc112.split._crit_edge" [src/real_matmul.cpp:74]   --->   Operation 63 'br' 'br_ln74' <Predicate = (icmp_ln74)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln71]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MatC]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln74              (alloca           ) [ 0111110]
j                     (alloca           ) [ 0100000]
i                     (alloca           ) [ 0100000]
indvar_flatten28      (alloca           ) [ 0100000]
sext_ln71_read        (read             ) [ 0000000]
sext_ln71_cast        (sext             ) [ 0111111]
specinterface_ln0     (specinterface    ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln71            (store            ) [ 0000000]
store_ln73            (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
br_ln0                (br               ) [ 0000000]
indvar_flatten28_load (load             ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
icmp_ln71             (icmp             ) [ 0111110]
add_ln71_1            (add              ) [ 0000000]
br_ln71               (br               ) [ 0000000]
j_load                (load             ) [ 0000000]
i_load                (load             ) [ 0000000]
add_ln71              (add              ) [ 0000000]
icmp_ln73             (icmp             ) [ 0111110]
select_ln71           (select           ) [ 0111000]
select_ln71_2         (select           ) [ 0000000]
zext_ln74             (zext             ) [ 0111000]
trunc_ln73            (trunc            ) [ 0000000]
icmp_ln74             (icmp             ) [ 0111111]
br_ln74               (br               ) [ 0000000]
add_ln73              (add              ) [ 0000000]
store_ln71            (store            ) [ 0000000]
store_ln71            (store            ) [ 0000000]
store_ln73            (store            ) [ 0000000]
mul_ln74              (mul              ) [ 0100100]
zext_ln74_1           (zext             ) [ 0100100]
add_ln74              (add              ) [ 0000000]
zext_ln74_2           (zext             ) [ 0000000]
MatC_addr             (getelementptr    ) [ 0100010]
phi_ln74_load         (load             ) [ 0000000]
select_ln71_1         (select           ) [ 0100001]
MatC_load             (load             ) [ 0100001]
tmp_s                 (partselect       ) [ 0000000]
tmp_298               (bitconcatenate   ) [ 0000000]
select_ln74           (select           ) [ 0000000]
store_ln74            (store            ) [ 0000000]
br_ln73               (br               ) [ 0000000]
mem_addr              (getelementptr    ) [ 0000000]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
specpipeline_ln73     (specpipeline     ) [ 0000000]
or_ln                 (bitconcatenate   ) [ 0000000]
write_ln74            (write            ) [ 0000000]
br_ln74               (br               ) [ 0000000]
ret_ln0               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln71">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln71"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MatC">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i96.i112.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i112.i16.i96"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAT_C_ROWS_MAT_C_COLS_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i16.i112"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="phi_ln74_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln74/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="j_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten28_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten28/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sext_ln71_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="60" slack="0"/>
<pin id="94" dir="0" index="1" bw="60" slack="0"/>
<pin id="95" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln71_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln74_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="128" slack="0"/>
<pin id="101" dir="0" index="2" bw="128" slack="0"/>
<pin id="102" dir="0" index="3" bw="1" slack="0"/>
<pin id="103" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln74/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="MatC_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="15" slack="0"/>
<pin id="110" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_addr/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="15" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_load/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="sext_ln71_cast_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="60" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71_cast/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="15" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln71_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="7" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln73_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="112" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="indvar_flatten28_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="15" slack="0"/>
<pin id="145" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten28_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln71_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="15" slack="0"/>
<pin id="148" dir="0" index="1" bw="15" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln71_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="15" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="j_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="0"/>
<pin id="163" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln71_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln73_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln71_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln71_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="7" slack="0"/>
<pin id="187" dir="0" index="2" bw="7" slack="0"/>
<pin id="188" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_2/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln74_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln73_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln74_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="3" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln73_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln71_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="15" slack="0"/>
<pin id="214" dir="0" index="1" bw="15" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln71_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="0" index="1" bw="7" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln73_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln74_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="2"/>
<pin id="229" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_1/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln74_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="15" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_2/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="phi_ln74_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="112" slack="4"/>
<pin id="236" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln74_load/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="select_ln71_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="4"/>
<pin id="239" dir="0" index="1" bw="112" slack="0"/>
<pin id="240" dir="0" index="2" bw="112" slack="0"/>
<pin id="241" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_1/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_s_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="96" slack="0"/>
<pin id="246" dir="0" index="1" bw="112" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="0" index="3" bw="8" slack="0"/>
<pin id="249" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_298_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="112" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="0" index="2" bw="96" slack="0"/>
<pin id="258" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_298/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln74_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="4"/>
<pin id="264" dir="0" index="1" bw="112" slack="0"/>
<pin id="265" dir="0" index="2" bw="112" slack="0"/>
<pin id="266" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln74/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln74_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="112" slack="0"/>
<pin id="271" dir="0" index="1" bw="112" slack="4"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="mem_addr_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="0" index="1" bw="64" slack="5"/>
<pin id="277" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="or_ln_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="128" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="1"/>
<pin id="283" dir="0" index="2" bw="112" slack="1"/>
<pin id="284" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/6 "/>
</bind>
</comp>

<comp id="287" class="1007" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="7" slack="0"/>
<pin id="290" dir="0" index="2" bw="8" slack="0"/>
<pin id="291" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln74/1 add_ln74/3 "/>
</bind>
</comp>

<comp id="296" class="1005" name="phi_ln74_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="112" slack="0"/>
<pin id="298" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln74 "/>
</bind>
</comp>

<comp id="303" class="1005" name="j_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="310" class="1005" name="i_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="317" class="1005" name="indvar_flatten28_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="15" slack="0"/>
<pin id="319" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten28 "/>
</bind>
</comp>

<comp id="324" class="1005" name="sext_ln71_cast_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="5"/>
<pin id="326" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln71_cast "/>
</bind>
</comp>

<comp id="329" class="1005" name="icmp_ln71_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="4"/>
<pin id="331" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln71 "/>
</bind>
</comp>

<comp id="333" class="1005" name="icmp_ln73_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="4"/>
<pin id="335" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="338" class="1005" name="select_ln71_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="2"/>
<pin id="340" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln71 "/>
</bind>
</comp>

<comp id="343" class="1005" name="zext_ln74_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="15" slack="1"/>
<pin id="345" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln74 "/>
</bind>
</comp>

<comp id="348" class="1005" name="icmp_ln74_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="4"/>
<pin id="350" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln74 "/>
</bind>
</comp>

<comp id="353" class="1005" name="zext_ln74_1_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="15" slack="1"/>
<pin id="355" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln74_1 "/>
</bind>
</comp>

<comp id="358" class="1005" name="MatC_addr_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="15" slack="1"/>
<pin id="360" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="MatC_addr "/>
</bind>
</comp>

<comp id="363" class="1005" name="select_ln71_1_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="112" slack="1"/>
<pin id="365" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="select_ln71_1 "/>
</bind>
</comp>

<comp id="368" class="1005" name="MatC_load_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="1"/>
<pin id="370" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MatC_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="72" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="74" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="92" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="158" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="158" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="170" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="164" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="161" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="176" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="48" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="176" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="50" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="152" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="184" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="206" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="230" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="234" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="54" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="237" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="56" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="259"><net_src comp="58" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="113" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="244" pin="4"/><net_sink comp="254" pin=2"/></net>

<net id="267"><net_src comp="34" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="254" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="0" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="274" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="285"><net_src comp="70" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="280" pin="3"/><net_sink comp="98" pin=2"/></net>

<net id="292"><net_src comp="192" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="227" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="295"><net_src comp="287" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="299"><net_src comp="76" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="306"><net_src comp="80" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="313"><net_src comp="84" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="320"><net_src comp="88" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="327"><net_src comp="119" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="332"><net_src comp="146" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="170" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="341"><net_src comp="176" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="346"><net_src comp="192" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="351"><net_src comp="200" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="356"><net_src comp="227" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="361"><net_src comp="106" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="366"><net_src comp="237" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="371"><net_src comp="113" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="280" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {6 }
 - Input state : 
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : mem | {}
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : sext_ln71 | {1 }
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln71 : 1
		store_ln73 : 1
		store_ln0 : 1
		indvar_flatten28_load : 1
		icmp_ln71 : 2
		add_ln71_1 : 2
		br_ln71 : 3
		j_load : 1
		i_load : 1
		add_ln71 : 2
		icmp_ln73 : 2
		select_ln71 : 3
		select_ln71_2 : 3
		zext_ln74 : 4
		mul_ln74 : 5
		trunc_ln73 : 4
		icmp_ln74 : 5
		br_ln74 : 6
		add_ln73 : 4
		store_ln71 : 3
		store_ln71 : 4
		store_ln73 : 5
	State 2
	State 3
		add_ln74 : 1
	State 4
		zext_ln74_2 : 1
		MatC_addr : 2
		MatC_load : 3
	State 5
		select_ln71_1 : 1
		tmp_s : 2
		tmp_298 : 3
		select_ln74 : 4
		store_ln74 : 5
	State 6
		write_ln74 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln71_fu_176    |    0    |    0    |    8    |
|  select  |    select_ln71_2_fu_184   |    0    |    0    |    7    |
|          |    select_ln71_1_fu_237   |    0    |    0    |   108   |
|          |     select_ln74_fu_262    |    0    |    0    |   108   |
|----------|---------------------------|---------|---------|---------|
|          |     add_ln71_1_fu_152     |    0    |    0    |    22   |
|    add   |      add_ln71_fu_164      |    0    |    0    |    14   |
|          |      add_ln73_fu_206      |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln71_fu_146     |    0    |    0    |    22   |
|   icmp   |      icmp_ln73_fu_170     |    0    |    0    |    15   |
|          |      icmp_ln74_fu_200     |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_287        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   read   | sext_ln71_read_read_fu_92 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln74_write_fu_98  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |   sext_ln71_cast_fu_119   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln74_fu_192     |    0    |    0    |    0    |
|   zext   |     zext_ln74_1_fu_227    |    0    |    0    |    0    |
|          |     zext_ln74_2_fu_230    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln73_fu_196     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|        tmp_s_fu_244       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|       tmp_298_fu_254      |    0    |    0    |    0    |
|          |        or_ln_fu_280       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |   329   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    MatC_addr_reg_358   |   15   |
|    MatC_load_reg_368   |   16   |
|        i_reg_310       |    7   |
|    icmp_ln71_reg_329   |    1   |
|    icmp_ln73_reg_333   |    1   |
|    icmp_ln74_reg_348   |    1   |
|indvar_flatten28_reg_317|   15   |
|        j_reg_303       |    8   |
|    phi_ln74_reg_296    |   112  |
|  select_ln71_1_reg_363 |   112  |
|   select_ln71_reg_338  |    8   |
| sext_ln71_cast_reg_324 |   64   |
|   zext_ln74_1_reg_353  |   15   |
|    zext_ln74_reg_343   |   15   |
+------------------------+--------+
|          Total         |   390  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_113 |  p0  |   2  |  15  |   30   ||    0    ||    9    |
|     grp_fu_287    |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_287    |  p1  |   2  |   7  |   14   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   60   ||  1.161  ||    0    ||    27   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   329  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   27   |
|  Register |    -   |    -   |   390  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   390  |   356  |
+-----------+--------+--------+--------+--------+
