Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Apr 14 02:22:19 2021
| Host         : DESKTOP-V2DGADJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           11 |
| No           | No                    | Yes                    |              27 |            9 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |              14 |            3 |
| Yes          | No                    | Yes                    |              31 |            9 |
| Yes          | Yes                   | No                     |              28 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+
|       Clock Signal      |                                                              Enable Signal                                                             |                                 Set/Reset Signal                                | Slice Load Count | Bel Load Count |
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+
|  clk_BUFG               | sampled_pwm_input_i_1_n_0                                                                                                              | reset_IBUF                                                                      |                1 |              1 |
|                         |                                                                                                                                        | stance_name/U0/i_synth/interpolator.interpolation_filter/int_in[3]_i_1_n_0      |                2 |              4 |
|                         | stance_name/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE  |                                                                                 |                2 |              6 |
|                         | stance_name/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE |                                                                                 |                1 |              8 |
|  demo_clk/inst/clk_out1 |                                                                                                                                        | reset_IBUF                                                                      |                4 |              9 |
|                         | stance_name/U0/i_synth/interpolator.interpolation_filter/op_rate_en                                                                    | stance_name/U0/i_synth/interpolator.interpolation_filter/op_rate_cnt[0]_i_1_n_0 |                4 |             13 |
|                         | stance_name/U0/i_synth/interpolator.interpolation_filter/ip_rate_cnt_en_reg_n_0                                                        | stance_name/U0/i_synth/interpolator.interpolation_filter/ip_rate_cnt[0]_i_1_n_0 |                4 |             15 |
|  clk_BUFG               |                                                                                                                                        | reset_IBUF                                                                      |                5 |             18 |
|  clk_BUFG               | LED[15]_i_1_n_0                                                                                                                        | reset_IBUF                                                                      |                8 |             30 |
|                         |                                                                                                                                        |                                                                                 |               13 |             41 |
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     1 |
| 6      |                     1 |
| 8      |                     1 |
| 9      |                     1 |
| 13     |                     1 |
| 15     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


