// Seed: 2796278504
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  reg id_4;
  always disable id_5;
  initial begin : LABEL_0
    id_4 <= 1'h0;
  end
  assign module_1.id_3 = 0;
  wire id_6;
  assign id_3 = id_5;
endmodule
module module_1 (
    output tri1  id_0,
    input  wand  id_1,
    input  wor   id_2,
    input  uwire id_3
);
  assign id_0 = 1;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  wor id_6;
  assign id_6 = 1;
endmodule
module module_2 (
    output wire id_0,
    output supply0 id_1,
    input wire id_2,
    input uwire id_3
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6
  );
endmodule
