$date
	Fri Oct 25 14:06:21 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module exp_reg_tb $end
$var wire 5 ! q [4:0] $end
$var reg 1 " clk $end
$var reg 1 # dec $end
$var reg 1 $ inc $end
$var reg 1 % reset $end
$scope module testreg $end
$var wire 1 " clk $end
$var wire 1 # dec $end
$var wire 1 $ inc $end
$var wire 1 % reset $end
$var reg 5 & q [4:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
bx &
x%
x$
x#
x"
bx !
$end
#1
b1111 !
b1111 &
1"
1%
0$
0#
#2
b1 '
0%
#3
1$
1#
#4
b10 '
0"
#5
b10000 !
b10000 &
1"
#6
b11 '
0"
#7
b10001 !
b10001 &
1"
#8
b100 '
0"
#9
b10010 !
b10010 &
1"
#10
b101 '
0"
#11
b10011 !
b10011 &
1"
#12
b110 '
0"
#13
b10100 !
b10100 &
1"
#14
b111 '
0"
#15
b10101 !
b10101 &
1"
#16
b1000 '
0"
#17
b10110 !
b10110 &
1"
#18
b1001 '
0"
#19
b10111 !
b10111 &
1"
#20
b1010 '
0"
#21
b11000 !
b11000 &
1"
#22
b1011 '
0"
#23
b11001 !
b11001 &
1"
#24
b1100 '
0"
#25
b11010 !
b11010 &
1"
#26
b1101 '
0"
#27
b11011 !
b11011 &
1"
#28
b1110 '
0"
#29
b11100 !
b11100 &
1"
#30
b1111 '
0"
#31
b11101 !
b11101 &
1"
#32
b10000 '
0"
#33
b11110 !
b11110 &
1"
#34
b10001 '
0"
#35
1"
#36
b10010 '
0"
#37
1"
#38
b10011 '
0"
#39
1"
#40
b10100 '
0"
#41
1"
#42
b1 (
b10101 '
0"
#43
b11101 !
b11101 &
1"
0$
#44
b10 (
0"
#45
b11100 !
b11100 &
1"
#46
b11 (
0"
#47
b11011 !
b11011 &
1"
#48
b100 (
0"
#49
b11010 !
b11010 &
1"
#50
b101 (
0"
#51
b11001 !
b11001 &
1"
#52
b110 (
0"
#53
b11000 !
b11000 &
1"
#54
b111 (
0"
#55
b10111 !
b10111 &
1"
#56
b1000 (
0"
#57
b10110 !
b10110 &
1"
#58
b1001 (
0"
#59
b10101 !
b10101 &
1"
#60
b1010 (
0"
#61
b10100 !
b10100 &
1"
#62
b1011 (
0"
#63
b10011 !
b10011 &
1"
#64
b1100 (
0"
#65
b10010 !
b10010 &
1"
#66
b1101 (
0"
#67
b10001 !
b10001 &
1"
#68
b1110 (
0"
#69
b10000 !
b10000 &
1"
#70
b1111 (
0"
#71
b1111 !
b1111 &
1"
#72
b10000 (
0"
#73
b1110 !
b1110 &
1"
#74
b10001 (
0"
#75
b1101 !
b1101 &
1"
#76
b10010 (
0"
#77
b1100 !
b1100 &
1"
#78
b10011 (
0"
#79
b1011 !
b1011 &
1"
#80
b10100 (
0"
#81
b1010 !
b1010 &
1"
#82
b10101 (
0"
#83
b1001 !
b1001 &
1"
#84
b10110 (
0"
#85
b1000 !
b1000 &
1"
#86
b10111 (
0"
#87
b111 !
b111 &
1"
#88
b11000 (
0"
#89
b110 !
b110 &
1"
#90
b11001 (
0"
#91
b101 !
b101 &
1"
#92
b11010 (
0"
#93
b100 !
b100 &
1"
#94
b11011 (
0"
#95
b11 !
b11 &
1"
#96
b11100 (
0"
#97
b10 !
b10 &
1"
#98
b11101 (
0"
#99
1"
#100
b11110 (
0"
#101
1"
#102
b11111 (
0"
#103
1"
#104
b100000 (
0"
#105
1"
#106
b100001 (
0"
#107
1"
#108
b100010 (
0"
#109
1"
#110
b100011 (
0"
#111
1"
#112
b100100 (
0"
#113
1"
#114
b100101 (
0"
#115
1"
#116
b100110 (
0"
#117
1"
#118
b100111 (
0"
#119
1"
#120
b101000 (
0"
#121
1"
#122
b101001 (
0"
#123
b1111 !
b1111 &
1"
1%
0#
#124
0"
0%
#125
1"
#126
0"
#127
