{"sha": "b1e74255f30eac7fe367933c80bb9b5208c8ea4e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YjFlNzQyNTVmMzBlYWM3ZmUzNjc5MzNjODBiYjliNTIwOGM4ZWE0ZQ==", "commit": {"author": {"name": "Doug Evans", "email": "dje@gnu.org", "date": "1995-02-08T20:45:43Z"}, "committer": {"name": "Doug Evans", "email": "dje@gnu.org", "date": "1995-02-08T20:45:43Z"}, "message": "(*movsi_ccx_sp64): Fix name.\n\n(movsicc, movdicc): Operand 3 must be a register to match define_insns.\nDelete miscellaneous cmove comments.\n\nFrom-SVN: r8898", "tree": {"sha": "53418398ed828cd1f0e5793eb8dd3b0fcf5cd3ff", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/53418398ed828cd1f0e5793eb8dd3b0fcf5cd3ff"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b1e74255f30eac7fe367933c80bb9b5208c8ea4e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b1e74255f30eac7fe367933c80bb9b5208c8ea4e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b1e74255f30eac7fe367933c80bb9b5208c8ea4e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b1e74255f30eac7fe367933c80bb9b5208c8ea4e/comments", "author": null, "committer": null, "parents": [{"sha": "384893160c6567b58c836afcd5fe8e56c9091121", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/384893160c6567b58c836afcd5fe8e56c9091121", "html_url": "https://github.com/Rust-GCC/gccrs/commit/384893160c6567b58c836afcd5fe8e56c9091121"}], "stats": {"total": 13, "additions": 5, "deletions": 8}, "files": [{"sha": "78b22c80a92136d4fcdabe691d34d8d5b569559a", "filename": "gcc/config/sparc/sparc.md", "status": "modified", "additions": 5, "deletions": 8, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b1e74255f30eac7fe367933c80bb9b5208c8ea4e/gcc%2Fconfig%2Fsparc%2Fsparc.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b1e74255f30eac7fe367933c80bb9b5208c8ea4e/gcc%2Fconfig%2Fsparc%2Fsparc.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fsparc%2Fsparc.md?ref=b1e74255f30eac7fe367933c80bb9b5208c8ea4e", "patch": "@@ -2191,7 +2191,7 @@\n   [(set (match_operand:SI 0 \"register_operand\" \"\")\n \t(if_then_else (match_operand 1 \"comparison_operator\" \"\")\n \t\t      (match_operand:SI 2 \"arith10_operand\" \"\")\n-\t\t      (match_operand:SI 3 \"arith10_operand\" \"\")))]\n+\t\t      (match_operand:SI 3 \"register_operand\" \"\")))]\n   \"TARGET_V9\"\n   \"\n {\n@@ -2217,7 +2217,7 @@\n   [(set (match_operand:DI 0 \"register_operand\" \"\")\n \t(if_then_else (match_operand 1 \"comparison_operator\" \"\")\n \t\t      (match_operand:DI 2 \"arith10_operand\" \"\")\n-\t\t      (match_operand:DI 3 \"arith10_operand\" \"\")))]\n+\t\t      (match_operand:DI 3 \"register_operand\" \"\")))]\n   \"TARGET_V9\"\n   \"\n {\n@@ -2317,7 +2317,8 @@\n     }\n }\")\n \n-; ??? There is not actually a 32 bit version of this instruction.\n+/* Conditional move define_insns.  */\n+\n (define_insn \"*movsi_cc_sp64\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(if_then_else (match_operator 1 \"comparison_operator\"\n@@ -2338,8 +2339,7 @@\n   \"mov%C1 %%icc,%2,%0\"\n   [(set_attr \"type\" \"cmove\")])\n \n-;; ??? There is not actually a 32 bit version of this instruction.\n-(define_insn \"*movdi_ccx_sp64\"\n+(define_insn \"*movsi_ccx_sp64\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(if_then_else (match_operator 1 \"comparison_operator\"\n \t\t\t\t      [(reg:CCX 0) (const_int 0)])\n@@ -2359,7 +2359,6 @@\n   \"mov%C1 %%xcc,%2,%0\"\n   [(set_attr \"type\" \"cmove\")])\n \n-;; ??? There is not actually a 32 bit version of this instruction.\n (define_insn \"*movsi_ccfp_sp64\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(if_then_else (match_operator 1 \"comparison_operator\"\n@@ -2371,7 +2370,6 @@\n   \"mov%C1 %2,%3,%0\"\n   [(set_attr \"type\" \"cmove\")])\n \n-;; ??? There is not actually a 32 bit version of this instruction.\n (define_insn \"*movsi_ccfpe_sp64\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(if_then_else (match_operator 1 \"comparison_operator\"\n@@ -2405,7 +2403,6 @@\n   \"mov%C1 %2,%3,%0\"\n   [(set_attr \"type\" \"cmove\")])\n \n-;; ??? There is not actually a 32 bit version of this instruction.\n (define_insn \"*movsi_cc_reg_sp64\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(if_then_else (match_operator 1 \"v9_regcmp_op\""}]}