-- VHDL for IBM SMS ALD page 16.30.01.1
-- Title: UNITS AND BODY CONT-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/3/2020 9:20:20 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_30_01_1_UNITS_AND_BODY_CONT_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_LAST_INSN_RO_CYCLE:	 in STD_LOGIC;
		MS_MPLY_DOT_N_DOT_D:	 in STD_LOGIC;
		MS_MPLY_DOT_3_DOT_D_DOT_MDL:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B0_8:	 in STD_LOGIC;
		MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC:	 in STD_LOGIC;
		MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC:	 in STD_LOGIC;
		MS_DIV_DOT_2_DOT_D:	 in STD_LOGIC;
		MB_1401_MPLY_EARLY_END:	 in STD_LOGIC;
		MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC:	 in STD_LOGIC;
		MS_TLU_SET_A_CYCLE_CTRL_B:	 in STD_LOGIC;
		MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_ZONE_CARRY:	 in STD_LOGIC;
		MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS:	 in STD_LOGIC;
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_NOT_AW:	 in STD_LOGIC;
		MS_DIV_DOT_U_OR_Y_DOT_B_DOT_NOT_AW:	 in STD_LOGIC;
		MS_EDIT_SET_A_CYCLE_CTRL:	 in STD_LOGIC;
		MS_SET_A_CYCLE_CTRL_ON_Z_OP:	 in STD_LOGIC;
		MS_CMP_MODE_SET_A_CYCLE_CTRL_A:	 in STD_LOGIC;
		MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_NOT_AW:	 in STD_LOGIC;
		MS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN:	 in STD_LOGIC;
		MS_STORE_AR_SET_C_CYCLE_CTRL_B:	 in STD_LOGIC;
		MS_FILE_OP_TAKE_2ND_SCAN_CYCLE:	 in STD_LOGIC;
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE:	 in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_C:	 in STD_LOGIC;
		PS_SET_UNITS_CTRL_LATCH:	 out STD_LOGIC;
		PS_SET_BODY_CTRL_LATCH:	 out STD_LOGIC;
		PS_RGEN_UNITS_DOT_BODY_CTRL:	 out STD_LOGIC);
end ALD_16_30_01_1_UNITS_AND_BODY_CONT_ACC;

architecture behavioral of ALD_16_30_01_1_UNITS_AND_BODY_CONT_ACC is 

	signal OUT_3A_C: STD_LOGIC;
	signal OUT_3B_B: STD_LOGIC;
	signal OUT_3D_D: STD_LOGIC;
	signal OUT_1D_C: STD_LOGIC;
	signal OUT_3E_K: STD_LOGIC;
	signal OUT_3F_G: STD_LOGIC;
	signal OUT_3G_G: STD_LOGIC;
	signal OUT_1G_E: STD_LOGIC;
	signal OUT_3H_E: STD_LOGIC;
	signal OUT_3I_C: STD_LOGIC;
	signal OUT_DOT_1D: STD_LOGIC;
	signal OUT_DOT_1G: STD_LOGIC;

begin

	OUT_3A_C <= NOT(MS_LAST_INSN_RO_CYCLE AND MS_MPLY_DOT_N_DOT_D AND MS_MPLY_DOT_3_DOT_D_DOT_MDL );
	OUT_3B_B <= NOT(MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC AND MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B0_8 AND MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9 );
	OUT_3D_D <= NOT(MS_DIV_DOT_2_DOT_D AND MS_TLU_SET_A_CYCLE_CTRL_B AND MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_ZONE_CARRY );
	OUT_1D_C <= NOT(MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC AND MB_1401_MPLY_EARLY_END AND MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC );
	OUT_3E_K <= NOT(MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS );
	OUT_3F_G <= NOT(MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_NOT_AW AND MS_DIV_DOT_U_OR_Y_DOT_B_DOT_NOT_AW AND MS_EDIT_SET_A_CYCLE_CTRL );
	OUT_3G_G <= NOT(MS_SET_A_CYCLE_CTRL_ON_Z_OP AND MS_CMP_MODE_SET_A_CYCLE_CTRL_A );
	OUT_1G_E <= NOT MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_NOT_AW;
	OUT_3H_E <= NOT(MS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN AND MS_STORE_AR_SET_C_CYCLE_CTRL_B AND MS_FILE_OP_TAKE_2ND_SCAN_CYCLE );
	OUT_3I_C <= NOT(MS_STD_A_CYCLE_OPS_DOT_A_CYCLE AND MS_EDIT_SET_B_CYCLE_CTRL_C );
	OUT_DOT_1D <= OUT_3A_C OR OUT_3B_B OR OUT_3D_D OR OUT_1D_C;
	OUT_DOT_1G <= OUT_3E_K OR OUT_3F_G OR OUT_3G_G OR OUT_1G_E OR OUT_3H_E;

	PS_RGEN_UNITS_DOT_BODY_CTRL <= OUT_3I_C;
	PS_SET_UNITS_CTRL_LATCH <= OUT_DOT_1D;
	PS_SET_BODY_CTRL_LATCH <= OUT_DOT_1G;


end;
