Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jan 24 20:23:36 2023
| Host         : JUSTIN-PC2021 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ROM_Averager_timing_summary_routed.rpt -pb ROM_Averager_timing_summary_routed.pb -rpx ROM_Averager_timing_summary_routed.rpx -warn_on_violation
| Design       : ROM_Averager
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    21          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (41)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: clk_divider/tmp_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_univ_sseg/CLK_DIV/count_reg[13]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (41)
-------------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.363        0.000                      0                   78        0.252        0.000                      0                   78        3.750        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.363        0.000                      0                   78        0.252        0.000                      0                   78        3.750        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 clk_divider/my_div.div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/my_div.div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.076ns (25.953%)  route 3.070ns (74.047%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  clk_divider/my_div.div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  clk_divider/my_div.div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.299    clk_divider/div_cnt[16]
    SLICE_X58Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.423 f  clk_divider/my_div.div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.725    clk_divider/my_div.div_cnt[0]_i_9_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.849 f  clk_divider/my_div.div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     7.152    clk_divider/my_div.div_cnt[0]_i_7_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.276 f  clk_divider/my_div.div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.563     7.839    clk_divider/my_div.div_cnt[0]_i_3_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.963 f  clk_divider/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.136    clk_divider/my_div.div_cnt[0]_i_2_n_0
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.260 r  clk_divider/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.043     9.302    clk_divider/tmp_clk
    SLICE_X59Y37         FDRE                                         r  clk_divider/my_div.div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.514    14.855    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y37         FDRE                                         r  clk_divider/my_div.div_cnt_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X59Y37         FDRE (Setup_fdre_C_R)       -0.429    14.665    clk_divider/my_div.div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 clk_divider/my_div.div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/my_div.div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.076ns (25.953%)  route 3.070ns (74.047%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  clk_divider/my_div.div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  clk_divider/my_div.div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.299    clk_divider/div_cnt[16]
    SLICE_X58Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.423 f  clk_divider/my_div.div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.725    clk_divider/my_div.div_cnt[0]_i_9_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.849 f  clk_divider/my_div.div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     7.152    clk_divider/my_div.div_cnt[0]_i_7_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.276 f  clk_divider/my_div.div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.563     7.839    clk_divider/my_div.div_cnt[0]_i_3_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.963 f  clk_divider/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.136    clk_divider/my_div.div_cnt[0]_i_2_n_0
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.260 r  clk_divider/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.043     9.302    clk_divider/tmp_clk
    SLICE_X59Y37         FDRE                                         r  clk_divider/my_div.div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.514    14.855    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y37         FDRE                                         r  clk_divider/my_div.div_cnt_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X59Y37         FDRE (Setup_fdre_C_R)       -0.429    14.665    clk_divider/my_div.div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 clk_divider/my_div.div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/my_div.div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.076ns (25.953%)  route 3.070ns (74.047%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  clk_divider/my_div.div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  clk_divider/my_div.div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.299    clk_divider/div_cnt[16]
    SLICE_X58Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.423 f  clk_divider/my_div.div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.725    clk_divider/my_div.div_cnt[0]_i_9_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.849 f  clk_divider/my_div.div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     7.152    clk_divider/my_div.div_cnt[0]_i_7_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.276 f  clk_divider/my_div.div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.563     7.839    clk_divider/my_div.div_cnt[0]_i_3_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.963 f  clk_divider/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.136    clk_divider/my_div.div_cnt[0]_i_2_n_0
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.260 r  clk_divider/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.043     9.302    clk_divider/tmp_clk
    SLICE_X59Y37         FDRE                                         r  clk_divider/my_div.div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.514    14.855    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y37         FDRE                                         r  clk_divider/my_div.div_cnt_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X59Y37         FDRE (Setup_fdre_C_R)       -0.429    14.665    clk_divider/my_div.div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 clk_divider/my_div.div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/my_div.div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.076ns (25.953%)  route 3.070ns (74.047%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  clk_divider/my_div.div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  clk_divider/my_div.div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.299    clk_divider/div_cnt[16]
    SLICE_X58Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.423 f  clk_divider/my_div.div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.725    clk_divider/my_div.div_cnt[0]_i_9_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.849 f  clk_divider/my_div.div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     7.152    clk_divider/my_div.div_cnt[0]_i_7_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.276 f  clk_divider/my_div.div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.563     7.839    clk_divider/my_div.div_cnt[0]_i_3_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.963 f  clk_divider/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.136    clk_divider/my_div.div_cnt[0]_i_2_n_0
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.260 r  clk_divider/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.043     9.302    clk_divider/tmp_clk
    SLICE_X59Y37         FDRE                                         r  clk_divider/my_div.div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.514    14.855    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y37         FDRE                                         r  clk_divider/my_div.div_cnt_reg[4]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X59Y37         FDRE (Setup_fdre_C_R)       -0.429    14.665    clk_divider/my_div.div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 clk_divider/my_div.div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/my_div.div_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.076ns (26.542%)  route 2.978ns (73.458%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  clk_divider/my_div.div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  clk_divider/my_div.div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.299    clk_divider/div_cnt[16]
    SLICE_X58Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.423 f  clk_divider/my_div.div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.725    clk_divider/my_div.div_cnt[0]_i_9_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.849 f  clk_divider/my_div.div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     7.152    clk_divider/my_div.div_cnt[0]_i_7_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.276 f  clk_divider/my_div.div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.563     7.839    clk_divider/my_div.div_cnt[0]_i_3_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.963 f  clk_divider/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.136    clk_divider/my_div.div_cnt[0]_i_2_n_0
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.260 r  clk_divider/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.951     9.210    clk_divider/tmp_clk
    SLICE_X59Y38         FDRE                                         r  clk_divider/my_div.div_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.515    14.856    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y38         FDRE                                         r  clk_divider/my_div.div_cnt_reg[5]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X59Y38         FDRE (Setup_fdre_C_R)       -0.429    14.666    clk_divider/my_div.div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 clk_divider/my_div.div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/my_div.div_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.076ns (26.542%)  route 2.978ns (73.458%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  clk_divider/my_div.div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  clk_divider/my_div.div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.299    clk_divider/div_cnt[16]
    SLICE_X58Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.423 f  clk_divider/my_div.div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.725    clk_divider/my_div.div_cnt[0]_i_9_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.849 f  clk_divider/my_div.div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     7.152    clk_divider/my_div.div_cnt[0]_i_7_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.276 f  clk_divider/my_div.div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.563     7.839    clk_divider/my_div.div_cnt[0]_i_3_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.963 f  clk_divider/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.136    clk_divider/my_div.div_cnt[0]_i_2_n_0
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.260 r  clk_divider/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.951     9.210    clk_divider/tmp_clk
    SLICE_X59Y38         FDRE                                         r  clk_divider/my_div.div_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.515    14.856    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y38         FDRE                                         r  clk_divider/my_div.div_cnt_reg[6]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X59Y38         FDRE (Setup_fdre_C_R)       -0.429    14.666    clk_divider/my_div.div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 clk_divider/my_div.div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/my_div.div_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.076ns (26.542%)  route 2.978ns (73.458%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  clk_divider/my_div.div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  clk_divider/my_div.div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.299    clk_divider/div_cnt[16]
    SLICE_X58Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.423 f  clk_divider/my_div.div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.725    clk_divider/my_div.div_cnt[0]_i_9_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.849 f  clk_divider/my_div.div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     7.152    clk_divider/my_div.div_cnt[0]_i_7_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.276 f  clk_divider/my_div.div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.563     7.839    clk_divider/my_div.div_cnt[0]_i_3_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.963 f  clk_divider/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.136    clk_divider/my_div.div_cnt[0]_i_2_n_0
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.260 r  clk_divider/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.951     9.210    clk_divider/tmp_clk
    SLICE_X59Y38         FDRE                                         r  clk_divider/my_div.div_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.515    14.856    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y38         FDRE                                         r  clk_divider/my_div.div_cnt_reg[7]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X59Y38         FDRE (Setup_fdre_C_R)       -0.429    14.666    clk_divider/my_div.div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 clk_divider/my_div.div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/my_div.div_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.076ns (26.542%)  route 2.978ns (73.458%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  clk_divider/my_div.div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  clk_divider/my_div.div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.299    clk_divider/div_cnt[16]
    SLICE_X58Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.423 f  clk_divider/my_div.div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.725    clk_divider/my_div.div_cnt[0]_i_9_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.849 f  clk_divider/my_div.div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     7.152    clk_divider/my_div.div_cnt[0]_i_7_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.276 f  clk_divider/my_div.div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.563     7.839    clk_divider/my_div.div_cnt[0]_i_3_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.963 f  clk_divider/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.136    clk_divider/my_div.div_cnt[0]_i_2_n_0
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.260 r  clk_divider/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.951     9.210    clk_divider/tmp_clk
    SLICE_X59Y38         FDRE                                         r  clk_divider/my_div.div_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.515    14.856    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y38         FDRE                                         r  clk_divider/my_div.div_cnt_reg[8]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X59Y38         FDRE (Setup_fdre_C_R)       -0.429    14.666    clk_divider/my_div.div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 clk_divider/my_div.div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/my_div.div_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.076ns (26.867%)  route 2.929ns (73.133%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  clk_divider/my_div.div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  clk_divider/my_div.div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.299    clk_divider/div_cnt[16]
    SLICE_X58Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.423 f  clk_divider/my_div.div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.725    clk_divider/my_div.div_cnt[0]_i_9_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.849 f  clk_divider/my_div.div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     7.152    clk_divider/my_div.div_cnt[0]_i_7_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.276 f  clk_divider/my_div.div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.563     7.839    clk_divider/my_div.div_cnt[0]_i_3_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.963 f  clk_divider/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.136    clk_divider/my_div.div_cnt[0]_i_2_n_0
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.260 r  clk_divider/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.902     9.161    clk_divider/tmp_clk
    SLICE_X59Y39         FDRE                                         r  clk_divider/my_div.div_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.516    14.857    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  clk_divider/my_div.div_cnt_reg[10]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X59Y39         FDRE (Setup_fdre_C_R)       -0.429    14.667    clk_divider/my_div.div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 clk_divider/my_div.div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/my_div.div_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.076ns (26.867%)  route 2.929ns (73.133%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  clk_divider/my_div.div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  clk_divider/my_div.div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.299    clk_divider/div_cnt[16]
    SLICE_X58Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.423 f  clk_divider/my_div.div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.725    clk_divider/my_div.div_cnt[0]_i_9_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.849 f  clk_divider/my_div.div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     7.152    clk_divider/my_div.div_cnt[0]_i_7_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.276 f  clk_divider/my_div.div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.563     7.839    clk_divider/my_div.div_cnt[0]_i_3_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.963 f  clk_divider/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.136    clk_divider/my_div.div_cnt[0]_i_2_n_0
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.260 r  clk_divider/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.902     9.161    clk_divider/tmp_clk
    SLICE_X59Y39         FDRE                                         r  clk_divider/my_div.div_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.516    14.857    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  clk_divider/my_div.div_cnt_reg[11]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X59Y39         FDRE (Setup_fdre_C_R)       -0.429    14.667    clk_divider/my_div.div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.592     1.475    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  my_univ_sseg/CLK_DIV/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.724    my_univ_sseg/CLK_DIV/count_reg_n_0_[7]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_4
    SLICE_X65Y37         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.862     1.989    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[7]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y37         FDRE (Hold_fdre_C_D)         0.105     1.580    my_univ_sseg/CLK_DIV/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     1.476    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  my_univ_sseg/CLK_DIV/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.725    my_univ_sseg/CLK_DIV/count_reg_n_0_[11]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_4
    SLICE_X65Y38         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     1.991    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y38         FDRE (Hold_fdre_C_D)         0.105     1.581    my_univ_sseg/CLK_DIV/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.591     1.474    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  my_univ_sseg/CLK_DIV/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.723    my_univ_sseg/CLK_DIV/count_reg_n_0_[3]
    SLICE_X65Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_4
    SLICE_X65Y36         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.861     1.988    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y36         FDRE (Hold_fdre_C_D)         0.105     1.579    my_univ_sseg/CLK_DIV/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.592     1.475    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  my_univ_sseg/CLK_DIV/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.721    my_univ_sseg/CLK_DIV/count_reg_n_0_[4]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.836    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_7
    SLICE_X65Y37         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.862     1.989    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[4]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y37         FDRE (Hold_fdre_C_D)         0.105     1.580    my_univ_sseg/CLK_DIV/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     1.476    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  my_univ_sseg/CLK_DIV/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.722    my_univ_sseg/CLK_DIV/count_reg_n_0_[12]
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  my_univ_sseg/CLK_DIV/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.837    my_univ_sseg/CLK_DIV/count_reg[12]_i_1_n_7
    SLICE_X65Y39         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     1.991    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[12]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y39         FDRE (Hold_fdre_C_D)         0.105     1.581    my_univ_sseg/CLK_DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     1.476    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  my_univ_sseg/CLK_DIV/count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.722    my_univ_sseg/CLK_DIV/count_reg_n_0_[8]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.837    my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_7
    SLICE_X65Y38         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     1.991    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[8]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y38         FDRE (Hold_fdre_C_D)         0.105     1.581    my_univ_sseg/CLK_DIV/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.592     1.475    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  my_univ_sseg/CLK_DIV/count_reg[6]/Q
                         net (fo=1, routed)           0.109     1.726    my_univ_sseg/CLK_DIV/count_reg_n_0_[6]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.837 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_5
    SLICE_X65Y37         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.862     1.989    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[6]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y37         FDRE (Hold_fdre_C_D)         0.105     1.580    my_univ_sseg/CLK_DIV/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     1.476    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  my_univ_sseg/CLK_DIV/count_reg[10]/Q
                         net (fo=1, routed)           0.109     1.727    my_univ_sseg/CLK_DIV/count_reg_n_0_[10]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.838 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_5
    SLICE_X65Y38         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     1.991    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[10]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y38         FDRE (Hold_fdre_C_D)         0.105     1.581    my_univ_sseg/CLK_DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.591     1.474    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  my_univ_sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.109     1.725    my_univ_sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X65Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.836 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.836    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_5
    SLICE_X65Y36         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.861     1.988    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y36         FDRE (Hold_fdre_C_D)         0.105     1.579    my_univ_sseg/CLK_DIV/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_divider/my_div.div_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/my_div.div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.592     1.475    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  clk_divider/my_div.div_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk_divider/my_div.div_cnt_reg[12]/Q
                         net (fo=2, routed)           0.119     1.735    clk_divider/div_cnt[12]
    SLICE_X59Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  clk_divider/div_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.843    clk_divider/div_cnt0_carry__1_n_4
    SLICE_X59Y39         FDRE                                         r  clk_divider/my_div.div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.862     1.989    clk_divider/clk_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  clk_divider/my_div.div_cnt_reg[12]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X59Y39         FDRE (Hold_fdre_C_D)         0.105     1.580    clk_divider/my_div.div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y41   clk_divider/my_div.div_cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y39   clk_divider/my_div.div_cnt_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y39   clk_divider/my_div.div_cnt_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y39   clk_divider/my_div.div_cnt_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y40   clk_divider/my_div.div_cnt_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y40   clk_divider/my_div.div_cnt_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y40   clk_divider/my_div.div_cnt_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y40   clk_divider/my_div.div_cnt_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y41   clk_divider/my_div.div_cnt_reg[17]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y43   my_ram/memory_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y43   my_ram/memory_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y43   my_ram/memory_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y43   my_ram/memory_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y43   my_ram/memory_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y43   my_ram/memory_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y43   my_ram/memory_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y43   my_ram/memory_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y44   my_ram/memory_reg_0_15_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y44   my_ram/memory_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y43   my_ram/memory_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y43   my_ram/memory_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y43   my_ram/memory_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y43   my_ram/memory_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y43   my_ram/memory_reg_0_15_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y43   my_ram/memory_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y43   my_ram/memory_reg_0_15_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y43   my_ram/memory_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y44   my_ram/memory_reg_0_15_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y44   my_ram/memory_reg_0_15_4_4/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM1/PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.008ns  (logic 6.776ns (39.839%)  route 10.232ns (60.161%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT4=1 LUT5=4 LUT6=2 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[2]/C
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  FSM1/PS_reg[2]/Q
                         net (fo=38, routed)          1.831     2.462    FSM1/Q[2]
    SLICE_X61Y43         LUT5 (Prop_lut5_I2_O)        0.124     2.586 r  FSM1/memory_reg_0_15_0_0_i_3/O
                         net (fo=7, routed)           0.718     3.304    my_ram/memory_reg_0_15_2_2/A1
    SLICE_X60Y43         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.458     3.762 f  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.852     4.614    FSM1/data_out[1]
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124     4.738 r  FSM1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.738    my_univ_sseg/CC_14/S[1]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.288 r  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.288    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.622 r  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0/O[1]
                         net (fo=1, routed)           0.853     6.475    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0_n_6
    SLICE_X65Y43         LUT5 (Prop_lut5_I0_O)        0.303     6.778 r  my_univ_sseg/CC_14/seg_OBUF[7]_inst_i_25/O
                         net (fo=14, routed)          1.003     7.780    FSM1/seg_OBUF[7]_inst_i_3_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.124     7.904 f  FSM1/seg_OBUF[7]_inst_i_30/O
                         net (fo=3, routed)           0.854     8.759    FSM1/seg_OBUF[7]_inst_i_30_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.883 r  FSM1/seg_OBUF[7]_inst_i_9/O
                         net (fo=2, routed)           0.812     9.695    FSM1/m_cnt_reg[0]
    SLICE_X64Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.819 r  FSM1/seg_OBUF[7]_inst_i_4/O
                         net (fo=2, routed)           0.805    10.624    FSM1/seg_OBUF[7]_inst_i_4_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I3_O)        0.153    10.777 r  FSM1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.504    13.281    seg_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.727    17.008 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.008    seg[3]
    U5                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.003ns  (logic 6.801ns (39.998%)  route 10.202ns (60.002%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT4=2 LUT5=3 LUT6=2 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[2]/C
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  FSM1/PS_reg[2]/Q
                         net (fo=38, routed)          1.831     2.462    FSM1/Q[2]
    SLICE_X61Y43         LUT5 (Prop_lut5_I2_O)        0.124     2.586 r  FSM1/memory_reg_0_15_0_0_i_3/O
                         net (fo=7, routed)           0.718     3.304    my_ram/memory_reg_0_15_2_2/A1
    SLICE_X60Y43         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.458     3.762 f  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.852     4.614    FSM1/data_out[1]
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124     4.738 r  FSM1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.738    my_univ_sseg/CC_14/S[1]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.288 r  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.288    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.622 f  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0/O[1]
                         net (fo=1, routed)           0.853     6.475    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0_n_6
    SLICE_X65Y43         LUT5 (Prop_lut5_I0_O)        0.303     6.778 f  my_univ_sseg/CC_14/seg_OBUF[7]_inst_i_25/O
                         net (fo=14, routed)          1.003     7.780    FSM1/seg_OBUF[7]_inst_i_3_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.124     7.904 r  FSM1/seg_OBUF[7]_inst_i_30/O
                         net (fo=3, routed)           0.854     8.759    FSM1/seg_OBUF[7]_inst_i_30_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.883 f  FSM1/seg_OBUF[7]_inst_i_9/O
                         net (fo=2, routed)           0.952     9.835    RAM_Size_CNTR/seg_OBUF[0]_inst_i_1_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.959 r  RAM_Size_CNTR/seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.832    10.791    FSM1/seg[4]
    SLICE_X64Y39         LUT4 (Prop_lut4_I1_O)        0.152    10.943 r  FSM1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.307    13.250    seg_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.753    17.003 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.003    seg[6]
    W6                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.992ns  (logic 6.781ns (39.910%)  route 10.210ns (60.090%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT4=2 LUT5=3 LUT6=2 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[2]/C
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  FSM1/PS_reg[2]/Q
                         net (fo=38, routed)          1.831     2.462    FSM1/Q[2]
    SLICE_X61Y43         LUT5 (Prop_lut5_I2_O)        0.124     2.586 r  FSM1/memory_reg_0_15_0_0_i_3/O
                         net (fo=7, routed)           0.718     3.304    my_ram/memory_reg_0_15_2_2/A1
    SLICE_X60Y43         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.458     3.762 f  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.852     4.614    FSM1/data_out[1]
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124     4.738 r  FSM1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.738    my_univ_sseg/CC_14/S[1]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.288 r  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.288    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.622 f  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0/O[1]
                         net (fo=1, routed)           0.853     6.475    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0_n_6
    SLICE_X65Y43         LUT5 (Prop_lut5_I0_O)        0.303     6.778 f  my_univ_sseg/CC_14/seg_OBUF[7]_inst_i_25/O
                         net (fo=14, routed)          1.003     7.780    FSM1/seg_OBUF[7]_inst_i_3_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.124     7.904 r  FSM1/seg_OBUF[7]_inst_i_30/O
                         net (fo=3, routed)           0.854     8.759    FSM1/seg_OBUF[7]_inst_i_30_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.883 f  FSM1/seg_OBUF[7]_inst_i_9/O
                         net (fo=2, routed)           0.952     9.835    RAM_Size_CNTR/seg_OBUF[0]_inst_i_1_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.959 r  RAM_Size_CNTR/seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.840    10.799    FSM1/seg[4]
    SLICE_X64Y39         LUT4 (Prop_lut4_I1_O)        0.146    10.945 r  FSM1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.308    13.252    seg_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.740    16.992 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.992    seg[4]
    V8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.889ns  (logic 6.517ns (38.590%)  route 10.372ns (61.410%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[2]/C
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  FSM1/PS_reg[2]/Q
                         net (fo=38, routed)          1.831     2.462    FSM1/Q[2]
    SLICE_X61Y43         LUT5 (Prop_lut5_I2_O)        0.124     2.586 r  FSM1/memory_reg_0_15_0_0_i_3/O
                         net (fo=7, routed)           0.718     3.304    my_ram/memory_reg_0_15_2_2/A1
    SLICE_X60Y43         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.458     3.762 f  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.852     4.614    FSM1/data_out[1]
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124     4.738 r  FSM1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.738    my_univ_sseg/CC_14/S[1]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.288 r  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.288    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.622 f  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0/O[1]
                         net (fo=1, routed)           0.853     6.475    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0_n_6
    SLICE_X65Y43         LUT5 (Prop_lut5_I0_O)        0.303     6.778 f  my_univ_sseg/CC_14/seg_OBUF[7]_inst_i_25/O
                         net (fo=14, routed)          1.003     7.780    FSM1/seg_OBUF[7]_inst_i_3_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.124     7.904 r  FSM1/seg_OBUF[7]_inst_i_30/O
                         net (fo=3, routed)           0.854     8.759    FSM1/seg_OBUF[7]_inst_i_30_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.883 f  FSM1/seg_OBUF[7]_inst_i_9/O
                         net (fo=2, routed)           0.952     9.835    RAM_Size_CNTR/seg_OBUF[0]_inst_i_1_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.959 r  RAM_Size_CNTR/seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.593    10.552    FSM1/seg[4]
    SLICE_X64Y40         LUT3 (Prop_lut3_I0_O)        0.124    10.676 r  FSM1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.715    13.391    seg_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.498    16.889 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.889    seg[0]
    V7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.822ns  (logic 6.551ns (38.944%)  route 10.271ns (61.056%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT4=2 LUT5=2 LUT6=3 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[2]/C
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  FSM1/PS_reg[2]/Q
                         net (fo=38, routed)          1.831     2.462    FSM1/Q[2]
    SLICE_X61Y43         LUT5 (Prop_lut5_I2_O)        0.124     2.586 r  FSM1/memory_reg_0_15_0_0_i_3/O
                         net (fo=7, routed)           0.718     3.304    my_ram/memory_reg_0_15_2_2/A1
    SLICE_X60Y43         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.458     3.762 f  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.852     4.614    FSM1/data_out[1]
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124     4.738 r  FSM1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.738    my_univ_sseg/CC_14/S[1]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.288 r  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.288    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.622 f  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0/O[1]
                         net (fo=1, routed)           0.853     6.475    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0_n_6
    SLICE_X65Y43         LUT5 (Prop_lut5_I0_O)        0.303     6.778 f  my_univ_sseg/CC_14/seg_OBUF[7]_inst_i_25/O
                         net (fo=14, routed)          0.886     7.664    FSM1/seg_OBUF[7]_inst_i_3_0
    SLICE_X65Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.788 f  FSM1/seg_OBUF[7]_inst_i_19/O
                         net (fo=5, routed)           0.824     8.611    FSM1/seg_OBUF[7]_inst_i_19_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.735 r  FSM1/seg_OBUF[7]_inst_i_17/O
                         net (fo=1, routed)           0.633     9.368    FSM1/seg_OBUF[7]_inst_i_17_n_0
    SLICE_X63Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.492 r  FSM1/seg_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           0.964    10.456    FSM1/seg_OBUF[7]_inst_i_5_n_0
    SLICE_X64Y39         LUT4 (Prop_lut4_I3_O)        0.124    10.580 r  FSM1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.711    13.291    seg_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.822 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.822    seg[1]
    U7                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.784ns  (logic 6.524ns (38.872%)  route 10.260ns (61.128%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT4=2 LUT5=3 LUT6=2 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[2]/C
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  FSM1/PS_reg[2]/Q
                         net (fo=38, routed)          1.831     2.462    FSM1/Q[2]
    SLICE_X61Y43         LUT5 (Prop_lut5_I2_O)        0.124     2.586 r  FSM1/memory_reg_0_15_0_0_i_3/O
                         net (fo=7, routed)           0.718     3.304    my_ram/memory_reg_0_15_2_2/A1
    SLICE_X60Y43         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.458     3.762 f  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.852     4.614    FSM1/data_out[1]
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124     4.738 r  FSM1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.738    my_univ_sseg/CC_14/S[1]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.288 r  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.288    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.622 f  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0/O[1]
                         net (fo=1, routed)           0.853     6.475    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0_n_6
    SLICE_X65Y43         LUT5 (Prop_lut5_I0_O)        0.303     6.778 f  my_univ_sseg/CC_14/seg_OBUF[7]_inst_i_25/O
                         net (fo=14, routed)          1.003     7.780    FSM1/seg_OBUF[7]_inst_i_3_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.124     7.904 r  FSM1/seg_OBUF[7]_inst_i_30/O
                         net (fo=3, routed)           0.854     8.759    FSM1/seg_OBUF[7]_inst_i_30_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.883 f  FSM1/seg_OBUF[7]_inst_i_9/O
                         net (fo=2, routed)           0.952     9.835    RAM_Size_CNTR/seg_OBUF[0]_inst_i_1_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.959 r  RAM_Size_CNTR/seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.840    10.799    FSM1/seg[4]
    SLICE_X64Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.923 r  FSM1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.357    13.279    seg_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.784 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.784    seg[2]
    V5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.602ns  (logic 6.555ns (39.482%)  route 10.047ns (60.518%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT4=2 LUT5=3 LUT6=2 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[2]/C
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  FSM1/PS_reg[2]/Q
                         net (fo=38, routed)          1.831     2.462    FSM1/Q[2]
    SLICE_X61Y43         LUT5 (Prop_lut5_I2_O)        0.124     2.586 r  FSM1/memory_reg_0_15_0_0_i_3/O
                         net (fo=7, routed)           0.718     3.304    my_ram/memory_reg_0_15_2_2/A1
    SLICE_X60Y43         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.458     3.762 f  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.852     4.614    FSM1/data_out[1]
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124     4.738 r  FSM1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.738    my_univ_sseg/CC_14/S[1]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.288 r  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.288    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.622 f  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0/O[1]
                         net (fo=1, routed)           0.853     6.475    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0_n_6
    SLICE_X65Y43         LUT5 (Prop_lut5_I0_O)        0.303     6.778 f  my_univ_sseg/CC_14/seg_OBUF[7]_inst_i_25/O
                         net (fo=14, routed)          1.003     7.780    FSM1/seg_OBUF[7]_inst_i_3_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.124     7.904 r  FSM1/seg_OBUF[7]_inst_i_30/O
                         net (fo=3, routed)           0.854     8.759    FSM1/seg_OBUF[7]_inst_i_30_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.883 f  FSM1/seg_OBUF[7]_inst_i_9/O
                         net (fo=2, routed)           0.952     9.835    RAM_Size_CNTR/seg_OBUF[0]_inst_i_1_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.959 r  RAM_Size_CNTR/seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.832    10.791    FSM1/seg[4]
    SLICE_X64Y39         LUT4 (Prop_lut4_I3_O)        0.124    10.915 r  FSM1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.153    13.067    seg_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.602 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.602    seg[5]
    U8                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.553ns  (logic 6.531ns (39.453%)  route 10.022ns (60.547%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT4=1 LUT5=4 LUT6=2 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[2]/C
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  FSM1/PS_reg[2]/Q
                         net (fo=38, routed)          1.831     2.462    FSM1/Q[2]
    SLICE_X61Y43         LUT5 (Prop_lut5_I2_O)        0.124     2.586 r  FSM1/memory_reg_0_15_0_0_i_3/O
                         net (fo=7, routed)           0.718     3.304    my_ram/memory_reg_0_15_2_2/A1
    SLICE_X60Y43         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.458     3.762 f  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.852     4.614    FSM1/data_out[1]
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124     4.738 r  FSM1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.738    my_univ_sseg/CC_14/S[1]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.288 r  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.288    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.622 r  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0/O[1]
                         net (fo=1, routed)           0.853     6.475    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0_n_6
    SLICE_X65Y43         LUT5 (Prop_lut5_I0_O)        0.303     6.778 r  my_univ_sseg/CC_14/seg_OBUF[7]_inst_i_25/O
                         net (fo=14, routed)          1.003     7.780    FSM1/seg_OBUF[7]_inst_i_3_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.124     7.904 f  FSM1/seg_OBUF[7]_inst_i_30/O
                         net (fo=3, routed)           0.854     8.759    FSM1/seg_OBUF[7]_inst_i_30_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.883 r  FSM1/seg_OBUF[7]_inst_i_9/O
                         net (fo=2, routed)           0.812     9.695    FSM1/m_cnt_reg[0]
    SLICE_X64Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.819 r  FSM1/seg_OBUF[7]_inst_i_4/O
                         net (fo=2, routed)           0.805    10.624    FSM1/seg_OBUF[7]_inst_i_4_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I2_O)        0.124    10.748 r  FSM1/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.294    13.042    seg_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.553 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.553    seg[7]
    W7                                                                r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Address_CNTR/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            address[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.001ns  (logic 4.198ns (46.635%)  route 4.804ns (53.365%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDCE                         0.000     0.000 r  Address_CNTR/count_reg[0]/C
    SLICE_X60Y45         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  Address_CNTR/count_reg[0]/Q
                         net (fo=18, routed)          4.804     5.497    address_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     9.001 r  address_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.001    address[0]
    U16                                                               r  address[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Address_CNTR/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.993ns  (logic 2.916ns (32.424%)  route 6.077ns (67.576%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[0]/C
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  FSM1/PS_reg[0]/Q
                         net (fo=37, routed)          1.200     1.831    FSM1/Q[0]
    SLICE_X63Y44         LUT3 (Prop_lut3_I1_O)        0.152     1.983 f  FSM1/sum0_i_1/O
                         net (fo=10, routed)          0.698     2.681    Address_CNTR/data_out_reg[3]_i_2_0
    SLICE_X62Y44         LUT5 (Prop_lut5_I4_O)        0.326     3.007 r  Address_CNTR/data_out[3]_i_3/O
                         net (fo=1, routed)           0.843     3.850    Address_CNTR/b[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     4.492 f  Address_CNTR/data_out_reg[3]_i_2/O[3]
                         net (fo=3, routed)           0.821     5.313    ShiftReg/data_out_reg[3]_0[3]
    SLICE_X61Y46         LUT5 (Prop_lut5_I4_O)        0.336     5.649 f  ShiftReg/data_out[7]_i_4/O
                         net (fo=4, routed)           0.667     6.316    Address_CNTR/data_out_reg[7]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.353     6.669 f  Address_CNTR/PS[2]_i_2/O
                         net (fo=2, routed)           0.451     7.120    Address_CNTR/data_out_reg[7]_i_3_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I3_O)        0.326     7.446 r  Address_CNTR/PS[0]_i_2/O
                         net (fo=2, routed)           0.826     8.272    FSM1/PS_reg[0]_2
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.150     8.422 r  FSM1/count[3]_i_1/O
                         net (fo=4, routed)           0.572     8.993    Address_CNTR/E[0]
    SLICE_X60Y45         FDCE                                         r  Address_CNTR/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ShiftReg/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ShiftReg/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.281ns (82.214%)  route 0.061ns (17.786%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE                         0.000     0.000 r  ShiftReg/data_out_reg[7]/C
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.182     0.182 r  ShiftReg/data_out_reg[7]/Q
                         net (fo=1, routed)           0.061     0.243    ShiftReg/data_out_reg_n_0_[7]
    SLICE_X58Y44         LUT5 (Prop_lut5_I0_O)        0.099     0.342 r  ShiftReg/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.342    ShiftReg/p_1_in[6]
    SLICE_X58Y44         FDRE                                         r  ShiftReg/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM1/PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.240ns (66.460%)  route 0.121ns (33.540%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[0]/C
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  FSM1/PS_reg[0]/Q
                         net (fo=37, routed)          0.121     0.316    Address_CNTR/PS_reg[1][0]
    SLICE_X59Y45         LUT6 (Prop_lut6_I3_O)        0.045     0.361 r  Address_CNTR/PS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.361    FSM1/D[0]
    SLICE_X59Y45         FDRE                                         r  FSM1/PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_univ_sseg/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_univ_sseg/m_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDRE                         0.000     0.000 r  my_univ_sseg/m_cnt_reg[1]/C
    SLICE_X62Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_univ_sseg/m_cnt_reg[1]/Q
                         net (fo=16, routed)          0.197     0.338    my_univ_sseg/Q[1]
    SLICE_X62Y39         LUT2 (Prop_lut2_I1_O)        0.042     0.380 r  my_univ_sseg/m_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.380    my_univ_sseg/m_cnt[1]_i_1_n_0
    SLICE_X62Y39         FDRE                                         r  my_univ_sseg/m_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ShiftReg/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ShiftReg/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.240ns (61.187%)  route 0.152ns (38.813%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE                         0.000     0.000 r  ShiftReg/data_out_reg[2]/C
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  ShiftReg/data_out_reg[2]/Q
                         net (fo=2, routed)           0.152     0.347    FSM1/data_out0_in[1]
    SLICE_X60Y46         LUT5 (Prop_lut5_I0_O)        0.045     0.392 r  FSM1/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.392    ShiftReg/data_out_reg[7]_0[1]
    SLICE_X60Y46         FDRE                                         r  ShiftReg/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_Size_CNTR/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM_Size_CNTR/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.237ns (54.625%)  route 0.197ns (45.375%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE                         0.000     0.000 r  RAM_Size_CNTR/count_reg[1]/C
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  RAM_Size_CNTR/count_reg[1]/Q
                         net (fo=10, routed)          0.197     0.392    RAM_Size_CNTR/count_reg[1]
    SLICE_X62Y44         LUT3 (Prop_lut3_I2_O)        0.042     0.434 r  RAM_Size_CNTR/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.434    RAM_Size_CNTR/count0__0[2]
    SLICE_X62Y44         FDRE                                         r  RAM_Size_CNTR/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_Size_CNTR/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM_Size_CNTR/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.240ns (54.937%)  route 0.197ns (45.063%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE                         0.000     0.000 r  RAM_Size_CNTR/count_reg[1]/C
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  RAM_Size_CNTR/count_reg[1]/Q
                         net (fo=10, routed)          0.197     0.392    RAM_Size_CNTR/count_reg[1]
    SLICE_X62Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.437 r  RAM_Size_CNTR/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.437    RAM_Size_CNTR/count0__0[1]
    SLICE_X62Y44         FDRE                                         r  RAM_Size_CNTR/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ShiftReg/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ShiftReg/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.240ns (54.139%)  route 0.203ns (45.861%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE                         0.000     0.000 r  ShiftReg/data_out_reg[3]/C
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  ShiftReg/data_out_reg[3]/Q
                         net (fo=2, routed)           0.203     0.398    ShiftReg/data_out0_in[3]
    SLICE_X61Y46         LUT5 (Prop_lut5_I0_O)        0.045     0.443 r  ShiftReg/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.443    ShiftReg/p_1_in[2]
    SLICE_X61Y46         FDRE                                         r  ShiftReg/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_univ_sseg/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_univ_sseg/m_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.699%)  route 0.260ns (58.301%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDRE                         0.000     0.000 r  my_univ_sseg/m_cnt_reg[0]/C
    SLICE_X62Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  my_univ_sseg/m_cnt_reg[0]/Q
                         net (fo=17, routed)          0.260     0.401    my_univ_sseg/Q[0]
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.446 r  my_univ_sseg/m_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.446    my_univ_sseg/m_cnt[0]_i_1_n_0
    SLICE_X62Y39         FDRE                                         r  my_univ_sseg/m_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ShiftReg/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ShiftReg/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.240ns (50.726%)  route 0.233ns (49.274%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE                         0.000     0.000 r  ShiftReg/data_out_reg[6]/C
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  ShiftReg/data_out_reg[6]/Q
                         net (fo=2, routed)           0.233     0.428    FSM1/data_out0_in[3]
    SLICE_X58Y44         LUT5 (Prop_lut5_I0_O)        0.045     0.473 r  FSM1/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.473    ShiftReg/data_out_reg[7]_0[3]
    SLICE_X58Y44         FDRE                                         r  ShiftReg/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Address_CNTR/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.240ns (49.107%)  route 0.249ns (50.893%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[1]/C
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  FSM1/PS_reg[1]/Q
                         net (fo=33, routed)          0.143     0.338    FSM1/Q[1]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.045     0.383 f  FSM1/count[3]_i_3/O
                         net (fo=4, routed)           0.105     0.489    Address_CNTR/AR[0]
    SLICE_X60Y45         FDCE                                         f  Address_CNTR/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_ram/memory_reg_0_15_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.563ns  (logic 6.880ns (47.243%)  route 7.683ns (52.757%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.637     5.158    my_ram/memory_reg_0_15_2_2/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         RAMS32 (Prop_rams32_CLK_O)
                                                      1.317     6.475 f  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.852     7.327    FSM1/data_out[1]
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.451 r  FSM1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.451    my_univ_sseg/CC_14/S[1]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.001    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.335 r  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0/O[1]
                         net (fo=1, routed)           0.853     9.188    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0_n_6
    SLICE_X65Y43         LUT5 (Prop_lut5_I0_O)        0.303     9.491 r  my_univ_sseg/CC_14/seg_OBUF[7]_inst_i_25/O
                         net (fo=14, routed)          1.003    10.494    FSM1/seg_OBUF[7]_inst_i_3_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.618 f  FSM1/seg_OBUF[7]_inst_i_30/O
                         net (fo=3, routed)           0.854    11.472    FSM1/seg_OBUF[7]_inst_i_30_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.596 r  FSM1/seg_OBUF[7]_inst_i_9/O
                         net (fo=2, routed)           0.812    12.408    FSM1/m_cnt_reg[0]
    SLICE_X64Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.532 r  FSM1/seg_OBUF[7]_inst_i_4/O
                         net (fo=2, routed)           0.805    13.337    FSM1/seg_OBUF[7]_inst_i_4_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I3_O)        0.153    13.490 r  FSM1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.504    15.994    seg_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.727    19.721 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.721    seg[3]
    U5                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_ram/memory_reg_0_15_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.558ns  (logic 6.905ns (47.431%)  route 7.653ns (52.569%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.637     5.158    my_ram/memory_reg_0_15_2_2/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         RAMS32 (Prop_rams32_CLK_O)
                                                      1.317     6.475 f  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.852     7.327    FSM1/data_out[1]
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.451 r  FSM1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.451    my_univ_sseg/CC_14/S[1]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.001    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.335 f  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0/O[1]
                         net (fo=1, routed)           0.853     9.188    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0_n_6
    SLICE_X65Y43         LUT5 (Prop_lut5_I0_O)        0.303     9.491 f  my_univ_sseg/CC_14/seg_OBUF[7]_inst_i_25/O
                         net (fo=14, routed)          1.003    10.494    FSM1/seg_OBUF[7]_inst_i_3_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.618 r  FSM1/seg_OBUF[7]_inst_i_30/O
                         net (fo=3, routed)           0.854    11.472    FSM1/seg_OBUF[7]_inst_i_30_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.596 f  FSM1/seg_OBUF[7]_inst_i_9/O
                         net (fo=2, routed)           0.952    12.548    RAM_Size_CNTR/seg_OBUF[0]_inst_i_1_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I5_O)        0.124    12.672 r  RAM_Size_CNTR/seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.832    13.504    FSM1/seg[4]
    SLICE_X64Y39         LUT4 (Prop_lut4_I1_O)        0.152    13.656 r  FSM1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.307    15.963    seg_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.753    19.716 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.716    seg[6]
    W6                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_ram/memory_reg_0_15_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.547ns  (logic 6.886ns (47.334%)  route 7.661ns (52.666%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.637     5.158    my_ram/memory_reg_0_15_2_2/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         RAMS32 (Prop_rams32_CLK_O)
                                                      1.317     6.475 f  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.852     7.327    FSM1/data_out[1]
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.451 r  FSM1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.451    my_univ_sseg/CC_14/S[1]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.001    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.335 f  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0/O[1]
                         net (fo=1, routed)           0.853     9.188    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0_n_6
    SLICE_X65Y43         LUT5 (Prop_lut5_I0_O)        0.303     9.491 f  my_univ_sseg/CC_14/seg_OBUF[7]_inst_i_25/O
                         net (fo=14, routed)          1.003    10.494    FSM1/seg_OBUF[7]_inst_i_3_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.618 r  FSM1/seg_OBUF[7]_inst_i_30/O
                         net (fo=3, routed)           0.854    11.472    FSM1/seg_OBUF[7]_inst_i_30_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.596 f  FSM1/seg_OBUF[7]_inst_i_9/O
                         net (fo=2, routed)           0.952    12.548    RAM_Size_CNTR/seg_OBUF[0]_inst_i_1_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I5_O)        0.124    12.672 r  RAM_Size_CNTR/seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.840    13.512    FSM1/seg[4]
    SLICE_X64Y39         LUT4 (Prop_lut4_I1_O)        0.146    13.658 r  FSM1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.308    15.965    seg_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.740    19.705 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.705    seg[4]
    V8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_ram/memory_reg_0_15_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.444ns  (logic 6.622ns (45.843%)  route 7.822ns (54.157%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.637     5.158    my_ram/memory_reg_0_15_2_2/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         RAMS32 (Prop_rams32_CLK_O)
                                                      1.317     6.475 f  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.852     7.327    FSM1/data_out[1]
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.451 r  FSM1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.451    my_univ_sseg/CC_14/S[1]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.001    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.335 f  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0/O[1]
                         net (fo=1, routed)           0.853     9.188    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0_n_6
    SLICE_X65Y43         LUT5 (Prop_lut5_I0_O)        0.303     9.491 f  my_univ_sseg/CC_14/seg_OBUF[7]_inst_i_25/O
                         net (fo=14, routed)          1.003    10.494    FSM1/seg_OBUF[7]_inst_i_3_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.618 r  FSM1/seg_OBUF[7]_inst_i_30/O
                         net (fo=3, routed)           0.854    11.472    FSM1/seg_OBUF[7]_inst_i_30_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.596 f  FSM1/seg_OBUF[7]_inst_i_9/O
                         net (fo=2, routed)           0.952    12.548    RAM_Size_CNTR/seg_OBUF[0]_inst_i_1_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I5_O)        0.124    12.672 r  RAM_Size_CNTR/seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.593    13.265    FSM1/seg[4]
    SLICE_X64Y40         LUT3 (Prop_lut3_I0_O)        0.124    13.389 r  FSM1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.715    16.105    seg_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.498    19.602 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.602    seg[0]
    V7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_ram/memory_reg_0_15_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.377ns  (logic 6.655ns (46.292%)  route 7.722ns (53.708%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.637     5.158    my_ram/memory_reg_0_15_2_2/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         RAMS32 (Prop_rams32_CLK_O)
                                                      1.317     6.475 f  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.852     7.327    FSM1/data_out[1]
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.451 r  FSM1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.451    my_univ_sseg/CC_14/S[1]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.001    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.335 f  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0/O[1]
                         net (fo=1, routed)           0.853     9.188    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0_n_6
    SLICE_X65Y43         LUT5 (Prop_lut5_I0_O)        0.303     9.491 f  my_univ_sseg/CC_14/seg_OBUF[7]_inst_i_25/O
                         net (fo=14, routed)          0.886    10.377    FSM1/seg_OBUF[7]_inst_i_3_0
    SLICE_X65Y42         LUT6 (Prop_lut6_I2_O)        0.124    10.501 f  FSM1/seg_OBUF[7]_inst_i_19/O
                         net (fo=5, routed)           0.824    11.325    FSM1/seg_OBUF[7]_inst_i_19_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.449 r  FSM1/seg_OBUF[7]_inst_i_17/O
                         net (fo=1, routed)           0.633    12.082    FSM1/seg_OBUF[7]_inst_i_17_n_0
    SLICE_X63Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.206 r  FSM1/seg_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           0.964    13.169    FSM1/seg_OBUF[7]_inst_i_5_n_0
    SLICE_X64Y39         LUT4 (Prop_lut4_I3_O)        0.124    13.293 r  FSM1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.711    16.004    seg_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.531    19.535 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.535    seg[1]
    U7                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_ram/memory_reg_0_15_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.339ns  (logic 6.628ns (46.227%)  route 7.710ns (53.773%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.637     5.158    my_ram/memory_reg_0_15_2_2/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         RAMS32 (Prop_rams32_CLK_O)
                                                      1.317     6.475 f  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.852     7.327    FSM1/data_out[1]
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.451 r  FSM1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.451    my_univ_sseg/CC_14/S[1]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.001    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.335 f  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0/O[1]
                         net (fo=1, routed)           0.853     9.188    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0_n_6
    SLICE_X65Y43         LUT5 (Prop_lut5_I0_O)        0.303     9.491 f  my_univ_sseg/CC_14/seg_OBUF[7]_inst_i_25/O
                         net (fo=14, routed)          1.003    10.494    FSM1/seg_OBUF[7]_inst_i_3_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.618 r  FSM1/seg_OBUF[7]_inst_i_30/O
                         net (fo=3, routed)           0.854    11.472    FSM1/seg_OBUF[7]_inst_i_30_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.596 f  FSM1/seg_OBUF[7]_inst_i_9/O
                         net (fo=2, routed)           0.952    12.548    RAM_Size_CNTR/seg_OBUF[0]_inst_i_1_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I5_O)        0.124    12.672 r  RAM_Size_CNTR/seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.840    13.512    FSM1/seg[4]
    SLICE_X64Y39         LUT4 (Prop_lut4_I1_O)        0.124    13.636 r  FSM1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.357    15.993    seg_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.504    19.497 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.497    seg[2]
    V5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_ram/memory_reg_0_15_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.157ns  (logic 6.659ns (47.037%)  route 7.498ns (52.963%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.637     5.158    my_ram/memory_reg_0_15_2_2/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         RAMS32 (Prop_rams32_CLK_O)
                                                      1.317     6.475 f  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.852     7.327    FSM1/data_out[1]
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.451 r  FSM1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.451    my_univ_sseg/CC_14/S[1]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.001    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.335 f  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0/O[1]
                         net (fo=1, routed)           0.853     9.188    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0_n_6
    SLICE_X65Y43         LUT5 (Prop_lut5_I0_O)        0.303     9.491 f  my_univ_sseg/CC_14/seg_OBUF[7]_inst_i_25/O
                         net (fo=14, routed)          1.003    10.494    FSM1/seg_OBUF[7]_inst_i_3_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.618 r  FSM1/seg_OBUF[7]_inst_i_30/O
                         net (fo=3, routed)           0.854    11.472    FSM1/seg_OBUF[7]_inst_i_30_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.596 f  FSM1/seg_OBUF[7]_inst_i_9/O
                         net (fo=2, routed)           0.952    12.548    RAM_Size_CNTR/seg_OBUF[0]_inst_i_1_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I5_O)        0.124    12.672 r  RAM_Size_CNTR/seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.832    13.504    FSM1/seg[4]
    SLICE_X64Y39         LUT4 (Prop_lut4_I3_O)        0.124    13.628 r  FSM1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.153    15.780    seg_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.535    19.316 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.316    seg[5]
    U8                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_ram/memory_reg_0_15_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.108ns  (logic 6.635ns (47.029%)  route 7.473ns (52.971%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.637     5.158    my_ram/memory_reg_0_15_2_2/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         RAMS32 (Prop_rams32_CLK_O)
                                                      1.317     6.475 f  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.852     7.327    FSM1/data_out[1]
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.451 r  FSM1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.451    my_univ_sseg/CC_14/S[1]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.001    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.335 r  my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0/O[1]
                         net (fo=1, routed)           0.853     9.188    my_univ_sseg/CC_14/cnt_new_w0_inferred__16/i__carry__0_n_6
    SLICE_X65Y43         LUT5 (Prop_lut5_I0_O)        0.303     9.491 r  my_univ_sseg/CC_14/seg_OBUF[7]_inst_i_25/O
                         net (fo=14, routed)          1.003    10.494    FSM1/seg_OBUF[7]_inst_i_3_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.618 f  FSM1/seg_OBUF[7]_inst_i_30/O
                         net (fo=3, routed)           0.854    11.472    FSM1/seg_OBUF[7]_inst_i_30_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.596 r  FSM1/seg_OBUF[7]_inst_i_9/O
                         net (fo=2, routed)           0.812    12.408    FSM1/m_cnt_reg[0]
    SLICE_X64Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.532 r  FSM1/seg_OBUF[7]_inst_i_4/O
                         net (fo=2, routed)           0.805    13.337    FSM1/seg_OBUF[7]_inst_i_4_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I2_O)        0.124    13.461 r  FSM1/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.294    15.755    seg_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.511    19.266 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    19.266    seg[7]
    W7                                                                r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_ram/memory_reg_0_15_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.072ns  (logic 1.735ns (56.468%)  route 1.337ns (43.532%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.477    my_ram/memory_reg_0_15_2_2/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.865 f  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.372     2.237    FSM1/data_out[1]
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.045     2.282 r  FSM1/seg_OBUF[7]_inst_i_8/O
                         net (fo=5, routed)           0.177     2.459    FSM1/seg_OBUF[7]_inst_i_8_n_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I3_O)        0.045     2.504 r  FSM1/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.176     2.680    FSM1/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.045     2.725 r  FSM1/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.613     3.338    seg_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.549 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.549    seg[7]
    W7                                                                r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_ram/memory_reg_0_15_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.093ns  (logic 1.767ns (57.126%)  route 1.326ns (42.874%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.477    my_ram/memory_reg_0_15_2_2/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.865 r  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.137     2.002    FSM1/data_out[1]
    SLICE_X63Y42         LUT6 (Prop_lut6_I0_O)        0.045     2.047 r  FSM1/seg_OBUF[7]_inst_i_37/O
                         net (fo=13, routed)          0.161     2.208    FSM1/seg_OBUF[7]_inst_i_37_n_0
    SLICE_X63Y41         LUT6 (Prop_lut6_I5_O)        0.045     2.253 r  FSM1/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.135     2.388    FSM1/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I2_O)        0.045     2.433 r  FSM1/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.099     2.533    FSM1/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y40         LUT3 (Prop_lut3_I1_O)        0.045     2.578 r  FSM1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.793     3.371    seg_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.199     4.570 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.570    seg[0]
    V7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_ram/memory_reg_0_15_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.176ns  (logic 1.759ns (55.383%)  route 1.417ns (44.617%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.477    my_ram/memory_reg_0_15_2_2/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.865 f  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.372     2.237    FSM1/data_out[1]
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.045     2.282 r  FSM1/seg_OBUF[7]_inst_i_8/O
                         net (fo=5, routed)           0.177     2.459    FSM1/seg_OBUF[7]_inst_i_8_n_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I3_O)        0.045     2.504 r  FSM1/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.311     2.815    FSM1/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X64Y39         LUT4 (Prop_lut4_I0_O)        0.045     2.860 r  FSM1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.558     3.417    seg_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.653 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.653    seg[5]
    U8                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_ram/memory_reg_0_15_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.229ns  (logic 1.816ns (56.231%)  route 1.413ns (43.769%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.477    my_ram/memory_reg_0_15_2_2/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.865 f  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.372     2.237    FSM1/data_out[1]
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.045     2.282 r  FSM1/seg_OBUF[7]_inst_i_8/O
                         net (fo=5, routed)           0.177     2.459    FSM1/seg_OBUF[7]_inst_i_8_n_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I3_O)        0.045     2.504 r  FSM1/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.176     2.680    FSM1/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.049     2.729 r  FSM1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.689     3.418    seg_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.289     4.706 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.706    seg[3]
    U5                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_ram/memory_reg_0_15_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.233ns  (logic 1.729ns (53.466%)  route 1.504ns (46.534%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.477    my_ram/memory_reg_0_15_2_2/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.865 r  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.372     2.237    FSM1/data_out[1]
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.045     2.282 f  FSM1/seg_OBUF[7]_inst_i_8/O
                         net (fo=5, routed)           0.245     2.527    FSM1/seg_OBUF[7]_inst_i_8_n_0
    SLICE_X65Y40         LUT6 (Prop_lut6_I3_O)        0.045     2.572 r  FSM1/seg_OBUF[7]_inst_i_6/O
                         net (fo=8, routed)           0.246     2.818    FSM1/seg_OBUF[7]_inst_i_6_n_0
    SLICE_X64Y39         LUT4 (Prop_lut4_I2_O)        0.045     2.863 r  FSM1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.642     3.505    seg_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.710 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.710    seg[2]
    V5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_ram/memory_reg_0_15_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.277ns  (logic 1.800ns (54.937%)  route 1.477ns (45.063%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.477    my_ram/memory_reg_0_15_2_2/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.865 r  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.140     2.005    my_ram/data_out[2]
    SLICE_X63Y42         LUT6 (Prop_lut6_I1_O)        0.045     2.050 f  my_ram/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.097     2.147    FSM1/seg_OBUF[6]_inst_i_2_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I5_O)        0.045     2.192 f  FSM1/seg_OBUF[7]_inst_i_9/O
                         net (fo=2, routed)           0.333     2.526    RAM_Size_CNTR/seg_OBUF[0]_inst_i_1_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I5_O)        0.045     2.571 r  RAM_Size_CNTR/seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.126     2.696    FSM1/seg[4]
    SLICE_X64Y39         LUT4 (Prop_lut4_I1_O)        0.045     2.741 r  FSM1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.781     3.522    seg_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.754 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.754    seg[1]
    U7                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_ram/memory_reg_0_15_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.312ns  (logic 1.826ns (55.135%)  route 1.486ns (44.865%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.477    my_ram/memory_reg_0_15_2_2/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.865 f  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.372     2.237    FSM1/data_out[1]
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.045     2.282 r  FSM1/seg_OBUF[7]_inst_i_8/O
                         net (fo=5, routed)           0.177     2.459    FSM1/seg_OBUF[7]_inst_i_8_n_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I3_O)        0.045     2.504 r  FSM1/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.311     2.815    FSM1/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X64Y39         LUT4 (Prop_lut4_I0_O)        0.045     2.860 r  FSM1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.626     3.486    seg_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         1.303     4.789 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.789    seg[6]
    W6                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_ram/memory_reg_0_15_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.313ns  (logic 1.824ns (55.061%)  route 1.489ns (44.939%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.477    my_ram/memory_reg_0_15_2_2/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.865 f  my_ram/memory_reg_0_15_2_2/SP/O
                         net (fo=6, routed)           0.372     2.237    FSM1/data_out[1]
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.045     2.282 r  FSM1/seg_OBUF[7]_inst_i_8/O
                         net (fo=5, routed)           0.177     2.459    FSM1/seg_OBUF[7]_inst_i_8_n_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I3_O)        0.045     2.504 r  FSM1/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.316     2.820    FSM1/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X64Y39         LUT4 (Prop_lut4_I0_O)        0.044     2.864 r  FSM1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.625     3.488    seg_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         1.302     4.791 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.791    seg[4]
    V8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM1/PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_ram/memory_reg_0_15_4_4/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.444ns  (logic 0.755ns (21.921%)  route 2.689ns (78.079%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[2]/C
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  FSM1/PS_reg[2]/Q
                         net (fo=38, routed)          1.831     2.462    FSM1/Q[2]
    SLICE_X61Y43         LUT5 (Prop_lut5_I2_O)        0.124     2.586 r  FSM1/memory_reg_0_15_0_0_i_3/O
                         net (fo=7, routed)           0.858     3.444    my_ram/memory_reg_0_15_4_4/A1
    SLICE_X60Y44         RAMS32                                       r  my_ram/memory_reg_0_15_4_4/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518     4.859    my_ram/memory_reg_0_15_4_4/WCLK
    SLICE_X60Y44         RAMS32                                       r  my_ram/memory_reg_0_15_4_4/SP/CLK

Slack:                    inf
  Source:                 FSM1/PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_ram/memory_reg_0_15_5_5/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.444ns  (logic 0.755ns (21.921%)  route 2.689ns (78.079%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[2]/C
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  FSM1/PS_reg[2]/Q
                         net (fo=38, routed)          1.831     2.462    FSM1/Q[2]
    SLICE_X61Y43         LUT5 (Prop_lut5_I2_O)        0.124     2.586 r  FSM1/memory_reg_0_15_0_0_i_3/O
                         net (fo=7, routed)           0.858     3.444    my_ram/memory_reg_0_15_5_5/A1
    SLICE_X60Y44         RAMS32                                       r  my_ram/memory_reg_0_15_5_5/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518     4.859    my_ram/memory_reg_0_15_5_5/WCLK
    SLICE_X60Y44         RAMS32                                       r  my_ram/memory_reg_0_15_5_5/SP/CLK

Slack:                    inf
  Source:                 FSM1/PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_ram/memory_reg_0_15_6_6/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.444ns  (logic 0.755ns (21.921%)  route 2.689ns (78.079%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[2]/C
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  FSM1/PS_reg[2]/Q
                         net (fo=38, routed)          1.831     2.462    FSM1/Q[2]
    SLICE_X61Y43         LUT5 (Prop_lut5_I2_O)        0.124     2.586 r  FSM1/memory_reg_0_15_0_0_i_3/O
                         net (fo=7, routed)           0.858     3.444    my_ram/memory_reg_0_15_6_6/A1
    SLICE_X60Y44         RAMS32                                       r  my_ram/memory_reg_0_15_6_6/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518     4.859    my_ram/memory_reg_0_15_6_6/WCLK
    SLICE_X60Y44         RAMS32                                       r  my_ram/memory_reg_0_15_6_6/SP/CLK

Slack:                    inf
  Source:                 FSM1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_ram/memory_reg_0_15_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.352ns  (logic 0.755ns (22.525%)  route 2.597ns (77.475%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[0]/C
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  FSM1/PS_reg[0]/Q
                         net (fo=37, routed)          1.695     2.326    FSM1/Q[0]
    SLICE_X61Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.450 r  FSM1/memory_reg_0_15_0_0_i_2/O
                         net (fo=7, routed)           0.902     3.352    my_ram/memory_reg_0_15_0_0/A0
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518     4.859    my_ram/memory_reg_0_15_0_0/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_0_0/SP/CLK

Slack:                    inf
  Source:                 FSM1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_ram/memory_reg_0_15_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.352ns  (logic 0.755ns (22.525%)  route 2.597ns (77.475%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[0]/C
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  FSM1/PS_reg[0]/Q
                         net (fo=37, routed)          1.695     2.326    FSM1/Q[0]
    SLICE_X61Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.450 r  FSM1/memory_reg_0_15_0_0_i_2/O
                         net (fo=7, routed)           0.902     3.352    my_ram/memory_reg_0_15_1_1/A0
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518     4.859    my_ram/memory_reg_0_15_1_1/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_1_1/SP/CLK

Slack:                    inf
  Source:                 FSM1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_ram/memory_reg_0_15_2_2/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.352ns  (logic 0.755ns (22.525%)  route 2.597ns (77.475%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[0]/C
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  FSM1/PS_reg[0]/Q
                         net (fo=37, routed)          1.695     2.326    FSM1/Q[0]
    SLICE_X61Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.450 r  FSM1/memory_reg_0_15_0_0_i_2/O
                         net (fo=7, routed)           0.902     3.352    my_ram/memory_reg_0_15_2_2/A0
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518     4.859    my_ram/memory_reg_0_15_2_2/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/CLK

Slack:                    inf
  Source:                 FSM1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_ram/memory_reg_0_15_3_3/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.352ns  (logic 0.755ns (22.525%)  route 2.597ns (77.475%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[0]/C
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  FSM1/PS_reg[0]/Q
                         net (fo=37, routed)          1.695     2.326    FSM1/Q[0]
    SLICE_X61Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.450 r  FSM1/memory_reg_0_15_0_0_i_2/O
                         net (fo=7, routed)           0.902     3.352    my_ram/memory_reg_0_15_3_3/A0
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_3_3/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518     4.859    my_ram/memory_reg_0_15_3_3/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_3_3/SP/CLK

Slack:                    inf
  Source:                 FSM1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_ram/memory_reg_0_15_4_4/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.318ns  (logic 0.755ns (22.756%)  route 2.563ns (77.244%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[0]/C
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  FSM1/PS_reg[0]/Q
                         net (fo=37, routed)          1.695     2.326    FSM1/Q[0]
    SLICE_X61Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.450 r  FSM1/memory_reg_0_15_0_0_i_2/O
                         net (fo=7, routed)           0.868     3.318    my_ram/memory_reg_0_15_4_4/A0
    SLICE_X60Y44         RAMS32                                       r  my_ram/memory_reg_0_15_4_4/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518     4.859    my_ram/memory_reg_0_15_4_4/WCLK
    SLICE_X60Y44         RAMS32                                       r  my_ram/memory_reg_0_15_4_4/SP/CLK

Slack:                    inf
  Source:                 FSM1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_ram/memory_reg_0_15_5_5/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.318ns  (logic 0.755ns (22.756%)  route 2.563ns (77.244%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[0]/C
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  FSM1/PS_reg[0]/Q
                         net (fo=37, routed)          1.695     2.326    FSM1/Q[0]
    SLICE_X61Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.450 r  FSM1/memory_reg_0_15_0_0_i_2/O
                         net (fo=7, routed)           0.868     3.318    my_ram/memory_reg_0_15_5_5/A0
    SLICE_X60Y44         RAMS32                                       r  my_ram/memory_reg_0_15_5_5/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518     4.859    my_ram/memory_reg_0_15_5_5/WCLK
    SLICE_X60Y44         RAMS32                                       r  my_ram/memory_reg_0_15_5_5/SP/CLK

Slack:                    inf
  Source:                 FSM1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_ram/memory_reg_0_15_6_6/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.318ns  (logic 0.755ns (22.756%)  route 2.563ns (77.244%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[0]/C
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  FSM1/PS_reg[0]/Q
                         net (fo=37, routed)          1.695     2.326    FSM1/Q[0]
    SLICE_X61Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.450 r  FSM1/memory_reg_0_15_0_0_i_2/O
                         net (fo=7, routed)           0.868     3.318    my_ram/memory_reg_0_15_6_6/A0
    SLICE_X60Y44         RAMS32                                       r  my_ram/memory_reg_0_15_6_6/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518     4.859    my_ram/memory_reg_0_15_6_6/WCLK
    SLICE_X60Y44         RAMS32                                       r  my_ram/memory_reg_0_15_6_6/SP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ShiftReg/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_ram/memory_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.195ns (63.311%)  route 0.113ns (36.689%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE                         0.000     0.000 r  ShiftReg/data_out_reg[0]/C
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  ShiftReg/data_out_reg[0]/Q
                         net (fo=1, routed)           0.113     0.308    my_ram/memory_reg_0_15_0_0/D
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     1.991    my_ram/memory_reg_0_15_0_0/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_0_0/SP/CLK

Slack:                    inf
  Source:                 ShiftReg/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_ram/memory_reg_0_15_6_6/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.195ns (54.006%)  route 0.166ns (45.994%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE                         0.000     0.000 r  ShiftReg/data_out_reg[6]/C
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  ShiftReg/data_out_reg[6]/Q
                         net (fo=2, routed)           0.166     0.361    my_ram/memory_reg_0_15_6_6/D
    SLICE_X60Y44         RAMS32                                       r  my_ram/memory_reg_0_15_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     1.991    my_ram/memory_reg_0_15_6_6/WCLK
    SLICE_X60Y44         RAMS32                                       r  my_ram/memory_reg_0_15_6_6/SP/CLK

Slack:                    inf
  Source:                 ShiftReg/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_ram/memory_reg_0_15_2_2/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.195ns (51.833%)  route 0.181ns (48.167%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE                         0.000     0.000 r  ShiftReg/data_out_reg[2]/C
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  ShiftReg/data_out_reg[2]/Q
                         net (fo=2, routed)           0.181     0.376    my_ram/memory_reg_0_15_2_2/D
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     1.991    my_ram/memory_reg_0_15_2_2/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/CLK

Slack:                    inf
  Source:                 ShiftReg/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_ram/memory_reg_0_15_4_4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.195ns (51.591%)  route 0.183ns (48.409%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE                         0.000     0.000 r  ShiftReg/data_out_reg[4]/C
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  ShiftReg/data_out_reg[4]/Q
                         net (fo=2, routed)           0.183     0.378    my_ram/memory_reg_0_15_4_4/D
    SLICE_X60Y44         RAMS32                                       r  my_ram/memory_reg_0_15_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     1.991    my_ram/memory_reg_0_15_4_4/WCLK
    SLICE_X60Y44         RAMS32                                       r  my_ram/memory_reg_0_15_4_4/SP/CLK

Slack:                    inf
  Source:                 ShiftReg/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_ram/memory_reg_0_15_5_5/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.195ns (50.622%)  route 0.190ns (49.378%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE                         0.000     0.000 r  ShiftReg/data_out_reg[5]/C
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  ShiftReg/data_out_reg[5]/Q
                         net (fo=2, routed)           0.190     0.385    my_ram/memory_reg_0_15_5_5/D
    SLICE_X60Y44         RAMS32                                       r  my_ram/memory_reg_0_15_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     1.991    my_ram/memory_reg_0_15_5_5/WCLK
    SLICE_X60Y44         RAMS32                                       r  my_ram/memory_reg_0_15_5_5/SP/CLK

Slack:                    inf
  Source:                 ShiftReg/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_ram/memory_reg_0_15_3_3/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.195ns (44.508%)  route 0.243ns (55.492%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE                         0.000     0.000 r  ShiftReg/data_out_reg[3]/C
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  ShiftReg/data_out_reg[3]/Q
                         net (fo=2, routed)           0.243     0.438    my_ram/memory_reg_0_15_3_3/D
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     1.991    my_ram/memory_reg_0_15_3_3/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_3_3/SP/CLK

Slack:                    inf
  Source:                 ShiftReg/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_ram/memory_reg_0_15_1_1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.218ns (42.814%)  route 0.291ns (57.186%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE                         0.000     0.000 r  ShiftReg/data_out_reg[1]/C
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.218     0.218 r  ShiftReg/data_out_reg[1]/Q
                         net (fo=2, routed)           0.291     0.509    my_ram/memory_reg_0_15_1_1/D
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     1.991    my_ram/memory_reg_0_15_1_1/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_1_1/SP/CLK

Slack:                    inf
  Source:                 FSM1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_ram/memory_reg_0_15_0_0/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.240ns (35.635%)  route 0.433ns (64.365%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[1]/C
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  FSM1/PS_reg[1]/Q
                         net (fo=33, routed)          0.250     0.445    FSM1/Q[1]
    SLICE_X61Y43         LUT5 (Prop_lut5_I3_O)        0.045     0.490 r  FSM1/memory_reg_0_15_0_0_i_4/O
                         net (fo=7, routed)           0.184     0.673    my_ram/memory_reg_0_15_0_0/A2
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_0_0/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     1.991    my_ram/memory_reg_0_15_0_0/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_0_0/SP/CLK

Slack:                    inf
  Source:                 FSM1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_ram/memory_reg_0_15_1_1/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.240ns (35.635%)  route 0.433ns (64.365%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[1]/C
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  FSM1/PS_reg[1]/Q
                         net (fo=33, routed)          0.250     0.445    FSM1/Q[1]
    SLICE_X61Y43         LUT5 (Prop_lut5_I3_O)        0.045     0.490 r  FSM1/memory_reg_0_15_0_0_i_4/O
                         net (fo=7, routed)           0.184     0.673    my_ram/memory_reg_0_15_1_1/A2
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_1_1/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     1.991    my_ram/memory_reg_0_15_1_1/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_1_1/SP/CLK

Slack:                    inf
  Source:                 FSM1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_ram/memory_reg_0_15_2_2/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.240ns (35.635%)  route 0.433ns (64.365%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE                         0.000     0.000 r  FSM1/PS_reg[1]/C
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  FSM1/PS_reg[1]/Q
                         net (fo=33, routed)          0.250     0.445    FSM1/Q[1]
    SLICE_X61Y43         LUT5 (Prop_lut5_I3_O)        0.045     0.490 r  FSM1/memory_reg_0_15_0_0_i_4/O
                         net (fo=7, routed)           0.184     0.673    my_ram/memory_reg_0_15_2_2/A2
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     1.991    my_ram/memory_reg_0_15_2_2/WCLK
    SLICE_X60Y43         RAMS32                                       r  my_ram/memory_reg_0_15_2_2/SP/CLK





