==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_5.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 103.449 ; gain = 46.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 103.449 ; gain = 46.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 105.090 ; gain = 47.914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 105.090 ; gain = 47.914
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'for_c_col' (PartA/parta1_5.cpp:11) in function 'parta1_5' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'for_common' (PartA/parta1_5.cpp:15) in function 'parta1_5': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 126.984 ; gain = 69.809
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'for_c_col' (PartA/parta1_5.cpp:11:4) in function 'parta1_5' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'for_c_row' (PartA/parta1_5.cpp:8:3) in function 'parta1_5' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 126.984 ; gain = 69.809
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parta1_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.858 seconds; current allocated memory: 76.060 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 76.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parta1_5' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'parta1_5/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/nB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'parta1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 76.606 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 126.984 ; gain = 69.809
INFO: [SYSC 207-301] Generating SystemC RTL for parta1_5.
INFO: [VHDL 208-304] Generating VHDL RTL for parta1_5.
INFO: [VLOG 209-307] Generating Verilog RTL for parta1_5.
INFO: [HLS 200-112] Total elapsed time: 44.775 seconds; peak allocated memory: 76.606 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_6.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_5.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 103.980 ; gain = 46.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 103.980 ; gain = 46.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 105.098 ; gain = 47.918
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:47 . Memory (MB): peak = 105.098 ; gain = 47.918
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'for_c_col' (PartA/parta1_5.cpp:11) in function 'parta1_5' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'for_common' (PartA/parta1_5.cpp:15) in function 'parta1_5': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 126.492 ; gain = 69.313
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'for_c_col' (PartA/parta1_5.cpp:11:4) in function 'parta1_5' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'for_c_row' (PartA/parta1_5.cpp:8:3) in function 'parta1_5' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 126.492 ; gain = 69.313
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parta1_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.541 seconds; current allocated memory: 75.993 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 76.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parta1_5' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'parta1_5/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/nB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'parta1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 76.648 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 127.023 ; gain = 69.844
INFO: [SYSC 207-301] Generating SystemC RTL for parta1_5.
INFO: [VHDL 208-304] Generating VHDL RTL for parta1_5.
INFO: [VLOG 209-307] Generating Verilog RTL for parta1_5.
INFO: [HLS 200-112] Total elapsed time: 52.732 seconds; peak allocated memory: 76.648 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_6.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_5.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 103.652 ; gain = 46.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 103.652 ; gain = 46.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:56 . Memory (MB): peak = 105.094 ; gain = 48.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:56 . Memory (MB): peak = 105.348 ; gain = 48.273
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'for_c_col' (PartA/parta1_5.cpp:11) in function 'parta1_5' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'for_common' (PartA/parta1_5.cpp:15) in function 'parta1_5': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 126.461 ; gain = 69.387
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'for_c_col' (PartA/parta1_5.cpp:11:4) in function 'parta1_5' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'for_c_row' (PartA/parta1_5.cpp:8:3) in function 'parta1_5' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:58 . Memory (MB): peak = 126.461 ; gain = 69.387
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parta1_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.714 seconds; current allocated memory: 75.994 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 76.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parta1_5' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'parta1_5/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/nB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'parta1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.709 seconds; current allocated memory: 76.646 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 126.461 ; gain = 69.387
INFO: [SYSC 207-301] Generating SystemC RTL for parta1_5.
INFO: [VHDL 208-304] Generating VHDL RTL for parta1_5.
INFO: [VLOG 209-307] Generating Verilog RTL for parta1_5.
INFO: [HLS 200-112] Total elapsed time: 64.005 seconds; peak allocated memory: 76.646 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_6.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_5.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 103.719 ; gain = 46.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 103.719 ; gain = 46.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 105.094 ; gain = 47.543
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 105.352 ; gain = 47.801
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'for_c_col' (PartA/parta1_5.cpp:11) in function 'parta1_5' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'for_common' (PartA/parta1_5.cpp:15) in function 'parta1_5': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 127.027 ; gain = 69.477
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'for_c_col' (PartA/parta1_5.cpp:11:4) in function 'parta1_5' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'for_c_row' (PartA/parta1_5.cpp:8:3) in function 'parta1_5' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 127.027 ; gain = 69.477
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parta1_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.068 seconds; current allocated memory: 75.993 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 76.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parta1_5' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'parta1_5/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/nB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'parta1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 76.648 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 127.359 ; gain = 69.809
INFO: [SYSC 207-301] Generating SystemC RTL for parta1_5.
INFO: [VHDL 208-304] Generating VHDL RTL for parta1_5.
INFO: [VLOG 209-307] Generating Verilog RTL for parta1_5.
INFO: [HLS 200-112] Total elapsed time: 41.691 seconds; peak allocated memory: 76.648 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_6.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_5.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 103.641 ; gain = 46.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 103.641 ; gain = 46.637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 105.039 ; gain = 48.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 105.293 ; gain = 48.289
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'for_c_col' (PartA/parta1_5.cpp:11) in function 'parta1_5' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'for_common' (PartA/parta1_5.cpp:15) in function 'parta1_5': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 126.707 ; gain = 69.703
INFO: [XFORM 203-541] Flattening a loop nest 'for_c_col' (PartA/parta1_5.cpp:11:4) in function 'parta1_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'for_c_row' (PartA/parta1_5.cpp:8:3) in function 'parta1_5'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 126.707 ; gain = 69.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parta1_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'for_c_row_for_c_col_for_common'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (PartA/parta1_5.cpp:16) of variable 'tmp_8', PartA/parta1_5.cpp:16 on array 'C' and 'load' operation ('C_load', PartA/parta1_5.cpp:16) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'store' operation of variable 'tmp_8' on array 'C' (combination delay: 9.06 ns) to honor II or Latency constraint in region 'for_c_row_for_c_col_for_common'.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_1', PartA/parta1_5.cpp:16) (3.36 ns)
	'add' operation ('tmp_9', PartA/parta1_5.cpp:16) (3.02 ns)
	'getelementptr' operation ('B_addr', PartA/parta1_5.cpp:16) (0 ns)
	'load' operation ('B_load', PartA/parta1_5.cpp:16) on array 'B' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.212 seconds; current allocated memory: 75.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 76.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parta1_5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'parta1_5_mul_64ns_32ns_96_5_1' to 'parta1_5_mul_64nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parta1_5_mul_mul_8ns_15s_15_1_1' to 'parta1_5_mul_mul_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parta1_5_mac_muladd_8ns_15s_15ns_15_1_1' to 'parta1_5_mac_muladEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'parta1_5/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/nB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'parta1_5_mac_muladEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parta1_5_mul_64nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parta1_5_mul_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'parta1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 76.949 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'parta1_5_mul_64nsbkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 127.348 ; gain = 70.344
INFO: [SYSC 207-301] Generating SystemC RTL for parta1_5.
INFO: [VHDL 208-304] Generating VHDL RTL for parta1_5.
INFO: [VLOG 209-307] Generating Verilog RTL for parta1_5.
INFO: [HLS 200-112] Total elapsed time: 42.324 seconds; peak allocated memory: 76.949 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_6.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_5.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 103.703 ; gain = 46.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 103.703 ; gain = 46.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 105.000 ; gain = 47.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 105.277 ; gain = 48.098
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'for_c_col' (PartA/parta1_5.cpp:11) in function 'parta1_5' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'for_common' (PartA/parta1_5.cpp:15) in function 'parta1_5': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 126.457 ; gain = 69.277
INFO: [XFORM 203-541] Flattening a loop nest 'for_c_col' (PartA/parta1_5.cpp:11:4) in function 'parta1_5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'for_c_row' (PartA/parta1_5.cpp:8:3) in function 'parta1_5' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 126.457 ; gain = 69.277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parta1_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'for_c_col_for_common'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (PartA/parta1_5.cpp:16) of variable 'tmp_8', PartA/parta1_5.cpp:16 on array 'C' and 'load' operation ('C_load', PartA/parta1_5.cpp:16) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'store' operation of variable 'tmp_8' on array 'C' (combination delay: 9.06 ns) to honor II or Latency constraint in region 'for_c_col_for_common'.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_3', PartA/parta1_5.cpp:16) (3.36 ns)
	'add' operation ('tmp_10', PartA/parta1_5.cpp:16) (3.02 ns)
	'getelementptr' operation ('B_addr', PartA/parta1_5.cpp:16) (0 ns)
	'load' operation ('B_load', PartA/parta1_5.cpp:16) on array 'B' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.05 seconds; current allocated memory: 75.950 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 76.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parta1_5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'parta1_5_mac_muladd_8ns_15s_15ns_15_1_1' to 'parta1_5_mac_mulabkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'parta1_5/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/nB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'parta1_5_mac_mulabkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'parta1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 76.705 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 127.078 ; gain = 69.898
INFO: [SYSC 207-301] Generating SystemC RTL for parta1_5.
INFO: [VHDL 208-304] Generating VHDL RTL for parta1_5.
INFO: [VLOG 209-307] Generating Verilog RTL for parta1_5.
INFO: [HLS 200-112] Total elapsed time: 42.858 seconds; peak allocated memory: 76.705 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_6.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_5.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 103.859 ; gain = 46.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 103.859 ; gain = 46.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 104.867 ; gain = 47.422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 105.129 ; gain = 47.684
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'for_c_col' (PartA/parta1_5.cpp:11) in function 'parta1_5' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'for_common' (PartA/parta1_5.cpp:15) in function 'parta1_5': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 126.969 ; gain = 69.523
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'for_c_col' (PartA/parta1_5.cpp:11:4) in function 'parta1_5' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'for_c_row' (PartA/parta1_5.cpp:8:3) in function 'parta1_5' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 126.969 ; gain = 69.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parta1_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.34 seconds; current allocated memory: 75.993 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 76.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parta1_5' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'parta1_5/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/nB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'parta1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 76.648 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 126.969 ; gain = 69.523
INFO: [SYSC 207-301] Generating SystemC RTL for parta1_5.
INFO: [VHDL 208-304] Generating VHDL RTL for parta1_5.
INFO: [VLOG 209-307] Generating Verilog RTL for parta1_5.
INFO: [HLS 200-112] Total elapsed time: 41.607 seconds; peak allocated memory: 76.648 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_6.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_5.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 103.727 ; gain = 46.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 103.727 ; gain = 46.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 104.941 ; gain = 47.738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 105.195 ; gain = 47.992
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'for_c_col' (PartA/parta1_5.cpp:12) in function 'parta1_5' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'for_common' (PartA/parta1_5.cpp:16) in function 'parta1_5': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 126.379 ; gain = 69.176
INFO: [XFORM 203-541] Flattening a loop nest 'for_c_col' (PartA/parta1_5.cpp:12:4) in function 'parta1_5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'for_c_row' (PartA/parta1_5.cpp:8:3) in function 'parta1_5' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 126.379 ; gain = 69.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parta1_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'for_c_col_for_common'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (PartA/parta1_5.cpp:17) of variable 'tmp_8', PartA/parta1_5.cpp:17 on array 'C' and 'load' operation ('C_load', PartA/parta1_5.cpp:17) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'store' operation of variable 'tmp_8' on array 'C' (combination delay: 9.06 ns) to honor II or Latency constraint in region 'for_c_col_for_common'.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_3', PartA/parta1_5.cpp:17) (3.36 ns)
	'add' operation ('tmp_10', PartA/parta1_5.cpp:17) (3.02 ns)
	'getelementptr' operation ('B_addr', PartA/parta1_5.cpp:17) (0 ns)
	'load' operation ('B_load', PartA/parta1_5.cpp:17) on array 'B' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.882 seconds; current allocated memory: 75.971 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 76.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parta1_5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'parta1_5_mac_muladd_8ns_15s_15ns_15_1_1' to 'parta1_5_mac_mulabkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'parta1_5/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/nB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'parta1_5_mac_mulabkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'parta1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 76.732 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 127.074 ; gain = 69.871
INFO: [SYSC 207-301] Generating SystemC RTL for parta1_5.
INFO: [VHDL 208-304] Generating VHDL RTL for parta1_5.
INFO: [VLOG 209-307] Generating Verilog RTL for parta1_5.
INFO: [HLS 200-112] Total elapsed time: 42.273 seconds; peak allocated memory: 76.732 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_6.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_5.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 103.785 ; gain = 45.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 103.785 ; gain = 45.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 105.152 ; gain = 47.105
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 105.406 ; gain = 47.359
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'for_c_col' (PartA/parta1_5.cpp:12) in function 'parta1_5' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'for_common' (PartA/parta1_5.cpp:16) in function 'parta1_5': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 126.492 ; gain = 68.445
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'for_c_col' (PartA/parta1_5.cpp:12:4) in function 'parta1_5' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'for_c_row' (PartA/parta1_5.cpp:8:3) in function 'parta1_5' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 126.492 ; gain = 68.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parta1_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.974 seconds; current allocated memory: 75.993 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 76.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parta1_5' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'parta1_5/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/nB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'parta1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 76.646 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 126.770 ; gain = 68.723
INFO: [SYSC 207-301] Generating SystemC RTL for parta1_5.
INFO: [VHDL 208-304] Generating VHDL RTL for parta1_5.
INFO: [VLOG 209-307] Generating Verilog RTL for parta1_5.
INFO: [HLS 200-112] Total elapsed time: 40.351 seconds; peak allocated memory: 76.646 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_6.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_5.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 103.809 ; gain = 46.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 103.809 ; gain = 46.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 105.117 ; gain = 47.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 105.117 ; gain = 47.691
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 126.914 ; gain = 69.488
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'for_c_col' (PartA/parta1_5.cpp:12:4) in function 'parta1_5' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'for_c_row' (PartA/parta1_5.cpp:8:3) in function 'parta1_5' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 126.914 ; gain = 69.488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parta1_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'for_common'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (PartA/parta1_5.cpp:17) of variable 'tmp_8', PartA/parta1_5.cpp:17 on array 'C' and 'load' operation ('C_load', PartA/parta1_5.cpp:17) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'store' operation of variable 'tmp_8' on array 'C' (combination delay: 9.06 ns) to honor II or Latency constraint in region 'for_common'.
WARNING: [SCHED 204-21] Estimated clock period (9.06ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', PartA/parta1_5.cpp:17) on array 'C' (3.25 ns)
	'add' operation ('tmp_8', PartA/parta1_5.cpp:17) (2.55 ns)
	'store' operation (PartA/parta1_5.cpp:17) of variable 'tmp_8', PartA/parta1_5.cpp:17 on array 'C' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.193 seconds; current allocated memory: 76.018 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 76.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parta1_5' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'parta1_5/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/nB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'parta1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 76.746 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 127.195 ; gain = 69.770
INFO: [SYSC 207-301] Generating SystemC RTL for parta1_5.
INFO: [VHDL 208-304] Generating VHDL RTL for parta1_5.
INFO: [VLOG 209-307] Generating Verilog RTL for parta1_5.
INFO: [HLS 200-112] Total elapsed time: 41.547 seconds; peak allocated memory: 76.746 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_6.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_5.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 103.539 ; gain = 46.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 103.539 ; gain = 46.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 105.008 ; gain = 47.824
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 105.262 ; gain = 48.078
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'for_c_col' (PartA/parta1_5.cpp:13) in function 'parta1_5' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'for_common' (PartA/parta1_5.cpp:16) in function 'parta1_5': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-124] Array  'B': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 127.023 ; gain = 69.840
INFO: [XFORM 203-541] Flattening a loop nest 'for_c_col' (PartA/parta1_5.cpp:13:4) in function 'parta1_5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'for_c_row' (PartA/parta1_5.cpp:9:3) in function 'parta1_5' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 127.023 ; gain = 69.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parta1_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'for_c_col_for_common'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (PartA/parta1_5.cpp:17) of variable 'tmp_8', PartA/parta1_5.cpp:17 on array 'C' and 'load' operation ('C_load', PartA/parta1_5.cpp:17) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'store' operation of variable 'tmp_8' on array 'C' (combination delay: 9.06 ns) to honor II or Latency constraint in region 'for_c_col_for_common'.
WARNING: [SCHED 204-21] Estimated clock period (9.06ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', PartA/parta1_5.cpp:17) on array 'C' (3.25 ns)
	'add' operation ('tmp_8', PartA/parta1_5.cpp:17) (2.55 ns)
	'store' operation (PartA/parta1_5.cpp:17) of variable 'tmp_8', PartA/parta1_5.cpp:17 on array 'C' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.358 seconds; current allocated memory: 76.105 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 76.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/B' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parta1_5' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'parta1_5/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/nB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'parta1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 76.844 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 127.023 ; gain = 69.840
INFO: [SYSC 207-301] Generating SystemC RTL for parta1_5.
INFO: [VHDL 208-304] Generating VHDL RTL for parta1_5.
INFO: [VLOG 209-307] Generating Verilog RTL for parta1_5.
INFO: [HLS 200-112] Total elapsed time: 50.35 seconds; peak allocated memory: 76.844 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_6.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_5.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 103.703 ; gain = 46.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 103.703 ; gain = 46.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 105.219 ; gain = 47.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 105.473 ; gain = 47.953
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'for_c_col' (PartA/parta1_5.cpp:12) in function 'parta1_5' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'for_common' (PartA/parta1_5.cpp:15) in function 'parta1_5': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 127.117 ; gain = 69.598
INFO: [XFORM 203-541] Flattening a loop nest 'for_c_col' (PartA/parta1_5.cpp:12:4) in function 'parta1_5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'for_c_row' (PartA/parta1_5.cpp:8:3) in function 'parta1_5' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 127.117 ; gain = 69.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parta1_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'for_c_col_for_common'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (PartA/parta1_5.cpp:17) of variable 'tmp_8', PartA/parta1_5.cpp:17 on array 'C' and 'load' operation ('C_load', PartA/parta1_5.cpp:17) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'store' operation of variable 'tmp_8' on array 'C' (combination delay: 9.06 ns) to honor II or Latency constraint in region 'for_c_col_for_common'.
WARNING: [SCHED 204-21] Estimated clock period (9.06ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', PartA/parta1_5.cpp:17) on array 'C' (3.25 ns)
	'add' operation ('tmp_8', PartA/parta1_5.cpp:17) (2.55 ns)
	'store' operation (PartA/parta1_5.cpp:17) of variable 'tmp_8', PartA/parta1_5.cpp:17 on array 'C' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.238 seconds; current allocated memory: 76.013 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 76.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parta1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_5/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parta1_5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'parta1_5_mul_mul_8ns_15s_15_1_1' to 'parta1_5_mul_mul_bkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'parta1_5/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_5/nB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'parta1_5_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'parta1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 76.816 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 127.371 ; gain = 69.852
INFO: [SYSC 207-301] Generating SystemC RTL for parta1_5.
INFO: [VHDL 208-304] Generating VHDL RTL for parta1_5.
INFO: [VLOG 209-307] Generating Verilog RTL for parta1_5.
INFO: [HLS 200-112] Total elapsed time: 47.544 seconds; peak allocated memory: 76.816 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
