// Seed: 3861789814
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wor id_7 = id_6 * {id_5, id_4};
  assign id_3 = 1;
  wire id_8;
  assign id_7 = 1;
  assign id_6 = 1;
  wire id_9;
  wire id_10;
  byte id_11 (
      .id_0(id_7),
      .id_1(id_2),
      .id_2(1 - id_7)
  );
  wire id_12;
  wor  id_13 = 1;
  wire id_14 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    output supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input tri id_7,
    input tri id_8,
    output tri0 id_9,
    input tri1 id_10,
    input tri0 id_11
);
  tri0 id_13;
  assign id_13 = id_4 ^ 1;
  supply1 id_14 = 1;
  always @(1 or posedge 1) begin
    if (id_11) begin
      $display(id_8, id_13);
    end
  end
  module_0(
      id_14, id_14, id_14, id_14, id_14, id_14
  );
endmodule
