{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693759296005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693759296005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 03 13:41:35 2023 " "Processing started: Sun Sep 03 13:41:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693759296005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693759296005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693759296005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693759296377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693759296377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "i_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/i_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693759303690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693759303690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693759303691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693759303691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693759303693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693759303693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693759303694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693759303694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensorsinal.v 1 1 " "Found 1 design units, including 1 entities, in source file extensorsinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtensorSinal " "Found entity 1: ExtensorSinal" {  } { { "ExtensorSinal.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ExtensorSinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693759303695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693759303695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_32bits " "Found entity 1: Mux2x1_32bits" {  } { { "Mux2x1_32bits.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Mux2x1_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693759303696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693759303696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_5bits " "Found entity 1: Mux2x1_5bits" {  } { { "Mux2x1_5bits.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Mux2x1_5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693759303698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693759303698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorpc.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorPC " "Found entity 1: RegistradorPC" {  } { { "RegistradorPC.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/RegistradorPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693759303699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693759303699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_soma4.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_soma4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Soma4 " "Found entity 1: PC_Soma4" {  } { { "PC_Soma4.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/PC_Soma4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693759303700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693759303700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_somadesvio.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_somadesvio.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_SomaDesvio " "Found entity 1: PC_SomaDesvio" {  } { { "PC_SomaDesvio.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/PC_SomaDesvio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693759303702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693759303702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693759303703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693759303703 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Top_Level.v(77) " "Verilog HDL Module Instantiation warning at Top_Level.v(77): ignored dangling comma in List of Port Connections" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 77 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693759303706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Level " "Found entity 1: Top_Level" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693759303706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693759303706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Level " "Elaborating entity \"Top_Level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693759303736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Soma4 PC_Soma4:u_PC_Soma4 " "Elaborating entity \"PC_Soma4\" for hierarchy \"PC_Soma4:u_PC_Soma4\"" {  } { { "Top_Level.v" "u_PC_Soma4" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693759303746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorPC RegistradorPC:u_RegistradorPC " "Elaborating entity \"RegistradorPC\" for hierarchy \"RegistradorPC:u_RegistradorPC\"" {  } { { "Top_Level.v" "u_RegistradorPC" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693759303747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:u_i_mem " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:u_i_mem\"" {  } { { "Top_Level.v" "u_i_mem" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693759303749 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "62 0 31 i_mem.v(12) " "Verilog HDL warning at i_mem.v(12): number of words (62) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "i_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/i_mem.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1693759303749 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(1) " "Verilog HDL assignment warning at instruction.list(1): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303749 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(2) " "Verilog HDL assignment warning at instruction.list(2): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303750 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(3) " "Verilog HDL assignment warning at instruction.list(3): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303750 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(4) " "Verilog HDL assignment warning at instruction.list(4): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303750 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(5) " "Verilog HDL assignment warning at instruction.list(5): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303750 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(6) " "Verilog HDL assignment warning at instruction.list(6): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303750 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(7) " "Verilog HDL assignment warning at instruction.list(7): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303750 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(8) " "Verilog HDL assignment warning at instruction.list(8): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303750 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(9) " "Verilog HDL assignment warning at instruction.list(9): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303750 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(10) " "Verilog HDL assignment warning at instruction.list(10): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303750 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(11) " "Verilog HDL assignment warning at instruction.list(11): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303750 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(12) " "Verilog HDL assignment warning at instruction.list(12): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303750 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(13) " "Verilog HDL assignment warning at instruction.list(13): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303750 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(14) " "Verilog HDL assignment warning at instruction.list(14): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303750 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(15) " "Verilog HDL assignment warning at instruction.list(15): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303750 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(16) " "Verilog HDL assignment warning at instruction.list(16): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303750 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(17) " "Verilog HDL assignment warning at instruction.list(17): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303750 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(18) " "Verilog HDL assignment warning at instruction.list(18): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303750 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(19) " "Verilog HDL assignment warning at instruction.list(19): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303750 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(20) " "Verilog HDL assignment warning at instruction.list(20): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303750 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(21) " "Verilog HDL assignment warning at instruction.list(21): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303750 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(22) " "Verilog HDL assignment warning at instruction.list(22): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303751 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(23) " "Verilog HDL assignment warning at instruction.list(23): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303751 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(24) " "Verilog HDL assignment warning at instruction.list(24): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303751 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(25) " "Verilog HDL assignment warning at instruction.list(25): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303751 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(26) " "Verilog HDL assignment warning at instruction.list(26): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303751 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(27) " "Verilog HDL assignment warning at instruction.list(27): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303751 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(28) " "Verilog HDL assignment warning at instruction.list(28): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303751 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(29) " "Verilog HDL assignment warning at instruction.list(29): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303751 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(30) " "Verilog HDL assignment warning at instruction.list(30): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303751 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(31) " "Verilog HDL assignment warning at instruction.list(31): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303751 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(32) " "Verilog HDL assignment warning at instruction.list(32): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693759303751 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 i_mem.v(8) " "Net \"mem.data_a\" at i_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/i_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693759303752 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 i_mem.v(8) " "Net \"mem.waddr_a\" at i_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/i_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693759303752 "|Top_Level|i_mem:u_i_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 i_mem.v(8) " "Net \"mem.we_a\" at i_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/i_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693759303752 "|Top_Level|i_mem:u_i_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:u_control " "Elaborating entity \"control\" for hierarchy \"control:u_control\"" {  } { { "Top_Level.v" "u_control" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693759303756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_5bits Mux2x1_5bits:u_Mux2x1_5bits " "Elaborating entity \"Mux2x1_5bits\" for hierarchy \"Mux2x1_5bits:u_Mux2x1_5bits\"" {  } { { "Top_Level.v" "u_Mux2x1_5bits" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693759303757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:u_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:u_regfile\"" {  } { { "Top_Level.v" "u_regfile" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693759303760 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regMem regfile.v(15) " "Verilog HDL warning at regfile.v(15): initial value for variable regMem should be constant" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 15 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1693759303761 "|Top_Level|regfile:u_regfile"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(21) " "Verilog HDL Always Construct warning at regfile.v(21): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693759303769 "|Top_Level|regfile:u_regfile"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "i_mem:u_i_mem\|mem " "RAM logic \"i_mem:u_i_mem\|mem\" is uninferred due to inappropriate RAM size" {  } { { "i_mem.v" "mem" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/i_mem.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1693759304170 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1693759304170 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[0\] GND " "Pin \"Y\[0\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|Y[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[1\] GND " "Pin \"Y\[1\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|Y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Soma4_Y\[0\] GND " "Pin \"Soma4_Y\[0\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|Soma4_Y[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Soma4_Y\[1\] GND " "Pin \"Soma4_Y\[1\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|Soma4_Y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[1\] GND " "Pin \"i_out\[1\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[2\] GND " "Pin \"i_out\[2\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[3\] GND " "Pin \"i_out\[3\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[5\] GND " "Pin \"i_out\[5\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[6\] GND " "Pin \"i_out\[6\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[7\] GND " "Pin \"i_out\[7\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[9\] GND " "Pin \"i_out\[9\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[10\] GND " "Pin \"i_out\[10\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[11\] GND " "Pin \"i_out\[11\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[13\] GND " "Pin \"i_out\[13\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[14\] GND " "Pin \"i_out\[14\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[15\] GND " "Pin \"i_out\[15\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[17\] GND " "Pin \"i_out\[17\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[18\] GND " "Pin \"i_out\[18\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[19\] GND " "Pin \"i_out\[19\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[21\] GND " "Pin \"i_out\[21\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[22\] GND " "Pin \"i_out\[22\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[23\] GND " "Pin \"i_out\[23\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[25\] GND " "Pin \"i_out\[25\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[26\] GND " "Pin \"i_out\[26\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[27\] GND " "Pin \"i_out\[27\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[29\] GND " "Pin \"i_out\[29\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[30\] GND " "Pin \"i_out\[30\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_out\[31\] GND " "Pin \"i_out\[31\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|i_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_mem_write GND " "Pin \"o_mem_write\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|o_mem_write"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_branch_bne GND " "Pin \"o_branch_bne\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|o_branch_bne"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_jump GND " "Pin \"o_jump\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|o_jump"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_alu_src GND " "Pin \"o_alu_src\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|o_alu_src"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mux_5bits_Y\[0\] GND " "Pin \"Mux_5bits_Y\[0\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|Mux_5bits_Y[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mux_5bits_Y\[2\] GND " "Pin \"Mux_5bits_Y\[2\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|Mux_5bits_Y[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mux_5bits_Y\[3\] GND " "Pin \"Mux_5bits_Y\[3\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|Mux_5bits_Y[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mux_5bits_Y\[4\] GND " "Pin \"Mux_5bits_Y\[4\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|Mux_5bits_Y[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[0\] GND " "Pin \"ReadData1\[0\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[1\] GND " "Pin \"ReadData1\[1\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[2\] GND " "Pin \"ReadData1\[2\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[3\] GND " "Pin \"ReadData1\[3\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[4\] GND " "Pin \"ReadData1\[4\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[5\] GND " "Pin \"ReadData1\[5\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[6\] GND " "Pin \"ReadData1\[6\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[7\] GND " "Pin \"ReadData1\[7\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[8\] GND " "Pin \"ReadData1\[8\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[9\] GND " "Pin \"ReadData1\[9\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[10\] GND " "Pin \"ReadData1\[10\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[11\] GND " "Pin \"ReadData1\[11\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[12\] GND " "Pin \"ReadData1\[12\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[13\] GND " "Pin \"ReadData1\[13\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[14\] GND " "Pin \"ReadData1\[14\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[15\] GND " "Pin \"ReadData1\[15\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[16\] GND " "Pin \"ReadData1\[16\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[17\] GND " "Pin \"ReadData1\[17\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[18\] GND " "Pin \"ReadData1\[18\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[19\] GND " "Pin \"ReadData1\[19\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[20\] GND " "Pin \"ReadData1\[20\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[21\] GND " "Pin \"ReadData1\[21\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[22\] GND " "Pin \"ReadData1\[22\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[23\] GND " "Pin \"ReadData1\[23\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[24\] GND " "Pin \"ReadData1\[24\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[25\] GND " "Pin \"ReadData1\[25\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[26\] GND " "Pin \"ReadData1\[26\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[27\] GND " "Pin \"ReadData1\[27\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[28\] GND " "Pin \"ReadData1\[28\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[29\] GND " "Pin \"ReadData1\[29\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[30\] GND " "Pin \"ReadData1\[30\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[31\] GND " "Pin \"ReadData1\[31\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[0\] GND " "Pin \"ReadData2\[0\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[1\] GND " "Pin \"ReadData2\[1\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[2\] GND " "Pin \"ReadData2\[2\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[3\] GND " "Pin \"ReadData2\[3\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[4\] GND " "Pin \"ReadData2\[4\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[5\] GND " "Pin \"ReadData2\[5\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[6\] GND " "Pin \"ReadData2\[6\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[7\] GND " "Pin \"ReadData2\[7\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[8\] GND " "Pin \"ReadData2\[8\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[9\] GND " "Pin \"ReadData2\[9\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[10\] GND " "Pin \"ReadData2\[10\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[11\] GND " "Pin \"ReadData2\[11\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[12\] GND " "Pin \"ReadData2\[12\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[13\] GND " "Pin \"ReadData2\[13\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[14\] GND " "Pin \"ReadData2\[14\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[15\] GND " "Pin \"ReadData2\[15\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[16\] GND " "Pin \"ReadData2\[16\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[17\] GND " "Pin \"ReadData2\[17\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[18\] GND " "Pin \"ReadData2\[18\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[19\] GND " "Pin \"ReadData2\[19\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[20\] GND " "Pin \"ReadData2\[20\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[21\] GND " "Pin \"ReadData2\[21\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[22\] GND " "Pin \"ReadData2\[22\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[23\] GND " "Pin \"ReadData2\[23\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[24\] GND " "Pin \"ReadData2\[24\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[25\] GND " "Pin \"ReadData2\[25\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[26\] GND " "Pin \"ReadData2\[26\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[27\] GND " "Pin \"ReadData2\[27\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[28\] GND " "Pin \"ReadData2\[28\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[29\] GND " "Pin \"ReadData2\[29\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[30\] GND " "Pin \"ReadData2\[30\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[31\] GND " "Pin \"ReadData2\[31\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693759304341 "|Top_Level|ReadData2[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693759304341 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693759304412 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "832 " "832 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1693759304549 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693759304653 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693759304653 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "33 " "Design contains 33 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[0\] " "No output dependent on input pin \"WriteData\[0\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|Reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[1\] " "No output dependent on input pin \"WriteData\[1\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[2\] " "No output dependent on input pin \"WriteData\[2\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[3\] " "No output dependent on input pin \"WriteData\[3\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[4\] " "No output dependent on input pin \"WriteData\[4\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[5\] " "No output dependent on input pin \"WriteData\[5\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[6\] " "No output dependent on input pin \"WriteData\[6\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[7\] " "No output dependent on input pin \"WriteData\[7\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[8\] " "No output dependent on input pin \"WriteData\[8\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[9\] " "No output dependent on input pin \"WriteData\[9\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[10\] " "No output dependent on input pin \"WriteData\[10\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[11\] " "No output dependent on input pin \"WriteData\[11\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[12\] " "No output dependent on input pin \"WriteData\[12\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[13\] " "No output dependent on input pin \"WriteData\[13\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[14\] " "No output dependent on input pin \"WriteData\[14\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[15\] " "No output dependent on input pin \"WriteData\[15\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[16\] " "No output dependent on input pin \"WriteData\[16\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[17\] " "No output dependent on input pin \"WriteData\[17\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[18\] " "No output dependent on input pin \"WriteData\[18\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[19\] " "No output dependent on input pin \"WriteData\[19\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[20\] " "No output dependent on input pin \"WriteData\[20\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[21\] " "No output dependent on input pin \"WriteData\[21\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[22\] " "No output dependent on input pin \"WriteData\[22\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[23\] " "No output dependent on input pin \"WriteData\[23\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[24\] " "No output dependent on input pin \"WriteData\[24\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[25\] " "No output dependent on input pin \"WriteData\[25\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[26\] " "No output dependent on input pin \"WriteData\[26\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[27\] " "No output dependent on input pin \"WriteData\[27\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[28\] " "No output dependent on input pin \"WriteData\[28\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[29\] " "No output dependent on input pin \"WriteData\[29\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[30\] " "No output dependent on input pin \"WriteData\[30\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[31\] " "No output dependent on input pin \"WriteData\[31\]\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693759304695 "|Top_Level|WriteData[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1693759304695 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "276 " "Implemented 276 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693759304697 ""} { "Info" "ICUT_CUT_TM_OPINS" "173 " "Implemented 173 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693759304697 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693759304697 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693759304697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 175 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 175 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693759304714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 03 13:41:44 2023 " "Processing ended: Sun Sep 03 13:41:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693759304714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693759304714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693759304714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693759304714 ""}
