// Seed: 3594582207
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input id_7,
    output supply1 id_8
);
  logic id_9, id_10;
  assign id_8[1'd0] = 1'b0;
  logic id_11, id_12;
endmodule
