Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Jul 26 13:21:03 2023
| Host         : cadence28 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.615        0.000                      0                 1026        0.061        0.000                      0                 1026        3.000        0.000                       0                   695  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100MHz_clk_wiz_0        3.400        0.000                      0                  488        0.122        0.000                      0                  488        4.500        0.000                       0                   326  
  clk40MHz_clk_wiz_0        16.955        0.000                      0                  488        0.061        0.000                      0                  488       11.520        0.000                       0                   365  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk40MHz_clk_wiz_0   clk100MHz_clk_wiz_0        1.840        0.000                      0                   37        0.133        0.000                      0                   37  
clk100MHz_clk_wiz_0  clk40MHz_clk_wiz_0         1.615        0.000                      0                   47        0.230        0.000                      0                   47  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk100MHz_clk_wiz_0                       
(none)               clk40MHz_clk_wiz_0                        
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk100MHz_clk_wiz_0  
(none)                                    clk40MHz_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 2.290ns (38.781%)  route 3.615ns (61.219%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.615    -0.897    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y24          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           0.738     0.297    u_top_vga/u_MouseCtl/Q[4]
    SLICE_X4Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.421 r  u_top_vga/u_MouseCtl/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    u_top_vga/u_MouseCtl/i__carry_i_6_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.193 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.600     1.793    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_0[0]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.299     2.092 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     2.092    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.493 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.493    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.607 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.407     4.014    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.138 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.870     5.008    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.438     8.443    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[0]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X12Y28         FDSE (Setup_fdse_C_S)       -0.524     8.408    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 2.290ns (38.781%)  route 3.615ns (61.219%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.615    -0.897    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y24          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           0.738     0.297    u_top_vga/u_MouseCtl/Q[4]
    SLICE_X4Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.421 r  u_top_vga/u_MouseCtl/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    u_top_vga/u_MouseCtl/i__carry_i_6_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.193 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.600     1.793    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_0[0]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.299     2.092 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     2.092    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.493 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.493    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.607 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.407     4.014    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.138 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.870     5.008    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.438     8.443    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X12Y28         FDSE (Setup_fdse_C_S)       -0.524     8.408    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 2.290ns (38.781%)  route 3.615ns (61.219%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.615    -0.897    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y24          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           0.738     0.297    u_top_vga/u_MouseCtl/Q[4]
    SLICE_X4Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.421 r  u_top_vga/u_MouseCtl/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    u_top_vga/u_MouseCtl/i__carry_i_6_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.193 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.600     1.793    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_0[0]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.299     2.092 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     2.092    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.493 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.493    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.607 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.407     4.014    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.138 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.870     5.008    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.438     8.443    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X12Y28         FDSE (Setup_fdse_C_S)       -0.524     8.408    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 2.290ns (38.781%)  route 3.615ns (61.219%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.615    -0.897    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y24          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           0.738     0.297    u_top_vga/u_MouseCtl/Q[4]
    SLICE_X4Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.421 r  u_top_vga/u_MouseCtl/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    u_top_vga/u_MouseCtl/i__carry_i_6_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.193 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.600     1.793    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_0[0]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.299     2.092 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     2.092    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.493 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.493    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.607 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.407     4.014    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.138 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.870     5.008    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.438     8.443    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X12Y28         FDSE (Setup_fdse_C_S)       -0.524     8.408    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 2.290ns (38.781%)  route 3.615ns (61.219%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.615    -0.897    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y24          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           0.738     0.297    u_top_vga/u_MouseCtl/Q[4]
    SLICE_X4Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.421 r  u_top_vga/u_MouseCtl/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    u_top_vga/u_MouseCtl/i__carry_i_6_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.193 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.600     1.793    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_0[0]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.299     2.092 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     2.092    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.493 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.493    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.607 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.407     4.014    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.138 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.870     5.008    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.438     8.443    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[2]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X12Y28         FDSE (Setup_fdse_C_S)       -0.524     8.408    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 2.290ns (38.781%)  route 3.615ns (61.219%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.615    -0.897    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y24          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           0.738     0.297    u_top_vga/u_MouseCtl/Q[4]
    SLICE_X4Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.421 r  u_top_vga/u_MouseCtl/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    u_top_vga/u_MouseCtl/i__carry_i_6_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.193 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.600     1.793    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_0[0]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.299     2.092 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     2.092    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.493 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.493    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.607 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.407     4.014    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.138 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.870     5.008    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.438     8.443    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X12Y28         FDSE (Setup_fdse_C_S)       -0.524     8.408    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 2.290ns (38.781%)  route 3.615ns (61.219%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.615    -0.897    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y24          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           0.738     0.297    u_top_vga/u_MouseCtl/Q[4]
    SLICE_X4Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.421 r  u_top_vga/u_MouseCtl/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    u_top_vga/u_MouseCtl/i__carry_i_6_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.193 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.600     1.793    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_0[0]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.299     2.092 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     2.092    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.493 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.493    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.607 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.407     4.014    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.138 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.870     5.008    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.438     8.443    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X12Y28         FDSE (Setup_fdse_C_S)       -0.524     8.408    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 2.290ns (38.781%)  route 3.615ns (61.219%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.615    -0.897    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y24          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           0.738     0.297    u_top_vga/u_MouseCtl/Q[4]
    SLICE_X4Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.421 r  u_top_vga/u_MouseCtl/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    u_top_vga/u_MouseCtl/i__carry_i_6_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.193 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.600     1.793    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_0[0]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.299     2.092 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     2.092    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.493 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.493    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.607 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.407     4.014    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.138 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.870     5.008    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.438     8.443    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[9]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X12Y28         FDSE (Setup_fdse_C_S)       -0.524     8.408    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 2.290ns (39.711%)  route 3.477ns (60.289%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.615    -0.897    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y24          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           0.738     0.297    u_top_vga/u_MouseCtl/Q[4]
    SLICE_X4Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.421 r  u_top_vga/u_MouseCtl/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    u_top_vga/u_MouseCtl/i__carry_i_6_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.193 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.600     1.793    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_0[0]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.299     2.092 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     2.092    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.493 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.493    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.607 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.407     4.014    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.138 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.732     4.870    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X12Y27         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.436     8.441    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y27         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[4]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X12Y27         FDSE (Setup_fdse_C_S)       -0.524     8.406    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                          8.406    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 2.290ns (39.711%)  route 3.477ns (60.289%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.615    -0.897    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y24          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           0.738     0.297    u_top_vga/u_MouseCtl/Q[4]
    SLICE_X4Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.421 r  u_top_vga/u_MouseCtl/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.421    u_top_vga/u_MouseCtl/i__carry_i_6_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.971 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.193 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.600     1.793    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_0[0]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.299     2.092 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     2.092    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.493 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.493    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.607 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.407     4.014    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.138 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.732     4.870    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X12Y27         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.436     8.441    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y27         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X12Y27         FDSE (Setup_fdse_C_S)       -0.524     8.406    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                          8.406    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                  3.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0_clk_wiz/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk_wiz_0_clk_wiz/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0_clk_wiz/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/tx_parity_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.587    -0.594    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X7Y32          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/tx_parity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/tx_parity_reg/Q
                         net (fo=1, routed)           0.089    -0.364    u_top_vga/u_MouseCtl/Inst_Ps2Interface/tx_parity
    SLICE_X6Y32          LUT3 (Prop_lut3_I0_O)        0.049    -0.315 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.315    u_top_vga/u_MouseCtl/Inst_Ps2Interface/p_1_in[9]
    SLICE_X6Y32          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.856    -0.834    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X6Y32          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[9]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.131    -0.450    u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[9]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.592    -0.589    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y37          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=9, routed)           0.101    -0.347    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    u_top_vga/u_MouseCtl/Inst_Ps2Interface/plusOp__0[5]
    SLICE_X2Y37          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.862    -0.828    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X2Y37          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.120    -0.456    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.341%)  route 0.072ns (25.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.587    -0.594    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X6Y32          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.072    -0.358    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X7Y32          LUT5 (Prop_lut5_I3_O)        0.045    -0.313 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.313    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_i_1_n_0
    SLICE_X7Y32          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.856    -0.834    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X7Y32          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_reg/C
                         clock pessimism              0.252    -0.581    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.092    -0.489    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.591    -0.590    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X0Y36          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.095    -0.354    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.045    -0.309 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000    -0.309    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.861    -0.829    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y36          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                         clock pessimism              0.251    -0.577    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.092    -0.485    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0_clk_wiz/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    u_clk_wiz_0_clk_wiz/seq_reg1[6]
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0_clk_wiz/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.041    u_clk_wiz_0_clk_wiz/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.591    -0.590    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y36          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.127    -0.322    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X1Y36          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.861    -0.829    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y36          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism              0.238    -0.590    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.075    -0.515    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.588    -0.593    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X7Y33          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.128    -0.325    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean
    SLICE_X7Y33          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.857    -0.833    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X7Y33          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism              0.239    -0.593    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.075    -0.518    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.307%)  route 0.150ns (44.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.587    -0.594    u_top_vga/u_MouseCtl/CLK
    SLICE_X3Y30          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.150    -0.303    u_top_vga/u_MouseCtl/Inst_Ps2Interface/Q[6]
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.045    -0.258 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_32
    SLICE_X2Y30          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.856    -0.834    u_top_vga/u_MouseCtl/CLK
    SLICE_X2Y30          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.121    -0.460    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.421%)  route 0.132ns (44.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.587    -0.594    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X6Y32          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[8]/Q
                         net (fo=3, routed)           0.132    -0.298    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[7]
    SLICE_X7Y31          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.855    -0.835    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X7Y31          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[7]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.078    -0.503    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk_wiz_0_clk_wiz/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      u_clk_wiz_0_clk_wiz/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.955ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 2.578ns (32.251%)  route 5.416ns (67.749%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.560    -0.952    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X10Y17         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.478    -0.474 r  u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[1]/Q
                         net (fo=24, routed)          1.354     0.881    u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[10]_0[1]
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.295     1.176 r  u_top_vga/u_vga_timing/rgb_nxt3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.176    u_top_vga/u_draw_bg/S[1]
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.709 r  u_top_vga/u_draw_bg/rgb_nxt3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.709    u_top_vga/u_draw_bg/rgb_nxt3_carry_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.948 r  u_top_vga/u_draw_bg/rgb_nxt3_carry__0/O[2]
                         net (fo=8, routed)           0.975     2.923    u_top_vga/u_draw_bg/rgb_nxt3_carry__0_n_5
    SLICE_X13Y14         LUT4 (Prop_lut4_I0_O)        0.329     3.252 f  u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_41/O
                         net (fo=2, routed)           0.684     3.937    u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_41_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I0_O)        0.332     4.269 f  u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_11/O
                         net (fo=1, routed)           0.715     4.984    u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_11_n_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I2_O)        0.124     5.108 f  u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_4/O
                         net (fo=2, routed)           0.948     6.056    u_top_vga/u_vga_timing/bg_if_out\\.rgb_reg[6]
    SLICE_X13Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.180 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_3/O
                         net (fo=2, routed)           0.738     6.918    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_3_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.042 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_2/O
                         net (fo=1, routed)           0.000     7.042    u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[11]_0
    SLICE_X14Y20         FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.439    23.444    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X14Y20         FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[11]/C
                         clock pessimism              0.564    24.007    
                         clock uncertainty           -0.087    23.920    
    SLICE_X14Y20         FDRE (Setup_fdre_C_D)        0.077    23.997    u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         23.997    
                         arrival time                          -7.042    
  -------------------------------------------------------------------
                         slack                                 16.955    

Slack (MET) :             16.970ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.020ns  (logic 2.604ns (32.471%)  route 5.416ns (67.529%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.560    -0.952    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X10Y17         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.478    -0.474 r  u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[1]/Q
                         net (fo=24, routed)          1.354     0.881    u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[10]_0[1]
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.295     1.176 r  u_top_vga/u_vga_timing/rgb_nxt3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.176    u_top_vga/u_draw_bg/S[1]
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.709 r  u_top_vga/u_draw_bg/rgb_nxt3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.709    u_top_vga/u_draw_bg/rgb_nxt3_carry_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.948 f  u_top_vga/u_draw_bg/rgb_nxt3_carry__0/O[2]
                         net (fo=8, routed)           0.975     2.923    u_top_vga/u_draw_bg/rgb_nxt3_carry__0_n_5
    SLICE_X13Y14         LUT4 (Prop_lut4_I0_O)        0.329     3.252 r  u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_41/O
                         net (fo=2, routed)           0.684     3.937    u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_41_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I0_O)        0.332     4.269 r  u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_11/O
                         net (fo=1, routed)           0.715     4.984    u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_11_n_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I2_O)        0.124     5.108 r  u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_4/O
                         net (fo=2, routed)           0.948     6.056    u_top_vga/u_vga_timing/bg_if_out\\.rgb_reg[6]
    SLICE_X13Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.180 f  u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_3/O
                         net (fo=2, routed)           0.738     6.918    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_3_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I4_O)        0.150     7.068 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[6]_i_1/O
                         net (fo=1, routed)           0.000     7.068    u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[6]_1
    SLICE_X14Y20         FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.439    23.444    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X14Y20         FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[6]/C
                         clock pessimism              0.564    24.007    
                         clock uncertainty           -0.087    23.920    
    SLICE_X14Y20         FDRE (Setup_fdre_C_D)        0.118    24.038    u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         24.038    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                 16.970    

Slack (MET) :             17.093ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.854ns  (logic 2.604ns (33.156%)  route 5.250ns (66.844%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.560    -0.952    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X10Y17         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.478    -0.474 r  u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[1]/Q
                         net (fo=24, routed)          1.354     0.881    u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[10]_0[1]
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.295     1.176 r  u_top_vga/u_vga_timing/rgb_nxt3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.176    u_top_vga/u_draw_bg/S[1]
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.709 r  u_top_vga/u_draw_bg/rgb_nxt3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.709    u_top_vga/u_draw_bg/rgb_nxt3_carry_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.948 r  u_top_vga/u_draw_bg/rgb_nxt3_carry__0/O[2]
                         net (fo=8, routed)           0.975     2.923    u_top_vga/u_draw_bg/rgb_nxt3_carry__0_n_5
    SLICE_X13Y14         LUT4 (Prop_lut4_I0_O)        0.329     3.252 f  u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_41/O
                         net (fo=2, routed)           0.684     3.937    u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_41_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I0_O)        0.332     4.269 f  u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_11/O
                         net (fo=1, routed)           0.715     4.984    u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_11_n_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I2_O)        0.124     5.108 f  u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_4/O
                         net (fo=2, routed)           0.949     6.057    u_top_vga/u_vga_timing/bg_if_out\\.rgb_reg[6]
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.181 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[3]_i_2/O
                         net (fo=1, routed)           0.571     6.752    u_top_vga/u_vga_timing/bg_if_out\\.rgb[3]_i_2_n_0
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.150     6.902 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[3]_i_1/O
                         net (fo=1, routed)           0.000     6.902    u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[3]_0
    SLICE_X13Y19         FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.439    23.444    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X13Y19         FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[3]/C
                         clock pessimism              0.564    24.007    
                         clock uncertainty           -0.087    23.920    
    SLICE_X13Y19         FDRE (Setup_fdre_C_D)        0.075    23.995    u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         23.995    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                 17.093    

Slack (MET) :             18.050ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.602ns  (logic 1.399ns (21.192%)  route 5.203ns (78.808%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 23.438 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X10Y20         FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.478    -0.478 f  u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[6]/Q
                         net (fo=7, routed)           1.315     0.837    u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[10]_0[6]
    SLICE_X8Y17          LUT4 (Prop_lut4_I3_O)        0.317     1.154 r  u_top_vga/u_draw_rect/out\\.rgb[8]_i_7/O
                         net (fo=1, routed)           0.452     1.606    u_top_vga/u_draw_rect/out\\.rgb[8]_i_7_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I5_O)        0.328     1.934 r  u_top_vga/u_draw_rect/out\\.rgb[8]_i_5/O
                         net (fo=1, routed)           1.032     2.966    u_top_vga/u_draw_rect/out\\.rgb[8]_i_5_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124     3.090 f  u_top_vga/u_draw_rect/out\\.rgb[8]_i_2/O
                         net (fo=13, routed)          1.786     4.876    u_top_vga/u_draw_rect/rect_if_out\\.vcount_reg[8]_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.152     5.028 r  u_top_vga/u_draw_rect/out\\.rgb[8]_i_1/O
                         net (fo=1, routed)           0.618     5.646    u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]_0[0]
    SLICE_X14Y25         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.433    23.438    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X14Y25         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]/C
                         clock pessimism              0.564    24.001    
                         clock uncertainty           -0.087    23.914    
    SLICE_X14Y25         FDRE (Setup_fdre_C_D)       -0.218    23.696    u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         23.696    
                         arrival time                          -5.646    
  -------------------------------------------------------------------
                         slack                                 18.050    

Slack (MET) :             18.423ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.371ns (22.774%)  route 4.649ns (77.226%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 23.440 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X10Y20         FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.478    -0.478 f  u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[6]/Q
                         net (fo=7, routed)           1.315     0.837    u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[10]_0[6]
    SLICE_X8Y17          LUT4 (Prop_lut4_I3_O)        0.317     1.154 r  u_top_vga/u_draw_rect/out\\.rgb[8]_i_7/O
                         net (fo=1, routed)           0.452     1.606    u_top_vga/u_draw_rect/out\\.rgb[8]_i_7_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I5_O)        0.328     1.934 f  u_top_vga/u_draw_rect/out\\.rgb[8]_i_5/O
                         net (fo=1, routed)           1.032     2.966    u_top_vga/u_draw_rect/out\\.rgb[8]_i_5_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124     3.090 r  u_top_vga/u_draw_rect/out\\.rgb[8]_i_2/O
                         net (fo=13, routed)          0.918     4.008    u_top_vga/u_draw_rect/rect_if_out\\.vcount_reg[8]_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.132 r  u_top_vga/u_draw_rect/out\\.rgb[11]_i_1/O
                         net (fo=6, routed)           0.933     5.065    u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]_1
    SLICE_X13Y26         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.435    23.440    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X13Y26         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]/C
                         clock pessimism              0.564    24.003    
                         clock uncertainty           -0.087    23.916    
    SLICE_X13Y26         FDSE (Setup_fdse_C_S)       -0.429    23.487    u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         23.487    
                         arrival time                          -5.065    
  -------------------------------------------------------------------
                         slack                                 18.423    

Slack (MET) :             18.423ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.371ns (22.774%)  route 4.649ns (77.226%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 23.440 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X10Y20         FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.478    -0.478 f  u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[6]/Q
                         net (fo=7, routed)           1.315     0.837    u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[10]_0[6]
    SLICE_X8Y17          LUT4 (Prop_lut4_I3_O)        0.317     1.154 r  u_top_vga/u_draw_rect/out\\.rgb[8]_i_7/O
                         net (fo=1, routed)           0.452     1.606    u_top_vga/u_draw_rect/out\\.rgb[8]_i_7_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I5_O)        0.328     1.934 f  u_top_vga/u_draw_rect/out\\.rgb[8]_i_5/O
                         net (fo=1, routed)           1.032     2.966    u_top_vga/u_draw_rect/out\\.rgb[8]_i_5_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124     3.090 r  u_top_vga/u_draw_rect/out\\.rgb[8]_i_2/O
                         net (fo=13, routed)          0.918     4.008    u_top_vga/u_draw_rect/rect_if_out\\.vcount_reg[8]_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.132 r  u_top_vga/u_draw_rect/out\\.rgb[11]_i_1/O
                         net (fo=6, routed)           0.933     5.065    u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]_1
    SLICE_X13Y26         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.435    23.440    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X13Y26         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/C
                         clock pessimism              0.564    24.003    
                         clock uncertainty           -0.087    23.916    
    SLICE_X13Y26         FDSE (Setup_fdse_C_S)       -0.429    23.487    u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         23.487    
                         arrival time                          -5.065    
  -------------------------------------------------------------------
                         slack                                 18.423    

Slack (MET) :             18.423ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.371ns (22.774%)  route 4.649ns (77.226%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 23.440 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X10Y20         FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.478    -0.478 f  u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[6]/Q
                         net (fo=7, routed)           1.315     0.837    u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[10]_0[6]
    SLICE_X8Y17          LUT4 (Prop_lut4_I3_O)        0.317     1.154 r  u_top_vga/u_draw_rect/out\\.rgb[8]_i_7/O
                         net (fo=1, routed)           0.452     1.606    u_top_vga/u_draw_rect/out\\.rgb[8]_i_7_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I5_O)        0.328     1.934 f  u_top_vga/u_draw_rect/out\\.rgb[8]_i_5/O
                         net (fo=1, routed)           1.032     2.966    u_top_vga/u_draw_rect/out\\.rgb[8]_i_5_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124     3.090 r  u_top_vga/u_draw_rect/out\\.rgb[8]_i_2/O
                         net (fo=13, routed)          0.918     4.008    u_top_vga/u_draw_rect/rect_if_out\\.vcount_reg[8]_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.132 r  u_top_vga/u_draw_rect/out\\.rgb[11]_i_1/O
                         net (fo=6, routed)           0.933     5.065    u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]_1
    SLICE_X13Y26         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.435    23.440    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X13Y26         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[4]/C
                         clock pessimism              0.564    24.003    
                         clock uncertainty           -0.087    23.916    
    SLICE_X13Y26         FDSE (Setup_fdse_C_S)       -0.429    23.487    u_top_vga/u_draw_rect_char/out\\.rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         23.487    
                         arrival time                          -5.065    
  -------------------------------------------------------------------
                         slack                                 18.423    

Slack (MET) :             18.423ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.371ns (22.774%)  route 4.649ns (77.226%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 23.440 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X10Y20         FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.478    -0.478 f  u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[6]/Q
                         net (fo=7, routed)           1.315     0.837    u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[10]_0[6]
    SLICE_X8Y17          LUT4 (Prop_lut4_I3_O)        0.317     1.154 r  u_top_vga/u_draw_rect/out\\.rgb[8]_i_7/O
                         net (fo=1, routed)           0.452     1.606    u_top_vga/u_draw_rect/out\\.rgb[8]_i_7_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I5_O)        0.328     1.934 f  u_top_vga/u_draw_rect/out\\.rgb[8]_i_5/O
                         net (fo=1, routed)           1.032     2.966    u_top_vga/u_draw_rect/out\\.rgb[8]_i_5_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124     3.090 r  u_top_vga/u_draw_rect/out\\.rgb[8]_i_2/O
                         net (fo=13, routed)          0.918     4.008    u_top_vga/u_draw_rect/rect_if_out\\.vcount_reg[8]_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.132 r  u_top_vga/u_draw_rect/out\\.rgb[11]_i_1/O
                         net (fo=6, routed)           0.933     5.065    u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]_1
    SLICE_X13Y26         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.435    23.440    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X13Y26         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/C
                         clock pessimism              0.564    24.003    
                         clock uncertainty           -0.087    23.916    
    SLICE_X13Y26         FDSE (Setup_fdse_C_S)       -0.429    23.487    u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         23.487    
                         arrival time                          -5.065    
  -------------------------------------------------------------------
                         slack                                 18.423    

Slack (MET) :             18.423ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.371ns (22.774%)  route 4.649ns (77.226%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 23.440 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X10Y20         FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.478    -0.478 f  u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[6]/Q
                         net (fo=7, routed)           1.315     0.837    u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[10]_0[6]
    SLICE_X8Y17          LUT4 (Prop_lut4_I3_O)        0.317     1.154 r  u_top_vga/u_draw_rect/out\\.rgb[8]_i_7/O
                         net (fo=1, routed)           0.452     1.606    u_top_vga/u_draw_rect/out\\.rgb[8]_i_7_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I5_O)        0.328     1.934 f  u_top_vga/u_draw_rect/out\\.rgb[8]_i_5/O
                         net (fo=1, routed)           1.032     2.966    u_top_vga/u_draw_rect/out\\.rgb[8]_i_5_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124     3.090 r  u_top_vga/u_draw_rect/out\\.rgb[8]_i_2/O
                         net (fo=13, routed)          0.918     4.008    u_top_vga/u_draw_rect/rect_if_out\\.vcount_reg[8]_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.132 r  u_top_vga/u_draw_rect/out\\.rgb[11]_i_1/O
                         net (fo=6, routed)           0.933     5.065    u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]_1
    SLICE_X13Y26         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.435    23.440    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X13Y26         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[6]/C
                         clock pessimism              0.564    24.003    
                         clock uncertainty           -0.087    23.916    
    SLICE_X13Y26         FDSE (Setup_fdse_C_S)       -0.429    23.487    u_top_vga/u_draw_rect_char/out\\.rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         23.487    
                         arrival time                          -5.065    
  -------------------------------------------------------------------
                         slack                                 18.423    

Slack (MET) :             18.423ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.371ns (22.774%)  route 4.649ns (77.226%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 23.440 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X10Y20         FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.478    -0.478 f  u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[6]/Q
                         net (fo=7, routed)           1.315     0.837    u_top_vga/u_draw_rect/rect_if_out\\.hcount_reg[10]_0[6]
    SLICE_X8Y17          LUT4 (Prop_lut4_I3_O)        0.317     1.154 r  u_top_vga/u_draw_rect/out\\.rgb[8]_i_7/O
                         net (fo=1, routed)           0.452     1.606    u_top_vga/u_draw_rect/out\\.rgb[8]_i_7_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I5_O)        0.328     1.934 f  u_top_vga/u_draw_rect/out\\.rgb[8]_i_5/O
                         net (fo=1, routed)           1.032     2.966    u_top_vga/u_draw_rect/out\\.rgb[8]_i_5_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124     3.090 r  u_top_vga/u_draw_rect/out\\.rgb[8]_i_2/O
                         net (fo=13, routed)          0.918     4.008    u_top_vga/u_draw_rect/rect_if_out\\.vcount_reg[8]_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.132 r  u_top_vga/u_draw_rect/out\\.rgb[11]_i_1/O
                         net (fo=6, routed)           0.933     5.065    u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]_1
    SLICE_X13Y26         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.435    23.440    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X13Y26         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/C
                         clock pessimism              0.564    24.003    
                         clock uncertainty           -0.087    23.916    
    SLICE_X13Y26         FDSE (Setup_fdse_C_S)       -0.429    23.487    u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         23.487    
                         arrival time                          -5.065    
  -------------------------------------------------------------------
                         slack                                 18.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/pixel_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_image_rom/rgb_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.556    -0.625    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X9Y22          FDRE                                         r  u_top_vga/u_draw_rect/pixel_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_draw_rect/pixel_addr_reg[5]/Q
                         net (fo=2, routed)           0.156    -0.328    u_top_vga/u_image_rom/sel[5]
    RAMB36_X0Y4          RAMB36E1                                     r  u_top_vga/u_image_rom/rgb_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.863    -0.826    u_top_vga/u_image_rom/clk40MHz
    RAMB36_X0Y4          RAMB36E1                                     r  u_top_vga/u_image_rom/rgb_reg_0/CLKARDCLK
                         clock pessimism              0.254    -0.572    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.389    u_top_vga/u_image_rom/rgb_reg_0
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/pixel_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_image_rom/rgb_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.556    -0.625    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X9Y21          FDRE                                         r  u_top_vga/u_draw_rect/pixel_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_draw_rect/pixel_addr_reg[1]/Q
                         net (fo=2, routed)           0.158    -0.327    u_top_vga/u_image_rom/sel[1]
    RAMB36_X0Y4          RAMB36E1                                     r  u_top_vga/u_image_rom/rgb_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.863    -0.826    u_top_vga/u_image_rom/clk40MHz
    RAMB36_X0Y4          RAMB36E1                                     r  u_top_vga/u_image_rom/rgb_reg_0/CLKARDCLK
                         clock pessimism              0.254    -0.572    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.389    u_top_vga/u_image_rom/rgb_reg_0
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/hcount_nxt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/hcount_nxt2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.557    -0.624    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X9Y20          FDRE                                         r  u_top_vga/u_draw_rect/hcount_nxt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_draw_rect/hcount_nxt_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.429    u_top_vga/u_draw_rect/hcount_nxt[7]
    SLICE_X8Y20          FDRE                                         r  u_top_vga/u_draw_rect/hcount_nxt2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.825    -0.865    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X8Y20          FDRE                                         r  u_top_vga/u_draw_rect/hcount_nxt2_reg[7]/C
                         clock pessimism              0.253    -0.611    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.076    -0.535    u_top_vga/u_draw_rect/hcount_nxt2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/pixel_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_image_rom/rgb_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.719%)  route 0.214ns (60.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.556    -0.625    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X9Y21          FDRE                                         r  u_top_vga/u_draw_rect/pixel_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_draw_rect/pixel_addr_reg[2]/Q
                         net (fo=2, routed)           0.214    -0.270    u_top_vga/u_image_rom/sel[2]
    RAMB36_X0Y4          RAMB36E1                                     r  u_top_vga/u_image_rom/rgb_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.863    -0.826    u_top_vga/u_image_rom/clk40MHz
    RAMB36_X0Y4          RAMB36E1                                     r  u_top_vga/u_image_rom/rgb_reg_0/CLKARDCLK
                         clock pessimism              0.254    -0.572    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.389    u_top_vga/u_image_rom/rgb_reg_0
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/rgb_nxt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.554    -0.627    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X13Y23         FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.430    u_top_vga/u_draw_rect_char/rgb_nxt_reg[11]_0[7]
    SLICE_X13Y23         FDRE                                         r  u_top_vga/u_draw_rect_char/rgb_nxt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.821    -0.869    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X13Y23         FDRE                                         r  u_top_vga/u_draw_rect_char/rgb_nxt_reg[7]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.078    -0.549    u_top_vga/u_draw_rect_char/rgb_nxt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/pixel_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_image_rom/rgb_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.198%)  route 0.219ns (60.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.556    -0.625    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X9Y22          FDRE                                         r  u_top_vga/u_draw_rect/pixel_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_draw_rect/pixel_addr_reg[4]/Q
                         net (fo=2, routed)           0.219    -0.266    u_top_vga/u_image_rom/sel[4]
    RAMB36_X0Y4          RAMB36E1                                     r  u_top_vga/u_image_rom/rgb_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.863    -0.826    u_top_vga/u_image_rom/clk40MHz
    RAMB36_X0Y4          RAMB36E1                                     r  u_top_vga/u_image_rom/rgb_reg_0/CLKARDCLK
                         clock pessimism              0.254    -0.572    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.389    u_top_vga/u_image_rom/rgb_reg_0
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/pixel_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.841%)  route 0.264ns (65.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.556    -0.625    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X9Y22          FDRE                                         r  u_top_vga/u_draw_rect/pixel_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_draw_rect/pixel_addr_reg[5]/Q
                         net (fo=2, routed)           0.264    -0.221    u_top_vga/u_image_rom/sel[5]
    RAMB18_X0Y10         RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.866    -0.823    u_top_vga/u_image_rom/clk40MHz
    RAMB18_X0Y10         RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.274    -0.549    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.366    u_top_vga/u_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.857%)  route 0.115ns (38.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.556    -0.625    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X11Y21         FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.370    u_top_vga/u_draw_rect_ctl/xpos_freaze__0[2]
    SLICE_X8Y21          LUT6 (Prop_lut6_I5_O)        0.045    -0.325 r  u_top_vga/u_draw_rect_ctl/xpos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    u_top_vga/u_draw_rect_ctl/xpos[2]_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.824    -0.866    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X8Y21          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[2]/C
                         clock pessimism              0.274    -0.591    
    SLICE_X8Y21          FDRE (Hold_fdre_C_D)         0.121    -0.470    u_top_vga/u_draw_rect_ctl/xpos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/pixel_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.706%)  route 0.265ns (65.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.556    -0.625    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X9Y21          FDRE                                         r  u_top_vga/u_draw_rect/pixel_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_draw_rect/pixel_addr_reg[1]/Q
                         net (fo=2, routed)           0.265    -0.219    u_top_vga/u_image_rom/sel[1]
    RAMB18_X0Y10         RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.866    -0.823    u_top_vga/u_image_rom/clk40MHz
    RAMB18_X0Y10         RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.274    -0.549    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.366    u_top_vga/u_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/rgb_nxt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.553    -0.628    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X12Y25         FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.408    u_top_vga/u_draw_rect_char/rgb_nxt_reg[11]_0[9]
    SLICE_X12Y25         FDRE                                         r  u_top_vga/u_draw_rect_char/rgb_nxt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.820    -0.870    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X12Y25         FDRE                                         r  u_top_vga/u_draw_rect_char/rgb_nxt_reg[9]/C
                         clock pessimism              0.241    -0.628    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.064    -0.564    u_top_vga/u_draw_rect_char/rgb_nxt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y6      u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y4      u_top_vga/u_image_rom/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y10     u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    u_clk_wiz_0_clk_wiz/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      u_clk_wiz_0_clk_wiz/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y21     u_top_vga/u_draw_rect_char/hblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y21     u_top_vga/u_draw_rect_char/hblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y21     u_top_vga/u_draw_rect_char/hsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y21     u_top_vga/u_draw_rect_char/hsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y21     u_top_vga/u_draw_rect_char/vblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y21     u_top_vga/u_draw_rect_char/vblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y21     u_top_vga/u_draw_rect_char/vsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y21     u_top_vga/u_draw_rect_char/vsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y21     u_top_vga/u_draw_rect_char/hblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y21     u_top_vga/u_draw_rect_char/hblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y21     u_top_vga/u_draw_rect_char/hsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y21     u_top_vga/u_draw_rect_char/hsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y21     u_top_vga/u_draw_rect_char/vblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y21     u_top_vga/u_draw_rect_char/vblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y21     u_top_vga/u_draw_rect_char/vsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y21     u_top_vga/u_draw_rect_char/vsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk_wiz_0_clk_wiz/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.709ns  (logic 0.456ns (16.835%)  route 2.253ns (83.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 28.440 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 24.039 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.551    24.039    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X13Y26         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDSE (Prop_fdse_C_Q)         0.456    24.495 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]/Q
                         net (fo=1, routed)           2.253    26.748    u_top_vga/u_draw_mouse/D[11]
    SLICE_X12Y26         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.435    28.440    u_top_vga/u_draw_mouse/CLK
    SLICE_X12Y26         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[11]/C
                         clock pessimism              0.398    28.838    
                         clock uncertainty           -0.207    28.631    
    SLICE_X12Y26         FDRE (Setup_fdre_C_D)       -0.043    28.588    u_top_vga/u_draw_mouse/rgb_nxt_reg[11]
  -------------------------------------------------------------------
                         required time                         28.588    
                         arrival time                         -26.748    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hblnk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/blnk_nxt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.519ns  (logic 0.642ns (25.484%)  route 1.877ns (74.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 28.441 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 24.040 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.552    24.040    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X14Y22         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hblnk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518    24.558 r  u_top_vga/u_draw_rect_char/out\\.hblnk_reg/Q
                         net (fo=1, routed)           1.877    26.436    u_top_vga/u_draw_rect_char/top_drect_char_in\\.hblnk
    SLICE_X13Y22         LUT2 (Prop_lut2_I0_O)        0.124    26.560 r  u_top_vga/u_draw_rect_char/blnk_nxt_i_1/O
                         net (fo=1, routed)           0.000    26.560    u_top_vga/u_draw_mouse/blnk_nxt_reg_0
    SLICE_X13Y22         FDRE                                         r  u_top_vga/u_draw_mouse/blnk_nxt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.436    28.441    u_top_vga/u_draw_mouse/CLK
    SLICE_X13Y22         FDRE                                         r  u_top_vga/u_draw_mouse/blnk_nxt_reg/C
                         clock pessimism              0.398    28.839    
                         clock uncertainty           -0.207    28.632    
    SLICE_X13Y22         FDRE (Setup_fdre_C_D)        0.029    28.661    u_top_vga/u_draw_mouse/blnk_nxt_reg
  -------------------------------------------------------------------
                         required time                         28.661    
                         arrival time                         -26.560    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.381ns  (logic 0.456ns (19.152%)  route 1.925ns (80.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 28.440 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 24.039 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.551    24.039    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X13Y26         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDSE (Prop_fdse_C_Q)         0.456    24.495 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/Q
                         net (fo=1, routed)           1.925    26.420    u_top_vga/u_draw_mouse/D[1]
    SLICE_X12Y26         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.435    28.440    u_top_vga/u_draw_mouse/CLK
    SLICE_X12Y26         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[1]/C
                         clock pessimism              0.398    28.838    
                         clock uncertainty           -0.207    28.631    
    SLICE_X12Y26         FDRE (Setup_fdre_C_D)       -0.045    28.586    u_top_vga/u_draw_mouse/rgb_nxt_reg[1]
  -------------------------------------------------------------------
                         required time                         28.586    
                         arrival time                         -26.420    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.309ns  (logic 0.456ns (19.749%)  route 1.853ns (80.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 28.508 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 24.111 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.623    24.111    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X5Y19          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456    24.567 r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[0]/Q
                         net (fo=1, routed)           1.853    26.420    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[0]
    SLICE_X4Y22          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.503    28.508    u_top_vga/u_draw_mouse/CLK
    SLICE_X4Y22          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[0]/C
                         clock pessimism              0.398    28.906    
                         clock uncertainty           -0.207    28.699    
    SLICE_X4Y22          FDRE (Setup_fdre_C_D)       -0.067    28.632    u_top_vga/u_draw_mouse/vcount_nxt_reg[0]
  -------------------------------------------------------------------
                         required time                         28.632    
                         arrival time                         -26.420    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.131ns  (logic 0.478ns (22.434%)  route 1.653ns (77.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 28.444 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 24.037 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.549    24.037    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X12Y25         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.478    24.515 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[9]/Q
                         net (fo=1, routed)           1.653    26.168    u_top_vga/u_draw_mouse/D[9]
    SLICE_X12Y29         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.439    28.444    u_top_vga/u_draw_mouse/CLK
    SLICE_X12Y29         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[9]/C
                         clock pessimism              0.398    28.842    
                         clock uncertainty           -0.207    28.635    
    SLICE_X12Y29         FDRE (Setup_fdre_C_D)       -0.246    28.389    u_top_vga/u_draw_mouse/rgb_nxt_reg[9]
  -------------------------------------------------------------------
                         required time                         28.389    
                         arrival time                         -26.168    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.292ns  (logic 0.518ns (22.603%)  route 1.774ns (77.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 28.439 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 24.039 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.551    24.039    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X10Y23         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518    24.557 r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[5]/Q
                         net (fo=1, routed)           1.774    26.331    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[5]
    SLICE_X10Y24         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.434    28.439    u_top_vga/u_draw_mouse/CLK
    SLICE_X10Y24         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[5]/C
                         clock pessimism              0.398    28.837    
                         clock uncertainty           -0.207    28.630    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.063    28.567    u_top_vga/u_draw_mouse/hcount_nxt_reg[5]
  -------------------------------------------------------------------
                         required time                         28.567    
                         arrival time                         -26.331    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.265ns  (logic 0.456ns (20.132%)  route 1.809ns (79.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 28.439 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 24.040 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.552    24.040    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X9Y22          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.456    24.496 r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[4]/Q
                         net (fo=1, routed)           1.809    26.306    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[4]
    SLICE_X10Y24         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.434    28.439    u_top_vga/u_draw_mouse/CLK
    SLICE_X10Y24         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[4]/C
                         clock pessimism              0.398    28.837    
                         clock uncertainty           -0.207    28.630    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.061    28.569    u_top_vga/u_draw_mouse/hcount_nxt_reg[4]
  -------------------------------------------------------------------
                         required time                         28.569    
                         arrival time                         -26.306    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.204ns  (logic 0.456ns (20.687%)  route 1.748ns (79.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 28.438 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 24.037 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.549    24.037    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X9Y24          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456    24.493 r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[6]/Q
                         net (fo=1, routed)           1.748    26.242    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[6]
    SLICE_X9Y25          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.433    28.438    u_top_vga/u_draw_mouse/CLK
    SLICE_X9Y25          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[6]/C
                         clock pessimism              0.398    28.836    
                         clock uncertainty           -0.207    28.629    
    SLICE_X9Y25          FDRE (Setup_fdre_C_D)       -0.105    28.524    u_top_vga/u_draw_mouse/hcount_nxt_reg[6]
  -------------------------------------------------------------------
                         required time                         28.524    
                         arrival time                         -26.242    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.024ns  (logic 0.478ns (23.612%)  route 1.546ns (76.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 28.444 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 24.039 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.551    24.039    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X14Y26         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.478    24.517 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[2]/Q
                         net (fo=1, routed)           1.546    26.064    u_top_vga/u_draw_mouse/D[2]
    SLICE_X12Y29         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.439    28.444    u_top_vga/u_draw_mouse/CLK
    SLICE_X12Y29         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[2]/C
                         clock pessimism              0.398    28.842    
                         clock uncertainty           -0.207    28.635    
    SLICE_X12Y29         FDRE (Setup_fdre_C_D)       -0.232    28.403    u_top_vga/u_draw_mouse/rgb_nxt_reg[2]
  -------------------------------------------------------------------
                         required time                         28.403    
                         arrival time                         -26.064    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.375ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.152ns  (logic 0.518ns (24.071%)  route 1.634ns (75.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 28.439 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 24.039 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.551    24.039    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X10Y23         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518    24.557 r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[7]/Q
                         net (fo=1, routed)           1.634    26.191    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[7]
    SLICE_X10Y24         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.434    28.439    u_top_vga/u_draw_mouse/CLK
    SLICE_X10Y24         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[7]/C
                         clock pessimism              0.398    28.837    
                         clock uncertainty           -0.207    28.630    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.064    28.566    u_top_vga/u_draw_mouse/hcount_nxt_reg[7]
  -------------------------------------------------------------------
                         required time                         28.566    
                         arrival time                         -26.191    
  -------------------------------------------------------------------
                         slack                                  2.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.164ns (22.873%)  route 0.553ns (77.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.556    -0.625    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X10Y27         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[10]/Q
                         net (fo=1, routed)           0.553     0.092    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[10]
    SLICE_X11Y27         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.823    -0.867    u_top_vga/u_draw_mouse/CLK
    SLICE_X11Y27         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[10]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.207    -0.104    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.063    -0.041    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.164ns (22.821%)  route 0.555ns (77.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.556    -0.625    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X10Y28         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[9]/Q
                         net (fo=1, routed)           0.555     0.093    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[9]
    SLICE_X11Y27         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.823    -0.867    u_top_vga/u_draw_mouse/CLK
    SLICE_X11Y27         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[9]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.207    -0.104    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.059    -0.045    u_top_vga/u_draw_mouse/hcount_nxt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.141ns (18.743%)  route 0.611ns (81.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.583    -0.598    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X5Y21          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[5]/Q
                         net (fo=1, routed)           0.611     0.154    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[5]
    SLICE_X5Y23          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.849    -0.841    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y23          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[5]/C
                         clock pessimism              0.555    -0.286    
                         clock uncertainty            0.207    -0.078    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.070    -0.008    u_top_vga/u_draw_mouse/vcount_nxt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.433%)  route 0.624ns (81.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.554    -0.627    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X13Y26         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDSE (Prop_fdse_C_Q)         0.141    -0.486 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[4]/Q
                         net (fo=1, routed)           0.624     0.138    u_top_vga/u_draw_mouse/D[4]
    SLICE_X12Y26         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.821    -0.869    u_top_vga/u_draw_mouse/CLK
    SLICE_X12Y26         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[4]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.207    -0.106    
    SLICE_X12Y26         FDRE (Hold_fdre_C_D)         0.076    -0.030    u_top_vga/u_draw_mouse/rgb_nxt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.164ns (20.976%)  route 0.618ns (79.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.554    -0.627    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X14Y26         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[10]/Q
                         net (fo=1, routed)           0.618     0.154    u_top_vga/u_draw_mouse/D[10]
    SLICE_X12Y26         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.821    -0.869    u_top_vga/u_draw_mouse/CLK
    SLICE_X12Y26         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[10]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.207    -0.106    
    SLICE_X12Y26         FDRE (Hold_fdre_C_D)         0.075    -0.031    u_top_vga/u_draw_mouse/rgb_nxt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.148ns (19.777%)  route 0.600ns (80.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.554    -0.627    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X14Y26         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.148    -0.479 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[2]/Q
                         net (fo=1, routed)           0.600     0.121    u_top_vga/u_draw_mouse/D[2]
    SLICE_X12Y29         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.825    -0.865    u_top_vga/u_draw_mouse/CLK
    SLICE_X12Y29         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[2]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.207    -0.102    
    SLICE_X12Y29         FDRE (Hold_fdre_C_D)         0.036    -0.066    u_top_vga/u_draw_mouse/rgb_nxt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.164ns (21.187%)  route 0.610ns (78.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.554    -0.627    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X14Y26         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[0]/Q
                         net (fo=1, routed)           0.610     0.147    u_top_vga/u_draw_mouse/D[0]
    SLICE_X12Y29         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.825    -0.865    u_top_vga/u_draw_mouse/CLK
    SLICE_X12Y29         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.207    -0.102    
    SLICE_X12Y29         FDRE (Hold_fdre_C_D)         0.059    -0.043    u_top_vga/u_draw_mouse/rgb_nxt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.148ns (20.875%)  route 0.561ns (79.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.556    -0.625    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X14Y22         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  u_top_vga/u_draw_rect_char/out\\.vsync_reg/Q
                         net (fo=1, routed)           0.561     0.084    u_top_vga/u_draw_mouse/top_drect_char_in\\.vsync
    SLICE_X14Y23         FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.821    -0.869    u_top_vga/u_draw_mouse/CLK
    SLICE_X14Y23         FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.207    -0.106    
    SLICE_X14Y23         FDRE (Hold_fdre_C_D)        -0.001    -0.107    u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.164ns (20.491%)  route 0.636ns (79.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.583    -0.598    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X6Y27          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[9]/Q
                         net (fo=1, routed)           0.636     0.202    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[9]
    SLICE_X6Y26          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.849    -0.841    u_top_vga/u_draw_mouse/CLK
    SLICE_X6Y26          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[9]/C
                         clock pessimism              0.555    -0.286    
                         clock uncertainty            0.207    -0.078    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.089     0.011    u_top_vga/u_draw_mouse/vcount_nxt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.164ns (21.212%)  route 0.609ns (78.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.583    -0.598    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X6Y21          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[0]/Q
                         net (fo=1, routed)           0.609     0.175    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[0]
    SLICE_X6Y22          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.851    -0.839    u_top_vga/u_draw_mouse/CLK
    SLICE_X6Y22          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[0]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.207    -0.076    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.059    -0.017    u_top_vga/u_draw_mouse/hcount_nxt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.009ns  (logic 0.580ns (19.275%)  route 2.429ns (80.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 23.507 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.897ns = ( 19.103 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.615    19.103    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y24          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    19.559 r  u_top_vga/u_MouseCtl/ypos_reg[10]/Q
                         net (fo=5, routed)           2.429    21.988    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[10]
    SLICE_X0Y24          LUT4 (Prop_lut4_I3_O)        0.124    22.112 r  u_top_vga/u_draw_rect_ctl/fallingCtr[10]_i_1/O
                         net (fo=1, routed)           0.000    22.112    u_top_vga/u_draw_rect_ctl/fallingCtr[10]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.502    23.507    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X0Y24          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]/C
                         clock pessimism              0.398    23.905    
                         clock uncertainty           -0.207    23.698    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)        0.029    23.727    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]
  -------------------------------------------------------------------
                         required time                         23.727    
                         arrival time                         -22.112    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.771ns  (logic 0.580ns (20.929%)  route 2.191ns (79.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 23.440 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.555    19.043    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y28         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_MouseCtl/xpos_reg[9]/Q
                         net (fo=5, routed)           2.191    21.691    u_top_vga/u_draw_rect_ctl/D[9]
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.124    21.815 r  u_top_vga/u_draw_rect_ctl/xpos[9]_i_1/O
                         net (fo=1, routed)           0.000    21.815    u_top_vga/u_draw_rect_ctl/xpos[9]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.435    23.440    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X9Y23          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[9]/C
                         clock pessimism              0.398    23.838    
                         clock uncertainty           -0.207    23.631    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.032    23.663    u_top_vga/u_draw_rect_ctl/xpos_reg[9]
  -------------------------------------------------------------------
                         required time                         23.663    
                         arrival time                         -21.815    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.714ns  (logic 0.580ns (21.373%)  route 2.134ns (78.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 23.505 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.897ns = ( 19.103 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.615    19.103    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y24          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    19.559 r  u_top_vga/u_MouseCtl/ypos_reg[10]/Q
                         net (fo=5, routed)           2.134    21.693    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[10]
    SLICE_X7Y24          LUT6 (Prop_lut6_I4_O)        0.124    21.817 r  u_top_vga/u_draw_rect_ctl/ypos[10]_i_1/O
                         net (fo=1, routed)           0.000    21.817    u_top_vga/u_draw_rect_ctl/ypos[10]_i_1_n_0
    SLICE_X7Y24          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.500    23.505    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X7Y24          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[10]/C
                         clock pessimism              0.398    23.903    
                         clock uncertainty           -0.207    23.696    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)        0.029    23.725    u_top_vga/u_draw_rect_ctl/ypos_reg[10]
  -------------------------------------------------------------------
                         required time                         23.725    
                         arrival time                         -21.817    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.566ns  (logic 0.456ns (17.772%)  route 2.110ns (82.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.555    19.043    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y28         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_MouseCtl/xpos_reg[10]/Q
                         net (fo=5, routed)           2.110    21.609    u_top_vga/u_draw_rect_ctl/D[10]
    SLICE_X11Y24         FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.434    23.439    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X11Y24         FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[10]/C
                         clock pessimism              0.398    23.837    
                         clock uncertainty           -0.207    23.630    
    SLICE_X11Y24         FDRE (Setup_fdre_C_D)       -0.105    23.525    u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[10]
  -------------------------------------------------------------------
                         required time                         23.525    
                         arrival time                         -21.609    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             1.963ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.713ns  (logic 0.580ns (21.379%)  route 2.133ns (78.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 23.507 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.897ns = ( 19.103 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.615    19.103    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y25          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    19.559 r  u_top_vga/u_MouseCtl/ypos_reg[9]/Q
                         net (fo=5, routed)           2.133    21.692    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[9]
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.124    21.816 r  u_top_vga/u_draw_rect_ctl/ypos[9]_i_1/O
                         net (fo=1, routed)           0.000    21.816    u_top_vga/u_draw_rect_ctl/ypos[9]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.502    23.507    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X2Y24          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[9]/C
                         clock pessimism              0.398    23.905    
                         clock uncertainty           -0.207    23.698    
    SLICE_X2Y24          FDRE (Setup_fdre_C_D)        0.081    23.779    u_top_vga/u_draw_rect_ctl/ypos_reg[9]
  -------------------------------------------------------------------
                         required time                         23.779    
                         arrival time                         -21.816    
  -------------------------------------------------------------------
                         slack                                  1.963    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.684ns  (logic 0.580ns (21.607%)  route 2.104ns (78.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 23.507 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.897ns = ( 19.103 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.615    19.103    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y25          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    19.559 r  u_top_vga/u_MouseCtl/ypos_reg[8]/Q
                         net (fo=5, routed)           2.104    21.664    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[8]
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.124    21.788 r  u_top_vga/u_draw_rect_ctl/ypos[8]_i_1/O
                         net (fo=1, routed)           0.000    21.788    u_top_vga/u_draw_rect_ctl/ypos[8]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.502    23.507    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X2Y24          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[8]/C
                         clock pessimism              0.398    23.905    
                         clock uncertainty           -0.207    23.698    
    SLICE_X2Y24          FDRE (Setup_fdre_C_D)        0.077    23.775    u_top_vga/u_draw_rect_ctl/ypos_reg[8]
  -------------------------------------------------------------------
                         required time                         23.775    
                         arrival time                         -21.788    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.566ns  (logic 0.580ns (22.601%)  route 1.986ns (77.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 23.440 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.555    19.043    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y28         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_MouseCtl/xpos_reg[11]/Q
                         net (fo=5, routed)           1.986    21.486    u_top_vga/u_draw_rect_ctl/D[11]
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.124    21.610 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_2/O
                         net (fo=1, routed)           0.000    21.610    u_top_vga/u_draw_rect_ctl/xpos[11]_i_2_n_0
    SLICE_X9Y23          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.435    23.440    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X9Y23          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[11]/C
                         clock pessimism              0.398    23.838    
                         clock uncertainty           -0.207    23.631    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.031    23.662    u_top_vga/u_draw_rect_ctl/xpos_reg[11]
  -------------------------------------------------------------------
                         required time                         23.662    
                         arrival time                         -21.610    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/fallingCtr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.557ns  (logic 0.580ns (22.680%)  route 1.977ns (77.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 23.509 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.897ns = ( 19.103 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.615    19.103    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y25          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    19.559 r  u_top_vga/u_MouseCtl/ypos_reg[8]/Q
                         net (fo=5, routed)           1.977    21.537    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[8]
    SLICE_X0Y23          LUT4 (Prop_lut4_I3_O)        0.124    21.661 r  u_top_vga/u_draw_rect_ctl/fallingCtr[8]_i_1/O
                         net (fo=1, routed)           0.000    21.661    u_top_vga/u_draw_rect_ctl/fallingCtr[8]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.504    23.509    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X0Y23          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[8]/C
                         clock pessimism              0.398    23.907    
                         clock uncertainty           -0.207    23.700    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)        0.031    23.731    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[8]
  -------------------------------------------------------------------
                         required time                         23.731    
                         arrival time                         -21.661    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.086ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.536ns  (logic 0.580ns (22.871%)  route 1.956ns (77.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 23.440 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 19.040 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.552    19.040    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y27          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456    19.496 r  u_top_vga/u_MouseCtl/xpos_reg[7]/Q
                         net (fo=5, routed)           1.956    21.452    u_top_vga/u_draw_rect_ctl/D[7]
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.124    21.576 r  u_top_vga/u_draw_rect_ctl/xpos[7]_i_1/O
                         net (fo=1, routed)           0.000    21.576    u_top_vga/u_draw_rect_ctl/xpos[7]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.435    23.440    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X9Y23          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[7]/C
                         clock pessimism              0.398    23.838    
                         clock uncertainty           -0.207    23.631    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.031    23.662    u_top_vga/u_draw_rect_ctl/xpos_reg[7]
  -------------------------------------------------------------------
                         required time                         23.662    
                         arrival time                         -21.576    
  -------------------------------------------------------------------
                         slack                                  2.086    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/fallingCtr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.585ns  (logic 0.580ns (22.439%)  route 2.005ns (77.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 23.509 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.897ns = ( 19.103 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.615    19.103    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y24          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456    19.559 r  u_top_vga/u_MouseCtl/ypos_reg[0]/Q
                         net (fo=9, routed)           2.005    21.564    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[0]
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.124    21.688 r  u_top_vga/u_draw_rect_ctl/fallingCtr[0]_i_1/O
                         net (fo=1, routed)           0.000    21.688    u_top_vga/u_draw_rect_ctl/fallingCtr[0]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.504    23.509    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X2Y23          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[0]/C
                         clock pessimism              0.398    23.907    
                         clock uncertainty           -0.207    23.700    
    SLICE_X2Y23          FDRE (Setup_fdre_C_D)        0.079    23.779    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[0]
  -------------------------------------------------------------------
                         required time                         23.779    
                         arrival time                         -21.688    
  -------------------------------------------------------------------
                         slack                                  2.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.196%)  route 0.692ns (78.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.580    -0.601    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y24          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           0.692     0.231    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[4]
    SLICE_X2Y21          LUT6 (Prop_lut6_I4_O)        0.045     0.276 r  u_top_vga/u_draw_rect_ctl/ypos[4]_i_1/O
                         net (fo=1, routed)           0.000     0.276    u_top_vga/u_draw_rect_ctl/ypos[4]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.854    -0.836    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X2Y21          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[4]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.073    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.120     0.047    u_top_vga/u_draw_rect_ctl/ypos_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.325%)  route 0.673ns (82.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.556    -0.625    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y27          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_MouseCtl/xpos_reg[7]/Q
                         net (fo=5, routed)           0.673     0.188    u_top_vga/u_draw_rect_ctl/D[7]
    SLICE_X8Y23          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.821    -0.869    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X8Y23          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[7]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.207    -0.106    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.063    -0.043    u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[7]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.186ns (21.128%)  route 0.694ns (78.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.580    -0.601    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y24          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u_top_vga/u_MouseCtl/ypos_reg[7]/Q
                         net (fo=5, routed)           0.694     0.234    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[7]
    SLICE_X6Y23          LUT6 (Prop_lut6_I4_O)        0.045     0.279 r  u_top_vga/u_draw_rect_ctl/ypos[7]_i_1/O
                         net (fo=1, routed)           0.000     0.279    u_top_vga/u_draw_rect_ctl/ypos[7]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.849    -0.841    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X6Y23          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[7]/C
                         clock pessimism              0.555    -0.286    
                         clock uncertainty            0.207    -0.078    
    SLICE_X6Y23          FDRE (Hold_fdre_C_D)         0.121     0.043    u_top_vga/u_draw_rect_ctl/ypos_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.141ns (17.229%)  route 0.677ns (82.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.556    -0.625    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y27          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_MouseCtl/xpos_reg[0]/Q
                         net (fo=9, routed)           0.677     0.193    u_top_vga/u_draw_rect_ctl/D[0]
    SLICE_X8Y23          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.821    -0.869    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X8Y23          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[0]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.207    -0.106    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.059    -0.047    u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[0]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.141ns (17.267%)  route 0.676ns (82.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.556    -0.625    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y28         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_MouseCtl/xpos_reg[11]/Q
                         net (fo=5, routed)           0.676     0.191    u_top_vga/u_draw_rect_ctl/D[11]
    SLICE_X8Y23          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.821    -0.869    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X8Y23          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[11]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.207    -0.106    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.052    -0.054    u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[11]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.209ns (24.341%)  route 0.650ns (75.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.553    -0.628    u_top_vga/u_MouseCtl/CLK
    SLICE_X10Y25         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  u_top_vga/u_MouseCtl/xpos_reg[5]/Q
                         net (fo=5, routed)           0.650     0.185    u_top_vga/u_draw_rect_ctl/D[5]
    SLICE_X11Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.230 r  u_top_vga/u_draw_rect_ctl/xpos[5]_i_1/O
                         net (fo=1, routed)           0.000     0.230    u_top_vga/u_draw_rect_ctl/xpos[5]_i_1_n_0
    SLICE_X11Y25         FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.820    -0.870    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X11Y25         FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[5]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.207    -0.107    
    SLICE_X11Y25         FDRE (Hold_fdre_C_D)         0.092    -0.015    u_top_vga/u_draw_rect_ctl/xpos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.325%)  route 0.686ns (78.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.556    -0.625    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y28         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_MouseCtl/xpos_reg[8]/Q
                         net (fo=5, routed)           0.686     0.202    u_top_vga/u_draw_rect_ctl/D[8]
    SLICE_X11Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.247 r  u_top_vga/u_draw_rect_ctl/xpos[8]_i_1/O
                         net (fo=1, routed)           0.000     0.247    u_top_vga/u_draw_rect_ctl/xpos[8]_i_1_n_0
    SLICE_X11Y25         FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.820    -0.870    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X11Y25         FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[8]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.207    -0.107    
    SLICE_X11Y25         FDRE (Hold_fdre_C_D)         0.092    -0.015    u_top_vga/u_draw_rect_ctl/xpos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/fallingCtr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.186ns (20.386%)  route 0.726ns (79.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.580    -0.601    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y24          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u_top_vga/u_MouseCtl/ypos_reg[5]/Q
                         net (fo=5, routed)           0.726     0.266    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[5]
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.045     0.311 r  u_top_vga/u_draw_rect_ctl/fallingCtr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.311    u_top_vga/u_draw_rect_ctl/fallingCtr[5]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.851    -0.839    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X2Y23          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[5]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.207    -0.076    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.120     0.044    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.921%)  route 0.703ns (79.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.580    -0.601    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y24          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u_top_vga/u_MouseCtl/ypos_reg[2]/Q
                         net (fo=7, routed)           0.703     0.243    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[2]
    SLICE_X3Y21          LUT6 (Prop_lut6_I4_O)        0.045     0.288 r  u_top_vga/u_draw_rect_ctl/ypos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.288    u_top_vga/u_draw_rect_ctl/ypos[2]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.854    -0.836    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X3Y21          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[2]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.073    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.092     0.019    u_top_vga/u_draw_rect_ctl/ypos_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.566%)  route 0.710ns (83.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.556    -0.625    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y28         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_MouseCtl/xpos_reg[8]/Q
                         net (fo=5, routed)           0.710     0.226    u_top_vga/u_draw_rect_ctl/D[8]
    SLICE_X11Y24         FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.820    -0.870    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X11Y24         FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[8]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.207    -0.107    
    SLICE_X11Y24         FDRE (Hold_fdre_C_D)         0.061    -0.046    u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[8]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.272    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.075ns  (logic 3.975ns (43.795%)  route 5.101ns (56.205%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.628    -0.884    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X4Y34          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.428 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           5.101     4.673    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     8.192 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.192    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.964ns  (logic 3.978ns (44.377%)  route 4.986ns (55.623%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.628    -0.884    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X4Y34          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.428 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           4.986     4.559    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     8.081 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.081    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.955ns  (logic 4.185ns (60.179%)  route 2.770ns (39.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.552    -0.960    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y27         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDSE (Prop_fdse_C_Q)         0.478    -0.482 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]/Q
                         net (fo=1, routed)           2.770     2.288    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.707     5.995 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.995    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.579ns  (logic 4.042ns (61.434%)  route 2.537ns (38.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.555    -0.957    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDSE (Prop_fdse_C_Q)         0.518    -0.439 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/Q
                         net (fo=1, routed)           2.537     2.099    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     5.622 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.622    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.579ns  (logic 4.171ns (63.406%)  route 2.407ns (36.594%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.555    -0.957    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDSE (Prop_fdse_C_Q)         0.478    -0.479 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[9]/Q
                         net (fo=1, routed)           2.407     1.929    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.693     5.622 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.622    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.547ns  (logic 4.154ns (63.458%)  route 2.392ns (36.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.552    -0.960    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y27         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDSE (Prop_fdse_C_Q)         0.478    -0.482 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]/Q
                         net (fo=1, routed)           2.392     1.911    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.676     5.587 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.587    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.518ns  (logic 4.015ns (61.593%)  route 2.503ns (38.407%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.551    -0.961    u_top_vga/u_draw_mouse/CLK
    SLICE_X14Y23         FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/Q
                         net (fo=1, routed)           2.503     2.061    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.557 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.557    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.499ns  (logic 4.175ns (64.237%)  route 2.324ns (35.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.555    -0.957    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDSE (Prop_fdse_C_Q)         0.478    -0.479 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/Q
                         net (fo=1, routed)           2.324     1.846    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.697     5.542 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.542    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.473ns  (logic 4.157ns (64.227%)  route 2.316ns (35.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.555    -0.957    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDSE (Prop_fdse_C_Q)         0.478    -0.479 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/Q
                         net (fo=1, routed)           2.316     1.837    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.679     5.517 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.517    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.472ns  (logic 4.152ns (64.160%)  route 2.320ns (35.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.555    -0.957    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDSE (Prop_fdse_C_Q)         0.478    -0.479 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/Q
                         net (fo=1, routed)           2.320     1.841    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.674     5.515 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.515    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.361ns (70.053%)  route 0.582ns (29.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.556    -0.625    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDSE (Prop_fdse_C_Q)         0.164    -0.461 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[0]/Q
                         net (fo=1, routed)           0.582     0.120    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.317 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.317    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.384ns (70.213%)  route 0.587ns (29.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.556    -0.625    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDSE (Prop_fdse_C_Q)         0.164    -0.461 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[2]/Q
                         net (fo=1, routed)           0.587     0.126    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.345 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.345    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.386ns (68.081%)  route 0.650ns (31.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.556    -0.625    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y27         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDSE (Prop_fdse_C_Q)         0.164    -0.461 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[4]/Q
                         net (fo=1, routed)           0.650     0.188    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.410 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.410    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.389ns (67.819%)  route 0.659ns (32.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.556    -0.625    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDSE (Prop_fdse_C_Q)         0.164    -0.461 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/Q
                         net (fo=1, routed)           0.659     0.198    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.423 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.423    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.406ns (68.358%)  route 0.651ns (31.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.556    -0.625    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDSE (Prop_fdse_C_Q)         0.148    -0.477 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/Q
                         net (fo=1, routed)           0.651     0.173    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.258     1.431 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.431    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.368ns (66.436%)  route 0.691ns (33.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.554    -0.627    u_top_vga/u_draw_mouse/CLK
    SLICE_X14Y23         FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/Q
                         net (fo=1, routed)           0.691     0.228    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.432 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.432    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.406ns (68.226%)  route 0.655ns (31.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.556    -0.625    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDSE (Prop_fdse_C_Q)         0.148    -0.477 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/Q
                         net (fo=1, routed)           0.655     0.177    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.258     1.435 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.435    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.427ns (68.891%)  route 0.644ns (31.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.556    -0.625    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y28         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDSE (Prop_fdse_C_Q)         0.148    -0.477 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/Q
                         net (fo=1, routed)           0.644     0.167    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.279     1.446 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.446    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.394ns (67.154%)  route 0.682ns (32.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.556    -0.625    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X12Y27         FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDSE (Prop_fdse_C_Q)         0.164    -0.461 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/Q
                         net (fo=1, routed)           0.682     0.220    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.450 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.450    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.362ns (64.689%)  route 0.743ns (35.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.554    -0.627    u_top_vga/u_draw_mouse/CLK
    SLICE_X14Y23         FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/Q
                         net (fo=1, routed)           0.743     0.280    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.478 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.478    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.666    11.654    clk40MHz
    OLOGIC_X1Y93         ODDR                                         f  pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    12.126 r  pclk_oddr/Q
                         net (fo=1, routed)           0.001    12.127    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.632 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    15.632    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.384ns  (logic 1.383ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.585    -0.596    clk40MHz
    OLOGIC_X1Y93         ODDR                                         r  pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.177    -0.419 r  pclk_oddr/Q
                         net (fo=1, routed)           0.001    -0.418    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     0.788 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     0.788    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk_wiz_0_clk_wiz/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk_wiz_0_clk_wiz/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk_wiz_0_clk_wiz/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk_wiz_0_clk_wiz/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz_clk_wiz_0

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.140ns  (logic 1.565ns (25.492%)  route 4.575ns (74.508%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=389, routed)         3.902     5.344    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124     5.468 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.673     6.140    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.511    -1.484    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y32          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.140ns  (logic 1.565ns (25.492%)  route 4.575ns (74.508%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=389, routed)         3.902     5.344    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124     5.468 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.673     6.140    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.511    -1.484    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y32          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.140ns  (logic 1.565ns (25.492%)  route 4.575ns (74.508%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=389, routed)         3.902     5.344    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124     5.468 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.673     6.140    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.511    -1.484    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y32          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.140ns  (logic 1.565ns (25.492%)  route 4.575ns (74.508%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=389, routed)         3.902     5.344    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124     5.468 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.673     6.140    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.511    -1.484    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y32          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.140ns  (logic 1.565ns (25.492%)  route 4.575ns (74.508%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=389, routed)         3.902     5.344    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124     5.468 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.673     6.140    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.511    -1.484    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y32          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.140ns  (logic 1.565ns (25.492%)  route 4.575ns (74.508%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=389, routed)         3.902     5.344    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124     5.468 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.673     6.140    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.511    -1.484    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y32          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.135ns  (logic 1.565ns (25.515%)  route 4.570ns (74.485%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=389, routed)         3.902     5.344    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124     5.468 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.667     6.135    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.511    -1.484    u_top_vga/u_MouseCtl/CLK
    SLICE_X2Y32          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.135ns  (logic 1.565ns (25.515%)  route 4.570ns (74.485%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=389, routed)         3.902     5.344    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124     5.468 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.667     6.135    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.511    -1.484    u_top_vga/u_MouseCtl/CLK
    SLICE_X2Y32          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.108ns  (logic 1.565ns (25.627%)  route 4.543ns (74.373%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=389, routed)         3.905     5.347    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.124     5.471 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.637     6.108    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC
    SLICE_X4Y34          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.511    -1.484    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X4Y34          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.108ns  (logic 1.565ns (25.627%)  route 4.543ns (74.373%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=389, routed)         3.905     5.347    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.124     5.471 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.637     6.108    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC
    SLICE_X4Y34          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.511    -1.484    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X4Y34          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.210ns (18.435%)  route 0.927ns (81.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         0.927     1.137    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X5Y23          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.849    -0.841    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y23          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.210ns (18.435%)  route 0.927ns (81.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         0.927     1.137    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X5Y23          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.849    -0.841    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y23          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.210ns (18.435%)  route 0.927ns (81.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         0.927     1.137    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X5Y23          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.849    -0.841    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y23          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.210ns (18.435%)  route 0.927ns (81.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         0.927     1.137    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X5Y23          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.849    -0.841    u_top_vga/u_draw_mouse/CLK
    SLICE_X5Y23          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.210ns (18.138%)  route 0.946ns (81.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         0.946     1.155    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X4Y22          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.851    -0.839    u_top_vga/u_draw_mouse/CLK
    SLICE_X4Y22          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.210ns (18.138%)  route 0.946ns (81.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         0.946     1.155    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X4Y22          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.851    -0.839    u_top_vga/u_draw_mouse/CLK
    SLICE_X4Y22          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.210ns (18.138%)  route 0.946ns (81.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         0.946     1.155    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X4Y22          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.851    -0.839    u_top_vga/u_draw_mouse/CLK
    SLICE_X4Y22          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.210ns (17.892%)  route 0.962ns (82.108%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         0.962     1.171    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X6Y22          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.851    -0.839    u_top_vga/u_draw_mouse/CLK
    SLICE_X6Y22          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.210ns (17.892%)  route 0.962ns (82.108%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         0.962     1.171    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X6Y22          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.851    -0.839    u_top_vga/u_draw_mouse/CLK
    SLICE_X6Y22          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.210ns (17.784%)  route 0.969ns (82.216%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         0.969     1.178    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X6Y24          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.848    -0.842    u_top_vga/u_draw_mouse/CLK
    SLICE_X6Y24          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40MHz_clk_wiz_0

Max Delay           340 Endpoints
Min Delay           340 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.021ns  (logic 1.559ns (25.898%)  route 4.462ns (74.102%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=389, routed)         3.843     5.285    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.118     5.403 r  u_top_vga/u_draw_rect/out\\.rgb[8]_i_1/O
                         net (fo=1, routed)           0.618     6.021    u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]_0[0]
    SLICE_X14Y25         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.433    -1.562    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X14Y25         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.844ns  (logic 1.595ns (27.300%)  route 4.248ns (72.700%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=389, routed)         4.248     5.690    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.154     5.844 r  u_top_vga/u_draw_rect/out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000     5.844    u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]_0
    SLICE_X13Y26         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.435    -1.560    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X13Y26         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.819ns  (logic 1.565ns (26.902%)  route 4.253ns (73.098%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=389, routed)         4.253     5.695    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.124     5.819 r  u_top_vga/u_draw_rect/out\\.rgb[1]_i_1/O
                         net (fo=1, routed)           0.000     5.819    u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]_0
    SLICE_X13Y26         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.435    -1.560    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X13Y26         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/out\\.rgb_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.814ns  (logic 1.565ns (26.925%)  route 4.248ns (73.075%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=389, routed)         4.248     5.690    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.124     5.814 r  u_top_vga/u_draw_rect/out\\.rgb[6]_i_1/O
                         net (fo=1, routed)           0.000     5.814    u_top_vga/u_draw_rect_char/out\\.rgb_reg[6]_0
    SLICE_X13Y26         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.435    -1.560    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X13Y26         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.754ns  (logic 1.591ns (27.654%)  route 4.163ns (72.346%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         2.670     4.111    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X6Y24          LUT5 (Prop_lut5_I2_O)        0.150     4.261 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_1/O
                         net (fo=24, routed)          1.493     5.754    u_top_vga/u_draw_rect_ctl/xpos[11]_i_1_n_0
    SLICE_X11Y25         FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.434    -1.561    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X11Y25         FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.754ns  (logic 1.591ns (27.654%)  route 4.163ns (72.346%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         2.670     4.111    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X6Y24          LUT5 (Prop_lut5_I2_O)        0.150     4.261 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_1/O
                         net (fo=24, routed)          1.493     5.754    u_top_vga/u_draw_rect_ctl/xpos[11]_i_1_n_0
    SLICE_X11Y25         FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.434    -1.561    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X11Y25         FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.754ns  (logic 1.591ns (27.654%)  route 4.163ns (72.346%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         2.670     4.111    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X6Y24          LUT5 (Prop_lut5_I2_O)        0.150     4.261 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_1/O
                         net (fo=24, routed)          1.493     5.754    u_top_vga/u_draw_rect_ctl/xpos[11]_i_1_n_0
    SLICE_X11Y25         FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.434    -1.561    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X11Y25         FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.754ns  (logic 1.591ns (27.654%)  route 4.163ns (72.346%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         2.670     4.111    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X6Y24          LUT5 (Prop_lut5_I2_O)        0.150     4.261 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_1/O
                         net (fo=24, routed)          1.493     5.754    u_top_vga/u_draw_rect_ctl/xpos[11]_i_1_n_0
    SLICE_X11Y25         FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.434    -1.561    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X11Y25         FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.740ns  (logic 1.591ns (27.722%)  route 4.149ns (72.278%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         2.670     4.111    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X6Y24          LUT5 (Prop_lut5_I2_O)        0.150     4.261 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_1/O
                         net (fo=24, routed)          1.479     5.740    u_top_vga/u_draw_rect_ctl/xpos[11]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.502    -1.493    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X2Y24          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.740ns  (logic 1.591ns (27.722%)  route 4.149ns (72.278%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         2.670     4.111    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X6Y24          LUT5 (Prop_lut5_I2_O)        0.150     4.261 r  u_top_vga/u_draw_rect_ctl/xpos[11]_i_1/O
                         net (fo=24, routed)          1.479     5.740    u_top_vga/u_draw_rect_ctl/xpos[11]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         1.502    -1.493    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X2Y24          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/rect_if_out\\.vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.210ns (29.569%)  route 0.499ns (70.431%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         0.499     0.709    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X6Y17          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.856    -0.834    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X6Y17          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.vcount_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/rect_if_out\\.vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.210ns (26.468%)  route 0.582ns (73.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         0.582     0.792    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X6Y18          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.855    -0.835    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X6Y18          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.vcount_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/vcount_nxt2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.210ns (26.468%)  route 0.582ns (73.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         0.582     0.792    u_top_vga/u_draw_rect_char/btnC_IBUF
    SLICE_X6Y18          FDRE                                         r  u_top_vga/u_draw_rect_char/vcount_nxt2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.855    -0.835    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X6Y18          FDRE                                         r  u_top_vga/u_draw_rect_char/vcount_nxt2_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/vcount_nxt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.210ns (26.468%)  route 0.582ns (73.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         0.582     0.792    u_top_vga/u_draw_rect_char/btnC_IBUF
    SLICE_X6Y18          FDRE                                         r  u_top_vga/u_draw_rect_char/vcount_nxt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.855    -0.835    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X6Y18          FDRE                                         r  u_top_vga/u_draw_rect_char/vcount_nxt_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/vcount_nxt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.210ns (26.468%)  route 0.582ns (73.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         0.582     0.792    u_top_vga/u_draw_rect_char/btnC_IBUF
    SLICE_X6Y18          FDRE                                         r  u_top_vga/u_draw_rect_char/vcount_nxt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.855    -0.835    u_top_vga/u_draw_rect_char/clk40MHz
    SLICE_X6Y18          FDRE                                         r  u_top_vga/u_draw_rect_char/vcount_nxt_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/bg_if_out\\.vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.210ns (24.022%)  route 0.663ns (75.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         0.663     0.872    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X7Y19          FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.854    -0.836    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X7Y19          FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.vcount_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/bg_if_out\\.vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.210ns (24.022%)  route 0.663ns (75.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         0.663     0.872    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X7Y19          FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.854    -0.836    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X7Y19          FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.vcount_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/rect_if_out\\.vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.210ns (24.022%)  route 0.663ns (75.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         0.663     0.872    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X7Y19          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.854    -0.836    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X7Y19          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.vcount_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vcount_nxt2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.210ns (24.022%)  route 0.663ns (75.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         0.663     0.872    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X7Y19          FDRE                                         r  u_top_vga/u_draw_rect/vcount_nxt2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.854    -0.836    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X7Y19          FDRE                                         r  u_top_vga/u_draw_rect/vcount_nxt2_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vcount_nxt2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.210ns (24.022%)  route 0.663ns (75.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=389, routed)         0.663     0.872    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X6Y19          FDRE                                         r  u_top_vga/u_draw_rect/vcount_nxt2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=354, routed)         0.854    -0.836    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X6Y19          FDRE                                         r  u_top_vga/u_draw_rect/vcount_nxt2_reg[5]/C





