#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr 20 23:38:21 2022
# Process ID: 19496
# Current directory: D:/ComputerDesignLab/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15312 D:\ComputerDesignLab\CPU\CPU.xpr
# Log file: D:/ComputerDesignLab/CPU/vivado.log
# Journal file: D:/ComputerDesignLab/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ComputerDesignLab/CPU/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2017.4/data/ip'.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerDesignLab/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/ComputerDesignLab/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'IFetc32_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerDesignLab/CPU/CPU.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerDesignLab/CPU/CPU.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerDesignLab/CPU/CPU.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerDesignLab/CPU/CPU.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerDesignLab/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IFetc32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerDesignLab/CPU/CPU.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerDesignLab/CPU/CPU.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerDesignLab/CPU/CPU.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [D:/ComputerDesignLab/CPU/CPU.srcs/sources_1/new/dmemory32.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerDesignLab/CPU/CPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerDesignLab/CPU/CPU.srcs/sources_1/new/IFetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerDesignLab/CPU/CPU.srcs/sources_1/new/Idecoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Idecoder32
INFO: [VRFC 10-2458] undeclared symbol sign, assumed default net type wire [D:/ComputerDesignLab/CPU/CPU.srcs/sources_1/new/Idecoder32.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerDesignLab/CPU/CPU.srcs/sim_1/new/ramTb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ramTb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerDesignLab/CPU/CPU.srcs/sim_1/new/control32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerDesignLab/CPU/CPU.srcs/sim_1/new/IFetc32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetc32_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerDesignLab/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0bf5de5a6be542d6b1b5fcf5a157ee45 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot IFetc32_tb_behav xil_defaultlib.IFetc32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.IFetc32
Compiling module xil_defaultlib.IFetc32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IFetc32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerDesignLab/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IFetc32_tb_behav -key {Behavioral:sim_1:Functional:IFetc32_tb} -tclbatch {IFetc32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source IFetc32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module IFetc32_tb.Uifetch.instmem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 600 ns : File "D:/ComputerDesignLab/CPU/CPU.srcs/sim_1/new/IFetc32_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IFetc32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 801.207 ; gain = 31.359
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 20 23:39:46 2022...
