
##################################################
# autogenerated file
# created by tb create on: 20-Jan-2021 (08:35:52)
# created by tb create for test: pl_mtc_ps
##################################################

##############################################################################
#
# THE USER MUST NOT EDIT THESE LINES
#
##############################################################################

$(info *** SIM_BUILD=$(SIM_BUILD))
$(info *** TESTBENCH_TOPLEVEL=$(TESTBENCH_TOPLEVEL))
$(info *** TESTBENCH_TEST_MODULE=$(TESTBENCH_TEST_MODULE))
$(info *** COMPONENTS_LIB_DIR=$(COMPONENTS_LIB_DIR))


# CocoTB configuration
TOPLEVEL=$(TESTBENCH_TOPLEVEL)
MODULE=$(TESTBENCH_TEST_MODULE)

##############################################################################
#
# BELOW HERE THE USER CAN EDIT THE LINES
#
##############################################################################

SIM ?= questa

# Location of HDL source files
SRCDIR = $(PWD)/../../../../../../../
SBDIR = $(SRCDIR)/IP_repository/SpyBuffer/src
USERLOGIC = $(SRCDIR)/UserLogic

# Specify TopLevel language for cocotb
TOPLEVEL_LANG=verilog
DFDIR     = $(SRCDIR)/dataformats
MTCDIR    = $(USERLOGIC)/mtc/src
LSFDIR    = $(USERLOGIC)/lsf/src
CSFDIR    = $(USERLOGIC)/csf/src
MPTDIR    = $(USERLOGIC)/ptc_mpi/src
HPSDIR    = $(USERLOGIC)/hps/src
HPDIR     = $(USERLOGIC)/hp/src
HEGDIR    = $(USERLOGIC)/heg/src
MPLDIR    = $(USERLOGIC)/mpl/src
SLDIR     = $(USERLOGIC)/sl/src
TARDIR    = $(USERLOGIC)/tar/src
TDCDIR    = $(USERLOGIC)/tdc/src
UCMDIR    = $(USERLOGIC)/ucm/src
UCMHPSDIR = $(USERLOGIC)/ucm_hps/src
ULTDIR    = $(USERLOGIC)/ult/src
UPTDIR    = $(USERLOGIC)/upt/src
SHAREDDIR = $(SRCDIR)/shared
HAL       = $(SRCDIR)/HAL


# Verilog source files
VERILOG_SOURCES = \
    $(DFDIR)/l0mdt_buses_constants.svh \
    $(PWD)/$(TESTBENCH_TOPLEVEL).v \
    $(SBDIR)/SpyBuffer.v \
    $(SBDIR)/SpyController.v \
    $(SBDIR)/SpyMemory.v \
    $(SBDIR)/SpyPlayback.v \
    $(SBDIR)/aFifo/aFifo.v \
    $(SBDIR)/aFifo/fifomem.v \
    $(SBDIR)/aFifo/rptr_empty.v \
    $(SBDIR)/aFifo/sync_r2w.v \
    $(SBDIR)/aFifo/sync_w2r.v \
    $(SBDIR)/aFifo/wptr_full.v \
    $(MTCDIR)/mtc_builder_verilog.sv

# VHDL source files
VHDL_SOURCES = \
    $(MPLDIR)/mpl.vhd \
    $(MPLDIR)/mpl_csw.vhd \
    $(MTCDIR)/../top_mtc.vhd


VHDL_SOURCES_shared_lib = \
	$(SHAREDDIR)/functions/vhdl2008/vhdl2008_functions_pkg.vhd \
	$(SHAREDDIR)/types/common_ieee_pkg.vhd \
	$(SHAREDDIR)/types/common_ieee.vhd \
	$(DFDIR)/l0mdt_constants_pkg.vhd \
	$(DFDIR)/l0mdt_dataformats_pkg.vhd \
	$(SHAREDDIR)/types/common_constants_pkg.vhd \
	$(SHAREDDIR)/types/common_types_pkg.vhd \
	$(SHAREDDIR)/config/config_defaults_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/detector_param_pkg.vhd \
	$(SHAREDDIR)/src/ring_buffer_v2.vhd \
	$(SHAREDDIR)/src/vhdl_ram_memory.vhd \
	$(SHAREDDIR)/src/bram.vhd \
	$(SHAREDDIR)/mpcvmem/src/mpcvmem.vhd \
	$(SHAREDDIR)/mpcvmem/src/DualPortMem.vhd \
	$(SHAREDDIR)/src/pipeline.vhd \
	$(SHAREDDIR)/config/config_pkg.vhd


VHDL_SOURCES_project_lib = \
    $(PWD)/prj_cfg.vhd

VHDL_SOURCES_shared_cfg_def_lib = \
	$(SHAREDDIR)/config/config_defaults_pkg.vhd

VHDL_SOURCES_ctrl_lib = \
	$(HAL)/ctrl/src/axi/types.vhd \
	$(HAL)/ctrl/src/MEM_INT_10A148D/MEM_INT_10A148D_PKG.vhd \
	$(HAL)/ctrl/src/MEM_INT_9A19D/MEM_INT_9A19D_PKG.vhd \
	$(HAL)/ctrl/src/MEM_INT_12A148D/MEM_INT_12A148D_PKG.vhd \
	$(HAL)/ctrl/src/MEM_INT_10A38D/MEM_INT_10A38D_PKG.vhd \
	$(HAL)/ctrl/src/MEM_INT_4A17D/MEM_INT_4A17D_PKG.vhd \
	$(HAL)/ctrl/src/axi/axiRegPkg.vhd \
	$(HAL)/ctrl/src/axi/axiReg.vhd \
	$(HAL)/ctrl/src/MPL/MPL_PKG.vhd \
	$(HAL)/ctrl/src/MPL/MPL_PKG_DEF.vhd \
	$(HAL)/ctrl/src/MPL/MPL_map.vhd

VHDL_SOURCES_mpl_lib = \
    $(PWD)/prj_cfg.vhd \
    $(SHAREDDIR)/config/config_pkg.vhd 	\
    $(MPLDIR)/../pkg/mpl_pkg.vhd \
    $(MPLDIR)/mpl_csw.vhd \
    $(MPLDIR)/mpl_supervisor.vhd \
    $(MPLDIR)/mpl_pl.vhd \
    $(MPLDIR)/mpl.vhd \
    $(PWD)/mpl_top_tb.vhd

VHDL_SOURCES_mpcvmem_lib = \
    $(SHAREDDIR)/vhdl_amc/mpcvmem/pkg/mpcvmem_pkg.vhd \
    $(SHAREDDIR)/vhdl_amc/mpcvmem/src/mpcvmem.vhd \
    $(SHAREDDIR)/vhdl_amc/mpcvmem/src/DualPortMem.vhd


VHDL_SOURCES_vamc_lib = \
    $(SHAREDDIR)/vhdl_amc/mpcvmem/pkg/mpcvmem_pkg.vhd \
    $(SHAREDDIR)/vhdl_amc/mpcvmem/src/mpcvmem.vhd \
    $(SHAREDDIR)/vhdl_amc/mpcvmem/src/DualPortMem.vhd \
    $(SHAREDDIR)/vhdl_amc/src/vamc_pl.vhd \
    $(SHAREDDIR)/vhdl_amc/src/vamc_rb.vhd \
    $(SHAREDDIR)/vhdl_amc/src/vamc_sr.vhd \
    $(SHAREDDIR)/vhdl_amc/src/vamc_csw_in.vhd \
    $(SHAREDDIR)/vhdl_amc/src/vamc_csw_out.vhd \
    $(SHAREDDIR)/vhdl_amc/src/vamc_kernel.vhd \
    $(SHAREDDIR)/vhdl_amc/src/vamc_controller.vhd

VHDL_SOURCES_apbus_lib = \
    $(SHAREDDIR)/APBus/pkg/apb_pkg.vhd \
    $(SHAREDDIR)/APBus/src/apb_main_sig.vhd \
    $(SHAREDDIR)/APBus/src/apb_mem_int.vhd

# Set the include path and compilation flags for CocoTB
EXTRA_ARGS += +incdir+$(SRCDIR)/IP_repository +incdir+$(DFDIR) -L $(COMPONENTS_LIB_DIR)/unisims_ver  -L $(SIM_BUILD)/shared_lib -L $(SIM_BUILD)/work -L $(SIM_BUILD)/mpl_lib
VSIM_ARGS  += -debugDB -voptargs=+acc -wlf $(SIM_BUILD)/$(TESTBENCH_TEST_MODULE).wlf
VCOM_ARGS  += -2008
##############################################################################
#
# THE USER MUST NOT EDIT THESE LINES
#
##############################################################################
include $(shell cocotb-config --makefiles)/Makefile.inc
include $(shell cocotb-config --makefiles)/Makefile.sim
