{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622482551534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622482551546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 01 02:35:51 2021 " "Processing started: Tue Jun 01 02:35:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622482551546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622482551546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622482551546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622482552188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622482552189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622482562107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622482562107 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "date.v " "Can't analyze file -- file date.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622482562115 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(88) " "Verilog HDL warning at watch_date.v(88): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_date.v" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622482562120 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(97) " "Verilog HDL warning at watch_date.v(97): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_date.v" 97 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622482562120 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(106) " "Verilog HDL warning at watch_date.v(106): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_date.v" 106 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622482562120 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(115) " "Verilog HDL warning at watch_date.v(115): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_date.v" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622482562120 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(124) " "Verilog HDL warning at watch_date.v(124): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_date.v" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622482562120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch_date.v 1 1 " "Found 1 design units, including 1 entities, in source file watch_date.v" { { "Info" "ISGN_ENTITY_NAME" "1 watch_date " "Found entity 1: watch_date" {  } { { "watch_date.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_date.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622482562121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622482562121 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin2bcd.v(18) " "Verilog HDL information at bin2bcd.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "bin2bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin2bcd.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622482562126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622482562127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622482562127 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fsm.v " "Can't analyze file -- file fsm.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622482562135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn digital_clock.v(32) " "Verilog HDL Implicit Net warning at digital_clock.v(32): created implicit net for \"rstn\"" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622482562135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bin_time digital_clock.v(56) " "Verilog HDL Implicit Net warning at digital_clock.v(56): created implicit net for \"bin_time\"" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622482562135 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622482562176 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk.v 1 1 " "Using design file en_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk " "Found entity 1: en_clk" {  } { { "en_clk.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/en_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622482562197 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622482562197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk en_clk:U0 " "Elaborating entity \"en_clk\" for hierarchy \"en_clk:U0\"" {  } { { "digital_clock.v" "U0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622482562198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch_date watch_date:TIME " "Elaborating entity \"watch_date\" for hierarchy \"watch_date:TIME\"" {  } { { "digital_clock.v" "TIME" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622482562201 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "watch_date.v(78) " "Verilog HDL Case Statement warning at watch_date.v(78): can't check case statement for completeness because the case expression has too many possible states" {  } { { "watch_date.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_date.v" 78 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1622482562203 "|digital_clock|watch_date:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_date.v(115) " "Verilog HDL Casex/Casez warning at watch_date.v(115): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_date.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_date.v" 115 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622482562203 "|digital_clock|watch_date:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_date.v(124) " "Verilog HDL Casex/Casez warning at watch_date.v(124): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_date.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_date.v" 124 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622482562203 "|digital_clock|watch_date:TIME"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bin_time 0 watch_date.v(20) " "Net \"bin_time\" at watch_date.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "watch_date.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_date.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1622482562203 "|digital_clock|watch_date:TIME"}
{ "Warning" "WSGN_SEARCH_FILE" "watch_set.v 1 1 " "Using design file watch_set.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 watch_set " "Found entity 1: watch_set" {  } { { "watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_set.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622482562224 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622482562224 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "dip_sw watch_set.v(44) " "Verilog HDL error at watch_set.v(44): object \"dip_sw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_set.v" 44 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1622482562225 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/output_files/digital_clock.map.smsg " "Generated suppressed messages file C:/Users/cube_/OneDrive/Github/Verilog_watch_second/output_files/digital_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622482562256 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622482562304 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 01 02:36:02 2021 " "Processing ended: Tue Jun 01 02:36:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622482562304 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622482562304 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622482562304 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622482562304 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622482562985 ""}
