Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
Delivered-To: lists+amd-gfx@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id eGAiBfcu4ml22gAAu9opvQ
	(envelope-from <amd-gfx-bounces@lists.freedesktop.org>)
	for <lists+amd-gfx@lfdr.de>; Fri, 17 Apr 2026 15:00:39 +0200
X-Original-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 7ED1A41B681
	for <lists+amd-gfx@lfdr.de>; Fri, 17 Apr 2026 15:00:37 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 26B0910EA07;
	Fri, 17 Apr 2026 13:00:35 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (2048-bit key; secure) header.d=usp.br header.i=@usp.br header.b="aXaqUJuV";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-dy1-f173.google.com (mail-dy1-f173.google.com
 [74.125.82.173])
 by gabe.freedesktop.org (Postfix) with ESMTPS id AADD910E99F
 for <amd-gfx@lists.freedesktop.org>; Fri, 17 Apr 2026 09:09:12 +0000 (UTC)
Received: by mail-dy1-f173.google.com with SMTP id
 5a478bee46e88-2dee127b3c5so719467eec.1
 for <amd-gfx@lists.freedesktop.org>; Fri, 17 Apr 2026 02:09:12 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=usp.br; s=usp-google; t=1776416952; x=1777021752; darn=lists.freedesktop.org;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:from:to:cc:subject:date:message-id:reply-to;
 bh=C2wKA1yVcMsJu1M0EUhRteBa/Co3QmXF+nojHfyR9YE=;
 b=aXaqUJuVYKcooJk+BD3Q8S4usDBX3oE3CCJbFcmZRteQZv+t6psF6zCkAG8DMamaD+
 CYE/KdWTl9tVR2KPj7eixSR0wHq18glSca+ZJSR0YjOvk56zZyzHVxxroLTYayzkHoF3
 91DuhzlhWsRLaJvEZdltjmy+gBpSmydyU8KMdApJnK5F5Cgjppum7Tsdzd6lb3nKdQRh
 WiLfV9h+4kqzb8583qQEgh1jdF5e/6uRJwZjE2uah9KAfAKv8B/UqpU7VtAMhBmboV2i
 fisLo2qHXjtlvfUEQwjXc9KcBAwnnJYN5nHMA5qCm9yOOGVQHVoooxj81FzlVcKjW2wo
 b4Hg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20251104; t=1776416952; x=1777021752;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date
 :message-id:reply-to;
 bh=C2wKA1yVcMsJu1M0EUhRteBa/Co3QmXF+nojHfyR9YE=;
 b=rEBiYt9lp+R6T03Uj9wbrHFDsxrWHfAMOWDCCbVOjk9qQHjy7bqQ/PxsZbzgt1WCwx
 edLTaxmbicph/7U6WJaYIYtQ3LRLFEzyIinaOaZKUev10v4FcPxWFHO3RFrPKFxbYr/8
 HkPLmcAaRdO9FT9gKlH9mnpeYY46ZyHDtqta3PRWcRK6J+5E+k/+s7RN/BUTg0aYL6O7
 gwa63H06ZA5aXV1IdOR06zBBC62XubnzU4EDxZZruHZKmWMmCNkYrgJk0M1VXgS2mz0Z
 WXFbLONZsy6GjDonsMGjQEfgfqxEZNEDBZwJ0MeawNFEW5rmoDVY4bIuh47odt4Nn9AL
 tjCA==
X-Forwarded-Encrypted: i=1;
 AFNElJ/Z7ynQDeOwjgYcPCzgC2FugRX5aZ1VCoiZCQ6CK01kWySTPBL4VedfIJql8X8fu6ex3ecSA64j@lists.freedesktop.org
X-Gm-Message-State: AOJu0Yzzo/OiMt2dmus6OlD/C/y6yqrJhTJs2P1x28JOuIwEL5IwteIC
 icCVHPb+mFA2na8A/ea1EwUH5qT96ITssoQ2lY9oIUsBgULc4V5qZmuJj0vM+KCpEYQ=
X-Gm-Gg: AeBDiesPIVw7sGAB1BuQ4A9LwleNbfEIOVJf6ehIdUGiPOGud9J6liZNDnIBvB3lps/
 u4/amVoXqW5Emp1O66g6H9Woz3IEp5u67zYF/9jE+uNeiKeQhbydCPNgc+WnFsO69BFrVdPgQBW
 00eE4NdL0pJ69TmwAvdjML7wI9k8UhMAbN/bk7oRq5HF01Ahf+cUDARkY4ffGKr6RlLeWLmloj+
 yxwnVONarq/6SVxivCbcqFVDnKg5xx6OUTrxwEcMdqKRSKXt1OEw7dKpxFjH5eQ7tUcK3u4eSkC
 y8d1x6YfavPY/wewXl9gvMBGXCLgPW/63KF3ez0zwKbTsRmzpAIKlbWBbPK6iH+gLDbl6l88sp5
 DaMAw0dIhD3jHeUR2LJVa2eVpvdg5wM+loUxziYOYre+BCUlHAd+QFh1JHnuT6XqGeWlEc7tLU8
 FCTtHl
X-Received: by 2002:a05:7301:168d:b0:2c5:50fe:c771 with SMTP id
 5a478bee46e88-2e47930a618mr949576eec.29.1776416951823; 
 Fri, 17 Apr 2026 02:09:11 -0700 (PDT)
Received: from nitro.. ([2804:7f0:bb81:28ee:8f54:2ff9:60b8:deac])
 by smtp.gmail.com with ESMTPSA id
 5a478bee46e88-2e53d8b3dd9sm1284328eec.27.2026.04.17.02.09.07
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Fri, 17 Apr 2026 02:09:11 -0700 (PDT)
From: Erick Henrique <erick.am@usp.br>
X-Google-Original-From: Erick Henrique
To: alexander.deucher@amd.com, christian.koenig@amd.com, airlied@gmail.com,
 simona@ffwll.ch
Cc: Erick Henrique De Araujo Moreira <erick.am@usp.br>,
 Lais Alves Da Costa <laisalvesc@usp.br>, amd-gfx@lists.freedesktop.org,
 dri-devel@lists.freedesktop.org
Subject: [PATCH] drm/amdgpu: Deduplicate eop_irq v11/v12 functions to use
 helper
Date: Fri, 17 Apr 2026 06:07:52 -0300
Message-ID: <20260417090841.6190-1-erick.am@usp.br>
X-Mailer: git-send-email 2.43.0
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
X-Mailman-Approved-At: Fri, 17 Apr 2026 13:00:34 +0000
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>
X-Spamd-Result: default: False [0.19 / 15.00];
	MID_CONTAINS_FROM(1.00)[];
	R_MISSING_CHARSET(0.50)[];
	DMARC_POLICY_ALLOW(-0.50)[usp.br,quarantine];
	MAILLIST(-0.20)[mailman];
	R_SPF_ALLOW(-0.20)[+ip4:131.252.210.177:c];
	R_DKIM_ALLOW(-0.20)[usp.br:s=usp-google];
	MIME_GOOD(-0.10)[text/plain];
	RWL_MAILSPIKE_GOOD(-0.10)[131.252.210.177:from];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_TLS_LAST(0.00)[];
	RCVD_COUNT_THREE(0.00)[4];
	FORGED_RECIPIENTS(0.00)[m:alexander.deucher@amd.com,m:christian.koenig@amd.com,m:airlied@gmail.com,m:simona@ffwll.ch,m:erick.am@usp.br,m:laisalvesc@usp.br,m:dri-devel@lists.freedesktop.org,s:lists@lfdr.de];
	FORWARDED(0.00)[amd-gfx@lists.freedesktop.org];
	FREEMAIL_TO(0.00)[amd.com,gmail.com,ffwll.ch];
	MIME_TRACE(0.00)[0:+];
	ARC_NA(0.00)[];
	TO_DN_SOME(0.00)[];
	FORGED_SENDER(0.00)[erick.am@usp.br,amd-gfx-bounces@lists.freedesktop.org];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	FORGED_SENDER_MAILLIST(0.00)[];
	FORGED_SENDER_FORWARDING(0.00)[];
	PREVIOUSLY_DELIVERED(0.00)[amd-gfx@lists.freedesktop.org];
	FROM_NEQ_ENVFROM(0.00)[erick.am@usp.br,amd-gfx-bounces@lists.freedesktop.org];
	FROM_HAS_DN(0.00)[];
	DKIM_TRACE(0.00)[usp.br:+];
	NEURAL_HAM(-0.00)[-1.000];
	RCPT_COUNT_SEVEN(0.00)[8];
	ASN(0.00)[asn:6366, ipnet:131.252.0.0/16, country:US];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	TAGGED_RCPT(0.00)[amd-gfx];
	DBL_BLOCKED_OPENRESOLVER(0.00)[usp.br:email,usp.br:dkim,usp.br:mid]
X-Rspamd-Queue-Id: 7ED1A41B681
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

From: Erick Henrique De Araujo Moreira <erick.am@usp.br>

Identical code implementations to handle the ISR for the EOP signal from the
graphics and compute engines of AMD GPUS on the gfx_v11_0_eop_irq()
and gfx_v12_0_eop_irq() functions.

Introduce a shared helper amdgpu_gfx_eop_irq() and convert the EOP
implementations to use it.

This reduces duplication and improves maintainability without
changing behaviour.

No functional changes intended.

Signed-off-by: Erick Henrique De Araujo Moreira <erick.am@usp.br>
Co-developed-by: Lais Alves Da Costa <laisalvesc@usp.br>
Signed-off-by: Lais Alves Da Costa <laisalvesc@usp.br>
---
 drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c | 55 +++++++++++++++++++++++++
 drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.h |  4 ++
 drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c  | 48 +--------------------
 drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c  | 48 +--------------------
 4 files changed, 61 insertions(+), 94 deletions(-)

diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c
index 2956e45c9..3ac7d9305 100644
--- a/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c
+++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c
@@ -34,6 +34,7 @@
 #include "amdgpu_xcp.h"
 #include "amdgpu_xgmi.h"
 #include "amdgpu_mes.h"
+#include "amdgpu_userq_fence.h"
 #include "nvd.h"
 
 /* delay 0.1 second to enable gfx off feature */
@@ -2684,3 +2685,57 @@ void amdgpu_debugfs_compute_sched_mask_init(struct amdgpu_device *adev)
 #endif
 }
 
+int amdgpu_gfx_eop_irq(struct amdgpu_device *adev,
+			     struct amdgpu_irq_src *source,
+			     struct amdgpu_iv_entry *entry)
+{
+	u32 doorbell_offset = entry->src_data[0];
+		u8 me_id, pipe_id, queue_id;
+		struct amdgpu_ring *ring;
+		int i;
+
+		DRM_DEBUG("IH: CP EOP\n");
+
+		if (adev->enable_mes && doorbell_offset) {
+			struct xarray *xa = &adev->userq_doorbell_xa;
+			struct amdgpu_usermode_queue *queue;
+			unsigned long flags;
+
+			xa_lock_irqsave(xa, flags);
+			queue = xa_load(xa, doorbell_offset);
+			if (queue)
+				amdgpu_userq_fence_driver_process(queue->fence_drv);
+			xa_unlock_irqrestore(xa, flags);
+		} else {
+			me_id = (entry->ring_id & 0x0c) >> 2;
+			pipe_id = (entry->ring_id & 0x03) >> 0;
+			queue_id = (entry->ring_id & 0x70) >> 4;
+
+			switch (me_id) {
+			case 0:
+				if (pipe_id == 0)
+					amdgpu_fence_process(&adev->gfx.gfx_ring[0]);
+				else
+					amdgpu_fence_process(&adev->gfx.gfx_ring[1]);
+				break;
+			case 1:
+			case 2:
+				for (i = 0; i < adev->gfx.num_compute_rings; i++) {
+					ring = &adev->gfx.compute_ring[i];
+					/* Per-queue interrupt is supported for MEC starting from VI.
+					* The interrupt can only be enabled/disabled per pipe instead
+					* of per queue.
+					*/
+					if ((ring->me == me_id) &&
+						(ring->pipe == pipe_id) &&
+						(ring->queue == queue_id))
+						amdgpu_fence_process(ring);
+				}
+				break;
+			}
+		}
+
+		return 0;
+
+}
+
diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.h b/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.h
index a0cf0a3b4..a180d1903 100644
--- a/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.h
+++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.h
@@ -664,6 +664,10 @@ void amdgpu_gfx_csb_preamble_end(u32 *buffer, u32 count);
 void amdgpu_debugfs_gfx_sched_mask_init(struct amdgpu_device *adev);
 void amdgpu_debugfs_compute_sched_mask_init(struct amdgpu_device *adev);
 
+int amdgpu_gfx_eop_irq(struct amdgpu_device *adev,
+			     struct amdgpu_irq_src *source,
+			     struct amdgpu_iv_entry *entry);
+
 static inline const char *amdgpu_gfx_compute_mode_desc(int mode)
 {
 	switch (mode) {
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c
index 5097de940..767887d7d 100644
--- a/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c
@@ -6494,53 +6494,7 @@ static int gfx_v11_0_eop_irq(struct amdgpu_device *adev,
 			     struct amdgpu_irq_src *source,
 			     struct amdgpu_iv_entry *entry)
 {
-	u32 doorbell_offset = entry->src_data[0];
-	u8 me_id, pipe_id, queue_id;
-	struct amdgpu_ring *ring;
-	int i;
-
-	DRM_DEBUG("IH: CP EOP\n");
-
-	if (adev->enable_mes && doorbell_offset) {
-		struct amdgpu_usermode_queue *queue;
-		struct xarray *xa = &adev->userq_doorbell_xa;
-		unsigned long flags;
-
-		xa_lock_irqsave(xa, flags);
-		queue = xa_load(xa, doorbell_offset);
-		if (queue)
-			amdgpu_userq_fence_driver_process(queue->fence_drv);
-		xa_unlock_irqrestore(xa, flags);
-	} else {
-		me_id = (entry->ring_id & 0x0c) >> 2;
-		pipe_id = (entry->ring_id & 0x03) >> 0;
-		queue_id = (entry->ring_id & 0x70) >> 4;
-
-		switch (me_id) {
-		case 0:
-			if (pipe_id == 0)
-				amdgpu_fence_process(&adev->gfx.gfx_ring[0]);
-			else
-				amdgpu_fence_process(&adev->gfx.gfx_ring[1]);
-			break;
-		case 1:
-		case 2:
-			for (i = 0; i < adev->gfx.num_compute_rings; i++) {
-				ring = &adev->gfx.compute_ring[i];
-				/* Per-queue interrupt is supported for MEC starting from VI.
-				 * The interrupt can only be enabled/disabled per pipe instead
-				 * of per queue.
-				 */
-				if ((ring->me == me_id) &&
-				    (ring->pipe == pipe_id) &&
-				    (ring->queue == queue_id))
-					amdgpu_fence_process(ring);
-			}
-			break;
-		}
-	}
-
-	return 0;
+	return amdgpu_gfx_eop_irq(adev, source, entry);
 }
 
 static int gfx_v11_0_set_priv_reg_fault_state(struct amdgpu_device *adev,
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c
index 65c33823a..aadebb4d2 100644
--- a/drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c
@@ -4846,53 +4846,7 @@ static int gfx_v12_0_eop_irq(struct amdgpu_device *adev,
 			     struct amdgpu_irq_src *source,
 			     struct amdgpu_iv_entry *entry)
 {
-	u32 doorbell_offset = entry->src_data[0];
-	u8 me_id, pipe_id, queue_id;
-	struct amdgpu_ring *ring;
-	int i;
-
-	DRM_DEBUG("IH: CP EOP\n");
-
-	if (adev->enable_mes && doorbell_offset) {
-		struct xarray *xa = &adev->userq_doorbell_xa;
-		struct amdgpu_usermode_queue *queue;
-		unsigned long flags;
-
-		xa_lock_irqsave(xa, flags);
-		queue = xa_load(xa, doorbell_offset);
-		if (queue)
-			amdgpu_userq_fence_driver_process(queue->fence_drv);
-		xa_unlock_irqrestore(xa, flags);
-	} else {
-		me_id = (entry->ring_id & 0x0c) >> 2;
-		pipe_id = (entry->ring_id & 0x03) >> 0;
-		queue_id = (entry->ring_id & 0x70) >> 4;
-
-		switch (me_id) {
-		case 0:
-			if (pipe_id == 0)
-				amdgpu_fence_process(&adev->gfx.gfx_ring[0]);
-			else
-				amdgpu_fence_process(&adev->gfx.gfx_ring[1]);
-			break;
-		case 1:
-		case 2:
-			for (i = 0; i < adev->gfx.num_compute_rings; i++) {
-				ring = &adev->gfx.compute_ring[i];
-				/* Per-queue interrupt is supported for MEC starting from VI.
-				 * The interrupt can only be enabled/disabled per pipe instead
-				 * of per queue.
-				 */
-				if ((ring->me == me_id) &&
-				    (ring->pipe == pipe_id) &&
-				    (ring->queue == queue_id))
-					amdgpu_fence_process(ring);
-			}
-			break;
-		}
-	}
-
-	return 0;
+	return amdgpu_gfx_eop_irq(adev, source, entry);
 }
 
 static int gfx_v12_0_set_priv_reg_fault_state(struct amdgpu_device *adev,
-- 
2.43.0

