Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Tue Dec 17 19:29:06 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.507        0.000                      0                22763        0.037        0.000                      0                22763        3.750        0.000                       0                  8160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.507        0.000                      0                22763        0.037        0.000                      0                22763        3.750        0.000                       0                  8160  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.668ns  (logic 3.006ns (39.202%)  route 4.662ns (60.798%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        1.742     3.036    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/ap_clk
    SLICE_X21Y20         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.456     3.492 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.758     4.250    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181[0]
    SLICE_X19Y20         LUT2 (Prop_lut2_I0_O)        0.150     4.400 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.267     4.666    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X19Y20         LUT6 (Prop_lut6_I2_O)        0.332     4.998 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.542     5.540    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/C[4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[4]_P[6])
                                                      1.820     7.360 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2/P[6]
                         net (fo=1, routed)           0.936     8.296    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_338/input_r_address0[6]
    SLICE_X20Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.420 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_338/ram_reg_0_i_56/O
                         net (fo=1, routed)           0.791     9.210    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_450/ram_reg_0_13
    SLICE_X18Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.334 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_450/ram_reg_0_i_9/O
                         net (fo=8, routed)           1.369    10.704    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[6]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        1.523    12.702    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.211    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 3.006ns (38.830%)  route 4.736ns (61.170%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        1.742     3.036    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/ap_clk
    SLICE_X21Y20         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.456     3.492 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.758     4.250    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181[0]
    SLICE_X19Y20         LUT2 (Prop_lut2_I0_O)        0.150     4.400 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.267     4.666    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X19Y20         LUT6 (Prop_lut6_I2_O)        0.332     4.998 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.542     5.540    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/C[4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[4]_P[9])
                                                      1.820     7.360 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2/P[9]
                         net (fo=1, routed)           0.932     8.292    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_338/input_r_address0[9]
    SLICE_X20Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.416 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_338/ram_reg_0_i_41/O
                         net (fo=1, routed)           0.851     9.268    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_450/ram_reg_0_25
    SLICE_X25Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_450/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.386    10.778    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[9]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        1.613    12.792    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.301    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.663ns  (logic 3.006ns (39.229%)  route 4.657ns (60.771%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        1.742     3.036    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/ap_clk
    SLICE_X21Y20         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.456     3.492 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.758     4.250    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181[0]
    SLICE_X19Y20         LUT2 (Prop_lut2_I0_O)        0.150     4.400 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.267     4.666    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X19Y20         LUT6 (Prop_lut6_I2_O)        0.332     4.998 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.542     5.540    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/C[4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[4]_P[9])
                                                      1.820     7.360 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2/P[9]
                         net (fo=1, routed)           0.932     8.292    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_338/input_r_address0[9]
    SLICE_X20Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.416 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_338/ram_reg_0_i_41/O
                         net (fo=1, routed)           0.851     9.268    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_450/ram_reg_0_25
    SLICE_X25Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_450/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.307    10.699    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[9]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        1.611    12.790    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.230    13.019    
                         clock uncertainty           -0.154    12.865    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.299    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 3.006ns (39.589%)  route 4.587ns (60.411%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        1.742     3.036    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/ap_clk
    SLICE_X21Y20         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.456     3.492 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.758     4.250    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181[0]
    SLICE_X19Y20         LUT2 (Prop_lut2_I0_O)        0.150     4.400 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.267     4.666    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X19Y20         LUT6 (Prop_lut6_I2_O)        0.332     4.998 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.542     5.540    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/C[4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[4]_P[9])
                                                      1.820     7.360 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2/P[9]
                         net (fo=1, routed)           0.932     8.292    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_338/input_r_address0[9]
    SLICE_X20Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.416 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_338/ram_reg_0_i_41/O
                         net (fo=1, routed)           0.851     9.268    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_450/ram_reg_0_25
    SLICE_X25Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_450/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.237    10.629    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[9]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        1.608    12.787    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
                         clock pessimism              0.230    13.016    
                         clock uncertainty           -0.154    12.862    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.296    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -10.629    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 3.006ns (40.048%)  route 4.500ns (59.952%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        1.742     3.036    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/ap_clk
    SLICE_X21Y20         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.456     3.492 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.758     4.250    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181[0]
    SLICE_X19Y20         LUT2 (Prop_lut2_I0_O)        0.150     4.400 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.267     4.666    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X19Y20         LUT6 (Prop_lut6_I2_O)        0.332     4.998 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.542     5.540    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/C[4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[4]_P[6])
                                                      1.820     7.360 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2/P[6]
                         net (fo=1, routed)           0.936     8.296    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_338/input_r_address0[6]
    SLICE_X20Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.420 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_338/ram_reg_0_i_56/O
                         net (fo=1, routed)           0.791     9.210    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_450/ram_reg_0_13
    SLICE_X18Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.334 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_450/ram_reg_0_i_9/O
                         net (fo=8, routed)           1.208    10.542    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[6]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        1.526    12.705    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    12.934    
                         clock uncertainty           -0.154    12.780    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.214    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.510ns  (logic 3.006ns (40.027%)  route 4.504ns (59.973%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        1.742     3.036    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/ap_clk
    SLICE_X21Y20         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.456     3.492 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.758     4.250    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181[0]
    SLICE_X19Y20         LUT2 (Prop_lut2_I0_O)        0.150     4.400 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.267     4.666    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X19Y20         LUT6 (Prop_lut6_I2_O)        0.332     4.998 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.542     5.540    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/C[4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[4]_P[9])
                                                      1.820     7.360 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2/P[9]
                         net (fo=1, routed)           0.932     8.292    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_338/input_r_address0[9]
    SLICE_X20Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.416 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_338/ram_reg_0_i_41/O
                         net (fo=1, routed)           0.851     9.268    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_450/ram_reg_0_25
    SLICE_X25Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.392 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_450/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.154    10.546    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[9]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        1.611    12.790    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.230    13.019    
                         clock uncertainty           -0.154    12.865    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.299    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                         -10.546    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_403/tmp_23_cast4_reg_467_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 2.962ns (39.415%)  route 4.553ns (60.585%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 12.802 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        1.741     3.035    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_403/ap_clk
    SLICE_X26Y33         FDRE                                         r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_403/tmp_23_cast4_reg_467_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.518     3.553 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_403/tmp_23_cast4_reg_467_reg[0]/Q
                         net (fo=3, routed)           0.559     4.112    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_403/tmp_23_cast_reg_472[0]
    SLICE_X22Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.236 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_403/ram_reg_0_i_194__0/O
                         net (fo=1, routed)           0.000     4.236    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_403/ram_reg_0_i_194__0_n_4
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.749 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_403/ram_reg_0_i_169/CO[3]
                         net (fo=1, routed)           0.000     4.749    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_403/ram_reg_0_i_169_n_4
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.968 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_403/ram_reg_0_i_132__0/O[0]
                         net (fo=2, routed)           0.655     5.623    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_403/ram_reg_0_i_132__0_n_11
    SLICE_X23Y34         LUT2 (Prop_lut2_I0_O)        0.295     5.918 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_403/ram_reg_0_i_149/O
                         net (fo=1, routed)           0.000     5.918    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_403/ram_reg_0_i_149_n_4
    SLICE_X23Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.450 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_403/ram_reg_0_i_112__0/CO[3]
                         net (fo=1, routed)           0.000     6.450    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_403/ram_reg_0_i_112__0_n_4
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.784 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_403/ram_reg_0_i_104__0/O[1]
                         net (fo=4, routed)           0.611     7.396    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_434/input_r_address0[9]
    SLICE_X21Y32         LUT6 (Prop_lut6_I0_O)        0.303     7.699 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_434/ram_reg_0_i_32__0/O
                         net (fo=1, routed)           1.020     8.719    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_362/ram_reg_0_1
    SLICE_X27Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.843 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_362/ram_reg_0_i_4__0/O
                         net (fo=8, routed)           1.707    10.550    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ADDRARDADDR[11]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        1.623    12.802    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.230    13.031    
                         clock uncertainty           -0.154    12.877    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.311    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 3.006ns (40.113%)  route 4.488ns (59.887%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        1.742     3.036    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/ap_clk
    SLICE_X21Y20         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.456     3.492 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.758     4.250    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181[0]
    SLICE_X19Y20         LUT2 (Prop_lut2_I0_O)        0.150     4.400 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.267     4.666    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X19Y20         LUT6 (Prop_lut6_I2_O)        0.332     4.998 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.542     5.540    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/C[4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[4]_P[12])
                                                      1.820     7.360 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2/P[12]
                         net (fo=1, routed)           1.221     8.581    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/input_r_address0[0]
    SLICE_X23Y28         LUT6 (Prop_lut6_I2_O)        0.124     8.705 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/ram_reg_0_i_29__0/O
                         net (fo=1, routed)           0.363     9.069    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/ram_reg_0_i_29__0_n_4
    SLICE_X23Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.193 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/ram_reg_0_i_3/O
                         net (fo=8, routed)           1.337    10.530    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[12]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        1.613    12.792    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.301    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 3.006ns (40.611%)  route 4.396ns (59.389%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        1.742     3.036    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/ap_clk
    SLICE_X21Y20         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.456     3.492 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.758     4.250    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181[0]
    SLICE_X19Y20         LUT2 (Prop_lut2_I0_O)        0.150     4.400 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.267     4.666    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X19Y20         LUT6 (Prop_lut6_I2_O)        0.332     4.998 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.542     5.540    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/C[4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[4]_P[12])
                                                      1.820     7.360 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2/P[12]
                         net (fo=1, routed)           1.221     8.581    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/input_r_address0[0]
    SLICE_X23Y28         LUT6 (Prop_lut6_I2_O)        0.124     8.705 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/ram_reg_0_i_29__0/O
                         net (fo=1, routed)           0.363     9.069    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/ram_reg_0_i_29__0_n_4
    SLICE_X23Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.193 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/ram_reg_0_i_3/O
                         net (fo=8, routed)           1.245    10.438    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[12]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        1.523    12.702    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.211    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.480ns  (logic 3.006ns (40.186%)  route 4.474ns (59.814%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        1.742     3.036    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/ap_clk
    SLICE_X21Y20         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.456     3.492 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.758     4.250    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/out_w_reg_181[0]
    SLICE_X19Y20         LUT2 (Prop_lut2_I0_O)        0.150     4.400 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.267     4.666    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X19Y20         LUT6 (Prop_lut6_I2_O)        0.332     4.998 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.542     5.540    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/C[4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_C[4]_P[5])
                                                      1.820     7.360 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/tmp_67_fu_457_p2/P[5]
                         net (fo=1, routed)           0.952     8.312    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_338/input_r_address0[5]
    SLICE_X20Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.436 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_338/ram_reg_0_i_61/O
                         net (fo=1, routed)           0.622     9.058    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_450/ram_reg_0_9
    SLICE_X20Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.182 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_450/ram_reg_0_i_10/O
                         net (fo=8, routed)           1.335    10.516    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[5]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        1.613    12.792    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.301    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  1.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        0.552     0.888    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X39Y64         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/Q
                         net (fo=1, routed)           0.056     1.084    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/DIA0
    SLICE_X38Y64         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        0.819     1.185    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X38Y64         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X38Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.048    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state_reg[s_stall_d]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state_reg[s_ready_i]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.576%)  route 0.205ns (52.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        0.565     0.901    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X33Y49         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state_reg[s_stall_d]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state_reg[s_stall_d]/Q
                         net (fo=5, routed)           0.205     1.246    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/p_0_in[0]
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.291 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state[s_ready_i]_i_1__3/O
                         net (fo=1, routed)           0.000     1.291    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state[s_ready_i]_i_1__3_n_0
    SLICE_X33Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state_reg[s_ready_i]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        0.826     1.192    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X33Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state_reg[s_ready_i]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.092     1.254    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state_reg[s_ready_i]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        0.546     0.882    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X41Y72         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/Q
                         net (fo=1, routed)           0.115     1.138    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[16]
    SLICE_X38Y71         SRL16E                                       r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        0.812     1.178    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X38Y71         SRL16E                                       r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/CLK
                         clock pessimism             -0.264     0.914    
    SLICE_X38Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.097    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.115     1.165    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X26Y86         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        0.838     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_42_reg_849_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.274ns (65.519%)  route 0.144ns (34.481%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        0.550     0.886    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/ap_clk
    SLICE_X50Y30         FDRE                                         r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830_reg[5]/Q
                         net (fo=3, routed)           0.144     1.194    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830[5]
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.304 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_42_reg_849_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.304    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_42_fu_571_p2[5]
    SLICE_X48Y30         FDRE                                         r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_42_reg_849_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        0.819     1.185    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/ap_clk
    SLICE_X48Y30         FDRE                                         r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_42_reg_849_reg[5]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.105     1.255    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_42_reg_849_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.890%)  route 0.218ns (57.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        0.559     0.895    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y49         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]/Q
                         net (fo=1, routed)           0.218     1.277    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[18]
    SLICE_X51Y50         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        0.821     1.187    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X51Y50         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][19]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.066     1.223    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][19]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_42_reg_849_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.288ns (67.884%)  route 0.136ns (32.116%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        0.551     0.887    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/ap_clk
    SLICE_X50Y31         FDRE                                         r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830_reg[8]/Q
                         net (fo=3, routed)           0.136     1.187    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830[8]
    SLICE_X48Y31         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.311 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_42_reg_849_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.311    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_42_fu_571_p2[9]
    SLICE_X48Y31         FDRE                                         r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_42_reg_849_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        0.820     1.186    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/ap_clk
    SLICE_X48Y31         FDRE                                         r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_42_reg_849_reg[9]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.105     1.256    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_42_reg_849_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_cast1_reg_752_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.250ns (55.984%)  route 0.197ns (44.016%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        0.553     0.889    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/ap_clk
    SLICE_X49Y30         FDRE                                         r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_cast1_reg_752_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_cast1_reg_752_reg[7]/Q
                         net (fo=3, routed)           0.197     1.226    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_cast1_reg_752[7]
    SLICE_X50Y30         LUT4 (Prop_lut4_I3_O)        0.045     1.271 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830[7]_i_6/O
                         net (fo=1, routed)           0.000     1.271    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830[7]_i_6_n_4
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.335 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.335    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_fu_546_p2[7]
    SLICE_X50Y30         FDRE                                         r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        0.815     1.181    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/ap_clk
    SLICE_X50Y30         FDRE                                         r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830_reg[7]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y30         FDRE (Hold_fdre_C_D)         0.134     1.280    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        0.544     0.880    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X43Y73         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[8]/Q
                         net (fo=1, routed)           0.113     1.134    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[8]
    SLICE_X42Y72         SRL16E                                       r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        0.811     1.177    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y72         SRL16E                                       r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4/CLK
                         clock pessimism             -0.282     0.895    
    SLICE_X42Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.078    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/o_count_reg_188_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.250ns (55.461%)  route 0.201ns (44.539%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        0.554     0.890    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/ap_clk
    SLICE_X49Y31         FDRE                                         r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/o_count_reg_188_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/o_count_reg_188_reg[11]/Q
                         net (fo=3, routed)           0.201     1.231    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/o_count_reg_188[11]
    SLICE_X50Y31         LUT4 (Prop_lut4_I2_O)        0.045     1.276 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830[11]_i_6/O
                         net (fo=1, routed)           0.000     1.276    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830[11]_i_6_n_4
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.340 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.340    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_fu_546_p2[11]
    SLICE_X50Y31         FDRE                                         r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8161, routed)        0.816     1.182    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/ap_clk
    SLICE_X50Y31         FDRE                                         r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830_reg[11]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y31         FDRE (Hold_fdre_C_D)         0.134     1.281    design_1_i/network_0/inst/grp_padding2d_fix16_fu_296/tmp_39_reg_830_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y16   design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_434/network_mul_mul_15s_16s_30_1_1_U6/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y12   design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_450/network_mul_mul_15s_16s_30_1_1_U11/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y14   design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_442/network_mul_mul_15s_16s_30_1_1_U65/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y10   design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_383/network_mul_mul_16s_15s_30_1_1_U60/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y14   design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_403/network_mul_mul_16s_15s_30_1_1_U48/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y9    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_314/network_mul_mul_16s_16s_30_1_1_U23/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y11   design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_338/network_mul_mul_16s_16s_30_1_1_U39/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y8    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_393/network_mul_mul_16s_15s_30_1_1_U33/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y10   design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_362/tmp1_reg_570_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y53  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y53  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y53  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y53  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y53  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y53  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y53  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y53  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y54  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y54  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK



