// Seed: 1346583484
module module_0 (
    input wor id_0,
    output wire id_1,
    input supply1 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wire id_5,
    output uwire id_6,
    output uwire id_7,
    input supply0 id_8,
    input wor id_9,
    input tri0 id_10,
    output uwire id_11,
    input wand id_12,
    output tri1 id_13,
    output supply0 id_14,
    output tri0 id_15,
    output wire id_16,
    input wire id_17,
    input supply0 id_18,
    output tri id_19,
    output tri id_20,
    input tri0 id_21,
    output tri1 id_22,
    input tri0 id_23,
    input tri0 id_24,
    output supply1 id_25,
    output supply0 id_26,
    input supply1 id_27,
    output tri0 id_28,
    input wire id_29,
    output wire id_30,
    input wor id_31,
    input wand id_32,
    input supply0 id_33,
    input wand id_34,
    input tri id_35,
    output tri1 id_36,
    input supply1 id_37,
    output tri1 id_38,
    input wire id_39,
    output wire id_40
);
  final deassign id_1;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    output wand id_4,
    output tri0 id_5
);
  wire id_7;
  tri1 id_8, id_9;
  assign id_8 = -1'b0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_2,
      id_3,
      id_5,
      id_3,
      id_5,
      id_1,
      id_3,
      id_2,
      id_3,
      id_0,
      id_2,
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_3,
      id_5,
      id_4,
      id_2,
      id_5,
      id_2,
      id_2,
      id_0,
      id_1,
      id_3,
      id_5,
      id_3,
      id_5,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_1,
      id_2,
      id_4
  );
  wire id_10, id_11;
endmodule
