<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › ssb › ssb_driver_extif.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ssb_driver_extif.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Hardware-specific External Interface I/O core definitions</span>
<span class="cm"> * for the BCM47xx family of SiliconBackplane-based chips.</span>
<span class="cm"> *</span>
<span class="cm"> * The External Interface core supports a total of three external chip selects</span>
<span class="cm"> * supporting external interfaces. One of the external chip selects is</span>
<span class="cm"> * used for Flash, one is used for PCMCIA, and the other may be</span>
<span class="cm"> * programmed to support either a synchronous interface or an</span>
<span class="cm"> * asynchronous interface. The asynchronous interface can be used to</span>
<span class="cm"> * support external devices such as UARTs and the BCM2019 Bluetooth</span>
<span class="cm"> * baseband processor.</span>
<span class="cm"> * The external interface core also contains 2 on-chip 16550 UARTs, clock</span>
<span class="cm"> * frequency control, a watchdog interrupt timer, and a GPIO interface.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2005, Broadcom Corporation</span>
<span class="cm"> * Copyright 2006, Michael Buesch</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL version 2. See COPYING for details.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef LINUX_SSB_EXTIFCORE_H_</span>
<span class="cp">#define LINUX_SSB_EXTIFCORE_H_</span>

<span class="cm">/* external interface address space */</span>
<span class="cp">#define	SSB_EXTIF_PCMCIA_MEMBASE(x)	(x)</span>
<span class="cp">#define	SSB_EXTIF_PCMCIA_IOBASE(x)	((x) + 0x100000)</span>
<span class="cp">#define	SSB_EXTIF_PCMCIA_CFGBASE(x)	((x) + 0x200000)</span>
<span class="cp">#define	SSB_EXTIF_CFGIF_BASE(x)		((x) + 0x800000)</span>
<span class="cp">#define	SSB_EXTIF_FLASH_BASE(x)		((x) + 0xc00000)</span>

<span class="cp">#define SSB_EXTIF_NR_GPIOOUT		5</span>
<span class="cm">/* GPIO NOTE:</span>
<span class="cm"> * The multiple instances of output and output enable registers</span>
<span class="cm"> * are present to allow driver software for multiple cores to control</span>
<span class="cm"> * gpio outputs without needing to share a single register pair.</span>
<span class="cm"> * Use the following helper macro to get a register offset value.</span>
<span class="cm"> */</span>
<span class="cp">#define SSB_EXTIF_GPIO_OUT(index)	({		\</span>
<span class="cp">	BUILD_BUG_ON(index &gt;= SSB_EXTIF_NR_GPIOOUT);	\</span>
<span class="cp">	SSB_EXTIF_GPIO_OUT_BASE + ((index) * 8);	\</span>
<span class="cp">					})</span>
<span class="cp">#define SSB_EXTIF_GPIO_OUTEN(index)	({		\</span>
<span class="cp">	BUILD_BUG_ON(index &gt;= SSB_EXTIF_NR_GPIOOUT);	\</span>
<span class="cp">	SSB_EXTIF_GPIO_OUTEN_BASE + ((index) * 8);	\</span>
<span class="cp">					})</span>

<span class="cm">/** EXTIF core registers **/</span>

<span class="cp">#define SSB_EXTIF_CTL			0x0000</span>
<span class="cp">#define  SSB_EXTIF_CTL_UARTEN		(1 &lt;&lt; 0) </span><span class="cm">/* UART enable */</span><span class="cp"></span>
<span class="cp">#define SSB_EXTIF_EXTSTAT		0x0004</span>
<span class="cp">#define  SSB_EXTIF_EXTSTAT_EMODE	(1 &lt;&lt; 0) </span><span class="cm">/* Endian mode (ro) */</span><span class="cp"></span>
<span class="cp">#define  SSB_EXTIF_EXTSTAT_EIRQPIN	(1 &lt;&lt; 1) </span><span class="cm">/* External interrupt pin (ro) */</span><span class="cp"></span>
<span class="cp">#define  SSB_EXTIF_EXTSTAT_GPIOIRQPIN	(1 &lt;&lt; 2) </span><span class="cm">/* GPIO interrupt pin (ro) */</span><span class="cp"></span>
<span class="cp">#define SSB_EXTIF_PCMCIA_CFG		0x0010</span>
<span class="cp">#define SSB_EXTIF_PCMCIA_MEMWAIT	0x0014</span>
<span class="cp">#define SSB_EXTIF_PCMCIA_ATTRWAIT	0x0018</span>
<span class="cp">#define SSB_EXTIF_PCMCIA_IOWAIT		0x001C</span>
<span class="cp">#define SSB_EXTIF_PROG_CFG		0x0020</span>
<span class="cp">#define SSB_EXTIF_PROG_WAITCNT		0x0024</span>
<span class="cp">#define SSB_EXTIF_FLASH_CFG		0x0028</span>
<span class="cp">#define SSB_EXTIF_FLASH_WAITCNT		0x002C</span>
<span class="cp">#define SSB_EXTIF_WATCHDOG		0x0040</span>
<span class="cp">#define SSB_EXTIF_CLOCK_N		0x0044</span>
<span class="cp">#define SSB_EXTIF_CLOCK_SB		0x0048</span>
<span class="cp">#define SSB_EXTIF_CLOCK_PCI		0x004C</span>
<span class="cp">#define SSB_EXTIF_CLOCK_MII		0x0050</span>
<span class="cp">#define SSB_EXTIF_GPIO_IN		0x0060</span>
<span class="cp">#define SSB_EXTIF_GPIO_OUT_BASE		0x0064</span>
<span class="cp">#define SSB_EXTIF_GPIO_OUTEN_BASE	0x0068</span>
<span class="cp">#define SSB_EXTIF_EJTAG_OUTEN		0x0090</span>
<span class="cp">#define SSB_EXTIF_GPIO_INTPOL		0x0094</span>
<span class="cp">#define SSB_EXTIF_GPIO_INTMASK		0x0098</span>
<span class="cp">#define SSB_EXTIF_UART_DATA		0x0300</span>
<span class="cp">#define SSB_EXTIF_UART_TIMER		0x0310</span>
<span class="cp">#define SSB_EXTIF_UART_FCR		0x0320</span>
<span class="cp">#define SSB_EXTIF_UART_LCR		0x0330</span>
<span class="cp">#define SSB_EXTIF_UART_MCR		0x0340</span>
<span class="cp">#define SSB_EXTIF_UART_LSR		0x0350</span>
<span class="cp">#define SSB_EXTIF_UART_MSR		0x0360</span>
<span class="cp">#define SSB_EXTIF_UART_SCRATCH		0x0370</span>




<span class="cm">/* pcmcia/prog/flash_config */</span>
<span class="cp">#define	SSB_EXTCFG_EN			(1 &lt;&lt; 0)	</span><span class="cm">/* enable */</span><span class="cp"></span>
<span class="cp">#define	SSB_EXTCFG_MODE			0xE		</span><span class="cm">/* mode */</span><span class="cp"></span>
<span class="cp">#define	SSB_EXTCFG_MODE_SHIFT		1</span>
<span class="cp">#define	 SSB_EXTCFG_MODE_FLASH		0x0		</span><span class="cm">/* flash/asynchronous mode */</span><span class="cp"></span>
<span class="cp">#define	 SSB_EXTCFG_MODE_SYNC		0x2		</span><span class="cm">/* synchronous mode */</span><span class="cp"></span>
<span class="cp">#define	 SSB_EXTCFG_MODE_PCMCIA		0x4		</span><span class="cm">/* pcmcia mode */</span><span class="cp"></span>
<span class="cp">#define	SSB_EXTCFG_DS16			(1 &lt;&lt; 4)	</span><span class="cm">/* destsize:  0=8bit, 1=16bit */</span><span class="cp"></span>
<span class="cp">#define	SSB_EXTCFG_BSWAP		(1 &lt;&lt; 5)	</span><span class="cm">/* byteswap */</span><span class="cp"></span>
<span class="cp">#define	SSB_EXTCFG_CLKDIV		0xC0		</span><span class="cm">/* clock divider */</span><span class="cp"></span>
<span class="cp">#define	SSB_EXTCFG_CLKDIV_SHIFT		6</span>
<span class="cp">#define	 SSB_EXTCFG_CLKDIV_2		0x0		</span><span class="cm">/* backplane/2 */</span><span class="cp"></span>
<span class="cp">#define	 SSB_EXTCFG_CLKDIV_3		0x40		</span><span class="cm">/* backplane/3 */</span><span class="cp"></span>
<span class="cp">#define	 SSB_EXTCFG_CLKDIV_4		0x80		</span><span class="cm">/* backplane/4 */</span><span class="cp"></span>
<span class="cp">#define	SSB_EXTCFG_CLKEN		(1 &lt;&lt; 8)	</span><span class="cm">/* clock enable */</span><span class="cp"></span>
<span class="cp">#define	SSB_EXTCFG_STROBE		(1 &lt;&lt; 9)	</span><span class="cm">/* size/bytestrobe (synch only) */</span><span class="cp"></span>

<span class="cm">/* pcmcia_memwait */</span>
<span class="cp">#define	SSB_PCMCIA_MEMW_0		0x0000003F	</span><span class="cm">/* waitcount0 */</span><span class="cp"></span>
<span class="cp">#define	SSB_PCMCIA_MEMW_1		0x00001F00	</span><span class="cm">/* waitcount1 */</span><span class="cp"></span>
<span class="cp">#define	SSB_PCMCIA_MEMW_1_SHIFT		8</span>
<span class="cp">#define	SSB_PCMCIA_MEMW_2		0x001F0000	</span><span class="cm">/* waitcount2 */</span><span class="cp"></span>
<span class="cp">#define	SSB_PCMCIA_MEMW_2_SHIFT		16</span>
<span class="cp">#define	SSB_PCMCIA_MEMW_3		0x1F000000	</span><span class="cm">/* waitcount3 */</span><span class="cp"></span>
<span class="cp">#define	SSB_PCMCIA_MEMW_3_SHIFT		24</span>

<span class="cm">/* pcmcia_attrwait */</span>
<span class="cp">#define	SSB_PCMCIA_ATTW_0		0x0000003F	</span><span class="cm">/* waitcount0 */</span><span class="cp"></span>
<span class="cp">#define	SSB_PCMCIA_ATTW_1		0x00001F00	</span><span class="cm">/* waitcount1 */</span><span class="cp"></span>
<span class="cp">#define	SSB_PCMCIA_ATTW_1_SHIFT		8</span>
<span class="cp">#define	SSB_PCMCIA_ATTW_2		0x001F0000	</span><span class="cm">/* waitcount2 */</span><span class="cp"></span>
<span class="cp">#define	SSB_PCMCIA_ATTW_2_SHIFT		16</span>
<span class="cp">#define	SSB_PCMCIA_ATTW_3		0x1F000000	</span><span class="cm">/* waitcount3 */</span><span class="cp"></span>
<span class="cp">#define	SSB_PCMCIA_ATTW_3_SHIFT		24</span>

<span class="cm">/* pcmcia_iowait */</span>
<span class="cp">#define	SSB_PCMCIA_IOW_0		0x0000003F	</span><span class="cm">/* waitcount0 */</span><span class="cp"></span>
<span class="cp">#define	SSB_PCMCIA_IOW_1		0x00001F00	</span><span class="cm">/* waitcount1 */</span><span class="cp"></span>
<span class="cp">#define	SSB_PCMCIA_IOW_1_SHIFT		8</span>
<span class="cp">#define	SSB_PCMCIA_IOW_2		0x001F0000	</span><span class="cm">/* waitcount2 */</span><span class="cp"></span>
<span class="cp">#define	SSB_PCMCIA_IOW_2_SHIFT		16</span>
<span class="cp">#define	SSB_PCMCIA_IOW_3		0x1F000000	</span><span class="cm">/* waitcount3 */</span><span class="cp"></span>
<span class="cp">#define	SSB_PCMCIA_IOW_3_SHIFT		24</span>

<span class="cm">/* prog_waitcount */</span>
<span class="cp">#define	SSB_PROG_WCNT_0			0x0000001F	</span><span class="cm">/* waitcount0 */</span><span class="cp"></span>
<span class="cp">#define	SSB_PROG_WCNT_1			0x00001F00	</span><span class="cm">/* waitcount1 */</span><span class="cp"></span>
<span class="cp">#define	SSB_PROG_WCNT_1_SHIFT		8</span>
<span class="cp">#define	SSB_PROG_WCNT_2			0x001F0000	</span><span class="cm">/* waitcount2 */</span><span class="cp"></span>
<span class="cp">#define	SSB_PROG_WCNT_2_SHIFT		16</span>
<span class="cp">#define	SSB_PROG_WCNT_3			0x1F000000	</span><span class="cm">/* waitcount3 */</span><span class="cp"></span>
<span class="cp">#define	SSB_PROG_WCNT_3_SHIFT		24</span>

<span class="cp">#define SSB_PROG_W0			0x0000000C</span>
<span class="cp">#define SSB_PROG_W1			0x00000A00</span>
<span class="cp">#define SSB_PROG_W2			0x00020000</span>
<span class="cp">#define SSB_PROG_W3			0x01000000</span>

<span class="cm">/* flash_waitcount */</span>
<span class="cp">#define	SSB_FLASH_WCNT_0		0x0000001F	</span><span class="cm">/* waitcount0 */</span><span class="cp"></span>
<span class="cp">#define	SSB_FLASH_WCNT_1		0x00001F00	</span><span class="cm">/* waitcount1 */</span><span class="cp"></span>
<span class="cp">#define	SSB_FLASH_WCNT_1_SHIFT		8</span>
<span class="cp">#define	SSB_FLASH_WCNT_2		0x001F0000	</span><span class="cm">/* waitcount2 */</span><span class="cp"></span>
<span class="cp">#define	SSB_FLASH_WCNT_2_SHIFT		16</span>
<span class="cp">#define	SSB_FLASH_WCNT_3		0x1F000000	</span><span class="cm">/* waitcount3 */</span><span class="cp"></span>
<span class="cp">#define	SSB_FLASH_WCNT_3_SHIFT		24</span>

<span class="cm">/* watchdog */</span>
<span class="cp">#define SSB_EXTIF_WATCHDOG_CLK		48000000	</span><span class="cm">/* Hz */</span><span class="cp"></span>



<span class="cp">#ifdef CONFIG_SSB_DRIVER_EXTIF</span>

<span class="k">struct</span> <span class="n">ssb_extif</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssb_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span> <span class="nf">ssb_extif_available</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_extif</span> <span class="o">*</span><span class="n">extif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">extif</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">ssb_extif_get_clockcontrol</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_extif</span> <span class="o">*</span><span class="n">extif</span><span class="p">,</span>
			               <span class="n">u32</span> <span class="o">*</span><span class="n">plltype</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">n</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">m</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">ssb_extif_timing_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_extif</span> <span class="o">*</span><span class="n">extif</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ns</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">ssb_extif_watchdog_timer_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_extif</span> <span class="o">*</span><span class="n">extif</span><span class="p">,</span>
					 <span class="n">u32</span> <span class="n">ticks</span><span class="p">);</span>

<span class="cm">/* Extif GPIO pin access */</span>
<span class="n">u32</span> <span class="n">ssb_extif_gpio_in</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_extif</span> <span class="o">*</span><span class="n">extif</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">);</span>
<span class="n">u32</span> <span class="n">ssb_extif_gpio_out</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_extif</span> <span class="o">*</span><span class="n">extif</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">);</span>
<span class="n">u32</span> <span class="n">ssb_extif_gpio_outen</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_extif</span> <span class="o">*</span><span class="n">extif</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">);</span>
<span class="n">u32</span> <span class="n">ssb_extif_gpio_polarity</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_extif</span> <span class="o">*</span><span class="n">extif</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">);</span>
<span class="n">u32</span> <span class="n">ssb_extif_gpio_intmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_extif</span> <span class="o">*</span><span class="n">extif</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_SSB_SERIAL</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">ssb_extif_serial_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_extif</span> <span class="o">*</span><span class="n">extif</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">ssb_serial_port</span> <span class="o">*</span><span class="n">ports</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SSB_SERIAL */</span><span class="cp"></span>


<span class="cp">#else </span><span class="cm">/* CONFIG_SSB_DRIVER_EXTIF */</span><span class="cp"></span>
<span class="cm">/* extif disabled */</span>

<span class="k">struct</span> <span class="n">ssb_extif</span> <span class="p">{</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span> <span class="nf">ssb_extif_available</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_extif</span> <span class="o">*</span><span class="n">extif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span>
<span class="kt">void</span> <span class="nf">ssb_extif_get_clockcontrol</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_extif</span> <span class="o">*</span><span class="n">extif</span><span class="p">,</span>
			        <span class="n">u32</span> <span class="o">*</span><span class="n">plltype</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">n</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">m</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span>
<span class="kt">void</span> <span class="nf">ssb_extif_watchdog_timer_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_extif</span> <span class="o">*</span><span class="n">extif</span><span class="p">,</span>
				  <span class="n">u32</span> <span class="n">ticks</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_SSB_DRIVER_EXTIF */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* LINUX_SSB_EXTIFCORE_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
