var __xr_tmp = [
{"id":"MSG_RST", "file":"include/linux/socket.h", "line":259, "type":"d", }
,{"id":"MSG_SIMPLE_TAG", "file":"include/scsi/scsi_tcq.h", "line":9, "type":"d", }
,{"id":"MSG_STAT", "file":"include/linux/msg.h", "line":7, "type":"d", }
,{"id":"MSG_STOP_CPU", "file":"include/linux/smp.h", "line":103, "type":"d", }
,{"id":"MSG_SYN", "file":"include/linux/socket.h", "line":257, "type":"d", }
,{"id":"MSG_TRUNC", "file":"include/linux/socket.h", "line":252, "type":"d", }
,{"id":"MSG_TRYHARD", "file":"include/linux/socket.h", "line":249, "type":"d", }
,{"id":"MSG_WAITALL", "file":"include/linux/socket.h", "line":255, "type":"d", }
,{"id":"MSG_WAITFORONE", "file":"include/linux/socket.h", "line":263, "type":"d", }
,{"id":"MSG__RECEIVE", "file":"security/selinux/av_permissions.h", "line":480, "type":"d", }
,{"id":"MSG__SEND", "file":"security/selinux/av_permissions.h", "line":479, "type":"d", }
,{"id":"MSI_ADDR_BASE_HI", "file":"arch/x86/include/asm/msidef.h", "line":33, "type":"d", }
,{"id":"MSI_ADDR_BASE_LO", "file":"arch/x86/include/asm/msidef.h", "line":34, "type":"d", }
,{"id":"MSI_ADDR_DEST_ID", "file":"arch/x86/include/asm/msidef.h", "line":48, "type":"d", }
,{"id":"MSI_ADDR_DEST_ID_MASK", "file":"arch/x86/include/asm/msidef.h", "line":47, "type":"d", }
,{"id":"MSI_ADDR_DEST_ID_SHIFT", "file":"arch/x86/include/asm/msidef.h", "line":46, "type":"d", }
,{"id":"MSI_ADDR_DEST_MODE_LOGICAL", "file":"arch/x86/include/asm/msidef.h", "line":38, "type":"d", }
,{"id":"MSI_ADDR_DEST_MODE_PHYSICAL", "file":"arch/x86/include/asm/msidef.h", "line":37, "type":"d", }
,{"id":"MSI_ADDR_DEST_MODE_SHIFT", "file":"arch/x86/include/asm/msidef.h", "line":36, "type":"d", }
,{"id":"MSI_ADDR_EXT_DEST_ID", "file":"arch/x86/include/asm/msidef.h", "line":50, "type":"d", }
,{"id":"MSI_ADDR_IR_EXT_INT", "file":"arch/x86/include/asm/msidef.h", "line":52, "type":"d", }
,{"id":"MSI_ADDR_IR_INDEX1", "file":"arch/x86/include/asm/msidef.h", "line":54, "type":"d", }
,{"id":"MSI_ADDR_IR_INDEX2", "file":"arch/x86/include/asm/msidef.h", "line":55, "type":"d", }
,{"id":"MSI_ADDR_IR_SHV", "file":"arch/x86/include/asm/msidef.h", "line":53, "type":"d", }
,{"id":"MSI_ADDR_REDIRECTION_CPU", "file":"arch/x86/include/asm/msidef.h", "line":41, "type":"d", }
,{"id":"MSI_ADDR_REDIRECTION_LOWPRI", "file":"arch/x86/include/asm/msidef.h", "line":43, "type":"d", }
,{"id":"MSI_ADDR_REDIRECTION_SHIFT", "file":"arch/x86/include/asm/msidef.h", "line":40, "type":"d", }
,{"id":"MSI_DATA_DELIVERY_FIXED", "file":"arch/x86/include/asm/msidef.h", "line":18, "type":"d", }
,{"id":"MSI_DATA_DELIVERY_LOWPRI", "file":"arch/x86/include/asm/msidef.h", "line":19, "type":"d", }
,{"id":"MSI_DATA_DELIVERY_MODE_SHIFT", "file":"arch/x86/include/asm/msidef.h", "line":17, "type":"d", }
,{"id":"MSI_DATA_LEVEL_ASSERT", "file":"arch/x86/include/asm/msidef.h", "line":23, "type":"d", }
,{"id":"MSI_DATA_LEVEL_DEASSERT", "file":"arch/x86/include/asm/msidef.h", "line":22, "type":"d", }
,{"id":"MSI_DATA_LEVEL_SHIFT", "file":"arch/x86/include/asm/msidef.h", "line":21, "type":"d", }
,{"id":"MSI_DATA_TRIGGER_EDGE", "file":"arch/x86/include/asm/msidef.h", "line":26, "type":"d", }
,{"id":"MSI_DATA_TRIGGER_LEVEL", "file":"arch/x86/include/asm/msidef.h", "line":27, "type":"d", }
,{"id":"MSI_DATA_TRIGGER_SHIFT", "file":"arch/x86/include/asm/msidef.h", "line":25, "type":"d", }
,{"id":"MSI_DATA_VECTOR", "file":"arch/x86/include/asm/msidef.h", "line":14, "type":"d", }
,{"id":"MSI_DATA_VECTOR_MASK", "file":"arch/x86/include/asm/msidef.h", "line":13, "type":"d", }
,{"id":"MSI_DATA_VECTOR_SHIFT", "file":"arch/x86/include/asm/msidef.h", "line":12, "type":"d", }
,{"id":"MSI_H", "file":"drivers/pci/msi.h", "line":7, "type":"d", }
,{"id":"MSR", "file":"arch/x86/kernel/early_printk.c", "line":90, "type":"d", }
,{"id":"MSR_AMD64_DC_CFG", "file":"arch/x86/include/asm/msr-index.h", "line":112, "type":"d", }
,{"id":"MSR_AMD64_IBSCTL", "file":"arch/x86/include/asm/msr-index.h", "line":123, "type":"d", }
,{"id":"MSR_AMD64_IBSDCLINAD", "file":"arch/x86/include/asm/msr-index.h", "line":121, "type":"d", }
,{"id":"MSR_AMD64_IBSDCPHYSAD", "file":"arch/x86/include/asm/msr-index.h", "line":122, "type":"d", }
,{"id":"MSR_AMD64_IBSFETCHCTL", "file":"arch/x86/include/asm/msr-index.h", "line":113, "type":"d", }
,{"id":"MSR_AMD64_IBSFETCHLINAD", "file":"arch/x86/include/asm/msr-index.h", "line":114, "type":"d", }
,{"id":"MSR_AMD64_IBSFETCHPHYSAD", "file":"arch/x86/include/asm/msr-index.h", "line":115, "type":"d", }
,{"id":"MSR_AMD64_IBSOPCTL", "file":"arch/x86/include/asm/msr-index.h", "line":116, "type":"d", }
,{"id":"MSR_AMD64_IBSOPDATA", "file":"arch/x86/include/asm/msr-index.h", "line":118, "type":"d", }
,{"id":"MSR_AMD64_IBSOPDATA2", "file":"arch/x86/include/asm/msr-index.h", "line":119, "type":"d", }
,{"id":"MSR_AMD64_IBSOPDATA3", "file":"arch/x86/include/asm/msr-index.h", "line":120, "type":"d", }
,{"id":"MSR_AMD64_IBSOPRIP", "file":"arch/x86/include/asm/msr-index.h", "line":117, "type":"d", }
,{"id":"MSR_AMD64_NB_CFG", "file":"arch/x86/include/asm/msr-index.h", "line":108, "type":"d", }
,{"id":"MSR_AMD64_OSVW_ID_LENGTH", "file":"arch/x86/include/asm/msr-index.h", "line":110, "type":"d", }
,{"id":"MSR_AMD64_OSVW_STATUS", "file":"arch/x86/include/asm/msr-index.h", "line":111, "type":"d", }
,{"id":"MSR_AMD64_PATCH_LEVEL", "file":"arch/x86/include/asm/msr-index.h", "line":107, "type":"d", }
,{"id":"MSR_AMD64_PATCH_LOADER", "file":"arch/x86/include/asm/msr-index.h", "line":109, "type":"d", }
,{"id":"MSR_ARCH_PERFMON_EVENTSEL0", "file":"arch/x86/include/asm/perf_event.h", "line":18, "type":"d", }
,{"id":"MSR_ARCH_PERFMON_EVENTSEL1", "file":"arch/x86/include/asm/perf_event.h", "line":19, "type":"d", }
,{"id":"MSR_ARCH_PERFMON_FIXED_CTR0", "file":"arch/x86/include/asm/perf_event.h", "line":93, "type":"d", }
,{"id":"MSR_ARCH_PERFMON_FIXED_CTR1", "file":"arch/x86/include/asm/perf_event.h", "line":97, "type":"d", }
,{"id":"MSR_ARCH_PERFMON_FIXED_CTR2", "file":"arch/x86/include/asm/perf_event.h", "line":101, "type":"d", }
,{"id":"MSR_ARCH_PERFMON_FIXED_CTR_CTRL", "file":"arch/x86/include/asm/perf_event.h", "line":86, "type":"d", }
,{"id":"MSR_ARCH_PERFMON_PERFCTR0", "file":"arch/x86/include/asm/perf_event.h", "line":15, "type":"d", }
,{"id":"MSR_ARCH_PERFMON_PERFCTR1", "file":"arch/x86/include/asm/perf_event.h", "line":16, "type":"d", }
,{"id":"MSR_BITMAP", "file":"arch/x86/include/asm/vmx.h", "line":101, "type":"e", "scope_line":80, "scope_name":"vmcs_field", }
,{"id":"MSR_BITMAP_HIGH", "file":"arch/x86/include/asm/vmx.h", "line":102, "type":"e", "scope_line":80, "scope_name":"vmcs_field", }
,{"id":"MSR_CORE_PERF_FIXED_CTR0", "file":"arch/x86/include/asm/msr-index.h", "line":384, "type":"d", }
,{"id":"MSR_CORE_PERF_FIXED_CTR1", "file":"arch/x86/include/asm/msr-index.h", "line":385, "type":"d", }
,{"id":"MSR_CORE_PERF_FIXED_CTR2", "file":"arch/x86/include/asm/msr-index.h", "line":386, "type":"d", }
,{"id":"MSR_CORE_PERF_FIXED_CTR_CTRL", "file":"arch/x86/include/asm/msr-index.h", "line":387, "type":"d", }
,{"id":"MSR_CORE_PERF_GLOBAL_CTRL", "file":"arch/x86/include/asm/msr-index.h", "line":389, "type":"d", }
,{"id":"MSR_CORE_PERF_GLOBAL_OVF_CTRL", "file":"arch/x86/include/asm/msr-index.h", "line":390, "type":"d", }
,{"id":"MSR_CORE_PERF_GLOBAL_STATUS", "file":"arch/x86/include/asm/msr-index.h", "line":388, "type":"d", }
,{"id":"MSR_CSTAR", "file":"arch/x86/include/asm/msr-index.h", "line":10, "type":"d", }
,{"id":"MSR_C_HI_STP_GNT_BENIGN", "file":"arch/x86/kernel/cpu/cpufreq/powernow-k8.h", "line":98, "type":"d", }
,{"id":"MSR_C_HI_STP_GNT_TO", "file":"arch/x86/kernel/cpu/cpufreq/powernow-k8.h", "line":84, "type":"d", }
,{"id":"MSR_C_LO_INIT_FID_VID", "file":"arch/x86/kernel/cpu/cpufreq/powernow-k8.h", "line":78, "type":"d", }
,{"id":"MSR_C_LO_NEW_FID", "file":"arch/x86/kernel/cpu/cpufreq/powernow-k8.h", "line":80, "type":"d", }
,{"id":"MSR_C_LO_NEW_VID", "file":"arch/x86/kernel/cpu/cpufreq/powernow-k8.h", "line":79, "type":"d", }
,{"id":"MSR_C_LO_VID_SHIFT", "file":"arch/x86/kernel/cpu/cpufreq/powernow-k8.h", "line":81, "type":"d", }
,{"id":"MSR_EFER", "file":"arch/x86/include/asm/msr-index.h", "line":7, "type":"d", }
,{"id":"MSR_FAM10H_MMIO_CONF_BASE", "file":"arch/x86/include/asm/msr-index.h", "line":126, "type":"d", }
,{"id":"MSR_FAM10H_NODE_ID", "file":"arch/x86/include/asm/msr-index.h", "line":132, "type":"d", }
,{"id":"MSR_FIDVID_CTL", "file":"arch/x86/kernel/cpu/cpufreq/powernow-k8.h", "line":74, "type":"d", }
,{"id":"MSR_FIDVID_STATUS", "file":"arch/x86/kernel/cpu/cpufreq/powernow-k8.h", "line":75, "type":"d", }
,{"id":"MSR_FSB_FREQ", "file":"arch/x86/include/asm/msr-index.h", "line":37, "type":"d", }
,{"id":"MSR_FS_BASE", "file":"arch/x86/include/asm/msr-index.h", "line":12, "type":"d", }
,{"id":"MSR_GEODE_BUSCONT_CONF0", "file":"arch/x86/include/asm/msr-index.h", "line":393, "type":"d", }
,{"id":"MSR_GS_BASE", "file":"arch/x86/include/asm/msr-index.h", "line":13, "type":"d", }
,{"id":"MSR_IA32_APERF", "file":"arch/x86/include/asm/msr-index.h", "line":219, "type":"d", }
,{"id":"MSR_IA32_APICBASE", "file":"arch/x86/include/asm/msr-index.h", "line":207, "type":"d", }
,{"id":"MSR_IA32_APICBASE_BASE", "file":"arch/x86/include/asm/msr-index.h", "line":210, "type":"d", }
,{"id":"MSR_IA32_APICBASE_BSP", "file":"arch/x86/include/asm/msr-index.h", "line":208, "type":"d", }
,{"id":"MSR_IA32_APICBASE_ENABLE", "file":"arch/x86/include/asm/msr-index.h", "line":209, "type":"d", }
,{"id":"MSR_IA32_BBL_CR_CTL", "file":"arch/x86/include/asm/msr-index.h", "line":40, "type":"d", }
,{"id":"MSR_IA32_CR_PAT", "file":"arch/x86/include/asm/msr-index.h", "line":67, "type":"d", }
,{"id":"MSR_IA32_DEBUGCTLMSR", "file":"arch/x86/include/asm/msr-index.h", "line":69, "type":"d", }
,{"id":"MSR_IA32_DS_AREA", "file":"arch/x86/include/asm/msr-index.h", "line":51, "type":"d", }
,{"id":"MSR_IA32_EBL_CR_POWERON", "file":"arch/x86/include/asm/msr-index.h", "line":200, "type":"d", }
,{"id":"MSR_IA32_ENERGY_PERF_BIAS", "file":"arch/x86/include/asm/msr-index.h", "line":241, "type":"d", }
,{"id":"MSR_IA32_FEATURE_CONTROL", "file":"arch/x86/include/asm/msr-index.h", "line":201, "type":"d", }
,{"id":"MSR_IA32_LASTBRANCHFROMIP", "file":"arch/x86/include/asm/msr-index.h", "line":70, "type":"d", }
,{"id":"MSR_IA32_LASTBRANCHTOIP", "file":"arch/x86/include/asm/msr-index.h", "line":71, "type":"d", }
,{"id":"MSR_IA32_LASTINTFROMIP", "file":"arch/x86/include/asm/msr-index.h", "line":72, "type":"d", }
,{"id":"MSR_IA32_LASTINTTOIP", "file":"arch/x86/include/asm/msr-index.h", "line":73, "type":"d", }
,{"id":"MSR_IA32_MC0_ADDR", "file":"arch/x86/include/asm/msr-index.h", "line":87, "type":"d", }
,{"id":"MSR_IA32_MC0_CTL", "file":"arch/x86/include/asm/msr-index.h", "line":85, "type":"d", }
,{"id":"MSR_IA32_MC0_CTL2", "file":"arch/x86/include/asm/msr-index.h", "line":96, "type":"d", }
,{"id":"MSR_IA32_MC0_MISC", "file":"arch/x86/include/asm/msr-index.h", "line":88, "type":"d", }
,{"id":"MSR_IA32_MC0_STATUS", "file":"arch/x86/include/asm/msr-index.h", "line":86, "type":"d", }
,{"id":"MSR_IA32_MCG_CAP", "file":"arch/x86/include/asm/msr-index.h", "line":46, "type":"d", }
,{"id":"MSR_IA32_MCG_CTL", "file":"arch/x86/include/asm/msr-index.h", "line":48, "type":"d", }
,{"id":"MSR_IA32_MCG_EAX", "file":"arch/x86/include/asm/msr-index.h", "line":284, "type":"d", }
,{"id":"MSR_IA32_MCG_EBP", "file":"arch/x86/include/asm/msr-index.h", "line":290, "type":"d", }
,{"id":"MSR_IA32_MCG_EBX", "file":"arch/x86/include/asm/msr-index.h", "line":285, "type":"d", }
,{"id":"MSR_IA32_MCG_ECX", "file":"arch/x86/include/asm/msr-index.h", "line":286, "type":"d", }
,{"id":"MSR_IA32_MCG_EDI", "file":"arch/x86/include/asm/msr-index.h", "line":289, "type":"d", }
,{"id":"MSR_IA32_MCG_EDX", "file":"arch/x86/include/asm/msr-index.h", "line":287, "type":"d", }
,{"id":"MSR_IA32_MCG_EFLAGS", "file":"arch/x86/include/asm/msr-index.h", "line":292, "type":"d", }
,{"id":"MSR_IA32_MCG_EIP", "file":"arch/x86/include/asm/msr-index.h", "line":293, "type":"d", }
,{"id":"MSR_IA32_MCG_ESI", "file":"arch/x86/include/asm/msr-index.h", "line":288, "type":"d", }
,{"id":"MSR_IA32_MCG_ESP", "file":"arch/x86/include/asm/msr-index.h", "line":291, "type":"d", }
,{"id":"MSR_IA32_MCG_RESERVED", "file":"arch/x86/include/asm/msr-index.h", "line":294, "type":"d", }
,{"id":"MSR_IA32_MCG_STATUS", "file":"arch/x86/include/asm/msr-index.h", "line":47, "type":"d", }
,{"id":"MSR_IA32_MCx_ADDR", "file":"arch/x86/include/asm/msr-index.h", "line":92, "type":"d", }
,{"id":"MSR_IA32_MCx_CTL", "file":"arch/x86/include/asm/msr-index.h", "line":90, "type":"d", }
,{"id":"MSR_IA32_MCx_CTL2", "file":"arch/x86/include/asm/msr-index.h", "line":97, "type":"d", }
,{"id":"MSR_IA32_MCx_MISC", "file":"arch/x86/include/asm/msr-index.h", "line":93, "type":"d", }
,{"id":"MSR_IA32_MCx_STATUS", "file":"arch/x86/include/asm/msr-index.h", "line":91, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE", "file":"arch/x86/include/asm/msr-index.h", "line":237, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE", "file":"arch/x86/include/asm/msr-index.h", "line":276, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_BTS_UNAVAIL", "file":"arch/x86/include/asm/msr-index.h", "line":258, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE", "file":"arch/x86/include/asm/msr-index.h", "line":279, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_EMON", "file":"arch/x86/include/asm/msr-index.h", "line":257, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP", "file":"arch/x86/include/asm/msr-index.h", "line":260, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_FAST_STRING", "file":"arch/x86/include/asm/msr-index.h", "line":255, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_FERR", "file":"arch/x86/include/asm/msr-index.h", "line":273, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX", "file":"arch/x86/include/asm/msr-index.h", "line":274, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE", "file":"arch/x86/include/asm/msr-index.h", "line":281, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_L1D_CONTEXT", "file":"arch/x86/include/asm/msr-index.h", "line":278, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE", "file":"arch/x86/include/asm/msr-index.h", "line":270, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_LIMIT_CPUID", "file":"arch/x86/include/asm/msr-index.h", "line":262, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_MWAIT", "file":"arch/x86/include/asm/msr-index.h", "line":261, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL", "file":"arch/x86/include/asm/msr-index.h", "line":259, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE", "file":"arch/x86/include/asm/msr-index.h", "line":272, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK", "file":"arch/x86/include/asm/msr-index.h", "line":277, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE", "file":"arch/x86/include/asm/msr-index.h", "line":269, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK", "file":"arch/x86/include/asm/msr-index.h", "line":271, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_TCC", "file":"arch/x86/include/asm/msr-index.h", "line":256, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_TM1", "file":"arch/x86/include/asm/msr-index.h", "line":268, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_TM2", "file":"arch/x86/include/asm/msr-index.h", "line":275, "type":"d", }
,{"id":"MSR_IA32_MISC_ENABLE_TURBO_DISABLE", "file":"arch/x86/include/asm/msr-index.h", "line":280, "type":"d", }
,];
xr_frag_insert('t/d9/df0724373c04df037455fdd11013be185acf29.xr', __xr_tmp);
