// Seed: 3640041802
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    output supply1 id_2,
    output tri id_3,
    input wire id_4,
    output tri0 id_5,
    output tri1 id_6,
    output wire id_7,
    input tri0 id_8,
    input tri0 id_9,
    output wor id_10,
    input wire id_11,
    input wand id_12,
    output tri0 id_13,
    input wand id_14,
    output tri0 id_15,
    output uwire id_16,
    output tri id_17,
    input tri id_18,
    input wand id_19,
    input tri id_20
);
  wire id_22;
  module_0(
      id_22, id_22, id_22, id_22, id_22
  );
endmodule
