--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Dec 23 22:41:00 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     test
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk]
            1442 items scored, 966 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.597ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             count_489__i0  (from clk +)
   Destination:    FD1P3JX    PD             char_a_i0_i15  (to clk +)

   Delay:                  10.451ns  (29.6% logic, 70.4% route), 7 logic levels.

 Constraint Details:

     10.451ns data_path count_489__i0 to char_a_i0_i15 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.597ns

 Path Details: count_489__i0 to char_a_i0_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_489__i0 (from clk)
Route         2   e 1.002                                  count[0]
LUT4        ---     0.448              C to Z              i17_4_lut
Route         1   e 0.788                                  n42
LUT4        ---     0.448              B to Z              i21_4_lut
Route         1   e 0.788                                  n46
LUT4        ---     0.448              B to Z              i23_4_lut
Route         1   e 0.788                                  n48
LUT4        ---     0.448              B to Z              i24_4_lut
Route         6   e 1.218                                  clk_enable_18
LUT4        ---     0.448              A to Z              i1_4_lut
Route        18   e 1.521                                  clk_enable_21
LUT4        ---     0.448              A to Z              i786_2_lut
Route         7   e 1.255                                  n3666
                  --------
                   10.451  (29.6% logic, 70.4% route), 7 logic levels.


Error:  The following path violates requirements by 5.597ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             count_489__i0  (from clk +)
   Destination:    FD1P3JX    PD             char_a_i0_i12  (to clk +)

   Delay:                  10.451ns  (29.6% logic, 70.4% route), 7 logic levels.

 Constraint Details:

     10.451ns data_path count_489__i0 to char_a_i0_i12 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.597ns

 Path Details: count_489__i0 to char_a_i0_i12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_489__i0 (from clk)
Route         2   e 1.002                                  count[0]
LUT4        ---     0.448              C to Z              i17_4_lut
Route         1   e 0.788                                  n42
LUT4        ---     0.448              B to Z              i21_4_lut
Route         1   e 0.788                                  n46
LUT4        ---     0.448              B to Z              i23_4_lut
Route         1   e 0.788                                  n48
LUT4        ---     0.448              B to Z              i24_4_lut
Route         6   e 1.218                                  clk_enable_18
LUT4        ---     0.448              A to Z              i1_4_lut
Route        18   e 1.521                                  clk_enable_21
LUT4        ---     0.448              A to Z              i782_2_lut
Route         7   e 1.255                                  n3675
                  --------
                   10.451  (29.6% logic, 70.4% route), 7 logic levels.


Error:  The following path violates requirements by 5.597ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             count_489__i0  (from clk +)
   Destination:    FD1P3JX    PD             char_a_i0_i10  (to clk +)

   Delay:                  10.451ns  (29.6% logic, 70.4% route), 7 logic levels.

 Constraint Details:

     10.451ns data_path count_489__i0 to char_a_i0_i10 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.597ns

 Path Details: count_489__i0 to char_a_i0_i10

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_489__i0 (from clk)
Route         2   e 1.002                                  count[0]
LUT4        ---     0.448              C to Z              i17_4_lut
Route         1   e 0.788                                  n42
LUT4        ---     0.448              B to Z              i21_4_lut
Route         1   e 0.788                                  n46
LUT4        ---     0.448              B to Z              i23_4_lut
Route         1   e 0.788                                  n48
LUT4        ---     0.448              B to Z              i24_4_lut
Route         6   e 1.218                                  clk_enable_18
LUT4        ---     0.448              A to Z              i1_4_lut
Route        18   e 1.521                                  clk_enable_21
LUT4        ---     0.448              A to Z              i782_2_lut
Route         7   e 1.255                                  n3675
                  --------
                   10.451  (29.6% logic, 70.4% route), 7 logic levels.

Warning: 10.597 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |     5.000 ns|    10.597 ns|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
clk_enable_21                           |      18|     868|     89.86%
                                        |        |        |
clk_enable_18                           |       6|     830|     85.92%
                                        |        |        |
n48                                     |       1|     560|     57.97%
                                        |        |        |
n46                                     |       1|     280|     28.99%
                                        |        |        |
n3666                                   |       7|     210|     21.74%
                                        |        |        |
n3675                                   |       7|     210|     21.74%
                                        |        |        |
n40                                     |       1|     140|     14.49%
                                        |        |        |
n42                                     |       1|     140|     14.49%
                                        |        |        |
n43                                     |       1|     120|     12.42%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 966  Score: 2741978

Constraints cover  1442 paths, 99 nets, and 257 connections (80.1% coverage)


Peak memory: 203530240 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
