ARM GAS  /tmp/cc2qg2uH.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"usb_endp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.EP1_OUT_Callback,"ax",%progbits
  16              		.align	1
  17              		.p2align 2,,3
  18              		.global	EP1_OUT_Callback
  19              		.arch armv7-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu softvfp
  25              	EP1_OUT_Callback:
  26              	.LFB29:
  27              		.file 1 "../application/Src/usb_endp.c"
   1:../application/Src/usb_endp.c **** /**
   2:../application/Src/usb_endp.c ****   ******************************************************************************
   3:../application/Src/usb_endp.c ****   * @file    usb_endp.c
   4:../application/Src/usb_endp.c ****   * @author  MCD Application Team
   5:../application/Src/usb_endp.c ****   * @version V4.1.0
   6:../application/Src/usb_endp.c ****   * @date    26-May-2017
   7:../application/Src/usb_endp.c ****   * @brief   Endpoint routines
   8:../application/Src/usb_endp.c ****   ******************************************************************************
   9:../application/Src/usb_endp.c ****   * @attention
  10:../application/Src/usb_endp.c ****   *
  11:../application/Src/usb_endp.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  12:../application/Src/usb_endp.c ****   *
  13:../application/Src/usb_endp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  14:../application/Src/usb_endp.c ****   * are permitted provided that the following conditions are met:
  15:../application/Src/usb_endp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  16:../application/Src/usb_endp.c ****   *      this list of conditions and the following disclaimer.
  17:../application/Src/usb_endp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  18:../application/Src/usb_endp.c ****   *      this list of conditions and the following disclaimer in the documentation
  19:../application/Src/usb_endp.c ****   *      and/or other materials provided with the distribution.
  20:../application/Src/usb_endp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  21:../application/Src/usb_endp.c ****   *      may be used to endorse or promote products derived from this software
  22:../application/Src/usb_endp.c ****   *      without specific prior written permission.
  23:../application/Src/usb_endp.c ****   *
  24:../application/Src/usb_endp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:../application/Src/usb_endp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:../application/Src/usb_endp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  27:../application/Src/usb_endp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  28:../application/Src/usb_endp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  29:../application/Src/usb_endp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  30:../application/Src/usb_endp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  31:../application/Src/usb_endp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
ARM GAS  /tmp/cc2qg2uH.s 			page 2


  32:../application/Src/usb_endp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  33:../application/Src/usb_endp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34:../application/Src/usb_endp.c ****   *
  35:../application/Src/usb_endp.c ****   ******************************************************************************
  36:../application/Src/usb_endp.c ****   */
  37:../application/Src/usb_endp.c **** 
  38:../application/Src/usb_endp.c **** 
  39:../application/Src/usb_endp.c **** /* Includes ------------------------------------------------------------------*/
  40:../application/Src/usb_endp.c **** 
  41:../application/Src/usb_endp.c **** #include "usb_hw.h"
  42:../application/Src/usb_endp.c **** #include "usb_lib.h"
  43:../application/Src/usb_endp.c **** #include "usb_istr.h"
  44:../application/Src/usb_endp.c **** #include "usb_pwr.h"
  45:../application/Src/usb_endp.c **** 
  46:../application/Src/usb_endp.c **** #include "config.h"
  47:../application/Src/usb_endp.c **** #include "crc16.h"
  48:../application/Src/usb_endp.c **** 
  49:../application/Src/usb_endp.c **** /* Private typedef -----------------------------------------------------------*/
  50:../application/Src/usb_endp.c **** /* Private define ------------------------------------------------------------*/
  51:../application/Src/usb_endp.c **** /* Private macro -------------------------------------------------------------*/
  52:../application/Src/usb_endp.c **** /* Private variables ---------------------------------------------------------*/
  53:../application/Src/usb_endp.c **** volatile extern uint8_t bootloader;
  54:../application/Src/usb_endp.c **** volatile extern int32_t joy_ticks;
  55:../application/Src/usb_endp.c **** 
  56:../application/Src/usb_endp.c **** __IO uint8_t EP1_PrevXferComplete = 1;
  57:../application/Src/usb_endp.c **** __IO uint8_t EP2_PrevXferComplete = 1;
  58:../application/Src/usb_endp.c **** 
  59:../application/Src/usb_endp.c **** /* Private function prototypes -----------------------------------------------*/
  60:../application/Src/usb_endp.c **** /* Private functions ---------------------------------------------------------*/
  61:../application/Src/usb_endp.c **** 
  62:../application/Src/usb_endp.c **** /*******************************************************************************
  63:../application/Src/usb_endp.c **** * Function Name  : EP1_OUT_Callback.
  64:../application/Src/usb_endp.c **** * Description    : EP1 OUT Callback Routine.
  65:../application/Src/usb_endp.c **** * Input          : None.
  66:../application/Src/usb_endp.c **** * Output         : None.
  67:../application/Src/usb_endp.c **** * Return         : None.
  68:../application/Src/usb_endp.c **** *******************************************************************************/
  69:../application/Src/usb_endp.c **** void EP1_OUT_Callback(void)
  70:../application/Src/usb_endp.c **** {
  28              		.loc 1 70 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  71:../application/Src/usb_endp.c **** 	SetEPRxStatus(ENDP1, EP_RX_VALID);
  33              		.loc 1 71 2 view .LVU1
  34 0000 4FF44051 		mov	r1, #12288
  35 0004 0120     		movs	r0, #1
  36 0006 FFF7FEBF 		b	SetEPRxStatus
  37              	.LVL0:
  38              		.cfi_endproc
  39              	.LFE29:
  41              		.section	.rodata.EP2_OUT_Callback.str1.4,"aMS",%progbits,1
  42              		.align	2
  43              	.LC0:
  44 0000 626F6F74 		.ascii	"bootloader run\000"
  44      6C6F6164 
ARM GAS  /tmp/cc2qg2uH.s 			page 3


  44      65722072 
  44      756E00
  45              		.section	.text.EP2_OUT_Callback,"ax",%progbits
  46              		.align	1
  47              		.p2align 2,,3
  48              		.global	EP2_OUT_Callback
  49              		.syntax unified
  50              		.thumb
  51              		.thumb_func
  52              		.fpu softvfp
  54              	EP2_OUT_Callback:
  55              	.LFB30:
  72:../application/Src/usb_endp.c **** }
  73:../application/Src/usb_endp.c **** 
  74:../application/Src/usb_endp.c **** /*******************************************************************************
  75:../application/Src/usb_endp.c **** * Function Name  : EP2_OUT_Callback.
  76:../application/Src/usb_endp.c **** * Description    : EP2 OUT Callback Routine.
  77:../application/Src/usb_endp.c **** * Input          : None.
  78:../application/Src/usb_endp.c **** * Output         : None.
  79:../application/Src/usb_endp.c **** * Return         : None.
  80:../application/Src/usb_endp.c **** *******************************************************************************/
  81:../application/Src/usb_endp.c **** void EP2_OUT_Callback(void)
  82:../application/Src/usb_endp.c **** {
  56              		.loc 1 82 1 view -0
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 136
  59              		@ frame_needed = 0, uses_anonymous_args = 0
  83:../application/Src/usb_endp.c **** 	static  dev_config_t tmp_dev_config;
  60              		.loc 1 83 2 view .LVU3
  84:../application/Src/usb_endp.c **** 	
  85:../application/Src/usb_endp.c **** 	uint8_t config_in_cnt;
  61              		.loc 1 85 2 view .LVU4
  86:../application/Src/usb_endp.c **** 	uint8_t config_out_cnt;
  62              		.loc 1 86 2 view .LVU5
  87:../application/Src/usb_endp.c **** 	uint8_t tmp_buf[64];
  63              		.loc 1 87 2 view .LVU6
  88:../application/Src/usb_endp.c **** 	uint8_t hid_buf[64];
  64              		.loc 1 88 2 view .LVU7
  89:../application/Src/usb_endp.c **** //	uint8_t i;
  90:../application/Src/usb_endp.c **** //	uint8_t pos = 2;
  91:../application/Src/usb_endp.c **** 	uint8_t repotId;
  65              		.loc 1 91 2 view .LVU8
  92:../application/Src/usb_endp.c **** 
  93:../application/Src/usb_endp.c **** 	// 2 second delay for joy report
  94:../application/Src/usb_endp.c **** 	joy_ticks = GetTick() + 2000;
  66              		.loc 1 94 2 view .LVU9
  82:../application/Src/usb_endp.c **** 	static  dev_config_t tmp_dev_config;
  67              		.loc 1 82 1 is_stmt 0 view .LVU10
  68 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  69              	.LCFI0:
  70              		.cfi_def_cfa_offset 20
  71              		.cfi_offset 4, -20
  72              		.cfi_offset 5, -16
  73              		.cfi_offset 6, -12
  74              		.cfi_offset 7, -8
  75              		.cfi_offset 14, -4
  76 0002 A3B0     		sub	sp, sp, #140
ARM GAS  /tmp/cc2qg2uH.s 			page 4


  77              	.LCFI1:
  78              		.cfi_def_cfa_offset 160
  79              		.loc 1 94 14 view .LVU11
  80 0004 FFF7FEFF 		bl	GetTick
  81              	.LVL1:
  82              		.loc 1 94 12 view .LVU12
  83 0008 924A     		ldr	r2, .L42
  84              		.loc 1 94 24 view .LVU13
  85 000a 00F5FA63 		add	r3, r0, #2000
  95:../application/Src/usb_endp.c **** 	
  96:../application/Src/usb_endp.c **** 	/* Read received data (2 bytes) */  
  97:../application/Src/usb_endp.c ****   USB_SIL_Read(EP2_OUT, hid_buf);
  86              		.loc 1 97 3 view .LVU14
  87 000e 12A9     		add	r1, sp, #72
  88 0010 0220     		movs	r0, #2
  94:../application/Src/usb_endp.c **** 	
  89              		.loc 1 94 12 view .LVU15
  90 0012 1360     		str	r3, [r2]
  91              		.loc 1 97 3 is_stmt 1 view .LVU16
  92 0014 FFF7FEFF 		bl	USB_SIL_Read
  93              	.LVL2:
  98:../application/Src/usb_endp.c **** 	
  99:../application/Src/usb_endp.c **** 	repotId = hid_buf[0];
  94              		.loc 1 99 2 view .LVU17
  95              		.loc 1 99 10 is_stmt 0 view .LVU18
  96 0018 9DF84840 		ldrb	r4, [sp, #72]	@ zero_extendqisi2
  97              	.LVL3:
 100:../application/Src/usb_endp.c **** 	
 101:../application/Src/usb_endp.c **** 	uint8_t cfg_count = sizeof(dev_config_t) / 62;
  98              		.loc 1 101 2 is_stmt 1 view .LVU19
 102:../application/Src/usb_endp.c ****   uint8_t last_cfg_size = sizeof(dev_config_t) % 62;
  99              		.loc 1 102 3 view .LVU20
 103:../application/Src/usb_endp.c **** 	if (last_cfg_size > 0)
 100              		.loc 1 103 2 view .LVU21
 104:../application/Src/usb_endp.c **** 	{
 105:../application/Src/usb_endp.c **** 		cfg_count++;
 101              		.loc 1 105 3 view .LVU22
 106:../application/Src/usb_endp.c **** 	}
 107:../application/Src/usb_endp.c **** 	
 108:../application/Src/usb_endp.c **** 	switch (repotId)
 102              		.loc 1 108 2 view .LVU23
 103 001c 042C     		cmp	r4, #4
 104 001e 0FD0     		beq	.L4
 105 0020 052C     		cmp	r4, #5
 106 0022 6BD0     		beq	.L5
 107 0024 032C     		cmp	r4, #3
 108 0026 2BD0     		beq	.L39
 109              	.LVL4:
 110              	.L6:
 109:../application/Src/usb_endp.c **** 	{
 110:../application/Src/usb_endp.c **** 		case REPORT_ID_CONFIG_IN:
 111:../application/Src/usb_endp.c **** 		{
 112:../application/Src/usb_endp.c **** 			config_in_cnt = hid_buf[1];			// requested config packet number
 113:../application/Src/usb_endp.c **** 			
 114:../application/Src/usb_endp.c **** 			if ((config_in_cnt > 0) & (config_in_cnt <= cfg_count))
 115:../application/Src/usb_endp.c **** 			{		
 116:../application/Src/usb_endp.c **** 				DevConfigGet(&tmp_dev_config);
ARM GAS  /tmp/cc2qg2uH.s 			page 5


 117:../application/Src/usb_endp.c **** 				
 118:../application/Src/usb_endp.c **** 				memset(tmp_buf, 0, sizeof(tmp_buf));
 119:../application/Src/usb_endp.c **** 				tmp_buf[0] = REPORT_ID_CONFIG_IN;					
 120:../application/Src/usb_endp.c **** 				tmp_buf[1] = config_in_cnt;
 121:../application/Src/usb_endp.c **** 				
 122:../application/Src/usb_endp.c **** 				if (config_in_cnt == cfg_count && last_cfg_size > 0)
 123:../application/Src/usb_endp.c **** 				{
 124:../application/Src/usb_endp.c **** 					memcpy(&tmp_buf[2], (uint8_t *) &(tmp_dev_config) + 62*(config_in_cnt-1), last_cfg_size);
 125:../application/Src/usb_endp.c **** 				}
 126:../application/Src/usb_endp.c **** 				else
 127:../application/Src/usb_endp.c **** 				{
 128:../application/Src/usb_endp.c **** 					memcpy(&tmp_buf[2], (uint8_t *) &(tmp_dev_config) + 62*(config_in_cnt-1), 62);
 129:../application/Src/usb_endp.c **** 				}
 130:../application/Src/usb_endp.c **** 				
 131:../application/Src/usb_endp.c **** 				USB_CUSTOM_HID_SendReport(2, (uint8_t *)&(tmp_buf), 64);							
 132:../application/Src/usb_endp.c **** 			}
 133:../application/Src/usb_endp.c **** 		}
 134:../application/Src/usb_endp.c **** 		break;
 135:../application/Src/usb_endp.c **** 		
 136:../application/Src/usb_endp.c **** 		case REPORT_ID_CONFIG_OUT:
 137:../application/Src/usb_endp.c **** 		{
 138:../application/Src/usb_endp.c **** 			if (hid_buf[1] == cfg_count && last_cfg_size > 0)
 139:../application/Src/usb_endp.c **** 			{
 140:../application/Src/usb_endp.c **** 				memcpy((uint8_t *) &(tmp_dev_config) + 62*(hid_buf[1]-1), &hid_buf[2], last_cfg_size);
 141:../application/Src/usb_endp.c **** 			}
 142:../application/Src/usb_endp.c **** 			else if (hid_buf[1] > 0)
 143:../application/Src/usb_endp.c **** 			{
 144:../application/Src/usb_endp.c **** 				memcpy((uint8_t *) &(tmp_dev_config) + 62*(hid_buf[1]-1), &hid_buf[2], 62);
 145:../application/Src/usb_endp.c **** 			}
 146:../application/Src/usb_endp.c **** 			
 147:../application/Src/usb_endp.c **** 			if (hid_buf[1] < cfg_count)		// request new packet
 148:../application/Src/usb_endp.c **** 			{
 149:../application/Src/usb_endp.c **** 				config_out_cnt = hid_buf[1] + 1;
 150:../application/Src/usb_endp.c **** 				
 151:../application/Src/usb_endp.c **** 				uint8_t tmp_buf[2];
 152:../application/Src/usb_endp.c **** 				tmp_buf[0] = REPORT_ID_CONFIG_OUT;
 153:../application/Src/usb_endp.c **** 				tmp_buf[1] = config_out_cnt;
 154:../application/Src/usb_endp.c **** 				
 155:../application/Src/usb_endp.c **** 				USB_CUSTOM_HID_SendReport(2, tmp_buf, 2);
 156:../application/Src/usb_endp.c **** 			}
 157:../application/Src/usb_endp.c **** 			else // last packet received
 158:../application/Src/usb_endp.c **** 			{
 159:../application/Src/usb_endp.c **** 				// Check if config version matches
 160:../application/Src/usb_endp.c **** 				if ((tmp_dev_config.firmware_version &0xFFF0) != (FIRMWARE_VERSION & 0xFFF0))
 161:../application/Src/usb_endp.c **** 				{
 162:../application/Src/usb_endp.c **** 					// Report error
 163:../application/Src/usb_endp.c **** 					uint8_t tmp_buf[2];
 164:../application/Src/usb_endp.c **** 					tmp_buf[0] = REPORT_ID_CONFIG_OUT;
 165:../application/Src/usb_endp.c **** 					tmp_buf[1] = 0xFE;
 166:../application/Src/usb_endp.c **** 					USB_CUSTOM_HID_SendReport(2, tmp_buf, 2);
 167:../application/Src/usb_endp.c **** 					
 168:../application/Src/usb_endp.c **** 					// blink LED if firmware version doesnt match
 169:../application/Src/usb_endp.c **** 					GPIO_InitTypeDef GPIO_InitStructure;
 170:../application/Src/usb_endp.c **** 					GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 171:../application/Src/usb_endp.c **** 					GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 172:../application/Src/usb_endp.c **** 					GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 173:../application/Src/usb_endp.c **** 					GPIO_Init(GPIOC, &GPIO_InitStructure);
ARM GAS  /tmp/cc2qg2uH.s 			page 6


 174:../application/Src/usb_endp.c **** 					
 175:../application/Src/usb_endp.c **** 					GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 176:../application/Src/usb_endp.c **** 					GPIO_Init(GPIOB, &GPIO_InitStructure);
 177:../application/Src/usb_endp.c **** 					
 178:../application/Src/usb_endp.c **** 					for (uint8_t i=0; i<6; i++) 
 179:../application/Src/usb_endp.c **** 					{
 180:../application/Src/usb_endp.c **** 						
 181:../application/Src/usb_endp.c **** 						GPIOB->ODR ^= GPIO_Pin_12;
 182:../application/Src/usb_endp.c **** 						GPIOC->ODR ^=	GPIO_Pin_13;
 183:../application/Src/usb_endp.c **** 						Delay_us(200000);
 184:../application/Src/usb_endp.c **** 					}
 185:../application/Src/usb_endp.c **** 				}
 186:../application/Src/usb_endp.c **** 				else
 187:../application/Src/usb_endp.c **** 				{
 188:../application/Src/usb_endp.c **** 					tmp_dev_config.firmware_version = FIRMWARE_VERSION;
 189:../application/Src/usb_endp.c **** 					DevConfigSet(&tmp_dev_config);
 190:../application/Src/usb_endp.c **** 					NVIC_SystemReset();
 191:../application/Src/usb_endp.c **** 				}		
 192:../application/Src/usb_endp.c **** 			}
 193:../application/Src/usb_endp.c **** 		}
 194:../application/Src/usb_endp.c **** 		break;
 195:../application/Src/usb_endp.c **** 			
 196:../application/Src/usb_endp.c **** 		case REPORT_ID_FIRMWARE:
 197:../application/Src/usb_endp.c **** 		{
 198:../application/Src/usb_endp.c **** 			const char tmp_str[] = "bootloader run";
 199:../application/Src/usb_endp.c **** 
 200:../application/Src/usb_endp.c **** 			if (strcmp(tmp_str, (const char *) &hid_buf[1]) == 0)
 201:../application/Src/usb_endp.c **** 			{
 202:../application/Src/usb_endp.c **** 				bootloader = 1;
 203:../application/Src/usb_endp.c **** 			}
 204:../application/Src/usb_endp.c **** 		}
 205:../application/Src/usb_endp.c **** 		break;
 206:../application/Src/usb_endp.c **** 		
 207:../application/Src/usb_endp.c **** 		default:
 208:../application/Src/usb_endp.c **** 			break;
 209:../application/Src/usb_endp.c **** 	}
 210:../application/Src/usb_endp.c **** 
 211:../application/Src/usb_endp.c **** 	memset(hid_buf, 0 ,64);
 111              		.loc 1 211 2 view .LVU24
 112 0028 4022     		movs	r2, #64
 113 002a 0021     		movs	r1, #0
 114 002c 12A8     		add	r0, sp, #72
 115 002e FFF7FEFF 		bl	memset
 116              	.LVL5:
 212:../application/Src/usb_endp.c ****   SetEPRxStatus(ENDP2, EP_RX_VALID);
 117              		.loc 1 212 3 view .LVU25
 118 0032 4FF44051 		mov	r1, #12288
 119 0036 0220     		movs	r0, #2
 120 0038 FFF7FEFF 		bl	SetEPRxStatus
 121              	.LVL6:
 213:../application/Src/usb_endp.c ****  
 214:../application/Src/usb_endp.c **** }
 122              		.loc 1 214 1 is_stmt 0 view .LVU26
 123 003c 23B0     		add	sp, sp, #140
 124              	.LCFI2:
 125              		.cfi_remember_state
 126              		.cfi_def_cfa_offset 20
ARM GAS  /tmp/cc2qg2uH.s 			page 7


 127              		@ sp needed
 128 003e F0BD     		pop	{r4, r5, r6, r7, pc}
 129              	.LVL7:
 130              	.L4:
 131              	.LCFI3:
 132              		.cfi_restore_state
 138:../application/Src/usb_endp.c **** 			{
 133              		.loc 1 138 4 is_stmt 1 view .LVU27
 138:../application/Src/usb_endp.c **** 			{
 134              		.loc 1 138 15 is_stmt 0 view .LVU28
 135 0040 9DF84910 		ldrb	r1, [sp, #73]	@ zero_extendqisi2
 138:../application/Src/usb_endp.c **** 			{
 136              		.loc 1 138 7 view .LVU29
 137 0044 0F29     		cmp	r1, #15
 138 0046 6CD0     		beq	.L40
 142:../application/Src/usb_endp.c **** 			{
 139              		.loc 1 142 9 is_stmt 1 view .LVU30
 142:../application/Src/usb_endp.c **** 			{
 140              		.loc 1 142 12 is_stmt 0 view .LVU31
 141 0048 0029     		cmp	r1, #0
 142 004a 40F0BB80 		bne	.L16
 143              	.LVL8:
 144              	.L20:
 145              	.LBB24:
 149:../application/Src/usb_endp.c **** 				
 146              		.loc 1 149 5 is_stmt 1 view .LVU32
 151:../application/Src/usb_endp.c **** 				tmp_buf[0] = REPORT_ID_CONFIG_OUT;
 147              		.loc 1 151 5 view .LVU33
 152:../application/Src/usb_endp.c **** 				tmp_buf[1] = config_out_cnt;
 148              		.loc 1 152 5 view .LVU34
 152:../application/Src/usb_endp.c **** 				tmp_buf[1] = config_out_cnt;
 149              		.loc 1 152 16 is_stmt 0 view .LVU35
 150 004e 0422     		movs	r2, #4
 151              	.LBB25:
 152              	.LBB26:
 215:../application/Src/usb_endp.c **** 
 216:../application/Src/usb_endp.c **** /*******************************************************************************
 217:../application/Src/usb_endp.c **** * Function Name  : EP1_IN_Callback.
 218:../application/Src/usb_endp.c **** * Description    : EP1 IN Callback Routine.
 219:../application/Src/usb_endp.c **** * Input          : None.
 220:../application/Src/usb_endp.c **** * Output         : None.
 221:../application/Src/usb_endp.c **** * Return         : None.
 222:../application/Src/usb_endp.c **** *******************************************************************************/
 223:../application/Src/usb_endp.c **** void EP1_IN_Callback(void)
 224:../application/Src/usb_endp.c **** {
 225:../application/Src/usb_endp.c ****   EP1_PrevXferComplete = 1;
 226:../application/Src/usb_endp.c **** }
 227:../application/Src/usb_endp.c **** 
 228:../application/Src/usb_endp.c **** /*******************************************************************************
 229:../application/Src/usb_endp.c **** * Function Name  : EP2_IN_Callback.
 230:../application/Src/usb_endp.c **** * Description    : EP2 IN Callback Routine.
 231:../application/Src/usb_endp.c **** * Input          : None.
 232:../application/Src/usb_endp.c **** * Output         : None.
 233:../application/Src/usb_endp.c **** * Return         : None.
 234:../application/Src/usb_endp.c **** *******************************************************************************/
 235:../application/Src/usb_endp.c **** void EP2_IN_Callback(void)
 236:../application/Src/usb_endp.c **** {
ARM GAS  /tmp/cc2qg2uH.s 			page 8


 237:../application/Src/usb_endp.c ****   EP2_PrevXferComplete = 1;
 238:../application/Src/usb_endp.c **** }
 239:../application/Src/usb_endp.c **** 
 240:../application/Src/usb_endp.c **** /*******************************************************************************
 241:../application/Src/usb_endp.c **** * Function Name  : USB_CUSTOM_HID_SendReport.
 242:../application/Src/usb_endp.c **** * Description    : 
 243:../application/Src/usb_endp.c **** * Input          : None.
 244:../application/Src/usb_endp.c **** * Output         : None.
 245:../application/Src/usb_endp.c **** * Return         : 1 if success otherwise 0.
 246:../application/Src/usb_endp.c **** *******************************************************************************/
 247:../application/Src/usb_endp.c **** int8_t USB_CUSTOM_HID_SendReport(uint8_t EP_num, uint8_t * data, uint8_t length)
 248:../application/Src/usb_endp.c **** {
 249:../application/Src/usb_endp.c **** 	if ((EP_num == 1) && (EP1_PrevXferComplete) && (bDeviceState == CONFIGURED))
 250:../application/Src/usb_endp.c **** 	{
 251:../application/Src/usb_endp.c **** 			USB_SIL_Write(EP1_IN, data, length);
 252:../application/Src/usb_endp.c **** 			SetEPTxValid(ENDP1);
 253:../application/Src/usb_endp.c **** 			EP1_PrevXferComplete = 0;
 254:../application/Src/usb_endp.c **** 			return 0;
 255:../application/Src/usb_endp.c **** 	}
 256:../application/Src/usb_endp.c **** 	else if ((EP_num == 2) && (EP2_PrevXferComplete) && (bDeviceState == CONFIGURED))
 153              		.loc 1 256 25 view .LVU36
 154 0050 814C     		ldr	r4, .L42+4
 155              	.LBE26:
 156              	.LBE25:
 149:../application/Src/usb_endp.c **** 				
 157              		.loc 1 149 20 view .LVU37
 158 0052 0131     		adds	r1, r1, #1
 159              	.LVL9:
 160              	.LBB29:
 161              	.LBB27:
 162              		.loc 1 256 25 view .LVU38
 163 0054 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 164              	.LBE27:
 165              	.LBE29:
 153:../application/Src/usb_endp.c **** 				
 166              		.loc 1 153 16 view .LVU39
 167 0056 8DF80910 		strb	r1, [sp, #9]
 152:../application/Src/usb_endp.c **** 				tmp_buf[1] = config_out_cnt;
 168              		.loc 1 152 16 view .LVU40
 169 005a 8DF80820 		strb	r2, [sp, #8]
 153:../application/Src/usb_endp.c **** 				
 170              		.loc 1 153 5 is_stmt 1 view .LVU41
 155:../application/Src/usb_endp.c **** 			}
 171              		.loc 1 155 5 view .LVU42
 172              	.LVL10:
 173              	.LBB30:
 174              	.LBI25:
 247:../application/Src/usb_endp.c **** {
 175              		.loc 1 247 8 view .LVU43
 176              	.LBB28:
 249:../application/Src/usb_endp.c **** 	{
 177              		.loc 1 249 2 view .LVU44
 178              		.loc 1 256 7 view .LVU45
 179              		.loc 1 256 25 is_stmt 0 view .LVU46
 180 005e 002B     		cmp	r3, #0
 181 0060 E2D0     		beq	.L6
 182              		.loc 1 256 68 view .LVU47
ARM GAS  /tmp/cc2qg2uH.s 			page 9


 183 0062 7E4B     		ldr	r3, .L42+8
 184 0064 1B68     		ldr	r3, [r3]
 185              		.loc 1 256 51 view .LVU48
 186 0066 052B     		cmp	r3, #5
 187 0068 DED1     		bne	.L6
 257:../application/Src/usb_endp.c **** 	{
 258:../application/Src/usb_endp.c **** 			USB_SIL_Write(EP2_IN, data, length);
 188              		.loc 1 258 4 is_stmt 1 view .LVU49
 189 006a 0222     		movs	r2, #2
 190 006c 02A9     		add	r1, sp, #8
 191              	.LVL11:
 192              	.L38:
 193              		.loc 1 258 4 is_stmt 0 view .LVU50
 194 006e 8220     		movs	r0, #130
 195 0070 FFF7FEFF 		bl	USB_SIL_Write
 196              	.LVL12:
 259:../application/Src/usb_endp.c **** 			SetEPTxValid(ENDP2);
 197              		.loc 1 259 4 is_stmt 1 view .LVU51
 198 0074 0220     		movs	r0, #2
 199 0076 FFF7FEFF 		bl	SetEPTxValid
 200              	.LVL13:
 260:../application/Src/usb_endp.c **** 			EP2_PrevXferComplete = 0;
 201              		.loc 1 260 4 view .LVU52
 202              		.loc 1 260 25 is_stmt 0 view .LVU53
 203 007a 0023     		movs	r3, #0
 204 007c 2370     		strb	r3, [r4]
 261:../application/Src/usb_endp.c **** 			return 0;
 205              		.loc 1 261 4 is_stmt 1 view .LVU54
 206              		.loc 1 261 11 is_stmt 0 view .LVU55
 207 007e D3E7     		b	.L6
 208              	.LVL14:
 209              	.L39:
 210              		.loc 1 261 11 view .LVU56
 211              	.LBE28:
 212              	.LBE30:
 213              	.LBE24:
 112:../application/Src/usb_endp.c **** 			
 214              		.loc 1 112 4 is_stmt 1 view .LVU57
 112:../application/Src/usb_endp.c **** 			
 215              		.loc 1 112 18 is_stmt 0 view .LVU58
 216 0080 9DF84970 		ldrb	r7, [sp, #73]	@ zero_extendqisi2
 217              	.LVL15:
 114:../application/Src/usb_endp.c **** 			{		
 218              		.loc 1 114 4 is_stmt 1 view .LVU59
 114:../application/Src/usb_endp.c **** 			{		
 219              		.loc 1 114 28 is_stmt 0 view .LVU60
 220 0084 7E1E     		subs	r6, r7, #1
 114:../application/Src/usb_endp.c **** 			{		
 221              		.loc 1 114 7 view .LVU61
 222 0086 F3B2     		uxtb	r3, r6
 223 0088 0E2B     		cmp	r3, #14
 224 008a CDD8     		bhi	.L6
 116:../application/Src/usb_endp.c **** 				
 225              		.loc 1 116 5 is_stmt 1 view .LVU62
 226 008c 744D     		ldr	r5, .L42+12
 227 008e 2846     		mov	r0, r5
 228 0090 FFF7FEFF 		bl	DevConfigGet
ARM GAS  /tmp/cc2qg2uH.s 			page 10


 229              	.LVL16:
 118:../application/Src/usb_endp.c **** 				tmp_buf[0] = REPORT_ID_CONFIG_IN;					
 230              		.loc 1 118 5 view .LVU63
 231 0094 4022     		movs	r2, #64
 232 0096 0021     		movs	r1, #0
 233 0098 02A8     		add	r0, sp, #8
 234 009a FFF7FEFF 		bl	memset
 235              	.LVL17:
 119:../application/Src/usb_endp.c **** 				tmp_buf[1] = config_in_cnt;
 236              		.loc 1 119 5 view .LVU64
 122:../application/Src/usb_endp.c **** 				{
 237              		.loc 1 122 8 is_stmt 0 view .LVU65
 238 009e 0F2F     		cmp	r7, #15
 119:../application/Src/usb_endp.c **** 				tmp_buf[1] = config_in_cnt;
 239              		.loc 1 119 16 view .LVU66
 240 00a0 8DF80840 		strb	r4, [sp, #8]
 120:../application/Src/usb_endp.c **** 				
 241              		.loc 1 120 5 is_stmt 1 view .LVU67
 120:../application/Src/usb_endp.c **** 				
 242              		.loc 1 120 16 is_stmt 0 view .LVU68
 243 00a4 8DF80970 		strb	r7, [sp, #9]
 122:../application/Src/usb_endp.c **** 				{
 244              		.loc 1 122 5 is_stmt 1 view .LVU69
 122:../application/Src/usb_endp.c **** 				{
 245              		.loc 1 122 8 is_stmt 0 view .LVU70
 246 00a8 00F0AE80 		beq	.L41
 128:../application/Src/usb_endp.c **** 				}
 247              		.loc 1 128 6 is_stmt 1 view .LVU71
 128:../application/Src/usb_endp.c **** 				}
 248              		.loc 1 128 60 is_stmt 0 view .LVU72
 249 00ac C6EB4616 		rsb	r6, r6, r6, lsl #5
 128:../application/Src/usb_endp.c **** 				}
 250              		.loc 1 128 6 view .LVU73
 251 00b0 05EB4603 		add	r3, r5, r6, lsl #1
 252 00b4 03F13004 		add	r4, r3, #48
 253              	.LVL18:
 128:../application/Src/usb_endp.c **** 				}
 254              		.loc 1 128 6 view .LVU74
 255 00b8 0DF10A02 		add	r2, sp, #10
 256              	.LVL19:
 257              	.L11:
 128:../application/Src/usb_endp.c **** 				}
 258              		.loc 1 128 6 view .LVU75
 259 00bc 1868     		ldr	r0, [r3]	@ unaligned
 260 00be 5968     		ldr	r1, [r3, #4]	@ unaligned
 261 00c0 1060     		str	r0, [r2]	@ unaligned
 262 00c2 9868     		ldr	r0, [r3, #8]	@ unaligned
 263 00c4 5160     		str	r1, [r2, #4]	@ unaligned
 264 00c6 D968     		ldr	r1, [r3, #12]	@ unaligned
 265 00c8 1033     		adds	r3, r3, #16
 266 00ca A342     		cmp	r3, r4
 267 00cc 9060     		str	r0, [r2, #8]	@ unaligned
 268 00ce D160     		str	r1, [r2, #12]	@ unaligned
 269 00d0 02F11002 		add	r2, r2, #16
 270 00d4 F2D1     		bne	.L11
 271 00d6 1968     		ldr	r1, [r3]	@ unaligned
 272 00d8 5868     		ldr	r0, [r3, #4]	@ unaligned
ARM GAS  /tmp/cc2qg2uH.s 			page 11


 273 00da 1160     		str	r1, [r2]	@ unaligned
 274 00dc 9968     		ldr	r1, [r3, #8]	@ unaligned
 275 00de 9B89     		ldrh	r3, [r3, #12]	@ unaligned
 276 00e0 5060     		str	r0, [r2, #4]	@ unaligned
 277 00e2 9160     		str	r1, [r2, #8]	@ unaligned
 278 00e4 9381     		strh	r3, [r2, #12]	@ unaligned
 279              	.LVL20:
 280              	.L10:
 131:../application/Src/usb_endp.c **** 			}
 281              		.loc 1 131 5 is_stmt 1 view .LVU76
 282              	.LBB31:
 283              	.LBI31:
 247:../application/Src/usb_endp.c **** {
 284              		.loc 1 247 8 view .LVU77
 285              	.LBB32:
 249:../application/Src/usb_endp.c **** 	{
 286              		.loc 1 249 2 view .LVU78
 256:../application/Src/usb_endp.c **** 	{
 287              		.loc 1 256 7 view .LVU79
 256:../application/Src/usb_endp.c **** 	{
 288              		.loc 1 256 25 is_stmt 0 view .LVU80
 289 00e6 5C4C     		ldr	r4, .L42+4
 290 00e8 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 291 00ea 002B     		cmp	r3, #0
 292 00ec 9CD0     		beq	.L6
 256:../application/Src/usb_endp.c **** 	{
 293              		.loc 1 256 68 view .LVU81
 294 00ee 5B4B     		ldr	r3, .L42+8
 295 00f0 1B68     		ldr	r3, [r3]
 256:../application/Src/usb_endp.c **** 	{
 296              		.loc 1 256 51 view .LVU82
 297 00f2 052B     		cmp	r3, #5
 298 00f4 98D1     		bne	.L6
 258:../application/Src/usb_endp.c **** 			SetEPTxValid(ENDP2);
 299              		.loc 1 258 4 is_stmt 1 view .LVU83
 300 00f6 4022     		movs	r2, #64
 301 00f8 02A9     		add	r1, sp, #8
 302              	.LVL21:
 258:../application/Src/usb_endp.c **** 			SetEPTxValid(ENDP2);
 303              		.loc 1 258 4 is_stmt 0 view .LVU84
 304 00fa B8E7     		b	.L38
 305              	.LVL22:
 306              	.L5:
 258:../application/Src/usb_endp.c **** 			SetEPTxValid(ENDP2);
 307              		.loc 1 258 4 view .LVU85
 308              	.LBE32:
 309              	.LBE31:
 310              	.LBB33:
 198:../application/Src/usb_endp.c **** 
 311              		.loc 1 198 4 is_stmt 1 view .LVU86
 198:../application/Src/usb_endp.c **** 
 312              		.loc 1 198 15 is_stmt 0 view .LVU87
 313 00fc 594B     		ldr	r3, .L42+16
 314 00fe 02AC     		add	r4, sp, #8
 315              	.LVL23:
 198:../application/Src/usb_endp.c **** 
 316              		.loc 1 198 15 view .LVU88
ARM GAS  /tmp/cc2qg2uH.s 			page 12


 317 0100 0FCB     		ldm	r3, {r0, r1, r2, r3}
 318 0102 07C4     		stmia	r4!, {r0, r1, r2}
 319 0104 1A0C     		lsrs	r2, r3, #16
 320 0106 24F8023B 		strh	r3, [r4], #2	@ movhi
 200:../application/Src/usb_endp.c **** 			{
 321              		.loc 1 200 8 view .LVU89
 322 010a 0DF14901 		add	r1, sp, #73
 323 010e 02A8     		add	r0, sp, #8
 198:../application/Src/usb_endp.c **** 
 324              		.loc 1 198 15 view .LVU90
 325 0110 2270     		strb	r2, [r4]
 200:../application/Src/usb_endp.c **** 			{
 326              		.loc 1 200 4 is_stmt 1 view .LVU91
 200:../application/Src/usb_endp.c **** 			{
 327              		.loc 1 200 8 is_stmt 0 view .LVU92
 328 0112 FFF7FEFF 		bl	strcmp
 329              	.LVL24:
 200:../application/Src/usb_endp.c **** 			{
 330              		.loc 1 200 7 view .LVU93
 331 0116 0028     		cmp	r0, #0
 332 0118 86D1     		bne	.L6
 202:../application/Src/usb_endp.c **** 			}
 333              		.loc 1 202 5 is_stmt 1 view .LVU94
 202:../application/Src/usb_endp.c **** 			}
 334              		.loc 1 202 16 is_stmt 0 view .LVU95
 335 011a 0122     		movs	r2, #1
 336 011c 524B     		ldr	r3, .L42+20
 337 011e 1A70     		strb	r2, [r3]
 338              	.LBE33:
 205:../application/Src/usb_endp.c **** 		
 339              		.loc 1 205 3 is_stmt 1 view .LVU96
 340 0120 82E7     		b	.L6
 341              	.LVL25:
 342              	.L40:
 140:../application/Src/usb_endp.c **** 			}
 343              		.loc 1 140 5 view .LVU97
 344 0122 524E     		ldr	r6, .L42+24
 345 0124 0DF14A04 		add	r4, sp, #74
 346              	.LVL26:
 140:../application/Src/usb_endp.c **** 			}
 347              		.loc 1 140 5 is_stmt 0 view .LVU98
 348 0128 0DF16A07 		add	r7, sp, #106
 349              	.LVL27:
 350              	.L14:
 140:../application/Src/usb_endp.c **** 			}
 351              		.loc 1 140 5 view .LVU99
 352 012c 3546     		mov	r5, r6
 353 012e 2068     		ldr	r0, [r4]	@ unaligned
 354 0130 6168     		ldr	r1, [r4, #4]	@ unaligned
 355 0132 A268     		ldr	r2, [r4, #8]	@ unaligned
 356 0134 E368     		ldr	r3, [r4, #12]	@ unaligned
 357 0136 1034     		adds	r4, r4, #16
 358 0138 BC42     		cmp	r4, r7
 359 013a 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 360 013c 06F11006 		add	r6, r6, #16
 361 0140 F4D1     		bne	.L14
 362 0142 2068     		ldr	r0, [r4]	@ unaligned
ARM GAS  /tmp/cc2qg2uH.s 			page 13


 363 0144 464D     		ldr	r5, .L42+12
 364 0146 3060     		str	r0, [r6]
 147:../application/Src/usb_endp.c **** 			{
 365              		.loc 1 147 4 is_stmt 1 view .LVU100
 366              	.L15:
 160:../application/Src/usb_endp.c **** 				{
 367              		.loc 1 160 5 view .LVU101
 160:../application/Src/usb_endp.c **** 				{
 368              		.loc 1 160 8 is_stmt 0 view .LVU102
 369 0148 2B88     		ldrh	r3, [r5]
 370 014a 23F00F03 		bic	r3, r3, #15
 371 014e 9BB2     		uxth	r3, r3
 372 0150 B3F5B85F 		cmp	r3, #5888
 373 0154 6DD0     		beq	.L21
 374              	.LBB34:
 163:../application/Src/usb_endp.c **** 					tmp_buf[0] = REPORT_ID_CONFIG_OUT;
 375              		.loc 1 163 6 is_stmt 1 view .LVU103
 164:../application/Src/usb_endp.c **** 					tmp_buf[1] = 0xFE;
 376              		.loc 1 164 6 view .LVU104
 165:../application/Src/usb_endp.c **** 					USB_CUSTOM_HID_SendReport(2, tmp_buf, 2);
 377              		.loc 1 165 6 view .LVU105
 164:../application/Src/usb_endp.c **** 					tmp_buf[1] = 0xFE;
 378              		.loc 1 164 17 is_stmt 0 view .LVU106
 379 0156 4FF60463 		movw	r3, #65028
 380              	.LBB35:
 381              	.LBB36:
 256:../application/Src/usb_endp.c **** 	{
 382              		.loc 1 256 25 view .LVU107
 383 015a 3F4C     		ldr	r4, .L42+4
 384              	.LBE36:
 385              	.LBE35:
 164:../application/Src/usb_endp.c **** 					tmp_buf[1] = 0xFE;
 386              		.loc 1 164 17 view .LVU108
 387 015c ADF80430 		strh	r3, [sp, #4]	@ movhi
 166:../application/Src/usb_endp.c **** 					
 388              		.loc 1 166 6 is_stmt 1 view .LVU109
 389              	.LVL28:
 390              	.LBB38:
 391              	.LBI35:
 247:../application/Src/usb_endp.c **** {
 392              		.loc 1 247 8 view .LVU110
 393              	.LBB37:
 249:../application/Src/usb_endp.c **** 	{
 394              		.loc 1 249 2 view .LVU111
 256:../application/Src/usb_endp.c **** 	{
 395              		.loc 1 256 7 view .LVU112
 256:../application/Src/usb_endp.c **** 	{
 396              		.loc 1 256 25 is_stmt 0 view .LVU113
 397 0160 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 398 0162 6BB1     		cbz	r3, .L22
 256:../application/Src/usb_endp.c **** 	{
 399              		.loc 1 256 68 view .LVU114
 400 0164 3D4B     		ldr	r3, .L42+8
 401 0166 1B68     		ldr	r3, [r3]
 256:../application/Src/usb_endp.c **** 	{
 402              		.loc 1 256 51 view .LVU115
 403 0168 052B     		cmp	r3, #5
ARM GAS  /tmp/cc2qg2uH.s 			page 14


 404 016a 09D1     		bne	.L22
 258:../application/Src/usb_endp.c **** 			SetEPTxValid(ENDP2);
 405              		.loc 1 258 4 is_stmt 1 view .LVU116
 406 016c 0222     		movs	r2, #2
 407 016e 01A9     		add	r1, sp, #4
 408              	.LVL29:
 258:../application/Src/usb_endp.c **** 			SetEPTxValid(ENDP2);
 409              		.loc 1 258 4 is_stmt 0 view .LVU117
 410 0170 8220     		movs	r0, #130
 411 0172 FFF7FEFF 		bl	USB_SIL_Write
 412              	.LVL30:
 259:../application/Src/usb_endp.c **** 			EP2_PrevXferComplete = 0;
 413              		.loc 1 259 4 is_stmt 1 view .LVU118
 414 0176 0220     		movs	r0, #2
 415 0178 FFF7FEFF 		bl	SetEPTxValid
 416              	.LVL31:
 260:../application/Src/usb_endp.c **** 			return 0;
 417              		.loc 1 260 4 view .LVU119
 260:../application/Src/usb_endp.c **** 			return 0;
 418              		.loc 1 260 25 is_stmt 0 view .LVU120
 419 017c 0023     		movs	r3, #0
 420 017e 2370     		strb	r3, [r4]
 421              		.loc 1 261 4 is_stmt 1 view .LVU121
 422              	.L22:
 423              	.LVL32:
 424              		.loc 1 261 4 is_stmt 0 view .LVU122
 425              	.LBE37:
 426              	.LBE38:
 169:../application/Src/usb_endp.c **** 					GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 427              		.loc 1 169 6 is_stmt 1 view .LVU123
 170:../application/Src/usb_endp.c **** 					GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 428              		.loc 1 170 6 view .LVU124
 171:../application/Src/usb_endp.c **** 					GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 429              		.loc 1 171 6 view .LVU125
 172:../application/Src/usb_endp.c **** 					GPIO_Init(GPIOC, &GPIO_InitStructure);
 430              		.loc 1 172 6 view .LVU126
 172:../application/Src/usb_endp.c **** 					GPIO_Init(GPIOC, &GPIO_InitStructure);
 431              		.loc 1 172 34 is_stmt 0 view .LVU127
 432 0180 3B4B     		ldr	r3, .L42+28
 173:../application/Src/usb_endp.c **** 					
 433              		.loc 1 173 6 view .LVU128
 434 0182 3C48     		ldr	r0, .L42+32
 435 0184 02A9     		add	r1, sp, #8
 172:../application/Src/usb_endp.c **** 					GPIO_Init(GPIOC, &GPIO_InitStructure);
 436              		.loc 1 172 34 view .LVU129
 437 0186 0293     		str	r3, [sp, #8]
 173:../application/Src/usb_endp.c **** 					
 438              		.loc 1 173 6 is_stmt 1 view .LVU130
 439 0188 FFF7FEFF 		bl	GPIO_Init
 440              	.LVL33:
 175:../application/Src/usb_endp.c **** 					GPIO_Init(GPIOB, &GPIO_InitStructure);
 441              		.loc 1 175 6 view .LVU131
 175:../application/Src/usb_endp.c **** 					GPIO_Init(GPIOB, &GPIO_InitStructure);
 442              		.loc 1 175 34 is_stmt 0 view .LVU132
 443 018c 4FF48053 		mov	r3, #4096
 176:../application/Src/usb_endp.c **** 					
 444              		.loc 1 176 6 view .LVU133
ARM GAS  /tmp/cc2qg2uH.s 			page 15


 445 0190 3948     		ldr	r0, .L42+36
 446 0192 02A9     		add	r1, sp, #8
 175:../application/Src/usb_endp.c **** 					GPIO_Init(GPIOB, &GPIO_InitStructure);
 447              		.loc 1 175 34 view .LVU134
 448 0194 ADF80830 		strh	r3, [sp, #8]	@ movhi
 176:../application/Src/usb_endp.c **** 					
 449              		.loc 1 176 6 is_stmt 1 view .LVU135
 450 0198 0624     		movs	r4, #6
 451 019a FFF7FEFF 		bl	GPIO_Init
 452              	.LVL34:
 178:../application/Src/usb_endp.c **** 					{
 453              		.loc 1 178 6 view .LVU136
 454              	.LBB39:
 178:../application/Src/usb_endp.c **** 					{
 455              		.loc 1 178 11 view .LVU137
 178:../application/Src/usb_endp.c **** 					{
 456              		.loc 1 178 24 view .LVU138
 181:../application/Src/usb_endp.c **** 						GPIOC->ODR ^=	GPIO_Pin_13;
 457              		.loc 1 181 18 is_stmt 0 view .LVU139
 458 019e 364E     		ldr	r6, .L42+36
 182:../application/Src/usb_endp.c **** 						Delay_us(200000);
 459              		.loc 1 182 18 view .LVU140
 460 01a0 344D     		ldr	r5, .L42+32
 183:../application/Src/usb_endp.c **** 					}
 461              		.loc 1 183 7 view .LVU141
 462 01a2 364F     		ldr	r7, .L42+40
 463              	.LVL35:
 464              	.L23:
 181:../application/Src/usb_endp.c **** 						GPIOC->ODR ^=	GPIO_Pin_13;
 465              		.loc 1 181 7 is_stmt 1 discriminator 3 view .LVU142
 181:../application/Src/usb_endp.c **** 						GPIOC->ODR ^=	GPIO_Pin_13;
 466              		.loc 1 181 18 is_stmt 0 discriminator 3 view .LVU143
 467 01a4 F368     		ldr	r3, [r6, #12]
 183:../application/Src/usb_endp.c **** 					}
 468              		.loc 1 183 7 discriminator 3 view .LVU144
 469 01a6 3846     		mov	r0, r7
 181:../application/Src/usb_endp.c **** 						GPIOC->ODR ^=	GPIO_Pin_13;
 470              		.loc 1 181 18 discriminator 3 view .LVU145
 471 01a8 83F48053 		eor	r3, r3, #4096
 472 01ac F360     		str	r3, [r6, #12]
 182:../application/Src/usb_endp.c **** 						Delay_us(200000);
 473              		.loc 1 182 7 is_stmt 1 discriminator 3 view .LVU146
 182:../application/Src/usb_endp.c **** 						Delay_us(200000);
 474              		.loc 1 182 18 is_stmt 0 discriminator 3 view .LVU147
 475 01ae EB68     		ldr	r3, [r5, #12]
 476 01b0 83F40053 		eor	r3, r3, #8192
 477 01b4 EB60     		str	r3, [r5, #12]
 183:../application/Src/usb_endp.c **** 					}
 478              		.loc 1 183 7 is_stmt 1 discriminator 3 view .LVU148
 479 01b6 FFF7FEFF 		bl	Delay_us
 480              	.LVL36:
 178:../application/Src/usb_endp.c **** 					{
 481              		.loc 1 178 29 discriminator 3 view .LVU149
 178:../application/Src/usb_endp.c **** 					{
 482              		.loc 1 178 24 discriminator 3 view .LVU150
 483 01ba 631E     		subs	r3, r4, #1
 178:../application/Src/usb_endp.c **** 					{
ARM GAS  /tmp/cc2qg2uH.s 			page 16


 484              		.loc 1 178 6 is_stmt 0 discriminator 3 view .LVU151
 485 01bc 13F0FF04 		ands	r4, r3, #255
 486 01c0 F0D1     		bne	.L23
 487 01c2 31E7     		b	.L6
 488              	.LVL37:
 489              	.L16:
 178:../application/Src/usb_endp.c **** 					{
 490              		.loc 1 178 6 discriminator 3 view .LVU152
 491              	.LBE39:
 492              	.LBE34:
 144:../application/Src/usb_endp.c **** 			}
 493              		.loc 1 144 5 is_stmt 1 view .LVU153
 494 01c4 264D     		ldr	r5, .L42+12
 144:../application/Src/usb_endp.c **** 			}
 495              		.loc 1 144 58 is_stmt 0 view .LVU154
 496 01c6 4B1E     		subs	r3, r1, #1
 144:../application/Src/usb_endp.c **** 			}
 497              		.loc 1 144 46 view .LVU155
 498 01c8 C3EB4313 		rsb	r3, r3, r3, lsl #5
 144:../application/Src/usb_endp.c **** 			}
 499              		.loc 1 144 5 view .LVU156
 500 01cc 05EB4303 		add	r3, r5, r3, lsl #1
 501 01d0 0DF14A02 		add	r2, sp, #74
 502 01d4 0DF17A06 		add	r6, sp, #122
 503              	.LVL38:
 504              	.L19:
 144:../application/Src/usb_endp.c **** 			}
 505              		.loc 1 144 5 view .LVU157
 506 01d8 1468     		ldr	r4, [r2]	@ unaligned
 507 01da 5068     		ldr	r0, [r2, #4]	@ unaligned
 508 01dc 1C60     		str	r4, [r3]	@ unaligned
 509 01de 9468     		ldr	r4, [r2, #8]	@ unaligned
 510 01e0 5860     		str	r0, [r3, #4]	@ unaligned
 511 01e2 D068     		ldr	r0, [r2, #12]	@ unaligned
 512 01e4 1032     		adds	r2, r2, #16
 513 01e6 B242     		cmp	r2, r6
 514 01e8 9C60     		str	r4, [r3, #8]	@ unaligned
 515 01ea D860     		str	r0, [r3, #12]	@ unaligned
 516 01ec 03F11003 		add	r3, r3, #16
 517 01f0 F2D1     		bne	.L19
 518 01f2 1068     		ldr	r0, [r2]	@ unaligned
 519 01f4 5468     		ldr	r4, [r2, #4]	@ unaligned
 520 01f6 1860     		str	r0, [r3]	@ unaligned
 521 01f8 9068     		ldr	r0, [r2, #8]	@ unaligned
 522 01fa 9289     		ldrh	r2, [r2, #12]	@ unaligned
 147:../application/Src/usb_endp.c **** 			{
 523              		.loc 1 147 7 view .LVU158
 524 01fc 0E29     		cmp	r1, #14
 144:../application/Src/usb_endp.c **** 			}
 525              		.loc 1 144 5 view .LVU159
 526 01fe 5C60     		str	r4, [r3, #4]	@ unaligned
 527 0200 9860     		str	r0, [r3, #8]	@ unaligned
 528 0202 9A81     		strh	r2, [r3, #12]	@ unaligned
 147:../application/Src/usb_endp.c **** 			{
 529              		.loc 1 147 4 is_stmt 1 view .LVU160
 147:../application/Src/usb_endp.c **** 			{
 530              		.loc 1 147 7 is_stmt 0 view .LVU161
ARM GAS  /tmp/cc2qg2uH.s 			page 17


 531 0204 A0D8     		bhi	.L15
 532 0206 22E7     		b	.L20
 533              	.LVL39:
 534              	.L41:
 124:../application/Src/usb_endp.c **** 				}
 535              		.loc 1 124 6 is_stmt 1 view .LVU162
 536 0208 05F55977 		add	r7, r5, #868
 537              	.LVL40:
 124:../application/Src/usb_endp.c **** 				}
 538              		.loc 1 124 6 is_stmt 0 view .LVU163
 539 020c 0DF10A06 		add	r6, sp, #10
 540 0210 05F56175 		add	r5, r5, #900
 541              	.LVL41:
 542              	.L9:
 124:../application/Src/usb_endp.c **** 				}
 543              		.loc 1 124 6 view .LVU164
 544 0214 3C46     		mov	r4, r7
 545 0216 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 546 0218 AC42     		cmp	r4, r5
 547 021a 3060     		str	r0, [r6]	@ unaligned
 548 021c 7160     		str	r1, [r6, #4]	@ unaligned
 549 021e B260     		str	r2, [r6, #8]	@ unaligned
 550 0220 F360     		str	r3, [r6, #12]	@ unaligned
 551 0222 07F11007 		add	r7, r7, #16
 552 0226 06F11006 		add	r6, r6, #16
 553 022a F3D1     		bne	.L9
 554 022c 3868     		ldr	r0, [r7]
 555 022e 3060     		str	r0, [r6]	@ unaligned
 556 0230 59E7     		b	.L10
 557              	.L21:
 188:../application/Src/usb_endp.c **** 					DevConfigSet(&tmp_dev_config);
 558              		.loc 1 188 6 is_stmt 1 view .LVU165
 188:../application/Src/usb_endp.c **** 					DevConfigSet(&tmp_dev_config);
 559              		.loc 1 188 38 is_stmt 0 view .LVU166
 560 0232 41F20373 		movw	r3, #5891
 189:../application/Src/usb_endp.c **** 					NVIC_SystemReset();
 561              		.loc 1 189 6 view .LVU167
 562 0236 0A48     		ldr	r0, .L42+12
 188:../application/Src/usb_endp.c **** 					DevConfigSet(&tmp_dev_config);
 563              		.loc 1 188 38 view .LVU168
 564 0238 2B80     		strh	r3, [r5]	@ movhi
 189:../application/Src/usb_endp.c **** 					NVIC_SystemReset();
 565              		.loc 1 189 6 is_stmt 1 view .LVU169
 566 023a FFF7FEFF 		bl	DevConfigSet
 567              	.LVL42:
 190:../application/Src/usb_endp.c **** 				}		
 568              		.loc 1 190 6 view .LVU170
 569              	.LBB40:
 570              	.LBI40:
 571              		.file 2 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h"
   1:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**************************************************************************//**
   2:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @file     core_cm3.h
   3:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @version  V1.30
   5:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @date     30. October 2009
   6:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
   7:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @note
ARM GAS  /tmp/cc2qg2uH.s 			page 18


   8:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  10:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  11:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  15:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  16:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  22:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
  23:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  24:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CORE_H__
  26:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  27:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  29:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 10: \n
  31:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Error 10: Expecting ';'
  33:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  34:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 530: \n
  35:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     return(__regBasePri); \n
  36:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * . 
  38:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 550: \n
  39:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  42:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 754: \n
  43:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  46:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 750: \n
  47:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  50:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 528: \n
  51:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  54:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 751: \n
  55:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     } InterruptType_Type; \n
  56:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  58:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  60:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  61:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  62:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -save */
  63:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e10  */
  64:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e530 */
ARM GAS  /tmp/cc2qg2uH.s 			page 19


  65:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e550 */
  66:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e754 */
  67:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e750 */
  68:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e528 */
  69:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e751 */
  70:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  71:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  72:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     - CMSIS version number
  75:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core peripheral base address
  77:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
  78:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  79:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  80:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
  81:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  extern "C" {
  82:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif 
  83:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  84:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  88:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  90:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  92:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__ICCARM__)
  93:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
  95:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  96:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  97:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 100:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 101:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 102:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 103:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 104:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 105:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * IO definitions
 106:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 107:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * define access restrictions to peripheral registers
 108:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 109:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 110:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
 111:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
 113:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 115:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 118:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 119:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 120:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
 121:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                 Register Abstraction
ARM GAS  /tmp/cc2qg2uH.s 			page 20


 122:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 123:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  @{
 125:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** */
 126:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 127:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 128:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 131:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 132:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 133:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 134:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }  NVIC_Type;                                               
 148:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 150:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 151:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 154:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 155:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 156:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 157:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } SCB_Type;                                                
 177:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 178:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB CPUID Register Definitions */
ARM GAS  /tmp/cc2qg2uH.s 			page 21


 179:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 182:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 185:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 188:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 191:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 195:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 198:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 201:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 204:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 207:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 210:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 213:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 216:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 219:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 222:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 226:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 229:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 233:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/cc2qg2uH.s 			page 22


 236:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 239:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 242:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 245:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 248:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 251:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Control Register Definitions */
 252:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 255:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 258:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 261:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 265:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 268:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 271:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 274:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 277:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 280:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 284:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 287:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 290:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/cc2qg2uH.s 			page 23


 293:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 296:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 299:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 302:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 305:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 308:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 311:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                                      
 314:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 317:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 320:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 323:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 327:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 330:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 333:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 337:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 340:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 343:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 347:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/cc2qg2uH.s 			page 24


 350:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 353:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 356:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 360:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 361:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for SysTick
 363:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 364:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 365:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 366:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 367:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } SysTick_Type;
 372:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 373:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 377:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 380:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 383:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 386:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 390:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Current Register Definitions */
 391:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 394:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 398:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 401:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 405:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 406:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
ARM GAS  /tmp/cc2qg2uH.s 			page 25


 407:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 409:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 410:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 411:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 412:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  union  
 413:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   {
 414:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } ITM_Type;                                                
 445:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 446:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 450:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 454:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 457:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 460:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 463:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
ARM GAS  /tmp/cc2qg2uH.s 			page 26


 464:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 466:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 469:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 472:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 475:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 479:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 483:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 487:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 491:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 494:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 498:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 499:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 503:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 505:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0;
 506:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
 510:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1;
 511:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 512:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } InterruptType_Type;
 513:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 514:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 518:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
ARM GAS  /tmp/cc2qg2uH.s 			page 27


 521:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 522:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 525:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 529:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 530:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 534:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 535:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 536:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 537:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } MPU_Type;                                                
 549:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 550:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Type Register */
 551:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 554:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 557:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 560:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Control Register */
 561:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 564:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 567:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 570:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Number Register */
 571:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 574:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Base Address Register */
 575:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/cc2qg2uH.s 			page 28


 578:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 581:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 584:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 591:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 594:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 597:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 600:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 603:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 606:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 609:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 612:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 614:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 615:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 616:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 619:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 620:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 621:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 622:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } CoreDebug_Type;
 627:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 628:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 632:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/cc2qg2uH.s 			page 29


 635:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 638:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 641:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 644:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 647:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 650:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 653:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 656:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 659:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 662:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 665:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Core Register Selector Register */
 666:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 669:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 672:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 676:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 679:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 682:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 685:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 688:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 691:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
ARM GAS  /tmp/cc2qg2uH.s 			page 30


 692:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 694:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 697:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 700:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 703:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 706:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 709:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 713:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 714:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 722:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 729:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 733:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 734:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 736:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 737:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
 738:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                Hardware Abstraction Layer
 739:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 740:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 741:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   )
 742:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 745:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/cc2qg2uH.s 			page 31


 749:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 753:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 757:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 758:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 759:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 760:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 762:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ARM armcc specific functions */
 764:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 765:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 768:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                             __nop
 769:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFI                             __wfi
 770:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFE                             __wfe
 771:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __SEV                             __sev
 772:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __ISB()                           __isb(0)
 773:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __REV                             __rev
 776:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __RBIT                            __rbit
 777:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 784:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 785:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 790:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 791:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 792:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 794:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
 795:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 796:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
 797:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 798:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 800:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 801:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 803:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 805:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
ARM GAS  /tmp/cc2qg2uH.s 			page 32


 806:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 808:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 810:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 811:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 813:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
 814:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 815:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
 817:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 818:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 820:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 821:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 823:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 825:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 828:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 830:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 831:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 833:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 834:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
 835:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 836:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 838:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 840:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 841:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 843:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 844:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
 845:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 846:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 848:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 850:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 851:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 853:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 854:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 856:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 858:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __CLREX(void);
 859:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 860:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 861:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 862:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
ARM GAS  /tmp/cc2qg2uH.s 			page 33


 863:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 864:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 865:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 866:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 867:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 869:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 870:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 871:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 872:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 873:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 874:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
 875:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 876:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 878:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 879:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 881:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 882:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 883:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 885:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 887:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 888:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 890:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   priMask  PriMask
 891:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 892:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 894:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 896:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 897:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 899:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 900:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 901:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 902:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 903:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 905:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 906:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 908:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask faultMask value
 909:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 910:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
 911:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 912:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 914:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 915:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
 916:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
 917:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
 918:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 919:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
ARM GAS  /tmp/cc2qg2uH.s 			page 34


 920:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 921:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 923:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 924:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
 925:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 926:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
 927:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 928:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
 929:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 930:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 932:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 934:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 935:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 937:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 939:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CLREX                           __clrex
 940:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 941:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 942:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 943:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 944:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 945:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 946:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 947:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 948:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 950:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regBasePri);
 952:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 953:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 954:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 955:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 956:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 957:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 958:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 959:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
 960:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 961:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 963:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 966:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 967:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 968:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 970:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 971:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 972:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 974:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 976:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
ARM GAS  /tmp/cc2qg2uH.s 			page 35


 977:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regPriMask);
 978:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 979:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 980:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 981:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 983:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priMask  PriMask
 984:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 985:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 987:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 989:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regPriMask = (priMask);
 991:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 992:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 993:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 994:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 996:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 997:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 998:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 999:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1000:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1002:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regFaultMask);
1004:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1005:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1006:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1007:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1009:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask  faultMask value
1010:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1011:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
1012:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1013:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1015:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1018:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1019:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1020:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
1021:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1022:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
1023:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1024:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
1025:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1026:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1028:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regControl);
1030:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1031:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1032:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1033:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
ARM GAS  /tmp/cc2qg2uH.s 			page 36


1034:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1035:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
1036:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1037:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
1038:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1039:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1041:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regControl = control;
1043:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1044:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1045:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1047:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1048:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1049:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* IAR iccarm specific functions */
1051:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1052:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1055:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1058:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1064:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1076:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1077:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1078:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1080:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
1081:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1082:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
1083:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1084:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1086:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1087:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1089:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
ARM GAS  /tmp/cc2qg2uH.s 			page 37


1091:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1094:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1096:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1097:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1099:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
1100:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1101:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
1103:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1104:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1106:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1107:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1109:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1111:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1114:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1116:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1117:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1119:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1120:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1121:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1122:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1124:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1126:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1127:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse bit order of value
1128:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1129:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1130:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1131:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1132:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse bit order of value
1133:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1134:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1136:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1137:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1139:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1140:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1141:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1142:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1144:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1146:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1147:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
ARM GAS  /tmp/cc2qg2uH.s 			page 38


1148:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1149:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1150:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1151:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1152:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1154:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1156:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1157:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1159:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1160:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1161:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1162:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1164:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1166:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1167:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1169:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1170:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1171:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1172:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1173:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1175:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1177:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1178:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1180:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1181:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1182:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1183:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1184:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1186:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1188:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1189:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1191:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1192:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1193:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1194:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1195:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1197:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1199:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1200:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1201:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* GNU gcc specific functions */
1203:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1204:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
ARM GAS  /tmp/cc2qg2uH.s 			page 39


1205:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1207:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1210:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
1212:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
1213:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __SEV()                      { __ASM volatile ("sev"); }
1214:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __ISB()                      { __ASM volatile ("isb"); }
1215:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
1216:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
1217:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __CLREX()                    { __ASM volatile ("clrex"); }
1218:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1219:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1220:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1221:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1222:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1223:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
1224:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1225:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
1226:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1227:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
1228:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1229:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1230:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1231:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1232:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1233:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1234:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1235:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
1236:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1237:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1238:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1239:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1240:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1241:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1242:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
1243:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1244:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1245:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
1246:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1247:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
1248:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1249:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1250:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1251:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1252:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1253:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1254:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1255:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
1256:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1257:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1258:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1259:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1260:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
1261:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
ARM GAS  /tmp/cc2qg2uH.s 			page 40


1262:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
1263:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1264:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
1265:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1266:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
1267:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1268:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1269:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
1270:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1271:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
1272:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1273:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
1274:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1275:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
1276:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1277:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1278:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
1279:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1280:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
1281:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1282:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
1283:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1284:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t  __get_PRIMASK(void);
1285:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1286:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1287:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
1288:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1289:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priMask  PriMask
1290:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1291:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
1292:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1293:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
1294:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1295:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1296:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
1297:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1298:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
1299:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1300:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
1301:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1302:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
1303:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1304:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1305:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
1306:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1307:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask  faultMask value
1308:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1309:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
1310:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1311:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
1312:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1313:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1314:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
1315:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** * 
1316:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** *  @return Control value
1317:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1318:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
ARM GAS  /tmp/cc2qg2uH.s 			page 41


1319:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1320:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_CONTROL(void);
1321:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1322:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1323:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
1324:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1325:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
1326:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1327:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
1328:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1329:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
1330:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1331:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1332:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in integer value
1333:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1334:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1335:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1336:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1337:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in integer value
1338:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1339:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV(uint32_t value);
1340:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1341:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1342:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1343:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1344:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1345:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1346:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1347:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
1348:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1349:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1350:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1351:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1352:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
1353:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1354:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1355:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1356:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1357:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
1358:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1359:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern int32_t __REVSH(int16_t value);
1360:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1361:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1362:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse bit order of value
1363:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1364:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1365:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1366:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1367:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse bit order of value
1368:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1369:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1370:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1371:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1372:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1373:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1374:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1375:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
ARM GAS  /tmp/cc2qg2uH.s 			page 42


1376:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1377:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 8 bit value
1378:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1379:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1380:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1381:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1382:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1383:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1384:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1385:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1386:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1387:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1388:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1389:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1390:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1391:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1392:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1393:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1394:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1395:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1396:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1397:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1398:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1399:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1400:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1401:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1402:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1403:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1404:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1405:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1406:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1407:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1408:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 8 bit values
1409:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1410:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1411:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1412:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1413:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1414:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1415:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1416:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1417:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1418:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1419:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 16 bit values
1420:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1421:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1422:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1423:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1424:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1425:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1426:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1427:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1428:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1429:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1430:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 32 bit values
1431:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1432:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
ARM GAS  /tmp/cc2qg2uH.s 			page 43


1433:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1434:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1435:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__TASKING__)) /*------------------ TASKING Compiler ---------------------*/
1436:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* TASKING carm specific functions */
1437:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1438:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*
1439:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The CMSIS functions have been implemented as intrinsics in the compiler.
1440:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Please use "carm -?i" to get an up to date list of all instrinsics,
1441:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Including the CMSIS ones.
1442:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1443:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1444:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
1445:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1446:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1447:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_Core_FunctionInterface CMSIS CM3 Core Function Interface
1448:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   Core  Function Interface containing:
1449:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core NVIC Functions
1450:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core SysTick Functions
1451:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core Reset Functions
1452:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** */
1453:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@{*/
1454:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1455:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1456:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1457:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1458:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Grouping in NVIC Interrupt Controller
1459:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1460:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PriorityGroup is priority grouping field
1461:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1462:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority grouping field using the required unlock sequence.
1463:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The parameter priority_grouping is assigned to the field 
1464:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * SCB->AIRCR [10:8] PRIGROUP field. Only values from 0..7 are used.
1465:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * In case of a conflict between priority grouping and available
1466:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1467:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1468:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1469:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1470:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t reg_value;
1471:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);                         /* only values 0..7 a
1472:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   
1473:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1474:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1475:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value  =  (reg_value                       |
1476:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                 (0x5FA << SCB_AIRCR_VECTKEY_Pos) | 
1477:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1478:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SCB->AIRCR =  reg_value;
1479:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1480:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1481:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1482:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Get the Priority Grouping from NVIC Interrupt Controller
1483:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1484:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return priority grouping field 
1485:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1486:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Get the priority grouping from NVIC Interrupt Controller.
1487:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1488:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1489:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
ARM GAS  /tmp/cc2qg2uH.s 			page 44


1490:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1491:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1492:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1493:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1494:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1495:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Enable Interrupt in NVIC Interrupt Controller
1496:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1497:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to enable
1498:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1499:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Enable a device specific interupt in the NVIC interrupt controller.
1500:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1501:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1503:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
1505:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1506:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1507:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1508:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Disable the interrupt line for external interrupt specified
1509:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1510:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to disable
1511:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1512:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Disable a device specific interupt in the NVIC interrupt controller.
1513:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1514:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1515:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1516:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1517:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1518:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1519:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1520:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1521:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Read the interrupt pending bit for a device specific interrupt source
1522:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1523:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the device specifc interrupt
1524:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         1 = interrupt pending, 0 = interrupt not pending
1525:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1526:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Read the pending register in NVIC and return 1 if its status is pending, 
1527:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * otherwise it returns 0
1528:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1529:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1530:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1531:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1532:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1533:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1534:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1535:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the pending bit for an external interrupt
1536:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1537:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the interrupt for set pending
1538:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1539:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the pending bit for the specified interrupt.
1540:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1541:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1542:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1543:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1544:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1545:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1546:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/cc2qg2uH.s 			page 45


1547:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1548:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Clear the pending bit for an external interrupt
1549:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1550:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the interrupt for clear pending
1551:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1552:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Clear the pending bit for the specified interrupt. 
1553:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1554:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1555:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1556:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1557:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1558:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1559:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1560:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1561:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Read the active bit for an external interrupt
1562:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1563:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the interrupt for read active bit
1564:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         1 = interrupt active, 0 = interrupt not active
1565:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1566:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Read the active register in NVIC and returns 1 if its status is active, 
1567:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * otherwise it returns 0.
1568:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1569:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1570:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1571:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1572:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1573:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1574:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1575:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the priority for an interrupt
1576:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1577:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn      The number of the interrupt for set priority
1578:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priority  The priority to set
1579:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1580:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority for the specified interrupt. The interrupt 
1581:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * number can be positive to specify an external (device specific) 
1582:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * interrupt, or negative to specify an internal (core) interrupt.
1583:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1584:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note: The priority cannot be set for every core interrupt.
1585:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1587:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   if(IRQn < 0) {
1589:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
1590:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
1591:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
1592:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1593:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1594:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1595:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Read the priority for an interrupt
1596:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1597:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn      The number of the interrupt for get priority
1598:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return           The priority for the interrupt
1599:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1600:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Read the priority for the specified interrupt. The interrupt 
1601:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * number can be positive to specify an external (device specific) 
1602:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * interrupt, or negative to specify an internal (core) interrupt.
1603:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
ARM GAS  /tmp/cc2qg2uH.s 			page 46


1604:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The returned priority value is automatically aligned to the implemented
1605:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits of the microcontroller.
1606:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1607:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note: The priority cannot be set for every core interrupt.
1608:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1609:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1610:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1611:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1612:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   if(IRQn < 0) {
1613:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1614:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
1615:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1616:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1617:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1618:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1619:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1620:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Encode the priority for an interrupt
1621:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1622:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PriorityGroup    The used priority group
1623:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PreemptPriority  The preemptive priority value (starting from 0)
1624:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  SubPriority      The sub priority value (starting from 0)
1625:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return                  The encoded priority for the interrupt
1626:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1627:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Encode the priority for an interrupt with the given priority group,
1628:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * preemptive priority value and sub priority value.
1629:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * In case of a conflict between priority grouping and available
1630:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1631:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1632:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The returned priority value can be used for NVIC_SetPriority(...) function
1633:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1634:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1635:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1636:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1637:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PreemptPriorityBits;
1638:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t SubPriorityBits;
1639:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1640:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1641:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1642:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  
1643:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return (
1644:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1645:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1646:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****          );
1647:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1648:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1649:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1650:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1651:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Decode the priority of an interrupt
1652:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1653:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  Priority           The priority for the interrupt
1654:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PriorityGroup      The used priority group
1655:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  pPreemptPriority   The preemptive priority value (starting from 0)
1656:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  pSubPriority       The sub priority value (starting from 0)
1657:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1658:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Decode an interrupt priority value with the given priority group to 
1659:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * preemptive priority value and sub priority value.
1660:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * In case of a conflict between priority grouping and available
ARM GAS  /tmp/cc2qg2uH.s 			page 47


1661:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1662:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1663:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The priority value can be retrieved with NVIC_GetPriority(...) function
1664:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1665:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1666:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1667:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1668:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PreemptPriorityBits;
1669:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t SubPriorityBits;
1670:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1671:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1672:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1673:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   
1674:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1675:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1676:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1677:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1678:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1679:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1680:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ##################################    SysTick function  ########################################
1681:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1682:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if (!defined (__Vendor_SysTickConfig)) || (__Vendor_SysTickConfig == 0)
1683:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1684:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1685:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Initialize and start the SysTick counter and its interrupt.
1686:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1687:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   ticks   number of ticks between two interrupts
1688:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return  1 = failed, 0 = successful
1689:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1690:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Initialise the system tick timer and its interrupt and start the
1691:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * system tick timer / counter in free running mode to generate 
1692:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * periodical interrupts.
1693:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1694:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t SysTick_Config(uint32_t ticks)
1695:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** { 
1696:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
1697:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                                                                
1698:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
1699:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System
1700:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
1701:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk | 
1702:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   | 
1703:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Ti
1704:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return (0);                                                  /* Function successful */
1705:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1706:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1707:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
1708:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1709:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1710:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1711:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1712:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ##################################    Reset function  ##########################################
1713:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1714:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1715:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Initiate a system reset request.
1716:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1717:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Initiate a system reset request to reset the MCU
ARM GAS  /tmp/cc2qg2uH.s 			page 48


1718:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1719:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SystemReset(void)
 572              		.loc 2 1719 22 view .LVU171
 573              	.LBB41:
1720:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1721:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      | 
 574              		.loc 2 1721 3 view .LVU172
1722:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | 
 575              		.loc 2 1722 22 is_stmt 0 view .LVU173
 576 023e 1049     		ldr	r1, .L42+44
 577              		.loc 2 1722 56 view .LVU174
 578 0240 104B     		ldr	r3, .L42+48
 579              		.loc 2 1722 22 view .LVU175
 580 0242 CA68     		ldr	r2, [r1, #12]
 581              		.loc 2 1722 30 view .LVU176
 582 0244 02F4E062 		and	r2, r2, #1792
 583              		.loc 2 1722 56 view .LVU177
 584 0248 1343     		orrs	r3, r3, r2
1721:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | 
 585              		.loc 2 1721 15 view .LVU178
 586 024a CB60     		str	r3, [r1, #12]
1723:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
1724:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __DSB();                                                     /* Ensure completion of memory acces
 587              		.loc 2 1724 3 is_stmt 1 view .LVU179
 588              	.LBB42:
 589              	.LBI42:
1215:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
 590              		.loc 2 1215 22 view .LVU180
 591              	.LBB43:
1215:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
 592              		.loc 2 1215 53 view .LVU181
 593              		.syntax unified
 594              	@ 1215 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 595 024c BFF34F8F 		dsb
 596              	@ 0 "" 2
 597              		.thumb
 598              		.syntax unified
 599              	.L24:
 600              	.LBE43:
 601              	.LBE42:
1725:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   while(1);                                                    /* wait until reset */
 602              		.loc 2 1725 3 view .LVU182
 603              		.loc 2 1725 11 view .LVU183
 604              		.loc 2 1725 8 view .LVU184
 605              		.loc 2 1725 3 view .LVU185
 606              		.loc 2 1725 11 view .LVU186
 607              		.loc 2 1725 8 view .LVU187
 608 0250 FEE7     		b	.L24
 609              	.L43:
 610 0252 00BF     		.align	2
 611              	.L42:
 612 0254 00000000 		.word	joy_ticks
 613 0258 00000000 		.word	.LANCHOR1
 614 025c 00000000 		.word	bDeviceState
 615 0260 00000000 		.word	.LANCHOR0
 616 0264 00000000 		.word	.LC0
 617 0268 00000000 		.word	bootloader
ARM GAS  /tmp/cc2qg2uH.s 			page 49


 618 026c 64030000 		.word	.LANCHOR0+868
 619 0270 00200110 		.word	268509184
 620 0274 00100140 		.word	1073811456
 621 0278 000C0140 		.word	1073810432
 622 027c 400D0300 		.word	200000
 623 0280 00ED00E0 		.word	-536810240
 624 0284 0400FA05 		.word	100270084
 625              	.LBE41:
 626              	.LBE40:
 627              		.cfi_endproc
 628              	.LFE30:
 630              		.section	.text.EP1_IN_Callback,"ax",%progbits
 631              		.align	1
 632              		.p2align 2,,3
 633              		.global	EP1_IN_Callback
 634              		.syntax unified
 635              		.thumb
 636              		.thumb_func
 637              		.fpu softvfp
 639              	EP1_IN_Callback:
 640              	.LFB31:
 224:../application/Src/usb_endp.c ****   EP1_PrevXferComplete = 1;
 641              		.loc 1 224 1 view -0
 642              		.cfi_startproc
 643              		@ args = 0, pretend = 0, frame = 0
 644              		@ frame_needed = 0, uses_anonymous_args = 0
 645              		@ link register save eliminated.
 225:../application/Src/usb_endp.c **** }
 646              		.loc 1 225 3 view .LVU189
 225:../application/Src/usb_endp.c **** }
 647              		.loc 1 225 24 is_stmt 0 view .LVU190
 648 0000 0122     		movs	r2, #1
 649 0002 014B     		ldr	r3, .L45
 650 0004 1A70     		strb	r2, [r3]
 226:../application/Src/usb_endp.c **** 
 651              		.loc 1 226 1 view .LVU191
 652 0006 7047     		bx	lr
 653              	.L46:
 654              		.align	2
 655              	.L45:
 656 0008 00000000 		.word	.LANCHOR2
 657              		.cfi_endproc
 658              	.LFE31:
 660              		.section	.text.EP2_IN_Callback,"ax",%progbits
 661              		.align	1
 662              		.p2align 2,,3
 663              		.global	EP2_IN_Callback
 664              		.syntax unified
 665              		.thumb
 666              		.thumb_func
 667              		.fpu softvfp
 669              	EP2_IN_Callback:
 670              	.LFB32:
 236:../application/Src/usb_endp.c ****   EP2_PrevXferComplete = 1;
 671              		.loc 1 236 1 is_stmt 1 view -0
 672              		.cfi_startproc
 673              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc2qg2uH.s 			page 50


 674              		@ frame_needed = 0, uses_anonymous_args = 0
 675              		@ link register save eliminated.
 237:../application/Src/usb_endp.c **** }
 676              		.loc 1 237 3 view .LVU193
 237:../application/Src/usb_endp.c **** }
 677              		.loc 1 237 24 is_stmt 0 view .LVU194
 678 0000 0122     		movs	r2, #1
 679 0002 014B     		ldr	r3, .L48
 680 0004 1A70     		strb	r2, [r3]
 238:../application/Src/usb_endp.c **** 
 681              		.loc 1 238 1 view .LVU195
 682 0006 7047     		bx	lr
 683              	.L49:
 684              		.align	2
 685              	.L48:
 686 0008 00000000 		.word	.LANCHOR1
 687              		.cfi_endproc
 688              	.LFE32:
 690              		.section	.text.USB_CUSTOM_HID_SendReport,"ax",%progbits
 691              		.align	1
 692              		.p2align 2,,3
 693              		.global	USB_CUSTOM_HID_SendReport
 694              		.syntax unified
 695              		.thumb
 696              		.thumb_func
 697              		.fpu softvfp
 699              	USB_CUSTOM_HID_SendReport:
 700              	.LVL43:
 701              	.LFB33:
 248:../application/Src/usb_endp.c **** 	if ((EP_num == 1) && (EP1_PrevXferComplete) && (bDeviceState == CONFIGURED))
 702              		.loc 1 248 1 is_stmt 1 view -0
 703              		.cfi_startproc
 704              		@ args = 0, pretend = 0, frame = 0
 705              		@ frame_needed = 0, uses_anonymous_args = 0
 249:../application/Src/usb_endp.c **** 	{
 706              		.loc 1 249 2 view .LVU197
 249:../application/Src/usb_endp.c **** 	{
 707              		.loc 1 249 5 is_stmt 0 view .LVU198
 708 0000 0128     		cmp	r0, #1
 248:../application/Src/usb_endp.c **** 	if ((EP_num == 1) && (EP1_PrevXferComplete) && (bDeviceState == CONFIGURED))
 709              		.loc 1 248 1 view .LVU199
 710 0002 38B5     		push	{r3, r4, r5, lr}
 711              	.LCFI4:
 712              		.cfi_def_cfa_offset 16
 713              		.cfi_offset 3, -16
 714              		.cfi_offset 4, -12
 715              		.cfi_offset 5, -8
 716              		.cfi_offset 14, -4
 248:../application/Src/usb_endp.c **** 	if ((EP_num == 1) && (EP1_PrevXferComplete) && (bDeviceState == CONFIGURED))
 717              		.loc 1 248 1 view .LVU200
 718 0004 0446     		mov	r4, r0
 249:../application/Src/usb_endp.c **** 	{
 719              		.loc 1 249 5 view .LVU201
 720 0006 11D0     		beq	.L60
 256:../application/Src/usb_endp.c **** 	{
 721              		.loc 1 256 7 is_stmt 1 view .LVU202
 256:../application/Src/usb_endp.c **** 	{
ARM GAS  /tmp/cc2qg2uH.s 			page 51


 722              		.loc 1 256 10 is_stmt 0 view .LVU203
 723 0008 0228     		cmp	r0, #2
 724 000a 18D1     		bne	.L57
 256:../application/Src/usb_endp.c **** 	{
 725              		.loc 1 256 25 discriminator 1 view .LVU204
 726 000c 0D4D     		ldr	r5, .L61
 727 000e 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 728 0010 ABB1     		cbz	r3, .L57
 256:../application/Src/usb_endp.c **** 	{
 729              		.loc 1 256 68 discriminator 2 view .LVU205
 730 0012 0D4B     		ldr	r3, .L61+4
 731 0014 1B68     		ldr	r3, [r3]
 256:../application/Src/usb_endp.c **** 	{
 732              		.loc 1 256 51 discriminator 2 view .LVU206
 733 0016 052B     		cmp	r3, #5
 734 0018 11D1     		bne	.L57
 258:../application/Src/usb_endp.c **** 			SetEPTxValid(ENDP2);
 735              		.loc 1 258 4 is_stmt 1 view .LVU207
 736 001a 8220     		movs	r0, #130
 737              	.LVL44:
 738              	.L59:
 258:../application/Src/usb_endp.c **** 			SetEPTxValid(ENDP2);
 739              		.loc 1 258 4 is_stmt 0 view .LVU208
 740 001c FFF7FEFF 		bl	USB_SIL_Write
 741              	.LVL45:
 259:../application/Src/usb_endp.c **** 			EP2_PrevXferComplete = 0;
 742              		.loc 1 259 4 is_stmt 1 view .LVU209
 743 0020 2046     		mov	r0, r4
 744 0022 FFF7FEFF 		bl	SetEPTxValid
 745              	.LVL46:
 260:../application/Src/usb_endp.c **** 			return 0;
 746              		.loc 1 260 4 view .LVU210
 260:../application/Src/usb_endp.c **** 			return 0;
 747              		.loc 1 260 25 is_stmt 0 view .LVU211
 748 0026 0020     		movs	r0, #0
 749 0028 2870     		strb	r0, [r5]
 750              		.loc 1 261 4 is_stmt 1 view .LVU212
 262:../application/Src/usb_endp.c **** 	}
 263:../application/Src/usb_endp.c **** 	return -1;
 264:../application/Src/usb_endp.c **** }
 751              		.loc 1 264 1 is_stmt 0 view .LVU213
 752 002a 38BD     		pop	{r3, r4, r5, pc}
 753              	.LVL47:
 754              	.L60:
 249:../application/Src/usb_endp.c **** 	{
 755              		.loc 1 249 20 discriminator 1 view .LVU214
 756 002c 074D     		ldr	r5, .L61+8
 757 002e 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 758 0030 2BB1     		cbz	r3, .L57
 249:../application/Src/usb_endp.c **** 	{
 759              		.loc 1 249 63 discriminator 2 view .LVU215
 760 0032 054B     		ldr	r3, .L61+4
 761 0034 1B68     		ldr	r3, [r3]
 249:../application/Src/usb_endp.c **** 	{
 762              		.loc 1 249 46 discriminator 2 view .LVU216
 763 0036 052B     		cmp	r3, #5
 764              	.LBB46:
ARM GAS  /tmp/cc2qg2uH.s 			page 52


 765              	.LBB47:
 251:../application/Src/usb_endp.c **** 			SetEPTxValid(ENDP1);
 766              		.loc 1 251 4 discriminator 2 view .LVU217
 767 0038 08BF     		it	eq
 768 003a 8120     		moveq	r0, #129
 769              	.LVL48:
 251:../application/Src/usb_endp.c **** 			SetEPTxValid(ENDP1);
 770              		.loc 1 251 4 discriminator 2 view .LVU218
 771              	.LBE47:
 772              	.LBE46:
 249:../application/Src/usb_endp.c **** 	{
 773              		.loc 1 249 46 discriminator 2 view .LVU219
 774 003c EED0     		beq	.L59
 775              	.L57:
 263:../application/Src/usb_endp.c **** }
 776              		.loc 1 263 9 view .LVU220
 777 003e 4FF0FF30 		mov	r0, #-1
 778              		.loc 1 264 1 view .LVU221
 779 0042 38BD     		pop	{r3, r4, r5, pc}
 780              	.L62:
 781              		.align	2
 782              	.L61:
 783 0044 00000000 		.word	.LANCHOR1
 784 0048 00000000 		.word	bDeviceState
 785 004c 00000000 		.word	.LANCHOR2
 786              		.cfi_endproc
 787              	.LFE33:
 789              		.global	EP2_PrevXferComplete
 790              		.global	EP1_PrevXferComplete
 791              		.section	.bss.tmp_dev_config.7090,"aw",%nobits
 792              		.align	2
 793              		.set	.LANCHOR0,. + 0
 796              	tmp_dev_config.7090:
 797 0000 00000000 		.space	904
 797      00000000 
 797      00000000 
 797      00000000 
 797      00000000 
 798              		.section	.data.EP1_PrevXferComplete,"aw"
 799              		.set	.LANCHOR2,. + 0
 802              	EP1_PrevXferComplete:
 803 0000 01       		.byte	1
 804              		.section	.data.EP2_PrevXferComplete,"aw"
 805              		.set	.LANCHOR1,. + 0
 808              	EP2_PrevXferComplete:
 809 0000 01       		.byte	1
 810              		.text
 811              	.Letext0:
 812              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 813              		.file 4 "../Drivers/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.h"
 814              		.file 5 "../Drivers/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
 815              		.file 6 "../Drivers/STM32F10x_StdPeriph_Driver/inc/stm32f10x_gpio.h"
 816              		.file 7 "../application/Inc/common_defines.h"
 817              		.file 8 "../application/Inc/common_types.h"
 818              		.file 9 "../Drivers/STM32_USB-FS-Device_Driver/inc/usb_type.h"
 819              		.file 10 "../Drivers/STM32_USB-FS-Device_Driver/inc/usb_regs.h"
 820              		.file 11 "../Drivers/STM32_USB-FS-Device_Driver/inc/usb_core.h"
ARM GAS  /tmp/cc2qg2uH.s 			page 53


 821              		.file 12 "../Drivers/STM32_USB-FS-Device_Driver/inc/usb_init.h"
 822              		.file 13 "../Drivers/STM32_USB-FS-Device_Driver/inc/usb_lib.h"
 823              		.file 14 "../application/Inc/usb_pwr.h"
 824              		.file 15 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 825              		.file 16 "/usr/include/newlib/sys/_types.h"
 826              		.file 17 "/usr/include/newlib/sys/reent.h"
 827              		.file 18 "/usr/include/newlib/sys/lock.h"
 828              		.file 19 "../application/Inc/periphery.h"
 829              		.file 20 "../Drivers/STM32_USB-FS-Device_Driver/inc/usb_sil.h"
 830              		.file 21 "<built-in>"
 831              		.file 22 "../application/Inc/config.h"
ARM GAS  /tmp/cc2qg2uH.s 			page 54


DEFINED SYMBOLS
                            *ABS*:0000000000000000 usb_endp.c
     /tmp/cc2qg2uH.s:16     .text.EP1_OUT_Callback:0000000000000000 $t
     /tmp/cc2qg2uH.s:25     .text.EP1_OUT_Callback:0000000000000000 EP1_OUT_Callback
     /tmp/cc2qg2uH.s:42     .rodata.EP2_OUT_Callback.str1.4:0000000000000000 $d
     /tmp/cc2qg2uH.s:46     .text.EP2_OUT_Callback:0000000000000000 $t
     /tmp/cc2qg2uH.s:54     .text.EP2_OUT_Callback:0000000000000000 EP2_OUT_Callback
     /tmp/cc2qg2uH.s:612    .text.EP2_OUT_Callback:0000000000000254 $d
     /tmp/cc2qg2uH.s:631    .text.EP1_IN_Callback:0000000000000000 $t
     /tmp/cc2qg2uH.s:639    .text.EP1_IN_Callback:0000000000000000 EP1_IN_Callback
     /tmp/cc2qg2uH.s:656    .text.EP1_IN_Callback:0000000000000008 $d
     /tmp/cc2qg2uH.s:661    .text.EP2_IN_Callback:0000000000000000 $t
     /tmp/cc2qg2uH.s:669    .text.EP2_IN_Callback:0000000000000000 EP2_IN_Callback
     /tmp/cc2qg2uH.s:686    .text.EP2_IN_Callback:0000000000000008 $d
     /tmp/cc2qg2uH.s:691    .text.USB_CUSTOM_HID_SendReport:0000000000000000 $t
     /tmp/cc2qg2uH.s:699    .text.USB_CUSTOM_HID_SendReport:0000000000000000 USB_CUSTOM_HID_SendReport
     /tmp/cc2qg2uH.s:783    .text.USB_CUSTOM_HID_SendReport:0000000000000044 $d
     /tmp/cc2qg2uH.s:808    .data.EP2_PrevXferComplete:0000000000000000 EP2_PrevXferComplete
     /tmp/cc2qg2uH.s:802    .data.EP1_PrevXferComplete:0000000000000000 EP1_PrevXferComplete
     /tmp/cc2qg2uH.s:792    .bss.tmp_dev_config.7090:0000000000000000 $d
     /tmp/cc2qg2uH.s:796    .bss.tmp_dev_config.7090:0000000000000000 tmp_dev_config.7090

UNDEFINED SYMBOLS
SetEPRxStatus
GetTick
USB_SIL_Read
memset
USB_SIL_Write
SetEPTxValid
DevConfigGet
strcmp
GPIO_Init
Delay_us
DevConfigSet
joy_ticks
bDeviceState
bootloader
