Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Apr  9 14:39:57 2023
| Host         : Iridescent-zlc running 64-bit major release  (build 9200)
| Command      : report_methodology -file sys_design_wrapper_methodology_drc_routed.rpt -pb sys_design_wrapper_methodology_drc_routed.pb -rpx sys_design_wrapper_methodology_drc_routed.rpx
| Design       : sys_design_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 11
+-----------+----------+---------------------------------------------+------------+
| Rule      | Severity | Description                                 | Violations |
+-----------+----------+---------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay               | 10         |
| ULMTCS-1  | Warning  | Control Sets use limits recommend reduction | 1          |
+-----------+----------+---------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on cmos_data[0] relative to clock(s) cam_pclk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on cmos_data[1] relative to clock(s) cam_pclk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on cmos_data[2] relative to clock(s) cam_pclk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on cmos_data[3] relative to clock(s) cam_pclk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on cmos_data[4] relative to clock(s) cam_pclk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on cmos_data[5] relative to clock(s) cam_pclk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on cmos_data[6] relative to clock(s) cam_pclk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on cmos_data[7] relative to clock(s) cam_pclk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on cmos_href relative to clock(s) cam_pclk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on cmos_vsync relative to clock(s) cam_pclk
Related violations: <none>

ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 1484 control sets (vs. available limit of 13300, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>


