// Seed: 1238205046
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  assign module_1.id_2 = 0;
  output wire id_2;
  output wor id_1;
  assign id_1 = id_3 < -1 ? 1 : id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output reg id_2;
  inout logic [7:0] id_1;
  wire id_5;
  always @(posedge id_4 == 1 or posedge id_1) begin : LABEL_0
    id_2 = !id_4;
    id_1[1] = id_5;
    id_2 <= id_1;
  end
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
