<stg><name>mod_exp</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="256" op_0_bw="32">
<![CDATA[
entry:0 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="256" op_0_bw="32">
<![CDATA[
entry:2 %shr_i4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shr_i4"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="256" op_0_bw="32">
<![CDATA[
entry:3 %m_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:4 %N_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %N

]]></Node>
<StgValue><ssdm name="N_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:5 %d_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %d

]]></Node>
<StgValue><ssdm name="d_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:6 %y_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:7 %store_ln42 = store i256 1, i256 %m_V

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:8 %store_ln42 = store i256 %d_read, i256 %shr_i4

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:9 %store_ln42 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:10 %store_ln42 = store i256 %y_read, i256 %t

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln42 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body:0 %i_4 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body:1 %icmp_ln42 = icmp_eq  i9 %i_4, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body:3 %i_5 = add i9 %i_4, i9 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:4 %br_ln42 = br i1 %icmp_ln42, void %for.body.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
for.body.split:0 %shr_i4_load = load i256 %shr_i4

]]></Node>
<StgValue><ssdm name="shr_i4_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:1 %specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln1633"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="256">
<![CDATA[
for.body.split:2 %trunc_ln1497 = trunc i256 %shr_i4_load

]]></Node>
<StgValue><ssdm name="trunc_ln1497"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:3 %br_ln46 = br i1 %trunc_ln1497, void %for.inc, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="trunc_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
if.then:0 %t_load_1 = load i256 %t

]]></Node>
<StgValue><ssdm name="t_load_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="trunc_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
if.then:1 %m_V_load_1 = load i256 %m_V

]]></Node>
<StgValue><ssdm name="m_V_load_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="trunc_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="256" op_3_bw="256">
<![CDATA[
if.then:2 %m_V_19 = call i256 @mod_product, i256 %m_V_load_1, i256 %t_load_1, i256 %N_read

]]></Node>
<StgValue><ssdm name="m_V_19"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
for.end:0 %m_V_load = load i256 %m_V

]]></Node>
<StgValue><ssdm name="m_V_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="256">
<![CDATA[
for.end:1 %ret_ln53 = ret i256 %m_V_load

]]></Node>
<StgValue><ssdm name="ret_ln53"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="256" op_3_bw="256">
<![CDATA[
if.then:2 %m_V_19 = call i256 @mod_product, i256 %m_V_load_1, i256 %t_load_1, i256 %N_read

]]></Node>
<StgValue><ssdm name="m_V_19"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:3 %store_ln48 = store i256 %m_V_19, i256 %m_V

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
if.then:4 %br_ln48 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
for.inc:0 %t_load = load i256 %t

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="256" op_3_bw="256">
<![CDATA[
for.inc:2 %ref_tmp3 = call i256 @mod_product, i256 %t_load, i256 %t_load, i256 %N_read

]]></Node>
<StgValue><ssdm name="ref_tmp3"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:6 %store_ln42 = store i9 %i_5, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
for.inc:1 %shr_i4_load_1 = load i256 %shr_i4

]]></Node>
<StgValue><ssdm name="shr_i4_load_1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="256" op_3_bw="256">
<![CDATA[
for.inc:2 %ref_tmp3 = call i256 @mod_product, i256 %t_load, i256 %t_load, i256 %N_read

]]></Node>
<StgValue><ssdm name="ref_tmp3"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="255" op_0_bw="255" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:3 %r_V = partselect i255 @_ssdm_op_PartSelect.i255.i256.i32.i32, i256 %shr_i4_load_1, i32 1, i32 255

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="256" op_0_bw="255">
<![CDATA[
for.inc:4 %zext_ln1669 = zext i255 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln1669"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc:5 %store_ln42 = store i256 %zext_ln1669, i256 %shr_i4

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc:7 %store_ln42 = store i256 %ref_tmp3, i256 %t

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
for.inc:8 %br_ln42 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
