{
  "module_name": "pci_regs.h",
  "hash_id": "dd9b1db5c268be90b252fc04f29bdc13229847b018be760463617552e3e7fcdb",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/linux/pci_regs.h",
  "human_readable_source": " \n \n\n#ifndef LINUX_PCI_REGS_H\n#define LINUX_PCI_REGS_H\n\n \n#define PCI_CFG_SPACE_SIZE\t256\n#define PCI_CFG_SPACE_EXP_SIZE\t4096\n\n \n#define PCI_STD_HEADER_SIZEOF\t64\n#define PCI_STD_NUM_BARS\t6\t \n#define PCI_VENDOR_ID\t\t0x00\t \n#define PCI_DEVICE_ID\t\t0x02\t \n#define PCI_COMMAND\t\t0x04\t \n#define  PCI_COMMAND_IO\t\t0x1\t \n#define  PCI_COMMAND_MEMORY\t0x2\t \n#define  PCI_COMMAND_MASTER\t0x4\t \n#define  PCI_COMMAND_SPECIAL\t0x8\t \n#define  PCI_COMMAND_INVALIDATE\t0x10\t \n#define  PCI_COMMAND_VGA_PALETTE 0x20\t \n#define  PCI_COMMAND_PARITY\t0x40\t \n#define  PCI_COMMAND_WAIT\t0x80\t \n#define  PCI_COMMAND_SERR\t0x100\t \n#define  PCI_COMMAND_FAST_BACK\t0x200\t \n#define  PCI_COMMAND_INTX_DISABLE 0x400  \n\n#define PCI_STATUS\t\t0x06\t \n#define  PCI_STATUS_IMM_READY\t0x01\t \n#define  PCI_STATUS_INTERRUPT\t0x08\t \n#define  PCI_STATUS_CAP_LIST\t0x10\t \n#define  PCI_STATUS_66MHZ\t0x20\t \n#define  PCI_STATUS_UDF\t\t0x40\t \n#define  PCI_STATUS_FAST_BACK\t0x80\t \n#define  PCI_STATUS_PARITY\t0x100\t \n#define  PCI_STATUS_DEVSEL_MASK\t0x600\t \n#define  PCI_STATUS_DEVSEL_FAST\t\t0x000\n#define  PCI_STATUS_DEVSEL_MEDIUM\t0x200\n#define  PCI_STATUS_DEVSEL_SLOW\t\t0x400\n#define  PCI_STATUS_SIG_TARGET_ABORT\t0x800  \n#define  PCI_STATUS_REC_TARGET_ABORT\t0x1000  \n#define  PCI_STATUS_REC_MASTER_ABORT\t0x2000  \n#define  PCI_STATUS_SIG_SYSTEM_ERROR\t0x4000  \n#define  PCI_STATUS_DETECTED_PARITY\t0x8000  \n\n#define PCI_CLASS_REVISION\t0x08\t \n#define PCI_REVISION_ID\t\t0x08\t \n#define PCI_CLASS_PROG\t\t0x09\t \n#define PCI_CLASS_DEVICE\t0x0a\t \n\n#define PCI_CACHE_LINE_SIZE\t0x0c\t \n#define PCI_LATENCY_TIMER\t0x0d\t \n#define PCI_HEADER_TYPE\t\t0x0e\t \n#define  PCI_HEADER_TYPE_MASK\t\t0x7f\n#define  PCI_HEADER_TYPE_NORMAL\t\t0\n#define  PCI_HEADER_TYPE_BRIDGE\t\t1\n#define  PCI_HEADER_TYPE_CARDBUS\t2\n\n#define PCI_BIST\t\t0x0f\t \n#define  PCI_BIST_CODE_MASK\t0x0f\t \n#define  PCI_BIST_START\t\t0x40\t \n#define  PCI_BIST_CAPABLE\t0x80\t \n\n \n#define PCI_BASE_ADDRESS_0\t0x10\t \n#define PCI_BASE_ADDRESS_1\t0x14\t \n#define PCI_BASE_ADDRESS_2\t0x18\t \n#define PCI_BASE_ADDRESS_3\t0x1c\t \n#define PCI_BASE_ADDRESS_4\t0x20\t \n#define PCI_BASE_ADDRESS_5\t0x24\t \n#define  PCI_BASE_ADDRESS_SPACE\t\t0x01\t \n#define  PCI_BASE_ADDRESS_SPACE_IO\t0x01\n#define  PCI_BASE_ADDRESS_SPACE_MEMORY\t0x00\n#define  PCI_BASE_ADDRESS_MEM_TYPE_MASK\t0x06\n#define  PCI_BASE_ADDRESS_MEM_TYPE_32\t0x00\t \n#define  PCI_BASE_ADDRESS_MEM_TYPE_1M\t0x02\t \n#define  PCI_BASE_ADDRESS_MEM_TYPE_64\t0x04\t \n#define  PCI_BASE_ADDRESS_MEM_PREFETCH\t0x08\t \n#define  PCI_BASE_ADDRESS_MEM_MASK\t(~0x0fUL)\n#define  PCI_BASE_ADDRESS_IO_MASK\t(~0x03UL)\n \n\n \n#define PCI_CARDBUS_CIS\t\t0x28\n#define PCI_SUBSYSTEM_VENDOR_ID\t0x2c\n#define PCI_SUBSYSTEM_ID\t0x2e\n#define PCI_ROM_ADDRESS\t\t0x30\t \n#define  PCI_ROM_ADDRESS_ENABLE\t0x01\n#define PCI_ROM_ADDRESS_MASK\t(~0x7ffU)\n\n#define PCI_CAPABILITY_LIST\t0x34\t \n\n \n#define PCI_INTERRUPT_LINE\t0x3c\t \n#define PCI_INTERRUPT_PIN\t0x3d\t \n#define PCI_MIN_GNT\t\t0x3e\t \n#define PCI_MAX_LAT\t\t0x3f\t \n\n \n#define PCI_PRIMARY_BUS\t\t0x18\t \n#define PCI_SECONDARY_BUS\t0x19\t \n#define PCI_SUBORDINATE_BUS\t0x1a\t \n#define PCI_SEC_LATENCY_TIMER\t0x1b\t \n#define PCI_IO_BASE\t\t0x1c\t \n#define PCI_IO_LIMIT\t\t0x1d\n#define  PCI_IO_RANGE_TYPE_MASK\t0x0fUL\t \n#define  PCI_IO_RANGE_TYPE_16\t0x00\n#define  PCI_IO_RANGE_TYPE_32\t0x01\n#define  PCI_IO_RANGE_MASK\t(~0x0fUL)  \n#define  PCI_IO_1K_RANGE_MASK\t(~0x03UL)  \n#define PCI_SEC_STATUS\t\t0x1e\t \n#define PCI_MEMORY_BASE\t\t0x20\t \n#define PCI_MEMORY_LIMIT\t0x22\n#define  PCI_MEMORY_RANGE_TYPE_MASK 0x0fUL\n#define  PCI_MEMORY_RANGE_MASK\t(~0x0fUL)\n#define PCI_PREF_MEMORY_BASE\t0x24\t \n#define PCI_PREF_MEMORY_LIMIT\t0x26\n#define  PCI_PREF_RANGE_TYPE_MASK 0x0fUL\n#define  PCI_PREF_RANGE_TYPE_32\t0x00\n#define  PCI_PREF_RANGE_TYPE_64\t0x01\n#define  PCI_PREF_RANGE_MASK\t(~0x0fUL)\n#define PCI_PREF_BASE_UPPER32\t0x28\t \n#define PCI_PREF_LIMIT_UPPER32\t0x2c\n#define PCI_IO_BASE_UPPER16\t0x30\t \n#define PCI_IO_LIMIT_UPPER16\t0x32\n \n \n#define PCI_ROM_ADDRESS1\t0x38\t \n \n#define PCI_BRIDGE_CONTROL\t0x3e\n#define  PCI_BRIDGE_CTL_PARITY\t0x01\t \n#define  PCI_BRIDGE_CTL_SERR\t0x02\t \n#define  PCI_BRIDGE_CTL_ISA\t0x04\t \n#define  PCI_BRIDGE_CTL_VGA\t0x08\t \n#define  PCI_BRIDGE_CTL_MASTER_ABORT\t0x20   \n#define  PCI_BRIDGE_CTL_BUS_RESET\t0x40\t \n#define  PCI_BRIDGE_CTL_FAST_BACK\t0x80\t \n\n \n#define PCI_CB_CAPABILITY_LIST\t0x14\n \n#define PCI_CB_SEC_STATUS\t0x16\t \n#define PCI_CB_PRIMARY_BUS\t0x18\t \n#define PCI_CB_CARD_BUS\t\t0x19\t \n#define PCI_CB_SUBORDINATE_BUS\t0x1a\t \n#define PCI_CB_LATENCY_TIMER\t0x1b\t \n#define PCI_CB_MEMORY_BASE_0\t0x1c\n#define PCI_CB_MEMORY_LIMIT_0\t0x20\n#define PCI_CB_MEMORY_BASE_1\t0x24\n#define PCI_CB_MEMORY_LIMIT_1\t0x28\n#define PCI_CB_IO_BASE_0\t0x2c\n#define PCI_CB_IO_BASE_0_HI\t0x2e\n#define PCI_CB_IO_LIMIT_0\t0x30\n#define PCI_CB_IO_LIMIT_0_HI\t0x32\n#define PCI_CB_IO_BASE_1\t0x34\n#define PCI_CB_IO_BASE_1_HI\t0x36\n#define PCI_CB_IO_LIMIT_1\t0x38\n#define PCI_CB_IO_LIMIT_1_HI\t0x3a\n#define  PCI_CB_IO_RANGE_MASK\t(~0x03UL)\n \n#define PCI_CB_BRIDGE_CONTROL\t0x3e\n#define  PCI_CB_BRIDGE_CTL_PARITY\t0x01\t \n#define  PCI_CB_BRIDGE_CTL_SERR\t\t0x02\n#define  PCI_CB_BRIDGE_CTL_ISA\t\t0x04\n#define  PCI_CB_BRIDGE_CTL_VGA\t\t0x08\n#define  PCI_CB_BRIDGE_CTL_MASTER_ABORT\t0x20\n#define  PCI_CB_BRIDGE_CTL_CB_RESET\t0x40\t \n#define  PCI_CB_BRIDGE_CTL_16BIT_INT\t0x80\t \n#define  PCI_CB_BRIDGE_CTL_PREFETCH_MEM0 0x100\t \n#define  PCI_CB_BRIDGE_CTL_PREFETCH_MEM1 0x200\n#define  PCI_CB_BRIDGE_CTL_POST_WRITES\t0x400\n#define PCI_CB_SUBSYSTEM_VENDOR_ID\t0x40\n#define PCI_CB_SUBSYSTEM_ID\t\t0x42\n#define PCI_CB_LEGACY_MODE_BASE\t\t0x44\t \n \n\n \n\n#define PCI_CAP_LIST_ID\t\t0\t \n#define  PCI_CAP_ID_PM\t\t0x01\t \n#define  PCI_CAP_ID_AGP\t\t0x02\t \n#define  PCI_CAP_ID_VPD\t\t0x03\t \n#define  PCI_CAP_ID_SLOTID\t0x04\t \n#define  PCI_CAP_ID_MSI\t\t0x05\t \n#define  PCI_CAP_ID_CHSWP\t0x06\t \n#define  PCI_CAP_ID_PCIX\t0x07\t \n#define  PCI_CAP_ID_HT\t\t0x08\t \n#define  PCI_CAP_ID_VNDR\t0x09\t \n#define  PCI_CAP_ID_DBG\t\t0x0A\t \n#define  PCI_CAP_ID_CCRC\t0x0B\t \n#define  PCI_CAP_ID_SHPC\t0x0C\t \n#define  PCI_CAP_ID_SSVID\t0x0D\t \n#define  PCI_CAP_ID_AGP3\t0x0E\t \n#define  PCI_CAP_ID_SECDEV\t0x0F\t \n#define  PCI_CAP_ID_EXP\t\t0x10\t \n#define  PCI_CAP_ID_MSIX\t0x11\t \n#define  PCI_CAP_ID_SATA\t0x12\t \n#define  PCI_CAP_ID_AF\t\t0x13\t \n#define  PCI_CAP_ID_EA\t\t0x14\t \n#define  PCI_CAP_ID_MAX\t\tPCI_CAP_ID_EA\n#define PCI_CAP_LIST_NEXT\t1\t \n#define PCI_CAP_FLAGS\t\t2\t \n#define PCI_CAP_SIZEOF\t\t4\n\n \n\n#define PCI_PM_PMC\t\t2\t \n#define  PCI_PM_CAP_VER_MASK\t0x0007\t \n#define  PCI_PM_CAP_PME_CLOCK\t0x0008\t \n#define  PCI_PM_CAP_RESERVED    0x0010   \n#define  PCI_PM_CAP_DSI\t\t0x0020\t \n#define  PCI_PM_CAP_AUX_POWER\t0x01C0\t \n#define  PCI_PM_CAP_D1\t\t0x0200\t \n#define  PCI_PM_CAP_D2\t\t0x0400\t \n#define  PCI_PM_CAP_PME\t\t0x0800\t \n#define  PCI_PM_CAP_PME_MASK\t0xF800\t \n#define  PCI_PM_CAP_PME_D0\t0x0800\t \n#define  PCI_PM_CAP_PME_D1\t0x1000\t \n#define  PCI_PM_CAP_PME_D2\t0x2000\t \n#define  PCI_PM_CAP_PME_D3hot\t0x4000\t \n#define  PCI_PM_CAP_PME_D3cold\t0x8000\t \n#define  PCI_PM_CAP_PME_SHIFT\t11\t \n#define PCI_PM_CTRL\t\t4\t \n#define  PCI_PM_CTRL_STATE_MASK\t0x0003\t \n#define  PCI_PM_CTRL_NO_SOFT_RESET\t0x0008\t \n#define  PCI_PM_CTRL_PME_ENABLE\t0x0100\t \n#define  PCI_PM_CTRL_DATA_SEL_MASK\t0x1e00\t \n#define  PCI_PM_CTRL_DATA_SCALE_MASK\t0x6000\t \n#define  PCI_PM_CTRL_PME_STATUS\t0x8000\t \n#define PCI_PM_PPB_EXTENSIONS\t6\t \n#define  PCI_PM_PPB_B2_B3\t0x40\t \n#define  PCI_PM_BPCC_ENABLE\t0x80\t \n#define PCI_PM_DATA_REGISTER\t7\t \n#define PCI_PM_SIZEOF\t\t8\n\n \n\n#define PCI_AGP_VERSION\t\t2\t \n#define PCI_AGP_RFU\t\t3\t \n#define PCI_AGP_STATUS\t\t4\t \n#define  PCI_AGP_STATUS_RQ_MASK\t0xff000000\t \n#define  PCI_AGP_STATUS_SBA\t0x0200\t \n#define  PCI_AGP_STATUS_64BIT\t0x0020\t \n#define  PCI_AGP_STATUS_FW\t0x0010\t \n#define  PCI_AGP_STATUS_RATE4\t0x0004\t \n#define  PCI_AGP_STATUS_RATE2\t0x0002\t \n#define  PCI_AGP_STATUS_RATE1\t0x0001\t \n#define PCI_AGP_COMMAND\t\t8\t \n#define  PCI_AGP_COMMAND_RQ_MASK 0xff000000   \n#define  PCI_AGP_COMMAND_SBA\t0x0200\t \n#define  PCI_AGP_COMMAND_AGP\t0x0100\t \n#define  PCI_AGP_COMMAND_64BIT\t0x0020\t \n#define  PCI_AGP_COMMAND_FW\t0x0010\t \n#define  PCI_AGP_COMMAND_RATE4\t0x0004\t \n#define  PCI_AGP_COMMAND_RATE2\t0x0002\t \n#define  PCI_AGP_COMMAND_RATE1\t0x0001\t \n#define PCI_AGP_SIZEOF\t\t12\n\n \n\n#define PCI_VPD_ADDR\t\t2\t \n#define  PCI_VPD_ADDR_MASK\t0x7fff\t \n#define  PCI_VPD_ADDR_F\t\t0x8000\t \n#define PCI_VPD_DATA\t\t4\t \n#define PCI_CAP_VPD_SIZEOF\t8\n\n \n\n#define PCI_SID_ESR\t\t2\t \n#define  PCI_SID_ESR_NSLOTS\t0x1f\t \n#define  PCI_SID_ESR_FIC\t0x20\t \n#define PCI_SID_CHASSIS_NR\t3\t \n\n \n\n#define PCI_MSI_FLAGS\t\t0x02\t \n#define  PCI_MSI_FLAGS_ENABLE\t0x0001\t \n#define  PCI_MSI_FLAGS_QMASK\t0x000e\t \n#define  PCI_MSI_FLAGS_QSIZE\t0x0070\t \n#define  PCI_MSI_FLAGS_64BIT\t0x0080\t \n#define  PCI_MSI_FLAGS_MASKBIT\t0x0100\t \n#define PCI_MSI_RFU\t\t3\t \n#define PCI_MSI_ADDRESS_LO\t0x04\t \n#define PCI_MSI_ADDRESS_HI\t0x08\t \n#define PCI_MSI_DATA_32\t\t0x08\t \n#define PCI_MSI_MASK_32\t\t0x0c\t \n#define PCI_MSI_PENDING_32\t0x10\t \n#define PCI_MSI_DATA_64\t\t0x0c\t \n#define PCI_MSI_MASK_64\t\t0x10\t \n#define PCI_MSI_PENDING_64\t0x14\t \n\n \n#define PCI_MSIX_FLAGS\t\t2\t \n#define  PCI_MSIX_FLAGS_QSIZE\t0x07FF\t \n#define  PCI_MSIX_FLAGS_MASKALL\t0x4000\t \n#define  PCI_MSIX_FLAGS_ENABLE\t0x8000\t \n#define PCI_MSIX_TABLE\t\t4\t \n#define  PCI_MSIX_TABLE_BIR\t0x00000007  \n#define  PCI_MSIX_TABLE_OFFSET\t0xfffffff8  \n#define PCI_MSIX_PBA\t\t8\t \n#define  PCI_MSIX_PBA_BIR\t0x00000007  \n#define  PCI_MSIX_PBA_OFFSET\t0xfffffff8  \n#define PCI_MSIX_FLAGS_BIRMASK\tPCI_MSIX_PBA_BIR  \n#define PCI_CAP_MSIX_SIZEOF\t12\t \n\n \n#define PCI_MSIX_ENTRY_SIZE\t\t16\n#define PCI_MSIX_ENTRY_LOWER_ADDR\t0x0   \n#define PCI_MSIX_ENTRY_UPPER_ADDR\t0x4   \n#define PCI_MSIX_ENTRY_DATA\t\t0x8   \n#define PCI_MSIX_ENTRY_VECTOR_CTRL\t0xc   \n#define  PCI_MSIX_ENTRY_CTRL_MASKBIT\t0x00000001\n\n \n\n#define PCI_CHSWP_CSR\t\t2\t \n#define  PCI_CHSWP_DHA\t\t0x01\t \n#define  PCI_CHSWP_EIM\t\t0x02\t \n#define  PCI_CHSWP_PIE\t\t0x04\t \n#define  PCI_CHSWP_LOO\t\t0x08\t \n#define  PCI_CHSWP_PI\t\t0x30\t \n#define  PCI_CHSWP_EXT\t\t0x40\t \n#define  PCI_CHSWP_INS\t\t0x80\t \n\n \n\n#define PCI_AF_LENGTH\t\t2\n#define PCI_AF_CAP\t\t3\n#define  PCI_AF_CAP_TP\t\t0x01\n#define  PCI_AF_CAP_FLR\t\t0x02\n#define PCI_AF_CTRL\t\t4\n#define  PCI_AF_CTRL_FLR\t0x01\n#define PCI_AF_STATUS\t\t5\n#define  PCI_AF_STATUS_TP\t0x01\n#define PCI_CAP_AF_SIZEOF\t6\t \n\n \n\n#define PCI_EA_NUM_ENT\t\t2\t \n#define  PCI_EA_NUM_ENT_MASK\t0x3f\t \n#define PCI_EA_FIRST_ENT\t4\t \n#define PCI_EA_FIRST_ENT_BRIDGE\t8\t \n#define  PCI_EA_ES\t\t0x00000007  \n#define  PCI_EA_BEI\t\t0x000000f0  \n\n \n#define PCI_EA_SEC_BUS_MASK\t0xff\n#define PCI_EA_SUB_BUS_MASK\t0xff00\n#define PCI_EA_SUB_BUS_SHIFT\t8\n\n \n#define   PCI_EA_BEI_BAR0\t\t0\n#define   PCI_EA_BEI_BAR5\t\t5\n#define   PCI_EA_BEI_BRIDGE\t\t6\t \n#define   PCI_EA_BEI_ENI\t\t7\t \n#define   PCI_EA_BEI_ROM\t\t8\t \n \n#define   PCI_EA_BEI_VF_BAR0\t\t9\n#define   PCI_EA_BEI_VF_BAR5\t\t14\n#define   PCI_EA_BEI_RESERVED\t\t15\t \n#define  PCI_EA_PP\t\t0x0000ff00\t \n#define  PCI_EA_SP\t\t0x00ff0000\t \n#define   PCI_EA_P_MEM\t\t\t0x00\t \n#define   PCI_EA_P_MEM_PREFETCH\t\t0x01\t \n#define   PCI_EA_P_IO\t\t\t0x02\t \n#define   PCI_EA_P_VF_MEM_PREFETCH\t0x03\t \n#define   PCI_EA_P_VF_MEM\t\t0x04\t \n#define   PCI_EA_P_BRIDGE_MEM\t\t0x05\t \n#define   PCI_EA_P_BRIDGE_MEM_PREFETCH\t0x06\t \n#define   PCI_EA_P_BRIDGE_IO\t\t0x07\t \n \n#define   PCI_EA_P_MEM_RESERVED\t\t0xfd\t \n#define   PCI_EA_P_IO_RESERVED\t\t0xfe\t \n#define   PCI_EA_P_UNAVAILABLE\t\t0xff\t \n#define  PCI_EA_WRITABLE\t0x40000000\t \n#define  PCI_EA_ENABLE\t\t0x80000000\t \n#define PCI_EA_BASE\t\t4\t\t \n#define PCI_EA_MAX_OFFSET\t8\t\t \n \n#define  PCI_EA_IS_64\t\t0x00000002\t \n#define  PCI_EA_FIELD_MASK\t0xfffffffc\t \n\n \n\n#define PCI_X_CMD\t\t2\t \n#define  PCI_X_CMD_DPERR_E\t0x0001\t \n#define  PCI_X_CMD_ERO\t\t0x0002\t \n#define  PCI_X_CMD_READ_512\t0x0000\t \n#define  PCI_X_CMD_READ_1K\t0x0004\t \n#define  PCI_X_CMD_READ_2K\t0x0008\t \n#define  PCI_X_CMD_READ_4K\t0x000c\t \n#define  PCI_X_CMD_MAX_READ\t0x000c\t \n\t\t\t\t \n#define  PCI_X_CMD_SPLIT_1\t0x0000\t \n#define  PCI_X_CMD_SPLIT_2\t0x0010\t \n#define  PCI_X_CMD_SPLIT_3\t0x0020\t \n#define  PCI_X_CMD_SPLIT_4\t0x0030\t \n#define  PCI_X_CMD_SPLIT_8\t0x0040\t \n#define  PCI_X_CMD_SPLIT_12\t0x0050\t \n#define  PCI_X_CMD_SPLIT_16\t0x0060\t \n#define  PCI_X_CMD_SPLIT_32\t0x0070\t \n#define  PCI_X_CMD_MAX_SPLIT\t0x0070\t \n#define  PCI_X_CMD_VERSION(x)\t(((x) >> 12) & 3)  \n#define PCI_X_STATUS\t\t4\t \n#define  PCI_X_STATUS_DEVFN\t0x000000ff\t \n#define  PCI_X_STATUS_BUS\t0x0000ff00\t \n#define  PCI_X_STATUS_64BIT\t0x00010000\t \n#define  PCI_X_STATUS_133MHZ\t0x00020000\t \n#define  PCI_X_STATUS_SPL_DISC\t0x00040000\t \n#define  PCI_X_STATUS_UNX_SPL\t0x00080000\t \n#define  PCI_X_STATUS_COMPLEX\t0x00100000\t \n#define  PCI_X_STATUS_MAX_READ\t0x00600000\t \n#define  PCI_X_STATUS_MAX_SPLIT\t0x03800000\t \n#define  PCI_X_STATUS_MAX_CUM\t0x1c000000\t \n#define  PCI_X_STATUS_SPL_ERR\t0x20000000\t \n#define  PCI_X_STATUS_266MHZ\t0x40000000\t \n#define  PCI_X_STATUS_533MHZ\t0x80000000\t \n#define PCI_X_ECC_CSR\t\t8\t \n#define PCI_CAP_PCIX_SIZEOF_V0\t8\t \n#define PCI_CAP_PCIX_SIZEOF_V1\t24\t \n#define PCI_CAP_PCIX_SIZEOF_V2\tPCI_CAP_PCIX_SIZEOF_V1\t \n\n \n\n#define PCI_X_BRIDGE_SSTATUS\t2\t \n#define  PCI_X_SSTATUS_64BIT\t0x0001\t \n#define  PCI_X_SSTATUS_133MHZ\t0x0002\t \n#define  PCI_X_SSTATUS_FREQ\t0x03c0\t \n#define  PCI_X_SSTATUS_VERS\t0x3000\t \n#define  PCI_X_SSTATUS_V1\t0x1000\t \n#define  PCI_X_SSTATUS_V2\t0x2000\t \n#define  PCI_X_SSTATUS_266MHZ\t0x4000\t \n#define  PCI_X_SSTATUS_533MHZ\t0x8000\t \n#define PCI_X_BRIDGE_STATUS\t4\t \n\n \n\n#define PCI_SSVID_VENDOR_ID     4\t \n#define PCI_SSVID_DEVICE_ID     6\t \n\n \n\n#define PCI_EXP_FLAGS\t\t0x02\t \n#define  PCI_EXP_FLAGS_VERS\t0x000f\t \n#define  PCI_EXP_FLAGS_TYPE\t0x00f0\t \n#define   PCI_EXP_TYPE_ENDPOINT\t   0x0\t \n#define   PCI_EXP_TYPE_LEG_END\t   0x1\t \n#define   PCI_EXP_TYPE_ROOT_PORT   0x4\t \n#define   PCI_EXP_TYPE_UPSTREAM\t   0x5\t \n#define   PCI_EXP_TYPE_DOWNSTREAM  0x6\t \n#define   PCI_EXP_TYPE_PCI_BRIDGE  0x7\t \n#define   PCI_EXP_TYPE_PCIE_BRIDGE 0x8\t \n#define   PCI_EXP_TYPE_RC_END\t   0x9\t \n#define   PCI_EXP_TYPE_RC_EC\t   0xa\t \n#define  PCI_EXP_FLAGS_SLOT\t0x0100\t \n#define  PCI_EXP_FLAGS_IRQ\t0x3e00\t \n#define PCI_EXP_DEVCAP\t\t0x04\t \n#define  PCI_EXP_DEVCAP_PAYLOAD\t0x00000007  \n#define  PCI_EXP_DEVCAP_PHANTOM\t0x00000018  \n#define  PCI_EXP_DEVCAP_EXT_TAG\t0x00000020  \n#define  PCI_EXP_DEVCAP_L0S\t0x000001c0  \n#define  PCI_EXP_DEVCAP_L1\t0x00000e00  \n#define  PCI_EXP_DEVCAP_ATN_BUT\t0x00001000  \n#define  PCI_EXP_DEVCAP_ATN_IND\t0x00002000  \n#define  PCI_EXP_DEVCAP_PWR_IND\t0x00004000  \n#define  PCI_EXP_DEVCAP_RBER\t0x00008000  \n#define  PCI_EXP_DEVCAP_PWR_VAL\t0x03fc0000  \n#define  PCI_EXP_DEVCAP_PWR_SCL\t0x0c000000  \n#define  PCI_EXP_DEVCAP_FLR     0x10000000  \n#define PCI_EXP_DEVCTL\t\t0x08\t \n#define  PCI_EXP_DEVCTL_CERE\t0x0001\t \n#define  PCI_EXP_DEVCTL_NFERE\t0x0002\t \n#define  PCI_EXP_DEVCTL_FERE\t0x0004\t \n#define  PCI_EXP_DEVCTL_URRE\t0x0008\t \n#define  PCI_EXP_DEVCTL_RELAX_EN 0x0010  \n#define  PCI_EXP_DEVCTL_PAYLOAD\t0x00e0\t \n#define  PCI_EXP_DEVCTL_PAYLOAD_128B 0x0000  \n#define  PCI_EXP_DEVCTL_PAYLOAD_256B 0x0020  \n#define  PCI_EXP_DEVCTL_PAYLOAD_512B 0x0040  \n#define  PCI_EXP_DEVCTL_PAYLOAD_1024B 0x0060  \n#define  PCI_EXP_DEVCTL_PAYLOAD_2048B 0x0080  \n#define  PCI_EXP_DEVCTL_PAYLOAD_4096B 0x00a0  \n#define  PCI_EXP_DEVCTL_EXT_TAG\t0x0100\t \n#define  PCI_EXP_DEVCTL_PHANTOM\t0x0200\t \n#define  PCI_EXP_DEVCTL_AUX_PME\t0x0400\t \n#define  PCI_EXP_DEVCTL_NOSNOOP_EN 0x0800   \n#define  PCI_EXP_DEVCTL_READRQ\t0x7000\t \n#define  PCI_EXP_DEVCTL_READRQ_128B  0x0000  \n#define  PCI_EXP_DEVCTL_READRQ_256B  0x1000  \n#define  PCI_EXP_DEVCTL_READRQ_512B  0x2000  \n#define  PCI_EXP_DEVCTL_READRQ_1024B 0x3000  \n#define  PCI_EXP_DEVCTL_READRQ_2048B 0x4000  \n#define  PCI_EXP_DEVCTL_READRQ_4096B 0x5000  \n#define  PCI_EXP_DEVCTL_BCR_FLR 0x8000   \n#define PCI_EXP_DEVSTA\t\t0x0a\t \n#define  PCI_EXP_DEVSTA_CED\t0x0001\t \n#define  PCI_EXP_DEVSTA_NFED\t0x0002\t \n#define  PCI_EXP_DEVSTA_FED\t0x0004\t \n#define  PCI_EXP_DEVSTA_URD\t0x0008\t \n#define  PCI_EXP_DEVSTA_AUXPD\t0x0010\t \n#define  PCI_EXP_DEVSTA_TRPND\t0x0020\t \n#define PCI_CAP_EXP_RC_ENDPOINT_SIZEOF_V1\t12\t \n#define PCI_EXP_LNKCAP\t\t0x0c\t \n#define  PCI_EXP_LNKCAP_SLS\t0x0000000f  \n#define  PCI_EXP_LNKCAP_SLS_2_5GB 0x00000001  \n#define  PCI_EXP_LNKCAP_SLS_5_0GB 0x00000002  \n#define  PCI_EXP_LNKCAP_SLS_8_0GB 0x00000003  \n#define  PCI_EXP_LNKCAP_SLS_16_0GB 0x00000004  \n#define  PCI_EXP_LNKCAP_SLS_32_0GB 0x00000005  \n#define  PCI_EXP_LNKCAP_SLS_64_0GB 0x00000006  \n#define  PCI_EXP_LNKCAP_MLW\t0x000003f0  \n#define  PCI_EXP_LNKCAP_ASPMS\t0x00000c00  \n#define  PCI_EXP_LNKCAP_ASPM_L0S 0x00000400  \n#define  PCI_EXP_LNKCAP_ASPM_L1  0x00000800  \n#define  PCI_EXP_LNKCAP_L0SEL\t0x00007000  \n#define  PCI_EXP_LNKCAP_L1EL\t0x00038000  \n#define  PCI_EXP_LNKCAP_CLKPM\t0x00040000  \n#define  PCI_EXP_LNKCAP_SDERC\t0x00080000  \n#define  PCI_EXP_LNKCAP_DLLLARC\t0x00100000  \n#define  PCI_EXP_LNKCAP_LBNC\t0x00200000  \n#define  PCI_EXP_LNKCAP_PN\t0xff000000  \n#define PCI_EXP_LNKCTL\t\t0x10\t \n#define  PCI_EXP_LNKCTL_ASPMC\t0x0003\t \n#define  PCI_EXP_LNKCTL_ASPM_L0S 0x0001\t \n#define  PCI_EXP_LNKCTL_ASPM_L1  0x0002\t \n#define  PCI_EXP_LNKCTL_RCB\t0x0008\t \n#define  PCI_EXP_LNKCTL_LD\t0x0010\t \n#define  PCI_EXP_LNKCTL_RL\t0x0020\t \n#define  PCI_EXP_LNKCTL_CCC\t0x0040\t \n#define  PCI_EXP_LNKCTL_ES\t0x0080\t \n#define  PCI_EXP_LNKCTL_CLKREQ_EN 0x0100  \n#define  PCI_EXP_LNKCTL_HAWD\t0x0200\t \n#define  PCI_EXP_LNKCTL_LBMIE\t0x0400\t \n#define  PCI_EXP_LNKCTL_LABIE\t0x0800\t \n#define PCI_EXP_LNKSTA\t\t0x12\t \n#define  PCI_EXP_LNKSTA_CLS\t0x000f\t \n#define  PCI_EXP_LNKSTA_CLS_2_5GB 0x0001  \n#define  PCI_EXP_LNKSTA_CLS_5_0GB 0x0002  \n#define  PCI_EXP_LNKSTA_CLS_8_0GB 0x0003  \n#define  PCI_EXP_LNKSTA_CLS_16_0GB 0x0004  \n#define  PCI_EXP_LNKSTA_CLS_32_0GB 0x0005  \n#define  PCI_EXP_LNKSTA_CLS_64_0GB 0x0006  \n#define  PCI_EXP_LNKSTA_NLW\t0x03f0\t \n#define  PCI_EXP_LNKSTA_NLW_X1\t0x0010\t \n#define  PCI_EXP_LNKSTA_NLW_X2\t0x0020\t \n#define  PCI_EXP_LNKSTA_NLW_X4\t0x0040\t \n#define  PCI_EXP_LNKSTA_NLW_X8\t0x0080\t \n#define  PCI_EXP_LNKSTA_NLW_SHIFT 4\t \n#define  PCI_EXP_LNKSTA_LT\t0x0800\t \n#define  PCI_EXP_LNKSTA_SLC\t0x1000\t \n#define  PCI_EXP_LNKSTA_DLLLA\t0x2000\t \n#define  PCI_EXP_LNKSTA_LBMS\t0x4000\t \n#define  PCI_EXP_LNKSTA_LABS\t0x8000\t \n#define PCI_CAP_EXP_ENDPOINT_SIZEOF_V1\t20\t \n#define PCI_EXP_SLTCAP\t\t0x14\t \n#define  PCI_EXP_SLTCAP_ABP\t0x00000001  \n#define  PCI_EXP_SLTCAP_PCP\t0x00000002  \n#define  PCI_EXP_SLTCAP_MRLSP\t0x00000004  \n#define  PCI_EXP_SLTCAP_AIP\t0x00000008  \n#define  PCI_EXP_SLTCAP_PIP\t0x00000010  \n#define  PCI_EXP_SLTCAP_HPS\t0x00000020  \n#define  PCI_EXP_SLTCAP_HPC\t0x00000040  \n#define  PCI_EXP_SLTCAP_SPLV\t0x00007f80  \n#define  PCI_EXP_SLTCAP_SPLS\t0x00018000  \n#define  PCI_EXP_SLTCAP_EIP\t0x00020000  \n#define  PCI_EXP_SLTCAP_NCCS\t0x00040000  \n#define  PCI_EXP_SLTCAP_PSN\t0xfff80000  \n#define PCI_EXP_SLTCTL\t\t0x18\t \n#define  PCI_EXP_SLTCTL_ABPE\t0x0001\t \n#define  PCI_EXP_SLTCTL_PFDE\t0x0002\t \n#define  PCI_EXP_SLTCTL_MRLSCE\t0x0004\t \n#define  PCI_EXP_SLTCTL_PDCE\t0x0008\t \n#define  PCI_EXP_SLTCTL_CCIE\t0x0010\t \n#define  PCI_EXP_SLTCTL_HPIE\t0x0020\t \n#define  PCI_EXP_SLTCTL_AIC\t0x00c0\t \n#define  PCI_EXP_SLTCTL_ATTN_IND_SHIFT 6       \n#define  PCI_EXP_SLTCTL_ATTN_IND_ON    0x0040  \n#define  PCI_EXP_SLTCTL_ATTN_IND_BLINK 0x0080  \n#define  PCI_EXP_SLTCTL_ATTN_IND_OFF   0x00c0  \n#define  PCI_EXP_SLTCTL_PIC\t0x0300\t \n#define  PCI_EXP_SLTCTL_PWR_IND_ON     0x0100  \n#define  PCI_EXP_SLTCTL_PWR_IND_BLINK  0x0200  \n#define  PCI_EXP_SLTCTL_PWR_IND_OFF    0x0300  \n#define  PCI_EXP_SLTCTL_PCC\t0x0400\t \n#define  PCI_EXP_SLTCTL_PWR_ON         0x0000  \n#define  PCI_EXP_SLTCTL_PWR_OFF        0x0400  \n#define  PCI_EXP_SLTCTL_EIC\t0x0800\t \n#define  PCI_EXP_SLTCTL_DLLSCE\t0x1000\t \n#define  PCI_EXP_SLTCTL_ASPL_DISABLE\t0x2000  \n#define  PCI_EXP_SLTCTL_IBPD_DISABLE\t0x4000  \n#define PCI_EXP_SLTSTA\t\t0x1a\t \n#define  PCI_EXP_SLTSTA_ABP\t0x0001\t \n#define  PCI_EXP_SLTSTA_PFD\t0x0002\t \n#define  PCI_EXP_SLTSTA_MRLSC\t0x0004\t \n#define  PCI_EXP_SLTSTA_PDC\t0x0008\t \n#define  PCI_EXP_SLTSTA_CC\t0x0010\t \n#define  PCI_EXP_SLTSTA_MRLSS\t0x0020\t \n#define  PCI_EXP_SLTSTA_PDS\t0x0040\t \n#define  PCI_EXP_SLTSTA_EIS\t0x0080\t \n#define  PCI_EXP_SLTSTA_DLLSC\t0x0100\t \n#define PCI_EXP_RTCTL\t\t0x1c\t \n#define  PCI_EXP_RTCTL_SECEE\t0x0001\t \n#define  PCI_EXP_RTCTL_SENFEE\t0x0002\t \n#define  PCI_EXP_RTCTL_SEFEE\t0x0004\t \n#define  PCI_EXP_RTCTL_PMEIE\t0x0008\t \n#define  PCI_EXP_RTCTL_CRSSVE\t0x0010\t \n#define PCI_EXP_RTCAP\t\t0x1e\t \n#define  PCI_EXP_RTCAP_CRSVIS\t0x0001\t \n#define PCI_EXP_RTSTA\t\t0x20\t \n#define  PCI_EXP_RTSTA_PME\t0x00010000  \n#define  PCI_EXP_RTSTA_PENDING\t0x00020000  \n \n#define PCI_EXP_DEVCAP2\t\t0x24\t \n#define  PCI_EXP_DEVCAP2_COMP_TMOUT_DIS\t0x00000010  \n#define  PCI_EXP_DEVCAP2_ARI\t\t0x00000020  \n#define  PCI_EXP_DEVCAP2_ATOMIC_ROUTE\t0x00000040  \n#define  PCI_EXP_DEVCAP2_ATOMIC_COMP32\t0x00000080  \n#define  PCI_EXP_DEVCAP2_ATOMIC_COMP64\t0x00000100  \n#define  PCI_EXP_DEVCAP2_ATOMIC_COMP128\t0x00000200  \n#define  PCI_EXP_DEVCAP2_LTR\t\t0x00000800  \n#define  PCI_EXP_DEVCAP2_OBFF_MASK\t0x000c0000  \n#define  PCI_EXP_DEVCAP2_OBFF_MSG\t0x00040000  \n#define  PCI_EXP_DEVCAP2_OBFF_WAKE\t0x00080000  \n#define  PCI_EXP_DEVCAP2_EE_PREFIX\t0x00200000  \n#define PCI_EXP_DEVCTL2\t\t0x28\t \n#define  PCI_EXP_DEVCTL2_COMP_TIMEOUT\t0x000f\t \n#define  PCI_EXP_DEVCTL2_COMP_TMOUT_DIS\t0x0010\t \n#define  PCI_EXP_DEVCTL2_ARI\t\t0x0020\t \n#define  PCI_EXP_DEVCTL2_ATOMIC_REQ\t0x0040\t \n#define  PCI_EXP_DEVCTL2_ATOMIC_EGRESS_BLOCK 0x0080  \n#define  PCI_EXP_DEVCTL2_IDO_REQ_EN\t0x0100\t \n#define  PCI_EXP_DEVCTL2_IDO_CMP_EN\t0x0200\t \n#define  PCI_EXP_DEVCTL2_LTR_EN\t\t0x0400\t \n#define  PCI_EXP_DEVCTL2_OBFF_MSGA_EN\t0x2000\t \n#define  PCI_EXP_DEVCTL2_OBFF_MSGB_EN\t0x4000\t \n#define  PCI_EXP_DEVCTL2_OBFF_WAKE_EN\t0x6000\t \n#define PCI_EXP_DEVSTA2\t\t0x2a\t \n#define PCI_CAP_EXP_RC_ENDPOINT_SIZEOF_V2 0x2c\t \n#define PCI_EXP_LNKCAP2\t\t0x2c\t \n#define  PCI_EXP_LNKCAP2_SLS_2_5GB\t0x00000002  \n#define  PCI_EXP_LNKCAP2_SLS_5_0GB\t0x00000004  \n#define  PCI_EXP_LNKCAP2_SLS_8_0GB\t0x00000008  \n#define  PCI_EXP_LNKCAP2_SLS_16_0GB\t0x00000010  \n#define  PCI_EXP_LNKCAP2_SLS_32_0GB\t0x00000020  \n#define  PCI_EXP_LNKCAP2_SLS_64_0GB\t0x00000040  \n#define  PCI_EXP_LNKCAP2_CROSSLINK\t0x00000100  \n#define PCI_EXP_LNKCTL2\t\t0x30\t \n#define  PCI_EXP_LNKCTL2_TLS\t\t0x000f\n#define  PCI_EXP_LNKCTL2_TLS_2_5GT\t0x0001  \n#define  PCI_EXP_LNKCTL2_TLS_5_0GT\t0x0002  \n#define  PCI_EXP_LNKCTL2_TLS_8_0GT\t0x0003  \n#define  PCI_EXP_LNKCTL2_TLS_16_0GT\t0x0004  \n#define  PCI_EXP_LNKCTL2_TLS_32_0GT\t0x0005  \n#define  PCI_EXP_LNKCTL2_TLS_64_0GT\t0x0006  \n#define  PCI_EXP_LNKCTL2_ENTER_COMP\t0x0010  \n#define  PCI_EXP_LNKCTL2_TX_MARGIN\t0x0380  \n#define  PCI_EXP_LNKCTL2_HASD\t\t0x0020  \n#define PCI_EXP_LNKSTA2\t\t0x32\t \n#define  PCI_EXP_LNKSTA2_FLIT\t\t0x0400  \n#define PCI_CAP_EXP_ENDPOINT_SIZEOF_V2\t0x32\t \n#define PCI_EXP_SLTCAP2\t\t0x34\t \n#define  PCI_EXP_SLTCAP2_IBPD\t0x00000001  \n#define PCI_EXP_SLTCTL2\t\t0x38\t \n#define PCI_EXP_SLTSTA2\t\t0x3a\t \n\n \n#define PCI_EXT_CAP_ID(header)\t\t(header & 0x0000ffff)\n#define PCI_EXT_CAP_VER(header)\t\t((header >> 16) & 0xf)\n#define PCI_EXT_CAP_NEXT(header)\t((header >> 20) & 0xffc)\n\n#define PCI_EXT_CAP_ID_ERR\t0x01\t \n#define PCI_EXT_CAP_ID_VC\t0x02\t \n#define PCI_EXT_CAP_ID_DSN\t0x03\t \n#define PCI_EXT_CAP_ID_PWR\t0x04\t \n#define PCI_EXT_CAP_ID_RCLD\t0x05\t \n#define PCI_EXT_CAP_ID_RCILC\t0x06\t \n#define PCI_EXT_CAP_ID_RCEC\t0x07\t \n#define PCI_EXT_CAP_ID_MFVC\t0x08\t \n#define PCI_EXT_CAP_ID_VC9\t0x09\t \n#define PCI_EXT_CAP_ID_RCRB\t0x0A\t \n#define PCI_EXT_CAP_ID_VNDR\t0x0B\t \n#define PCI_EXT_CAP_ID_CAC\t0x0C\t \n#define PCI_EXT_CAP_ID_ACS\t0x0D\t \n#define PCI_EXT_CAP_ID_ARI\t0x0E\t \n#define PCI_EXT_CAP_ID_ATS\t0x0F\t \n#define PCI_EXT_CAP_ID_SRIOV\t0x10\t \n#define PCI_EXT_CAP_ID_MRIOV\t0x11\t \n#define PCI_EXT_CAP_ID_MCAST\t0x12\t \n#define PCI_EXT_CAP_ID_PRI\t0x13\t \n#define PCI_EXT_CAP_ID_AMD_XXX\t0x14\t \n#define PCI_EXT_CAP_ID_REBAR\t0x15\t \n#define PCI_EXT_CAP_ID_DPA\t0x16\t \n#define PCI_EXT_CAP_ID_TPH\t0x17\t \n#define PCI_EXT_CAP_ID_LTR\t0x18\t \n#define PCI_EXT_CAP_ID_SECPCI\t0x19\t \n#define PCI_EXT_CAP_ID_PMUX\t0x1A\t \n#define PCI_EXT_CAP_ID_PASID\t0x1B\t \n#define PCI_EXT_CAP_ID_DPC\t0x1D\t \n#define PCI_EXT_CAP_ID_L1SS\t0x1E\t \n#define PCI_EXT_CAP_ID_PTM\t0x1F\t \n#define PCI_EXT_CAP_ID_DVSEC\t0x23\t \n#define PCI_EXT_CAP_ID_DLF\t0x25\t \n#define PCI_EXT_CAP_ID_PL_16GT\t0x26\t \n#define PCI_EXT_CAP_ID_PL_32GT  0x2A     \n#define PCI_EXT_CAP_ID_DOE\t0x2E\t \n#define PCI_EXT_CAP_ID_MAX\tPCI_EXT_CAP_ID_DOE\n\n#define PCI_EXT_CAP_DSN_SIZEOF\t12\n#define PCI_EXT_CAP_MCAST_ENDPOINT_SIZEOF 40\n\n \n#define PCI_ERR_UNCOR_STATUS\t0x04\t \n#define  PCI_ERR_UNC_UND\t0x00000001\t \n#define  PCI_ERR_UNC_DLP\t0x00000010\t \n#define  PCI_ERR_UNC_SURPDN\t0x00000020\t \n#define  PCI_ERR_UNC_POISON_TLP\t0x00001000\t \n#define  PCI_ERR_UNC_FCP\t0x00002000\t \n#define  PCI_ERR_UNC_COMP_TIME\t0x00004000\t \n#define  PCI_ERR_UNC_COMP_ABORT\t0x00008000\t \n#define  PCI_ERR_UNC_UNX_COMP\t0x00010000\t \n#define  PCI_ERR_UNC_RX_OVER\t0x00020000\t \n#define  PCI_ERR_UNC_MALF_TLP\t0x00040000\t \n#define  PCI_ERR_UNC_ECRC\t0x00080000\t \n#define  PCI_ERR_UNC_UNSUP\t0x00100000\t \n#define  PCI_ERR_UNC_ACSV\t0x00200000\t \n#define  PCI_ERR_UNC_INTN\t0x00400000\t \n#define  PCI_ERR_UNC_MCBTLP\t0x00800000\t \n#define  PCI_ERR_UNC_ATOMEG\t0x01000000\t \n#define  PCI_ERR_UNC_TLPPRE\t0x02000000\t \n#define PCI_ERR_UNCOR_MASK\t0x08\t \n\t \n#define PCI_ERR_UNCOR_SEVER\t0x0c\t \n\t \n#define PCI_ERR_COR_STATUS\t0x10\t \n#define  PCI_ERR_COR_RCVR\t0x00000001\t \n#define  PCI_ERR_COR_BAD_TLP\t0x00000040\t \n#define  PCI_ERR_COR_BAD_DLLP\t0x00000080\t \n#define  PCI_ERR_COR_REP_ROLL\t0x00000100\t \n#define  PCI_ERR_COR_REP_TIMER\t0x00001000\t \n#define  PCI_ERR_COR_ADV_NFAT\t0x00002000\t \n#define  PCI_ERR_COR_INTERNAL\t0x00004000\t \n#define  PCI_ERR_COR_LOG_OVER\t0x00008000\t \n#define PCI_ERR_COR_MASK\t0x14\t \n\t \n#define PCI_ERR_CAP\t\t0x18\t \n#define  PCI_ERR_CAP_FEP(x)\t((x) & 0x1f)\t \n#define  PCI_ERR_CAP_ECRC_GENC\t0x00000020\t \n#define  PCI_ERR_CAP_ECRC_GENE\t0x00000040\t \n#define  PCI_ERR_CAP_ECRC_CHKC\t0x00000080\t \n#define  PCI_ERR_CAP_ECRC_CHKE\t0x00000100\t \n#define PCI_ERR_HEADER_LOG\t0x1c\t \n#define PCI_ERR_ROOT_COMMAND\t0x2c\t \n#define  PCI_ERR_ROOT_CMD_COR_EN\t0x00000001  \n#define  PCI_ERR_ROOT_CMD_NONFATAL_EN\t0x00000002  \n#define  PCI_ERR_ROOT_CMD_FATAL_EN\t0x00000004  \n#define PCI_ERR_ROOT_STATUS\t0x30\n#define  PCI_ERR_ROOT_COR_RCV\t\t0x00000001  \n#define  PCI_ERR_ROOT_MULTI_COR_RCV\t0x00000002  \n#define  PCI_ERR_ROOT_UNCOR_RCV\t\t0x00000004  \n#define  PCI_ERR_ROOT_MULTI_UNCOR_RCV\t0x00000008  \n#define  PCI_ERR_ROOT_FIRST_FATAL\t0x00000010  \n#define  PCI_ERR_ROOT_NONFATAL_RCV\t0x00000020  \n#define  PCI_ERR_ROOT_FATAL_RCV\t\t0x00000040  \n#define  PCI_ERR_ROOT_AER_IRQ\t\t0xf8000000  \n#define PCI_ERR_ROOT_ERR_SRC\t0x34\t \n\n \n#define PCI_VC_PORT_CAP1\t0x04\n#define  PCI_VC_CAP1_EVCC\t0x00000007\t \n#define  PCI_VC_CAP1_LPEVCC\t0x00000070\t \n#define  PCI_VC_CAP1_ARB_SIZE\t0x00000c00\n#define PCI_VC_PORT_CAP2\t0x08\n#define  PCI_VC_CAP2_32_PHASE\t\t0x00000002\n#define  PCI_VC_CAP2_64_PHASE\t\t0x00000004\n#define  PCI_VC_CAP2_128_PHASE\t\t0x00000008\n#define  PCI_VC_CAP2_ARB_OFF\t\t0xff000000\n#define PCI_VC_PORT_CTRL\t0x0c\n#define  PCI_VC_PORT_CTRL_LOAD_TABLE\t0x00000001\n#define PCI_VC_PORT_STATUS\t0x0e\n#define  PCI_VC_PORT_STATUS_TABLE\t0x00000001\n#define PCI_VC_RES_CAP\t\t0x10\n#define  PCI_VC_RES_CAP_32_PHASE\t0x00000002\n#define  PCI_VC_RES_CAP_64_PHASE\t0x00000004\n#define  PCI_VC_RES_CAP_128_PHASE\t0x00000008\n#define  PCI_VC_RES_CAP_128_PHASE_TB\t0x00000010\n#define  PCI_VC_RES_CAP_256_PHASE\t0x00000020\n#define  PCI_VC_RES_CAP_ARB_OFF\t\t0xff000000\n#define PCI_VC_RES_CTRL\t\t0x14\n#define  PCI_VC_RES_CTRL_LOAD_TABLE\t0x00010000\n#define  PCI_VC_RES_CTRL_ARB_SELECT\t0x000e0000\n#define  PCI_VC_RES_CTRL_ID\t\t0x07000000\n#define  PCI_VC_RES_CTRL_ENABLE\t\t0x80000000\n#define PCI_VC_RES_STATUS\t0x1a\n#define  PCI_VC_RES_STATUS_TABLE\t0x00000001\n#define  PCI_VC_RES_STATUS_NEGO\t\t0x00000002\n#define PCI_CAP_VC_BASE_SIZEOF\t\t0x10\n#define PCI_CAP_VC_PER_VC_SIZEOF\t0x0c\n\n \n#define PCI_PWR_DSR\t\t0x04\t \n#define PCI_PWR_DATA\t\t0x08\t \n#define  PCI_PWR_DATA_BASE(x)\t((x) & 0xff)\t     \n#define  PCI_PWR_DATA_SCALE(x)\t(((x) >> 8) & 3)     \n#define  PCI_PWR_DATA_PM_SUB(x)\t(((x) >> 10) & 7)    \n#define  PCI_PWR_DATA_PM_STATE(x) (((x) >> 13) & 3)  \n#define  PCI_PWR_DATA_TYPE(x)\t(((x) >> 15) & 7)    \n#define  PCI_PWR_DATA_RAIL(x)\t(((x) >> 18) & 7)    \n#define PCI_PWR_CAP\t\t0x0c\t \n#define  PCI_PWR_CAP_BUDGET(x)\t((x) & 1)\t \n#define PCI_EXT_CAP_PWR_SIZEOF\t0x10\n\n \n#define PCI_RCEC_RCIEP_BITMAP\t4\t \n#define PCI_RCEC_BUSN\t\t8\t \n#define  PCI_RCEC_BUSN_REG_VER\t0x02\t \n#define  PCI_RCEC_BUSN_NEXT(x)\t(((x) >> 8) & 0xff)\n#define  PCI_RCEC_BUSN_LAST(x)\t(((x) >> 16) & 0xff)\n\n \n#define PCI_VNDR_HEADER\t\t4\t \n#define  PCI_VNDR_HEADER_ID(x)\t((x) & 0xffff)\n#define  PCI_VNDR_HEADER_REV(x)\t(((x) >> 16) & 0xf)\n#define  PCI_VNDR_HEADER_LEN(x)\t(((x) >> 20) & 0xfff)\n\n \n#define HT_3BIT_CAP_MASK\t0xE0\n#define HT_CAPTYPE_SLAVE\t0x00\t \n#define HT_CAPTYPE_HOST\t\t0x20\t \n\n#define HT_5BIT_CAP_MASK\t0xF8\n#define HT_CAPTYPE_IRQ\t\t0x80\t \n#define HT_CAPTYPE_REMAPPING_40\t0xA0\t \n#define HT_CAPTYPE_REMAPPING_64 0xA2\t \n#define HT_CAPTYPE_UNITID_CLUMP\t0x90\t \n#define HT_CAPTYPE_EXTCONF\t0x98\t \n#define HT_CAPTYPE_MSI_MAPPING\t0xA8\t \n#define  HT_MSI_FLAGS\t\t0x02\t\t \n#define  HT_MSI_FLAGS_ENABLE\t0x1\t\t \n#define  HT_MSI_FLAGS_FIXED\t0x2\t\t \n#define  HT_MSI_FIXED_ADDR\t0x00000000FEE00000ULL\t \n#define  HT_MSI_ADDR_LO\t\t0x04\t\t \n#define  HT_MSI_ADDR_LO_MASK\t0xFFF00000\t \n#define  HT_MSI_ADDR_HI\t\t0x08\t\t \n#define HT_CAPTYPE_DIRECT_ROUTE\t0xB0\t \n#define HT_CAPTYPE_VCSET\t0xB8\t \n#define HT_CAPTYPE_ERROR_RETRY\t0xC0\t \n#define HT_CAPTYPE_GEN3\t\t0xD0\t \n#define HT_CAPTYPE_PM\t\t0xE0\t \n#define HT_CAP_SIZEOF_LONG\t28\t \n#define HT_CAP_SIZEOF_SHORT\t24\t \n\n \n#define PCI_ARI_CAP\t\t0x04\t \n#define  PCI_ARI_CAP_MFVC\t0x0001\t \n#define  PCI_ARI_CAP_ACS\t0x0002\t \n#define  PCI_ARI_CAP_NFN(x)\t(((x) >> 8) & 0xff)  \n#define PCI_ARI_CTRL\t\t0x06\t \n#define  PCI_ARI_CTRL_MFVC\t0x0001\t \n#define  PCI_ARI_CTRL_ACS\t0x0002\t \n#define  PCI_ARI_CTRL_FG(x)\t(((x) >> 4) & 7)  \n#define PCI_EXT_CAP_ARI_SIZEOF\t8\n\n \n#define PCI_ATS_CAP\t\t0x04\t \n#define  PCI_ATS_CAP_QDEP(x)\t((x) & 0x1f)\t \n#define  PCI_ATS_MAX_QDEP\t32\t \n#define  PCI_ATS_CAP_PAGE_ALIGNED\t0x0020  \n#define PCI_ATS_CTRL\t\t0x06\t \n#define  PCI_ATS_CTRL_ENABLE\t0x8000\t \n#define  PCI_ATS_CTRL_STU(x)\t((x) & 0x1f)\t \n#define  PCI_ATS_MIN_STU\t12\t \n#define PCI_EXT_CAP_ATS_SIZEOF\t8\n\n \n#define PCI_PRI_CTRL\t\t0x04\t \n#define  PCI_PRI_CTRL_ENABLE\t0x0001\t \n#define  PCI_PRI_CTRL_RESET\t0x0002\t \n#define PCI_PRI_STATUS\t\t0x06\t \n#define  PCI_PRI_STATUS_RF\t0x0001\t \n#define  PCI_PRI_STATUS_UPRGI\t0x0002\t \n#define  PCI_PRI_STATUS_STOPPED\t0x0100\t \n#define  PCI_PRI_STATUS_PASID\t0x8000\t \n#define PCI_PRI_MAX_REQ\t\t0x08\t \n#define PCI_PRI_ALLOC_REQ\t0x0c\t \n#define PCI_EXT_CAP_PRI_SIZEOF\t16\n\n \n#define PCI_PASID_CAP\t\t0x04     \n#define  PCI_PASID_CAP_EXEC\t0x02\t \n#define  PCI_PASID_CAP_PRIV\t0x04\t \n#define PCI_PASID_CTRL\t\t0x06     \n#define  PCI_PASID_CTRL_ENABLE\t0x01\t \n#define  PCI_PASID_CTRL_EXEC\t0x02\t \n#define  PCI_PASID_CTRL_PRIV\t0x04\t \n#define PCI_EXT_CAP_PASID_SIZEOF\t8\n\n \n#define PCI_SRIOV_CAP\t\t0x04\t \n#define  PCI_SRIOV_CAP_VFM\t0x00000001   \n#define  PCI_SRIOV_CAP_INTR(x)\t((x) >> 21)  \n#define PCI_SRIOV_CTRL\t\t0x08\t \n#define  PCI_SRIOV_CTRL_VFE\t0x0001\t \n#define  PCI_SRIOV_CTRL_VFM\t0x0002\t \n#define  PCI_SRIOV_CTRL_INTR\t0x0004\t \n#define  PCI_SRIOV_CTRL_MSE\t0x0008\t \n#define  PCI_SRIOV_CTRL_ARI\t0x0010\t \n#define PCI_SRIOV_STATUS\t0x0a\t \n#define  PCI_SRIOV_STATUS_VFM\t0x0001\t \n#define PCI_SRIOV_INITIAL_VF\t0x0c\t \n#define PCI_SRIOV_TOTAL_VF\t0x0e\t \n#define PCI_SRIOV_NUM_VF\t0x10\t \n#define PCI_SRIOV_FUNC_LINK\t0x12\t \n#define PCI_SRIOV_VF_OFFSET\t0x14\t \n#define PCI_SRIOV_VF_STRIDE\t0x16\t \n#define PCI_SRIOV_VF_DID\t0x1a\t \n#define PCI_SRIOV_SUP_PGSIZE\t0x1c\t \n#define PCI_SRIOV_SYS_PGSIZE\t0x20\t \n#define PCI_SRIOV_BAR\t\t0x24\t \n#define  PCI_SRIOV_NUM_BARS\t6\t \n#define PCI_SRIOV_VFM\t\t0x3c\t \n#define  PCI_SRIOV_VFM_BIR(x)\t((x) & 7)\t \n#define  PCI_SRIOV_VFM_OFFSET(x) ((x) & ~7)\t \n#define  PCI_SRIOV_VFM_UA\t0x0\t \n#define  PCI_SRIOV_VFM_MI\t0x1\t \n#define  PCI_SRIOV_VFM_MO\t0x2\t \n#define  PCI_SRIOV_VFM_AV\t0x3\t \n#define PCI_EXT_CAP_SRIOV_SIZEOF 0x40\n\n#define PCI_LTR_MAX_SNOOP_LAT\t0x4\n#define PCI_LTR_MAX_NOSNOOP_LAT\t0x6\n#define  PCI_LTR_VALUE_MASK\t0x000003ff\n#define  PCI_LTR_SCALE_MASK\t0x00001c00\n#define  PCI_LTR_SCALE_SHIFT\t10\n#define PCI_EXT_CAP_LTR_SIZEOF\t8\n\n \n#define PCI_ACS_CAP\t\t0x04\t \n#define  PCI_ACS_SV\t\t0x0001\t \n#define  PCI_ACS_TB\t\t0x0002\t \n#define  PCI_ACS_RR\t\t0x0004\t \n#define  PCI_ACS_CR\t\t0x0008\t \n#define  PCI_ACS_UF\t\t0x0010\t \n#define  PCI_ACS_EC\t\t0x0020\t \n#define  PCI_ACS_DT\t\t0x0040\t \n#define PCI_ACS_EGRESS_BITS\t0x05\t \n#define PCI_ACS_CTRL\t\t0x06\t \n#define PCI_ACS_EGRESS_CTL_V\t0x08\t \n\n#define PCI_VSEC_HDR\t\t4\t \n#define  PCI_VSEC_HDR_LEN_SHIFT\t20\t \n\n \n#define PCI_SATA_REGS\t\t4\t \n#define  PCI_SATA_REGS_MASK\t0xF\t \n#define  PCI_SATA_REGS_INLINE\t0xF\t \n#define PCI_SATA_SIZEOF_SHORT\t8\n#define PCI_SATA_SIZEOF_LONG\t16\n\n \n#define PCI_REBAR_CAP\t\t4\t \n#define  PCI_REBAR_CAP_SIZES\t\t0x00FFFFF0   \n#define PCI_REBAR_CTRL\t\t8\t \n#define  PCI_REBAR_CTRL_BAR_IDX\t\t0x00000007   \n#define  PCI_REBAR_CTRL_NBAR_MASK\t0x000000E0   \n#define  PCI_REBAR_CTRL_NBAR_SHIFT\t5\t     \n#define  PCI_REBAR_CTRL_BAR_SIZE\t0x00001F00   \n#define  PCI_REBAR_CTRL_BAR_SHIFT\t8\t     \n\n \n#define PCI_DPA_CAP\t\t4\t \n#define  PCI_DPA_CAP_SUBSTATE_MASK\t0x1F\t \n#define PCI_DPA_BASE_SIZEOF\t16\t \n\n \n#define PCI_TPH_CAP\t\t4\t \n#define  PCI_TPH_CAP_LOC_MASK\t0x600\t \n#define   PCI_TPH_LOC_NONE\t0x000\t \n#define   PCI_TPH_LOC_CAP\t0x200\t \n#define   PCI_TPH_LOC_MSIX\t0x400\t \n#define PCI_TPH_CAP_ST_MASK\t0x07FF0000\t \n#define PCI_TPH_CAP_ST_SHIFT\t16\t \n#define PCI_TPH_BASE_SIZEOF\t0xc\t \n\n \n#define PCI_EXP_DPC_CAP\t\t\t0x04\t \n#define PCI_EXP_DPC_IRQ\t\t\t0x001F\t \n#define  PCI_EXP_DPC_CAP_RP_EXT\t\t0x0020\t \n#define  PCI_EXP_DPC_CAP_POISONED_TLP\t0x0040\t \n#define  PCI_EXP_DPC_CAP_SW_TRIGGER\t0x0080\t \n#define  PCI_EXP_DPC_RP_PIO_LOG_SIZE\t0x0F00\t \n#define  PCI_EXP_DPC_CAP_DL_ACTIVE\t0x1000\t \n\n#define PCI_EXP_DPC_CTL\t\t\t0x06\t \n#define  PCI_EXP_DPC_CTL_EN_FATAL\t0x0001\t \n#define  PCI_EXP_DPC_CTL_EN_NONFATAL\t0x0002\t \n#define  PCI_EXP_DPC_CTL_INT_EN\t\t0x0008\t \n\n#define PCI_EXP_DPC_STATUS\t\t0x08\t \n#define  PCI_EXP_DPC_STATUS_TRIGGER\t    0x0001  \n#define  PCI_EXP_DPC_STATUS_TRIGGER_RSN\t    0x0006  \n#define  PCI_EXP_DPC_STATUS_INTERRUPT\t    0x0008  \n#define  PCI_EXP_DPC_RP_BUSY\t\t    0x0010  \n#define  PCI_EXP_DPC_STATUS_TRIGGER_RSN_EXT 0x0060  \n\n#define PCI_EXP_DPC_SOURCE_ID\t\t 0x0A\t \n\n#define PCI_EXP_DPC_RP_PIO_STATUS\t 0x0C\t \n#define PCI_EXP_DPC_RP_PIO_MASK\t\t 0x10\t \n#define PCI_EXP_DPC_RP_PIO_SEVERITY\t 0x14\t \n#define PCI_EXP_DPC_RP_PIO_SYSERROR\t 0x18\t \n#define PCI_EXP_DPC_RP_PIO_EXCEPTION\t 0x1C\t \n#define PCI_EXP_DPC_RP_PIO_HEADER_LOG\t 0x20\t \n#define PCI_EXP_DPC_RP_PIO_IMPSPEC_LOG\t 0x30\t \n#define PCI_EXP_DPC_RP_PIO_TLPPREFIX_LOG 0x34\t \n\n \n#define PCI_PTM_CAP\t\t\t0x04\t     \n#define  PCI_PTM_CAP_REQ\t\t0x00000001   \n#define  PCI_PTM_CAP_RES\t\t0x00000002   \n#define  PCI_PTM_CAP_ROOT\t\t0x00000004   \n#define  PCI_PTM_GRANULARITY_MASK\t0x0000FF00   \n#define PCI_PTM_CTRL\t\t\t0x08\t     \n#define  PCI_PTM_CTRL_ENABLE\t\t0x00000001   \n#define  PCI_PTM_CTRL_ROOT\t\t0x00000002   \n\n \n#define PCI_L1SS_CAP\t\t0x04\t \n#define  PCI_L1SS_CAP_PCIPM_L1_2\t0x00000001   \n#define  PCI_L1SS_CAP_PCIPM_L1_1\t0x00000002   \n#define  PCI_L1SS_CAP_ASPM_L1_2\t\t0x00000004   \n#define  PCI_L1SS_CAP_ASPM_L1_1\t\t0x00000008   \n#define  PCI_L1SS_CAP_L1_PM_SS\t\t0x00000010   \n#define  PCI_L1SS_CAP_CM_RESTORE_TIME\t0x0000ff00   \n#define  PCI_L1SS_CAP_P_PWR_ON_SCALE\t0x00030000   \n#define  PCI_L1SS_CAP_P_PWR_ON_VALUE\t0x00f80000   \n#define PCI_L1SS_CTL1\t\t0x08\t \n#define  PCI_L1SS_CTL1_PCIPM_L1_2\t0x00000001   \n#define  PCI_L1SS_CTL1_PCIPM_L1_1\t0x00000002   \n#define  PCI_L1SS_CTL1_ASPM_L1_2\t0x00000004   \n#define  PCI_L1SS_CTL1_ASPM_L1_1\t0x00000008   \n#define  PCI_L1SS_CTL1_L1_2_MASK\t0x00000005\n#define  PCI_L1SS_CTL1_L1SS_MASK\t0x0000000f\n#define  PCI_L1SS_CTL1_CM_RESTORE_TIME\t0x0000ff00   \n#define  PCI_L1SS_CTL1_LTR_L12_TH_VALUE\t0x03ff0000   \n#define  PCI_L1SS_CTL1_LTR_L12_TH_SCALE\t0xe0000000   \n#define PCI_L1SS_CTL2\t\t0x0c\t \n\n \n#define PCI_DVSEC_HEADER1\t\t0x4  \n#define  PCI_DVSEC_HEADER1_VID(x)\t((x) & 0xffff)\n#define  PCI_DVSEC_HEADER1_REV(x)\t(((x) >> 16) & 0xf)\n#define  PCI_DVSEC_HEADER1_LEN(x)\t(((x) >> 20) & 0xfff)\n#define PCI_DVSEC_HEADER2\t\t0x8  \n#define  PCI_DVSEC_HEADER2_ID(x)\t\t((x) & 0xffff)\n\n \n#define PCI_DLF_CAP\t\t0x04\t \n#define  PCI_DLF_EXCHANGE_ENABLE\t0x80000000   \n\n \n#define PCI_PL_16GT_LE_CTRL\t0x20\t \n#define  PCI_PL_16GT_LE_CTRL_DSP_TX_PRESET_MASK\t\t0x0000000F\n#define  PCI_PL_16GT_LE_CTRL_USP_TX_PRESET_MASK\t\t0x000000F0\n#define  PCI_PL_16GT_LE_CTRL_USP_TX_PRESET_SHIFT\t4\n\n \n#define PCI_DOE_CAP\t\t0x04     \n#define  PCI_DOE_CAP_INT_SUP\t\t\t0x00000001   \n#define  PCI_DOE_CAP_INT_MSG_NUM\t\t0x00000ffe   \n#define PCI_DOE_CTRL\t\t0x08     \n#define  PCI_DOE_CTRL_ABORT\t\t\t0x00000001   \n#define  PCI_DOE_CTRL_INT_EN\t\t\t0x00000002   \n#define  PCI_DOE_CTRL_GO\t\t\t0x80000000   \n#define PCI_DOE_STATUS\t\t0x0c     \n#define  PCI_DOE_STATUS_BUSY\t\t\t0x00000001   \n#define  PCI_DOE_STATUS_INT_STATUS\t\t0x00000002   \n#define  PCI_DOE_STATUS_ERROR\t\t\t0x00000004   \n#define  PCI_DOE_STATUS_DATA_OBJECT_READY\t0x80000000   \n#define PCI_DOE_WRITE\t\t0x10     \n#define PCI_DOE_READ\t\t0x14     \n#define PCI_DOE_CAP_SIZEOF\t0x18\t \n\n \n#define PCI_DOE_DATA_OBJECT_HEADER_1_VID\t\t0x0000ffff\n#define PCI_DOE_DATA_OBJECT_HEADER_1_TYPE\t\t0x00ff0000\n#define PCI_DOE_DATA_OBJECT_HEADER_2_LENGTH\t\t0x0003ffff\n\n#define PCI_DOE_DATA_OBJECT_DISC_REQ_3_INDEX\t\t0x000000ff\n#define PCI_DOE_DATA_OBJECT_DISC_RSP_3_VID\t\t0x0000ffff\n#define PCI_DOE_DATA_OBJECT_DISC_RSP_3_PROTOCOL\t\t0x00ff0000\n#define PCI_DOE_DATA_OBJECT_DISC_RSP_3_NEXT_INDEX\t0xff000000\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}