

================================================================
== Vitis HLS Report for 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7'
================================================================
* Date:           Tue Dec  6 21:01:34 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.169 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      147|      147|  1.470 us|  1.470 us|  147|  147|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ClefiaKeySet128_label7  |      145|      145|        18|         16|          1|     9|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    739|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    661|    -|
|Register         |        -|    -|     396|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     396|   1400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln124_10_fu_967_p2   |         +|   0|  0|  15|           8|           7|
    |add_ln124_11_fu_1000_p2  |         +|   0|  0|  15|           8|           7|
    |add_ln124_12_fu_1049_p2  |         +|   0|  0|  15|           8|           1|
    |add_ln124_13_fu_1033_p2  |         +|   0|  0|  15|           8|           7|
    |add_ln124_14_fu_1082_p2  |         +|   0|  0|  15|           8|           2|
    |add_ln124_15_fu_1066_p2  |         +|   0|  0|  15|           8|           7|
    |add_ln124_16_fu_1115_p2  |         +|   0|  0|  15|           8|           2|
    |add_ln124_17_fu_1099_p2  |         +|   0|  0|  15|           8|           7|
    |add_ln124_18_fu_1148_p2  |         +|   0|  0|  15|           8|           3|
    |add_ln124_19_fu_1132_p2  |         +|   0|  0|  15|           8|           7|
    |add_ln124_1_fu_808_p2    |         +|   0|  0|  15|           8|           7|
    |add_ln124_20_fu_1181_p2  |         +|   0|  0|  15|           8|           3|
    |add_ln124_21_fu_1165_p2  |         +|   0|  0|  15|           8|           7|
    |add_ln124_22_fu_1214_p2  |         +|   0|  0|  15|           8|           3|
    |add_ln124_23_fu_1198_p2  |         +|   0|  0|  15|           8|           7|
    |add_ln124_24_fu_1251_p2  |         +|   0|  0|  15|           8|           3|
    |add_ln124_25_fu_1231_p2  |         +|   0|  0|  15|           8|           7|
    |add_ln124_26_fu_1281_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln124_2_fu_851_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln124_3_fu_835_p2    |         +|   0|  0|  15|           8|           7|
    |add_ln124_4_fu_868_p2    |         +|   0|  0|  15|           8|           7|
    |add_ln124_5_fu_917_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln124_6_fu_901_p2    |         +|   0|  0|  15|           8|           7|
    |add_ln124_7_fu_950_p2    |         +|   0|  0|  15|           8|           2|
    |add_ln124_8_fu_934_p2    |         +|   0|  0|  15|           8|           7|
    |add_ln124_9_fu_983_p2    |         +|   0|  0|  15|           8|           2|
    |add_ln124_fu_780_p2      |         +|   0|  0|  15|           8|           7|
    |add_ln309_fu_751_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln310_fu_765_p2      |         +|   0|  0|  15|           8|           7|
    |add_ln315_fu_1639_p2     |         +|   0|  0|  15|           8|           5|
    |icmp_ln309_fu_745_p2     |      icmp|   0|  0|   9|           4|           4|
    |or_ln124_1_fu_884_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln124_2_fu_1016_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln124_fu_818_p2       |        or|   0|  0|   8|           8|           4|
    |or_ln300_fu_790_p2       |        or|   0|  0|   8|           8|           4|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln124_10_fu_1125_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_11_fu_1158_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_12_fu_1191_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_13_fu_1224_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_14_fu_1261_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_15_fu_1291_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_16_fu_845_p2   |       xor|   0|  0|   8|           8|           2|
    |xor_ln124_17_fu_878_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln124_18_fu_911_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln124_19_fu_944_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln124_1_fu_828_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_20_fu_977_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_21_fu_1010_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_22_fu_1043_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_23_fu_1076_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_24_fu_1109_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln124_25_fu_1142_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln124_26_fu_1175_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln124_27_fu_1208_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln124_28_fu_1241_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln124_29_fu_1268_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln124_2_fu_861_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_30_fu_1298_p2  |       xor|   0|  0|   8|           8|           5|
    |xor_ln124_3_fu_894_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_4_fu_927_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_5_fu_960_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_6_fu_993_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_7_fu_1026_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_8_fu_1059_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_9_fu_1092_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_fu_801_p2      |       xor|   0|  0|   8|           8|           8|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 739|         521|         394|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  81|         17|    1|         17|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3         |   9|          2|    4|          8|
    |con128_address0              |  81|         17|    8|        136|
    |dst_read_assign_10_fu_214    |   9|          2|    8|         16|
    |dst_read_assign_11_fu_218    |   9|          2|    8|         16|
    |dst_read_assign_12_fu_222    |   9|          2|    8|         16|
    |dst_read_assign_13_fu_226    |   9|          2|    8|         16|
    |dst_read_assign_14_fu_230    |   9|          2|    8|         16|
    |dst_read_assign_1_fu_178     |   9|          2|    8|         16|
    |dst_read_assign_2_fu_182     |   9|          2|    8|         16|
    |dst_read_assign_3_fu_186     |   9|          2|    8|         16|
    |dst_read_assign_4_fu_190     |   9|          2|    8|         16|
    |dst_read_assign_5_fu_194     |   9|          2|    8|         16|
    |dst_read_assign_6_fu_198     |   9|          2|    8|         16|
    |dst_read_assign_7_fu_202     |   9|          2|    8|         16|
    |dst_read_assign_8_fu_206     |   9|          2|    8|         16|
    |dst_read_assign_9_fu_210     |   9|          2|    8|         16|
    |dst_read_assign_fu_174       |   9|          2|    8|         16|
    |i_fu_166                     |   9|          2|    4|          8|
    |idx42_fu_162                 |   9|          2|    8|         16|
    |lk_0_fu_170                  |   9|          2|    8|         16|
    |rk_address0                  |  81|         17|    8|        136|
    |rk_address1                  |  65|         16|    8|        128|
    |rk_d0                        |  81|         17|    8|        136|
    |rk_d1                        |  65|         16|    8|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 661|        146|  189|        977|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln309_reg_1861               |   4|   0|    4|          0|
    |ap_CS_fsm                        |  16|   0|   16|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |dst_read_assign_10_fu_214        |   8|   0|    8|          0|
    |dst_read_assign_11_fu_218        |   8|   0|    8|          0|
    |dst_read_assign_12_fu_222        |   8|   0|    8|          0|
    |dst_read_assign_13_fu_226        |   8|   0|    8|          0|
    |dst_read_assign_14_fu_230        |   8|   0|    8|          0|
    |dst_read_assign_1_fu_178         |   8|   0|    8|          0|
    |dst_read_assign_2_fu_182         |   8|   0|    8|          0|
    |dst_read_assign_3_fu_186         |   8|   0|    8|          0|
    |dst_read_assign_4_fu_190         |   8|   0|    8|          0|
    |dst_read_assign_5_fu_194         |   8|   0|    8|          0|
    |dst_read_assign_6_fu_198         |   8|   0|    8|          0|
    |dst_read_assign_7_fu_202         |   8|   0|    8|          0|
    |dst_read_assign_8_fu_206         |   8|   0|    8|          0|
    |dst_read_assign_9_fu_210         |   8|   0|    8|          0|
    |dst_read_assign_fu_174           |   8|   0|    8|          0|
    |empty_46_reg_1890                |   1|   0|    1|          0|
    |empty_46_reg_1890_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_166                         |   4|   0|    4|          0|
    |icmp_ln309_reg_1857              |   1|   0|    1|          0|
    |idx42_fu_162                     |   8|   0|    8|          0|
    |idx42_load_1_reg_1899            |   8|   0|    8|          0|
    |lk_0_fu_170                      |   8|   0|    8|          0|
    |or_ln124_1_reg_1956              |   5|   0|    8|          3|
    |or_ln124_2_reg_2023              |   4|   0|    8|          4|
    |or_ln124_reg_1921                |   6|   0|    8|          2|
    |reg_648                          |   8|   0|    8|          0|
    |rk_addr_10_reg_2080              |   4|   0|    8|          4|
    |rk_addr_11_reg_2095              |   4|   0|    8|          4|
    |rk_addr_12_reg_2110              |   4|   0|    8|          4|
    |rk_addr_13_reg_2125              |   4|   0|    8|          4|
    |rk_addr_14_reg_2140              |   4|   0|    8|          4|
    |rk_addr_1_reg_1926               |   6|   0|    8|          2|
    |rk_addr_2_reg_1941               |   7|   0|    8|          1|
    |rk_addr_3_reg_1963               |   5|   0|    8|          3|
    |rk_addr_4_reg_1978               |   6|   0|    8|          2|
    |rk_addr_5_reg_1993               |   6|   0|    8|          2|
    |rk_addr_6_reg_2008               |   6|   0|    8|          2|
    |rk_addr_7_reg_2035               |   4|   0|    8|          4|
    |rk_addr_8_reg_2050               |   4|   0|    8|          4|
    |rk_addr_9_reg_2065               |   4|   0|    8|          4|
    |rk_addr_reg_1906                 |   7|   0|    8|          1|
    |shl_ln_reg_1866                  |   4|   0|    8|          4|
    |xor_ln124_10_reg_2085            |   8|   0|    8|          0|
    |xor_ln124_11_reg_2100            |   8|   0|    8|          0|
    |xor_ln124_12_reg_2115            |   8|   0|    8|          0|
    |xor_ln124_13_reg_2130            |   8|   0|    8|          0|
    |xor_ln124_14_reg_2145            |   8|   0|    8|          0|
    |xor_ln124_1_reg_1931             |   8|   0|    8|          0|
    |xor_ln124_2_reg_1946             |   8|   0|    8|          0|
    |xor_ln124_3_reg_1968             |   8|   0|    8|          0|
    |xor_ln124_4_reg_1983             |   8|   0|    8|          0|
    |xor_ln124_5_reg_1998             |   8|   0|    8|          0|
    |xor_ln124_6_reg_2013             |   8|   0|    8|          0|
    |xor_ln124_7_reg_2040             |   8|   0|    8|          0|
    |xor_ln124_8_reg_2055             |   8|   0|    8|          0|
    |xor_ln124_9_reg_2070             |   8|   0|    8|          0|
    |xor_ln124_reg_1911               |   8|   0|    8|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 396|   0|  454|         58|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7|  return value|
|fin_11_reload    |   in|    8|     ap_none|                                    fin_11_reload|        scalar|
|fin_10_reload    |   in|    8|     ap_none|                                    fin_10_reload|        scalar|
|fin_9_reload     |   in|    8|     ap_none|                                     fin_9_reload|        scalar|
|fin_8_reload     |   in|    8|     ap_none|                                     fin_8_reload|        scalar|
|fin_7_reload     |   in|    8|     ap_none|                                     fin_7_reload|        scalar|
|fin_6_reload     |   in|    8|     ap_none|                                     fin_6_reload|        scalar|
|fin_5_reload     |   in|    8|     ap_none|                                     fin_5_reload|        scalar|
|fin_4_reload     |   in|    8|     ap_none|                                     fin_4_reload|        scalar|
|fin_3_reload     |   in|    8|     ap_none|                                     fin_3_reload|        scalar|
|fin_2_reload     |   in|    8|     ap_none|                                     fin_2_reload|        scalar|
|fin_1_reload     |   in|    8|     ap_none|                                     fin_1_reload|        scalar|
|fin_0_reload     |   in|    8|     ap_none|                                     fin_0_reload|        scalar|
|fin_15_reload    |   in|    8|     ap_none|                                    fin_15_reload|        scalar|
|fin_14_reload    |   in|    8|     ap_none|                                    fin_14_reload|        scalar|
|fin_13_reload    |   in|    8|     ap_none|                                    fin_13_reload|        scalar|
|fin_12_reload    |   in|    8|     ap_none|                                    fin_12_reload|        scalar|
|rk_address0      |  out|    8|   ap_memory|                                               rk|         array|
|rk_ce0           |  out|    1|   ap_memory|                                               rk|         array|
|rk_we0           |  out|    1|   ap_memory|                                               rk|         array|
|rk_d0            |  out|    8|   ap_memory|                                               rk|         array|
|rk_address1      |  out|    8|   ap_memory|                                               rk|         array|
|rk_ce1           |  out|    1|   ap_memory|                                               rk|         array|
|rk_we1           |  out|    1|   ap_memory|                                               rk|         array|
|rk_d1            |  out|    8|   ap_memory|                                               rk|         array|
|con128_address0  |  out|    8|   ap_memory|                                           con128|         array|
|con128_ce0       |  out|    1|   ap_memory|                                           con128|         array|
|con128_q0        |   in|    8|   ap_memory|                                           con128|         array|
+-----------------+-----+-----+------------+-------------------------------------------------+--------------+

