#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1283650 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1295d30 .scope module, "tb" "tb" 3 102;
 .timescale -12 -12;
L_0x1287440 .functor NOT 1, L_0x12e1020, C4<0>, C4<0>, C4<0>;
L_0x1281770 .functor XOR 1, L_0x12e0c40, L_0x12e0d70, C4<0>, C4<0>;
L_0x1281a30 .functor XOR 1, L_0x1281770, L_0x12e0eb0, C4<0>, C4<0>;
v0x12cf9a0_0 .net *"_ivl_10", 0 0, L_0x12e0eb0;  1 drivers
v0x12cfaa0_0 .net *"_ivl_12", 0 0, L_0x1281a30;  1 drivers
v0x12cfb80_0 .net *"_ivl_2", 0 0, L_0x12e0ba0;  1 drivers
v0x12cfc40_0 .net *"_ivl_4", 0 0, L_0x12e0c40;  1 drivers
v0x12cfd20_0 .net *"_ivl_6", 0 0, L_0x12e0d70;  1 drivers
v0x12cfe50_0 .net *"_ivl_8", 0 0, L_0x1281770;  1 drivers
v0x12cff30_0 .net "areset", 0 0, L_0x1281530;  1 drivers
v0x12cffd0_0 .var "clk", 0 0;
v0x12d0070_0 .var/2u "stats1", 159 0;
v0x12d01e0_0 .var/2u "strobe", 0 0;
v0x12d02a0_0 .net "tb_match", 0 0, L_0x12e1020;  1 drivers
v0x12d0340_0 .net "tb_mismatch", 0 0, L_0x1287440;  1 drivers
v0x12d03e0_0 .net "wavedrom_enable", 0 0, v0x12ce920_0;  1 drivers
v0x12d0480_0 .net "wavedrom_title", 511 0, v0x12cea10_0;  1 drivers
v0x12d0520_0 .net "x", 0 0, v0x12ceaf0_0;  1 drivers
v0x12d05c0_0 .net "z_dut", 0 0, v0x12cf600_0;  1 drivers
v0x12d0690_0 .net "z_ref", 0 0, L_0x12e0a10;  1 drivers
L_0x12e0ba0 .concat [ 1 0 0 0], L_0x12e0a10;
L_0x12e0c40 .concat [ 1 0 0 0], L_0x12e0a10;
L_0x12e0d70 .concat [ 1 0 0 0], v0x12cf600_0;
L_0x12e0eb0 .concat [ 1 0 0 0], L_0x12e0a10;
L_0x12e1020 .cmp/eeq 1, L_0x12e0ba0, L_0x1281a30;
S_0x129fe60 .scope module, "good1" "reference_module" 3 143, 3 4 0, S_0x1295d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x1284ec0 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x1284f00 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
P_0x1284f40 .param/l "C" 0 3 11, +C4<00000000000000000000000000000010>;
v0x1287010_0 .net *"_ivl_0", 31 0, L_0x12d08a0;  1 drivers
L_0x7f1151f27018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1287350_0 .net *"_ivl_3", 29 0, L_0x7f1151f27018;  1 drivers
L_0x7f1151f27060 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1287550_0 .net/2u *"_ivl_4", 31 0, L_0x7f1151f27060;  1 drivers
v0x12815a0_0 .net "areset", 0 0, L_0x1281530;  alias, 1 drivers
v0x1281840_0 .net "clk", 0 0, v0x12cffd0_0;  1 drivers
v0x1281b00_0 .var "state", 1 0;
v0x1282300_0 .net "x", 0 0, v0x12ceaf0_0;  alias, 1 drivers
v0x12cd860_0 .net "z", 0 0, L_0x12e0a10;  alias, 1 drivers
E_0x1293d60 .event posedge, v0x12815a0_0, v0x1281840_0;
L_0x12d08a0 .concat [ 2 30 0 0], v0x1281b00_0, L_0x7f1151f27018;
L_0x12e0a10 .cmp/eq 32, L_0x12d08a0, L_0x7f1151f27060;
S_0x12cd9a0 .scope module, "stim1" "stimulus_gen" 3 138, 3 30 0, S_0x1295d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x1281530 .functor BUFZ 1, v0x12ce7b0_0, C4<0>, C4<0>, C4<0>;
v0x12ce610_0 .net "areset", 0 0, L_0x1281530;  alias, 1 drivers
v0x12ce6e0_0 .net "clk", 0 0, v0x12cffd0_0;  alias, 1 drivers
v0x12ce7b0_0 .var "reset", 0 0;
v0x12ce880_0 .net "tb_match", 0 0, L_0x12e1020;  alias, 1 drivers
v0x12ce920_0 .var "wavedrom_enable", 0 0;
v0x12cea10_0 .var "wavedrom_title", 511 0;
v0x12ceaf0_0 .var "x", 0 0;
E_0x1293580/0 .event negedge, v0x1281840_0;
E_0x1293580/1 .event posedge, v0x1281840_0;
E_0x1293580 .event/or E_0x1293580/0, E_0x1293580/1;
S_0x12cdbc0 .scope task, "reset_test" "reset_test" 3 53, 3 53 0, S_0x12cd9a0;
 .timescale -12 -12;
v0x12cde20_0 .var/2u "arfail", 0 0;
v0x12cdf00_0 .var "async", 0 0;
v0x12cdfc0_0 .var/2u "datafail", 0 0;
v0x12ce060_0 .var/2u "srfail", 0 0;
E_0x12799f0 .event posedge, v0x1281840_0;
E_0x12afcc0 .event negedge, v0x1281840_0;
TD_tb.stim1.reset_test ;
    %wait E_0x12799f0;
    %wait E_0x12799f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce7b0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12799f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x12afcc0;
    %load/vec4 v0x12ce880_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x12cdfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce7b0_0, 0;
    %wait E_0x12799f0;
    %load/vec4 v0x12ce880_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x12cde20_0, 0, 1;
    %wait E_0x12799f0;
    %load/vec4 v0x12ce880_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x12ce060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce7b0_0, 0;
    %load/vec4 v0x12ce060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 67 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x12cde20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x12cdf00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x12cdfc0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x12cdf00_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 69 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x12ce120 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0x12cd9a0;
 .timescale -12 -12;
v0x12ce320_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12ce400 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0x12cd9a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12cec30 .scope module, "top_module1" "top_module" 3 149, 4 1 0, S_0x1295d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x12aacc0 .param/l "S0" 0 4 11, C4<011>;
P_0x12aad00 .param/l "S1" 0 4 12, C4<001>;
P_0x12aad40 .param/l "S2" 0 4 13, C4<110>;
P_0x12aad80 .param/l "S3" 0 4 14, C4<000>;
v0x12cf140_0 .net "areset", 0 0, L_0x1281530;  alias, 1 drivers
v0x12cf250_0 .net "clk", 0 0, v0x12cffd0_0;  alias, 1 drivers
v0x12cf360_0 .var "prev_areset", 0 0;
v0x12cf400_0 .var "state", 2 0;
v0x12cf4c0_0 .net "x", 0 0, v0x12ceaf0_0;  alias, 1 drivers
v0x12cf600_0 .var "z", 0 0;
E_0x1293320 .event anyedge, v0x12cf400_0;
E_0x12cf0e0/0 .event negedge, v0x12815a0_0;
E_0x12cf0e0/1 .event posedge, v0x1281840_0;
E_0x12cf0e0 .event/or E_0x12cf0e0/0, E_0x12cf0e0/1;
S_0x12cf740 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 157, 3 157 0, S_0x1295d30;
 .timescale -12 -12;
E_0x12cf920 .event anyedge, v0x12d01e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12d01e0_0;
    %nor/r;
    %assign/vec4 v0x12d01e0_0, 0;
    %wait E_0x12cf920;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12cd9a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ceaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce7b0_0, 0;
    %wait E_0x12799f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ceaf0_0, 0;
    %wait E_0x12799f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ceaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12cdf00_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x12cdbc0;
    %join;
    %wait E_0x12afcc0;
    %wait E_0x12799f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x12ceaf0_0, 0;
    %assign/vec4 v0x12ce7b0_0, 0;
    %wait E_0x12799f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x12ceaf0_0, 0;
    %assign/vec4 v0x12ce7b0_0, 0;
    %wait E_0x12799f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x12ceaf0_0, 0;
    %assign/vec4 v0x12ce7b0_0, 0;
    %wait E_0x12799f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x12ceaf0_0, 0;
    %assign/vec4 v0x12ce7b0_0, 0;
    %wait E_0x12799f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x12ceaf0_0, 0;
    %assign/vec4 v0x12ce7b0_0, 0;
    %wait E_0x12799f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x12ceaf0_0, 0;
    %assign/vec4 v0x12ce7b0_0, 0;
    %wait E_0x12799f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x12ceaf0_0, 0;
    %assign/vec4 v0x12ce7b0_0, 0;
    %wait E_0x12799f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x12ceaf0_0, 0;
    %assign/vec4 v0x12ce7b0_0, 0;
    %wait E_0x12799f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x12ceaf0_0, 0;
    %assign/vec4 v0x12ce7b0_0, 0;
    %wait E_0x12afcc0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12ce400;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1293580;
    %vpi_func 3 95 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 95 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x12ceaf0_0, 0;
    %assign/vec4 v0x12ce7b0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 97 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x129fe60;
T_5 ;
    %wait E_0x1293d60;
    %load/vec4 v0x12815a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1281b00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1281b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x1282300_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %pad/s 2;
    %assign/vec4 v0x1281b00_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x1282300_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %pad/s 2;
    %assign/vec4 v0x1281b00_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x1282300_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %pad/s 2;
    %assign/vec4 v0x1281b00_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12cec30;
T_6 ;
    %wait E_0x12cf0e0;
    %load/vec4 v0x12cf140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x12cf400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12cf360_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12cf360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12cf360_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x12cf400_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x12cf4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x12cf400_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x12cf400_0, 0;
T_6.10 ;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x12cf4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x12cf400_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x12cf400_0, 0;
T_6.12 ;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x12cf4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x12cf400_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12cf400_0, 0;
T_6.14 ;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x12cf140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x12cf400_0, 0;
    %jmp T_6.16;
T_6.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12cf400_0, 0;
T_6.16 ;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12cec30;
T_7 ;
    %wait E_0x1293320;
    %load/vec4 v0x12cf400_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12cf600_0, 0;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x12cf4c0_0;
    %pad/u 2;
    %inv;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x12cf600_0, 0;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x12cf4c0_0;
    %pad/u 2;
    %inv;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x12cf600_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x12cf4c0_0;
    %inv;
    %assign/vec4 v0x12cf600_0, 0;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1295d30;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12cffd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d01e0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1295d30;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x12cffd0_0;
    %inv;
    %store/vec4 v0x12cffd0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1295d30;
T_10 ;
    %vpi_call/w 3 130 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 131 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12ce6e0_0, v0x12d0340_0, v0x12cffd0_0, v0x12cff30_0, v0x12d0520_0, v0x12d0690_0, v0x12d05c0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1295d30;
T_11 ;
    %load/vec4 v0x12d0070_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x12d0070_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12d0070_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 167 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_11.1 ;
    %load/vec4 v0x12d0070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12d0070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 169 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 170 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12d0070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12d0070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 171 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1295d30;
T_12 ;
    %wait E_0x1293580;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12d0070_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d0070_0, 4, 32;
    %load/vec4 v0x12d02a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x12d0070_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d0070_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12d0070_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d0070_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x12d0690_0;
    %load/vec4 v0x12d0690_0;
    %load/vec4 v0x12d05c0_0;
    %xor;
    %load/vec4 v0x12d0690_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x12d0070_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 186 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d0070_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x12d0070_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d0070_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q5a/ece241_2014_q5a_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/ece241_2014_q5a/iter8/response0/top_module.sv";
