# ğŸ“„ David Paul â€“ Resume

ğŸ“ Koratty, Chalakudy, Thrissur, Kerala  
ğŸ“ +91 7902538026  
ğŸ“§ [david02paul@gmail.com](mailto:david02paul@gmail.com)  
ğŸ”— [LinkedIn](https://www.linkedin.com/in/david-paul-dob26072002)

---

## ğŸ¯ Career Objective

Enthusiastic and detail-oriented Electronics and Communication Engineering graduate with Honors in VLSI, passionate about digital design and RTL development. Experienced in Verilog-based hardware design, FPGA prototyping, and system-level debugging. Skilled in developing efficient FSM-based architectures for computation-heavy tasks like matrix multiplication and convolution. Hands-on with platforms like Zynq, Basys3, and tools such as Vivado, Keil, and Proteus. Eager to contribute to innovative chip design and accelerate learning in a dynamic engineering team.

---

## ğŸ“ Education

**Rajagiri School Of Engineering and Technology, Kochi, Kerala**  
*B.Tech (Hons.), Electronics and Communication Engineering*  
**CGPA:** 9.0  

**Vijayagiri Public School, Ashtamichira, Thrissur**  
**Class 12:** 86.6%

**Little Flower Public School, Muringoor, Thrissur**  
**Class 10:** 93.8%

---

## ğŸ’» Technical Skills

- **HDL Coding:** Verilog  
- **FPGA Boards:** Zynq 7000, Basys3, Zynq Ultrascale+ ZCU104 (MPSoC), Boolean Board, PYNQ ZU  
- **Microcontroller Boards:** STM32, ESP32, Arduino, 8051, PIC18F4580, ATMEGA32A, LPC2148  
- **Programming Languages:** C, C++, Python, 8051 Assembly  
- **Tools & Software:** MATLAB, LaTeX, QUCS, TINA-TI, Vivado, OpenLane (Beginner), MPLAB X IDE, Proteus, Keil ÂµVision, Vitis IDE

---

## ğŸ† Academic Achievements

- **AIR 12** â€“ All India Math Science Scholarship Exam (2018)  
- **Runner-Up** â€“ 24-Hour Intra-College Hackathon (Dec 2022)  
- **1st Prize** â€“ Project Expo 2025, organized by Electronauts at RSET

---

## ğŸ§  Internship

### Research Intern  
**Rajagiri School of Engineering and Technology, Kochi**  
- Working on **â€œHardware Anomaly Detection using Machine Learning on FPGAâ€** under **MeitYâ€™s Chip to Startup (C2S)** initiative.  
- Developing ML models and deploying them on FPGA using Vivado, Python, and the PYNQ ZU board.  
- Contributing to a national mission to strengthen indigenous semiconductor design and embedded systems capabilities.

---

## ğŸ’¡ Projects

### ğŸ”¹ Drowsiness Detector  
Software-based implementation of a drowsiness detection system using OpenCVâ€™s Haar Cascade classifier in Python, leveraging a laptopâ€™s integrated camera. OpenCV (Open Source Computer Vision Library) is used for real-time image processing and pattern recognition tasks. The system detects facial features to monitor signs of drowsiness and alert the user.

### ğŸ”¹ Smart Energy Meter  
Designed to monitor and manage electricity usage using an ESP32 microcontroller. The system uses SCT-013 and ACS712 sensors for current measurement and ZMPT101B for voltage. Real-time data is processed and transmitted to Firebase, and automatically logged in Google Sheets using Google Scripts. The data is accessible through a web interface for user-friendly tracking and analysis of power consumption.

### ğŸ”¹ Implementing the General Matrix Multiplication (GeMM) Algorithm on FPGA  
Implemented the GeMM algorithm on an FPGA using Verilog and a Finite State Machine (FSM) design methodology. The system processes two 3Ã—3 matrices stored in BRAM, performs the multiplication operation, and stores the result back into BRAM. The operation is controlled through an external switch. The FSM-based design helps reduce complexity and improves efficiency for hardware-accelerated matrix computations.

### ğŸ”¹ Hardware Acceleration of Convolution Operation Using GeMM Algorithm on FPGA  
Developed an efficient convolution engine using the GeMM algorithm and FSM architecture in Verilog for processing 224Ã—224 grayscale images. Three separate BRAM modules store the input image, convolution kernel, and output. The FSM extracts patches using the im2col method and performs signed matrix multiplication using GeMM. Deployed on platforms including Boolean Board, Zynq ZedBoard, and Zynq UltraScale+ ZCU104. Future improvements include support for IEEE 754 16-bit floating-point representation to enhance accuracy.

### ğŸ”¹ Implementing UART Transmission Module on FPGA  
Built a UART transmission system to visualize 2D convolution results computed on an FPGA. A BRAM reader module retrieves processed data, which is then transmitted via UART to a local computer. A Python script receives and reconstructs the image for visualization. This enabled debugging and performance assessment of convolution accelerators.

### ğŸ”¹ Booth Multiplier on FPGA  
Implemented a signed Booth multiplier using Verilog, integrated into a custom Arithmetic Logic Unit (ALU) design. The Booth algorithm enables efficient multiplication of signed binary numbers by reducing the number of partial products. This design significantly improves speed and resource utilization compared to conventional multipliers and is optimized for FPGA-based digital signal processing applications.

### ğŸ”¹ Reconfigurable Hardware Accelerator for AI Models  
Designing a reconfigurable hardware accelerator in Verilog for AI models like LeNet, MobileNet, and TinyYOLOv3. The project is part of the C2S initiative and focuses on building an FPGA-based anomaly detection engine. The architecture supports flexible reconfiguration of compute units for different model types and uses optimized BRAM management for efficient data handling. Deployed on high-performance platforms like Zynq UltraScale+ ZCU104, this design targets low-latency inference with minimal resource overhead.

---

## ğŸ“š Add-On Courses

- **Nanotechnology: A Makerâ€™s Course** â€“ Duke NC State University  
- **VLSI Physical Design and Timing Analysis** *(Elite Rank)* â€“ IIT Roorkee  
- **MEMS-Based Sensor Fabrication** *(Elite Rank)* â€“ IISc Bangalore  
- **CMOS Digital VLSI Design** *(Elite Rank)* â€“ IIT Roorkee  
- **Advanced PG Diploma in Embedded System & Hardware Design** â€“ SMEC Labs  
- **IOSH Managing Safely** â€“ Ongoing  
- **ASIC Design and Verification (Blended)** â€“ Maven Silicon â€“ Ongoing

---

## ğŸ­ Industrial Visits & Workshops

- **NeST SFO Technologies â€“ Optical Division**  
  ğŸ“ Cochin SEZ, Kakkanad  

- **International Workshop on Embedded Systems & Multitasking (I2C & USART)**  
  ğŸ›ï¸ Rajagiri School of Engineering & Technology in collaboration with **Frankfurt University of Applied Sciences, Germany**

---

