<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab9.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Adder8Bits_Bus.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Adder8Bits_Bus.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FullAdder.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="FullAdder.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="HEX27SEG_Bus.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="HEX27SEG_Bus.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MainCircuit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MainCircuit.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="MainCircuit.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MainCircuit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MainCircuit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MainCircuit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MainCircuit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MainCircuit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MainCircuit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MainCircuit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MainCircuit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainCircuit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MainCircuit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MainCircuit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MainCircuit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MainCircuit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MainCircuit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MainCircuit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="MainCircuit.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MainCircuit.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MainCircuit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MainCircuit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MainCircuit_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MainCircuit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MainCircuit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MainCircuit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MainCircuit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MainCircuit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MainCircuit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MainCircuit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MainCircuit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="MainCircuit_pad.txt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MainCircuit_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MainCircuit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MainCircuit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MainCircuit_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MainCircuit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux4To1_4_Bus.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Mux4To1_4_Bus.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux4To1_8_Bus.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Mux4To1_8_Bus.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SHL8Bits_Bus.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="SHL8Bits_Bus.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Sub8Bits_Bus.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Sub8Bits_Bus.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Xor8Bits_Bus.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Xor8Bits_Bus.vf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="maincircuit.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="maincircuit.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="maincircuit.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1604520922" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1604520922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604520924" xil_pn:in_ck="5540718266687135075" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3556117796276491846" xil_pn:start_ts="1604520922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder8Bits_Bus.vf"/>
      <outfile xil_pn:name="FullAdder.vf"/>
      <outfile xil_pn:name="HEX27SEG_Bus.vf"/>
      <outfile xil_pn:name="MainCircuit.vf"/>
      <outfile xil_pn:name="Mux4To1_4_Bus.vf"/>
      <outfile xil_pn:name="Mux4To1_8_Bus.vf"/>
      <outfile xil_pn:name="SHL8Bits_Bus.vf"/>
      <outfile xil_pn:name="Sub8Bits_Bus.vf"/>
      <outfile xil_pn:name="Xor8Bits_Bus.vf"/>
    </transform>
    <transform xil_pn:end_ts="1604520924" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8764721304087288771" xil_pn:start_ts="1604520924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604520924" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1604520924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604520924" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6336532072464489096" xil_pn:start_ts="1604520924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604520924" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1604520924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604520924" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4470981611685522375" xil_pn:start_ts="1604520924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604520932" xil_pn:in_ck="8852918826952871729" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8844618606387212731" xil_pn:start_ts="1604520924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MainCircuit.jhd"/>
      <outfile xil_pn:name="MainCircuit.lso"/>
      <outfile xil_pn:name="MainCircuit.ngc"/>
      <outfile xil_pn:name="MainCircuit.ngr"/>
      <outfile xil_pn:name="MainCircuit.prj"/>
      <outfile xil_pn:name="MainCircuit.stx"/>
      <outfile xil_pn:name="MainCircuit.syr"/>
      <outfile xil_pn:name="MainCircuit.xst"/>
      <outfile xil_pn:name="MainCircuit_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1604520932" xil_pn:in_ck="-3193051562101585301" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5864617310669792870" xil_pn:start_ts="1604520932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604520937" xil_pn:in_ck="6371107091323286601" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1177491728750568510" xil_pn:start_ts="1604520932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MainCircuit.bld"/>
      <outfile xil_pn:name="MainCircuit.ngd"/>
      <outfile xil_pn:name="MainCircuit_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1604520944" xil_pn:in_ck="-8894861011196683638" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1604520937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MainCircuit.pcf"/>
      <outfile xil_pn:name="MainCircuit_map.map"/>
      <outfile xil_pn:name="MainCircuit_map.mrp"/>
      <outfile xil_pn:name="MainCircuit_map.ncd"/>
      <outfile xil_pn:name="MainCircuit_map.ngm"/>
      <outfile xil_pn:name="MainCircuit_map.xrpt"/>
      <outfile xil_pn:name="MainCircuit_summary.xml"/>
      <outfile xil_pn:name="MainCircuit_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1604520954" xil_pn:in_ck="-8415675271983533693" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1604520944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MainCircuit.ncd"/>
      <outfile xil_pn:name="MainCircuit.pad"/>
      <outfile xil_pn:name="MainCircuit.par"/>
      <outfile xil_pn:name="MainCircuit.ptwx"/>
      <outfile xil_pn:name="MainCircuit.unroutes"/>
      <outfile xil_pn:name="MainCircuit.xpi"/>
      <outfile xil_pn:name="MainCircuit_pad.csv"/>
      <outfile xil_pn:name="MainCircuit_pad.txt"/>
      <outfile xil_pn:name="MainCircuit_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1604520961" xil_pn:in_ck="-1540525698216550949" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1604520954">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MainCircuit.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="maincircuit.bgn"/>
      <outfile xil_pn:name="maincircuit.bit"/>
      <outfile xil_pn:name="maincircuit.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1604520954" xil_pn:in_ck="-4482175512901738234" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1604520949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MainCircuit.twr"/>
      <outfile xil_pn:name="MainCircuit.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
