// Seed: 636950419
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  ;
  tri0 id_6 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd60
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire _id_1;
  wire id_6;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5
  );
  logic [id_1  ==  1 : ""] id_7;
  ;
endmodule
