--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf
-ucf toplevel.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock DataMode
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |    7.651(F)|    2.135(F)|DataState         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock DebugMode
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |    0.047(R)|    3.262(R)|XLXI_123/XLXN_39  |   0.000|
            |    6.600(F)|    3.448(F)|DataState         |   0.000|
            |    6.262(F)|    2.679(F)|InstrState        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock IncrementPC
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |    0.972(R)|    2.106(R)|XLXI_123/XLXN_39  |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock InstrMode
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |    6.946(F)|    1.824(F)|InstrState        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ProgramMode
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |    0.582(R)|    3.889(R)|XLXI_123/XLXN_39  |   0.000|
            |    7.220(F)|    4.075(F)|DataState         |   0.000|
            |    6.097(F)|    3.306(F)|InstrState        |   0.000|
------------+------------+------------+------------------+--------+

Clock B8 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ClockOut    |   10.554(R)|B8_BUFGP          |   0.000|
------------+------------+------------------+--------+

Clock DataMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sseg<0>     |   23.852(F)|DataState         |   0.000|
sseg<1>     |   24.118(F)|DataState         |   0.000|
sseg<2>     |   23.873(F)|DataState         |   0.000|
sseg<3>     |   24.150(F)|DataState         |   0.000|
sseg<4>     |   24.016(F)|DataState         |   0.000|
sseg<5>     |   23.452(F)|DataState         |   0.000|
sseg<6>     |   25.072(F)|DataState         |   0.000|
------------+------------+------------------+--------+

Clock DebugMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AddrLEDs<0> |   15.028(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<1> |   13.985(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<2> |   13.353(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<3> |   13.823(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<4> |   13.390(R)|XLXI_123/XLXN_39  |   0.000|
ClkDiv0     |   13.677(R)|ClockOut_OBUF     |   0.000|
sseg<0>     |   26.425(R)|XLXI_123/XLXN_39  |   0.000|
            |   25.165(F)|DataState         |   0.000|
            |   24.644(F)|InstrState        |   0.000|
sseg<1>     |   26.691(R)|XLXI_123/XLXN_39  |   0.000|
            |   25.431(F)|DataState         |   0.000|
            |   24.910(F)|InstrState        |   0.000|
sseg<2>     |   26.446(R)|XLXI_123/XLXN_39  |   0.000|
            |   25.186(F)|DataState         |   0.000|
            |   24.830(F)|InstrState        |   0.000|
sseg<3>     |   26.723(R)|XLXI_123/XLXN_39  |   0.000|
            |   25.463(F)|DataState         |   0.000|
            |   25.107(F)|InstrState        |   0.000|
sseg<4>     |   25.329(F)|DataState         |   0.000|
            |   24.809(F)|InstrState        |   0.000|
            |   26.589(R)|XLXI_123/XLXN_39  |   0.000|
sseg<5>     |   26.025(R)|XLXI_123/XLXN_39  |   0.000|
            |   24.765(F)|DataState         |   0.000|
            |   24.406(F)|InstrState        |   0.000|
sseg<6>     |   26.385(F)|DataState         |   0.000|
            |   25.864(F)|InstrState        |   0.000|
            |   27.645(R)|XLXI_123/XLXN_39  |   0.000|
------------+------------+------------------+--------+

Clock DebugStep to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ClkDiv0     |   11.049(R)|ClockOut_OBUF     |   0.000|
------------+------------+------------------+--------+

Clock HzMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ClkDiv0     |   11.311(R)|ClockOut_OBUF     |   0.000|
------------+------------+------------------+--------+

Clock IncrementPC to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AddrLEDs<0> |   13.872(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<1> |   12.829(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<2> |   12.197(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<3> |   12.667(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<4> |   12.234(R)|XLXI_123/XLXN_39  |   0.000|
sseg<0>     |   25.269(R)|XLXI_123/XLXN_39  |   0.000|
sseg<1>     |   25.535(R)|XLXI_123/XLXN_39  |   0.000|
sseg<2>     |   25.290(R)|XLXI_123/XLXN_39  |   0.000|
sseg<3>     |   25.567(R)|XLXI_123/XLXN_39  |   0.000|
sseg<4>     |   25.433(R)|XLXI_123/XLXN_39  |   0.000|
sseg<5>     |   24.869(R)|XLXI_123/XLXN_39  |   0.000|
sseg<6>     |   26.489(R)|XLXI_123/XLXN_39  |   0.000|
------------+------------+------------------+--------+

Clock InstrMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sseg<0>     |   23.789(F)|InstrState        |   0.000|
sseg<1>     |   24.055(F)|InstrState        |   0.000|
sseg<2>     |   23.975(F)|InstrState        |   0.000|
sseg<3>     |   24.252(F)|InstrState        |   0.000|
sseg<4>     |   23.954(F)|InstrState        |   0.000|
sseg<5>     |   23.551(F)|InstrState        |   0.000|
sseg<6>     |   25.009(F)|InstrState        |   0.000|
------------+------------+------------------+--------+

Clock ProgramMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AddrLEDs<0> |   15.655(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<1> |   14.612(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<2> |   13.980(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<3> |   14.450(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<4> |   14.017(R)|XLXI_123/XLXN_39  |   0.000|
ClkDiv0     |   14.304(R)|ClockOut_OBUF     |   0.000|
sseg<0>     |   27.052(R)|XLXI_123/XLXN_39  |   0.000|
            |   25.792(F)|DataState         |   0.000|
            |   25.271(F)|InstrState        |   0.000|
sseg<1>     |   26.058(F)|DataState         |   0.000|
            |   25.537(F)|InstrState        |   0.000|
            |   27.318(R)|XLXI_123/XLXN_39  |   0.000|
sseg<2>     |   25.813(F)|DataState         |   0.000|
            |   25.457(F)|InstrState        |   0.000|
            |   27.073(R)|XLXI_123/XLXN_39  |   0.000|
sseg<3>     |   26.090(F)|DataState         |   0.000|
            |   25.734(F)|InstrState        |   0.000|
            |   27.350(R)|XLXI_123/XLXN_39  |   0.000|
sseg<4>     |   27.216(R)|XLXI_123/XLXN_39  |   0.000|
            |   25.956(F)|DataState         |   0.000|
            |   25.436(F)|InstrState        |   0.000|
sseg<5>     |   26.652(R)|XLXI_123/XLXN_39  |   0.000|
            |   25.392(F)|DataState         |   0.000|
            |   25.033(F)|InstrState        |   0.000|
sseg<6>     |   27.012(F)|DataState         |   0.000|
            |   26.491(F)|InstrState        |   0.000|
            |   28.272(R)|XLXI_123/XLXN_39  |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock B8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
B8             |   11.862|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DataMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |         |         |   10.360|    9.294|
IncrementPC    |         |         |   10.360|         |
ProgramMode    |         |         |   10.360|    9.921|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DebugMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    3.843|    1.690|   10.360|    8.243|
DebugStep      |    1.483|         |         |         |
HzMode         |    1.483|         |         |         |
IncrementPC    |    3.843|         |   10.360|         |
ProgramMode    |    3.843|    2.317|   10.360|    8.870|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DebugStep
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    1.483|         |         |         |
DebugStep      |    1.483|         |         |         |
HzMode         |    1.483|         |         |         |
ProgramMode    |    1.483|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock HzMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    1.483|         |         |         |
DebugStep      |    1.483|         |         |         |
HzMode         |    1.483|         |         |         |
ProgramMode    |    1.483|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IncrementPC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    3.843|    2.615|         |         |
IncrementPC    |    3.843|         |         |         |
ProgramMode    |    3.843|    3.242|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock InstrMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |         |         |    9.251|    8.589|
IncrementPC    |         |         |    9.251|         |
ProgramMode    |         |         |    9.251|    9.216|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ProgramMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    3.843|    2.225|   10.360|    8.863|
DebugStep      |    1.483|         |         |         |
HzMode         |    1.483|         |         |         |
IncrementPC    |    3.843|         |   10.360|         |
ProgramMode    |    3.843|    2.852|   10.360|    9.490|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
AddrMode       |AddrLEDs<0>    |   11.345|
AddrMode       |AddrLEDs<1>    |   10.640|
AddrMode       |AddrLEDs<2>    |    8.924|
AddrMode       |AddrLEDs<3>    |    9.336|
AddrMode       |AddrLEDs<4>    |    8.739|
AddrMode       |sseg<0>        |   22.714|
AddrMode       |sseg<1>        |   22.980|
AddrMode       |sseg<2>        |   22.735|
AddrMode       |sseg<3>        |   23.012|
AddrMode       |sseg<4>        |   22.878|
AddrMode       |sseg<5>        |   22.314|
AddrMode       |sseg<6>        |   23.934|
DataMode       |sseg<0>        |   16.156|
DataMode       |sseg<1>        |   16.422|
DataMode       |sseg<2>        |   16.177|
DataMode       |sseg<3>        |   16.454|
DataMode       |sseg<4>        |   16.320|
DataMode       |sseg<5>        |   15.756|
DataMode       |sseg<6>        |   17.376|
DebugMode      |AddrLEDs<0>    |   12.988|
DebugMode      |AddrLEDs<1>    |   12.283|
DebugMode      |AddrLEDs<2>    |   10.567|
DebugMode      |AddrLEDs<3>    |   10.979|
DebugMode      |AddrLEDs<4>    |   10.382|
DebugMode      |ClockOut       |   10.584|
DebugMode      |sseg<0>        |   24.357|
DebugMode      |sseg<1>        |   24.623|
DebugMode      |sseg<2>        |   24.378|
DebugMode      |sseg<3>        |   24.655|
DebugMode      |sseg<4>        |   24.521|
DebugMode      |sseg<5>        |   23.957|
DebugMode      |sseg<6>        |   25.577|
DebugStep      |ClockOut       |    7.956|
HzMode         |ClockOut       |    8.218|
InstrMode      |sseg<0>        |   15.259|
InstrMode      |sseg<1>        |   15.274|
InstrMode      |sseg<2>        |   15.803|
InstrMode      |sseg<3>        |   16.080|
InstrMode      |sseg<4>        |   15.989|
InstrMode      |sseg<5>        |   15.229|
InstrMode      |sseg<6>        |   16.228|
ProgramMode    |AddrLEDs<0>    |   13.615|
ProgramMode    |AddrLEDs<1>    |   12.910|
ProgramMode    |AddrLEDs<2>    |   11.194|
ProgramMode    |AddrLEDs<3>    |   11.606|
ProgramMode    |AddrLEDs<4>    |   11.009|
ProgramMode    |ClockOut       |   11.211|
ProgramMode    |sseg<0>        |   24.984|
ProgramMode    |sseg<1>        |   25.250|
ProgramMode    |sseg<2>        |   25.005|
ProgramMode    |sseg<3>        |   25.282|
ProgramMode    |sseg<4>        |   25.148|
ProgramMode    |sseg<5>        |   24.584|
ProgramMode    |sseg<6>        |   26.204|
ShowC          |sseg<0>        |   11.118|
ShowC          |sseg<1>        |   11.266|
ShowC          |sseg<2>        |   11.545|
ShowC          |sseg<3>        |   11.822|
ShowC          |sseg<4>        |   11.731|
ShowC          |sseg<5>        |   10.971|
ShowC          |sseg<6>        |   12.220|
---------------+---------------+---------+


Analysis completed Tue May 09 01:54:20 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 189 MB



