5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd generate5.3.vcd -o generate5.3.cdd -v generate5.3.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" generate5.3.v 1 31 1
2 1 15 c0010 1 3d 121002 0 0 1 2 2 $u1
1 init 0 80000 1 0 31 0 32 1 1 0 0 0 0 0 0 0
1 a 5 830004 1 0 0 0 1 1 1002
4 1 0 0
3 1 main.$u2 "main.$u2" generate5.3.v 0 29 1
3 1 main.$u1 "main.$u1" generate5.3.v 0 19 1
2 2 16 100013 1 0 20008 0 0 1 4 1
2 3 16 c000c 0 1 400 0 0 a
2 4 16 c0013 1 37 1100a 2 3
2 5 17 d000e 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 6 17 c000e 2 2c 22000a 5 0 32 2 aa aa aa aa aa aa aa aa
2 7 18 100013 1 0 20004 0 0 1 4 0
2 8 18 c000c 0 1 400 0 0 a
2 9 18 c0013 1 37 6 7 8
4 9 0 0
4 6 9 0
4 4 6 6
