

================================================================
== Vivado HLS Report for 'neuronInitAndCompute3'
================================================================
* Date:           Mon Nov  5 20:43:49 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        neuron_hls
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.98|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   26|   26|   27|   27|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                       |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Neuron_compute_loop  |   24|   24|         8|          -|          -|     3|    no    |
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	3  / true
* FSM state operations: 

 <State 1>: 2.32ns
ST_1: neuron_weights_V (14)  [1/1] 0.00ns
:10  %neuron_weights_V = getelementptr [4 x i64]* %weights_V, i32 0, i32 0

ST_1: sum_V (15)  [2/2] 2.32ns  loc: neuron_hls/src/neuron.cpp:35->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:11  %sum_V = load i64* %neuron_weights_V, align 8


 <State 2>: 3.91ns
ST_2: StgValue_13 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([4 x i64]* %weights_V), !map !155

ST_2: StgValue_14 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([3 x i64]* %inputData_V), !map !161

ST_2: StgValue_15 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_V), !map !167

ST_2: StgValue_16 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @neuronInitAndCompute) nounwind

ST_2: StgValue_17 (8)  [1/1] 0.00ns  loc: neuron_hls/src/neuron_main.cpp:8
:4  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [10 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: StgValue_18 (9)  [1/1] 0.00ns  loc: neuron_hls/src/neuron_main.cpp:8
:5  call void (...)* @_ssdm_op_SpecInterface(i64* %output_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [10 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: empty (10)  [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i64]* %inputData_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

ST_2: StgValue_20 (11)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface([3 x i64]* %inputData_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [10 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: empty_4 (12)  [1/1] 0.00ns
:8  %empty_4 = call i32 (...)* @_ssdm_op_SpecMemCore([4 x i64]* %weights_V, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

ST_2: StgValue_22 (13)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface([4 x i64]* %weights_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [10 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: sum_V (15)  [1/2] 2.32ns  loc: neuron_hls/src/neuron.cpp:35->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:11  %sum_V = load i64* %neuron_weights_V, align 8

ST_2: StgValue_24 (16)  [1/1] 1.59ns  loc: neuron_hls/src/neuron.cpp:38->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:12  br label %1


 <State 3>: 4.50ns
ST_3: p_Val2_s (18)  [1/1] 0.00ns
:0  %p_Val2_s = phi i64 [ %sum_V, %0 ], [ %sum_V_1, %2 ]

ST_3: p_i_i (19)  [1/1] 0.00ns
:1  %p_i_i = phi i3 [ 1, %0 ], [ %i_V, %2 ]

ST_3: empty_5 (20)  [1/1] 0.00ns
:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_3: exitcond (21)  [1/1] 2.07ns  loc: neuron_hls/src/neuron.cpp:38->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:3  %exitcond = icmp eq i3 %p_i_i, -4

ST_3: StgValue_29 (22)  [1/1] 0.00ns  loc: neuron_hls/src/neuron.cpp:38->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:4  br i1 %exitcond, label %"neuronInitAndCompute<3u>.exit", label %2

ST_3: tmp_7_i_i (25)  [1/1] 0.00ns  loc: neuron_hls/src/neuron.cpp:39->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:1  %tmp_7_i_i = zext i3 %p_i_i to i32

ST_3: tmp_2 (26)  [1/1] 0.00ns  loc: neuron_hls/src/neuron.cpp:39->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:2  %tmp_2 = trunc i3 %p_i_i to i2

ST_3: tmp_8_i_i (27)  [1/1] 2.17ns  loc: neuron_hls/src/neuron.cpp:39->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:3  %tmp_8_i_i = add i2 -1, %tmp_2

ST_3: tmp_8_i_i_cast (28)  [1/1] 0.00ns  loc: neuron_hls/src/neuron.cpp:39->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:4  %tmp_8_i_i_cast = zext i2 %tmp_8_i_i to i32

ST_3: weights_V_addr (29)  [1/1] 0.00ns  loc: neuron_hls/src/neuron.cpp:39->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:5  %weights_V_addr = getelementptr [4 x i64]* %weights_V, i32 0, i32 %tmp_7_i_i

ST_3: weights_V_load (30)  [2/2] 2.32ns  loc: neuron_hls/src/neuron.cpp:39->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:6  %weights_V_load = load i64* %weights_V_addr, align 8

ST_3: inputData_V_addr (32)  [1/1] 0.00ns  loc: neuron_hls/src/neuron.cpp:39->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:8  %inputData_V_addr = getelementptr [3 x i64]* %inputData_V, i32 0, i32 %tmp_8_i_i_cast

ST_3: inputData_V_load (33)  [2/2] 2.32ns  loc: neuron_hls/src/neuron.cpp:39->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:9  %inputData_V_load = load i64* %inputData_V_addr, align 8

ST_3: i_V (39)  [1/1] 2.26ns  loc: neuron_hls/src/neuron.cpp:38->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:15  %i_V = add i3 1, %p_i_i

ST_3: tmp (42)  [1/1] 0.00ns  loc: neuron_hls/src/neuron.cpp:35->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
neuronInitAndCompute<3u>.exit:0  %tmp = trunc i64 %p_Val2_s to i63

ST_3: tmp_1 (43)  [1/1] 0.00ns  loc: neuron_hls/src/neuron.cpp:43->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
neuronInitAndCompute<3u>.exit:1  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

ST_3: p_Val2_4 (44)  [1/1] 2.07ns  loc: neuron_hls/src/neuron.cpp:43->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
neuronInitAndCompute<3u>.exit:2  %p_Val2_4 = select i1 %tmp_1, i63 0, i63 %tmp

ST_3: p_Val2_3_cast (45)  [1/1] 0.00ns  loc: neuron_hls/src/neuron.cpp:43->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
neuronInitAndCompute<3u>.exit:3  %p_Val2_3_cast = zext i63 %p_Val2_4 to i64

ST_3: StgValue_43 (46)  [1/1] 1.00ns  loc: neuron_hls/src/neuron_main.cpp:8
neuronInitAndCompute<3u>.exit:4  call void @_ssdm_op_Write.s_axilite.i64P(i64* %output_V, i64 %p_Val2_3_cast)

ST_3: StgValue_44 (47)  [1/1] 0.00ns  loc: neuron_hls/src/neuron_main.cpp:9
neuronInitAndCompute<3u>.exit:5  ret void


 <State 4>: 2.32ns
ST_4: weights_V_load (30)  [1/2] 2.32ns  loc: neuron_hls/src/neuron.cpp:39->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:6  %weights_V_load = load i64* %weights_V_addr, align 8

ST_4: inputData_V_load (33)  [1/2] 2.32ns  loc: neuron_hls/src/neuron.cpp:39->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:9  %inputData_V_load = load i64* %inputData_V_addr, align 8


 <State 5>: 6.98ns
ST_5: OP1_V (31)  [1/1] 0.00ns  loc: neuron_hls/src/neuron.cpp:39->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:7  %OP1_V = sext i64 %weights_V_load to i112

ST_5: OP2_V (34)  [1/1] 0.00ns  loc: neuron_hls/src/neuron.cpp:39->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:10  %OP2_V = sext i64 %inputData_V_load to i112

ST_5: p_Val2_1 (35)  [5/5] 6.98ns  loc: neuron_hls/src/neuron.cpp:39->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:11  %p_Val2_1 = mul i112 %OP2_V, %OP1_V


 <State 6>: 6.98ns
ST_6: p_Val2_1 (35)  [4/5] 6.98ns  loc: neuron_hls/src/neuron.cpp:39->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:11  %p_Val2_1 = mul i112 %OP2_V, %OP1_V


 <State 7>: 6.98ns
ST_7: p_Val2_1 (35)  [3/5] 6.98ns  loc: neuron_hls/src/neuron.cpp:39->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:11  %p_Val2_1 = mul i112 %OP2_V, %OP1_V


 <State 8>: 6.98ns
ST_8: p_Val2_1 (35)  [2/5] 6.98ns  loc: neuron_hls/src/neuron.cpp:39->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:11  %p_Val2_1 = mul i112 %OP2_V, %OP1_V


 <State 9>: 6.98ns
ST_9: p_Val2_1 (35)  [1/5] 6.98ns  loc: neuron_hls/src/neuron.cpp:39->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:11  %p_Val2_1 = mul i112 %OP2_V, %OP1_V


 <State 10>: 5.25ns
ST_10: StgValue_54 (24)  [1/1] 0.00ns  loc: neuron_hls/src/neuron.cpp:38->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str7) nounwind

ST_10: tmp_1_i_i (36)  [1/1] 0.00ns  loc: neuron_hls/src/neuron.cpp:39->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:12  %tmp_1_i_i = call i112 @_ssdm_op_BitConcatenate.i112.i64.i48(i64 %p_Val2_s, i48 0)

ST_10: p_Val2_2 (37)  [1/1] 5.25ns  loc: neuron_hls/src/neuron.cpp:39->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:13  %p_Val2_2 = add i112 %tmp_1_i_i, %p_Val2_1

ST_10: sum_V_1 (38)  [1/1] 0.00ns  loc: neuron_hls/src/neuron.cpp:39->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:14  %sum_V_1 = call i64 @_ssdm_op_PartSelect.i64.i112.i32.i32(i112 %p_Val2_2, i32 48, i32 111)

ST_10: StgValue_58 (40)  [1/1] 0.00ns  loc: neuron_hls/src/neuron.cpp:38->neuron_hls/src/neuron_init_and_compute.h:13->neuron_hls/src/neuron_main.cpp:8
:16  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputData_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
neuron_weights_V (getelementptr    ) [ 00100000000]
StgValue_13      (specbitsmap      ) [ 00000000000]
StgValue_14      (specbitsmap      ) [ 00000000000]
StgValue_15      (specbitsmap      ) [ 00000000000]
StgValue_16      (spectopmodule    ) [ 00000000000]
StgValue_17      (specinterface    ) [ 00000000000]
StgValue_18      (specinterface    ) [ 00000000000]
empty            (specmemcore      ) [ 00000000000]
StgValue_20      (specinterface    ) [ 00000000000]
empty_4          (specmemcore      ) [ 00000000000]
StgValue_22      (specinterface    ) [ 00000000000]
sum_V            (load             ) [ 00111111111]
StgValue_24      (br               ) [ 00111111111]
p_Val2_s         (phi              ) [ 00011111111]
p_i_i            (phi              ) [ 00010000000]
empty_5          (speclooptripcount) [ 00000000000]
exitcond         (icmp             ) [ 00011111111]
StgValue_29      (br               ) [ 00000000000]
tmp_7_i_i        (zext             ) [ 00000000000]
tmp_2            (trunc            ) [ 00000000000]
tmp_8_i_i        (add              ) [ 00000000000]
tmp_8_i_i_cast   (zext             ) [ 00000000000]
weights_V_addr   (getelementptr    ) [ 00001000000]
inputData_V_addr (getelementptr    ) [ 00001000000]
i_V              (add              ) [ 00111111111]
tmp              (trunc            ) [ 00000000000]
tmp_1            (bitselect        ) [ 00000000000]
p_Val2_4         (select           ) [ 00000000000]
p_Val2_3_cast    (zext             ) [ 00000000000]
StgValue_43      (write            ) [ 00000000000]
StgValue_44      (ret              ) [ 00000000000]
weights_V_load   (load             ) [ 00000100000]
inputData_V_load (load             ) [ 00000100000]
OP1_V            (sext             ) [ 00000011110]
OP2_V            (sext             ) [ 00000011110]
p_Val2_1         (mul              ) [ 00000000001]
StgValue_54      (specloopname     ) [ 00000000000]
tmp_1_i_i        (bitconcatenate   ) [ 00000000000]
p_Val2_2         (add              ) [ 00000000000]
sum_V_1          (partselect       ) [ 00111111111]
StgValue_58      (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputData_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputData_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="neuronInitAndCompute"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i64P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i112.i64.i48"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i112.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="StgValue_43_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="0" index="2" bw="63" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_43/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="neuron_weights_V_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="1" slack="0"/>
<pin id="75" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neuron_weights_V/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="2" slack="0"/>
<pin id="81" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="82" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_V/1 weights_V_load/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="weights_V_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="3" slack="0"/>
<pin id="88" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_V_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="inputData_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="2" slack="0"/>
<pin id="96" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputData_V_addr/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="2" slack="0"/>
<pin id="101" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="102" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputData_V_load/3 "/>
</bind>
</comp>

<comp id="104" class="1005" name="p_Val2_s_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="7"/>
<pin id="106" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="p_Val2_s_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="64" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="114" class="1005" name="p_i_i_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="1"/>
<pin id="116" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_i_i (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_i_i_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="3" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i_i/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="exitcond_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="0"/>
<pin id="127" dir="0" index="1" bw="3" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_7_i_i_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="0"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i_i/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_8_i_i_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="2" slack="0"/>
<pin id="143" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_i_i/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_8_i_i_cast_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i_i_cast/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_V_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="0"/>
<pin id="164" dir="0" index="2" bw="7" slack="0"/>
<pin id="165" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_Val2_4_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="63" slack="0"/>
<pin id="173" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="p_Val2_3_cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="63" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_3_cast/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="OP1_V_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="1"/>
<pin id="184" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="OP2_V_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="1"/>
<pin id="187" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="112" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_1_i_i_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="112" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="7"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_i_i/10 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_Val2_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="112" slack="0"/>
<pin id="204" dir="0" index="1" bw="112" slack="1"/>
<pin id="205" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/10 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sum_V_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="112" slack="0"/>
<pin id="210" dir="0" index="2" bw="7" slack="0"/>
<pin id="211" dir="0" index="3" bw="8" slack="0"/>
<pin id="212" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V_1/10 "/>
</bind>
</comp>

<comp id="217" class="1005" name="neuron_weights_V_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="1"/>
<pin id="219" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="neuron_weights_V "/>
</bind>
</comp>

<comp id="222" class="1005" name="sum_V_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="1"/>
<pin id="224" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="230" class="1005" name="weights_V_addr_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="1"/>
<pin id="232" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="weights_V_addr "/>
</bind>
</comp>

<comp id="235" class="1005" name="inputData_V_addr_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="1"/>
<pin id="237" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="inputData_V_addr "/>
</bind>
</comp>

<comp id="240" class="1005" name="i_V_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="245" class="1005" name="weights_V_load_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="1"/>
<pin id="247" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weights_V_load "/>
</bind>
</comp>

<comp id="250" class="1005" name="inputData_V_load_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="1"/>
<pin id="252" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputData_V_load "/>
</bind>
</comp>

<comp id="255" class="1005" name="OP1_V_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="112" slack="1"/>
<pin id="257" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V "/>
</bind>
</comp>

<comp id="260" class="1005" name="OP2_V_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="112" slack="1"/>
<pin id="262" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="265" class="1005" name="p_Val2_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="112" slack="1"/>
<pin id="267" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="270" class="1005" name="sum_V_1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="1"/>
<pin id="272" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="48" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="71" pin=2"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="84" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="113"><net_src comp="107" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="118" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="118" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="139"><net_src comp="118" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="136" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="118" pin="4"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="107" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="107" pin="4"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="174"><net_src comp="161" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="157" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="182" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="54" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="104" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="58" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="202" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="60" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="62" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="220"><net_src comp="71" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="225"><net_src comp="79" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="233"><net_src comp="84" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="238"><net_src comp="92" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="243"><net_src comp="151" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="248"><net_src comp="79" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="253"><net_src comp="99" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="258"><net_src comp="182" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="263"><net_src comp="185" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="268"><net_src comp="188" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="273"><net_src comp="207" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="107" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {3 }
 - Input state : 
	Port: neuronInitAndCompute3 : weights_V | {1 2 3 4 }
	Port: neuronInitAndCompute3 : inputData_V | {3 4 }
  - Chain level:
	State 1
		sum_V : 1
	State 2
	State 3
		exitcond : 1
		StgValue_29 : 2
		tmp_7_i_i : 1
		tmp_2 : 1
		tmp_8_i_i : 2
		tmp_8_i_i_cast : 3
		weights_V_addr : 2
		weights_V_load : 3
		inputData_V_addr : 4
		inputData_V_load : 5
		i_V : 1
		tmp : 1
		tmp_1 : 1
		p_Val2_4 : 2
		p_Val2_3_cast : 3
		StgValue_43 : 4
	State 4
	State 5
		p_Val2_1 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
		p_Val2_2 : 1
		sum_V_1 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_188       |    16   |   441   |   256   |
|----------|-------------------------|---------|---------|---------|
|          |     tmp_8_i_i_fu_140    |    0    |    11   |    8    |
|    add   |        i_V_fu_151       |    0    |    14   |    9    |
|          |     p_Val2_2_fu_202     |    0    |   341   |   117   |
|----------|-------------------------|---------|---------|---------|
|  select  |     p_Val2_4_fu_169     |    0    |    0    |    63   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     exitcond_fu_125     |    0    |    0    |    1    |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_43_write_fu_64 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     tmp_7_i_i_fu_131    |    0    |    0    |    0    |
|   zext   |  tmp_8_i_i_cast_fu_146  |    0    |    0    |    0    |
|          |   p_Val2_3_cast_fu_177  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |       tmp_2_fu_136      |    0    |    0    |    0    |
|          |        tmp_fu_157       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|       tmp_1_fu_161      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |       OP1_V_fu_182      |    0    |    0    |    0    |
|          |       OP2_V_fu_185      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|     tmp_1_i_i_fu_194    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|      sum_V_1_fu_207     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    16   |   807   |   454   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      OP1_V_reg_255     |   112  |
|      OP2_V_reg_260     |   112  |
|       i_V_reg_240      |    3   |
|inputData_V_addr_reg_235|    2   |
|inputData_V_load_reg_250|   64   |
|neuron_weights_V_reg_217|    2   |
|    p_Val2_1_reg_265    |   112  |
|    p_Val2_s_reg_104    |   64   |
|      p_i_i_reg_114     |    3   |
|     sum_V_1_reg_270    |   64   |
|      sum_V_reg_222     |   64   |
| weights_V_addr_reg_230 |    2   |
| weights_V_load_reg_245 |   64   |
+------------------------+--------+
|          Total         |   668  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   4  |   2  |    8   ||    21   |
| grp_access_fu_99 |  p0  |   2  |   2  |    4   ||    9    |
|    grp_fu_188    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_188    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   268  ||  6.722  ||    48   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   807  |   454  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   48   |
|  Register |    -   |    -   |   668  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    6   |  1475  |   502  |
+-----------+--------+--------+--------+--------+
