vhdtdtfi -lib work UART_Receiver.vhd -prj UART_Receiver -o UART_Receiver.spl -module UART_Receiver -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 UART_Receiver.spl {/home/ise/ism_projects/xi share/not my codes/anirudth/FPGA-master/UART_Receiver/UART_Receiver.sym} 
