Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Dec 25 20:14:16 2022
| Host         : DESKTOP-8794FKT running 64-bit major release  (build 9200)
| Command      : report_drc -file servolar_kaydetme_drc_routed.rpt -pb servolar_kaydetme_drc_routed.pb -rpx servolar_kaydetme_drc_routed.rpx
| Design       : servolar_kaydetme
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 9
+----------+----------+-----------------------------------------------------+------------+
| Rule     | Severity | Description                                         | Violations |
+----------+----------+-----------------------------------------------------+------------+
| CFGBVS-1 | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
| PDRC-153 | Warning  | Gated clock check                                   | 8          |
+----------+----------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net first/servoyu_outputa_map/mutlu_son_reg_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin first/servoyu_outputa_map/mutlu_son_reg_LDC_i_1/O, cell first/servoyu_outputa_map/mutlu_son_reg_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net five/servoyu_outputa_map/mutlu_son_reg_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin five/servoyu_outputa_map/mutlu_son_reg_LDC_i_1__3/O, cell five/servoyu_outputa_map/mutlu_son_reg_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net forth/servoyu_outputa_map/mutlu_son_reg_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin forth/servoyu_outputa_map/mutlu_son_reg_LDC_i_1__2/O, cell forth/servoyu_outputa_map/mutlu_son_reg_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net parmak1/servoyu_outputa_map/mutlu_son_reg_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin parmak1/servoyu_outputa_map/mutlu_son_reg_LDC_i_1__4/O, cell parmak1/servoyu_outputa_map/mutlu_son_reg_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net parmak2/servoyu_outputa_map/mutlu_son_reg_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin parmak2/servoyu_outputa_map/mutlu_son_reg_LDC_i_1__5/O, cell parmak2/servoyu_outputa_map/mutlu_son_reg_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net parmak3/servoyu_outputa_map/mutlu_son_reg_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin parmak3/servoyu_outputa_map/mutlu_son_reg_LDC_i_1__6/O, cell parmak3/servoyu_outputa_map/mutlu_son_reg_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net second/servoyu_outputa_map/mutlu_son_reg_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin second/servoyu_outputa_map/mutlu_son_reg_LDC_i_1__0/O, cell second/servoyu_outputa_map/mutlu_son_reg_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net third/servoyu_outputa_map/mutlu_son_reg_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin third/servoyu_outputa_map/mutlu_son_reg_LDC_i_1__1/O, cell third/servoyu_outputa_map/mutlu_son_reg_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


