$date
	Mon Jun 05 16:49:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module alu_tb $end
$var wire 5 ! Alu [4:0] $end
$var reg 5 " A [4:0] $end
$var reg 5 # B [4:0] $end
$var reg 4 $ S [3:0] $end
$scope module uut $end
$var wire 5 % A [4:0] $end
$var wire 5 & B [4:0] $end
$var wire 4 ' S [3:0] $end
$var reg 5 ( Alu [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11011 (
b1101 '
b1100 &
b10101 %
b1101 $
b1100 #
b10101 "
b11011 !
$end
#100
b110 !
b110 (
b1100 $
b1100 '
#200
b101 !
b101 (
b111 $
b111 '
#300
b11000 !
b11000 (
b101 $
b101 '
#400
b10101 !
b10101 (
b1 $
b1 '
#500
b11111 !
b11111 (
b0 $
b0 '
#600
b110 !
b110 (
b1110 $
b1110 '
#750
