19:36:40 INFO  : Registering command handlers for SDK TCF services
19:36:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\USER\Documents\FPGA\hw4\hw4.sdk\temp_xsdb_launch_script.tcl
19:36:53 INFO  : XSCT server has started successfully.
19:36:54 INFO  : Successfully done setting XSCT server connection channel  
19:37:02 INFO  : Successfully done setting SDK workspace  
19:37:02 INFO  : Processing command line option -hwspec C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf.
20:46:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:46:19 INFO  : 'jtag frequency' command is executed.
20:46:19 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:46:21 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:46:21 INFO  : Context for 'APU' is selected.
20:46:22 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:46:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:22 INFO  : Context for 'APU' is selected.
20:46:22 INFO  : 'stop' command is executed.
20:46:22 INFO  : 'ps7_init' command is executed.
20:46:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:46:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:23 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:23 INFO  : 'con' command is executed.
20:46:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:46:23 INFO  : Disconnected from the channel tcfchan#1.
20:47:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:47:50 INFO  : 'jtag frequency' command is executed.
20:47:50 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:47:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:47:53 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:47:53 INFO  : Context for 'APU' is selected.
20:47:56 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:47:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:47:56 INFO  : Context for 'APU' is selected.
20:47:57 INFO  : 'stop' command is executed.
20:47:59 INFO  : 'ps7_init' command is executed.
20:47:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:47:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:01 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
20:48:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf
----------------End of Script----------------

20:48:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:48:20 INFO  : 'jtag frequency' command is executed.
20:48:20 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:48:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:48:25 ERROR : fpga configuration failed. DONE PIN is not HIGH
20:48:25 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
20:48:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

20:50:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:50:14 INFO  : 'jtag frequency' command is executed.
20:50:14 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:50:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:50:17 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:50:17 INFO  : Context for 'APU' is selected.
20:50:17 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:50:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:17 INFO  : Context for 'APU' is selected.
20:50:18 INFO  : 'stop' command is executed.
20:50:18 INFO  : 'ps7_init' command is executed.
20:50:18 INFO  : 'ps7_post_config' command is executed.
20:50:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:50:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:19 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:19 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:19 INFO  : 'con' command is executed.
20:50:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:50:19 INFO  : Disconnected from the channel tcfchan#2.
20:51:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:51:04 INFO  : 'jtag frequency' command is executed.
20:51:04 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:51:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:51:07 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:51:07 INFO  : Context for 'APU' is selected.
20:51:10 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:51:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:11 INFO  : Context for 'APU' is selected.
20:51:11 INFO  : 'stop' command is executed.
20:51:11 INFO  : 'ps7_init' command is executed.
20:51:11 INFO  : 'ps7_post_config' command is executed.
20:51:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:51:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:12 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:12 INFO  : 'con' command is executed.
20:51:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:51:12 INFO  : Disconnected from the channel tcfchan#3.
20:52:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:53:00 INFO  : 'jtag frequency' command is executed.
20:53:00 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:53:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:53:02 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:53:02 INFO  : Context for 'APU' is selected.
20:53:05 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:53:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:05 INFO  : Context for 'APU' is selected.
20:53:05 INFO  : 'stop' command is executed.
20:53:06 INFO  : 'ps7_init' command is executed.
20:53:06 INFO  : 'ps7_post_config' command is executed.
20:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:06 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:06 INFO  : 'con' command is executed.
20:53:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:53:06 INFO  : Disconnected from the channel tcfchan#4.
20:56:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:56:03 INFO  : 'jtag frequency' command is executed.
20:56:03 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:56:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:56:06 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:56:06 INFO  : Context for 'APU' is selected.
20:56:08 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:56:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:08 INFO  : Context for 'APU' is selected.
20:56:09 INFO  : 'stop' command is executed.
20:56:09 INFO  : 'ps7_init' command is executed.
20:56:09 INFO  : 'ps7_post_config' command is executed.
20:56:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:56:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:10 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:10 INFO  : 'con' command is executed.
20:56:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:56:10 INFO  : Disconnected from the channel tcfchan#5.
21:05:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:05:15 INFO  : 'jtag frequency' command is executed.
21:05:15 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:05:17 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:05:17 INFO  : Context for 'APU' is selected.
21:05:21 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:05:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:21 INFO  : Context for 'APU' is selected.
21:05:21 INFO  : 'stop' command is executed.
21:05:22 INFO  : 'ps7_init' command is executed.
21:05:22 INFO  : 'ps7_post_config' command is executed.
21:05:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:05:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:22 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:22 INFO  : 'con' command is executed.
21:05:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:05:22 INFO  : Disconnected from the channel tcfchan#6.
21:05:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:05:50 INFO  : 'jtag frequency' command is executed.
21:05:50 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:05:52 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:05:52 INFO  : Context for 'APU' is selected.
21:05:57 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:05:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:57 INFO  : Context for 'APU' is selected.
21:05:57 INFO  : 'stop' command is executed.
21:05:58 INFO  : 'ps7_init' command is executed.
21:05:58 INFO  : 'ps7_post_config' command is executed.
21:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:58 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:58 INFO  : 'con' command is executed.
21:05:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:05:58 INFO  : Disconnected from the channel tcfchan#7.
21:06:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:06:26 INFO  : 'jtag frequency' command is executed.
21:06:26 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:06:29 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:06:29 INFO  : Context for 'APU' is selected.
21:06:32 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:06:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:32 INFO  : Context for 'APU' is selected.
21:06:32 INFO  : 'stop' command is executed.
21:06:33 INFO  : 'ps7_init' command is executed.
21:06:33 INFO  : 'ps7_post_config' command is executed.
21:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:33 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:33 INFO  : 'con' command is executed.
21:06:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:06:33 INFO  : Disconnected from the channel tcfchan#8.
21:07:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:07:18 INFO  : 'jtag frequency' command is executed.
21:07:18 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:07:20 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:07:21 INFO  : Context for 'APU' is selected.
21:07:25 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:07:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:25 INFO  : Context for 'APU' is selected.
21:07:26 INFO  : 'stop' command is executed.
21:07:26 INFO  : 'ps7_init' command is executed.
21:07:26 INFO  : 'ps7_post_config' command is executed.
21:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:27 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:27 INFO  : 'con' command is executed.
21:07:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:07:27 INFO  : Disconnected from the channel tcfchan#9.
21:11:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:11:59 INFO  : 'jtag frequency' command is executed.
21:11:59 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:11:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:12:01 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:12:01 INFO  : Context for 'APU' is selected.
21:12:04 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:12:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:04 INFO  : Context for 'APU' is selected.
21:12:04 INFO  : 'stop' command is executed.
21:12:05 INFO  : 'ps7_init' command is executed.
21:12:05 INFO  : 'ps7_post_config' command is executed.
21:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:05 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:05 INFO  : 'con' command is executed.
21:12:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:12:05 INFO  : Disconnected from the channel tcfchan#10.
21:14:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:14:09 INFO  : 'jtag frequency' command is executed.
21:14:09 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:14:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:14:12 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:14:12 INFO  : Context for 'APU' is selected.
21:14:16 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:14:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:16 INFO  : Context for 'APU' is selected.
21:14:16 INFO  : 'stop' command is executed.
21:14:17 INFO  : 'ps7_init' command is executed.
21:14:17 INFO  : 'ps7_post_config' command is executed.
21:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:17 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/arithmetic/Debug/arithmetic.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:18 INFO  : 'con' command is executed.
21:14:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:14:18 INFO  : Disconnected from the channel tcfchan#11.
22:42:01 INFO  : Registering command handlers for SDK TCF services
22:42:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\USER\Documents\FPGA\hw4\hw4.sdk\temp_xsdb_launch_script.tcl
22:42:11 INFO  : XSCT server has started successfully.
22:42:20 INFO  : Processing command line option -hwspec C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf.
22:42:32 INFO  : Successfully done setting XSCT server connection channel  
22:42:32 INFO  : Successfully done setting SDK workspace  
22:42:33 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:42:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572359836485,  Project:1571755067381
22:42:33 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf.
22:42:33 INFO  : Copied contents of C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:42:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:42:53 INFO  : 
22:43:33 INFO  : Updating hardware inferred compiler options for arithmetic.
22:43:33 INFO  : Clearing existing target manager status.
19:54:32 INFO  : Registering command handlers for SDK TCF services
19:54:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\USER\Documents\FPGA\hw4\hw4.sdk\temp_xsdb_launch_script.tcl
19:54:43 INFO  : XSCT server has started successfully.
19:54:43 INFO  : Successfully done setting XSCT server connection channel  
19:54:53 INFO  : Successfully done setting SDK workspace  
19:54:53 INFO  : Processing command line option -hwspec C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf.
19:54:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:22:53 INFO  : Registering command handlers for SDK TCF services
21:22:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\USER\Documents\FPGA\hw4\hw4.sdk\temp_xsdb_launch_script.tcl
21:22:58 INFO  : XSCT server has started successfully.
21:23:00 INFO  : Processing command line option -hwspec C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf.
21:23:00 INFO  : Successfully done setting XSCT server connection channel  
21:23:00 INFO  : Successfully done setting SDK workspace  
21:23:01 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:32:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572442346502,  Project:1572359836485
21:32:46 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:32:56 INFO  : Copied contents of C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:33:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:33:23 INFO  : 
21:33:24 INFO  : Updating hardware inferred compiler options for arithmetic.
21:33:24 INFO  : Clearing existing target manager status.
21:40:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:40:47 INFO  : 'fpga -state' command is executed.
21:41:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:41:26 INFO  : 'jtag frequency' command is executed.
21:41:26 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:41:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:41:28 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:41:28 INFO  : Context for 'APU' is selected.
21:41:28 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:41:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:28 INFO  : Context for 'APU' is selected.
21:41:28 INFO  : 'stop' command is executed.
21:41:29 INFO  : 'ps7_init' command is executed.
21:41:29 INFO  : 'ps7_post_config' command is executed.
21:41:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

21:41:29 INFO  : Disconnected from the channel tcfchan#1.
21:42:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:42:16 INFO  : 'jtag frequency' command is executed.
21:42:16 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:42:19 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:42:19 INFO  : Context for 'APU' is selected.
21:42:21 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:42:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:21 INFO  : Context for 'APU' is selected.
21:42:21 INFO  : 'stop' command is executed.
21:42:22 INFO  : 'ps7_init' command is executed.
21:42:22 INFO  : 'ps7_post_config' command is executed.
21:42:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

21:42:22 INFO  : Disconnected from the channel tcfchan#2.
21:50:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:50:21 INFO  : 'jtag frequency' command is executed.
21:50:21 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:50:23 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:50:23 INFO  : Context for 'APU' is selected.
21:50:23 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:50:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:23 INFO  : Context for 'APU' is selected.
21:50:23 INFO  : 'stop' command is executed.
21:50:24 INFO  : 'ps7_init' command is executed.
21:50:24 INFO  : 'ps7_post_config' command is executed.
21:50:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:50:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:24 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:24 INFO  : 'con' command is executed.
21:50:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:50:24 INFO  : Disconnected from the channel tcfchan#3.
21:51:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:51:00 INFO  : 'jtag frequency' command is executed.
21:51:00 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:51:03 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:51:03 INFO  : Context for 'APU' is selected.
21:51:03 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:51:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:03 INFO  : Context for 'APU' is selected.
21:51:03 INFO  : 'stop' command is executed.
21:51:03 INFO  : 'ps7_init' command is executed.
21:51:03 INFO  : 'ps7_post_config' command is executed.
21:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:04 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:04 INFO  : 'con' command is executed.
21:51:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:51:04 INFO  : Disconnected from the channel tcfchan#4.
21:53:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:53:34 INFO  : 'jtag frequency' command is executed.
21:53:34 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:53:36 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:53:36 INFO  : Context for 'APU' is selected.
21:53:36 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:53:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:36 INFO  : Context for 'APU' is selected.
21:53:37 INFO  : 'stop' command is executed.
21:53:38 INFO  : 'ps7_init' command is executed.
21:53:38 INFO  : 'ps7_post_config' command is executed.
21:53:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:41 ERROR : Memory write error at 0x100000. AP transaction timeout
21:53:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
----------------End of Script----------------

21:55:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:55:15 INFO  : 'jtag frequency' command is executed.
21:55:15 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:55:19 ERROR : fpga configuration failed. DONE PIN is not HIGH
21:55:19 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
21:55:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

21:57:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:57:34 INFO  : 'jtag frequency' command is executed.
21:57:34 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:57:38 ERROR : fpga configuration failed. DONE PIN is not HIGH
21:57:38 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
21:57:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

21:58:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:58:11 INFO  : 'jtag frequency' command is executed.
21:58:11 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:58:13 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:58:13 INFO  : Context for 'APU' is selected.
21:58:13 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:58:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:13 INFO  : Context for 'APU' is selected.
21:58:13 INFO  : 'stop' command is executed.
21:58:14 INFO  : 'ps7_init' command is executed.
21:58:14 INFO  : 'ps7_post_config' command is executed.
21:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:14 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:14 INFO  : 'con' command is executed.
21:58:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:58:14 INFO  : Disconnected from the channel tcfchan#5.
22:01:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:01:11 INFO  : 'jtag frequency' command is executed.
22:01:11 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:01:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:01:14 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:01:14 INFO  : Context for 'APU' is selected.
22:01:14 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:01:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:14 INFO  : Context for 'APU' is selected.
22:01:14 INFO  : 'stop' command is executed.
22:01:15 INFO  : 'ps7_init' command is executed.
22:01:15 INFO  : 'ps7_post_config' command is executed.
22:01:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:01:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:15 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:15 INFO  : 'con' command is executed.
22:01:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:01:15 INFO  : Disconnected from the channel tcfchan#6.
22:05:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:05:51 INFO  : 'jtag frequency' command is executed.
22:05:51 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:05:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:05:54 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:05:54 INFO  : Context for 'APU' is selected.
22:05:54 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:05:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:54 INFO  : Context for 'APU' is selected.
22:05:54 INFO  : 'stop' command is executed.
22:05:54 INFO  : 'ps7_init' command is executed.
22:05:55 INFO  : 'ps7_post_config' command is executed.
22:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:55 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:55 INFO  : 'con' command is executed.
22:05:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:05:55 INFO  : Disconnected from the channel tcfchan#7.
22:07:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:07:54 INFO  : 'jtag frequency' command is executed.
22:07:54 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:07:56 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:07:56 INFO  : Context for 'APU' is selected.
22:07:56 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:07:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:56 INFO  : Context for 'APU' is selected.
22:07:56 INFO  : 'stop' command is executed.
22:07:57 INFO  : 'ps7_init' command is executed.
22:07:57 INFO  : 'ps7_post_config' command is executed.
22:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:57 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:57 INFO  : 'con' command is executed.
22:07:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:07:57 INFO  : Disconnected from the channel tcfchan#8.
22:09:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:09:25 INFO  : 'jtag frequency' command is executed.
22:09:25 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:09:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:09:28 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:09:28 INFO  : Context for 'APU' is selected.
22:09:28 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:09:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:28 INFO  : Context for 'APU' is selected.
22:09:28 INFO  : 'stop' command is executed.
22:09:28 INFO  : 'ps7_init' command is executed.
22:09:28 INFO  : 'ps7_post_config' command is executed.
22:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:29 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:29 INFO  : 'con' command is executed.
22:09:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:09:29 INFO  : Disconnected from the channel tcfchan#9.
22:13:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:13:21 INFO  : 'jtag frequency' command is executed.
22:13:21 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:13:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:13:23 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:13:23 INFO  : Context for 'APU' is selected.
22:13:23 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:13:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:23 INFO  : Context for 'APU' is selected.
22:13:23 INFO  : 'stop' command is executed.
22:13:24 INFO  : 'ps7_init' command is executed.
22:13:24 INFO  : 'ps7_post_config' command is executed.
22:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:24 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:24 INFO  : 'con' command is executed.
22:13:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:13:24 INFO  : Disconnected from the channel tcfchan#10.
22:21:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:21:21 INFO  : 'jtag frequency' command is executed.
22:21:21 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:21:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:21:23 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:21:23 INFO  : Context for 'APU' is selected.
22:21:23 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:21:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:21:23 INFO  : Context for 'APU' is selected.
22:21:23 INFO  : 'stop' command is executed.
22:21:24 INFO  : 'ps7_init' command is executed.
22:21:24 INFO  : 'ps7_post_config' command is executed.
22:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:25 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:21:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:21:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:21:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:25 INFO  : 'con' command is executed.
22:21:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:21:25 INFO  : Disconnected from the channel tcfchan#11.
22:27:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:27:58 INFO  : 'jtag frequency' command is executed.
22:27:58 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:27:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:28:00 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:28:00 INFO  : Context for 'APU' is selected.
22:28:00 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:28:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:00 INFO  : Context for 'APU' is selected.
22:28:00 INFO  : 'stop' command is executed.
22:28:01 INFO  : 'ps7_init' command is executed.
22:28:01 INFO  : 'ps7_post_config' command is executed.
22:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:01 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:01 INFO  : 'con' command is executed.
22:28:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:28:01 INFO  : Disconnected from the channel tcfchan#12.
22:29:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:29:24 INFO  : 'jtag frequency' command is executed.
22:29:24 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:29:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:29:26 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:29:26 INFO  : Context for 'APU' is selected.
22:29:26 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:29:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:26 INFO  : Context for 'APU' is selected.
22:29:27 INFO  : 'stop' command is executed.
22:29:27 INFO  : 'ps7_init' command is executed.
22:29:27 INFO  : 'ps7_post_config' command is executed.
22:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:28 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:28 INFO  : 'con' command is executed.
22:29:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:29:28 INFO  : Disconnected from the channel tcfchan#13.
22:37:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:37:54 INFO  : 'jtag frequency' command is executed.
22:37:54 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:37:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:37:57 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:37:57 INFO  : Context for 'APU' is selected.
22:37:57 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:37:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:57 INFO  : Context for 'APU' is selected.
22:37:57 INFO  : 'stop' command is executed.
22:37:57 INFO  : 'ps7_init' command is executed.
22:37:57 INFO  : 'ps7_post_config' command is executed.
22:37:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:58 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:58 INFO  : 'con' command is executed.
22:37:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:37:58 INFO  : Disconnected from the channel tcfchan#14.
22:38:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:38:54 INFO  : 'jtag frequency' command is executed.
22:38:54 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:38:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:38:57 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:38:57 INFO  : Context for 'APU' is selected.
22:38:57 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:38:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:38:57 INFO  : Context for 'APU' is selected.
22:38:57 INFO  : 'stop' command is executed.
22:38:57 INFO  : 'ps7_init' command is executed.
22:38:57 INFO  : 'ps7_post_config' command is executed.
22:38:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:38:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:58 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:38:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:38:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:38:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:58 INFO  : 'con' command is executed.
22:38:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:38:58 INFO  : Disconnected from the channel tcfchan#15.
22:41:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:41:44 INFO  : 'jtag frequency' command is executed.
22:41:44 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:41:47 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:41:47 INFO  : Context for 'APU' is selected.
22:41:47 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:41:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:47 INFO  : Context for 'APU' is selected.
22:41:47 INFO  : 'stop' command is executed.
22:41:47 INFO  : 'ps7_init' command is executed.
22:41:47 INFO  : 'ps7_post_config' command is executed.
22:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:48 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:48 INFO  : 'con' command is executed.
22:41:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:41:48 INFO  : Disconnected from the channel tcfchan#16.
22:43:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:43:35 INFO  : 'jtag frequency' command is executed.
22:43:35 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:43:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:43:38 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:43:38 INFO  : Context for 'APU' is selected.
22:43:38 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:43:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:38 INFO  : Context for 'APU' is selected.
22:43:38 INFO  : 'stop' command is executed.
22:43:39 INFO  : 'ps7_init' command is executed.
22:43:39 INFO  : 'ps7_post_config' command is executed.
22:43:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:43:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:39 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:39 INFO  : 'con' command is executed.
22:43:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:43:39 INFO  : Disconnected from the channel tcfchan#17.
23:00:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572447591368,  Project:1572442346502
23:00:08 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:00:10 INFO  : Copied contents of C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:00:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:00:29 INFO  : 
23:00:33 INFO  : 
23:00:34 INFO  : Updating hardware inferred compiler options for HW4.
23:00:35 INFO  : Updating hardware inferred compiler options for arithmetic.
23:00:56 INFO  : Clearing existing target manager status.
23:00:56 INFO  : Closing and re-opening the MSS file of ther project HW4_bsp
23:00:56 INFO  : Closing and re-opening the MSS file of ther project HW4_bsp
23:00:56 INFO  : Closing and re-opening the MSS file of ther project HW4_bsp
23:00:57 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:01:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:06:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:06:27 INFO  : 'jtag frequency' command is executed.
23:06:27 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:06:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:06:30 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:06:30 INFO  : Context for 'APU' is selected.
23:06:30 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:06:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:30 INFO  : Context for 'APU' is selected.
23:06:30 INFO  : 'stop' command is executed.
23:06:31 INFO  : 'ps7_init' command is executed.
23:06:31 INFO  : 'ps7_post_config' command is executed.
23:06:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:06:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:31 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:31 INFO  : 'con' command is executed.
23:06:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:06:31 INFO  : Disconnected from the channel tcfchan#18.
23:14:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572448462685,  Project:1572447591368
23:14:37 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:14:40 INFO  : Copied contents of C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:14:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:14:58 INFO  : 
23:15:03 INFO  : 
23:15:03 INFO  : Updating hardware inferred compiler options for HW4.
23:15:05 INFO  : Updating hardware inferred compiler options for arithmetic.
23:15:11 INFO  : Clearing existing target manager status.
23:15:11 INFO  : Closing and re-opening the MSS file of ther project HW4_bsp
23:15:11 INFO  : Closing and re-opening the MSS file of ther project HW4_bsp
23:15:11 INFO  : Closing and re-opening the MSS file of ther project HW4_bsp
23:15:12 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:15:16 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:17:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:17:59 INFO  : 'jtag frequency' command is executed.
23:17:59 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:17:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:18:02 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:18:02 INFO  : Context for 'APU' is selected.
23:18:02 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:18:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:02 INFO  : Context for 'APU' is selected.
23:18:02 INFO  : 'stop' command is executed.
23:18:02 INFO  : 'ps7_init' command is executed.
23:18:02 INFO  : 'ps7_post_config' command is executed.
23:18:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:18:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:03 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:03 INFO  : 'con' command is executed.
23:18:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:18:03 INFO  : Disconnected from the channel tcfchan#19.
23:19:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:19:09 INFO  : 'jtag frequency' command is executed.
23:19:09 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:19:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:19:11 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:19:11 INFO  : Context for 'APU' is selected.
23:19:11 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:19:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:19:11 INFO  : Context for 'APU' is selected.
23:19:11 INFO  : 'stop' command is executed.
23:19:12 INFO  : 'ps7_init' command is executed.
23:19:12 INFO  : 'ps7_post_config' command is executed.
23:19:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:19:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:12 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:19:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:19:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:19:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:13 INFO  : 'con' command is executed.
23:19:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:19:13 INFO  : Disconnected from the channel tcfchan#20.
23:21:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:21:05 INFO  : 'jtag frequency' command is executed.
23:21:05 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:21:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:21:07 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:21:07 INFO  : Context for 'APU' is selected.
23:21:07 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:21:07 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:07 INFO  : Context for 'APU' is selected.
23:21:07 INFO  : 'stop' command is executed.
23:21:08 INFO  : 'ps7_init' command is executed.
23:21:08 INFO  : 'ps7_post_config' command is executed.
23:21:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:21:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:08 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:21:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:09 INFO  : 'con' command is executed.
23:21:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:21:09 INFO  : Disconnected from the channel tcfchan#21.
23:21:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:21:46 INFO  : 'jtag frequency' command is executed.
23:21:46 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:21:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:21:48 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:21:48 INFO  : Context for 'APU' is selected.
23:21:48 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:21:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:48 INFO  : Context for 'APU' is selected.
23:21:49 INFO  : 'stop' command is executed.
23:21:50 INFO  : 'ps7_init' command is executed.
23:21:50 INFO  : 'ps7_post_config' command is executed.
23:21:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:21:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:50 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:21:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:50 INFO  : 'con' command is executed.
23:21:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:21:50 INFO  : Disconnected from the channel tcfchan#22.
23:25:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:25:04 INFO  : 'jtag frequency' command is executed.
23:25:04 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:25:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:25:06 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:25:06 INFO  : Context for 'APU' is selected.
23:25:06 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:25:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:06 INFO  : Context for 'APU' is selected.
23:25:06 INFO  : 'stop' command is executed.
23:25:07 INFO  : 'ps7_init' command is executed.
23:25:07 INFO  : 'ps7_post_config' command is executed.
23:25:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:25:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:07 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:07 INFO  : 'con' command is executed.
23:25:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:25:07 INFO  : Disconnected from the channel tcfchan#23.
23:26:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:26:59 INFO  : 'jtag frequency' command is executed.
23:26:59 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:27:01 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:27:02 INFO  : Context for 'APU' is selected.
23:27:02 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:27:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:02 INFO  : Context for 'APU' is selected.
23:27:02 INFO  : 'stop' command is executed.
23:27:02 INFO  : 'ps7_init' command is executed.
23:27:02 INFO  : 'ps7_post_config' command is executed.
23:27:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:27:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:02 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:27:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:27:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:03 INFO  : 'con' command is executed.
23:27:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:27:03 INFO  : Disconnected from the channel tcfchan#24.
23:31:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:31:59 INFO  : 'jtag frequency' command is executed.
23:31:59 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:31:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:32:01 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:32:01 INFO  : Context for 'APU' is selected.
23:32:01 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:32:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:01 INFO  : Context for 'APU' is selected.
23:32:01 INFO  : 'stop' command is executed.
23:32:02 INFO  : 'ps7_init' command is executed.
23:32:02 INFO  : 'ps7_post_config' command is executed.
23:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:02 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:02 INFO  : 'con' command is executed.
23:32:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:32:02 INFO  : Disconnected from the channel tcfchan#25.
23:33:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:33:50 INFO  : 'jtag frequency' command is executed.
23:33:50 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:33:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:33:52 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:33:52 INFO  : Context for 'APU' is selected.
23:33:52 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:33:52 INFO  : 'configparams force-mem-access 1' command is executed.
23:33:52 INFO  : Context for 'APU' is selected.
23:33:52 INFO  : 'stop' command is executed.
23:33:53 INFO  : 'ps7_init' command is executed.
23:33:53 INFO  : 'ps7_post_config' command is executed.
23:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:53 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:53 INFO  : 'con' command is executed.
23:33:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:33:53 INFO  : Disconnected from the channel tcfchan#26.
23:39:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:39:52 INFO  : 'jtag frequency' command is executed.
23:39:52 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:39:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:39:55 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:39:55 INFO  : Context for 'APU' is selected.
23:39:55 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:39:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:55 INFO  : Context for 'APU' is selected.
23:39:55 INFO  : 'stop' command is executed.
23:39:56 INFO  : 'ps7_init' command is executed.
23:39:56 INFO  : 'ps7_post_config' command is executed.
23:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:56 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:56 INFO  : 'con' command is executed.
23:39:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:39:56 INFO  : Disconnected from the channel tcfchan#27.
23:41:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:41:03 INFO  : 'jtag frequency' command is executed.
23:41:03 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:41:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:41:06 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:41:06 INFO  : Context for 'APU' is selected.
23:41:06 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:41:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:06 INFO  : Context for 'APU' is selected.
23:41:06 INFO  : 'stop' command is executed.
23:41:06 INFO  : 'ps7_init' command is executed.
23:41:06 INFO  : 'ps7_post_config' command is executed.
23:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:07 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:41:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:41:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:07 INFO  : 'con' command is executed.
23:41:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:41:07 INFO  : Disconnected from the channel tcfchan#28.
19:17:34 INFO  : Registering command handlers for SDK TCF services
19:17:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\USER\Documents\FPGA\hw4\hw4.sdk\temp_xsdb_launch_script.tcl
19:17:47 INFO  : XSCT server has started successfully.
19:17:59 INFO  : Successfully done setting XSCT server connection channel  
19:17:59 INFO  : Successfully done setting SDK workspace  
19:17:59 INFO  : Processing command line option -hwspec C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf.
19:17:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:18:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:18:33 INFO  : 'jtag frequency' command is executed.
20:18:33 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:18:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:18:37 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:18:37 INFO  : Context for 'APU' is selected.
20:18:37 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:18:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:37 INFO  : Context for 'APU' is selected.
20:18:37 INFO  : 'stop' command is executed.
20:18:38 INFO  : 'ps7_init' command is executed.
20:18:38 INFO  : 'ps7_post_config' command is executed.
20:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:39 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:39 INFO  : 'con' command is executed.
20:18:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:18:39 INFO  : Disconnected from the channel tcfchan#1.
20:19:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:19:17 INFO  : 'jtag frequency' command is executed.
20:19:17 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:19:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:19:19 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:19:19 INFO  : Context for 'APU' is selected.
20:19:28 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:19:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:28 INFO  : Context for 'APU' is selected.
20:19:28 INFO  : 'stop' command is executed.
20:19:29 INFO  : 'ps7_init' command is executed.
20:19:29 INFO  : 'ps7_post_config' command is executed.
20:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:29 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:29 INFO  : 'con' command is executed.
20:19:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:19:29 INFO  : Disconnected from the channel tcfchan#2.
20:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:22:15 INFO  : 'jtag frequency' command is executed.
20:22:15 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:22:19 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:22:19 INFO  : Context for 'APU' is selected.
20:22:23 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:22:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:24 INFO  : Context for 'APU' is selected.
20:22:24 INFO  : 'stop' command is executed.
20:22:25 INFO  : 'ps7_init' command is executed.
20:22:25 INFO  : 'ps7_post_config' command is executed.
20:22:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:25 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:25 INFO  : 'con' command is executed.
20:22:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:22:26 INFO  : Disconnected from the channel tcfchan#3.
20:22:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:22:49 INFO  : 'jtag frequency' command is executed.
20:22:49 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:22:51 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:22:51 INFO  : Context for 'APU' is selected.
20:22:55 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:22:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:55 INFO  : Context for 'APU' is selected.
20:22:55 INFO  : 'stop' command is executed.
20:22:55 INFO  : 'ps7_init' command is executed.
20:22:55 INFO  : 'ps7_post_config' command is executed.
20:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:56 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:56 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:56 INFO  : 'con' command is executed.
20:22:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:22:56 INFO  : Disconnected from the channel tcfchan#4.
20:23:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:23:50 INFO  : 'jtag frequency' command is executed.
20:23:50 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:23:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:23:54 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:23:55 INFO  : Context for 'APU' is selected.
20:23:58 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:23:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:58 INFO  : Context for 'APU' is selected.
20:23:59 INFO  : 'stop' command is executed.
20:24:01 ERROR : Memory read error at 0xE0000034. AP transaction timeout
20:24:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

20:24:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:24:39 INFO  : 'jtag frequency' command is executed.
20:24:39 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:24:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:24:46 ERROR : fpga configuration failed. DONE PIN is not HIGH
20:24:46 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
20:24:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

20:25:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:25:13 INFO  : 'jtag frequency' command is executed.
20:25:13 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:25:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:25:15 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:25:16 INFO  : Context for 'APU' is selected.
20:25:16 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:25:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:16 INFO  : Context for 'APU' is selected.
20:25:16 INFO  : 'stop' command is executed.
20:25:16 INFO  : 'ps7_init' command is executed.
20:25:16 INFO  : 'ps7_post_config' command is executed.
20:25:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:25:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:17 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:17 INFO  : 'con' command is executed.
20:25:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:25:17 INFO  : Disconnected from the channel tcfchan#5.
20:29:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:29:34 INFO  : 'jtag frequency' command is executed.
20:29:34 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:29:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:29:37 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:29:37 INFO  : Context for 'APU' is selected.
20:29:41 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:29:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:41 INFO  : Context for 'APU' is selected.
20:29:41 INFO  : 'stop' command is executed.
20:29:42 INFO  : 'ps7_init' command is executed.
20:29:42 INFO  : 'ps7_post_config' command is executed.
20:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:43 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:43 INFO  : 'con' command is executed.
20:29:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:29:43 INFO  : Disconnected from the channel tcfchan#6.
20:29:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:29:59 INFO  : 'jtag frequency' command is executed.
20:29:59 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:29:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:30:01 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:30:01 INFO  : Context for 'APU' is selected.
20:30:04 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:30:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:04 INFO  : Context for 'APU' is selected.
20:30:04 INFO  : 'stop' command is executed.
20:30:05 INFO  : 'ps7_init' command is executed.
20:30:05 INFO  : 'ps7_post_config' command is executed.
20:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:05 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:30:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:05 INFO  : 'con' command is executed.
20:30:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:30:05 INFO  : Disconnected from the channel tcfchan#7.
20:32:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:32:21 INFO  : 'jtag frequency' command is executed.
20:32:21 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:32:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:32:23 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:32:23 INFO  : Context for 'APU' is selected.
20:32:26 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:32:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:26 INFO  : Context for 'APU' is selected.
20:32:26 INFO  : 'stop' command is executed.
20:32:28 INFO  : 'ps7_init' command is executed.
20:32:28 INFO  : 'ps7_post_config' command is executed.
20:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:31 ERROR : Memory write error at 0x100000. AP transaction timeout
20:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
----------------End of Script----------------

20:33:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:33:47 INFO  : 'jtag frequency' command is executed.
20:33:47 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:33:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:33:50 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:33:50 INFO  : Context for 'APU' is selected.
20:33:50 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:33:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:50 INFO  : Context for 'APU' is selected.
20:33:50 INFO  : 'stop' command is executed.
20:33:50 INFO  : 'ps7_init' command is executed.
20:33:50 INFO  : 'ps7_post_config' command is executed.
20:33:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:33:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:51 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:51 INFO  : 'con' command is executed.
20:33:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:33:51 INFO  : Disconnected from the channel tcfchan#8.
20:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:34:27 INFO  : 'jtag frequency' command is executed.
20:34:27 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:34:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:34:30 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:34:30 INFO  : Context for 'APU' is selected.
20:34:33 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:34:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:33 INFO  : Context for 'APU' is selected.
20:34:33 INFO  : 'stop' command is executed.
20:34:34 INFO  : 'ps7_init' command is executed.
20:34:34 INFO  : 'ps7_post_config' command is executed.
20:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:34 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:34 INFO  : 'con' command is executed.
20:34:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:34:34 INFO  : Disconnected from the channel tcfchan#9.
20:35:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:35:49 INFO  : 'jtag frequency' command is executed.
20:35:49 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:35:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:35:52 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:35:52 INFO  : Context for 'APU' is selected.
20:35:55 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:35:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:35:55 INFO  : Context for 'APU' is selected.
20:35:55 INFO  : 'stop' command is executed.
20:35:56 INFO  : 'ps7_init' command is executed.
20:35:56 INFO  : 'ps7_post_config' command is executed.
20:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:56 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:35:56 INFO  : 'configparams force-mem-access 0' command is executed.
20:35:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:56 INFO  : 'con' command is executed.
20:35:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:35:56 INFO  : Disconnected from the channel tcfchan#10.
20:37:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:37:19 INFO  : 'jtag frequency' command is executed.
20:37:19 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:37:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:37:22 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:37:22 INFO  : Context for 'APU' is selected.
20:37:24 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:37:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:25 INFO  : Context for 'APU' is selected.
20:37:25 INFO  : 'stop' command is executed.
20:37:25 INFO  : 'ps7_init' command is executed.
20:37:25 INFO  : 'ps7_post_config' command is executed.
20:37:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:37:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:26 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:26 INFO  : 'con' command is executed.
20:37:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:37:26 INFO  : Disconnected from the channel tcfchan#11.
20:37:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:37:43 INFO  : 'jtag frequency' command is executed.
20:37:43 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:37:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:37:45 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:37:45 INFO  : Context for 'APU' is selected.
20:37:48 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:37:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:48 INFO  : Context for 'APU' is selected.
20:37:48 INFO  : 'stop' command is executed.
20:37:48 INFO  : 'ps7_init' command is executed.
20:37:48 INFO  : 'ps7_post_config' command is executed.
20:37:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:37:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:49 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:49 INFO  : 'con' command is executed.
20:37:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:37:49 INFO  : Disconnected from the channel tcfchan#12.
20:39:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:39:20 INFO  : 'jtag frequency' command is executed.
20:39:20 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:39:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:39:22 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:39:22 INFO  : Context for 'APU' is selected.
20:39:25 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:39:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:25 INFO  : Context for 'APU' is selected.
20:39:25 INFO  : 'stop' command is executed.
20:39:26 INFO  : 'ps7_init' command is executed.
20:39:26 INFO  : 'ps7_post_config' command is executed.
20:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:26 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:26 INFO  : 'con' command is executed.
20:39:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:39:26 INFO  : Disconnected from the channel tcfchan#13.
20:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:42:05 INFO  : 'jtag frequency' command is executed.
20:42:06 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:42:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:42:08 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:42:08 INFO  : Context for 'APU' is selected.
20:42:11 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:42:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:11 INFO  : Context for 'APU' is selected.
20:42:11 INFO  : 'stop' command is executed.
20:42:12 INFO  : 'ps7_init' command is executed.
20:42:12 INFO  : 'ps7_post_config' command is executed.
20:42:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:42:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:12 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:12 INFO  : 'con' command is executed.
20:42:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:42:12 INFO  : Disconnected from the channel tcfchan#14.
20:43:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:43:29 INFO  : 'jtag frequency' command is executed.
20:43:29 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:43:31 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:43:32 INFO  : Context for 'APU' is selected.
20:43:36 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:36 INFO  : Context for 'APU' is selected.
20:43:36 INFO  : 'stop' command is executed.
20:43:37 INFO  : 'ps7_init' command is executed.
20:43:37 INFO  : 'ps7_post_config' command is executed.
20:43:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:43:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:37 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:37 INFO  : 'con' command is executed.
20:43:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:43:39 INFO  : Disconnected from the channel tcfchan#15.
20:44:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:44:26 INFO  : 'jtag frequency' command is executed.
20:44:26 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:44:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:44:29 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:44:29 INFO  : Context for 'APU' is selected.
20:44:31 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:44:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:31 INFO  : Context for 'APU' is selected.
20:44:31 INFO  : 'stop' command is executed.
20:44:32 INFO  : 'ps7_init' command is executed.
20:44:32 INFO  : 'ps7_post_config' command is executed.
20:44:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:44:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:32 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:32 INFO  : 'con' command is executed.
20:44:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:44:32 INFO  : Disconnected from the channel tcfchan#16.
20:45:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:45:14 INFO  : 'jtag frequency' command is executed.
20:45:14 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:45:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:45:17 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:45:17 INFO  : Context for 'APU' is selected.
20:45:21 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:45:21 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:21 INFO  : Context for 'APU' is selected.
20:45:21 INFO  : 'stop' command is executed.
20:45:21 INFO  : 'ps7_init' command is executed.
20:45:21 INFO  : 'ps7_post_config' command is executed.
20:45:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:45:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:23 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:23 INFO  : 'con' command is executed.
20:45:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:45:23 INFO  : Disconnected from the channel tcfchan#17.
20:45:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:45:47 INFO  : 'jtag frequency' command is executed.
20:45:47 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:45:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:45:50 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:45:50 INFO  : Context for 'APU' is selected.
20:45:52 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:45:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:52 INFO  : Context for 'APU' is selected.
20:45:52 INFO  : 'stop' command is executed.
20:45:53 INFO  : 'ps7_init' command is executed.
20:45:53 INFO  : 'ps7_post_config' command is executed.
20:45:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:45:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:53 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:53 INFO  : 'con' command is executed.
20:45:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:45:53 INFO  : Disconnected from the channel tcfchan#18.
20:47:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:47:46 INFO  : 'jtag frequency' command is executed.
20:47:46 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:47:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:47:49 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:47:49 INFO  : Context for 'APU' is selected.
20:47:53 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:47:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:47:53 INFO  : Context for 'APU' is selected.
20:47:53 INFO  : 'stop' command is executed.
20:47:54 INFO  : 'ps7_init' command is executed.
20:47:54 INFO  : 'ps7_post_config' command is executed.
20:47:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:47:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:55 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:47:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:47:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:47:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:55 INFO  : 'con' command is executed.
20:47:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:47:55 INFO  : Disconnected from the channel tcfchan#19.
20:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:56:22 INFO  : 'jtag frequency' command is executed.
20:56:22 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:56:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:56:25 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:56:25 INFO  : Context for 'APU' is selected.
20:56:28 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:56:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:28 INFO  : Context for 'APU' is selected.
20:56:28 INFO  : 'stop' command is executed.
20:56:29 INFO  : 'ps7_init' command is executed.
20:56:29 INFO  : 'ps7_post_config' command is executed.
20:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:29 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:29 INFO  : 'con' command is executed.
20:56:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:56:29 INFO  : Disconnected from the channel tcfchan#20.
20:58:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:58:01 INFO  : 'jtag frequency' command is executed.
20:58:01 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:58:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:58:04 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:58:04 INFO  : Context for 'APU' is selected.
20:58:07 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:58:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:07 INFO  : Context for 'APU' is selected.
20:58:07 INFO  : 'stop' command is executed.
20:58:07 INFO  : 'ps7_init' command is executed.
20:58:07 INFO  : 'ps7_post_config' command is executed.
20:58:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:58:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:08 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:08 INFO  : 'con' command is executed.
20:58:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:58:08 INFO  : Disconnected from the channel tcfchan#21.
20:59:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:59:15 INFO  : 'jtag frequency' command is executed.
20:59:15 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:59:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:59:18 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:59:18 INFO  : Context for 'APU' is selected.
20:59:22 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:59:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:22 INFO  : Context for 'APU' is selected.
20:59:22 INFO  : 'stop' command is executed.
20:59:22 INFO  : 'ps7_init' command is executed.
20:59:22 INFO  : 'ps7_post_config' command is executed.
20:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:23 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:23 INFO  : 'con' command is executed.
20:59:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:59:23 INFO  : Disconnected from the channel tcfchan#22.
21:00:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:00:08 INFO  : 'jtag frequency' command is executed.
21:00:08 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:00:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:00:11 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:00:11 INFO  : Context for 'APU' is selected.
21:00:14 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:00:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:14 INFO  : Context for 'APU' is selected.
21:00:14 INFO  : 'stop' command is executed.
21:00:15 INFO  : 'ps7_init' command is executed.
21:00:15 INFO  : 'ps7_post_config' command is executed.
21:00:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:00:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:15 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:15 INFO  : 'con' command is executed.
21:00:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:00:15 INFO  : Disconnected from the channel tcfchan#23.
21:00:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:00:25 INFO  : 'jtag frequency' command is executed.
21:00:25 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:00:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:00:28 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:00:28 INFO  : Context for 'APU' is selected.
21:00:31 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:00:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:31 INFO  : Context for 'APU' is selected.
21:00:31 INFO  : 'stop' command is executed.
21:00:32 INFO  : 'ps7_init' command is executed.
21:00:32 INFO  : 'ps7_post_config' command is executed.
21:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:32 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:32 INFO  : 'con' command is executed.
21:00:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:00:32 INFO  : Disconnected from the channel tcfchan#24.
22:16:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573049759003,  Project:1572448462685
22:16:16 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:16:35 INFO  : Copied contents of C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:16:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:17:07 INFO  : 
22:17:13 INFO  : 
22:17:15 INFO  : Updating hardware inferred compiler options for HW4.
22:17:15 INFO  : Updating hardware inferred compiler options for arithmetic.
22:17:15 INFO  : Clearing existing target manager status.
22:17:17 INFO  : Closing and re-opening the MSS file of ther project HW4_bsp
22:17:20 INFO  : Closing and re-opening the MSS file of ther project HW4_bsp
22:17:20 INFO  : Closing and re-opening the MSS file of ther project HW4_bsp
22:17:21 INFO  : Closing and re-opening the MSS file of ther project arithmetic_bsp
22:17:21 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:17:28 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:20:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:20:01 INFO  : 'jtag frequency' command is executed.
22:20:01 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:20:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:20:04 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:20:04 INFO  : Context for 'APU' is selected.
22:20:04 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:20:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:04 INFO  : Context for 'APU' is selected.
22:20:04 INFO  : 'stop' command is executed.
22:20:06 INFO  : 'ps7_init' command is executed.
22:20:06 INFO  : 'ps7_post_config' command is executed.
22:20:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:20:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:06 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:06 INFO  : 'con' command is executed.
22:20:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:20:06 INFO  : Disconnected from the channel tcfchan#25.
22:42:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573051314887,  Project:1573049759003
22:42:12 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:42:32 INFO  : Copied contents of C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:42:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:42:51 INFO  : 
22:42:57 INFO  : 
22:42:58 INFO  : Updating hardware inferred compiler options for HW4.
22:42:59 INFO  : Updating hardware inferred compiler options for arithmetic.
22:42:59 INFO  : Clearing existing target manager status.
22:42:59 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:43:05 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:59:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:59:04 INFO  : 'jtag frequency' command is executed.
22:59:04 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:59:06 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:59:06 INFO  : Context for 'APU' is selected.
22:59:06 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:59:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:06 INFO  : Context for 'APU' is selected.
22:59:06 INFO  : 'stop' command is executed.
22:59:07 INFO  : 'ps7_init' command is executed.
22:59:07 INFO  : 'ps7_post_config' command is executed.
22:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:08 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:08 INFO  : 'con' command is executed.
22:59:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:59:08 INFO  : Disconnected from the channel tcfchan#26.
23:00:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:00:41 INFO  : 'jtag frequency' command is executed.
23:00:41 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:00:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:00:43 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:00:43 INFO  : Context for 'APU' is selected.
23:00:43 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:00:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:00:43 INFO  : Context for 'APU' is selected.
23:00:43 INFO  : 'stop' command is executed.
23:00:44 INFO  : 'ps7_init' command is executed.
23:00:44 INFO  : 'ps7_post_config' command is executed.
23:00:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:00:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:44 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:00:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:00:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:00:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:45 INFO  : 'con' command is executed.
23:00:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:00:45 INFO  : Disconnected from the channel tcfchan#27.
23:05:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:05:01 INFO  : 'jtag frequency' command is executed.
23:05:01 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:05:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:05:04 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:05:04 INFO  : Context for 'APU' is selected.
23:05:04 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:05:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:04 INFO  : Context for 'APU' is selected.
23:05:04 INFO  : 'stop' command is executed.
23:05:05 INFO  : 'ps7_init' command is executed.
23:05:05 INFO  : 'ps7_post_config' command is executed.
23:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:05 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:05 INFO  : 'con' command is executed.
23:05:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:05:05 INFO  : Disconnected from the channel tcfchan#28.
23:08:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:08:03 INFO  : 'jtag frequency' command is executed.
23:08:03 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:08:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:08:05 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:08:05 INFO  : Context for 'APU' is selected.
23:08:05 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:08:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:05 INFO  : Context for 'APU' is selected.
23:08:05 INFO  : 'stop' command is executed.
23:08:06 INFO  : 'ps7_init' command is executed.
23:08:06 INFO  : 'ps7_post_config' command is executed.
23:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:06 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:06 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:06 INFO  : 'con' command is executed.
23:08:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:08:06 INFO  : Disconnected from the channel tcfchan#29.
19:42:03 INFO  : Registering command handlers for SDK TCF services
19:42:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\USER\Documents\FPGA\hw4\hw4.sdk\temp_xsdb_launch_script.tcl
19:42:16 INFO  : XSCT server has started successfully.
19:42:27 INFO  : Successfully done setting XSCT server connection channel  
19:42:27 INFO  : Successfully done setting SDK workspace  
19:42:27 INFO  : Processing command line option -hwspec C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf.
19:42:27 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:47:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573127050049,  Project:1573051314887
19:47:38 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:47:50 INFO  : Copied contents of C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:47:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:48:16 INFO  : 
19:48:21 INFO  : 
19:48:22 INFO  : Updating hardware inferred compiler options for HW4.
19:48:23 INFO  : Updating hardware inferred compiler options for arithmetic.
19:48:23 INFO  : Clearing existing target manager status.
20:01:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:01:41 INFO  : 'jtag frequency' command is executed.
20:01:41 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:01:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:01:45 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:01:45 INFO  : Context for 'APU' is selected.
20:01:45 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:01:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:45 INFO  : Context for 'APU' is selected.
20:01:45 INFO  : 'stop' command is executed.
20:01:46 INFO  : 'ps7_init' command is executed.
20:01:46 INFO  : 'ps7_post_config' command is executed.
20:01:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:01:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:47 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:47 INFO  : 'con' command is executed.
20:01:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:01:47 INFO  : Disconnected from the channel tcfchan#1.
20:02:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:02:22 INFO  : 'jtag frequency' command is executed.
20:02:22 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:02:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:02:24 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:02:24 INFO  : Context for 'APU' is selected.
20:02:27 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:02:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:27 INFO  : Context for 'APU' is selected.
20:02:27 INFO  : 'stop' command is executed.
20:02:28 INFO  : 'ps7_init' command is executed.
20:02:28 INFO  : 'ps7_post_config' command is executed.
20:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:28 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:28 INFO  : 'con' command is executed.
20:02:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:02:28 INFO  : Disconnected from the channel tcfchan#2.
20:05:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:05:04 INFO  : 'jtag frequency' command is executed.
20:05:04 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:05:06 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:05:07 INFO  : Context for 'APU' is selected.
20:05:07 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:05:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:07 INFO  : Context for 'APU' is selected.
20:05:07 INFO  : 'stop' command is executed.
20:05:07 INFO  : 'ps7_init' command is executed.
20:05:07 INFO  : 'ps7_post_config' command is executed.
20:05:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:05:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:08 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:08 INFO  : 'con' command is executed.
20:05:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:05:08 INFO  : Disconnected from the channel tcfchan#3.
20:05:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:05:30 INFO  : 'jtag frequency' command is executed.
20:05:30 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:05:32 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:05:32 INFO  : Context for 'APU' is selected.
20:05:32 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:05:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:32 INFO  : Context for 'APU' is selected.
20:05:32 INFO  : 'stop' command is executed.
20:05:33 INFO  : 'ps7_init' command is executed.
20:05:33 INFO  : 'ps7_post_config' command is executed.
20:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:33 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:34 INFO  : 'con' command is executed.
20:05:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:05:34 INFO  : Disconnected from the channel tcfchan#4.
20:06:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:06:53 INFO  : 'jtag frequency' command is executed.
20:06:53 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:06:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:06:55 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:06:56 INFO  : Context for 'APU' is selected.
20:06:56 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:06:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:56 INFO  : Context for 'APU' is selected.
20:06:56 INFO  : 'stop' command is executed.
20:06:56 INFO  : 'ps7_init' command is executed.
20:06:56 INFO  : 'ps7_post_config' command is executed.
20:06:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:06:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:57 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:57 INFO  : 'con' command is executed.
20:06:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:06:57 INFO  : Disconnected from the channel tcfchan#5.
20:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:08:05 INFO  : 'jtag frequency' command is executed.
20:08:05 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:08:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:08:08 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:08:08 INFO  : Context for 'APU' is selected.
20:08:08 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:08:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:08 INFO  : Context for 'APU' is selected.
20:08:08 INFO  : 'stop' command is executed.
20:08:08 INFO  : 'ps7_init' command is executed.
20:08:08 INFO  : 'ps7_post_config' command is executed.
20:08:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:08:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:09 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:08:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:09 INFO  : 'con' command is executed.
20:08:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:08:09 INFO  : Disconnected from the channel tcfchan#6.
20:08:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:09:00 INFO  : 'jtag frequency' command is executed.
20:09:00 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:09:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:09:02 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:09:02 INFO  : Context for 'APU' is selected.
20:09:02 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:09:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:02 INFO  : Context for 'APU' is selected.
20:09:02 INFO  : 'stop' command is executed.
20:09:02 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
20:09:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

20:09:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:09:15 INFO  : 'jtag frequency' command is executed.
20:09:15 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:09:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:09:18 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:09:19 INFO  : Context for 'APU' is selected.
20:09:20 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:09:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:20 INFO  : Context for 'APU' is selected.
20:09:20 INFO  : 'stop' command is executed.
20:09:21 INFO  : 'ps7_init' command is executed.
20:09:21 INFO  : 'ps7_post_config' command is executed.
20:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:21 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:21 INFO  : 'con' command is executed.
20:09:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:09:21 INFO  : Disconnected from the channel tcfchan#7.
20:09:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:09:31 INFO  : 'jtag frequency' command is executed.
20:09:31 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:09:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:09:33 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:09:33 INFO  : Context for 'APU' is selected.
20:09:33 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:09:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:34 INFO  : Context for 'APU' is selected.
20:09:34 INFO  : 'stop' command is executed.
20:09:34 INFO  : 'ps7_init' command is executed.
20:09:34 INFO  : 'ps7_post_config' command is executed.
20:09:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:09:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:34 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:35 INFO  : 'con' command is executed.
20:09:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:09:35 INFO  : Disconnected from the channel tcfchan#8.
20:10:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:10:09 INFO  : 'jtag frequency' command is executed.
20:10:09 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:10:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:10:11 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:10:11 INFO  : Context for 'APU' is selected.
20:10:11 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:10:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:11 INFO  : Context for 'APU' is selected.
20:10:11 INFO  : 'stop' command is executed.
20:10:12 INFO  : 'ps7_init' command is executed.
20:10:12 INFO  : 'ps7_post_config' command is executed.
20:10:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:10:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:12 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:12 INFO  : 'con' command is executed.
20:10:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:10:12 INFO  : Disconnected from the channel tcfchan#9.
20:11:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:11:07 INFO  : 'jtag frequency' command is executed.
20:11:07 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:11:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:11:09 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:11:09 INFO  : Context for 'APU' is selected.
20:11:09 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:11:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:09 INFO  : Context for 'APU' is selected.
20:11:09 INFO  : 'stop' command is executed.
20:11:10 INFO  : 'ps7_init' command is executed.
20:11:10 INFO  : 'ps7_post_config' command is executed.
20:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:10 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:10 INFO  : 'con' command is executed.
20:11:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:11:11 INFO  : Disconnected from the channel tcfchan#10.
20:41:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:41:46 INFO  : 'jtag frequency' command is executed.
20:41:46 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:41:49 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:41:49 INFO  : Context for 'APU' is selected.
20:41:49 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:41:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:49 INFO  : Context for 'APU' is selected.
20:41:49 INFO  : 'stop' command is executed.
20:41:49 INFO  : 'ps7_init' command is executed.
20:41:49 INFO  : 'ps7_post_config' command is executed.
20:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:50 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:50 INFO  : 'con' command is executed.
20:41:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:41:50 INFO  : Disconnected from the channel tcfchan#11.
20:45:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:45:42 INFO  : 'jtag frequency' command is executed.
20:45:42 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:45:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:45:44 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:45:44 INFO  : Context for 'APU' is selected.
20:45:44 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:45:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:44 INFO  : Context for 'APU' is selected.
20:45:44 INFO  : 'stop' command is executed.
20:45:45 INFO  : 'ps7_init' command is executed.
20:45:45 INFO  : 'ps7_post_config' command is executed.
20:45:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:45:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:45 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:45 INFO  : 'con' command is executed.
20:45:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:45:45 INFO  : Disconnected from the channel tcfchan#12.
20:50:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:50:35 INFO  : 'jtag frequency' command is executed.
20:50:35 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:50:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:50:37 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:50:38 INFO  : Context for 'APU' is selected.
20:50:38 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:50:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:38 INFO  : Context for 'APU' is selected.
20:50:38 INFO  : 'stop' command is executed.
20:50:38 INFO  : 'ps7_init' command is executed.
20:50:38 INFO  : 'ps7_post_config' command is executed.
20:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:39 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:39 INFO  : 'con' command is executed.
20:50:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:50:39 INFO  : Disconnected from the channel tcfchan#13.
20:52:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:52:39 INFO  : 'jtag frequency' command is executed.
20:52:39 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:52:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:52:41 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:52:41 INFO  : Context for 'APU' is selected.
20:52:41 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:52:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:41 INFO  : Context for 'APU' is selected.
20:52:41 INFO  : 'stop' command is executed.
20:52:42 INFO  : 'ps7_init' command is executed.
20:52:42 INFO  : 'ps7_post_config' command is executed.
20:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:42 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:42 INFO  : 'con' command is executed.
20:52:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:52:42 INFO  : Disconnected from the channel tcfchan#14.
20:53:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:53:47 INFO  : 'jtag frequency' command is executed.
20:53:47 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:53:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:53:50 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:53:50 INFO  : Context for 'APU' is selected.
20:53:50 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:53:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:50 INFO  : Context for 'APU' is selected.
20:53:50 INFO  : 'stop' command is executed.
20:53:50 INFO  : 'ps7_init' command is executed.
20:53:50 INFO  : 'ps7_post_config' command is executed.
20:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:51 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:51 INFO  : 'con' command is executed.
20:53:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:53:51 INFO  : Disconnected from the channel tcfchan#15.
20:54:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:54:28 INFO  : 'jtag frequency' command is executed.
20:54:28 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:54:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:54:30 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:54:30 INFO  : Context for 'APU' is selected.
20:54:30 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:54:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:30 INFO  : Context for 'APU' is selected.
20:54:30 INFO  : 'stop' command is executed.
20:54:31 INFO  : 'ps7_init' command is executed.
20:54:31 INFO  : 'ps7_post_config' command is executed.
20:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:31 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:31 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:31 INFO  : 'con' command is executed.
20:54:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:54:31 INFO  : Disconnected from the channel tcfchan#16.
20:54:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:54:46 INFO  : 'jtag frequency' command is executed.
20:54:46 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:54:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:54:48 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:54:48 INFO  : Context for 'APU' is selected.
20:54:48 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:54:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:48 INFO  : Context for 'APU' is selected.
20:54:48 INFO  : 'stop' command is executed.
20:54:49 INFO  : 'ps7_init' command is executed.
20:54:49 INFO  : 'ps7_post_config' command is executed.
20:54:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:54:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:49 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:50 INFO  : 'con' command is executed.
20:54:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:54:50 INFO  : Disconnected from the channel tcfchan#17.
20:55:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:55:42 INFO  : 'jtag frequency' command is executed.
20:55:42 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:55:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:55:44 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:55:44 INFO  : Context for 'APU' is selected.
20:55:45 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:55:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:45 INFO  : Context for 'APU' is selected.
20:55:45 INFO  : 'stop' command is executed.
20:55:45 INFO  : 'ps7_init' command is executed.
20:55:45 INFO  : 'ps7_post_config' command is executed.
20:55:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:55:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:46 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:46 INFO  : 'con' command is executed.
20:55:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:55:46 INFO  : Disconnected from the channel tcfchan#18.
20:56:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:56:28 INFO  : 'jtag frequency' command is executed.
20:56:28 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:56:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:56:31 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:56:31 INFO  : Context for 'APU' is selected.
20:56:31 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:56:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:31 INFO  : Context for 'APU' is selected.
20:56:31 INFO  : 'stop' command is executed.
20:56:32 INFO  : 'ps7_init' command is executed.
20:56:32 INFO  : 'ps7_post_config' command is executed.
20:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:32 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:32 INFO  : 'con' command is executed.
20:56:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:56:32 INFO  : Disconnected from the channel tcfchan#19.
20:58:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:58:42 INFO  : 'jtag frequency' command is executed.
20:58:42 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:58:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:58:44 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:58:44 INFO  : Context for 'APU' is selected.
20:58:44 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:58:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:44 INFO  : Context for 'APU' is selected.
20:58:44 INFO  : 'stop' command is executed.
20:58:45 INFO  : 'ps7_init' command is executed.
20:58:45 INFO  : 'ps7_post_config' command is executed.
20:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:45 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:45 INFO  : 'con' command is executed.
20:58:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:58:45 INFO  : Disconnected from the channel tcfchan#20.
20:59:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:59:12 INFO  : 'jtag frequency' command is executed.
20:59:12 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:59:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:59:14 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:59:14 INFO  : Context for 'APU' is selected.
20:59:14 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:59:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:14 INFO  : Context for 'APU' is selected.
20:59:14 INFO  : 'stop' command is executed.
20:59:15 INFO  : 'ps7_init' command is executed.
20:59:15 INFO  : 'ps7_post_config' command is executed.
20:59:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:59:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:15 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:15 INFO  : 'con' command is executed.
20:59:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:59:15 INFO  : Disconnected from the channel tcfchan#21.
21:01:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:01:40 INFO  : 'jtag frequency' command is executed.
21:01:40 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:01:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:01:42 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:01:43 INFO  : Context for 'APU' is selected.
21:01:43 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:01:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:43 INFO  : Context for 'APU' is selected.
21:01:43 INFO  : 'stop' command is executed.
21:01:43 INFO  : 'ps7_init' command is executed.
21:01:43 INFO  : 'ps7_post_config' command is executed.
21:01:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:01:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:43 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:44 INFO  : 'con' command is executed.
21:01:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:01:44 INFO  : Disconnected from the channel tcfchan#22.
21:03:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:03:22 INFO  : 'jtag frequency' command is executed.
21:03:22 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:03:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:03:25 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:03:25 INFO  : Context for 'APU' is selected.
21:03:25 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:03:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:03:25 INFO  : Context for 'APU' is selected.
21:03:25 INFO  : 'stop' command is executed.
21:03:25 INFO  : 'ps7_init' command is executed.
21:03:25 INFO  : 'ps7_post_config' command is executed.
21:03:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:03:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:26 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:03:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:03:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:03:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:26 INFO  : 'con' command is executed.
21:03:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:03:26 INFO  : Disconnected from the channel tcfchan#23.
21:05:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:05:43 INFO  : 'jtag frequency' command is executed.
21:05:43 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:05:45 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:05:45 INFO  : Context for 'APU' is selected.
21:05:45 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:05:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:45 INFO  : Context for 'APU' is selected.
21:05:45 INFO  : 'stop' command is executed.
21:05:46 INFO  : 'ps7_init' command is executed.
21:05:46 INFO  : 'ps7_post_config' command is executed.
21:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:46 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:46 INFO  : 'con' command is executed.
21:05:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:05:46 INFO  : Disconnected from the channel tcfchan#24.
21:13:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:13:54 INFO  : 'jtag frequency' command is executed.
21:13:54 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:13:57 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:13:57 INFO  : Context for 'APU' is selected.
21:13:57 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:13:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:57 INFO  : Context for 'APU' is selected.
21:13:57 INFO  : 'stop' command is executed.
21:13:58 INFO  : 'ps7_init' command is executed.
21:13:58 INFO  : 'ps7_post_config' command is executed.
21:13:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:13:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:58 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:58 INFO  : 'con' command is executed.
21:13:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:13:58 INFO  : Disconnected from the channel tcfchan#25.
21:17:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:17:11 INFO  : 'jtag frequency' command is executed.
21:17:11 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:17:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:17:14 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:17:14 INFO  : Context for 'APU' is selected.
21:17:14 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:17:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:14 INFO  : Context for 'APU' is selected.
21:17:14 INFO  : 'stop' command is executed.
21:17:15 INFO  : 'ps7_init' command is executed.
21:17:15 INFO  : 'ps7_post_config' command is executed.
21:17:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:17:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:15 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:15 INFO  : 'con' command is executed.
21:17:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:17:15 INFO  : Disconnected from the channel tcfchan#26.
21:19:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:19:32 INFO  : 'jtag frequency' command is executed.
21:19:32 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:19:34 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:19:35 INFO  : Context for 'APU' is selected.
21:19:35 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:19:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:35 INFO  : Context for 'APU' is selected.
21:19:35 INFO  : 'stop' command is executed.
21:19:35 INFO  : 'ps7_init' command is executed.
21:19:35 INFO  : 'ps7_post_config' command is executed.
21:19:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:19:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:36 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:36 INFO  : 'con' command is executed.
21:19:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:19:36 INFO  : Disconnected from the channel tcfchan#27.
21:20:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:20:03 INFO  : 'jtag frequency' command is executed.
21:20:03 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:20:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:20:05 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:20:05 INFO  : Context for 'APU' is selected.
21:20:05 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:20:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:05 INFO  : Context for 'APU' is selected.
21:20:05 INFO  : 'stop' command is executed.
21:20:06 INFO  : 'ps7_init' command is executed.
21:20:06 INFO  : 'ps7_post_config' command is executed.
21:20:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:20:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:06 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:06 INFO  : 'con' command is executed.
21:20:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:20:06 INFO  : Disconnected from the channel tcfchan#28.
21:28:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:28:44 INFO  : 'jtag frequency' command is executed.
21:28:44 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:28:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:28:46 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:28:47 INFO  : Context for 'APU' is selected.
21:28:47 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:28:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:47 INFO  : Context for 'APU' is selected.
21:28:47 INFO  : 'stop' command is executed.
21:28:47 INFO  : 'ps7_init' command is executed.
21:28:47 INFO  : 'ps7_post_config' command is executed.
21:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:48 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:48 INFO  : 'con' command is executed.
21:28:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:28:48 INFO  : Disconnected from the channel tcfchan#29.
21:29:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:29:21 INFO  : 'jtag frequency' command is executed.
21:29:21 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:29:24 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:29:24 INFO  : Context for 'APU' is selected.
21:29:24 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:29:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:24 INFO  : Context for 'APU' is selected.
21:29:24 INFO  : 'stop' command is executed.
21:29:24 INFO  : 'ps7_init' command is executed.
21:29:24 INFO  : 'ps7_post_config' command is executed.
21:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:25 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:25 INFO  : 'con' command is executed.
21:29:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:29:25 INFO  : Disconnected from the channel tcfchan#30.
21:34:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:34:02 INFO  : 'jtag frequency' command is executed.
21:34:02 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:34:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:34:04 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:34:04 INFO  : Context for 'APU' is selected.
21:34:04 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:34:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:04 INFO  : Context for 'APU' is selected.
21:34:04 INFO  : 'stop' command is executed.
21:34:05 INFO  : 'ps7_init' command is executed.
21:34:05 INFO  : 'ps7_post_config' command is executed.
21:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:06 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:06 INFO  : 'con' command is executed.
21:34:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:34:06 INFO  : Disconnected from the channel tcfchan#31.
21:35:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:35:01 INFO  : 'jtag frequency' command is executed.
21:35:01 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:35:03 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:35:03 INFO  : Context for 'APU' is selected.
21:35:03 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:35:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:03 INFO  : Context for 'APU' is selected.
21:35:03 INFO  : 'stop' command is executed.
21:35:04 INFO  : 'ps7_init' command is executed.
21:35:04 INFO  : 'ps7_post_config' command is executed.
21:35:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:35:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:04 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:04 INFO  : 'con' command is executed.
21:35:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:35:05 INFO  : Disconnected from the channel tcfchan#32.
21:37:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:37:44 INFO  : 'jtag frequency' command is executed.
21:37:44 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:37:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:37:46 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:37:46 INFO  : Context for 'APU' is selected.
21:37:46 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:37:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:46 INFO  : Context for 'APU' is selected.
21:37:46 INFO  : 'stop' command is executed.
21:37:47 INFO  : 'ps7_init' command is executed.
21:37:47 INFO  : 'ps7_post_config' command is executed.
21:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:47 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:47 INFO  : 'con' command is executed.
21:37:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:37:47 INFO  : Disconnected from the channel tcfchan#33.
21:41:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:41:17 INFO  : 'jtag frequency' command is executed.
21:41:17 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:41:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:41:20 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:41:20 INFO  : Context for 'APU' is selected.
21:41:20 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:41:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:20 INFO  : Context for 'APU' is selected.
21:41:20 INFO  : 'stop' command is executed.
21:41:20 INFO  : 'ps7_init' command is executed.
21:41:20 INFO  : 'ps7_post_config' command is executed.
21:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:21 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:21 INFO  : 'con' command is executed.
21:41:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:41:21 INFO  : Disconnected from the channel tcfchan#34.
21:42:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:42:42 INFO  : 'jtag frequency' command is executed.
21:42:42 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:42:45 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:42:45 INFO  : Context for 'APU' is selected.
21:42:45 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:42:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:45 INFO  : Context for 'APU' is selected.
21:42:45 INFO  : 'stop' command is executed.
21:42:45 INFO  : 'ps7_init' command is executed.
21:42:45 INFO  : 'ps7_post_config' command is executed.
21:42:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:42:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:46 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:46 INFO  : 'con' command is executed.
21:42:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:42:46 INFO  : Disconnected from the channel tcfchan#35.
21:49:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:49:03 INFO  : 'jtag frequency' command is executed.
21:49:03 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:49:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:49:06 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:49:06 INFO  : Context for 'APU' is selected.
21:49:06 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:49:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:06 INFO  : Context for 'APU' is selected.
21:49:06 INFO  : 'stop' command is executed.
21:49:06 INFO  : 'ps7_init' command is executed.
21:49:06 INFO  : 'ps7_post_config' command is executed.
21:49:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:49:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:07 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:07 INFO  : 'con' command is executed.
21:49:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:49:07 INFO  : Disconnected from the channel tcfchan#36.
21:50:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:50:49 INFO  : 'jtag frequency' command is executed.
21:50:49 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:50:51 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:50:51 INFO  : Context for 'APU' is selected.
21:50:51 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:50:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:51 INFO  : Context for 'APU' is selected.
21:50:51 INFO  : 'stop' command is executed.
21:50:52 INFO  : 'ps7_init' command is executed.
21:50:52 INFO  : 'ps7_post_config' command is executed.
21:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:52 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:52 INFO  : 'con' command is executed.
21:50:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:50:52 INFO  : Disconnected from the channel tcfchan#37.
21:53:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:53:03 INFO  : 'jtag frequency' command is executed.
21:53:03 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:53:06 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:53:06 INFO  : Context for 'APU' is selected.
21:53:06 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:53:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:06 INFO  : Context for 'APU' is selected.
21:53:06 INFO  : 'stop' command is executed.
21:53:06 INFO  : 'ps7_init' command is executed.
21:53:06 INFO  : 'ps7_post_config' command is executed.
21:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:07 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:07 INFO  : 'con' command is executed.
21:53:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:53:07 INFO  : Disconnected from the channel tcfchan#38.
21:54:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:54:26 INFO  : 'jtag frequency' command is executed.
21:54:26 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:54:28 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:54:28 INFO  : Context for 'APU' is selected.
21:54:28 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:54:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:28 INFO  : Context for 'APU' is selected.
21:54:28 INFO  : 'stop' command is executed.
21:54:29 INFO  : 'ps7_init' command is executed.
21:54:29 INFO  : 'ps7_post_config' command is executed.
21:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:29 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:30 INFO  : 'con' command is executed.
21:54:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:54:30 INFO  : Disconnected from the channel tcfchan#39.
21:56:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:56:24 INFO  : 'jtag frequency' command is executed.
21:56:24 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:56:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:56:26 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:56:26 INFO  : Context for 'APU' is selected.
21:56:27 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:56:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:27 INFO  : Context for 'APU' is selected.
21:56:27 INFO  : 'stop' command is executed.
21:56:27 INFO  : 'ps7_init' command is executed.
21:56:27 INFO  : 'ps7_post_config' command is executed.
21:56:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:56:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:28 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:28 INFO  : 'con' command is executed.
21:56:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:56:28 INFO  : Disconnected from the channel tcfchan#40.
22:01:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:01:22 INFO  : 'jtag frequency' command is executed.
22:01:22 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:01:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:01:25 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:01:25 INFO  : Context for 'APU' is selected.
22:01:25 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:01:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:25 INFO  : Context for 'APU' is selected.
22:01:25 INFO  : 'stop' command is executed.
22:01:26 INFO  : 'ps7_init' command is executed.
22:01:26 INFO  : 'ps7_post_config' command is executed.
22:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:26 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:26 INFO  : 'con' command is executed.
22:01:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:01:26 INFO  : Disconnected from the channel tcfchan#41.
22:03:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:03:27 INFO  : 'jtag frequency' command is executed.
22:03:27 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:03:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:03:30 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:03:30 INFO  : Context for 'APU' is selected.
22:03:30 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:03:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:30 INFO  : Context for 'APU' is selected.
22:03:30 INFO  : 'stop' command is executed.
22:03:30 INFO  : 'ps7_init' command is executed.
22:03:30 INFO  : 'ps7_post_config' command is executed.
22:03:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:03:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:31 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:31 INFO  : 'con' command is executed.
22:03:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:03:32 INFO  : Disconnected from the channel tcfchan#42.
22:05:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:05:17 INFO  : 'jtag frequency' command is executed.
22:05:17 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:05:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:05:19 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:05:19 INFO  : Context for 'APU' is selected.
22:05:19 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:05:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:19 INFO  : Context for 'APU' is selected.
22:05:20 INFO  : 'stop' command is executed.
22:05:20 INFO  : 'ps7_init' command is executed.
22:05:20 INFO  : 'ps7_post_config' command is executed.
22:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:21 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:21 INFO  : 'con' command is executed.
22:05:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:05:21 INFO  : Disconnected from the channel tcfchan#43.
22:05:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:05:59 INFO  : 'jtag frequency' command is executed.
22:05:59 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:06:02 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:06:02 INFO  : Context for 'APU' is selected.
22:06:02 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:06:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:02 INFO  : Context for 'APU' is selected.
22:06:02 INFO  : 'stop' command is executed.
22:06:03 INFO  : 'ps7_init' command is executed.
22:06:03 INFO  : 'ps7_post_config' command is executed.
22:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:03 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:03 INFO  : 'con' command is executed.
22:06:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:06:03 INFO  : Disconnected from the channel tcfchan#44.
22:07:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:07:39 INFO  : 'jtag frequency' command is executed.
22:07:39 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:07:42 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:07:42 INFO  : Context for 'APU' is selected.
22:07:42 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:07:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:42 INFO  : Context for 'APU' is selected.
22:07:42 INFO  : 'stop' command is executed.
22:07:43 INFO  : 'ps7_init' command is executed.
22:07:43 INFO  : 'ps7_post_config' command is executed.
22:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:43 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:43 INFO  : 'con' command is executed.
22:07:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:07:43 INFO  : Disconnected from the channel tcfchan#45.
22:09:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:09:09 INFO  : 'jtag frequency' command is executed.
22:09:09 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:09:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:09:12 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:09:12 INFO  : Context for 'APU' is selected.
22:09:12 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:09:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:12 INFO  : Context for 'APU' is selected.
22:09:12 INFO  : 'stop' command is executed.
22:09:12 INFO  : 'ps7_init' command is executed.
22:09:12 INFO  : 'ps7_post_config' command is executed.
22:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:13 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:13 INFO  : 'con' command is executed.
22:09:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:09:13 INFO  : Disconnected from the channel tcfchan#46.
22:10:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:10:01 INFO  : 'jtag frequency' command is executed.
22:10:01 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:10:03 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:10:03 INFO  : Context for 'APU' is selected.
22:10:03 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:10:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:04 INFO  : Context for 'APU' is selected.
22:10:04 INFO  : 'stop' command is executed.
22:10:04 INFO  : 'ps7_init' command is executed.
22:10:04 INFO  : 'ps7_post_config' command is executed.
22:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:04 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:05 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:05 INFO  : 'con' command is executed.
22:10:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:10:05 INFO  : Disconnected from the channel tcfchan#47.
23:12:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573139537105,  Project:1573127050049
23:12:43 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:13:43 INFO  : Copied contents of C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:13:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:14:04 INFO  : 
23:14:09 INFO  : 
23:14:09 INFO  : Updating hardware inferred compiler options for HW4.
23:14:10 INFO  : Updating hardware inferred compiler options for arithmetic.
23:14:10 INFO  : Clearing existing target manager status.
23:14:10 INFO  : Closing and re-opening the MSS file of ther project HW4_bsp
23:14:11 INFO  : Closing and re-opening the MSS file of ther project HW4_bsp
23:14:12 INFO  : Closing and re-opening the MSS file of ther project HW4_bsp
23:14:12 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:14:17 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:22:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:22:59 INFO  : 'jtag frequency' command is executed.
23:22:59 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:22:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:23:01 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:23:02 INFO  : Context for 'APU' is selected.
23:23:02 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:23:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:02 INFO  : Context for 'APU' is selected.
23:23:02 INFO  : 'stop' command is executed.
23:23:02 INFO  : 'ps7_init' command is executed.
23:23:02 INFO  : 'ps7_post_config' command is executed.
23:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:03 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:03 INFO  : 'con' command is executed.
23:23:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:23:03 INFO  : Disconnected from the channel tcfchan#48.
14:13:55 INFO  : Registering command handlers for SDK TCF services
14:13:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\USER\Documents\FPGA\hw4\hw4.sdk\temp_xsdb_launch_script.tcl
14:14:06 INFO  : XSCT server has started successfully.
14:14:16 INFO  : Successfully done setting XSCT server connection channel  
14:14:16 INFO  : Successfully done setting SDK workspace  
14:14:16 INFO  : Processing command line option -hwspec C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf.
14:14:16 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:14:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573452761082,  Project:1573139537105
14:14:27 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf.
14:14:28 INFO  : Copied contents of C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:14:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:14:50 INFO  : 
14:14:56 INFO  : 
14:14:58 INFO  : Updating hardware inferred compiler options for HW4.
14:14:59 INFO  : Updating hardware inferred compiler options for arithmetic.
14:14:59 INFO  : Clearing existing target manager status.
14:20:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:20:18 INFO  : 'jtag frequency' command is executed.
14:20:18 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:20:21 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:20:21 INFO  : Context for 'APU' is selected.
14:20:21 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:20:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:21 INFO  : Context for 'APU' is selected.
14:20:21 INFO  : 'stop' command is executed.
14:20:21 INFO  : 'ps7_init' command is executed.
14:20:21 INFO  : 'ps7_post_config' command is executed.
14:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:22 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:22 INFO  : 'con' command is executed.
14:20:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:20:22 INFO  : Disconnected from the channel tcfchan#1.
14:24:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:24:36 INFO  : 'jtag frequency' command is executed.
14:24:36 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:24:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:24:38 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:24:38 INFO  : Context for 'APU' is selected.
14:24:41 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:24:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:41 INFO  : Context for 'APU' is selected.
14:24:41 INFO  : 'stop' command is executed.
14:24:42 INFO  : 'ps7_init' command is executed.
14:24:42 INFO  : 'ps7_post_config' command is executed.
14:24:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:24:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:42 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:43 INFO  : 'con' command is executed.
14:24:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:24:43 INFO  : Disconnected from the channel tcfchan#2.
14:27:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:27:15 INFO  : 'jtag frequency' command is executed.
14:27:15 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:27:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:27:18 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:27:18 INFO  : Context for 'APU' is selected.
14:27:18 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:27:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:18 INFO  : Context for 'APU' is selected.
14:27:18 INFO  : 'stop' command is executed.
14:27:19 INFO  : 'ps7_init' command is executed.
14:27:19 INFO  : 'ps7_post_config' command is executed.
14:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:19 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:19 INFO  : 'con' command is executed.
14:27:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:27:19 INFO  : Disconnected from the channel tcfchan#3.
14:29:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:29:19 INFO  : 'jtag frequency' command is executed.
14:29:19 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:29:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:29:21 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:29:21 INFO  : Context for 'APU' is selected.
14:29:21 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:29:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:21 INFO  : Context for 'APU' is selected.
14:29:21 INFO  : 'stop' command is executed.
14:29:22 INFO  : 'ps7_init' command is executed.
14:29:22 INFO  : 'ps7_post_config' command is executed.
14:29:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:29:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:22 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:22 INFO  : 'con' command is executed.
14:29:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:29:22 INFO  : Disconnected from the channel tcfchan#4.
14:43:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:43:46 INFO  : 'jtag frequency' command is executed.
14:43:46 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:43:49 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:43:49 INFO  : Context for 'APU' is selected.
14:43:49 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:43:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:49 INFO  : Context for 'APU' is selected.
14:43:49 INFO  : 'stop' command is executed.
14:43:50 INFO  : 'ps7_init' command is executed.
14:43:50 INFO  : 'ps7_post_config' command is executed.
14:43:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:43:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:50 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:50 INFO  : 'con' command is executed.
14:43:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:43:50 INFO  : Disconnected from the channel tcfchan#5.
14:48:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573454816078,  Project:1573452761082
14:48:04 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:48:15 INFO  : Copied contents of C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:48:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:48:37 INFO  : 
14:48:41 INFO  : 
14:48:42 INFO  : Updating hardware inferred compiler options for HW4.
14:48:42 INFO  : Updating hardware inferred compiler options for arithmetic.
14:48:42 INFO  : Clearing existing target manager status.
14:48:42 INFO  : Closing and re-opening the MSS file of ther project HW4_bsp
14:48:45 INFO  : Closing and re-opening the MSS file of ther project HW4_bsp
14:51:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:51:09 INFO  : 'jtag frequency' command is executed.
14:51:09 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:51:12 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:51:12 INFO  : Context for 'APU' is selected.
14:51:12 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:51:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:12 INFO  : Context for 'APU' is selected.
14:51:12 INFO  : 'stop' command is executed.
14:51:12 INFO  : 'ps7_init' command is executed.
14:51:13 INFO  : 'ps7_post_config' command is executed.
14:51:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:51:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:13 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:13 INFO  : 'con' command is executed.
14:51:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:51:13 INFO  : Disconnected from the channel tcfchan#6.
15:10:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573456192777,  Project:1573454816078
15:10:06 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:10:17 INFO  : Copied contents of C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:10:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:10:37 INFO  : 
15:10:42 INFO  : 
15:10:43 INFO  : Updating hardware inferred compiler options for HW4.
15:10:43 INFO  : Updating hardware inferred compiler options for arithmetic.
15:10:43 INFO  : Clearing existing target manager status.
15:13:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:13:01 INFO  : 'jtag frequency' command is executed.
15:13:01 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:13:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:13:04 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:13:04 INFO  : Context for 'APU' is selected.
15:13:04 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:13:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:04 INFO  : Context for 'APU' is selected.
15:13:04 INFO  : 'stop' command is executed.
15:13:06 ERROR : Memory read error at 0xE0000034. AP transaction timeout
15:13:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

15:13:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:13:22 INFO  : 'jtag frequency' command is executed.
15:13:22 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:13:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:13:25 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:13:26 INFO  : Context for 'APU' is selected.
15:13:26 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:13:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:26 INFO  : Context for 'APU' is selected.
15:13:26 INFO  : 'stop' command is executed.
15:13:27 INFO  : 'ps7_init' command is executed.
15:13:27 INFO  : 'ps7_post_config' command is executed.
15:13:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:13:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:27 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:27 INFO  : 'con' command is executed.
15:13:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:13:27 INFO  : Disconnected from the channel tcfchan#7.
15:16:35 INFO  : Attempting to launch Hardware server...
15:16:37 INFO  : Hardware server is launched successfully.
15:18:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:18:03 INFO  : 'jtag frequency' command is executed.
15:18:03 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:18:06 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:18:06 INFO  : Context for 'APU' is selected.
15:18:06 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:18:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:06 INFO  : Context for 'APU' is selected.
15:18:06 INFO  : 'stop' command is executed.
15:18:06 INFO  : 'ps7_init' command is executed.
15:18:06 INFO  : 'ps7_post_config' command is executed.
15:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:07 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:07 INFO  : 'con' command is executed.
15:18:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:18:07 INFO  : Disconnected from the channel tcfchan#8.
15:19:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:19:12 INFO  : 'jtag frequency' command is executed.
15:19:12 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:19:15 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:19:15 INFO  : Context for 'APU' is selected.
15:19:15 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:19:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:15 INFO  : Context for 'APU' is selected.
15:19:15 INFO  : 'stop' command is executed.
15:19:15 INFO  : 'ps7_init' command is executed.
15:19:15 INFO  : 'ps7_post_config' command is executed.
15:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:16 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:16 INFO  : 'con' command is executed.
15:19:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:19:16 INFO  : Disconnected from the channel tcfchan#9.
15:24:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:09 INFO  : 'jtag frequency' command is executed.
15:24:09 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:12 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:24:12 INFO  : Context for 'APU' is selected.
15:24:12 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:24:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:12 INFO  : Context for 'APU' is selected.
15:24:12 INFO  : 'stop' command is executed.
15:24:12 INFO  : 'ps7_init' command is executed.
15:24:12 INFO  : 'ps7_post_config' command is executed.
15:24:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:13 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:13 INFO  : 'con' command is executed.
15:24:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:24:13 INFO  : Disconnected from the channel tcfchan#10.
15:24:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:49 INFO  : 'jtag frequency' command is executed.
15:24:49 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:52 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:24:52 INFO  : Context for 'APU' is selected.
15:24:52 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:24:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:52 INFO  : Context for 'APU' is selected.
15:24:52 INFO  : 'stop' command is executed.
15:24:53 INFO  : 'ps7_init' command is executed.
15:24:53 INFO  : 'ps7_post_config' command is executed.
15:24:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:53 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:53 INFO  : 'con' command is executed.
15:24:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:24:53 INFO  : Disconnected from the channel tcfchan#11.
15:25:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:25:44 INFO  : 'jtag frequency' command is executed.
15:25:44 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:25:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:25:47 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:25:47 INFO  : Context for 'APU' is selected.
15:25:47 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:25:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:47 INFO  : Context for 'APU' is selected.
15:25:47 INFO  : 'stop' command is executed.
15:25:47 INFO  : 'ps7_init' command is executed.
15:25:47 INFO  : 'ps7_post_config' command is executed.
15:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:48 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:48 INFO  : 'con' command is executed.
15:25:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:25:48 INFO  : Disconnected from the channel tcfchan#12.
15:28:23 INFO  : Registering command handlers for SDK TCF services
15:28:24 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\USER\Documents\FPGA\hw4\hw4.sdk\temp_xsdb_launch_script.tcl
15:28:29 INFO  : XSCT server has started successfully.
15:28:29 INFO  : Successfully done setting XSCT server connection channel  
15:28:32 INFO  : Successfully done setting SDK workspace  
15:28:32 INFO  : Processing command line option -hwspec C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf.
15:28:32 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:30:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:30:31 INFO  : 'jtag frequency' command is executed.
15:30:31 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:30:34 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:30:34 INFO  : Context for 'APU' is selected.
15:30:34 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:30:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:34 INFO  : Context for 'APU' is selected.
15:30:34 INFO  : 'stop' command is executed.
15:30:35 INFO  : 'ps7_init' command is executed.
15:30:35 INFO  : 'ps7_post_config' command is executed.
15:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:35 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:35 INFO  : 'con' command is executed.
15:30:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:30:36 INFO  : Disconnected from the channel tcfchan#1.
15:35:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:35:44 INFO  : 'jtag frequency' command is executed.
15:35:44 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:35:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:35:46 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:35:47 INFO  : Context for 'APU' is selected.
15:35:50 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:35:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:50 INFO  : Context for 'APU' is selected.
15:35:51 INFO  : 'stop' command is executed.
15:35:51 INFO  : 'ps7_init' command is executed.
15:35:51 INFO  : 'ps7_post_config' command is executed.
15:35:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:35:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:52 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:52 INFO  : 'con' command is executed.
15:35:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:35:52 INFO  : Disconnected from the channel tcfchan#2.
15:42:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:42:36 INFO  : 'jtag frequency' command is executed.
15:42:36 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:42:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:42:38 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:42:39 INFO  : Context for 'APU' is selected.
15:42:41 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:42:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:41 INFO  : Context for 'APU' is selected.
15:42:41 INFO  : 'stop' command is executed.
15:42:42 INFO  : 'ps7_init' command is executed.
15:42:42 INFO  : 'ps7_post_config' command is executed.
15:42:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:42:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:42 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:43 INFO  : 'con' command is executed.
15:42:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:42:43 INFO  : Disconnected from the channel tcfchan#3.
15:43:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:43:46 INFO  : 'jtag frequency' command is executed.
15:43:47 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:43:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:43:49 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:43:49 INFO  : Context for 'APU' is selected.
15:43:52 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:43:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:52 INFO  : Context for 'APU' is selected.
15:43:52 INFO  : 'stop' command is executed.
15:43:53 INFO  : 'ps7_init' command is executed.
15:43:53 INFO  : 'ps7_post_config' command is executed.
15:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:53 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:53 INFO  : 'con' command is executed.
15:43:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:43:53 INFO  : Disconnected from the channel tcfchan#4.
15:44:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:44:28 INFO  : 'jtag frequency' command is executed.
15:44:28 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:44:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:44:31 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:44:31 INFO  : Context for 'APU' is selected.
15:44:35 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:44:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:35 INFO  : Context for 'APU' is selected.
15:44:35 INFO  : 'stop' command is executed.
15:44:36 INFO  : 'ps7_init' command is executed.
15:44:36 INFO  : 'ps7_post_config' command is executed.
15:44:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:44:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:36 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:37 INFO  : 'con' command is executed.
15:44:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:44:37 INFO  : Disconnected from the channel tcfchan#5.
15:45:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:45:03 INFO  : 'jtag frequency' command is executed.
15:45:03 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:45:06 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:45:06 INFO  : Context for 'APU' is selected.
15:45:09 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:45:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:09 INFO  : Context for 'APU' is selected.
15:45:09 INFO  : 'stop' command is executed.
15:45:10 INFO  : 'ps7_init' command is executed.
15:45:10 INFO  : 'ps7_post_config' command is executed.
15:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:10 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:10 INFO  : 'con' command is executed.
15:45:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:45:10 INFO  : Disconnected from the channel tcfchan#6.
15:52:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:52:47 INFO  : 'jtag frequency' command is executed.
15:52:47 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:52:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:52:49 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:52:49 INFO  : Context for 'APU' is selected.
15:52:52 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:52:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:52 INFO  : Context for 'APU' is selected.
15:52:52 INFO  : 'stop' command is executed.
15:52:52 INFO  : 'ps7_init' command is executed.
15:52:52 INFO  : 'ps7_post_config' command is executed.
15:52:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:52:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:53 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:53 INFO  : 'con' command is executed.
15:52:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:52:53 INFO  : Disconnected from the channel tcfchan#7.
15:53:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:53:51 INFO  : 'jtag frequency' command is executed.
15:53:51 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:53:53 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:53:53 INFO  : Context for 'APU' is selected.
15:53:55 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:53:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:56 INFO  : Context for 'APU' is selected.
15:53:56 INFO  : 'stop' command is executed.
15:53:56 INFO  : 'ps7_init' command is executed.
15:53:56 INFO  : 'ps7_post_config' command is executed.
15:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:56 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:57 INFO  : 'con' command is executed.
15:53:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:53:57 INFO  : Disconnected from the channel tcfchan#8.
15:54:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:54:33 INFO  : 'jtag frequency' command is executed.
15:54:33 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:54:35 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:54:36 INFO  : Context for 'APU' is selected.
15:54:39 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:54:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:39 INFO  : Context for 'APU' is selected.
15:54:39 INFO  : 'stop' command is executed.
15:54:39 INFO  : 'ps7_init' command is executed.
15:54:39 INFO  : 'ps7_post_config' command is executed.
15:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:40 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:40 INFO  : 'con' command is executed.
15:54:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:54:40 INFO  : Disconnected from the channel tcfchan#9.
15:55:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:55:45 INFO  : 'jtag frequency' command is executed.
15:55:45 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:55:47 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:55:47 INFO  : Context for 'APU' is selected.
15:55:49 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:55:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:50 INFO  : Context for 'APU' is selected.
15:55:50 INFO  : 'stop' command is executed.
15:55:50 INFO  : 'ps7_init' command is executed.
15:55:50 INFO  : 'ps7_post_config' command is executed.
15:55:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:55:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:50 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:51 INFO  : 'con' command is executed.
15:55:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:55:51 INFO  : Disconnected from the channel tcfchan#10.
15:56:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:56:49 INFO  : 'jtag frequency' command is executed.
15:56:49 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:56:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:56:51 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:56:52 INFO  : Context for 'APU' is selected.
15:56:54 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:56:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:55 INFO  : Context for 'APU' is selected.
15:56:55 INFO  : 'stop' command is executed.
15:56:55 INFO  : 'ps7_init' command is executed.
15:56:55 INFO  : 'ps7_post_config' command is executed.
15:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:55 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:56 INFO  : 'con' command is executed.
15:56:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:56:56 INFO  : Disconnected from the channel tcfchan#11.
16:01:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:01:48 INFO  : 'jtag frequency' command is executed.
16:01:48 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:01:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:01:51 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:01:51 INFO  : Context for 'APU' is selected.
16:01:54 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:01:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:54 INFO  : Context for 'APU' is selected.
16:01:54 INFO  : 'stop' command is executed.
16:01:54 INFO  : 'ps7_init' command is executed.
16:01:54 INFO  : 'ps7_post_config' command is executed.
16:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:55 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:55 INFO  : 'con' command is executed.
16:01:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:01:55 INFO  : Disconnected from the channel tcfchan#12.
16:03:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:03:29 INFO  : 'jtag frequency' command is executed.
16:03:29 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:03:31 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:03:32 INFO  : Context for 'APU' is selected.
16:03:34 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:03:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:34 INFO  : Context for 'APU' is selected.
16:03:34 INFO  : 'stop' command is executed.
16:03:35 INFO  : 'ps7_init' command is executed.
16:03:35 INFO  : 'ps7_post_config' command is executed.
16:03:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:35 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:36 INFO  : 'con' command is executed.
16:03:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:03:36 INFO  : Disconnected from the channel tcfchan#13.
16:06:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:06:49 INFO  : 'jtag frequency' command is executed.
16:06:49 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:06:52 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:06:52 INFO  : Context for 'APU' is selected.
16:06:54 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:06:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:54 INFO  : Context for 'APU' is selected.
16:06:54 INFO  : 'stop' command is executed.
16:06:55 INFO  : 'ps7_init' command is executed.
16:06:55 INFO  : 'ps7_post_config' command is executed.
16:06:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:55 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:55 INFO  : 'con' command is executed.
16:06:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:06:55 INFO  : Disconnected from the channel tcfchan#14.
16:17:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:17:14 INFO  : 'jtag frequency' command is executed.
16:17:14 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:17:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:17:17 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:17:17 INFO  : Context for 'APU' is selected.
16:17:20 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:17:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:20 INFO  : Context for 'APU' is selected.
16:17:20 INFO  : 'stop' command is executed.
16:17:21 INFO  : 'ps7_init' command is executed.
16:17:21 INFO  : 'ps7_post_config' command is executed.
16:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:21 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:21 INFO  : 'con' command is executed.
16:17:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:17:21 INFO  : Disconnected from the channel tcfchan#15.
16:18:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:18:54 INFO  : 'jtag frequency' command is executed.
16:18:54 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:18:56 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:18:56 INFO  : Context for 'APU' is selected.
16:18:59 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:18:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:59 INFO  : Context for 'APU' is selected.
16:18:59 INFO  : 'stop' command is executed.
16:18:59 INFO  : 'ps7_init' command is executed.
16:18:59 INFO  : 'ps7_post_config' command is executed.
16:18:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:00 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:00 INFO  : 'con' command is executed.
16:19:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:19:00 INFO  : Disconnected from the channel tcfchan#16.
16:21:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:21:49 INFO  : 'jtag frequency' command is executed.
16:21:49 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:21:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:21:51 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:21:52 INFO  : Context for 'APU' is selected.
16:21:54 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:21:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:54 INFO  : Context for 'APU' is selected.
16:21:54 INFO  : 'stop' command is executed.
16:21:55 INFO  : 'ps7_init' command is executed.
16:21:55 INFO  : 'ps7_post_config' command is executed.
16:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:55 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:55 INFO  : 'con' command is executed.
16:21:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:21:55 INFO  : Disconnected from the channel tcfchan#17.
16:27:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:27:14 INFO  : 'jtag frequency' command is executed.
16:27:14 INFO  : Sourcing of 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:27:16 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:27:16 INFO  : Context for 'APU' is selected.
16:27:19 INFO  : Hardware design information is loaded from 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:27:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:19 INFO  : Context for 'APU' is selected.
16:27:19 INFO  : 'stop' command is executed.
16:27:19 INFO  : 'ps7_init' command is executed.
16:27:19 INFO  : 'ps7_post_config' command is executed.
16:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:20 INFO  : The application 'C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:20 INFO  : 'con' command is executed.
16:27:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:27:20 INFO  : Disconnected from the channel tcfchan#18.
