{
   guistr: "# # String gsaved with Nlview 6.4.12  2014-12-16 bk=1.3272 VDI=35 GEI=35 GUI=JA:1.8
#  -string -flagsOSRD
preplace port USB_IFAULT -pg 1 -y 1900 -defaultsOSRD
preplace port ADC1_CK_N -pg 1 -y 1520 -defaultsOSRD
preplace port DDR -pg 1 -y 100 -defaultsOSRD
preplace port FPGA_CK_N -pg 1 -y 1210 -defaultsOSRD
preplace port P65 -pg 1 -y 1910 -defaultsOSRD
preplace port ADC1_CK_P -pg 1 -y 1680 -defaultsOSRD
preplace port GPS_PPS -pg 1 -y 1260 -defaultsOSRD
preplace port LED_FLG -pg 1 -y 860 -defaultsOSRD
preplace port RADIO_RTS -pg 1 -y 910 -defaultsOSRD
preplace port FPGA_CK_P -pg 1 -y 1190 -defaultsOSRD
preplace port ADC_PWD -pg 1 -y 1890 -defaultsOSRD
preplace port ADC3_CK_N -pg 1 -y 1600 -defaultsOSRD
preplace port RADIO_RST_IN -pg 1 -y 1880 -defaultsOSRD
preplace port GPS_RX -pg 1 -y 1770 -defaultsOSRD
preplace port WATCHDOG -pg 1 -y 1850 -defaultsOSRD
preplace port ADC4_CK_N -pg 1 -y 1440 -defaultsOSRD
preplace port ADC3_CK_P -pg 1 -y 1460 -defaultsOSRD
preplace port ADC0_CK_N -pg 1 -y 1640 -defaultsOSRD
preplace port ADC4_CK_P -pg 1 -y 1540 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 120 -defaultsOSRD
preplace port TRIG_OUT -pg 1 -y 580 -defaultsOSRD
preplace port ADC0_CK_P -pg 1 -y 1700 -defaultsOSRD
preplace port TRIG_IN -pg 1 -y 690 -defaultsOSRD
preplace port ADC2_CK_N -pg 1 -y 1480 -defaultsOSRD
preplace port RADIO_RST_OUT -pg 1 -y 1870 -defaultsOSRD
preplace port ADC2_CK_P -pg 1 -y 1500 -defaultsOSRD
preplace port GPS_TX -pg 1 -y 1700 -defaultsOSRD
preplace port RADIO_CTS -pg 1 -y 360 -defaultsOSRD
preplace portBus adc2_n -pg 1 -y 1340 -defaultsOSRD
preplace portBus adc3_p -pg 1 -y 1400 -defaultsOSRD
preplace portBus adc0_n -pg 1 -y 1580 -defaultsOSRD
preplace portBus LED_ASY -pg 1 -y 600 -defaultsOSRD
preplace portBus ext1_dat -pg 1 -y 2020 -defaultsOSRD
preplace portBus ext0_ctl -pg 1 -y 1960 -defaultsOSRD
preplace portBus ext1_ctl -pg 1 -y 2000 -defaultsOSRD
preplace portBus adc2_p -pg 1 -y 1620 -defaultsOSRD
preplace portBus adc0_p -pg 1 -y 1420 -defaultsOSRD
preplace portBus ext0_dat -pg 1 -y 1980 -defaultsOSRD
preplace portBus adc4_n -pg 1 -y 1380 -defaultsOSRD
preplace portBus adc1_n -pg 1 -y 1660 -defaultsOSRD
preplace portBus hconf -pg 1 -y 1860 -defaultsOSRD
preplace portBus adc4_p -pg 1 -y 1720 -defaultsOSRD
preplace portBus P6X -pg 1 -y 660 -defaultsOSRD
preplace portBus adc1_p -pg 1 -y 1360 -defaultsOSRD
preplace portBus adc3_n -pg 1 -y 1560 -defaultsOSRD
preplace inst test_control_0 -pg 1 -lvl 5 -y 2250 -defaultsOSRD
preplace inst zync_block|proc_sys_reset_0 -pg 1 -lvl 2 -y 1480 -defaultsOSRD
preplace inst time_tagging_0 -pg 1 -lvl 5 -y 1990 -defaultsOSRD
preplace inst zync_block|axi_cdma_0 -pg 1 -lvl 1 -y 1060 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 5 -y 2810 -defaultsOSRD
preplace inst zync_block|axi_cdma_1 -pg 1 -lvl 1 -y 1460 -defaultsOSRD
preplace inst clock_1pps_0 -pg 1 -lvl 4 -y 2510 -defaultsOSRD
preplace inst zync_block|axi_interconnect_0 -pg 1 -lvl 3 -y 740 -defaultsOSRD
preplace inst zync_block|axi_interconnect_1 -pg 1 -lvl 2 -y 320 -defaultsOSRD
preplace inst zync_block|axi_interconnect_2 -pg 1 -lvl 2 -y 1180 -defaultsOSRD
preplace inst zync_block|xlconcat_0 -pg 1 -lvl 2 -y 1640 -defaultsOSRD
preplace inst zync_block|processing_system7_0 -pg 1 -lvl 3 -y 1340 -defaultsOSRD
preplace inst fake_signal_0 -pg 1 -lvl 3 -y 1500 -defaultsOSRD
preplace inst interface_uub_dfn3_0 -pg 1 -lvl 5 -y 2660 -defaultsOSRD
preplace inst filter_block -pg 1 -lvl 4 -y 2050 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -y 2440 -defaultsOSRD
preplace inst zync_block -pg 1 -lvl 4 -y 370 -regy -290 -defaultsOSRD
preplace inst trigger_memory_block -pg 1 -lvl 5 -y 510 -defaultsOSRD
preplace inst adc_inputs -pg 1 -lvl 2 -y 1520 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -y 1200 -defaultsOSRD
preplace netloc zync_block|axi_interconnect_0_M06_AXI 1 3 1 2670
preplace netloc SHWR_MEM2P_1 1 4 1 2970
preplace netloc SHWR_MEM1P_1 1 4 1 2960
preplace netloc ADC3_1 1 3 2 1080 30 NJ
preplace netloc RADIO_RST_IN_1 1 0 5 NJ 1880 NJ 1880 NJ 2650 NJ 2650 2900
preplace netloc zync_block|axi_interconnect_0_M04_AXI 1 3 1 2640
preplace netloc test_control_0_PPS 1 4 2 3260 2520 4540
preplace netloc ADC1_1 1 3 2 1100 10 NJ
preplace netloc GPS_PPS_1 1 0 5 NJ 1730 NJ 1770 NJ 2260 NJ 2260 N
preplace netloc zync_block|axi_interconnect_1_M05_AXI 1 2 1 2090
preplace netloc processing_system7_0_FIXED_IO 1 4 2 2860 120 NJ
preplace netloc zync_block_M04_AXI 1 4 1 3000
preplace netloc SHWR_MEM0P_1 1 4 1 2950
preplace netloc interface_uub_dfn3_0_RADIO_RST_OUT 1 5 1 4640
preplace netloc ADC4_CK_N_1 1 0 2 NJ 1440 N
preplace netloc ADC2_CK_P_1 1 0 2 NJ 1500 N
preplace netloc FPGA_CK_P_1 1 0 1 N
preplace netloc zync_block|axi_interconnect_0_M12_AXI 1 3 1 N
preplace netloc zync_block|proc_sys_reset_0_peripheral_aresetn 1 0 4 1350 980 1650 950 2070 1510 NJ
preplace netloc adc0_p_1 1 0 2 NJ 1420 N
preplace netloc ADC0_CK_P_1 1 0 2 NJ 1700 N
preplace netloc zync_block|GPS_UART_INT_1 1 0 2 NJ 1740 NJ
preplace netloc axi_uartlite_0_tx 1 5 1 4620
preplace netloc RADIO_CTS_1 1 0 4 NJ 360 NJ 360 NJ 360 1140
preplace netloc trigger_memory_block_MUON_IRQ 1 3 3 1170 1820 NJ 870 4490
preplace netloc interface_uub_dfn3_1_USE_FAKE_SHWR 1 2 4 770 1950 NJ 1950 NJ 1750 4480
preplace netloc adc1_n_1 1 0 2 NJ 1660 N
preplace netloc adc2_n_1 1 0 2 NJ 1340 N
preplace netloc proc_sys_reset_0_peripheral_reset 1 4 1 3060
preplace netloc adc4_n_1 1 0 2 NJ 1380 N
preplace netloc zync_block|axi_cdma_0_M_AXI 1 1 1 1630
preplace netloc TRIG_IN_1 1 0 5 NJ 690 NJ 690 NJ 690 NJ 1790 3110
preplace netloc zync_block|proc_sys_reset_0_peripheral_reset 1 2 2 2030 1530 NJ
preplace netloc zync_block_MUON_MEM0_PDT 1 4 1 2930
preplace netloc zync_block_MUON_MEM 1 4 1 2850
preplace netloc zync_block|axi_interconnect_0_M09_AXI 1 3 1 N
preplace netloc zync_block|axi_interconnect_1_M00_AXI 1 2 2 N 270 NJ
preplace netloc processing_system7_0_DDR 1 4 2 2850 100 NJ
preplace netloc fake_signal_0_ADC0_OUT 1 3 2 1060 1800 NJ
preplace netloc zync_block|axi_cdma_1_cdma_introut 1 1 1 1630
preplace netloc zync_block|processing_system7_0_UART0_RTSN 1 3 1 N
preplace netloc trigger_memory_block_MUON_EVT_CTR 1 4 2 3290 1740 4510
preplace netloc adc2_p_1 1 0 2 NJ 1620 N
preplace netloc zync_block|axi_interconnect_0_M02_AXI 1 3 1 2580
preplace netloc zync_block|axi_interconnect_0_M00_AXI 1 0 4 1370 930 NJ 930 NJ 1170 2560
preplace netloc zync_block|axi_cdma_0_M_AXI_SG 1 1 1 1640
preplace netloc interface_uub_dfn3_1_USE_FAKE_MUON 1 2 4 760 1370 NJ 1840 NJ 1700 4530
preplace netloc GPS_UART_INT_1 1 3 3 1160 1960 NJ 1770 4550
preplace netloc USB_IFAULT_1 1 0 5 NJ 1900 NJ 1900 NJ 2660 NJ 2660 2860
preplace netloc trigger_memory_0_SHWR_EVT_CTR 1 4 2 3350 1810 4560
preplace netloc FPGA_CK_N_1 1 0 1 N
preplace netloc zync_block|axi_interconnect_0_M15_AXI 1 3 1 N
preplace netloc zync_block|proc_sys_reset_0_interconnect_aresetn 1 1 2 1680 1380 2020
preplace netloc trigger_memory_0_SHWR_BUF_WNUM 1 4 2 3340 1800 4570
preplace netloc zync_block_MUON_MEM1P 1 4 1 2940
preplace netloc zync_block|axi_interconnect_1_M02_AXI 1 2 2 NJ 300 NJ
preplace netloc zync_block|processing_system7_0_FIXED_IO 1 3 1 2620
preplace netloc zync_block|MUON_INT_1 1 0 2 1370 1680 NJ
preplace netloc SHWR_MEM3P_1 1 4 1 3010
preplace netloc axi_interconnect_0_M05_AXI 1 4 1 2990
preplace netloc zync_block|axi_interconnect_1_M04_AXI 1 2 2 NJ 320 NJ
preplace netloc zync_block|processing_system7_0_DDR 1 3 1 2590
preplace netloc zync_block|RADIO_CTS_1 1 0 4 NJ 1730 NJ 1730 NJ 1730 2550
preplace netloc trigger_memory_block_P6X 1 5 1 4620
preplace netloc adc_inputs_SYNC_OUT0 1 2 1 N
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 4 1 3170
preplace netloc test_control_0_FAKE_MODE 1 2 4 780 2350 NJ 2350 NJ 2350 4480
preplace netloc adc_inputs_SYNC_OUT1 1 2 1 710
preplace netloc filter_block_OUT0 1 4 1 3180
preplace netloc ADC1_CK_N_1 1 0 2 NJ 1520 N
preplace netloc zync_block|axi_cdma_0_cdma_introut 1 1 1 1640
preplace netloc filter_block_OUT1 1 4 1 3200
preplace netloc adc_inputs_SYNC_OUT2 1 2 1 720
preplace netloc In_regional_ck_0_IBUF_OUT 1 1 4 400 1260 750 2080 1120 2130 3230
preplace netloc zync_block|axi_interconnect_0_M07_AXI 1 3 1 N
preplace netloc zync_block|axi_interconnect_0_M05_AXI 1 3 1 2660
preplace netloc zync_block|axi_interconnect_2_M00_AXI 1 2 2 NJ 1160 NJ
preplace netloc adc_inputs_SYNC_OUT3 1 2 1 700
preplace netloc trigger_memory_block_LEDBAR 1 5 1 4620
preplace netloc filter_block_OUT2 1 4 1 3220
preplace netloc hconf_1 1 0 5 NJ 1860 NJ 1860 NJ 2640 NJ 2640 N
preplace netloc adc_inputs_SYNC_OUT4 1 2 1 N
preplace netloc zync_block|trigger_memory_0_IRQ 1 0 2 NJ 1620 NJ
preplace netloc zync_block|processing_system7_0_FCLK_CLK0 1 0 4 1360 1380 1670 940 2060 1500 2700
preplace netloc SHWR_MEM4P_1 1 4 1 3020
preplace netloc trigger_memory_block_TRIG_OUT 1 5 1 4670
preplace netloc zync_block|axi_interconnect_0_M08_AXI 1 3 1 N
preplace netloc zync_block|processing_system7_0_FCLK_CLK1 1 3 1 2690
preplace netloc ADC4_1 1 3 2 1120 40 NJ
preplace netloc adc3_n_1 1 0 2 NJ 1560 N
preplace netloc trigger_memory_0_SHWR_TRIGGER 1 4 2 3300 1710 4500
preplace netloc Net 1 5 1 4630
preplace netloc rx_1 1 0 6 NJ 1770 NJ 1780 NJ 2360 NJ 2360 NJ 2360 4480
preplace netloc trigger_memory_0_IRQ 1 3 3 1150 1830 NJ 880 4480
preplace netloc processing_system7_0_FCLK_CLK0 1 4 1 3150
preplace netloc zync_block|axi_interconnect_1_M03_AXI 1 2 2 NJ 310 NJ
preplace netloc zync_block_M06_AXI 1 4 1 2980
preplace netloc zync_block_RADIO_RTS 1 4 2 2920 140 NJ
preplace netloc zync_block|axi_interconnect_1_M01_AXI 1 2 2 N 290 NJ
preplace netloc trigger_memory_0_SHWR_BUF_RNUM 1 4 2 3330 1790 4580
preplace netloc zync_block|xlconcat_0_dout 1 2 1 2090
preplace netloc zync_block|axi_cdma_1_M_AXI_SG 1 1 1 1660
preplace netloc zync_block_MUON_MEM1 1 4 1 2910
preplace netloc ADC1_CK_P_1 1 0 2 NJ 1680 N
preplace netloc ADC3_CK_N_1 1 0 2 NJ 1600 N
preplace netloc zync_block_M03_AXI 1 4 1 3030
preplace netloc adc1_p_1 1 0 2 NJ 1360 N
preplace netloc ADC2_CK_N_1 1 0 2 NJ 1480 N
preplace netloc zync_block|axi_interconnect_0_M01_AXI 1 3 1 2570
preplace netloc zync_block|processing_system7_0_M_AXI_GP0 1 2 2 2100 1180 2540
preplace netloc trigger_memory_0_DEAD 1 4 2 3320 1730 4590
preplace netloc zync_block|axi_interconnect_0_M10_AXI 1 3 1 N
preplace netloc ADC2_1 1 3 2 1110 20 NJ
preplace netloc adc0_n_1 1 0 2 NJ 1580 N
preplace netloc clock_1pps_0_CLK1PPS 1 4 1 3250
preplace netloc zync_block|axi_interconnect_0_M14_AXI 1 0 4 1370 1370 NJ 1370 NJ 1190 2550
preplace netloc zync_block_SHWR_MEM0 1 4 1 2860
preplace netloc zync_block_FCLK_CLK1 1 4 1 N
preplace netloc zync_block|axi_interconnect_0_M03_AXI 1 3 1 2600
preplace netloc zync_block|axi_cdma_1_M_AXI 1 1 1 1650
preplace netloc zync_block|processing_system7_0_FCLK_RESET0_N 1 1 3 1680 1390 NJ 1520 2540
preplace netloc zync_block_SHWR_MEM1 1 4 1 2870
preplace netloc adc4_p_1 1 0 2 NJ 1720 N
preplace netloc ADC3_CK_P_1 1 0 2 NJ 1460 N
preplace netloc zync_block|axi_interconnect_2_M01_AXI 1 2 2 NJ 1490 NJ
preplace netloc zync_block|axi_interconnect_2_M02_AXI 1 2 1 2020
preplace netloc zync_block_SHWR_MEM2 1 4 1 2880
preplace netloc xlconstant_0_dout 1 5 1 4670
preplace netloc trigger_memory_0_MUON_BUF_RNUM 1 4 2 3270 1760 4610
preplace netloc zync_block|axi_interconnect_0_M11_AXI 1 3 1 N
preplace netloc zync_block_MUON_INTR_IFC 1 4 1 3040
preplace netloc zync_block_SHWR_MEM3 1 4 1 2890
preplace netloc interface_uub_dfn3_0_ADC_PWD 1 5 1 4650
preplace netloc adc3_p_1 1 0 2 NJ 1400 N
preplace netloc trigger_memory_0_MUON_TRIGGER 1 4 2 3310 1720 4520
preplace netloc zync_block_SHWR_MEM4 1 4 1 2900
preplace netloc LED_FLG_1 1 0 5 NJ 860 NJ 860 NJ 860 NJ 1810 3140
preplace netloc zync_block|axi_interconnect_0_M13_AXI 1 3 1 N
preplace netloc ADC4_CK_P_1 1 0 2 NJ 1540 N
preplace netloc zync_block_M02_AXI 1 4 1 3080
preplace netloc zync_block_M01_AXI 1 4 1 3090
preplace netloc interface_uub_dfn3_0_P65 1 5 1 4660
preplace netloc ADC0_CK_N_1 1 0 2 NJ 1640 N
preplace netloc trigger_memory_0_MUON_BUF_WNUM 1 4 2 3280 1780 4600
levelinfo -pg 1 130 270 560 920 2030 4320 4690
levelinfo -hier zync_block 1330 1500 1850 2320 2720
",
}
0