$hdl_spec = {
    -vlog_incdirs => ["src/rtl/clkdist",
   		"/p/com/eda/intel/ace/2.01.16/lib/Verilog",
    			],
    -vlog_lib_dirs => [ qw(
                        src/rtl/clkdist
                ) ],
    -vlog_files => [ 
    		"src/rtl/clkdist/hqm_rcfwl_gclk_pccdu.sv",
    		"src/rtl/clkdist/hqm_rcfwl_gclk_pccdu_dop.sv",
    		"src/rtl/clkdist/hqm_rcfwl_gclk_pccdu_dop_clkdiv.sv",
		"src/rtl/clkdist/hqm_rcfwl_gclk_pccdu_dop_wrapper.sv",
		"src/rtl/clkdist/hqm_rcfwl_gclk_pccdu_edge_det.sv",
		"src/rtl/clkdist/hqm_rcfwl_gclk_pccdu_dop_reset_mux.sv",
		"src/rtl/clkdist/hqm_rcfwl_gclk_pccdu_dop_clken_mux.sv",
		"src/rtl/clkdist/hqm_rcfwl_gclk_pccdu_dop_scanclk.sv",
		"src/rtl/common/hqm_rcfwl_gclk_map.sv",
		],
	-vlog_opts => [
	               "+define+HIERREF",
              	       "-sverilog",
	      	       "+libext+.v+.vs+.sv",
              	       "+define+VCSSIM",
	      	       "+define+VCS",
		       "-assert svaext",
                            ],

    
};
