|DE1_SoC_TV
ADC_CS_N <> <UNC>
ADC_DIN <= <GND>
ADC_DOUT => ~NO_FANOUT~
ADC_SCLK <= <GND>
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_BCLK <> AUDIO_DAC:u12.oAUD_BCK
AUD_DACDAT <= AUDIO_DAC:u12.oAUD_DATA
AUD_DACLRCK <> AUDIO_DAC:u12.oAUD_LRCK
AUD_XCK <= AUD_CTRL_CLK.DB_MAX_OUTPUT_PORT_TYPE
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN2
DRAM_ADDR[0] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[1] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[2] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[3] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[4] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[5] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[6] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[7] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[8] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[9] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[10] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[11] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[12] <= Sdram_Control_4Port:u6.SA
DRAM_BA[0] <= Sdram_Control_4Port:u6.BA
DRAM_BA[1] <= Sdram_Control_4Port:u6.BA
DRAM_CAS_N <= Sdram_Control_4Port:u6.CAS_N
DRAM_CKE <= Sdram_Control_4Port:u6.CKE
DRAM_CLK <= Sdram_Control_4Port:u6.SDR_CLK
DRAM_CS_N <= Sdram_Control_4Port:u6.CS_N
DRAM_DQ[0] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[1] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[2] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[3] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[4] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[5] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[6] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[7] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[8] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[9] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[10] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[11] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[12] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[13] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[14] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[15] <> Sdram_Control_4Port:u6.DQ
DRAM_LDQM <= Sdram_Control_4Port:u6.DQM
DRAM_RAS_N <= Sdram_Control_4Port:u6.RAS_N
DRAM_UDQM <= Sdram_Control_4Port:u6.DQM
DRAM_WE_N <= Sdram_Control_4Port:u6.WE_N
FPGA_I2C_SCLK <= I2C_AV_Config:u1.I2C_SCLK
FPGA_I2C_SDAT <> I2C_AV_Config:u1.I2C_SDAT
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
IRDA_RXD => ~NO_FANOUT~
IRDA_TXD <= <GND>
KEY[0] => KEY[0].IN2
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
PS2_CLK <> <UNC>
PS2_CLK2 <> <UNC>
PS2_DAT <> <UNC>
PS2_DAT2 <> <UNC>
SW[0] => outputR.OUTPUTSELECT
SW[0] => outputR.OUTPUTSELECT
SW[0] => outputR.OUTPUTSELECT
SW[0] => outputR.OUTPUTSELECT
SW[0] => outputR.OUTPUTSELECT
SW[0] => outputR.OUTPUTSELECT
SW[0] => outputR.OUTPUTSELECT
SW[0] => outputR.OUTPUTSELECT
SW[0] => outputR.OUTPUTSELECT
SW[0] => outputR.OUTPUTSELECT
SW[0] => outputR.OUTPUTSELECT
SW[0] => outputG.OUTPUTSELECT
SW[0] => outputG.OUTPUTSELECT
SW[0] => outputG.OUTPUTSELECT
SW[0] => outputG.OUTPUTSELECT
SW[0] => outputG.OUTPUTSELECT
SW[0] => outputG.OUTPUTSELECT
SW[0] => outputG.OUTPUTSELECT
SW[0] => outputG.OUTPUTSELECT
SW[0] => outputG.OUTPUTSELECT
SW[0] => outputG.OUTPUTSELECT
SW[0] => outputG.OUTPUTSELECT
SW[0] => outputB.OUTPUTSELECT
SW[0] => outputB.OUTPUTSELECT
SW[0] => outputB.OUTPUTSELECT
SW[0] => outputB.OUTPUTSELECT
SW[0] => outputB.OUTPUTSELECT
SW[0] => outputB.OUTPUTSELECT
SW[0] => outputB.OUTPUTSELECT
SW[0] => outputB.OUTPUTSELECT
SW[0] => outputB.OUTPUTSELECT
SW[0] => outputB.OUTPUTSELECT
SW[1] => outputR.OUTPUTSELECT
SW[1] => outputR.OUTPUTSELECT
SW[1] => outputR.OUTPUTSELECT
SW[1] => outputR.OUTPUTSELECT
SW[1] => outputR.OUTPUTSELECT
SW[1] => outputR.OUTPUTSELECT
SW[1] => outputR.OUTPUTSELECT
SW[1] => outputR.OUTPUTSELECT
SW[1] => outputR.OUTPUTSELECT
SW[1] => outputR.OUTPUTSELECT
SW[1] => outputR.OUTPUTSELECT
SW[1] => outputG.OUTPUTSELECT
SW[1] => outputG.OUTPUTSELECT
SW[1] => outputG.OUTPUTSELECT
SW[1] => outputG.OUTPUTSELECT
SW[1] => outputG.OUTPUTSELECT
SW[1] => outputG.OUTPUTSELECT
SW[1] => outputG.OUTPUTSELECT
SW[1] => outputG.OUTPUTSELECT
SW[1] => outputG.OUTPUTSELECT
SW[1] => outputG.OUTPUTSELECT
SW[1] => outputG.OUTPUTSELECT
SW[1] => outputB.OUTPUTSELECT
SW[1] => outputB.OUTPUTSELECT
SW[1] => outputB.OUTPUTSELECT
SW[1] => outputB.OUTPUTSELECT
SW[1] => outputB.OUTPUTSELECT
SW[1] => outputB.OUTPUTSELECT
SW[1] => outputB.OUTPUTSELECT
SW[1] => outputB.OUTPUTSELECT
SW[1] => outputB.OUTPUTSELECT
SW[1] => outputB.OUTPUTSELECT
SW[1] => outputB.OUTPUTSELECT
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
TD_CLK27 => TD_CLK27.IN11
TD_DATA[0] => TD_DATA[0].IN1
TD_DATA[1] => TD_DATA[1].IN1
TD_DATA[2] => TD_DATA[2].IN1
TD_DATA[3] => TD_DATA[3].IN1
TD_DATA[4] => TD_DATA[4].IN1
TD_DATA[5] => TD_DATA[5].IN1
TD_DATA[6] => TD_DATA[6].IN1
TD_DATA[7] => TD_DATA[7].IN1
TD_HS => TD_HS.IN1
TD_RESET_N <= <VCC>
TD_VS => TD_VS.IN1
VGA_B[0] <= VGA_Ctrl:u9.oVGA_B
VGA_B[1] <= VGA_Ctrl:u9.oVGA_B
VGA_B[2] <= VGA_Ctrl:u9.oVGA_B
VGA_B[3] <= VGA_Ctrl:u9.oVGA_B
VGA_B[4] <= VGA_Ctrl:u9.oVGA_B
VGA_B[5] <= VGA_Ctrl:u9.oVGA_B
VGA_B[6] <= VGA_Ctrl:u9.oVGA_B
VGA_B[7] <= VGA_Ctrl:u9.oVGA_B
VGA_BLANK_N <= VGA_Ctrl:u9.oVGA_BLANK
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_Ctrl:u9.oVGA_G
VGA_G[1] <= VGA_Ctrl:u9.oVGA_G
VGA_G[2] <= VGA_Ctrl:u9.oVGA_G
VGA_G[3] <= VGA_Ctrl:u9.oVGA_G
VGA_G[4] <= VGA_Ctrl:u9.oVGA_G
VGA_G[5] <= VGA_Ctrl:u9.oVGA_G
VGA_G[6] <= VGA_Ctrl:u9.oVGA_G
VGA_G[7] <= VGA_Ctrl:u9.oVGA_G
VGA_HS <= VGA_Ctrl:u9.oVGA_HS
VGA_R[0] <= VGA_Ctrl:u9.oVGA_R
VGA_R[1] <= VGA_Ctrl:u9.oVGA_R
VGA_R[2] <= VGA_Ctrl:u9.oVGA_R
VGA_R[3] <= VGA_Ctrl:u9.oVGA_R
VGA_R[4] <= VGA_Ctrl:u9.oVGA_R
VGA_R[5] <= VGA_Ctrl:u9.oVGA_R
VGA_R[6] <= VGA_Ctrl:u9.oVGA_R
VGA_R[7] <= VGA_Ctrl:u9.oVGA_R
VGA_SYNC_N <= VGA_Ctrl:u9.oVGA_SYNC
VGA_VS <= VGA_Ctrl:u9.oVGA_VS


|DE1_SoC_TV|TD_Detect:u2
oTD_Stable <= oTD_Stable.DB_MAX_OUTPUT_PORT_TYPE
oNTSC <= NTSC.DB_MAX_OUTPUT_PORT_TYPE
oPAL <= PAL.DB_MAX_OUTPUT_PORT_TYPE
iTD_VS => Pre_VS.DATAIN
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Equal0.IN0
iTD_HS => PAL.CLK
iTD_HS => NTSC.CLK
iTD_HS => Stable_Cont[0].CLK
iTD_HS => Stable_Cont[1].CLK
iTD_HS => Stable_Cont[2].CLK
iTD_HS => Stable_Cont[3].CLK
iTD_HS => Stable_Cont[4].CLK
iTD_HS => Stable_Cont[5].CLK
iTD_HS => Stable_Cont[6].CLK
iTD_HS => Stable_Cont[7].CLK
iTD_HS => Pre_VS.CLK
iRST_N => PAL.ACLR
iRST_N => NTSC.ACLR
iRST_N => Stable_Cont[0].ACLR
iRST_N => Stable_Cont[1].ACLR
iRST_N => Stable_Cont[2].ACLR
iRST_N => Stable_Cont[3].ACLR
iRST_N => Stable_Cont[4].ACLR
iRST_N => Stable_Cont[5].ACLR
iRST_N => Stable_Cont[6].ACLR
iRST_N => Stable_Cont[7].ACLR
iRST_N => Pre_VS.ACLR


|DE1_SoC_TV|Reset_Delay:u3
iCLK => oRST_2~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_0~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
iCLK => Cont[20].CLK
iCLK => Cont[21].CLK
iRST => oRST_2~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_0~reg0.ACLR
iRST => Cont[0].ACLR
iRST => Cont[1].ACLR
iRST => Cont[2].ACLR
iRST => Cont[3].ACLR
iRST => Cont[4].ACLR
iRST => Cont[5].ACLR
iRST => Cont[6].ACLR
iRST => Cont[7].ACLR
iRST => Cont[8].ACLR
iRST => Cont[9].ACLR
iRST => Cont[10].ACLR
iRST => Cont[11].ACLR
iRST => Cont[12].ACLR
iRST => Cont[13].ACLR
iRST => Cont[14].ACLR
iRST => Cont[15].ACLR
iRST => Cont[16].ACLR
iRST => Cont[17].ACLR
iRST => Cont[18].ACLR
iRST => Cont[19].ACLR
iRST => Cont[20].ACLR
iRST => Cont[21].ACLR
oRST_0 <= oRST_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_1 <= oRST_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_2 <= oRST_2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|ITU_656_Decoder:u4
iTD_DATA[0] => Window[0].DATAIN
iTD_DATA[0] => Cb[0].DATAIN
iTD_DATA[0] => Cr[0].DATAIN
iTD_DATA[0] => YCbCr[8].DATAIN
iTD_DATA[1] => Window[1].DATAIN
iTD_DATA[1] => Cb[1].DATAIN
iTD_DATA[1] => Cr[1].DATAIN
iTD_DATA[1] => YCbCr[9].DATAIN
iTD_DATA[2] => Window[2].DATAIN
iTD_DATA[2] => Cb[2].DATAIN
iTD_DATA[2] => Cr[2].DATAIN
iTD_DATA[2] => YCbCr[10].DATAIN
iTD_DATA[3] => Window[3].DATAIN
iTD_DATA[3] => Cb[3].DATAIN
iTD_DATA[3] => Cr[3].DATAIN
iTD_DATA[3] => YCbCr[11].DATAIN
iTD_DATA[4] => Window[4].DATAIN
iTD_DATA[4] => SAV.IN1
iTD_DATA[4] => Cb[4].DATAIN
iTD_DATA[4] => Cr[4].DATAIN
iTD_DATA[4] => YCbCr[12].DATAIN
iTD_DATA[5] => Window[5].DATAIN
iTD_DATA[5] => Cb[5].DATAIN
iTD_DATA[5] => Cr[5].DATAIN
iTD_DATA[5] => YCbCr[13].DATAIN
iTD_DATA[5] => FVAL.DATAIN
iTD_DATA[6] => Window[6].DATAIN
iTD_DATA[6] => Field.DATAIN
iTD_DATA[6] => Cb[6].DATAIN
iTD_DATA[6] => Cr[6].DATAIN
iTD_DATA[6] => YCbCr[14].DATAIN
iTD_DATA[7] => Window[7].DATAIN
iTD_DATA[7] => Cb[7].DATAIN
iTD_DATA[7] => Cr[7].DATAIN
iTD_DATA[7] => YCbCr[15].DATAIN
oTV_X[0] <= Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[1] <= Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[2] <= Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[3] <= Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[4] <= Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[5] <= Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[6] <= Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[7] <= Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[8] <= Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[9] <= Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[0] <= TV_Y[0].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[1] <= TV_Y[1].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[2] <= TV_Y[2].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[3] <= TV_Y[3].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[4] <= TV_Y[4].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[5] <= TV_Y[5].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[6] <= TV_Y[6].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[7] <= TV_Y[7].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[8] <= TV_Y[8].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[9] <= TV_Y[9].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[0] <= Data_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[1] <= Data_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[2] <= Data_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[3] <= Data_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[4] <= Data_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[5] <= Data_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[6] <= Data_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[7] <= Data_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[8] <= Data_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[9] <= Data_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[10] <= Data_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[11] <= Data_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[12] <= Data_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[13] <= Data_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[14] <= Data_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[15] <= Data_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[16] <= Data_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[17] <= Data_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[18] <= Data_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[19] <= Data_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[20] <= Data_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[21] <= Data_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[22] <= Data_Cont[22].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[23] <= Data_Cont[23].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[24] <= Data_Cont[24].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[25] <= Data_Cont[25].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[26] <= Data_Cont[26].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[27] <= Data_Cont[27].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[28] <= Data_Cont[28].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[29] <= Data_Cont[29].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[30] <= Data_Cont[30].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[31] <= Data_Cont[31].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[0] <= YCbCr[0].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[1] <= YCbCr[1].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[2] <= YCbCr[2].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[3] <= YCbCr[3].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[4] <= YCbCr[4].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[5] <= YCbCr[5].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[6] <= YCbCr[6].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[7] <= YCbCr[7].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[8] <= YCbCr[8].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[9] <= YCbCr[9].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[10] <= YCbCr[10].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[11] <= YCbCr[11].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[12] <= YCbCr[12].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[13] <= YCbCr[13].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[14] <= YCbCr[14].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[15] <= YCbCr[15].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= Data_Valid.DB_MAX_OUTPUT_PORT_TYPE
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSkip => always0.IN1
iRST_N => Data_Cont[0].ACLR
iRST_N => Data_Cont[1].ACLR
iRST_N => Data_Cont[2].ACLR
iRST_N => Data_Cont[3].ACLR
iRST_N => Data_Cont[4].ACLR
iRST_N => Data_Cont[5].ACLR
iRST_N => Data_Cont[6].ACLR
iRST_N => Data_Cont[7].ACLR
iRST_N => Data_Cont[8].ACLR
iRST_N => Data_Cont[9].ACLR
iRST_N => Data_Cont[10].ACLR
iRST_N => Data_Cont[11].ACLR
iRST_N => Data_Cont[12].ACLR
iRST_N => Data_Cont[13].ACLR
iRST_N => Data_Cont[14].ACLR
iRST_N => Data_Cont[15].ACLR
iRST_N => Data_Cont[16].ACLR
iRST_N => Data_Cont[17].ACLR
iRST_N => Data_Cont[18].ACLR
iRST_N => Data_Cont[19].ACLR
iRST_N => Data_Cont[20].ACLR
iRST_N => Data_Cont[21].ACLR
iRST_N => Data_Cont[22].ACLR
iRST_N => Data_Cont[23].ACLR
iRST_N => Data_Cont[24].ACLR
iRST_N => Data_Cont[25].ACLR
iRST_N => Data_Cont[26].ACLR
iRST_N => Data_Cont[27].ACLR
iRST_N => Data_Cont[28].ACLR
iRST_N => Data_Cont[29].ACLR
iRST_N => Data_Cont[30].ACLR
iRST_N => Data_Cont[31].ACLR
iRST_N => TV_Y[0].ACLR
iRST_N => TV_Y[1].ACLR
iRST_N => TV_Y[2].ACLR
iRST_N => TV_Y[3].ACLR
iRST_N => TV_Y[4].ACLR
iRST_N => TV_Y[5].ACLR
iRST_N => TV_Y[6].ACLR
iRST_N => TV_Y[7].ACLR
iRST_N => TV_Y[8].ACLR
iRST_N => TV_Y[9].ACLR
iRST_N => FVAL.ACLR
iRST_N => YCbCr[0].ACLR
iRST_N => YCbCr[1].ACLR
iRST_N => YCbCr[2].ACLR
iRST_N => YCbCr[3].ACLR
iRST_N => YCbCr[4].ACLR
iRST_N => YCbCr[5].ACLR
iRST_N => YCbCr[6].ACLR
iRST_N => YCbCr[7].ACLR
iRST_N => YCbCr[8].ACLR
iRST_N => YCbCr[9].ACLR
iRST_N => YCbCr[10].ACLR
iRST_N => YCbCr[11].ACLR
iRST_N => YCbCr[12].ACLR
iRST_N => YCbCr[13].ACLR
iRST_N => YCbCr[14].ACLR
iRST_N => YCbCr[15].ACLR
iRST_N => Cr[0].ACLR
iRST_N => Cr[1].ACLR
iRST_N => Cr[2].ACLR
iRST_N => Cr[3].ACLR
iRST_N => Cr[4].ACLR
iRST_N => Cr[5].ACLR
iRST_N => Cr[6].ACLR
iRST_N => Cr[7].ACLR
iRST_N => Cb[0].ACLR
iRST_N => Cb[1].ACLR
iRST_N => Cb[2].ACLR
iRST_N => Cb[3].ACLR
iRST_N => Cb[4].ACLR
iRST_N => Cb[5].ACLR
iRST_N => Cb[6].ACLR
iRST_N => Cb[7].ACLR
iRST_N => Cont[0].ACLR
iRST_N => Cont[1].ACLR
iRST_N => Cont[2].ACLR
iRST_N => Cont[3].ACLR
iRST_N => Cont[4].ACLR
iRST_N => Cont[5].ACLR
iRST_N => Cont[6].ACLR
iRST_N => Cont[7].ACLR
iRST_N => Cont[8].ACLR
iRST_N => Cont[9].ACLR
iRST_N => Cont[10].ACLR
iRST_N => Cont[11].ACLR
iRST_N => Cont[12].ACLR
iRST_N => Cont[13].ACLR
iRST_N => Cont[14].ACLR
iRST_N => Cont[15].ACLR
iRST_N => Cont[16].ACLR
iRST_N => Cont[17].ACLR
iRST_N => Window[0].ACLR
iRST_N => Window[1].ACLR
iRST_N => Window[2].ACLR
iRST_N => Window[3].ACLR
iRST_N => Window[4].ACLR
iRST_N => Window[5].ACLR
iRST_N => Window[6].ACLR
iRST_N => Window[7].ACLR
iRST_N => Window[8].ACLR
iRST_N => Window[9].ACLR
iRST_N => Window[10].ACLR
iRST_N => Window[11].ACLR
iRST_N => Window[12].ACLR
iRST_N => Window[13].ACLR
iRST_N => Window[14].ACLR
iRST_N => Window[15].ACLR
iRST_N => Window[16].ACLR
iRST_N => Window[17].ACLR
iRST_N => Window[18].ACLR
iRST_N => Window[19].ACLR
iRST_N => Window[20].ACLR
iRST_N => Window[21].ACLR
iRST_N => Window[22].ACLR
iRST_N => Window[23].ACLR
iRST_N => Field.ACLR
iRST_N => Pre_Field.ACLR
iRST_N => Data_Valid.ACLR
iRST_N => Start.ACLR
iRST_N => Active_Video.ACLR
iCLK_27 => Data_Cont[0].CLK
iCLK_27 => Data_Cont[1].CLK
iCLK_27 => Data_Cont[2].CLK
iCLK_27 => Data_Cont[3].CLK
iCLK_27 => Data_Cont[4].CLK
iCLK_27 => Data_Cont[5].CLK
iCLK_27 => Data_Cont[6].CLK
iCLK_27 => Data_Cont[7].CLK
iCLK_27 => Data_Cont[8].CLK
iCLK_27 => Data_Cont[9].CLK
iCLK_27 => Data_Cont[10].CLK
iCLK_27 => Data_Cont[11].CLK
iCLK_27 => Data_Cont[12].CLK
iCLK_27 => Data_Cont[13].CLK
iCLK_27 => Data_Cont[14].CLK
iCLK_27 => Data_Cont[15].CLK
iCLK_27 => Data_Cont[16].CLK
iCLK_27 => Data_Cont[17].CLK
iCLK_27 => Data_Cont[18].CLK
iCLK_27 => Data_Cont[19].CLK
iCLK_27 => Data_Cont[20].CLK
iCLK_27 => Data_Cont[21].CLK
iCLK_27 => Data_Cont[22].CLK
iCLK_27 => Data_Cont[23].CLK
iCLK_27 => Data_Cont[24].CLK
iCLK_27 => Data_Cont[25].CLK
iCLK_27 => Data_Cont[26].CLK
iCLK_27 => Data_Cont[27].CLK
iCLK_27 => Data_Cont[28].CLK
iCLK_27 => Data_Cont[29].CLK
iCLK_27 => Data_Cont[30].CLK
iCLK_27 => Data_Cont[31].CLK
iCLK_27 => TV_Y[0].CLK
iCLK_27 => TV_Y[1].CLK
iCLK_27 => TV_Y[2].CLK
iCLK_27 => TV_Y[3].CLK
iCLK_27 => TV_Y[4].CLK
iCLK_27 => TV_Y[5].CLK
iCLK_27 => TV_Y[6].CLK
iCLK_27 => TV_Y[7].CLK
iCLK_27 => TV_Y[8].CLK
iCLK_27 => TV_Y[9].CLK
iCLK_27 => FVAL.CLK
iCLK_27 => YCbCr[0].CLK
iCLK_27 => YCbCr[1].CLK
iCLK_27 => YCbCr[2].CLK
iCLK_27 => YCbCr[3].CLK
iCLK_27 => YCbCr[4].CLK
iCLK_27 => YCbCr[5].CLK
iCLK_27 => YCbCr[6].CLK
iCLK_27 => YCbCr[7].CLK
iCLK_27 => YCbCr[8].CLK
iCLK_27 => YCbCr[9].CLK
iCLK_27 => YCbCr[10].CLK
iCLK_27 => YCbCr[11].CLK
iCLK_27 => YCbCr[12].CLK
iCLK_27 => YCbCr[13].CLK
iCLK_27 => YCbCr[14].CLK
iCLK_27 => YCbCr[15].CLK
iCLK_27 => Cr[0].CLK
iCLK_27 => Cr[1].CLK
iCLK_27 => Cr[2].CLK
iCLK_27 => Cr[3].CLK
iCLK_27 => Cr[4].CLK
iCLK_27 => Cr[5].CLK
iCLK_27 => Cr[6].CLK
iCLK_27 => Cr[7].CLK
iCLK_27 => Cb[0].CLK
iCLK_27 => Cb[1].CLK
iCLK_27 => Cb[2].CLK
iCLK_27 => Cb[3].CLK
iCLK_27 => Cb[4].CLK
iCLK_27 => Cb[5].CLK
iCLK_27 => Cb[6].CLK
iCLK_27 => Cb[7].CLK
iCLK_27 => Cont[0].CLK
iCLK_27 => Cont[1].CLK
iCLK_27 => Cont[2].CLK
iCLK_27 => Cont[3].CLK
iCLK_27 => Cont[4].CLK
iCLK_27 => Cont[5].CLK
iCLK_27 => Cont[6].CLK
iCLK_27 => Cont[7].CLK
iCLK_27 => Cont[8].CLK
iCLK_27 => Cont[9].CLK
iCLK_27 => Cont[10].CLK
iCLK_27 => Cont[11].CLK
iCLK_27 => Cont[12].CLK
iCLK_27 => Cont[13].CLK
iCLK_27 => Cont[14].CLK
iCLK_27 => Cont[15].CLK
iCLK_27 => Cont[16].CLK
iCLK_27 => Cont[17].CLK
iCLK_27 => Window[0].CLK
iCLK_27 => Window[1].CLK
iCLK_27 => Window[2].CLK
iCLK_27 => Window[3].CLK
iCLK_27 => Window[4].CLK
iCLK_27 => Window[5].CLK
iCLK_27 => Window[6].CLK
iCLK_27 => Window[7].CLK
iCLK_27 => Window[8].CLK
iCLK_27 => Window[9].CLK
iCLK_27 => Window[10].CLK
iCLK_27 => Window[11].CLK
iCLK_27 => Window[12].CLK
iCLK_27 => Window[13].CLK
iCLK_27 => Window[14].CLK
iCLK_27 => Window[15].CLK
iCLK_27 => Window[16].CLK
iCLK_27 => Window[17].CLK
iCLK_27 => Window[18].CLK
iCLK_27 => Window[19].CLK
iCLK_27 => Window[20].CLK
iCLK_27 => Window[21].CLK
iCLK_27 => Window[22].CLK
iCLK_27 => Window[23].CLK
iCLK_27 => Field.CLK
iCLK_27 => Pre_Field.CLK
iCLK_27 => Data_Valid.CLK
iCLK_27 => Start.CLK
iCLK_27 => Active_Video.CLK


|DE1_SoC_TV|DIV:u5
aclr => aclr.IN1
clock => clock.IN1
denom[0] => denom[0].IN1
denom[1] => denom[1].IN1
denom[2] => denom[2].IN1
denom[3] => denom[3].IN1
numer[0] => numer[0].IN1
numer[1] => numer[1].IN1
numer[2] => numer[2].IN1
numer[3] => numer[3].IN1
numer[4] => numer[4].IN1
numer[5] => numer[5].IN1
numer[6] => numer[6].IN1
numer[7] => numer[7].IN1
numer[8] => numer[8].IN1
numer[9] => numer[9].IN1
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain


|DE1_SoC_TV|DIV:u5|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_h3t:auto_generated.numer[0]
numer[1] => lpm_divide_h3t:auto_generated.numer[1]
numer[2] => lpm_divide_h3t:auto_generated.numer[2]
numer[3] => lpm_divide_h3t:auto_generated.numer[3]
numer[4] => lpm_divide_h3t:auto_generated.numer[4]
numer[5] => lpm_divide_h3t:auto_generated.numer[5]
numer[6] => lpm_divide_h3t:auto_generated.numer[6]
numer[7] => lpm_divide_h3t:auto_generated.numer[7]
numer[8] => lpm_divide_h3t:auto_generated.numer[8]
numer[9] => lpm_divide_h3t:auto_generated.numer[9]
denom[0] => lpm_divide_h3t:auto_generated.denom[0]
denom[1] => lpm_divide_h3t:auto_generated.denom[1]
denom[2] => lpm_divide_h3t:auto_generated.denom[2]
denom[3] => lpm_divide_h3t:auto_generated.denom[3]
clock => lpm_divide_h3t:auto_generated.clock
aclr => lpm_divide_h3t:auto_generated.aclr
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_h3t:auto_generated.quotient[0]
quotient[1] <= lpm_divide_h3t:auto_generated.quotient[1]
quotient[2] <= lpm_divide_h3t:auto_generated.quotient[2]
quotient[3] <= lpm_divide_h3t:auto_generated.quotient[3]
quotient[4] <= lpm_divide_h3t:auto_generated.quotient[4]
quotient[5] <= lpm_divide_h3t:auto_generated.quotient[5]
quotient[6] <= lpm_divide_h3t:auto_generated.quotient[6]
quotient[7] <= lpm_divide_h3t:auto_generated.quotient[7]
quotient[8] <= lpm_divide_h3t:auto_generated.quotient[8]
quotient[9] <= lpm_divide_h3t:auto_generated.quotient[9]
remain[0] <= lpm_divide_h3t:auto_generated.remain[0]
remain[1] <= lpm_divide_h3t:auto_generated.remain[1]
remain[2] <= lpm_divide_h3t:auto_generated.remain[2]
remain[3] <= lpm_divide_h3t:auto_generated.remain[3]


|DE1_SoC_TV|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated
aclr => sign_div_unsign_3li:divider.aclr
clken => ~NO_FANOUT~
clock => sign_div_unsign_3li:divider.clock
denom[0] => sign_div_unsign_3li:divider.denominator[0]
denom[1] => sign_div_unsign_3li:divider.denominator[1]
denom[2] => sign_div_unsign_3li:divider.denominator[2]
denom[3] => sign_div_unsign_3li:divider.denominator[3]
numer[0] => sign_div_unsign_3li:divider.numerator[0]
numer[1] => sign_div_unsign_3li:divider.numerator[1]
numer[2] => sign_div_unsign_3li:divider.numerator[2]
numer[3] => sign_div_unsign_3li:divider.numerator[3]
numer[4] => sign_div_unsign_3li:divider.numerator[4]
numer[5] => sign_div_unsign_3li:divider.numerator[5]
numer[6] => sign_div_unsign_3li:divider.numerator[6]
numer[7] => sign_div_unsign_3li:divider.numerator[7]
numer[8] => sign_div_unsign_3li:divider.numerator[8]
numer[9] => sign_div_unsign_3li:divider.numerator[9]
quotient[0] <= sign_div_unsign_3li:divider.quotient[0]
quotient[1] <= sign_div_unsign_3li:divider.quotient[1]
quotient[2] <= sign_div_unsign_3li:divider.quotient[2]
quotient[3] <= sign_div_unsign_3li:divider.quotient[3]
quotient[4] <= sign_div_unsign_3li:divider.quotient[4]
quotient[5] <= sign_div_unsign_3li:divider.quotient[5]
quotient[6] <= sign_div_unsign_3li:divider.quotient[6]
quotient[7] <= sign_div_unsign_3li:divider.quotient[7]
quotient[8] <= sign_div_unsign_3li:divider.quotient[8]
quotient[9] <= sign_div_unsign_3li:divider.quotient[9]
remain[0] <= sign_div_unsign_3li:divider.remainder[0]
remain[1] <= sign_div_unsign_3li:divider.remainder[1]
remain[2] <= sign_div_unsign_3li:divider.remainder[2]
remain[3] <= sign_div_unsign_3li:divider.remainder[3]


|DE1_SoC_TV|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider
aclr => alt_u_div_tuf:divider.aclr
clock => alt_u_div_tuf:divider.clock
denominator[0] => alt_u_div_tuf:divider.denominator[0]
denominator[1] => alt_u_div_tuf:divider.denominator[1]
denominator[2] => alt_u_div_tuf:divider.denominator[2]
denominator[3] => alt_u_div_tuf:divider.denominator[3]
numerator[0] => alt_u_div_tuf:divider.numerator[0]
numerator[1] => alt_u_div_tuf:divider.numerator[1]
numerator[2] => alt_u_div_tuf:divider.numerator[2]
numerator[3] => alt_u_div_tuf:divider.numerator[3]
numerator[4] => alt_u_div_tuf:divider.numerator[4]
numerator[5] => alt_u_div_tuf:divider.numerator[5]
numerator[6] => alt_u_div_tuf:divider.numerator[6]
numerator[7] => alt_u_div_tuf:divider.numerator[7]
numerator[8] => alt_u_div_tuf:divider.numerator[8]
numerator[9] => alt_u_div_tuf:divider.numerator[9]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider
aclr => DFFDenominator[3].IN0
aclr => DFFNumerator[9].IN0
aclr => DFFQuotient[9].IN0
aclr => DFFQuotient[4].IN0
aclr => DFFStage[4].IN0
clock => DFFDenominator[3].CLK
clock => DFFDenominator[2].CLK
clock => DFFDenominator[1].CLK
clock => DFFDenominator[0].CLK
clock => DFFNumerator[9].CLK
clock => DFFNumerator[8].CLK
clock => DFFNumerator[7].CLK
clock => DFFNumerator[6].CLK
clock => DFFNumerator[5].CLK
clock => DFFNumerator[4].CLK
clock => DFFNumerator[3].CLK
clock => DFFNumerator[2].CLK
clock => DFFNumerator[1].CLK
clock => DFFNumerator[0].CLK
clock => DFFQuotient[9].CLK
clock => DFFQuotient[8].CLK
clock => DFFQuotient[7].CLK
clock => DFFQuotient[6].CLK
clock => DFFQuotient[5].CLK
clock => DFFQuotient[4].CLK
clock => DFFQuotient[3].CLK
clock => DFFQuotient[2].CLK
clock => DFFQuotient[1].CLK
clock => DFFQuotient[0].CLK
clock => DFFStage[4].CLK
clock => DFFStage[3].CLK
clock => DFFStage[2].CLK
clock => DFFStage[1].CLK
clock => DFFStage[0].CLK
denominator[0] => DFFDenominator[0].DATAIN
denominator[0] => op_1.IN4
denominator[0] => op_2.IN6
denominator[0] => op_3.IN8
denominator[0] => op_4.IN10
denominator[0] => op_5.IN12
denominator[1] => DFFDenominator[1].DATAIN
denominator[1] => sel[0].IN1
denominator[1] => sel[4].IN1
denominator[1] => op_2.IN4
denominator[1] => sel[8].IN1
denominator[1] => op_3.IN6
denominator[1] => sel[12].IN1
denominator[1] => op_4.IN8
denominator[1] => sel[16].IN1
denominator[1] => op_5.IN10
denominator[2] => DFFDenominator[2].DATAIN
denominator[2] => sel[1].IN1
denominator[2] => sel[5].IN1
denominator[2] => sel[9].IN1
denominator[2] => op_3.IN4
denominator[2] => sel[13].IN1
denominator[2] => op_4.IN6
denominator[2] => sel[17].IN1
denominator[2] => op_5.IN8
denominator[3] => DFFDenominator[3].DATAIN
denominator[3] => sel[2].IN1
denominator[3] => sel[6].IN1
denominator[3] => sel[10].IN1
denominator[3] => sel[14].IN1
denominator[3] => op_4.IN4
denominator[3] => sel[18].IN1
denominator[3] => op_5.IN6
numerator[0] => DFFNumerator[0].DATAIN
numerator[1] => DFFNumerator[1].DATAIN
numerator[2] => DFFNumerator[2].DATAIN
numerator[3] => DFFNumerator[3].DATAIN
numerator[4] => DFFNumerator[4].DATAIN
numerator[5] => DFFNumerator[5].DATAIN
numerator[5] => StageOut[20].IN0
numerator[5] => op_5.IN11
numerator[6] => DFFNumerator[6].DATAIN
numerator[6] => StageOut[15].IN0
numerator[6] => op_4.IN9
numerator[7] => DFFNumerator[7].DATAIN
numerator[7] => StageOut[10].IN0
numerator[7] => op_3.IN7
numerator[8] => DFFNumerator[8].DATAIN
numerator[8] => StageOut[5].IN0
numerator[8] => op_2.IN5
numerator[9] => DFFNumerator[9].DATAIN
numerator[9] => StageOut[0].IN0
numerator[9] => op_1.IN3
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= DFFQuotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= DFFQuotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= DFFQuotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= DFFQuotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= DFFQuotient[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[45].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[46].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[47].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[48].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6
REF_CLK => REF_CLK.IN1
RESET_N => RESET_N.IN3
CLK <= CLK.DB_MAX_OUTPUT_PORT_TYPE
WR1_DATA[0] => WR1_DATA[0].IN1
WR1_DATA[1] => WR1_DATA[1].IN1
WR1_DATA[2] => WR1_DATA[2].IN1
WR1_DATA[3] => WR1_DATA[3].IN1
WR1_DATA[4] => WR1_DATA[4].IN1
WR1_DATA[5] => WR1_DATA[5].IN1
WR1_DATA[6] => WR1_DATA[6].IN1
WR1_DATA[7] => WR1_DATA[7].IN1
WR1_DATA[8] => WR1_DATA[8].IN1
WR1_DATA[9] => WR1_DATA[9].IN1
WR1_DATA[10] => WR1_DATA[10].IN1
WR1_DATA[11] => WR1_DATA[11].IN1
WR1_DATA[12] => WR1_DATA[12].IN1
WR1_DATA[13] => WR1_DATA[13].IN1
WR1_DATA[14] => WR1_DATA[14].IN1
WR1_DATA[15] => WR1_DATA[15].IN1
WR1 => WR1.IN1
WR1_ADDR[0] => rWR1_ADDR.DATAA
WR1_ADDR[0] => rWR1_ADDR.DATAB
WR1_ADDR[0] => rWR1_ADDR[0].ADATA
WR1_ADDR[1] => rWR1_ADDR.DATAA
WR1_ADDR[1] => rWR1_ADDR.DATAB
WR1_ADDR[1] => rWR1_ADDR[1].ADATA
WR1_ADDR[2] => rWR1_ADDR.DATAA
WR1_ADDR[2] => rWR1_ADDR.DATAB
WR1_ADDR[2] => rWR1_ADDR[2].ADATA
WR1_ADDR[3] => rWR1_ADDR.DATAA
WR1_ADDR[3] => rWR1_ADDR.DATAB
WR1_ADDR[3] => rWR1_ADDR[3].ADATA
WR1_ADDR[4] => rWR1_ADDR.DATAA
WR1_ADDR[4] => rWR1_ADDR.DATAB
WR1_ADDR[4] => rWR1_ADDR[4].ADATA
WR1_ADDR[5] => rWR1_ADDR.DATAA
WR1_ADDR[5] => rWR1_ADDR.DATAB
WR1_ADDR[5] => rWR1_ADDR[5].ADATA
WR1_ADDR[6] => rWR1_ADDR.DATAA
WR1_ADDR[6] => rWR1_ADDR.DATAB
WR1_ADDR[6] => rWR1_ADDR[6].ADATA
WR1_ADDR[7] => rWR1_ADDR.DATAA
WR1_ADDR[7] => rWR1_ADDR.DATAB
WR1_ADDR[7] => rWR1_ADDR[7].ADATA
WR1_ADDR[8] => rWR1_ADDR.DATAA
WR1_ADDR[8] => rWR1_ADDR.DATAB
WR1_ADDR[8] => rWR1_ADDR[8].ADATA
WR1_ADDR[9] => rWR1_ADDR.DATAA
WR1_ADDR[9] => rWR1_ADDR.DATAB
WR1_ADDR[9] => rWR1_ADDR[9].ADATA
WR1_ADDR[10] => rWR1_ADDR.DATAA
WR1_ADDR[10] => rWR1_ADDR.DATAB
WR1_ADDR[10] => rWR1_ADDR[10].ADATA
WR1_ADDR[11] => rWR1_ADDR.DATAA
WR1_ADDR[11] => rWR1_ADDR.DATAB
WR1_ADDR[11] => rWR1_ADDR[11].ADATA
WR1_ADDR[12] => rWR1_ADDR.DATAA
WR1_ADDR[12] => rWR1_ADDR.DATAB
WR1_ADDR[12] => rWR1_ADDR[12].ADATA
WR1_ADDR[13] => rWR1_ADDR.DATAA
WR1_ADDR[13] => rWR1_ADDR.DATAB
WR1_ADDR[13] => rWR1_ADDR[13].ADATA
WR1_ADDR[14] => rWR1_ADDR.DATAA
WR1_ADDR[14] => rWR1_ADDR.DATAB
WR1_ADDR[14] => rWR1_ADDR[14].ADATA
WR1_ADDR[15] => rWR1_ADDR.DATAA
WR1_ADDR[15] => rWR1_ADDR.DATAB
WR1_ADDR[15] => rWR1_ADDR[15].ADATA
WR1_ADDR[16] => rWR1_ADDR.DATAA
WR1_ADDR[16] => rWR1_ADDR.DATAB
WR1_ADDR[16] => rWR1_ADDR[16].ADATA
WR1_ADDR[17] => rWR1_ADDR.DATAA
WR1_ADDR[17] => rWR1_ADDR.DATAB
WR1_ADDR[17] => rWR1_ADDR[17].ADATA
WR1_ADDR[18] => rWR1_ADDR.DATAA
WR1_ADDR[18] => rWR1_ADDR.DATAB
WR1_ADDR[18] => rWR1_ADDR[18].ADATA
WR1_ADDR[19] => rWR1_ADDR.DATAA
WR1_ADDR[19] => rWR1_ADDR.DATAB
WR1_ADDR[19] => rWR1_ADDR[19].ADATA
WR1_ADDR[20] => rWR1_ADDR.DATAA
WR1_ADDR[20] => rWR1_ADDR.DATAB
WR1_ADDR[20] => rWR1_ADDR[20].ADATA
WR1_ADDR[21] => rWR1_ADDR.DATAA
WR1_ADDR[21] => rWR1_ADDR.DATAB
WR1_ADDR[21] => rWR1_ADDR[21].ADATA
WR1_ADDR[22] => rWR1_ADDR.DATAA
WR1_ADDR[22] => rWR1_ADDR.DATAB
WR1_ADDR[22] => rWR1_ADDR[22].ADATA
WR1_MAX_ADDR[0] => Add6.IN46
WR1_MAX_ADDR[1] => Add6.IN45
WR1_MAX_ADDR[2] => Add6.IN44
WR1_MAX_ADDR[3] => Add6.IN43
WR1_MAX_ADDR[4] => Add6.IN42
WR1_MAX_ADDR[5] => Add6.IN41
WR1_MAX_ADDR[6] => Add6.IN40
WR1_MAX_ADDR[7] => Add6.IN39
WR1_MAX_ADDR[8] => Add6.IN38
WR1_MAX_ADDR[9] => Add6.IN37
WR1_MAX_ADDR[10] => Add6.IN36
WR1_MAX_ADDR[11] => Add6.IN35
WR1_MAX_ADDR[12] => Add6.IN34
WR1_MAX_ADDR[13] => Add6.IN33
WR1_MAX_ADDR[14] => Add6.IN32
WR1_MAX_ADDR[15] => Add6.IN31
WR1_MAX_ADDR[16] => Add6.IN30
WR1_MAX_ADDR[17] => Add6.IN29
WR1_MAX_ADDR[18] => Add6.IN28
WR1_MAX_ADDR[19] => Add6.IN27
WR1_MAX_ADDR[20] => Add6.IN26
WR1_MAX_ADDR[21] => Add6.IN25
WR1_MAX_ADDR[22] => Add6.IN24
WR1_LENGTH[0] => Add7.IN23
WR1_LENGTH[0] => LessThan7.IN16
WR1_LENGTH[0] => mLENGTH.DATAB
WR1_LENGTH[0] => Add6.IN23
WR1_LENGTH[0] => Equal14.IN31
WR1_LENGTH[1] => Add7.IN22
WR1_LENGTH[1] => LessThan7.IN15
WR1_LENGTH[1] => mLENGTH.DATAB
WR1_LENGTH[1] => Add6.IN22
WR1_LENGTH[1] => Equal14.IN30
WR1_LENGTH[2] => Add7.IN21
WR1_LENGTH[2] => LessThan7.IN14
WR1_LENGTH[2] => mLENGTH.DATAB
WR1_LENGTH[2] => Add6.IN21
WR1_LENGTH[2] => Equal14.IN29
WR1_LENGTH[3] => Add7.IN20
WR1_LENGTH[3] => LessThan7.IN13
WR1_LENGTH[3] => mLENGTH.DATAB
WR1_LENGTH[3] => Add6.IN20
WR1_LENGTH[3] => Equal14.IN28
WR1_LENGTH[4] => Add7.IN19
WR1_LENGTH[4] => LessThan7.IN12
WR1_LENGTH[4] => mLENGTH.DATAB
WR1_LENGTH[4] => Add6.IN19
WR1_LENGTH[4] => Equal14.IN27
WR1_LENGTH[5] => Add7.IN18
WR1_LENGTH[5] => LessThan7.IN11
WR1_LENGTH[5] => mLENGTH.DATAB
WR1_LENGTH[5] => Add6.IN18
WR1_LENGTH[5] => Equal14.IN26
WR1_LENGTH[6] => Add7.IN17
WR1_LENGTH[6] => LessThan7.IN10
WR1_LENGTH[6] => mLENGTH.DATAB
WR1_LENGTH[6] => Add6.IN17
WR1_LENGTH[6] => Equal14.IN25
WR1_LENGTH[7] => Add7.IN16
WR1_LENGTH[7] => LessThan7.IN9
WR1_LENGTH[7] => mLENGTH.DATAB
WR1_LENGTH[7] => Add6.IN16
WR1_LENGTH[7] => Equal14.IN24
WR1_LENGTH[8] => Add7.IN15
WR1_LENGTH[8] => LessThan7.IN8
WR1_LENGTH[8] => mLENGTH.DATAB
WR1_LENGTH[8] => Add6.IN15
WR1_LENGTH[8] => Equal14.IN23
WR1_LOAD => WR1_LOAD.IN1
WR1_CLK => WR1_CLK.IN1
WR1_FULL <= Sdram_WR_FIFO:write_fifo1.wrfull
WR1_USE[0] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[1] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[2] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[3] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[4] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[5] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[6] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[7] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[8] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[9] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[10] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[11] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[12] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[13] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[14] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[15] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR2_DATA[0] => WR2_DATA[0].IN1
WR2_DATA[1] => WR2_DATA[1].IN1
WR2_DATA[2] => WR2_DATA[2].IN1
WR2_DATA[3] => WR2_DATA[3].IN1
WR2_DATA[4] => WR2_DATA[4].IN1
WR2_DATA[5] => WR2_DATA[5].IN1
WR2_DATA[6] => WR2_DATA[6].IN1
WR2_DATA[7] => WR2_DATA[7].IN1
WR2_DATA[8] => WR2_DATA[8].IN1
WR2_DATA[9] => WR2_DATA[9].IN1
WR2_DATA[10] => WR2_DATA[10].IN1
WR2_DATA[11] => WR2_DATA[11].IN1
WR2_DATA[12] => WR2_DATA[12].IN1
WR2_DATA[13] => WR2_DATA[13].IN1
WR2_DATA[14] => WR2_DATA[14].IN1
WR2_DATA[15] => WR2_DATA[15].IN1
WR2 => WR2.IN1
WR2_ADDR[0] => rWR2_ADDR.DATAA
WR2_ADDR[0] => rWR2_ADDR.DATAB
WR2_ADDR[0] => rWR2_ADDR[0].ADATA
WR2_ADDR[1] => rWR2_ADDR.DATAA
WR2_ADDR[1] => rWR2_ADDR.DATAB
WR2_ADDR[1] => rWR2_ADDR[1].ADATA
WR2_ADDR[2] => rWR2_ADDR.DATAA
WR2_ADDR[2] => rWR2_ADDR.DATAB
WR2_ADDR[2] => rWR2_ADDR[2].ADATA
WR2_ADDR[3] => rWR2_ADDR.DATAA
WR2_ADDR[3] => rWR2_ADDR.DATAB
WR2_ADDR[3] => rWR2_ADDR[3].ADATA
WR2_ADDR[4] => rWR2_ADDR.DATAA
WR2_ADDR[4] => rWR2_ADDR.DATAB
WR2_ADDR[4] => rWR2_ADDR[4].ADATA
WR2_ADDR[5] => rWR2_ADDR.DATAA
WR2_ADDR[5] => rWR2_ADDR.DATAB
WR2_ADDR[5] => rWR2_ADDR[5].ADATA
WR2_ADDR[6] => rWR2_ADDR.DATAA
WR2_ADDR[6] => rWR2_ADDR.DATAB
WR2_ADDR[6] => rWR2_ADDR[6].ADATA
WR2_ADDR[7] => rWR2_ADDR.DATAA
WR2_ADDR[7] => rWR2_ADDR.DATAB
WR2_ADDR[7] => rWR2_ADDR[7].ADATA
WR2_ADDR[8] => rWR2_ADDR.DATAA
WR2_ADDR[8] => rWR2_ADDR.DATAB
WR2_ADDR[8] => rWR2_ADDR[8].ADATA
WR2_ADDR[9] => rWR2_ADDR.DATAA
WR2_ADDR[9] => rWR2_ADDR.DATAB
WR2_ADDR[9] => rWR2_ADDR[9].ADATA
WR2_ADDR[10] => rWR2_ADDR.DATAA
WR2_ADDR[10] => rWR2_ADDR.DATAB
WR2_ADDR[10] => rWR2_ADDR[10].ADATA
WR2_ADDR[11] => rWR2_ADDR.DATAA
WR2_ADDR[11] => rWR2_ADDR.DATAB
WR2_ADDR[11] => rWR2_ADDR[11].ADATA
WR2_ADDR[12] => rWR2_ADDR.DATAA
WR2_ADDR[12] => rWR2_ADDR.DATAB
WR2_ADDR[12] => rWR2_ADDR[12].ADATA
WR2_ADDR[13] => rWR2_ADDR.DATAA
WR2_ADDR[13] => rWR2_ADDR.DATAB
WR2_ADDR[13] => rWR2_ADDR[13].ADATA
WR2_ADDR[14] => rWR2_ADDR.DATAA
WR2_ADDR[14] => rWR2_ADDR.DATAB
WR2_ADDR[14] => rWR2_ADDR[14].ADATA
WR2_ADDR[15] => rWR2_ADDR.DATAA
WR2_ADDR[15] => rWR2_ADDR.DATAB
WR2_ADDR[15] => rWR2_ADDR[15].ADATA
WR2_ADDR[16] => rWR2_ADDR.DATAA
WR2_ADDR[16] => rWR2_ADDR.DATAB
WR2_ADDR[16] => rWR2_ADDR[16].ADATA
WR2_ADDR[17] => rWR2_ADDR.DATAA
WR2_ADDR[17] => rWR2_ADDR.DATAB
WR2_ADDR[17] => rWR2_ADDR[17].ADATA
WR2_ADDR[18] => rWR2_ADDR.DATAA
WR2_ADDR[18] => rWR2_ADDR.DATAB
WR2_ADDR[18] => rWR2_ADDR[18].ADATA
WR2_ADDR[19] => rWR2_ADDR.DATAA
WR2_ADDR[19] => rWR2_ADDR.DATAB
WR2_ADDR[19] => rWR2_ADDR[19].ADATA
WR2_ADDR[20] => rWR2_ADDR.DATAA
WR2_ADDR[20] => rWR2_ADDR.DATAB
WR2_ADDR[20] => rWR2_ADDR[20].ADATA
WR2_ADDR[21] => rWR2_ADDR.DATAA
WR2_ADDR[21] => rWR2_ADDR.DATAB
WR2_ADDR[21] => rWR2_ADDR[21].ADATA
WR2_ADDR[22] => rWR2_ADDR.DATAA
WR2_ADDR[22] => rWR2_ADDR.DATAB
WR2_ADDR[22] => rWR2_ADDR[22].ADATA
WR2_MAX_ADDR[0] => Add8.IN46
WR2_MAX_ADDR[1] => Add8.IN45
WR2_MAX_ADDR[2] => Add8.IN44
WR2_MAX_ADDR[3] => Add8.IN43
WR2_MAX_ADDR[4] => Add8.IN42
WR2_MAX_ADDR[5] => Add8.IN41
WR2_MAX_ADDR[6] => Add8.IN40
WR2_MAX_ADDR[7] => Add8.IN39
WR2_MAX_ADDR[8] => Add8.IN38
WR2_MAX_ADDR[9] => Add8.IN37
WR2_MAX_ADDR[10] => Add8.IN36
WR2_MAX_ADDR[11] => Add8.IN35
WR2_MAX_ADDR[12] => Add8.IN34
WR2_MAX_ADDR[13] => Add8.IN33
WR2_MAX_ADDR[14] => Add8.IN32
WR2_MAX_ADDR[15] => Add8.IN31
WR2_MAX_ADDR[16] => Add8.IN30
WR2_MAX_ADDR[17] => Add8.IN29
WR2_MAX_ADDR[18] => Add8.IN28
WR2_MAX_ADDR[19] => Add8.IN27
WR2_MAX_ADDR[20] => Add8.IN26
WR2_MAX_ADDR[21] => Add8.IN25
WR2_MAX_ADDR[22] => Add8.IN24
WR2_LENGTH[0] => Add9.IN23
WR2_LENGTH[0] => LessThan8.IN16
WR2_LENGTH[0] => mLENGTH.DATAB
WR2_LENGTH[0] => Add8.IN23
WR2_LENGTH[0] => Equal15.IN31
WR2_LENGTH[1] => Add9.IN22
WR2_LENGTH[1] => LessThan8.IN15
WR2_LENGTH[1] => mLENGTH.DATAB
WR2_LENGTH[1] => Add8.IN22
WR2_LENGTH[1] => Equal15.IN30
WR2_LENGTH[2] => Add9.IN21
WR2_LENGTH[2] => LessThan8.IN14
WR2_LENGTH[2] => mLENGTH.DATAB
WR2_LENGTH[2] => Add8.IN21
WR2_LENGTH[2] => Equal15.IN29
WR2_LENGTH[3] => Add9.IN20
WR2_LENGTH[3] => LessThan8.IN13
WR2_LENGTH[3] => mLENGTH.DATAB
WR2_LENGTH[3] => Add8.IN20
WR2_LENGTH[3] => Equal15.IN28
WR2_LENGTH[4] => Add9.IN19
WR2_LENGTH[4] => LessThan8.IN12
WR2_LENGTH[4] => mLENGTH.DATAB
WR2_LENGTH[4] => Add8.IN19
WR2_LENGTH[4] => Equal15.IN27
WR2_LENGTH[5] => Add9.IN18
WR2_LENGTH[5] => LessThan8.IN11
WR2_LENGTH[5] => mLENGTH.DATAB
WR2_LENGTH[5] => Add8.IN18
WR2_LENGTH[5] => Equal15.IN26
WR2_LENGTH[6] => Add9.IN17
WR2_LENGTH[6] => LessThan8.IN10
WR2_LENGTH[6] => mLENGTH.DATAB
WR2_LENGTH[6] => Add8.IN17
WR2_LENGTH[6] => Equal15.IN25
WR2_LENGTH[7] => Add9.IN16
WR2_LENGTH[7] => LessThan8.IN9
WR2_LENGTH[7] => mLENGTH.DATAB
WR2_LENGTH[7] => Add8.IN16
WR2_LENGTH[7] => Equal15.IN24
WR2_LENGTH[8] => Add9.IN15
WR2_LENGTH[8] => LessThan8.IN8
WR2_LENGTH[8] => mLENGTH.DATAB
WR2_LENGTH[8] => Add8.IN15
WR2_LENGTH[8] => Equal15.IN23
WR2_LOAD => WR2_LOAD.IN1
WR2_CLK => WR2_CLK.IN1
WR2_FULL <= Sdram_WR_FIFO:write_fifo2.wrfull
WR2_USE[0] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[1] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[2] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[3] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[4] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[5] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[6] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[7] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[8] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[9] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[10] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[11] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[12] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[13] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[14] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[15] <= Sdram_WR_FIFO:write_fifo2.wrusedw
RD1_DATA[0] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[1] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[2] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[3] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[4] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[5] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[6] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[7] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[8] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[9] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[10] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[11] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[12] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[13] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[14] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[15] <= Sdram_RD_FIFO:read_fifo1.q
RD1 => RD1.IN1
RD1_ADDR[0] => rRD1_ADDR.DATAA
RD1_ADDR[0] => rRD1_ADDR.DATAB
RD1_ADDR[0] => rRD1_ADDR[0].ADATA
RD1_ADDR[1] => rRD1_ADDR.DATAA
RD1_ADDR[1] => rRD1_ADDR.DATAB
RD1_ADDR[1] => rRD1_ADDR[1].ADATA
RD1_ADDR[2] => rRD1_ADDR.DATAA
RD1_ADDR[2] => rRD1_ADDR.DATAB
RD1_ADDR[2] => rRD1_ADDR[2].ADATA
RD1_ADDR[3] => rRD1_ADDR.DATAA
RD1_ADDR[3] => rRD1_ADDR.DATAB
RD1_ADDR[3] => rRD1_ADDR[3].ADATA
RD1_ADDR[4] => rRD1_ADDR.DATAA
RD1_ADDR[4] => rRD1_ADDR.DATAB
RD1_ADDR[4] => rRD1_ADDR[4].ADATA
RD1_ADDR[5] => rRD1_ADDR.DATAA
RD1_ADDR[5] => rRD1_ADDR.DATAB
RD1_ADDR[5] => rRD1_ADDR[5].ADATA
RD1_ADDR[6] => rRD1_ADDR.DATAA
RD1_ADDR[6] => rRD1_ADDR.DATAB
RD1_ADDR[6] => rRD1_ADDR[6].ADATA
RD1_ADDR[7] => rRD1_ADDR.DATAA
RD1_ADDR[7] => rRD1_ADDR.DATAB
RD1_ADDR[7] => rRD1_ADDR[7].ADATA
RD1_ADDR[8] => rRD1_ADDR.DATAA
RD1_ADDR[8] => rRD1_ADDR.DATAB
RD1_ADDR[8] => rRD1_ADDR[8].ADATA
RD1_ADDR[9] => rRD1_ADDR.DATAA
RD1_ADDR[9] => rRD1_ADDR.DATAB
RD1_ADDR[9] => rRD1_ADDR[9].ADATA
RD1_ADDR[10] => rRD1_ADDR.DATAA
RD1_ADDR[10] => rRD1_ADDR.DATAB
RD1_ADDR[10] => rRD1_ADDR[10].ADATA
RD1_ADDR[11] => rRD1_ADDR.DATAA
RD1_ADDR[11] => rRD1_ADDR.DATAB
RD1_ADDR[11] => rRD1_ADDR[11].ADATA
RD1_ADDR[12] => rRD1_ADDR.DATAA
RD1_ADDR[12] => rRD1_ADDR.DATAB
RD1_ADDR[12] => rRD1_ADDR[12].ADATA
RD1_ADDR[13] => rRD1_ADDR.DATAA
RD1_ADDR[13] => rRD1_ADDR.DATAB
RD1_ADDR[13] => rRD1_ADDR[13].ADATA
RD1_ADDR[14] => rRD1_ADDR.DATAA
RD1_ADDR[14] => rRD1_ADDR.DATAB
RD1_ADDR[14] => rRD1_ADDR[14].ADATA
RD1_ADDR[15] => rRD1_ADDR.DATAA
RD1_ADDR[15] => rRD1_ADDR.DATAB
RD1_ADDR[15] => rRD1_ADDR[15].ADATA
RD1_ADDR[16] => rRD1_ADDR.DATAA
RD1_ADDR[16] => rRD1_ADDR.DATAB
RD1_ADDR[16] => rRD1_ADDR[16].ADATA
RD1_ADDR[17] => rRD1_ADDR.DATAA
RD1_ADDR[17] => rRD1_ADDR.DATAB
RD1_ADDR[17] => rRD1_ADDR[17].ADATA
RD1_ADDR[18] => rRD1_ADDR.DATAA
RD1_ADDR[18] => rRD1_ADDR.DATAB
RD1_ADDR[18] => rRD1_ADDR[18].ADATA
RD1_ADDR[19] => rRD1_ADDR.DATAA
RD1_ADDR[19] => rRD1_ADDR.DATAB
RD1_ADDR[19] => rRD1_ADDR[19].ADATA
RD1_ADDR[20] => rRD1_ADDR.DATAA
RD1_ADDR[20] => rRD1_ADDR.DATAB
RD1_ADDR[20] => rRD1_ADDR[20].ADATA
RD1_ADDR[21] => rRD1_ADDR.DATAA
RD1_ADDR[21] => rRD1_ADDR.DATAB
RD1_ADDR[21] => rRD1_ADDR[21].ADATA
RD1_ADDR[22] => rRD1_ADDR.DATAA
RD1_ADDR[22] => rRD1_ADDR.DATAB
RD1_ADDR[22] => rRD1_ADDR[22].ADATA
RD1_MAX_ADDR[0] => Add10.IN46
RD1_MAX_ADDR[1] => Add10.IN45
RD1_MAX_ADDR[2] => Add10.IN44
RD1_MAX_ADDR[3] => Add10.IN43
RD1_MAX_ADDR[4] => Add10.IN42
RD1_MAX_ADDR[5] => Add10.IN41
RD1_MAX_ADDR[6] => Add10.IN40
RD1_MAX_ADDR[7] => Add10.IN39
RD1_MAX_ADDR[8] => Add10.IN38
RD1_MAX_ADDR[9] => Add10.IN37
RD1_MAX_ADDR[10] => Add10.IN36
RD1_MAX_ADDR[11] => Add10.IN35
RD1_MAX_ADDR[12] => Add10.IN34
RD1_MAX_ADDR[13] => Add10.IN33
RD1_MAX_ADDR[14] => Add10.IN32
RD1_MAX_ADDR[15] => Add10.IN31
RD1_MAX_ADDR[16] => Add10.IN30
RD1_MAX_ADDR[17] => Add10.IN29
RD1_MAX_ADDR[18] => Add10.IN28
RD1_MAX_ADDR[19] => Add10.IN27
RD1_MAX_ADDR[20] => Add10.IN26
RD1_MAX_ADDR[21] => Add10.IN25
RD1_MAX_ADDR[22] => Add10.IN24
RD1_LENGTH[0] => Add11.IN23
RD1_LENGTH[0] => LessThan5.IN16
RD1_LENGTH[0] => mLENGTH.DATAB
RD1_LENGTH[0] => Add10.IN23
RD1_LENGTH[1] => Add11.IN22
RD1_LENGTH[1] => LessThan5.IN15
RD1_LENGTH[1] => mLENGTH.DATAB
RD1_LENGTH[1] => Add10.IN22
RD1_LENGTH[2] => Add11.IN21
RD1_LENGTH[2] => LessThan5.IN14
RD1_LENGTH[2] => mLENGTH.DATAB
RD1_LENGTH[2] => Add10.IN21
RD1_LENGTH[3] => Add11.IN20
RD1_LENGTH[3] => LessThan5.IN13
RD1_LENGTH[3] => mLENGTH.DATAB
RD1_LENGTH[3] => Add10.IN20
RD1_LENGTH[4] => Add11.IN19
RD1_LENGTH[4] => LessThan5.IN12
RD1_LENGTH[4] => mLENGTH.DATAB
RD1_LENGTH[4] => Add10.IN19
RD1_LENGTH[5] => Add11.IN18
RD1_LENGTH[5] => LessThan5.IN11
RD1_LENGTH[5] => mLENGTH.DATAB
RD1_LENGTH[5] => Add10.IN18
RD1_LENGTH[6] => Add11.IN17
RD1_LENGTH[6] => LessThan5.IN10
RD1_LENGTH[6] => mLENGTH.DATAB
RD1_LENGTH[6] => Add10.IN17
RD1_LENGTH[7] => Add11.IN16
RD1_LENGTH[7] => LessThan5.IN9
RD1_LENGTH[7] => mLENGTH.DATAB
RD1_LENGTH[7] => Add10.IN16
RD1_LENGTH[8] => Add11.IN15
RD1_LENGTH[8] => LessThan5.IN8
RD1_LENGTH[8] => mLENGTH.DATAB
RD1_LENGTH[8] => Add10.IN15
RD1_LOAD => RD1_LOAD.IN1
RD1_CLK => RD1_CLK.IN1
RD1_EMPTY <= Sdram_RD_FIFO:read_fifo1.rdempty
RD1_USE[0] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[1] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[2] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[3] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[4] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[5] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[6] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[7] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[8] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[9] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[10] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[11] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[12] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[13] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[14] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[15] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD2_DATA[0] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[1] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[2] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[3] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[4] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[5] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[6] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[7] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[8] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[9] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[10] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[11] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[12] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[13] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[14] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[15] <= Sdram_RD_FIFO:read_fifo2.q
RD2 => RD2.IN1
RD2_ADDR[0] => rRD2_ADDR.DATAA
RD2_ADDR[0] => rRD2_ADDR.DATAB
RD2_ADDR[0] => rRD2_ADDR[0].ADATA
RD2_ADDR[1] => rRD2_ADDR.DATAA
RD2_ADDR[1] => rRD2_ADDR.DATAB
RD2_ADDR[1] => rRD2_ADDR[1].ADATA
RD2_ADDR[2] => rRD2_ADDR.DATAA
RD2_ADDR[2] => rRD2_ADDR.DATAB
RD2_ADDR[2] => rRD2_ADDR[2].ADATA
RD2_ADDR[3] => rRD2_ADDR.DATAA
RD2_ADDR[3] => rRD2_ADDR.DATAB
RD2_ADDR[3] => rRD2_ADDR[3].ADATA
RD2_ADDR[4] => rRD2_ADDR.DATAA
RD2_ADDR[4] => rRD2_ADDR.DATAB
RD2_ADDR[4] => rRD2_ADDR[4].ADATA
RD2_ADDR[5] => rRD2_ADDR.DATAA
RD2_ADDR[5] => rRD2_ADDR.DATAB
RD2_ADDR[5] => rRD2_ADDR[5].ADATA
RD2_ADDR[6] => rRD2_ADDR.DATAA
RD2_ADDR[6] => rRD2_ADDR.DATAB
RD2_ADDR[6] => rRD2_ADDR[6].ADATA
RD2_ADDR[7] => rRD2_ADDR.DATAA
RD2_ADDR[7] => rRD2_ADDR.DATAB
RD2_ADDR[7] => rRD2_ADDR[7].ADATA
RD2_ADDR[8] => rRD2_ADDR.DATAA
RD2_ADDR[8] => rRD2_ADDR.DATAB
RD2_ADDR[8] => rRD2_ADDR[8].ADATA
RD2_ADDR[9] => rRD2_ADDR.DATAA
RD2_ADDR[9] => rRD2_ADDR.DATAB
RD2_ADDR[9] => rRD2_ADDR[9].ADATA
RD2_ADDR[10] => rRD2_ADDR.DATAA
RD2_ADDR[10] => rRD2_ADDR.DATAB
RD2_ADDR[10] => rRD2_ADDR[10].ADATA
RD2_ADDR[11] => rRD2_ADDR.DATAA
RD2_ADDR[11] => rRD2_ADDR.DATAB
RD2_ADDR[11] => rRD2_ADDR[11].ADATA
RD2_ADDR[12] => rRD2_ADDR.DATAA
RD2_ADDR[12] => rRD2_ADDR.DATAB
RD2_ADDR[12] => rRD2_ADDR[12].ADATA
RD2_ADDR[13] => rRD2_ADDR.DATAA
RD2_ADDR[13] => rRD2_ADDR.DATAB
RD2_ADDR[13] => rRD2_ADDR[13].ADATA
RD2_ADDR[14] => rRD2_ADDR.DATAA
RD2_ADDR[14] => rRD2_ADDR.DATAB
RD2_ADDR[14] => rRD2_ADDR[14].ADATA
RD2_ADDR[15] => rRD2_ADDR.DATAA
RD2_ADDR[15] => rRD2_ADDR.DATAB
RD2_ADDR[15] => rRD2_ADDR[15].ADATA
RD2_ADDR[16] => rRD2_ADDR.DATAA
RD2_ADDR[16] => rRD2_ADDR.DATAB
RD2_ADDR[16] => rRD2_ADDR[16].ADATA
RD2_ADDR[17] => rRD2_ADDR.DATAA
RD2_ADDR[17] => rRD2_ADDR.DATAB
RD2_ADDR[17] => rRD2_ADDR[17].ADATA
RD2_ADDR[18] => rRD2_ADDR.DATAA
RD2_ADDR[18] => rRD2_ADDR.DATAB
RD2_ADDR[18] => rRD2_ADDR[18].ADATA
RD2_ADDR[19] => rRD2_ADDR.DATAA
RD2_ADDR[19] => rRD2_ADDR.DATAB
RD2_ADDR[19] => rRD2_ADDR[19].ADATA
RD2_ADDR[20] => rRD2_ADDR.DATAA
RD2_ADDR[20] => rRD2_ADDR.DATAB
RD2_ADDR[20] => rRD2_ADDR[20].ADATA
RD2_ADDR[21] => rRD2_ADDR.DATAA
RD2_ADDR[21] => rRD2_ADDR.DATAB
RD2_ADDR[21] => rRD2_ADDR[21].ADATA
RD2_ADDR[22] => rRD2_ADDR.DATAA
RD2_ADDR[22] => rRD2_ADDR.DATAB
RD2_ADDR[22] => rRD2_ADDR[22].ADATA
RD2_MAX_ADDR[0] => Add12.IN46
RD2_MAX_ADDR[1] => Add12.IN45
RD2_MAX_ADDR[2] => Add12.IN44
RD2_MAX_ADDR[3] => Add12.IN43
RD2_MAX_ADDR[4] => Add12.IN42
RD2_MAX_ADDR[5] => Add12.IN41
RD2_MAX_ADDR[6] => Add12.IN40
RD2_MAX_ADDR[7] => Add12.IN39
RD2_MAX_ADDR[8] => Add12.IN38
RD2_MAX_ADDR[9] => Add12.IN37
RD2_MAX_ADDR[10] => Add12.IN36
RD2_MAX_ADDR[11] => Add12.IN35
RD2_MAX_ADDR[12] => Add12.IN34
RD2_MAX_ADDR[13] => Add12.IN33
RD2_MAX_ADDR[14] => Add12.IN32
RD2_MAX_ADDR[15] => Add12.IN31
RD2_MAX_ADDR[16] => Add12.IN30
RD2_MAX_ADDR[17] => Add12.IN29
RD2_MAX_ADDR[18] => Add12.IN28
RD2_MAX_ADDR[19] => Add12.IN27
RD2_MAX_ADDR[20] => Add12.IN26
RD2_MAX_ADDR[21] => Add12.IN25
RD2_MAX_ADDR[22] => Add12.IN24
RD2_LENGTH[0] => Add13.IN23
RD2_LENGTH[0] => LessThan6.IN16
RD2_LENGTH[0] => mLENGTH.DATAB
RD2_LENGTH[0] => Add12.IN23
RD2_LENGTH[1] => Add13.IN22
RD2_LENGTH[1] => LessThan6.IN15
RD2_LENGTH[1] => mLENGTH.DATAB
RD2_LENGTH[1] => Add12.IN22
RD2_LENGTH[2] => Add13.IN21
RD2_LENGTH[2] => LessThan6.IN14
RD2_LENGTH[2] => mLENGTH.DATAB
RD2_LENGTH[2] => Add12.IN21
RD2_LENGTH[3] => Add13.IN20
RD2_LENGTH[3] => LessThan6.IN13
RD2_LENGTH[3] => mLENGTH.DATAB
RD2_LENGTH[3] => Add12.IN20
RD2_LENGTH[4] => Add13.IN19
RD2_LENGTH[4] => LessThan6.IN12
RD2_LENGTH[4] => mLENGTH.DATAB
RD2_LENGTH[4] => Add12.IN19
RD2_LENGTH[5] => Add13.IN18
RD2_LENGTH[5] => LessThan6.IN11
RD2_LENGTH[5] => mLENGTH.DATAB
RD2_LENGTH[5] => Add12.IN18
RD2_LENGTH[6] => Add13.IN17
RD2_LENGTH[6] => LessThan6.IN10
RD2_LENGTH[6] => mLENGTH.DATAB
RD2_LENGTH[6] => Add12.IN17
RD2_LENGTH[7] => Add13.IN16
RD2_LENGTH[7] => LessThan6.IN9
RD2_LENGTH[7] => mLENGTH.DATAB
RD2_LENGTH[7] => Add12.IN16
RD2_LENGTH[8] => Add13.IN15
RD2_LENGTH[8] => LessThan6.IN8
RD2_LENGTH[8] => mLENGTH.DATAB
RD2_LENGTH[8] => Add12.IN15
RD2_LOAD => RD2_LOAD.IN1
RD2_CLK => RD2_CLK.IN1
RD2_EMPTY <= Sdram_RD_FIFO:read_fifo2.rdempty
RD2_USE[0] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[1] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[2] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[3] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[4] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[5] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[6] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[7] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[8] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[9] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[10] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[11] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[12] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[13] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[14] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[15] <= Sdram_RD_FIFO:read_fifo2.rdusedw
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDR_CLK <= Sdram_PLL:sdram_pll1.outclk_1
CLK_18 <= Sdram_PLL:sdram_pll1.outclk_2


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= Sdram_PLL_0002:sdram_pll_inst.outclk_0
outclk_1 <= Sdram_PLL_0002:sdram_pll_inst.outclk_1
outclk_2 <= Sdram_PLL_0002:sdram_pll_inst.outclk_2


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
outclk_2 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk => general[2].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
rst => general[2].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
outclk[2] <= general[2].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
cascade_out[2] <= <GND>
zdbfbclk <> <GND>


|DE1_SoC_TV|Sdram_Control_4Port:u6|control_interface:control1
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN2
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN2
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN2
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN0
CMD[2] => Equal1.IN1
CMD[2] => Equal2.IN1
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|command:command1
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => oe4.CLK
CLK => OE~reg0.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => RAS_N.OUTPUTSELECT
RESET_N => CAS_N.OUTPUTSELECT
RESET_N => WE_N.OUTPUTSELECT
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => oe4.ENA
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAB
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => BA.DATAA
SADDR[21] => BA.DATAA
SADDR[22] => CS_N.DATAA
SADDR[22] => CS_N.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|sdr_data_path:data_path1
CLK => DQM[0]~reg0.CLK
CLK => DQM[1]~reg0.CLK
RESET_N => DQM[0]~reg0.PRESET
RESET_N => DQM[1]~reg0.ACLR
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_bg02:auto_generated.data[0]
data[1] => dcfifo_bg02:auto_generated.data[1]
data[2] => dcfifo_bg02:auto_generated.data[2]
data[3] => dcfifo_bg02:auto_generated.data[3]
data[4] => dcfifo_bg02:auto_generated.data[4]
data[5] => dcfifo_bg02:auto_generated.data[5]
data[6] => dcfifo_bg02:auto_generated.data[6]
data[7] => dcfifo_bg02:auto_generated.data[7]
data[8] => dcfifo_bg02:auto_generated.data[8]
data[9] => dcfifo_bg02:auto_generated.data[9]
data[10] => dcfifo_bg02:auto_generated.data[10]
data[11] => dcfifo_bg02:auto_generated.data[11]
data[12] => dcfifo_bg02:auto_generated.data[12]
data[13] => dcfifo_bg02:auto_generated.data[13]
data[14] => dcfifo_bg02:auto_generated.data[14]
data[15] => dcfifo_bg02:auto_generated.data[15]
q[0] <= dcfifo_bg02:auto_generated.q[0]
q[1] <= dcfifo_bg02:auto_generated.q[1]
q[2] <= dcfifo_bg02:auto_generated.q[2]
q[3] <= dcfifo_bg02:auto_generated.q[3]
q[4] <= dcfifo_bg02:auto_generated.q[4]
q[5] <= dcfifo_bg02:auto_generated.q[5]
q[6] <= dcfifo_bg02:auto_generated.q[6]
q[7] <= dcfifo_bg02:auto_generated.q[7]
q[8] <= dcfifo_bg02:auto_generated.q[8]
q[9] <= dcfifo_bg02:auto_generated.q[9]
q[10] <= dcfifo_bg02:auto_generated.q[10]
q[11] <= dcfifo_bg02:auto_generated.q[11]
q[12] <= dcfifo_bg02:auto_generated.q[12]
q[13] <= dcfifo_bg02:auto_generated.q[13]
q[14] <= dcfifo_bg02:auto_generated.q[14]
q[15] <= dcfifo_bg02:auto_generated.q[15]
rdclk => dcfifo_bg02:auto_generated.rdclk
rdreq => dcfifo_bg02:auto_generated.rdreq
wrclk => dcfifo_bg02:auto_generated.wrclk
wrreq => dcfifo_bg02:auto_generated.wrreq
aclr => dcfifo_bg02:auto_generated.aclr
rdempty <= dcfifo_bg02:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_bg02:auto_generated.wrfull
rdusedw[0] <= dcfifo_bg02:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_bg02:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_bg02:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_bg02:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_bg02:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_bg02:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_bg02:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_bg02:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_bg02:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_bg02:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_bg02:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_bg02:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_bg02:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_bg02:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_bg02:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_bg02:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_bg02:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_bg02:auto_generated.wrusedw[8]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
aclr => a_graycounter_nv6:rdptr_g1p.aclr
aclr => a_graycounter_jdc:wrptr_g1p.aclr
aclr => altsyncram_jnb1:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_jnb1:fifo_ram.data_a[0]
data[1] => altsyncram_jnb1:fifo_ram.data_a[1]
data[2] => altsyncram_jnb1:fifo_ram.data_a[2]
data[3] => altsyncram_jnb1:fifo_ram.data_a[3]
data[4] => altsyncram_jnb1:fifo_ram.data_a[4]
data[5] => altsyncram_jnb1:fifo_ram.data_a[5]
data[6] => altsyncram_jnb1:fifo_ram.data_a[6]
data[7] => altsyncram_jnb1:fifo_ram.data_a[7]
data[8] => altsyncram_jnb1:fifo_ram.data_a[8]
data[9] => altsyncram_jnb1:fifo_ram.data_a[9]
data[10] => altsyncram_jnb1:fifo_ram.data_a[10]
data[11] => altsyncram_jnb1:fifo_ram.data_a[11]
data[12] => altsyncram_jnb1:fifo_ram.data_a[12]
data[13] => altsyncram_jnb1:fifo_ram.data_a[13]
data[14] => altsyncram_jnb1:fifo_ram.data_a[14]
data[15] => altsyncram_jnb1:fifo_ram.data_a[15]
q[0] <= altsyncram_jnb1:fifo_ram.q_b[0]
q[1] <= altsyncram_jnb1:fifo_ram.q_b[1]
q[2] <= altsyncram_jnb1:fifo_ram.q_b[2]
q[3] <= altsyncram_jnb1:fifo_ram.q_b[3]
q[4] <= altsyncram_jnb1:fifo_ram.q_b[4]
q[5] <= altsyncram_jnb1:fifo_ram.q_b[5]
q[6] <= altsyncram_jnb1:fifo_ram.q_b[6]
q[7] <= altsyncram_jnb1:fifo_ram.q_b[7]
q[8] <= altsyncram_jnb1:fifo_ram.q_b[8]
q[9] <= altsyncram_jnb1:fifo_ram.q_b[9]
q[10] <= altsyncram_jnb1:fifo_ram.q_b[10]
q[11] <= altsyncram_jnb1:fifo_ram.q_b[11]
q[12] <= altsyncram_jnb1:fifo_ram.q_b[12]
q[13] <= altsyncram_jnb1:fifo_ram.q_b[13]
q[14] <= altsyncram_jnb1:fifo_ram.q_b[14]
q[15] <= altsyncram_jnb1:fifo_ram.q_b[15]
rdclk => a_graycounter_nv6:rdptr_g1p.clock
rdclk => altsyncram_jnb1:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_vd8:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_jdc:wrptr_g1p.clock
wrclk => altsyncram_jnb1:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_bg02:auto_generated.data[0]
data[1] => dcfifo_bg02:auto_generated.data[1]
data[2] => dcfifo_bg02:auto_generated.data[2]
data[3] => dcfifo_bg02:auto_generated.data[3]
data[4] => dcfifo_bg02:auto_generated.data[4]
data[5] => dcfifo_bg02:auto_generated.data[5]
data[6] => dcfifo_bg02:auto_generated.data[6]
data[7] => dcfifo_bg02:auto_generated.data[7]
data[8] => dcfifo_bg02:auto_generated.data[8]
data[9] => dcfifo_bg02:auto_generated.data[9]
data[10] => dcfifo_bg02:auto_generated.data[10]
data[11] => dcfifo_bg02:auto_generated.data[11]
data[12] => dcfifo_bg02:auto_generated.data[12]
data[13] => dcfifo_bg02:auto_generated.data[13]
data[14] => dcfifo_bg02:auto_generated.data[14]
data[15] => dcfifo_bg02:auto_generated.data[15]
q[0] <= dcfifo_bg02:auto_generated.q[0]
q[1] <= dcfifo_bg02:auto_generated.q[1]
q[2] <= dcfifo_bg02:auto_generated.q[2]
q[3] <= dcfifo_bg02:auto_generated.q[3]
q[4] <= dcfifo_bg02:auto_generated.q[4]
q[5] <= dcfifo_bg02:auto_generated.q[5]
q[6] <= dcfifo_bg02:auto_generated.q[6]
q[7] <= dcfifo_bg02:auto_generated.q[7]
q[8] <= dcfifo_bg02:auto_generated.q[8]
q[9] <= dcfifo_bg02:auto_generated.q[9]
q[10] <= dcfifo_bg02:auto_generated.q[10]
q[11] <= dcfifo_bg02:auto_generated.q[11]
q[12] <= dcfifo_bg02:auto_generated.q[12]
q[13] <= dcfifo_bg02:auto_generated.q[13]
q[14] <= dcfifo_bg02:auto_generated.q[14]
q[15] <= dcfifo_bg02:auto_generated.q[15]
rdclk => dcfifo_bg02:auto_generated.rdclk
rdreq => dcfifo_bg02:auto_generated.rdreq
wrclk => dcfifo_bg02:auto_generated.wrclk
wrreq => dcfifo_bg02:auto_generated.wrreq
aclr => dcfifo_bg02:auto_generated.aclr
rdempty <= dcfifo_bg02:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_bg02:auto_generated.wrfull
rdusedw[0] <= dcfifo_bg02:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_bg02:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_bg02:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_bg02:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_bg02:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_bg02:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_bg02:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_bg02:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_bg02:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_bg02:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_bg02:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_bg02:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_bg02:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_bg02:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_bg02:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_bg02:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_bg02:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_bg02:auto_generated.wrusedw[8]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
aclr => a_graycounter_nv6:rdptr_g1p.aclr
aclr => a_graycounter_jdc:wrptr_g1p.aclr
aclr => altsyncram_jnb1:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_jnb1:fifo_ram.data_a[0]
data[1] => altsyncram_jnb1:fifo_ram.data_a[1]
data[2] => altsyncram_jnb1:fifo_ram.data_a[2]
data[3] => altsyncram_jnb1:fifo_ram.data_a[3]
data[4] => altsyncram_jnb1:fifo_ram.data_a[4]
data[5] => altsyncram_jnb1:fifo_ram.data_a[5]
data[6] => altsyncram_jnb1:fifo_ram.data_a[6]
data[7] => altsyncram_jnb1:fifo_ram.data_a[7]
data[8] => altsyncram_jnb1:fifo_ram.data_a[8]
data[9] => altsyncram_jnb1:fifo_ram.data_a[9]
data[10] => altsyncram_jnb1:fifo_ram.data_a[10]
data[11] => altsyncram_jnb1:fifo_ram.data_a[11]
data[12] => altsyncram_jnb1:fifo_ram.data_a[12]
data[13] => altsyncram_jnb1:fifo_ram.data_a[13]
data[14] => altsyncram_jnb1:fifo_ram.data_a[14]
data[15] => altsyncram_jnb1:fifo_ram.data_a[15]
q[0] <= altsyncram_jnb1:fifo_ram.q_b[0]
q[1] <= altsyncram_jnb1:fifo_ram.q_b[1]
q[2] <= altsyncram_jnb1:fifo_ram.q_b[2]
q[3] <= altsyncram_jnb1:fifo_ram.q_b[3]
q[4] <= altsyncram_jnb1:fifo_ram.q_b[4]
q[5] <= altsyncram_jnb1:fifo_ram.q_b[5]
q[6] <= altsyncram_jnb1:fifo_ram.q_b[6]
q[7] <= altsyncram_jnb1:fifo_ram.q_b[7]
q[8] <= altsyncram_jnb1:fifo_ram.q_b[8]
q[9] <= altsyncram_jnb1:fifo_ram.q_b[9]
q[10] <= altsyncram_jnb1:fifo_ram.q_b[10]
q[11] <= altsyncram_jnb1:fifo_ram.q_b[11]
q[12] <= altsyncram_jnb1:fifo_ram.q_b[12]
q[13] <= altsyncram_jnb1:fifo_ram.q_b[13]
q[14] <= altsyncram_jnb1:fifo_ram.q_b[14]
q[15] <= altsyncram_jnb1:fifo_ram.q_b[15]
rdclk => a_graycounter_nv6:rdptr_g1p.clock
rdclk => altsyncram_jnb1:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_vd8:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_jdc:wrptr_g1p.clock
wrclk => altsyncram_jnb1:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_bg02:auto_generated.data[0]
data[1] => dcfifo_bg02:auto_generated.data[1]
data[2] => dcfifo_bg02:auto_generated.data[2]
data[3] => dcfifo_bg02:auto_generated.data[3]
data[4] => dcfifo_bg02:auto_generated.data[4]
data[5] => dcfifo_bg02:auto_generated.data[5]
data[6] => dcfifo_bg02:auto_generated.data[6]
data[7] => dcfifo_bg02:auto_generated.data[7]
data[8] => dcfifo_bg02:auto_generated.data[8]
data[9] => dcfifo_bg02:auto_generated.data[9]
data[10] => dcfifo_bg02:auto_generated.data[10]
data[11] => dcfifo_bg02:auto_generated.data[11]
data[12] => dcfifo_bg02:auto_generated.data[12]
data[13] => dcfifo_bg02:auto_generated.data[13]
data[14] => dcfifo_bg02:auto_generated.data[14]
data[15] => dcfifo_bg02:auto_generated.data[15]
q[0] <= dcfifo_bg02:auto_generated.q[0]
q[1] <= dcfifo_bg02:auto_generated.q[1]
q[2] <= dcfifo_bg02:auto_generated.q[2]
q[3] <= dcfifo_bg02:auto_generated.q[3]
q[4] <= dcfifo_bg02:auto_generated.q[4]
q[5] <= dcfifo_bg02:auto_generated.q[5]
q[6] <= dcfifo_bg02:auto_generated.q[6]
q[7] <= dcfifo_bg02:auto_generated.q[7]
q[8] <= dcfifo_bg02:auto_generated.q[8]
q[9] <= dcfifo_bg02:auto_generated.q[9]
q[10] <= dcfifo_bg02:auto_generated.q[10]
q[11] <= dcfifo_bg02:auto_generated.q[11]
q[12] <= dcfifo_bg02:auto_generated.q[12]
q[13] <= dcfifo_bg02:auto_generated.q[13]
q[14] <= dcfifo_bg02:auto_generated.q[14]
q[15] <= dcfifo_bg02:auto_generated.q[15]
rdclk => dcfifo_bg02:auto_generated.rdclk
rdreq => dcfifo_bg02:auto_generated.rdreq
wrclk => dcfifo_bg02:auto_generated.wrclk
wrreq => dcfifo_bg02:auto_generated.wrreq
aclr => dcfifo_bg02:auto_generated.aclr
rdempty <= dcfifo_bg02:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_bg02:auto_generated.wrfull
rdusedw[0] <= dcfifo_bg02:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_bg02:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_bg02:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_bg02:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_bg02:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_bg02:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_bg02:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_bg02:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_bg02:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_bg02:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_bg02:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_bg02:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_bg02:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_bg02:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_bg02:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_bg02:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_bg02:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_bg02:auto_generated.wrusedw[8]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
aclr => a_graycounter_nv6:rdptr_g1p.aclr
aclr => a_graycounter_jdc:wrptr_g1p.aclr
aclr => altsyncram_jnb1:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_jnb1:fifo_ram.data_a[0]
data[1] => altsyncram_jnb1:fifo_ram.data_a[1]
data[2] => altsyncram_jnb1:fifo_ram.data_a[2]
data[3] => altsyncram_jnb1:fifo_ram.data_a[3]
data[4] => altsyncram_jnb1:fifo_ram.data_a[4]
data[5] => altsyncram_jnb1:fifo_ram.data_a[5]
data[6] => altsyncram_jnb1:fifo_ram.data_a[6]
data[7] => altsyncram_jnb1:fifo_ram.data_a[7]
data[8] => altsyncram_jnb1:fifo_ram.data_a[8]
data[9] => altsyncram_jnb1:fifo_ram.data_a[9]
data[10] => altsyncram_jnb1:fifo_ram.data_a[10]
data[11] => altsyncram_jnb1:fifo_ram.data_a[11]
data[12] => altsyncram_jnb1:fifo_ram.data_a[12]
data[13] => altsyncram_jnb1:fifo_ram.data_a[13]
data[14] => altsyncram_jnb1:fifo_ram.data_a[14]
data[15] => altsyncram_jnb1:fifo_ram.data_a[15]
q[0] <= altsyncram_jnb1:fifo_ram.q_b[0]
q[1] <= altsyncram_jnb1:fifo_ram.q_b[1]
q[2] <= altsyncram_jnb1:fifo_ram.q_b[2]
q[3] <= altsyncram_jnb1:fifo_ram.q_b[3]
q[4] <= altsyncram_jnb1:fifo_ram.q_b[4]
q[5] <= altsyncram_jnb1:fifo_ram.q_b[5]
q[6] <= altsyncram_jnb1:fifo_ram.q_b[6]
q[7] <= altsyncram_jnb1:fifo_ram.q_b[7]
q[8] <= altsyncram_jnb1:fifo_ram.q_b[8]
q[9] <= altsyncram_jnb1:fifo_ram.q_b[9]
q[10] <= altsyncram_jnb1:fifo_ram.q_b[10]
q[11] <= altsyncram_jnb1:fifo_ram.q_b[11]
q[12] <= altsyncram_jnb1:fifo_ram.q_b[12]
q[13] <= altsyncram_jnb1:fifo_ram.q_b[13]
q[14] <= altsyncram_jnb1:fifo_ram.q_b[14]
q[15] <= altsyncram_jnb1:fifo_ram.q_b[15]
rdclk => a_graycounter_nv6:rdptr_g1p.clock
rdclk => altsyncram_jnb1:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_vd8:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_jdc:wrptr_g1p.clock
wrclk => altsyncram_jnb1:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_bg02:auto_generated.data[0]
data[1] => dcfifo_bg02:auto_generated.data[1]
data[2] => dcfifo_bg02:auto_generated.data[2]
data[3] => dcfifo_bg02:auto_generated.data[3]
data[4] => dcfifo_bg02:auto_generated.data[4]
data[5] => dcfifo_bg02:auto_generated.data[5]
data[6] => dcfifo_bg02:auto_generated.data[6]
data[7] => dcfifo_bg02:auto_generated.data[7]
data[8] => dcfifo_bg02:auto_generated.data[8]
data[9] => dcfifo_bg02:auto_generated.data[9]
data[10] => dcfifo_bg02:auto_generated.data[10]
data[11] => dcfifo_bg02:auto_generated.data[11]
data[12] => dcfifo_bg02:auto_generated.data[12]
data[13] => dcfifo_bg02:auto_generated.data[13]
data[14] => dcfifo_bg02:auto_generated.data[14]
data[15] => dcfifo_bg02:auto_generated.data[15]
q[0] <= dcfifo_bg02:auto_generated.q[0]
q[1] <= dcfifo_bg02:auto_generated.q[1]
q[2] <= dcfifo_bg02:auto_generated.q[2]
q[3] <= dcfifo_bg02:auto_generated.q[3]
q[4] <= dcfifo_bg02:auto_generated.q[4]
q[5] <= dcfifo_bg02:auto_generated.q[5]
q[6] <= dcfifo_bg02:auto_generated.q[6]
q[7] <= dcfifo_bg02:auto_generated.q[7]
q[8] <= dcfifo_bg02:auto_generated.q[8]
q[9] <= dcfifo_bg02:auto_generated.q[9]
q[10] <= dcfifo_bg02:auto_generated.q[10]
q[11] <= dcfifo_bg02:auto_generated.q[11]
q[12] <= dcfifo_bg02:auto_generated.q[12]
q[13] <= dcfifo_bg02:auto_generated.q[13]
q[14] <= dcfifo_bg02:auto_generated.q[14]
q[15] <= dcfifo_bg02:auto_generated.q[15]
rdclk => dcfifo_bg02:auto_generated.rdclk
rdreq => dcfifo_bg02:auto_generated.rdreq
wrclk => dcfifo_bg02:auto_generated.wrclk
wrreq => dcfifo_bg02:auto_generated.wrreq
aclr => dcfifo_bg02:auto_generated.aclr
rdempty <= dcfifo_bg02:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_bg02:auto_generated.wrfull
rdusedw[0] <= dcfifo_bg02:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_bg02:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_bg02:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_bg02:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_bg02:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_bg02:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_bg02:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_bg02:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_bg02:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_bg02:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_bg02:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_bg02:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_bg02:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_bg02:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_bg02:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_bg02:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_bg02:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_bg02:auto_generated.wrusedw[8]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
aclr => a_graycounter_nv6:rdptr_g1p.aclr
aclr => a_graycounter_jdc:wrptr_g1p.aclr
aclr => altsyncram_jnb1:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_jnb1:fifo_ram.data_a[0]
data[1] => altsyncram_jnb1:fifo_ram.data_a[1]
data[2] => altsyncram_jnb1:fifo_ram.data_a[2]
data[3] => altsyncram_jnb1:fifo_ram.data_a[3]
data[4] => altsyncram_jnb1:fifo_ram.data_a[4]
data[5] => altsyncram_jnb1:fifo_ram.data_a[5]
data[6] => altsyncram_jnb1:fifo_ram.data_a[6]
data[7] => altsyncram_jnb1:fifo_ram.data_a[7]
data[8] => altsyncram_jnb1:fifo_ram.data_a[8]
data[9] => altsyncram_jnb1:fifo_ram.data_a[9]
data[10] => altsyncram_jnb1:fifo_ram.data_a[10]
data[11] => altsyncram_jnb1:fifo_ram.data_a[11]
data[12] => altsyncram_jnb1:fifo_ram.data_a[12]
data[13] => altsyncram_jnb1:fifo_ram.data_a[13]
data[14] => altsyncram_jnb1:fifo_ram.data_a[14]
data[15] => altsyncram_jnb1:fifo_ram.data_a[15]
q[0] <= altsyncram_jnb1:fifo_ram.q_b[0]
q[1] <= altsyncram_jnb1:fifo_ram.q_b[1]
q[2] <= altsyncram_jnb1:fifo_ram.q_b[2]
q[3] <= altsyncram_jnb1:fifo_ram.q_b[3]
q[4] <= altsyncram_jnb1:fifo_ram.q_b[4]
q[5] <= altsyncram_jnb1:fifo_ram.q_b[5]
q[6] <= altsyncram_jnb1:fifo_ram.q_b[6]
q[7] <= altsyncram_jnb1:fifo_ram.q_b[7]
q[8] <= altsyncram_jnb1:fifo_ram.q_b[8]
q[9] <= altsyncram_jnb1:fifo_ram.q_b[9]
q[10] <= altsyncram_jnb1:fifo_ram.q_b[10]
q[11] <= altsyncram_jnb1:fifo_ram.q_b[11]
q[12] <= altsyncram_jnb1:fifo_ram.q_b[12]
q[13] <= altsyncram_jnb1:fifo_ram.q_b[13]
q[14] <= altsyncram_jnb1:fifo_ram.q_b[14]
q[15] <= altsyncram_jnb1:fifo_ram.q_b[15]
rdclk => a_graycounter_nv6:rdptr_g1p.clock
rdclk => altsyncram_jnb1:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_vd8:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_jdc:wrptr_g1p.clock
wrclk => altsyncram_jnb1:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_TV|YUV422_to_444:u7
iYCbCr[0] => mCr[0].DATAIN
iYCbCr[0] => mCb[0].DATAIN
iYCbCr[1] => mCb[1].DATAIN
iYCbCr[1] => mCr[1].DATAIN
iYCbCr[2] => mCb[2].DATAIN
iYCbCr[2] => mCr[2].DATAIN
iYCbCr[3] => mCb[3].DATAIN
iYCbCr[3] => mCr[3].DATAIN
iYCbCr[4] => mCb[4].DATAIN
iYCbCr[4] => mCr[4].DATAIN
iYCbCr[5] => mCb[5].DATAIN
iYCbCr[5] => mCr[5].DATAIN
iYCbCr[6] => mCb[6].DATAIN
iYCbCr[6] => mCr[6].DATAIN
iYCbCr[7] => mCb[7].DATAIN
iYCbCr[7] => mCr[7].DATAIN
iYCbCr[8] => mY[0].DATAIN
iYCbCr[9] => mY[1].DATAIN
iYCbCr[10] => mY[2].DATAIN
iYCbCr[11] => mY[3].DATAIN
iYCbCr[12] => mY[4].DATAIN
iYCbCr[13] => mY[5].DATAIN
iYCbCr[14] => mY[6].DATAIN
iYCbCr[15] => mY[7].DATAIN
oY[0] <= mY[0].DB_MAX_OUTPUT_PORT_TYPE
oY[1] <= mY[1].DB_MAX_OUTPUT_PORT_TYPE
oY[2] <= mY[2].DB_MAX_OUTPUT_PORT_TYPE
oY[3] <= mY[3].DB_MAX_OUTPUT_PORT_TYPE
oY[4] <= mY[4].DB_MAX_OUTPUT_PORT_TYPE
oY[5] <= mY[5].DB_MAX_OUTPUT_PORT_TYPE
oY[6] <= mY[6].DB_MAX_OUTPUT_PORT_TYPE
oY[7] <= mY[7].DB_MAX_OUTPUT_PORT_TYPE
oCb[0] <= mCb[0].DB_MAX_OUTPUT_PORT_TYPE
oCb[1] <= mCb[1].DB_MAX_OUTPUT_PORT_TYPE
oCb[2] <= mCb[2].DB_MAX_OUTPUT_PORT_TYPE
oCb[3] <= mCb[3].DB_MAX_OUTPUT_PORT_TYPE
oCb[4] <= mCb[4].DB_MAX_OUTPUT_PORT_TYPE
oCb[5] <= mCb[5].DB_MAX_OUTPUT_PORT_TYPE
oCb[6] <= mCb[6].DB_MAX_OUTPUT_PORT_TYPE
oCb[7] <= mCb[7].DB_MAX_OUTPUT_PORT_TYPE
oCr[0] <= mCr[0].DB_MAX_OUTPUT_PORT_TYPE
oCr[1] <= mCr[1].DB_MAX_OUTPUT_PORT_TYPE
oCr[2] <= mCr[2].DB_MAX_OUTPUT_PORT_TYPE
oCr[3] <= mCr[3].DB_MAX_OUTPUT_PORT_TYPE
oCr[4] <= mCr[4].DB_MAX_OUTPUT_PORT_TYPE
oCr[5] <= mCr[5].DB_MAX_OUTPUT_PORT_TYPE
oCr[6] <= mCr[6].DB_MAX_OUTPUT_PORT_TYPE
oCr[7] <= mCr[7].DB_MAX_OUTPUT_PORT_TYPE
iX[0] => mCr[0].ENA
iX[0] => mCb[7].ENA
iX[0] => mCb[6].ENA
iX[0] => mCb[5].ENA
iX[0] => mCb[4].ENA
iX[0] => mCb[3].ENA
iX[0] => mCb[2].ENA
iX[0] => mCb[1].ENA
iX[0] => mCb[0].ENA
iX[0] => mCr[7].ENA
iX[0] => mCr[6].ENA
iX[0] => mCr[5].ENA
iX[0] => mCr[4].ENA
iX[0] => mCr[3].ENA
iX[0] => mCr[2].ENA
iX[0] => mCr[1].ENA
iX[1] => ~NO_FANOUT~
iX[2] => ~NO_FANOUT~
iX[3] => ~NO_FANOUT~
iX[4] => ~NO_FANOUT~
iX[5] => ~NO_FANOUT~
iX[6] => ~NO_FANOUT~
iX[7] => ~NO_FANOUT~
iX[8] => ~NO_FANOUT~
iX[9] => ~NO_FANOUT~
iCLK => mCr[0].CLK
iCLK => mCr[1].CLK
iCLK => mCr[2].CLK
iCLK => mCr[3].CLK
iCLK => mCr[4].CLK
iCLK => mCr[5].CLK
iCLK => mCr[6].CLK
iCLK => mCr[7].CLK
iCLK => mCb[0].CLK
iCLK => mCb[1].CLK
iCLK => mCb[2].CLK
iCLK => mCb[3].CLK
iCLK => mCb[4].CLK
iCLK => mCb[5].CLK
iCLK => mCb[6].CLK
iCLK => mCb[7].CLK
iCLK => mY[0].CLK
iCLK => mY[1].CLK
iCLK => mY[2].CLK
iCLK => mY[3].CLK
iCLK => mY[4].CLK
iCLK => mY[5].CLK
iCLK => mY[6].CLK
iCLK => mY[7].CLK
iRST_N => mCr[0].ACLR
iRST_N => mCr[1].ACLR
iRST_N => mCr[2].ACLR
iRST_N => mCr[3].ACLR
iRST_N => mCr[4].ACLR
iRST_N => mCr[5].ACLR
iRST_N => mCr[6].ACLR
iRST_N => mCr[7].ACLR
iRST_N => mCb[0].ACLR
iRST_N => mCb[1].ACLR
iRST_N => mCb[2].ACLR
iRST_N => mCb[3].ACLR
iRST_N => mCb[4].ACLR
iRST_N => mCb[5].ACLR
iRST_N => mCb[6].ACLR
iRST_N => mCb[7].ACLR
iRST_N => mY[0].ACLR
iRST_N => mY[1].ACLR
iRST_N => mY[2].ACLR
iRST_N => mY[3].ACLR
iRST_N => mY[4].ACLR
iRST_N => mY[5].ACLR
iRST_N => mY[6].ACLR
iRST_N => mY[7].ACLR


|DE1_SoC_TV|YCbCr2RGB:u8
oRed[0] <= oRed[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= oRed[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= oRed[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= oRed[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= oRed[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= oRed[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= oRed[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= oRed[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= oRed[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= oRed[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= oGreen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= oGreen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= oGreen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= oGreen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= oGreen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= oGreen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= oGreen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= oGreen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= oGreen[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= oGreen[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= oBlue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= oBlue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= oBlue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= oBlue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= oBlue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= oBlue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= oBlue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= oBlue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= oBlue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= oBlue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iY[0] => Add1.IN33
iY[0] => Add4.IN64
iY[0] => Add6.IN33
iY[1] => Add1.IN32
iY[1] => Add4.IN63
iY[1] => Add6.IN32
iY[2] => Add1.IN31
iY[2] => Add4.IN62
iY[2] => Add6.IN31
iY[3] => Add1.IN30
iY[3] => Add4.IN61
iY[3] => Add6.IN30
iY[4] => Add1.IN29
iY[4] => Add4.IN60
iY[4] => Add6.IN29
iY[5] => Add1.IN28
iY[5] => Add4.IN59
iY[5] => Add6.IN28
iY[6] => Add1.IN27
iY[6] => Add4.IN58
iY[6] => Add6.IN27
iY[7] => Add1.IN26
iY[7] => Add4.IN57
iY[7] => Add6.IN26
iCb[0] => Mult1.IN42
iCb[0] => Add6.IN40
iCb[0] => Mult3.IN43
iCb[1] => Mult1.IN41
iCb[1] => Add6.IN39
iCb[1] => Mult3.IN42
iCb[2] => Mult1.IN40
iCb[2] => Add6.IN38
iCb[2] => Mult3.IN41
iCb[3] => Mult1.IN39
iCb[3] => Add6.IN37
iCb[3] => Mult3.IN40
iCb[4] => Mult1.IN38
iCb[4] => Add6.IN36
iCb[4] => Mult3.IN39
iCb[5] => Mult1.IN37
iCb[5] => Add6.IN35
iCb[5] => Mult3.IN38
iCb[6] => Mult1.IN36
iCb[6] => Add6.IN34
iCb[6] => Mult3.IN37
iCb[7] => Add3.IN2
iCr[0] => Add1.IN40
iCr[0] => Mult0.IN42
iCr[0] => Mult2.IN43
iCr[1] => Add1.IN39
iCr[1] => Mult0.IN41
iCr[1] => Mult2.IN42
iCr[2] => Add1.IN38
iCr[2] => Mult0.IN40
iCr[2] => Mult2.IN41
iCr[3] => Add1.IN37
iCr[3] => Mult0.IN39
iCr[3] => Mult2.IN40
iCr[4] => Add1.IN36
iCr[4] => Mult0.IN38
iCr[4] => Mult2.IN39
iCr[5] => Add1.IN35
iCr[5] => Mult0.IN37
iCr[5] => Mult2.IN38
iCr[6] => Add1.IN34
iCr[6] => Mult0.IN36
iCr[6] => Mult2.IN37
iCr[7] => Add0.IN2
iCLK => oBlue[0]~reg0.CLK
iCLK => oBlue[1]~reg0.CLK
iCLK => oBlue[2]~reg0.CLK
iCLK => oBlue[3]~reg0.CLK
iCLK => oBlue[4]~reg0.CLK
iCLK => oBlue[5]~reg0.CLK
iCLK => oBlue[6]~reg0.CLK
iCLK => oBlue[7]~reg0.CLK
iCLK => oBlue[8]~reg0.CLK
iCLK => oBlue[9]~reg0.CLK
iCLK => oGreen[0]~reg0.CLK
iCLK => oGreen[1]~reg0.CLK
iCLK => oGreen[2]~reg0.CLK
iCLK => oGreen[3]~reg0.CLK
iCLK => oGreen[4]~reg0.CLK
iCLK => oGreen[5]~reg0.CLK
iCLK => oGreen[6]~reg0.CLK
iCLK => oGreen[7]~reg0.CLK
iCLK => oGreen[8]~reg0.CLK
iCLK => oGreen[9]~reg0.CLK
iCLK => oRed[0]~reg0.CLK
iCLK => oRed[1]~reg0.CLK
iCLK => oRed[2]~reg0.CLK
iCLK => oRed[3]~reg0.CLK
iCLK => oRed[4]~reg0.CLK
iCLK => oRed[5]~reg0.CLK
iCLK => oRed[6]~reg0.CLK
iCLK => oRed[7]~reg0.CLK
iCLK => oRed[8]~reg0.CLK
iCLK => oRed[9]~reg0.CLK


|DE1_SoC_TV|Cursor:Cursor1
VGA_X[0] => VGA_X[0].IN2
VGA_X[1] => VGA_X[1].IN2
VGA_X[2] => VGA_X[2].IN2
VGA_X[3] => VGA_X[3].IN2
VGA_X[4] => VGA_X[4].IN2
VGA_X[5] => VGA_X[5].IN2
VGA_X[6] => VGA_X[6].IN2
VGA_X[7] => VGA_X[7].IN2
VGA_X[8] => VGA_X[8].IN2
VGA_X[9] => VGA_X[9].IN2
VGA_X[10] => VGA_X[10].IN2
VGA_Y[0] => VGA_Y[0].IN2
VGA_Y[1] => VGA_Y[1].IN2
VGA_Y[2] => VGA_Y[2].IN2
VGA_Y[3] => VGA_Y[3].IN2
VGA_Y[4] => VGA_Y[4].IN2
VGA_Y[5] => VGA_Y[5].IN2
VGA_Y[6] => VGA_Y[6].IN2
VGA_Y[7] => VGA_Y[7].IN2
VGA_Y[8] => VGA_Y[8].IN2
VGA_Y[9] => VGA_Y[9].IN2
VGA_Y[10] => VGA_Y[10].IN2
VGA_CLK => VGA_CLK.IN2
C1[0] => C1[0].IN2
C1[1] => C1[1].IN2
C1[2] => C1[2].IN2
C1[3] => C1[3].IN2
C1[4] => C1[4].IN2
C1[5] => C1[5].IN2
C1[6] => C1[6].IN2
C1[7] => C1[7].IN2
C1[8] => C1[8].IN2
C1[9] => C1[9].IN2
C2[0] => C2[0].IN2
C2[1] => C2[1].IN2
C2[2] => C2[2].IN2
C2[3] => C2[3].IN2
C2[4] => C2[4].IN2
C2[5] => C2[5].IN2
C2[6] => C2[6].IN2
C2[7] => C2[7].IN2
C2[8] => C2[8].IN2
C2[9] => C2[9].IN2
C3[0] => C3[0].IN2
C3[1] => C3[1].IN2
C3[2] => C3[2].IN2
C3[3] => C3[3].IN2
C3[4] => C3[4].IN2
C3[5] => C3[5].IN2
C3[6] => C3[6].IN2
C3[7] => C3[7].IN2
C3[8] => C3[8].IN2
C3[9] => C3[9].IN2
oX[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
oX[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
oX[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
oX[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
oX[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
oX[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
oX[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
oX[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
oX[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
oX[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
oX[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
oY[0] <= ImageProcessor:imProcR.averageY
oY[1] <= ImageProcessor:imProcR.averageY
oY[2] <= ImageProcessor:imProcR.averageY
oY[3] <= ImageProcessor:imProcR.averageY
oY[4] <= ImageProcessor:imProcR.averageY
oY[5] <= ImageProcessor:imProcR.averageY
oY[6] <= ImageProcessor:imProcR.averageY
oY[7] <= ImageProcessor:imProcR.averageY
oY[8] <= ImageProcessor:imProcR.averageY
oY[9] <= ImageProcessor:imProcR.averageY
oY[10] <= ImageProcessor:imProcR.averageY
oClicked <= clicked.DB_MAX_OUTPUT_PORT_TYPE
oThreshedR <= ImageProcessor:imProcR.oThreshed
oThreshedG <= ImageProcessor:imProcG.oThreshed


|DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcR
x[0] => bestX.DATAB
x[0] => Equal0.IN31
x[1] => bestX.DATAB
x[1] => Equal0.IN30
x[2] => bestX.DATAB
x[2] => Equal0.IN29
x[3] => bestX.DATAB
x[3] => Equal0.IN28
x[4] => bestX.DATAB
x[4] => Equal0.IN27
x[5] => bestX.DATAB
x[5] => Equal0.IN26
x[6] => bestX.DATAB
x[6] => Equal0.IN25
x[7] => bestX.DATAB
x[7] => Equal0.IN24
x[8] => bestX.DATAB
x[8] => Equal0.IN23
x[9] => bestX.DATAB
x[9] => Equal0.IN22
x[10] => bestX.DATAB
x[10] => Equal0.IN21
y[0] => LessThan6.IN22
y[0] => bestY.DATAB
y[0] => Equal1.IN31
y[1] => LessThan6.IN21
y[1] => bestY.DATAB
y[1] => Equal1.IN30
y[2] => LessThan6.IN20
y[2] => bestY.DATAB
y[2] => Equal1.IN29
y[3] => LessThan6.IN19
y[3] => bestY.DATAB
y[3] => Equal1.IN28
y[4] => LessThan6.IN18
y[4] => bestY.DATAB
y[4] => Equal1.IN27
y[5] => LessThan6.IN17
y[5] => bestY.DATAB
y[5] => Equal1.IN26
y[6] => LessThan6.IN16
y[6] => bestY.DATAB
y[6] => Equal1.IN25
y[7] => LessThan6.IN15
y[7] => bestY.DATAB
y[7] => Equal1.IN24
y[8] => LessThan6.IN14
y[8] => bestY.DATAB
y[8] => Equal1.IN23
y[9] => LessThan6.IN13
y[9] => bestY.DATAB
y[9] => Equal1.IN22
y[10] => LessThan6.IN12
y[10] => bestY.DATAB
y[10] => Equal1.IN21
C1[0] => LessThan0.IN8
C1[0] => LessThan1.IN8
C1[1] => LessThan0.IN7
C1[1] => LessThan1.IN7
C1[2] => LessThan0.IN6
C1[2] => LessThan1.IN6
C1[3] => LessThan0.IN5
C1[3] => LessThan1.IN5
C1[4] => LessThan0.IN4
C1[4] => LessThan1.IN4
C1[5] => LessThan0.IN3
C1[5] => LessThan1.IN3
C1[6] => LessThan0.IN2
C1[6] => LessThan1.IN2
C1[7] => LessThan0.IN1
C1[7] => LessThan1.IN1
C2[0] => LessThan2.IN8
C2[0] => LessThan3.IN8
C2[1] => LessThan2.IN7
C2[1] => LessThan3.IN7
C2[2] => LessThan2.IN6
C2[2] => LessThan3.IN6
C2[3] => LessThan2.IN5
C2[3] => LessThan3.IN5
C2[4] => LessThan2.IN4
C2[4] => LessThan3.IN4
C2[5] => LessThan2.IN3
C2[5] => LessThan3.IN3
C2[6] => LessThan2.IN2
C2[6] => LessThan3.IN2
C2[7] => LessThan2.IN1
C2[7] => LessThan3.IN1
C3[0] => LessThan4.IN8
C3[0] => LessThan5.IN8
C3[1] => LessThan4.IN7
C3[1] => LessThan5.IN7
C3[2] => LessThan4.IN6
C3[2] => LessThan5.IN6
C3[3] => LessThan4.IN5
C3[3] => LessThan5.IN5
C3[4] => LessThan4.IN4
C3[4] => LessThan5.IN4
C3[5] => LessThan4.IN3
C3[5] => LessThan5.IN3
C3[6] => LessThan4.IN2
C3[6] => LessThan5.IN2
C3[7] => LessThan4.IN1
C3[7] => LessThan5.IN1
clock => prevPixThreshed.CLK
clock => bestY[0].CLK
clock => bestY[1].CLK
clock => bestY[2].CLK
clock => bestY[3].CLK
clock => bestY[4].CLK
clock => bestY[5].CLK
clock => bestY[6].CLK
clock => bestY[7].CLK
clock => bestY[8].CLK
clock => bestY[9].CLK
clock => bestY[10].CLK
clock => bestX[0].CLK
clock => bestX[1].CLK
clock => bestX[2].CLK
clock => bestX[3].CLK
clock => bestX[4].CLK
clock => bestX[5].CLK
clock => bestX[6].CLK
clock => bestX[7].CLK
clock => bestX[8].CLK
clock => bestX[9].CLK
clock => bestX[10].CLK
clock => currHorLength[0].CLK
clock => currHorLength[1].CLK
clock => currHorLength[2].CLK
clock => currHorLength[3].CLK
clock => currHorLength[4].CLK
clock => currHorLength[5].CLK
clock => currHorLength[6].CLK
clock => currHorLength[7].CLK
clock => currHorLength[8].CLK
clock => currHorLength[9].CLK
clock => currHorLength[10].CLK
clock => maxHorLength[0].CLK
clock => maxHorLength[1].CLK
clock => maxHorLength[2].CLK
clock => maxHorLength[3].CLK
clock => maxHorLength[4].CLK
clock => maxHorLength[5].CLK
clock => maxHorLength[6].CLK
clock => maxHorLength[7].CLK
clock => maxHorLength[8].CLK
clock => maxHorLength[9].CLK
clock => maxHorLength[10].CLK
clock => numY[0].CLK
clock => numY[1].CLK
clock => numY[2].CLK
clock => numY[3].CLK
clock => numY[4].CLK
clock => numY[5].CLK
clock => numY[6].CLK
clock => numY[7].CLK
clock => numY[8].CLK
clock => numY[9].CLK
clock => numY[10].CLK
clock => numX[0].CLK
clock => numX[1].CLK
clock => numX[2].CLK
clock => numX[3].CLK
clock => numX[4].CLK
clock => numX[5].CLK
clock => numX[6].CLK
clock => numX[7].CLK
clock => numX[8].CLK
clock => numX[9].CLK
clock => numX[10].CLK
clock => averageY[0]~reg0.CLK
clock => averageY[1]~reg0.CLK
clock => averageY[2]~reg0.CLK
clock => averageY[3]~reg0.CLK
clock => averageY[4]~reg0.CLK
clock => averageY[5]~reg0.CLK
clock => averageY[6]~reg0.CLK
clock => averageY[7]~reg0.CLK
clock => averageY[8]~reg0.CLK
clock => averageY[9]~reg0.CLK
clock => averageY[10]~reg0.CLK
clock => averageX[0]~reg0.CLK
clock => averageX[1]~reg0.CLK
clock => averageX[2]~reg0.CLK
clock => averageX[3]~reg0.CLK
clock => averageX[4]~reg0.CLK
clock => averageX[5]~reg0.CLK
clock => averageX[6]~reg0.CLK
clock => averageX[7]~reg0.CLK
clock => averageX[8]~reg0.CLK
clock => averageX[9]~reg0.CLK
clock => averageX[10]~reg0.CLK
clock => prevAvgY5[0].CLK
clock => prevAvgY5[1].CLK
clock => prevAvgY5[2].CLK
clock => prevAvgY5[3].CLK
clock => prevAvgY5[4].CLK
clock => prevAvgY5[5].CLK
clock => prevAvgY5[6].CLK
clock => prevAvgY5[7].CLK
clock => prevAvgY5[8].CLK
clock => prevAvgY5[9].CLK
clock => prevAvgY5[10].CLK
clock => prevAvgX5[0].CLK
clock => prevAvgX5[1].CLK
clock => prevAvgX5[2].CLK
clock => prevAvgX5[3].CLK
clock => prevAvgX5[4].CLK
clock => prevAvgX5[5].CLK
clock => prevAvgX5[6].CLK
clock => prevAvgX5[7].CLK
clock => prevAvgX5[8].CLK
clock => prevAvgX5[9].CLK
clock => prevAvgX5[10].CLK
clock => prevAvgY4[0].CLK
clock => prevAvgY4[1].CLK
clock => prevAvgY4[2].CLK
clock => prevAvgY4[3].CLK
clock => prevAvgY4[4].CLK
clock => prevAvgY4[5].CLK
clock => prevAvgY4[6].CLK
clock => prevAvgY4[7].CLK
clock => prevAvgY4[8].CLK
clock => prevAvgY4[9].CLK
clock => prevAvgY4[10].CLK
clock => prevAvgX4[0].CLK
clock => prevAvgX4[1].CLK
clock => prevAvgX4[2].CLK
clock => prevAvgX4[3].CLK
clock => prevAvgX4[4].CLK
clock => prevAvgX4[5].CLK
clock => prevAvgX4[6].CLK
clock => prevAvgX4[7].CLK
clock => prevAvgX4[8].CLK
clock => prevAvgX4[9].CLK
clock => prevAvgX4[10].CLK
clock => prevAvgY3[0].CLK
clock => prevAvgY3[1].CLK
clock => prevAvgY3[2].CLK
clock => prevAvgY3[3].CLK
clock => prevAvgY3[4].CLK
clock => prevAvgY3[5].CLK
clock => prevAvgY3[6].CLK
clock => prevAvgY3[7].CLK
clock => prevAvgY3[8].CLK
clock => prevAvgY3[9].CLK
clock => prevAvgY3[10].CLK
clock => prevAvgX3[0].CLK
clock => prevAvgX3[1].CLK
clock => prevAvgX3[2].CLK
clock => prevAvgX3[3].CLK
clock => prevAvgX3[4].CLK
clock => prevAvgX3[5].CLK
clock => prevAvgX3[6].CLK
clock => prevAvgX3[7].CLK
clock => prevAvgX3[8].CLK
clock => prevAvgX3[9].CLK
clock => prevAvgX3[10].CLK
clock => prevAvgY2[0].CLK
clock => prevAvgY2[1].CLK
clock => prevAvgY2[2].CLK
clock => prevAvgY2[3].CLK
clock => prevAvgY2[4].CLK
clock => prevAvgY2[5].CLK
clock => prevAvgY2[6].CLK
clock => prevAvgY2[7].CLK
clock => prevAvgY2[8].CLK
clock => prevAvgY2[9].CLK
clock => prevAvgY2[10].CLK
clock => prevAvgX2[0].CLK
clock => prevAvgX2[1].CLK
clock => prevAvgX2[2].CLK
clock => prevAvgX2[3].CLK
clock => prevAvgX2[4].CLK
clock => prevAvgX2[5].CLK
clock => prevAvgX2[6].CLK
clock => prevAvgX2[7].CLK
clock => prevAvgX2[8].CLK
clock => prevAvgX2[9].CLK
clock => prevAvgX2[10].CLK
clock => prevAvgY1[0].CLK
clock => prevAvgY1[1].CLK
clock => prevAvgY1[2].CLK
clock => prevAvgY1[3].CLK
clock => prevAvgY1[4].CLK
clock => prevAvgY1[5].CLK
clock => prevAvgY1[6].CLK
clock => prevAvgY1[7].CLK
clock => prevAvgY1[8].CLK
clock => prevAvgY1[9].CLK
clock => prevAvgY1[10].CLK
clock => prevAvgX1[0].CLK
clock => prevAvgX1[1].CLK
clock => prevAvgX1[2].CLK
clock => prevAvgX1[3].CLK
clock => prevAvgX1[4].CLK
clock => prevAvgX1[5].CLK
clock => prevAvgX1[6].CLK
clock => prevAvgX1[7].CLK
clock => prevAvgX1[8].CLK
clock => prevAvgX1[9].CLK
clock => prevAvgX1[10].CLK
averageX[0] <= averageX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageX[1] <= averageX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageX[2] <= averageX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageX[3] <= averageX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageX[4] <= averageX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageX[5] <= averageX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageX[6] <= averageX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageX[7] <= averageX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageX[8] <= averageX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageX[9] <= averageX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageX[10] <= averageX[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[0] <= averageY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[1] <= averageY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[2] <= averageY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[3] <= averageY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[4] <= averageY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[5] <= averageY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[6] <= averageY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[7] <= averageY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[8] <= averageY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[9] <= averageY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[10] <= averageY[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oThreshed <= threshed.DB_MAX_OUTPUT_PORT_TYPE
isRed <= <GND>
C1LOW[0] => LessThan0.IN16
C1LOW[1] => LessThan0.IN15
C1LOW[2] => LessThan0.IN14
C1LOW[3] => LessThan0.IN13
C1LOW[4] => LessThan0.IN12
C1LOW[5] => LessThan0.IN11
C1LOW[6] => LessThan0.IN10
C1LOW[7] => LessThan0.IN9
C1HIGH[0] => LessThan1.IN16
C1HIGH[1] => LessThan1.IN15
C1HIGH[2] => LessThan1.IN14
C1HIGH[3] => LessThan1.IN13
C1HIGH[4] => LessThan1.IN12
C1HIGH[5] => LessThan1.IN11
C1HIGH[6] => LessThan1.IN10
C1HIGH[7] => LessThan1.IN9
C2LOW[0] => LessThan2.IN16
C2LOW[1] => LessThan2.IN15
C2LOW[2] => LessThan2.IN14
C2LOW[3] => LessThan2.IN13
C2LOW[4] => LessThan2.IN12
C2LOW[5] => LessThan2.IN11
C2LOW[6] => LessThan2.IN10
C2LOW[7] => LessThan2.IN9
C2HIGH[0] => LessThan3.IN16
C2HIGH[1] => LessThan3.IN15
C2HIGH[2] => LessThan3.IN14
C2HIGH[3] => LessThan3.IN13
C2HIGH[4] => LessThan3.IN12
C2HIGH[5] => LessThan3.IN11
C2HIGH[6] => LessThan3.IN10
C2HIGH[7] => LessThan3.IN9
C3LOW[0] => LessThan4.IN16
C3LOW[1] => LessThan4.IN15
C3LOW[2] => LessThan4.IN14
C3LOW[3] => LessThan4.IN13
C3LOW[4] => LessThan4.IN12
C3LOW[5] => LessThan4.IN11
C3LOW[6] => LessThan4.IN10
C3LOW[7] => LessThan4.IN9
C3HIGH[0] => LessThan5.IN16
C3HIGH[1] => LessThan5.IN15
C3HIGH[2] => LessThan5.IN14
C3HIGH[3] => LessThan5.IN13
C3HIGH[4] => LessThan5.IN12
C3HIGH[5] => LessThan5.IN11
C3HIGH[6] => LessThan5.IN10
C3HIGH[7] => LessThan5.IN9


|DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcG
x[0] => bestX.DATAB
x[0] => Equal0.IN31
x[1] => bestX.DATAB
x[1] => Equal0.IN30
x[2] => bestX.DATAB
x[2] => Equal0.IN29
x[3] => bestX.DATAB
x[3] => Equal0.IN28
x[4] => bestX.DATAB
x[4] => Equal0.IN27
x[5] => bestX.DATAB
x[5] => Equal0.IN26
x[6] => bestX.DATAB
x[6] => Equal0.IN25
x[7] => bestX.DATAB
x[7] => Equal0.IN24
x[8] => bestX.DATAB
x[8] => Equal0.IN23
x[9] => bestX.DATAB
x[9] => Equal0.IN22
x[10] => bestX.DATAB
x[10] => Equal0.IN21
y[0] => LessThan6.IN22
y[0] => bestY.DATAB
y[0] => Equal1.IN31
y[1] => LessThan6.IN21
y[1] => bestY.DATAB
y[1] => Equal1.IN30
y[2] => LessThan6.IN20
y[2] => bestY.DATAB
y[2] => Equal1.IN29
y[3] => LessThan6.IN19
y[3] => bestY.DATAB
y[3] => Equal1.IN28
y[4] => LessThan6.IN18
y[4] => bestY.DATAB
y[4] => Equal1.IN27
y[5] => LessThan6.IN17
y[5] => bestY.DATAB
y[5] => Equal1.IN26
y[6] => LessThan6.IN16
y[6] => bestY.DATAB
y[6] => Equal1.IN25
y[7] => LessThan6.IN15
y[7] => bestY.DATAB
y[7] => Equal1.IN24
y[8] => LessThan6.IN14
y[8] => bestY.DATAB
y[8] => Equal1.IN23
y[9] => LessThan6.IN13
y[9] => bestY.DATAB
y[9] => Equal1.IN22
y[10] => LessThan6.IN12
y[10] => bestY.DATAB
y[10] => Equal1.IN21
C1[0] => LessThan0.IN8
C1[0] => LessThan1.IN8
C1[1] => LessThan0.IN7
C1[1] => LessThan1.IN7
C1[2] => LessThan0.IN6
C1[2] => LessThan1.IN6
C1[3] => LessThan0.IN5
C1[3] => LessThan1.IN5
C1[4] => LessThan0.IN4
C1[4] => LessThan1.IN4
C1[5] => LessThan0.IN3
C1[5] => LessThan1.IN3
C1[6] => LessThan0.IN2
C1[6] => LessThan1.IN2
C1[7] => LessThan0.IN1
C1[7] => LessThan1.IN1
C2[0] => LessThan2.IN8
C2[0] => LessThan3.IN8
C2[1] => LessThan2.IN7
C2[1] => LessThan3.IN7
C2[2] => LessThan2.IN6
C2[2] => LessThan3.IN6
C2[3] => LessThan2.IN5
C2[3] => LessThan3.IN5
C2[4] => LessThan2.IN4
C2[4] => LessThan3.IN4
C2[5] => LessThan2.IN3
C2[5] => LessThan3.IN3
C2[6] => LessThan2.IN2
C2[6] => LessThan3.IN2
C2[7] => LessThan2.IN1
C2[7] => LessThan3.IN1
C3[0] => LessThan4.IN8
C3[0] => LessThan5.IN8
C3[1] => LessThan4.IN7
C3[1] => LessThan5.IN7
C3[2] => LessThan4.IN6
C3[2] => LessThan5.IN6
C3[3] => LessThan4.IN5
C3[3] => LessThan5.IN5
C3[4] => LessThan4.IN4
C3[4] => LessThan5.IN4
C3[5] => LessThan4.IN3
C3[5] => LessThan5.IN3
C3[6] => LessThan4.IN2
C3[6] => LessThan5.IN2
C3[7] => LessThan4.IN1
C3[7] => LessThan5.IN1
clock => prevPixThreshed.CLK
clock => bestY[0].CLK
clock => bestY[1].CLK
clock => bestY[2].CLK
clock => bestY[3].CLK
clock => bestY[4].CLK
clock => bestY[5].CLK
clock => bestY[6].CLK
clock => bestY[7].CLK
clock => bestY[8].CLK
clock => bestY[9].CLK
clock => bestY[10].CLK
clock => bestX[0].CLK
clock => bestX[1].CLK
clock => bestX[2].CLK
clock => bestX[3].CLK
clock => bestX[4].CLK
clock => bestX[5].CLK
clock => bestX[6].CLK
clock => bestX[7].CLK
clock => bestX[8].CLK
clock => bestX[9].CLK
clock => bestX[10].CLK
clock => currHorLength[0].CLK
clock => currHorLength[1].CLK
clock => currHorLength[2].CLK
clock => currHorLength[3].CLK
clock => currHorLength[4].CLK
clock => currHorLength[5].CLK
clock => currHorLength[6].CLK
clock => currHorLength[7].CLK
clock => currHorLength[8].CLK
clock => currHorLength[9].CLK
clock => currHorLength[10].CLK
clock => maxHorLength[0].CLK
clock => maxHorLength[1].CLK
clock => maxHorLength[2].CLK
clock => maxHorLength[3].CLK
clock => maxHorLength[4].CLK
clock => maxHorLength[5].CLK
clock => maxHorLength[6].CLK
clock => maxHorLength[7].CLK
clock => maxHorLength[8].CLK
clock => maxHorLength[9].CLK
clock => maxHorLength[10].CLK
clock => numY[0].CLK
clock => numY[1].CLK
clock => numY[2].CLK
clock => numY[3].CLK
clock => numY[4].CLK
clock => numY[5].CLK
clock => numY[6].CLK
clock => numY[7].CLK
clock => numY[8].CLK
clock => numY[9].CLK
clock => numY[10].CLK
clock => numX[0].CLK
clock => numX[1].CLK
clock => numX[2].CLK
clock => numX[3].CLK
clock => numX[4].CLK
clock => numX[5].CLK
clock => numX[6].CLK
clock => numX[7].CLK
clock => numX[8].CLK
clock => numX[9].CLK
clock => numX[10].CLK
clock => averageY[0]~reg0.CLK
clock => averageY[1]~reg0.CLK
clock => averageY[2]~reg0.CLK
clock => averageY[3]~reg0.CLK
clock => averageY[4]~reg0.CLK
clock => averageY[5]~reg0.CLK
clock => averageY[6]~reg0.CLK
clock => averageY[7]~reg0.CLK
clock => averageY[8]~reg0.CLK
clock => averageY[9]~reg0.CLK
clock => averageY[10]~reg0.CLK
clock => averageX[0]~reg0.CLK
clock => averageX[1]~reg0.CLK
clock => averageX[2]~reg0.CLK
clock => averageX[3]~reg0.CLK
clock => averageX[4]~reg0.CLK
clock => averageX[5]~reg0.CLK
clock => averageX[6]~reg0.CLK
clock => averageX[7]~reg0.CLK
clock => averageX[8]~reg0.CLK
clock => averageX[9]~reg0.CLK
clock => averageX[10]~reg0.CLK
clock => prevAvgY5[0].CLK
clock => prevAvgY5[1].CLK
clock => prevAvgY5[2].CLK
clock => prevAvgY5[3].CLK
clock => prevAvgY5[4].CLK
clock => prevAvgY5[5].CLK
clock => prevAvgY5[6].CLK
clock => prevAvgY5[7].CLK
clock => prevAvgY5[8].CLK
clock => prevAvgY5[9].CLK
clock => prevAvgY5[10].CLK
clock => prevAvgX5[0].CLK
clock => prevAvgX5[1].CLK
clock => prevAvgX5[2].CLK
clock => prevAvgX5[3].CLK
clock => prevAvgX5[4].CLK
clock => prevAvgX5[5].CLK
clock => prevAvgX5[6].CLK
clock => prevAvgX5[7].CLK
clock => prevAvgX5[8].CLK
clock => prevAvgX5[9].CLK
clock => prevAvgX5[10].CLK
clock => prevAvgY4[0].CLK
clock => prevAvgY4[1].CLK
clock => prevAvgY4[2].CLK
clock => prevAvgY4[3].CLK
clock => prevAvgY4[4].CLK
clock => prevAvgY4[5].CLK
clock => prevAvgY4[6].CLK
clock => prevAvgY4[7].CLK
clock => prevAvgY4[8].CLK
clock => prevAvgY4[9].CLK
clock => prevAvgY4[10].CLK
clock => prevAvgX4[0].CLK
clock => prevAvgX4[1].CLK
clock => prevAvgX4[2].CLK
clock => prevAvgX4[3].CLK
clock => prevAvgX4[4].CLK
clock => prevAvgX4[5].CLK
clock => prevAvgX4[6].CLK
clock => prevAvgX4[7].CLK
clock => prevAvgX4[8].CLK
clock => prevAvgX4[9].CLK
clock => prevAvgX4[10].CLK
clock => prevAvgY3[0].CLK
clock => prevAvgY3[1].CLK
clock => prevAvgY3[2].CLK
clock => prevAvgY3[3].CLK
clock => prevAvgY3[4].CLK
clock => prevAvgY3[5].CLK
clock => prevAvgY3[6].CLK
clock => prevAvgY3[7].CLK
clock => prevAvgY3[8].CLK
clock => prevAvgY3[9].CLK
clock => prevAvgY3[10].CLK
clock => prevAvgX3[0].CLK
clock => prevAvgX3[1].CLK
clock => prevAvgX3[2].CLK
clock => prevAvgX3[3].CLK
clock => prevAvgX3[4].CLK
clock => prevAvgX3[5].CLK
clock => prevAvgX3[6].CLK
clock => prevAvgX3[7].CLK
clock => prevAvgX3[8].CLK
clock => prevAvgX3[9].CLK
clock => prevAvgX3[10].CLK
clock => prevAvgY2[0].CLK
clock => prevAvgY2[1].CLK
clock => prevAvgY2[2].CLK
clock => prevAvgY2[3].CLK
clock => prevAvgY2[4].CLK
clock => prevAvgY2[5].CLK
clock => prevAvgY2[6].CLK
clock => prevAvgY2[7].CLK
clock => prevAvgY2[8].CLK
clock => prevAvgY2[9].CLK
clock => prevAvgY2[10].CLK
clock => prevAvgX2[0].CLK
clock => prevAvgX2[1].CLK
clock => prevAvgX2[2].CLK
clock => prevAvgX2[3].CLK
clock => prevAvgX2[4].CLK
clock => prevAvgX2[5].CLK
clock => prevAvgX2[6].CLK
clock => prevAvgX2[7].CLK
clock => prevAvgX2[8].CLK
clock => prevAvgX2[9].CLK
clock => prevAvgX2[10].CLK
clock => prevAvgY1[0].CLK
clock => prevAvgY1[1].CLK
clock => prevAvgY1[2].CLK
clock => prevAvgY1[3].CLK
clock => prevAvgY1[4].CLK
clock => prevAvgY1[5].CLK
clock => prevAvgY1[6].CLK
clock => prevAvgY1[7].CLK
clock => prevAvgY1[8].CLK
clock => prevAvgY1[9].CLK
clock => prevAvgY1[10].CLK
clock => prevAvgX1[0].CLK
clock => prevAvgX1[1].CLK
clock => prevAvgX1[2].CLK
clock => prevAvgX1[3].CLK
clock => prevAvgX1[4].CLK
clock => prevAvgX1[5].CLK
clock => prevAvgX1[6].CLK
clock => prevAvgX1[7].CLK
clock => prevAvgX1[8].CLK
clock => prevAvgX1[9].CLK
clock => prevAvgX1[10].CLK
averageX[0] <= averageX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageX[1] <= averageX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageX[2] <= averageX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageX[3] <= averageX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageX[4] <= averageX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageX[5] <= averageX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageX[6] <= averageX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageX[7] <= averageX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageX[8] <= averageX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageX[9] <= averageX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageX[10] <= averageX[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[0] <= averageY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[1] <= averageY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[2] <= averageY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[3] <= averageY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[4] <= averageY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[5] <= averageY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[6] <= averageY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[7] <= averageY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[8] <= averageY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[9] <= averageY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
averageY[10] <= averageY[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oThreshed <= threshed.DB_MAX_OUTPUT_PORT_TYPE
isRed <= <GND>
C1LOW[0] => LessThan0.IN16
C1LOW[1] => LessThan0.IN15
C1LOW[2] => LessThan0.IN14
C1LOW[3] => LessThan0.IN13
C1LOW[4] => LessThan0.IN12
C1LOW[5] => LessThan0.IN11
C1LOW[6] => LessThan0.IN10
C1LOW[7] => LessThan0.IN9
C1HIGH[0] => LessThan1.IN16
C1HIGH[1] => LessThan1.IN15
C1HIGH[2] => LessThan1.IN14
C1HIGH[3] => LessThan1.IN13
C1HIGH[4] => LessThan1.IN12
C1HIGH[5] => LessThan1.IN11
C1HIGH[6] => LessThan1.IN10
C1HIGH[7] => LessThan1.IN9
C2LOW[0] => LessThan2.IN16
C2LOW[1] => LessThan2.IN15
C2LOW[2] => LessThan2.IN14
C2LOW[3] => LessThan2.IN13
C2LOW[4] => LessThan2.IN12
C2LOW[5] => LessThan2.IN11
C2LOW[6] => LessThan2.IN10
C2LOW[7] => LessThan2.IN9
C2HIGH[0] => LessThan3.IN16
C2HIGH[1] => LessThan3.IN15
C2HIGH[2] => LessThan3.IN14
C2HIGH[3] => LessThan3.IN13
C2HIGH[4] => LessThan3.IN12
C2HIGH[5] => LessThan3.IN11
C2HIGH[6] => LessThan3.IN10
C2HIGH[7] => LessThan3.IN9
C3LOW[0] => LessThan4.IN16
C3LOW[1] => LessThan4.IN15
C3LOW[2] => LessThan4.IN14
C3LOW[3] => LessThan4.IN13
C3LOW[4] => LessThan4.IN12
C3LOW[5] => LessThan4.IN11
C3LOW[6] => LessThan4.IN10
C3LOW[7] => LessThan4.IN9
C3HIGH[0] => LessThan5.IN16
C3HIGH[1] => LessThan5.IN15
C3HIGH[2] => LessThan5.IN14
C3HIGH[3] => LessThan5.IN13
C3HIGH[4] => LessThan5.IN12
C3HIGH[5] => LessThan5.IN11
C3HIGH[6] => LessThan5.IN10
C3HIGH[7] => LessThan5.IN9


|DE1_SoC_TV|Shooter:gameLogic
CLOCK => CLOCK.IN10
cursorX[0] => LessThan2.IN10
cursorX[0] => LessThan3.IN21
cursorX[0] => LessThan6.IN10
cursorX[0] => LessThan7.IN21
cursorX[0] => LessThan10.IN10
cursorX[0] => LessThan11.IN21
cursorX[0] => LessThan14.IN10
cursorX[0] => LessThan15.IN21
cursorX[0] => LessThan18.IN10
cursorX[0] => LessThan19.IN21
cursorX[0] => LessThan22.IN10
cursorX[0] => LessThan23.IN21
cursorX[0] => LessThan26.IN10
cursorX[0] => LessThan27.IN21
cursorX[0] => LessThan30.IN10
cursorX[0] => LessThan31.IN21
cursorX[0] => LessThan34.IN10
cursorX[0] => LessThan35.IN21
cursorX[0] => LessThan38.IN10
cursorX[0] => LessThan39.IN21
cursorX[1] => LessThan2.IN9
cursorX[1] => LessThan3.IN20
cursorX[1] => LessThan6.IN9
cursorX[1] => LessThan7.IN20
cursorX[1] => LessThan10.IN9
cursorX[1] => LessThan11.IN20
cursorX[1] => LessThan14.IN9
cursorX[1] => LessThan15.IN20
cursorX[1] => LessThan18.IN9
cursorX[1] => LessThan19.IN20
cursorX[1] => LessThan22.IN9
cursorX[1] => LessThan23.IN20
cursorX[1] => LessThan26.IN9
cursorX[1] => LessThan27.IN20
cursorX[1] => LessThan30.IN9
cursorX[1] => LessThan31.IN20
cursorX[1] => LessThan34.IN9
cursorX[1] => LessThan35.IN20
cursorX[1] => LessThan38.IN9
cursorX[1] => LessThan39.IN20
cursorX[2] => LessThan2.IN8
cursorX[2] => LessThan3.IN19
cursorX[2] => LessThan6.IN8
cursorX[2] => LessThan7.IN19
cursorX[2] => LessThan10.IN8
cursorX[2] => LessThan11.IN19
cursorX[2] => LessThan14.IN8
cursorX[2] => LessThan15.IN19
cursorX[2] => LessThan18.IN8
cursorX[2] => LessThan19.IN19
cursorX[2] => LessThan22.IN8
cursorX[2] => LessThan23.IN19
cursorX[2] => LessThan26.IN8
cursorX[2] => LessThan27.IN19
cursorX[2] => LessThan30.IN8
cursorX[2] => LessThan31.IN19
cursorX[2] => LessThan34.IN8
cursorX[2] => LessThan35.IN19
cursorX[2] => LessThan38.IN8
cursorX[2] => LessThan39.IN19
cursorX[3] => LessThan2.IN7
cursorX[3] => LessThan3.IN18
cursorX[3] => LessThan6.IN7
cursorX[3] => LessThan7.IN18
cursorX[3] => LessThan10.IN7
cursorX[3] => LessThan11.IN18
cursorX[3] => LessThan14.IN7
cursorX[3] => LessThan15.IN18
cursorX[3] => LessThan18.IN7
cursorX[3] => LessThan19.IN18
cursorX[3] => LessThan22.IN7
cursorX[3] => LessThan23.IN18
cursorX[3] => LessThan26.IN7
cursorX[3] => LessThan27.IN18
cursorX[3] => LessThan30.IN7
cursorX[3] => LessThan31.IN18
cursorX[3] => LessThan34.IN7
cursorX[3] => LessThan35.IN18
cursorX[3] => LessThan38.IN7
cursorX[3] => LessThan39.IN18
cursorX[4] => LessThan2.IN6
cursorX[4] => LessThan3.IN17
cursorX[4] => LessThan6.IN6
cursorX[4] => LessThan7.IN17
cursorX[4] => LessThan10.IN6
cursorX[4] => LessThan11.IN17
cursorX[4] => LessThan14.IN6
cursorX[4] => LessThan15.IN17
cursorX[4] => LessThan18.IN6
cursorX[4] => LessThan19.IN17
cursorX[4] => LessThan22.IN6
cursorX[4] => LessThan23.IN17
cursorX[4] => LessThan26.IN6
cursorX[4] => LessThan27.IN17
cursorX[4] => LessThan30.IN6
cursorX[4] => LessThan31.IN17
cursorX[4] => LessThan34.IN6
cursorX[4] => LessThan35.IN17
cursorX[4] => LessThan38.IN6
cursorX[4] => LessThan39.IN17
cursorX[5] => LessThan2.IN5
cursorX[5] => LessThan3.IN16
cursorX[5] => LessThan6.IN5
cursorX[5] => LessThan7.IN16
cursorX[5] => LessThan10.IN5
cursorX[5] => LessThan11.IN16
cursorX[5] => LessThan14.IN5
cursorX[5] => LessThan15.IN16
cursorX[5] => LessThan18.IN5
cursorX[5] => LessThan19.IN16
cursorX[5] => LessThan22.IN5
cursorX[5] => LessThan23.IN16
cursorX[5] => LessThan26.IN5
cursorX[5] => LessThan27.IN16
cursorX[5] => LessThan30.IN5
cursorX[5] => LessThan31.IN16
cursorX[5] => LessThan34.IN5
cursorX[5] => LessThan35.IN16
cursorX[5] => LessThan38.IN5
cursorX[5] => LessThan39.IN16
cursorX[6] => LessThan2.IN4
cursorX[6] => LessThan3.IN15
cursorX[6] => LessThan6.IN4
cursorX[6] => LessThan7.IN15
cursorX[6] => LessThan10.IN4
cursorX[6] => LessThan11.IN15
cursorX[6] => LessThan14.IN4
cursorX[6] => LessThan15.IN15
cursorX[6] => LessThan18.IN4
cursorX[6] => LessThan19.IN15
cursorX[6] => LessThan22.IN4
cursorX[6] => LessThan23.IN15
cursorX[6] => LessThan26.IN4
cursorX[6] => LessThan27.IN15
cursorX[6] => LessThan30.IN4
cursorX[6] => LessThan31.IN15
cursorX[6] => LessThan34.IN4
cursorX[6] => LessThan35.IN15
cursorX[6] => LessThan38.IN4
cursorX[6] => LessThan39.IN15
cursorX[7] => LessThan2.IN3
cursorX[7] => LessThan3.IN14
cursorX[7] => LessThan6.IN3
cursorX[7] => LessThan7.IN14
cursorX[7] => LessThan10.IN3
cursorX[7] => LessThan11.IN14
cursorX[7] => LessThan14.IN3
cursorX[7] => LessThan15.IN14
cursorX[7] => LessThan18.IN3
cursorX[7] => LessThan19.IN14
cursorX[7] => LessThan22.IN3
cursorX[7] => LessThan23.IN14
cursorX[7] => LessThan26.IN3
cursorX[7] => LessThan27.IN14
cursorX[7] => LessThan30.IN3
cursorX[7] => LessThan31.IN14
cursorX[7] => LessThan34.IN3
cursorX[7] => LessThan35.IN14
cursorX[7] => LessThan38.IN3
cursorX[7] => LessThan39.IN14
cursorX[8] => LessThan2.IN2
cursorX[8] => LessThan3.IN13
cursorX[8] => LessThan6.IN2
cursorX[8] => LessThan7.IN13
cursorX[8] => LessThan10.IN2
cursorX[8] => LessThan11.IN13
cursorX[8] => LessThan14.IN2
cursorX[8] => LessThan15.IN13
cursorX[8] => LessThan18.IN2
cursorX[8] => LessThan19.IN13
cursorX[8] => LessThan22.IN2
cursorX[8] => LessThan23.IN13
cursorX[8] => LessThan26.IN2
cursorX[8] => LessThan27.IN13
cursorX[8] => LessThan30.IN2
cursorX[8] => LessThan31.IN13
cursorX[8] => LessThan34.IN2
cursorX[8] => LessThan35.IN13
cursorX[8] => LessThan38.IN2
cursorX[8] => LessThan39.IN13
cursorX[9] => LessThan2.IN1
cursorX[9] => LessThan3.IN12
cursorX[9] => LessThan6.IN1
cursorX[9] => LessThan7.IN12
cursorX[9] => LessThan10.IN1
cursorX[9] => LessThan11.IN12
cursorX[9] => LessThan14.IN1
cursorX[9] => LessThan15.IN12
cursorX[9] => LessThan18.IN1
cursorX[9] => LessThan19.IN12
cursorX[9] => LessThan22.IN1
cursorX[9] => LessThan23.IN12
cursorX[9] => LessThan26.IN1
cursorX[9] => LessThan27.IN12
cursorX[9] => LessThan30.IN1
cursorX[9] => LessThan31.IN12
cursorX[9] => LessThan34.IN1
cursorX[9] => LessThan35.IN12
cursorX[9] => LessThan38.IN1
cursorX[9] => LessThan39.IN12
cursorY[0] => LessThan4.IN10
cursorY[0] => LessThan5.IN19
cursorY[0] => LessThan8.IN10
cursorY[0] => LessThan9.IN19
cursorY[0] => LessThan12.IN10
cursorY[0] => LessThan13.IN19
cursorY[0] => LessThan16.IN10
cursorY[0] => LessThan17.IN19
cursorY[0] => LessThan20.IN10
cursorY[0] => LessThan21.IN19
cursorY[0] => LessThan24.IN10
cursorY[0] => LessThan25.IN19
cursorY[0] => LessThan28.IN10
cursorY[0] => LessThan29.IN19
cursorY[0] => LessThan32.IN10
cursorY[0] => LessThan33.IN19
cursorY[0] => LessThan36.IN10
cursorY[0] => LessThan37.IN19
cursorY[0] => LessThan40.IN10
cursorY[0] => LessThan41.IN19
cursorY[1] => LessThan4.IN9
cursorY[1] => LessThan5.IN18
cursorY[1] => LessThan8.IN9
cursorY[1] => LessThan9.IN18
cursorY[1] => LessThan12.IN9
cursorY[1] => LessThan13.IN18
cursorY[1] => LessThan16.IN9
cursorY[1] => LessThan17.IN18
cursorY[1] => LessThan20.IN9
cursorY[1] => LessThan21.IN18
cursorY[1] => LessThan24.IN9
cursorY[1] => LessThan25.IN18
cursorY[1] => LessThan28.IN9
cursorY[1] => LessThan29.IN18
cursorY[1] => LessThan32.IN9
cursorY[1] => LessThan33.IN18
cursorY[1] => LessThan36.IN9
cursorY[1] => LessThan37.IN18
cursorY[1] => LessThan40.IN9
cursorY[1] => LessThan41.IN18
cursorY[2] => LessThan4.IN8
cursorY[2] => LessThan5.IN17
cursorY[2] => LessThan8.IN8
cursorY[2] => LessThan9.IN17
cursorY[2] => LessThan12.IN8
cursorY[2] => LessThan13.IN17
cursorY[2] => LessThan16.IN8
cursorY[2] => LessThan17.IN17
cursorY[2] => LessThan20.IN8
cursorY[2] => LessThan21.IN17
cursorY[2] => LessThan24.IN8
cursorY[2] => LessThan25.IN17
cursorY[2] => LessThan28.IN8
cursorY[2] => LessThan29.IN17
cursorY[2] => LessThan32.IN8
cursorY[2] => LessThan33.IN17
cursorY[2] => LessThan36.IN8
cursorY[2] => LessThan37.IN17
cursorY[2] => LessThan40.IN8
cursorY[2] => LessThan41.IN17
cursorY[3] => LessThan4.IN7
cursorY[3] => LessThan5.IN16
cursorY[3] => LessThan8.IN7
cursorY[3] => LessThan9.IN16
cursorY[3] => LessThan12.IN7
cursorY[3] => LessThan13.IN16
cursorY[3] => LessThan16.IN7
cursorY[3] => LessThan17.IN16
cursorY[3] => LessThan20.IN7
cursorY[3] => LessThan21.IN16
cursorY[3] => LessThan24.IN7
cursorY[3] => LessThan25.IN16
cursorY[3] => LessThan28.IN7
cursorY[3] => LessThan29.IN16
cursorY[3] => LessThan32.IN7
cursorY[3] => LessThan33.IN16
cursorY[3] => LessThan36.IN7
cursorY[3] => LessThan37.IN16
cursorY[3] => LessThan40.IN7
cursorY[3] => LessThan41.IN16
cursorY[4] => LessThan4.IN6
cursorY[4] => LessThan5.IN15
cursorY[4] => LessThan8.IN6
cursorY[4] => LessThan9.IN15
cursorY[4] => LessThan12.IN6
cursorY[4] => LessThan13.IN15
cursorY[4] => LessThan16.IN6
cursorY[4] => LessThan17.IN15
cursorY[4] => LessThan20.IN6
cursorY[4] => LessThan21.IN15
cursorY[4] => LessThan24.IN6
cursorY[4] => LessThan25.IN15
cursorY[4] => LessThan28.IN6
cursorY[4] => LessThan29.IN15
cursorY[4] => LessThan32.IN6
cursorY[4] => LessThan33.IN15
cursorY[4] => LessThan36.IN6
cursorY[4] => LessThan37.IN15
cursorY[4] => LessThan40.IN6
cursorY[4] => LessThan41.IN15
cursorY[5] => LessThan4.IN5
cursorY[5] => LessThan5.IN14
cursorY[5] => LessThan8.IN5
cursorY[5] => LessThan9.IN14
cursorY[5] => LessThan12.IN5
cursorY[5] => LessThan13.IN14
cursorY[5] => LessThan16.IN5
cursorY[5] => LessThan17.IN14
cursorY[5] => LessThan20.IN5
cursorY[5] => LessThan21.IN14
cursorY[5] => LessThan24.IN5
cursorY[5] => LessThan25.IN14
cursorY[5] => LessThan28.IN5
cursorY[5] => LessThan29.IN14
cursorY[5] => LessThan32.IN5
cursorY[5] => LessThan33.IN14
cursorY[5] => LessThan36.IN5
cursorY[5] => LessThan37.IN14
cursorY[5] => LessThan40.IN5
cursorY[5] => LessThan41.IN14
cursorY[6] => LessThan4.IN4
cursorY[6] => LessThan5.IN13
cursorY[6] => LessThan8.IN4
cursorY[6] => LessThan9.IN13
cursorY[6] => LessThan12.IN4
cursorY[6] => LessThan13.IN13
cursorY[6] => LessThan16.IN4
cursorY[6] => LessThan17.IN13
cursorY[6] => LessThan20.IN4
cursorY[6] => LessThan21.IN13
cursorY[6] => LessThan24.IN4
cursorY[6] => LessThan25.IN13
cursorY[6] => LessThan28.IN4
cursorY[6] => LessThan29.IN13
cursorY[6] => LessThan32.IN4
cursorY[6] => LessThan33.IN13
cursorY[6] => LessThan36.IN4
cursorY[6] => LessThan37.IN13
cursorY[6] => LessThan40.IN4
cursorY[6] => LessThan41.IN13
cursorY[7] => LessThan4.IN3
cursorY[7] => LessThan5.IN12
cursorY[7] => LessThan8.IN3
cursorY[7] => LessThan9.IN12
cursorY[7] => LessThan12.IN3
cursorY[7] => LessThan13.IN12
cursorY[7] => LessThan16.IN3
cursorY[7] => LessThan17.IN12
cursorY[7] => LessThan20.IN3
cursorY[7] => LessThan21.IN12
cursorY[7] => LessThan24.IN3
cursorY[7] => LessThan25.IN12
cursorY[7] => LessThan28.IN3
cursorY[7] => LessThan29.IN12
cursorY[7] => LessThan32.IN3
cursorY[7] => LessThan33.IN12
cursorY[7] => LessThan36.IN3
cursorY[7] => LessThan37.IN12
cursorY[7] => LessThan40.IN3
cursorY[7] => LessThan41.IN12
cursorY[8] => LessThan4.IN2
cursorY[8] => LessThan5.IN11
cursorY[8] => LessThan8.IN2
cursorY[8] => LessThan9.IN11
cursorY[8] => LessThan12.IN2
cursorY[8] => LessThan13.IN11
cursorY[8] => LessThan16.IN2
cursorY[8] => LessThan17.IN11
cursorY[8] => LessThan20.IN2
cursorY[8] => LessThan21.IN11
cursorY[8] => LessThan24.IN2
cursorY[8] => LessThan25.IN11
cursorY[8] => LessThan28.IN2
cursorY[8] => LessThan29.IN11
cursorY[8] => LessThan32.IN2
cursorY[8] => LessThan33.IN11
cursorY[8] => LessThan36.IN2
cursorY[8] => LessThan37.IN11
cursorY[8] => LessThan40.IN2
cursorY[8] => LessThan41.IN11
cursorY[9] => LessThan4.IN1
cursorY[9] => LessThan5.IN10
cursorY[9] => LessThan8.IN1
cursorY[9] => LessThan9.IN10
cursorY[9] => LessThan12.IN1
cursorY[9] => LessThan13.IN10
cursorY[9] => LessThan16.IN1
cursorY[9] => LessThan17.IN10
cursorY[9] => LessThan20.IN1
cursorY[9] => LessThan21.IN10
cursorY[9] => LessThan24.IN1
cursorY[9] => LessThan25.IN10
cursorY[9] => LessThan28.IN1
cursorY[9] => LessThan29.IN10
cursorY[9] => LessThan32.IN1
cursorY[9] => LessThan33.IN10
cursorY[9] => LessThan36.IN1
cursorY[9] => LessThan37.IN10
cursorY[9] => LessThan40.IN1
cursorY[9] => LessThan41.IN10
clicked => always2.IN1
clicked => always2.IN0
clicked => Selector1.IN3
clicked => Selector0.IN3
clicked => allowChange.DATAIN
oT1Data[0] <= Target:T1.targetData
oT1Data[1] <= Target:T1.targetData
oT1Data[2] <= Target:T1.targetData
oT1Data[3] <= Target:T1.targetData
oT1Data[4] <= Target:T1.targetData
oT1Data[5] <= Target:T1.targetData
oT1Data[6] <= Target:T1.targetData
oT1Data[7] <= Target:T1.targetData
oT1Data[8] <= Target:T1.targetData
oT1Data[9] <= Target:T1.targetData
oT1Data[10] <= Target:T1.targetData
oT1Data[11] <= Target:T1.targetData
oT1Data[12] <= Target:T1.targetData
oT1Data[13] <= Target:T1.targetData
oT1Data[14] <= Target:T1.targetData
oT1Data[15] <= Target:T1.targetData
oT1Data[16] <= Target:T1.targetData
oT1Data[17] <= Target:T1.targetData
oT1Data[18] <= Target:T1.targetData
oT1Data[19] <= Target:T1.targetData
oT1Data[20] <= Target:T1.targetData
oT1Data[21] <= Target:T1.targetData
oT1Data[22] <= Target:T1.targetData
oT1Data[23] <= Target:T1.targetData
oT1Data[24] <= Target:T1.targetData
oT1Data[25] <= Target:T1.targetData
oT1Data[26] <= Target:T1.targetData
oT2Data[0] <= Target:T2.targetData
oT2Data[1] <= Target:T2.targetData
oT2Data[2] <= Target:T2.targetData
oT2Data[3] <= Target:T2.targetData
oT2Data[4] <= Target:T2.targetData
oT2Data[5] <= Target:T2.targetData
oT2Data[6] <= Target:T2.targetData
oT2Data[7] <= Target:T2.targetData
oT2Data[8] <= Target:T2.targetData
oT2Data[9] <= Target:T2.targetData
oT2Data[10] <= Target:T2.targetData
oT2Data[11] <= Target:T2.targetData
oT2Data[12] <= Target:T2.targetData
oT2Data[13] <= Target:T2.targetData
oT2Data[14] <= Target:T2.targetData
oT2Data[15] <= Target:T2.targetData
oT2Data[16] <= Target:T2.targetData
oT2Data[17] <= Target:T2.targetData
oT2Data[18] <= Target:T2.targetData
oT2Data[19] <= Target:T2.targetData
oT2Data[20] <= Target:T2.targetData
oT2Data[21] <= Target:T2.targetData
oT2Data[22] <= Target:T2.targetData
oT2Data[23] <= Target:T2.targetData
oT2Data[24] <= Target:T2.targetData
oT2Data[25] <= Target:T2.targetData
oT2Data[26] <= Target:T2.targetData
oT3Data[0] <= Target:T3.targetData
oT3Data[1] <= Target:T3.targetData
oT3Data[2] <= Target:T3.targetData
oT3Data[3] <= Target:T3.targetData
oT3Data[4] <= Target:T3.targetData
oT3Data[5] <= Target:T3.targetData
oT3Data[6] <= Target:T3.targetData
oT3Data[7] <= Target:T3.targetData
oT3Data[8] <= Target:T3.targetData
oT3Data[9] <= Target:T3.targetData
oT3Data[10] <= Target:T3.targetData
oT3Data[11] <= Target:T3.targetData
oT3Data[12] <= Target:T3.targetData
oT3Data[13] <= Target:T3.targetData
oT3Data[14] <= Target:T3.targetData
oT3Data[15] <= Target:T3.targetData
oT3Data[16] <= Target:T3.targetData
oT3Data[17] <= Target:T3.targetData
oT3Data[18] <= Target:T3.targetData
oT3Data[19] <= Target:T3.targetData
oT3Data[20] <= Target:T3.targetData
oT3Data[21] <= Target:T3.targetData
oT3Data[22] <= Target:T3.targetData
oT3Data[23] <= Target:T3.targetData
oT3Data[24] <= Target:T3.targetData
oT3Data[25] <= Target:T3.targetData
oT3Data[26] <= Target:T3.targetData
oT4Data[0] <= Target:T4.targetData
oT4Data[1] <= Target:T4.targetData
oT4Data[2] <= Target:T4.targetData
oT4Data[3] <= Target:T4.targetData
oT4Data[4] <= Target:T4.targetData
oT4Data[5] <= Target:T4.targetData
oT4Data[6] <= Target:T4.targetData
oT4Data[7] <= Target:T4.targetData
oT4Data[8] <= Target:T4.targetData
oT4Data[9] <= Target:T4.targetData
oT4Data[10] <= Target:T4.targetData
oT4Data[11] <= Target:T4.targetData
oT4Data[12] <= Target:T4.targetData
oT4Data[13] <= Target:T4.targetData
oT4Data[14] <= Target:T4.targetData
oT4Data[15] <= Target:T4.targetData
oT4Data[16] <= Target:T4.targetData
oT4Data[17] <= Target:T4.targetData
oT4Data[18] <= Target:T4.targetData
oT4Data[19] <= Target:T4.targetData
oT4Data[20] <= Target:T4.targetData
oT4Data[21] <= Target:T4.targetData
oT4Data[22] <= Target:T4.targetData
oT4Data[23] <= Target:T4.targetData
oT4Data[24] <= Target:T4.targetData
oT4Data[25] <= Target:T4.targetData
oT4Data[26] <= Target:T4.targetData
oT5Data[0] <= Target:T5.targetData
oT5Data[1] <= Target:T5.targetData
oT5Data[2] <= Target:T5.targetData
oT5Data[3] <= Target:T5.targetData
oT5Data[4] <= Target:T5.targetData
oT5Data[5] <= Target:T5.targetData
oT5Data[6] <= Target:T5.targetData
oT5Data[7] <= Target:T5.targetData
oT5Data[8] <= Target:T5.targetData
oT5Data[9] <= Target:T5.targetData
oT5Data[10] <= Target:T5.targetData
oT5Data[11] <= Target:T5.targetData
oT5Data[12] <= Target:T5.targetData
oT5Data[13] <= Target:T5.targetData
oT5Data[14] <= Target:T5.targetData
oT5Data[15] <= Target:T5.targetData
oT5Data[16] <= Target:T5.targetData
oT5Data[17] <= Target:T5.targetData
oT5Data[18] <= Target:T5.targetData
oT5Data[19] <= Target:T5.targetData
oT5Data[20] <= Target:T5.targetData
oT5Data[21] <= Target:T5.targetData
oT5Data[22] <= Target:T5.targetData
oT5Data[23] <= Target:T5.targetData
oT5Data[24] <= Target:T5.targetData
oT5Data[25] <= Target:T5.targetData
oT5Data[26] <= Target:T5.targetData
oT6Data[0] <= Target:T6.targetData
oT6Data[1] <= Target:T6.targetData
oT6Data[2] <= Target:T6.targetData
oT6Data[3] <= Target:T6.targetData
oT6Data[4] <= Target:T6.targetData
oT6Data[5] <= Target:T6.targetData
oT6Data[6] <= Target:T6.targetData
oT6Data[7] <= Target:T6.targetData
oT6Data[8] <= Target:T6.targetData
oT6Data[9] <= Target:T6.targetData
oT6Data[10] <= Target:T6.targetData
oT6Data[11] <= Target:T6.targetData
oT6Data[12] <= Target:T6.targetData
oT6Data[13] <= Target:T6.targetData
oT6Data[14] <= Target:T6.targetData
oT6Data[15] <= Target:T6.targetData
oT6Data[16] <= Target:T6.targetData
oT6Data[17] <= Target:T6.targetData
oT6Data[18] <= Target:T6.targetData
oT6Data[19] <= Target:T6.targetData
oT6Data[20] <= Target:T6.targetData
oT6Data[21] <= Target:T6.targetData
oT6Data[22] <= Target:T6.targetData
oT6Data[23] <= Target:T6.targetData
oT6Data[24] <= Target:T6.targetData
oT6Data[25] <= Target:T6.targetData
oT6Data[26] <= Target:T6.targetData
oT7Data[0] <= Target:T7.targetData
oT7Data[1] <= Target:T7.targetData
oT7Data[2] <= Target:T7.targetData
oT7Data[3] <= Target:T7.targetData
oT7Data[4] <= Target:T7.targetData
oT7Data[5] <= Target:T7.targetData
oT7Data[6] <= Target:T7.targetData
oT7Data[7] <= Target:T7.targetData
oT7Data[8] <= Target:T7.targetData
oT7Data[9] <= Target:T7.targetData
oT7Data[10] <= Target:T7.targetData
oT7Data[11] <= Target:T7.targetData
oT7Data[12] <= Target:T7.targetData
oT7Data[13] <= Target:T7.targetData
oT7Data[14] <= Target:T7.targetData
oT7Data[15] <= Target:T7.targetData
oT7Data[16] <= Target:T7.targetData
oT7Data[17] <= Target:T7.targetData
oT7Data[18] <= Target:T7.targetData
oT7Data[19] <= Target:T7.targetData
oT7Data[20] <= Target:T7.targetData
oT7Data[21] <= Target:T7.targetData
oT7Data[22] <= Target:T7.targetData
oT7Data[23] <= Target:T7.targetData
oT7Data[24] <= Target:T7.targetData
oT7Data[25] <= Target:T7.targetData
oT7Data[26] <= Target:T7.targetData
oT8Data[0] <= Target:T8.targetData
oT8Data[1] <= Target:T8.targetData
oT8Data[2] <= Target:T8.targetData
oT8Data[3] <= Target:T8.targetData
oT8Data[4] <= Target:T8.targetData
oT8Data[5] <= Target:T8.targetData
oT8Data[6] <= Target:T8.targetData
oT8Data[7] <= Target:T8.targetData
oT8Data[8] <= Target:T8.targetData
oT8Data[9] <= Target:T8.targetData
oT8Data[10] <= Target:T8.targetData
oT8Data[11] <= Target:T8.targetData
oT8Data[12] <= Target:T8.targetData
oT8Data[13] <= Target:T8.targetData
oT8Data[14] <= Target:T8.targetData
oT8Data[15] <= Target:T8.targetData
oT8Data[16] <= Target:T8.targetData
oT8Data[17] <= Target:T8.targetData
oT8Data[18] <= Target:T8.targetData
oT8Data[19] <= Target:T8.targetData
oT8Data[20] <= Target:T8.targetData
oT8Data[21] <= Target:T8.targetData
oT8Data[22] <= Target:T8.targetData
oT8Data[23] <= Target:T8.targetData
oT8Data[24] <= Target:T8.targetData
oT8Data[25] <= Target:T8.targetData
oT8Data[26] <= Target:T8.targetData
oT9Data[0] <= Target:T9.targetData
oT9Data[1] <= Target:T9.targetData
oT9Data[2] <= Target:T9.targetData
oT9Data[3] <= Target:T9.targetData
oT9Data[4] <= Target:T9.targetData
oT9Data[5] <= Target:T9.targetData
oT9Data[6] <= Target:T9.targetData
oT9Data[7] <= Target:T9.targetData
oT9Data[8] <= Target:T9.targetData
oT9Data[9] <= Target:T9.targetData
oT9Data[10] <= Target:T9.targetData
oT9Data[11] <= Target:T9.targetData
oT9Data[12] <= Target:T9.targetData
oT9Data[13] <= Target:T9.targetData
oT9Data[14] <= Target:T9.targetData
oT9Data[15] <= Target:T9.targetData
oT9Data[16] <= Target:T9.targetData
oT9Data[17] <= Target:T9.targetData
oT9Data[18] <= Target:T9.targetData
oT9Data[19] <= Target:T9.targetData
oT9Data[20] <= Target:T9.targetData
oT9Data[21] <= Target:T9.targetData
oT9Data[22] <= Target:T9.targetData
oT9Data[23] <= Target:T9.targetData
oT9Data[24] <= Target:T9.targetData
oT9Data[25] <= Target:T9.targetData
oT9Data[26] <= Target:T9.targetData
oT10Data[0] <= Target:T10.targetData
oT10Data[1] <= Target:T10.targetData
oT10Data[2] <= Target:T10.targetData
oT10Data[3] <= Target:T10.targetData
oT10Data[4] <= Target:T10.targetData
oT10Data[5] <= Target:T10.targetData
oT10Data[6] <= Target:T10.targetData
oT10Data[7] <= Target:T10.targetData
oT10Data[8] <= Target:T10.targetData
oT10Data[9] <= Target:T10.targetData
oT10Data[10] <= Target:T10.targetData
oT10Data[11] <= Target:T10.targetData
oT10Data[12] <= Target:T10.targetData
oT10Data[13] <= Target:T10.targetData
oT10Data[14] <= Target:T10.targetData
oT10Data[15] <= Target:T10.targetData
oT10Data[16] <= Target:T10.targetData
oT10Data[17] <= Target:T10.targetData
oT10Data[18] <= Target:T10.targetData
oT10Data[19] <= Target:T10.targetData
oT10Data[20] <= Target:T10.targetData
oT10Data[21] <= Target:T10.targetData
oT10Data[22] <= Target:T10.targetData
oT10Data[23] <= Target:T10.targetData
oT10Data[24] <= Target:T10.targetData
oT10Data[25] <= Target:T10.targetData
oT10Data[26] <= Target:T10.targetData
oGameState[0] <= oGameState.DB_MAX_OUTPUT_PORT_TYPE
oGameState[1] <= oGameState.DB_MAX_OUTPUT_PORT_TYPE
oGameState[2] <= <GND>
oNumSeconds[0] <= oNumSeconds[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNumSeconds[1] <= oNumSeconds[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNumSeconds[2] <= oNumSeconds[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNumSeconds[3] <= oNumSeconds[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNumSeconds[4] <= oNumSeconds[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNumSeconds[5] <= oNumSeconds[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNumSeconds[6] <= oNumSeconds[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNumSeconds[7] <= oNumSeconds[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNumSeconds[8] <= oNumSeconds[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNumSeconds[9] <= oNumSeconds[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNumSeconds[10] <= oNumSeconds[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNumSeconds[11] <= oNumSeconds[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Shooter:gameLogic|Target:T1
CLOCK => CLOCK.IN2
shot => Mux1.IN7
shot => Mux0.IN6
shot => Mux0.IN7
isGood => targetData[0].DATAIN
targetData[0] <= isGood.DB_MAX_OUTPUT_PORT_TYPE
targetData[1] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[2] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[3] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[4] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
targetData[5] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
targetData[6] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
targetData[7] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
targetData[8] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
targetData[9] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
targetData[10] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
targetData[11] <= X[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[12] <= X[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[13] <= X[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[14] <= X[3].DB_MAX_OUTPUT_PORT_TYPE
targetData[15] <= X[4].DB_MAX_OUTPUT_PORT_TYPE
targetData[16] <= X[5].DB_MAX_OUTPUT_PORT_TYPE
targetData[17] <= X[6].DB_MAX_OUTPUT_PORT_TYPE
targetData[18] <= X[7].DB_MAX_OUTPUT_PORT_TYPE
targetData[19] <= X[8].DB_MAX_OUTPUT_PORT_TYPE
targetData[20] <= X[9].DB_MAX_OUTPUT_PORT_TYPE
targetData[21] <= currentDir[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[22] <= currentDir[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[23] <= currentDir[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[24] <= currentState[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[25] <= currentState[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[26] <= currentState[2].DB_MAX_OUTPUT_PORT_TYPE
seed[0] => seed[0].IN1
seed[1] => seed[1].IN1
seed[2] => seed[2].IN1
seed[3] => seed[3].IN1
seed[4] => seed[4].IN1
seed[5] => seed[5].IN1
seed[6] => seed[6].IN1
seed[7] => seed[7].IN1
seed[8] => seed[8].IN1
seed[9] => seed[9].IN1
seed[10] => seed[10].IN1
seed[11] => seed[11].IN1
seed[12] => seed[12].IN1
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => directionRateDivide[23].ENA
reset => directionRateDivide[22].ENA
reset => directionRateDivide[21].ENA
reset => directionRateDivide[20].ENA
reset => directionRateDivide[19].ENA
reset => directionRateDivide[18].ENA
reset => directionRateDivide[17].ENA
reset => directionRateDivide[16].ENA
reset => directionRateDivide[15].ENA
reset => directionRateDivide[14].ENA
reset => directionRateDivide[13].ENA
reset => directionRateDivide[12].ENA
reset => directionRateDivide[11].ENA
reset => directionRateDivide[10].ENA
reset => directionRateDivide[9].ENA
reset => directionRateDivide[8].ENA
reset => directionRateDivide[7].ENA
reset => directionRateDivide[6].ENA
reset => directionRateDivide[5].ENA
reset => directionRateDivide[4].ENA
reset => directionRateDivide[3].ENA
reset => directionRateDivide[2].ENA
reset => directionRateDivide[1].ENA
reset => directionRateDivide[0].ENA
reset => stateFrameCount[0].ENA
reset => stateFrameCount[1].ENA
reset => stateFrameCount[2].ENA
reset => stateFrameCount[3].ENA
reset => stateFrameCount[4].ENA
reset => stateFrameCount[5].ENA
reset => stateFrameCount[6].ENA
reset => stateFrameCount[7].ENA
reset => stateFrameCount[8].ENA
reset => stateFrameCount[9].ENA
reset => stateFrameCount[10].ENA
reset => stateFrameCount[11].ENA
reset => stateFrameCount[12].ENA
reset => stateFrameCount[13].ENA
reset => stateFrameCount[14].ENA
reset => stateFrameCount[15].ENA
reset => stateFrameCount[16].ENA
reset => stateFrameCount[17].ENA
reset => stateFrameCount[18].ENA
reset => stateFrameCount[19].ENA
reset => stateFrameCount[20].ENA
reset => stateFrameCount[21].ENA
reset => stateFrameCount[22].ENA
reset => stateFrameCount[23].ENA
reset => stateRateDivide[0].ENA
reset => stateRateDivide[1].ENA
reset => stateRateDivide[2].ENA
reset => stateRateDivide[3].ENA
reset => stateRateDivide[4].ENA
reset => stateRateDivide[5].ENA
reset => stateRateDivide[6].ENA
reset => stateRateDivide[7].ENA
reset => stateRateDivide[8].ENA
reset => stateRateDivide[9].ENA
reset => stateRateDivide[10].ENA
reset => stateRateDivide[11].ENA
reset => stateRateDivide[12].ENA
reset => stateRateDivide[13].ENA
reset => stateRateDivide[14].ENA
reset => stateRateDivide[15].ENA
reset => stateRateDivide[16].ENA
reset => stateRateDivide[17].ENA
reset => stateRateDivide[18].ENA
reset => stateRateDivide[19].ENA
reset => stateRateDivide[20].ENA
reset => stateRateDivide[21].ENA
reset => stateRateDivide[22].ENA
reset => stateRateDivide[23].ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T1|LFSR:randomGenerator1
seed[0] => shiftReg.DATAB
seed[1] => shiftReg.DATAB
seed[2] => shiftReg.DATAB
seed[3] => shiftReg.DATAB
seed[4] => shiftReg.DATAB
seed[5] => shiftReg.DATAB
seed[6] => shiftReg.DATAB
seed[7] => shiftReg.DATAB
seed[8] => shiftReg.DATAB
seed[9] => shiftReg.DATAB
seed[10] => shiftReg.DATAB
seed[11] => shiftReg.DATAB
seed[12] => shiftReg.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => hasInitialized.OUTPUTSELECT
enable => linear_feedback.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => linear_feedback.CLK
clk => hasInitialized.CLK
clk => shiftReg[0].CLK
clk => shiftReg[1].CLK
clk => shiftReg[2].CLK
clk => shiftReg[3].CLK
clk => shiftReg[4].CLK
clk => shiftReg[5].CLK
clk => shiftReg[6].CLK
clk => shiftReg[7].CLK
clk => shiftReg[8].CLK
clk => shiftReg[9].CLK
clk => shiftReg[10].CLK
clk => shiftReg[11].CLK
clk => shiftReg[12].CLK
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => count[0].ENA
reset => count[1].ENA
reset => count[2].ENA
reset => count[3].ENA
reset => count[4].ENA
reset => out[0]~reg0.ENA
reset => out[1]~reg0.ENA
reset => out[2]~reg0.ENA
reset => out[3]~reg0.ENA
reset => out[4]~reg0.ENA
reset => out[5]~reg0.ENA
reset => out[6]~reg0.ENA
reset => out[7]~reg0.ENA
reset => out[8]~reg0.ENA
reset => out[9]~reg0.ENA
reset => out[10]~reg0.ENA
reset => out[11]~reg0.ENA
reset => out[12]~reg0.ENA
reset => linear_feedback.ENA
reset => hasInitialized.ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T1|LFSR:randomGenerator2
seed[0] => shiftReg.DATAB
seed[1] => shiftReg.DATAB
seed[2] => shiftReg.DATAB
seed[3] => shiftReg.DATAB
seed[4] => shiftReg.DATAB
seed[5] => shiftReg.DATAB
seed[6] => shiftReg.DATAB
seed[7] => shiftReg.DATAB
seed[8] => shiftReg.DATAB
seed[9] => shiftReg.DATAB
seed[10] => shiftReg.DATAB
seed[11] => shiftReg.DATAB
seed[12] => shiftReg.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => hasInitialized.OUTPUTSELECT
enable => linear_feedback.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => linear_feedback.CLK
clk => hasInitialized.CLK
clk => shiftReg[0].CLK
clk => shiftReg[1].CLK
clk => shiftReg[2].CLK
clk => shiftReg[3].CLK
clk => shiftReg[4].CLK
clk => shiftReg[5].CLK
clk => shiftReg[6].CLK
clk => shiftReg[7].CLK
clk => shiftReg[8].CLK
clk => shiftReg[9].CLK
clk => shiftReg[10].CLK
clk => shiftReg[11].CLK
clk => shiftReg[12].CLK
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => count[0].ENA
reset => count[1].ENA
reset => count[2].ENA
reset => count[3].ENA
reset => count[4].ENA
reset => out[0]~reg0.ENA
reset => out[1]~reg0.ENA
reset => out[2]~reg0.ENA
reset => out[3]~reg0.ENA
reset => out[4]~reg0.ENA
reset => out[5]~reg0.ENA
reset => out[6]~reg0.ENA
reset => out[7]~reg0.ENA
reset => out[8]~reg0.ENA
reset => out[9]~reg0.ENA
reset => out[10]~reg0.ENA
reset => out[11]~reg0.ENA
reset => out[12]~reg0.ENA
reset => linear_feedback.ENA
reset => hasInitialized.ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T2
CLOCK => CLOCK.IN2
shot => Mux1.IN7
shot => Mux0.IN6
shot => Mux0.IN7
isGood => targetData[0].DATAIN
targetData[0] <= isGood.DB_MAX_OUTPUT_PORT_TYPE
targetData[1] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[2] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[3] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[4] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
targetData[5] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
targetData[6] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
targetData[7] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
targetData[8] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
targetData[9] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
targetData[10] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
targetData[11] <= X[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[12] <= X[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[13] <= X[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[14] <= X[3].DB_MAX_OUTPUT_PORT_TYPE
targetData[15] <= X[4].DB_MAX_OUTPUT_PORT_TYPE
targetData[16] <= X[5].DB_MAX_OUTPUT_PORT_TYPE
targetData[17] <= X[6].DB_MAX_OUTPUT_PORT_TYPE
targetData[18] <= X[7].DB_MAX_OUTPUT_PORT_TYPE
targetData[19] <= X[8].DB_MAX_OUTPUT_PORT_TYPE
targetData[20] <= X[9].DB_MAX_OUTPUT_PORT_TYPE
targetData[21] <= currentDir[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[22] <= currentDir[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[23] <= currentDir[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[24] <= currentState[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[25] <= currentState[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[26] <= currentState[2].DB_MAX_OUTPUT_PORT_TYPE
seed[0] => seed[0].IN1
seed[1] => seed[1].IN1
seed[2] => seed[2].IN1
seed[3] => seed[3].IN1
seed[4] => seed[4].IN1
seed[5] => seed[5].IN1
seed[6] => seed[6].IN1
seed[7] => seed[7].IN1
seed[8] => seed[8].IN1
seed[9] => seed[9].IN1
seed[10] => seed[10].IN1
seed[11] => seed[11].IN1
seed[12] => seed[12].IN1
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => directionRateDivide[23].ENA
reset => directionRateDivide[22].ENA
reset => directionRateDivide[21].ENA
reset => directionRateDivide[20].ENA
reset => directionRateDivide[19].ENA
reset => directionRateDivide[18].ENA
reset => directionRateDivide[17].ENA
reset => directionRateDivide[16].ENA
reset => directionRateDivide[15].ENA
reset => directionRateDivide[14].ENA
reset => directionRateDivide[13].ENA
reset => directionRateDivide[12].ENA
reset => directionRateDivide[11].ENA
reset => directionRateDivide[10].ENA
reset => directionRateDivide[9].ENA
reset => directionRateDivide[8].ENA
reset => directionRateDivide[7].ENA
reset => directionRateDivide[6].ENA
reset => directionRateDivide[5].ENA
reset => directionRateDivide[4].ENA
reset => directionRateDivide[3].ENA
reset => directionRateDivide[2].ENA
reset => directionRateDivide[1].ENA
reset => directionRateDivide[0].ENA
reset => stateFrameCount[0].ENA
reset => stateFrameCount[1].ENA
reset => stateFrameCount[2].ENA
reset => stateFrameCount[3].ENA
reset => stateFrameCount[4].ENA
reset => stateFrameCount[5].ENA
reset => stateFrameCount[6].ENA
reset => stateFrameCount[7].ENA
reset => stateFrameCount[8].ENA
reset => stateFrameCount[9].ENA
reset => stateFrameCount[10].ENA
reset => stateFrameCount[11].ENA
reset => stateFrameCount[12].ENA
reset => stateFrameCount[13].ENA
reset => stateFrameCount[14].ENA
reset => stateFrameCount[15].ENA
reset => stateFrameCount[16].ENA
reset => stateFrameCount[17].ENA
reset => stateFrameCount[18].ENA
reset => stateFrameCount[19].ENA
reset => stateFrameCount[20].ENA
reset => stateFrameCount[21].ENA
reset => stateFrameCount[22].ENA
reset => stateFrameCount[23].ENA
reset => stateRateDivide[0].ENA
reset => stateRateDivide[1].ENA
reset => stateRateDivide[2].ENA
reset => stateRateDivide[3].ENA
reset => stateRateDivide[4].ENA
reset => stateRateDivide[5].ENA
reset => stateRateDivide[6].ENA
reset => stateRateDivide[7].ENA
reset => stateRateDivide[8].ENA
reset => stateRateDivide[9].ENA
reset => stateRateDivide[10].ENA
reset => stateRateDivide[11].ENA
reset => stateRateDivide[12].ENA
reset => stateRateDivide[13].ENA
reset => stateRateDivide[14].ENA
reset => stateRateDivide[15].ENA
reset => stateRateDivide[16].ENA
reset => stateRateDivide[17].ENA
reset => stateRateDivide[18].ENA
reset => stateRateDivide[19].ENA
reset => stateRateDivide[20].ENA
reset => stateRateDivide[21].ENA
reset => stateRateDivide[22].ENA
reset => stateRateDivide[23].ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T2|LFSR:randomGenerator1
seed[0] => shiftReg.DATAB
seed[1] => shiftReg.DATAB
seed[2] => shiftReg.DATAB
seed[3] => shiftReg.DATAB
seed[4] => shiftReg.DATAB
seed[5] => shiftReg.DATAB
seed[6] => shiftReg.DATAB
seed[7] => shiftReg.DATAB
seed[8] => shiftReg.DATAB
seed[9] => shiftReg.DATAB
seed[10] => shiftReg.DATAB
seed[11] => shiftReg.DATAB
seed[12] => shiftReg.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => hasInitialized.OUTPUTSELECT
enable => linear_feedback.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => linear_feedback.CLK
clk => hasInitialized.CLK
clk => shiftReg[0].CLK
clk => shiftReg[1].CLK
clk => shiftReg[2].CLK
clk => shiftReg[3].CLK
clk => shiftReg[4].CLK
clk => shiftReg[5].CLK
clk => shiftReg[6].CLK
clk => shiftReg[7].CLK
clk => shiftReg[8].CLK
clk => shiftReg[9].CLK
clk => shiftReg[10].CLK
clk => shiftReg[11].CLK
clk => shiftReg[12].CLK
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => count[0].ENA
reset => count[1].ENA
reset => count[2].ENA
reset => count[3].ENA
reset => count[4].ENA
reset => out[0]~reg0.ENA
reset => out[1]~reg0.ENA
reset => out[2]~reg0.ENA
reset => out[3]~reg0.ENA
reset => out[4]~reg0.ENA
reset => out[5]~reg0.ENA
reset => out[6]~reg0.ENA
reset => out[7]~reg0.ENA
reset => out[8]~reg0.ENA
reset => out[9]~reg0.ENA
reset => out[10]~reg0.ENA
reset => out[11]~reg0.ENA
reset => out[12]~reg0.ENA
reset => linear_feedback.ENA
reset => hasInitialized.ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T2|LFSR:randomGenerator2
seed[0] => shiftReg.DATAB
seed[1] => shiftReg.DATAB
seed[2] => shiftReg.DATAB
seed[3] => shiftReg.DATAB
seed[4] => shiftReg.DATAB
seed[5] => shiftReg.DATAB
seed[6] => shiftReg.DATAB
seed[7] => shiftReg.DATAB
seed[8] => shiftReg.DATAB
seed[9] => shiftReg.DATAB
seed[10] => shiftReg.DATAB
seed[11] => shiftReg.DATAB
seed[12] => shiftReg.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => hasInitialized.OUTPUTSELECT
enable => linear_feedback.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => linear_feedback.CLK
clk => hasInitialized.CLK
clk => shiftReg[0].CLK
clk => shiftReg[1].CLK
clk => shiftReg[2].CLK
clk => shiftReg[3].CLK
clk => shiftReg[4].CLK
clk => shiftReg[5].CLK
clk => shiftReg[6].CLK
clk => shiftReg[7].CLK
clk => shiftReg[8].CLK
clk => shiftReg[9].CLK
clk => shiftReg[10].CLK
clk => shiftReg[11].CLK
clk => shiftReg[12].CLK
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => count[0].ENA
reset => count[1].ENA
reset => count[2].ENA
reset => count[3].ENA
reset => count[4].ENA
reset => out[0]~reg0.ENA
reset => out[1]~reg0.ENA
reset => out[2]~reg0.ENA
reset => out[3]~reg0.ENA
reset => out[4]~reg0.ENA
reset => out[5]~reg0.ENA
reset => out[6]~reg0.ENA
reset => out[7]~reg0.ENA
reset => out[8]~reg0.ENA
reset => out[9]~reg0.ENA
reset => out[10]~reg0.ENA
reset => out[11]~reg0.ENA
reset => out[12]~reg0.ENA
reset => linear_feedback.ENA
reset => hasInitialized.ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T3
CLOCK => CLOCK.IN2
shot => Mux1.IN7
shot => Mux0.IN6
shot => Mux0.IN7
isGood => targetData[0].DATAIN
targetData[0] <= isGood.DB_MAX_OUTPUT_PORT_TYPE
targetData[1] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[2] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[3] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[4] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
targetData[5] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
targetData[6] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
targetData[7] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
targetData[8] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
targetData[9] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
targetData[10] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
targetData[11] <= X[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[12] <= X[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[13] <= X[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[14] <= X[3].DB_MAX_OUTPUT_PORT_TYPE
targetData[15] <= X[4].DB_MAX_OUTPUT_PORT_TYPE
targetData[16] <= X[5].DB_MAX_OUTPUT_PORT_TYPE
targetData[17] <= X[6].DB_MAX_OUTPUT_PORT_TYPE
targetData[18] <= X[7].DB_MAX_OUTPUT_PORT_TYPE
targetData[19] <= X[8].DB_MAX_OUTPUT_PORT_TYPE
targetData[20] <= X[9].DB_MAX_OUTPUT_PORT_TYPE
targetData[21] <= currentDir[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[22] <= currentDir[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[23] <= currentDir[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[24] <= currentState[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[25] <= currentState[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[26] <= currentState[2].DB_MAX_OUTPUT_PORT_TYPE
seed[0] => seed[0].IN1
seed[1] => seed[1].IN1
seed[2] => seed[2].IN1
seed[3] => seed[3].IN1
seed[4] => seed[4].IN1
seed[5] => seed[5].IN1
seed[6] => seed[6].IN1
seed[7] => seed[7].IN1
seed[8] => seed[8].IN1
seed[9] => seed[9].IN1
seed[10] => seed[10].IN1
seed[11] => seed[11].IN1
seed[12] => seed[12].IN1
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => directionRateDivide[23].ENA
reset => directionRateDivide[22].ENA
reset => directionRateDivide[21].ENA
reset => directionRateDivide[20].ENA
reset => directionRateDivide[19].ENA
reset => directionRateDivide[18].ENA
reset => directionRateDivide[17].ENA
reset => directionRateDivide[16].ENA
reset => directionRateDivide[15].ENA
reset => directionRateDivide[14].ENA
reset => directionRateDivide[13].ENA
reset => directionRateDivide[12].ENA
reset => directionRateDivide[11].ENA
reset => directionRateDivide[10].ENA
reset => directionRateDivide[9].ENA
reset => directionRateDivide[8].ENA
reset => directionRateDivide[7].ENA
reset => directionRateDivide[6].ENA
reset => directionRateDivide[5].ENA
reset => directionRateDivide[4].ENA
reset => directionRateDivide[3].ENA
reset => directionRateDivide[2].ENA
reset => directionRateDivide[1].ENA
reset => directionRateDivide[0].ENA
reset => stateFrameCount[0].ENA
reset => stateFrameCount[1].ENA
reset => stateFrameCount[2].ENA
reset => stateFrameCount[3].ENA
reset => stateFrameCount[4].ENA
reset => stateFrameCount[5].ENA
reset => stateFrameCount[6].ENA
reset => stateFrameCount[7].ENA
reset => stateFrameCount[8].ENA
reset => stateFrameCount[9].ENA
reset => stateFrameCount[10].ENA
reset => stateFrameCount[11].ENA
reset => stateFrameCount[12].ENA
reset => stateFrameCount[13].ENA
reset => stateFrameCount[14].ENA
reset => stateFrameCount[15].ENA
reset => stateFrameCount[16].ENA
reset => stateFrameCount[17].ENA
reset => stateFrameCount[18].ENA
reset => stateFrameCount[19].ENA
reset => stateFrameCount[20].ENA
reset => stateFrameCount[21].ENA
reset => stateFrameCount[22].ENA
reset => stateFrameCount[23].ENA
reset => stateRateDivide[0].ENA
reset => stateRateDivide[1].ENA
reset => stateRateDivide[2].ENA
reset => stateRateDivide[3].ENA
reset => stateRateDivide[4].ENA
reset => stateRateDivide[5].ENA
reset => stateRateDivide[6].ENA
reset => stateRateDivide[7].ENA
reset => stateRateDivide[8].ENA
reset => stateRateDivide[9].ENA
reset => stateRateDivide[10].ENA
reset => stateRateDivide[11].ENA
reset => stateRateDivide[12].ENA
reset => stateRateDivide[13].ENA
reset => stateRateDivide[14].ENA
reset => stateRateDivide[15].ENA
reset => stateRateDivide[16].ENA
reset => stateRateDivide[17].ENA
reset => stateRateDivide[18].ENA
reset => stateRateDivide[19].ENA
reset => stateRateDivide[20].ENA
reset => stateRateDivide[21].ENA
reset => stateRateDivide[22].ENA
reset => stateRateDivide[23].ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T3|LFSR:randomGenerator1
seed[0] => shiftReg.DATAB
seed[1] => shiftReg.DATAB
seed[2] => shiftReg.DATAB
seed[3] => shiftReg.DATAB
seed[4] => shiftReg.DATAB
seed[5] => shiftReg.DATAB
seed[6] => shiftReg.DATAB
seed[7] => shiftReg.DATAB
seed[8] => shiftReg.DATAB
seed[9] => shiftReg.DATAB
seed[10] => shiftReg.DATAB
seed[11] => shiftReg.DATAB
seed[12] => shiftReg.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => hasInitialized.OUTPUTSELECT
enable => linear_feedback.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => linear_feedback.CLK
clk => hasInitialized.CLK
clk => shiftReg[0].CLK
clk => shiftReg[1].CLK
clk => shiftReg[2].CLK
clk => shiftReg[3].CLK
clk => shiftReg[4].CLK
clk => shiftReg[5].CLK
clk => shiftReg[6].CLK
clk => shiftReg[7].CLK
clk => shiftReg[8].CLK
clk => shiftReg[9].CLK
clk => shiftReg[10].CLK
clk => shiftReg[11].CLK
clk => shiftReg[12].CLK
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => count[0].ENA
reset => count[1].ENA
reset => count[2].ENA
reset => count[3].ENA
reset => count[4].ENA
reset => out[0]~reg0.ENA
reset => out[1]~reg0.ENA
reset => out[2]~reg0.ENA
reset => out[3]~reg0.ENA
reset => out[4]~reg0.ENA
reset => out[5]~reg0.ENA
reset => out[6]~reg0.ENA
reset => out[7]~reg0.ENA
reset => out[8]~reg0.ENA
reset => out[9]~reg0.ENA
reset => out[10]~reg0.ENA
reset => out[11]~reg0.ENA
reset => out[12]~reg0.ENA
reset => linear_feedback.ENA
reset => hasInitialized.ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T3|LFSR:randomGenerator2
seed[0] => shiftReg.DATAB
seed[1] => shiftReg.DATAB
seed[2] => shiftReg.DATAB
seed[3] => shiftReg.DATAB
seed[4] => shiftReg.DATAB
seed[5] => shiftReg.DATAB
seed[6] => shiftReg.DATAB
seed[7] => shiftReg.DATAB
seed[8] => shiftReg.DATAB
seed[9] => shiftReg.DATAB
seed[10] => shiftReg.DATAB
seed[11] => shiftReg.DATAB
seed[12] => shiftReg.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => hasInitialized.OUTPUTSELECT
enable => linear_feedback.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => linear_feedback.CLK
clk => hasInitialized.CLK
clk => shiftReg[0].CLK
clk => shiftReg[1].CLK
clk => shiftReg[2].CLK
clk => shiftReg[3].CLK
clk => shiftReg[4].CLK
clk => shiftReg[5].CLK
clk => shiftReg[6].CLK
clk => shiftReg[7].CLK
clk => shiftReg[8].CLK
clk => shiftReg[9].CLK
clk => shiftReg[10].CLK
clk => shiftReg[11].CLK
clk => shiftReg[12].CLK
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => count[0].ENA
reset => count[1].ENA
reset => count[2].ENA
reset => count[3].ENA
reset => count[4].ENA
reset => out[0]~reg0.ENA
reset => out[1]~reg0.ENA
reset => out[2]~reg0.ENA
reset => out[3]~reg0.ENA
reset => out[4]~reg0.ENA
reset => out[5]~reg0.ENA
reset => out[6]~reg0.ENA
reset => out[7]~reg0.ENA
reset => out[8]~reg0.ENA
reset => out[9]~reg0.ENA
reset => out[10]~reg0.ENA
reset => out[11]~reg0.ENA
reset => out[12]~reg0.ENA
reset => linear_feedback.ENA
reset => hasInitialized.ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T4
CLOCK => CLOCK.IN2
shot => Mux1.IN7
shot => Mux0.IN6
shot => Mux0.IN7
isGood => targetData[0].DATAIN
targetData[0] <= isGood.DB_MAX_OUTPUT_PORT_TYPE
targetData[1] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[2] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[3] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[4] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
targetData[5] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
targetData[6] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
targetData[7] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
targetData[8] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
targetData[9] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
targetData[10] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
targetData[11] <= X[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[12] <= X[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[13] <= X[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[14] <= X[3].DB_MAX_OUTPUT_PORT_TYPE
targetData[15] <= X[4].DB_MAX_OUTPUT_PORT_TYPE
targetData[16] <= X[5].DB_MAX_OUTPUT_PORT_TYPE
targetData[17] <= X[6].DB_MAX_OUTPUT_PORT_TYPE
targetData[18] <= X[7].DB_MAX_OUTPUT_PORT_TYPE
targetData[19] <= X[8].DB_MAX_OUTPUT_PORT_TYPE
targetData[20] <= X[9].DB_MAX_OUTPUT_PORT_TYPE
targetData[21] <= currentDir[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[22] <= currentDir[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[23] <= currentDir[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[24] <= currentState[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[25] <= currentState[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[26] <= currentState[2].DB_MAX_OUTPUT_PORT_TYPE
seed[0] => seed[0].IN1
seed[1] => seed[1].IN1
seed[2] => seed[2].IN1
seed[3] => seed[3].IN1
seed[4] => seed[4].IN1
seed[5] => seed[5].IN1
seed[6] => seed[6].IN1
seed[7] => seed[7].IN1
seed[8] => seed[8].IN1
seed[9] => seed[9].IN1
seed[10] => seed[10].IN1
seed[11] => seed[11].IN1
seed[12] => seed[12].IN1
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => directionRateDivide[23].ENA
reset => directionRateDivide[22].ENA
reset => directionRateDivide[21].ENA
reset => directionRateDivide[20].ENA
reset => directionRateDivide[19].ENA
reset => directionRateDivide[18].ENA
reset => directionRateDivide[17].ENA
reset => directionRateDivide[16].ENA
reset => directionRateDivide[15].ENA
reset => directionRateDivide[14].ENA
reset => directionRateDivide[13].ENA
reset => directionRateDivide[12].ENA
reset => directionRateDivide[11].ENA
reset => directionRateDivide[10].ENA
reset => directionRateDivide[9].ENA
reset => directionRateDivide[8].ENA
reset => directionRateDivide[7].ENA
reset => directionRateDivide[6].ENA
reset => directionRateDivide[5].ENA
reset => directionRateDivide[4].ENA
reset => directionRateDivide[3].ENA
reset => directionRateDivide[2].ENA
reset => directionRateDivide[1].ENA
reset => directionRateDivide[0].ENA
reset => stateFrameCount[0].ENA
reset => stateFrameCount[1].ENA
reset => stateFrameCount[2].ENA
reset => stateFrameCount[3].ENA
reset => stateFrameCount[4].ENA
reset => stateFrameCount[5].ENA
reset => stateFrameCount[6].ENA
reset => stateFrameCount[7].ENA
reset => stateFrameCount[8].ENA
reset => stateFrameCount[9].ENA
reset => stateFrameCount[10].ENA
reset => stateFrameCount[11].ENA
reset => stateFrameCount[12].ENA
reset => stateFrameCount[13].ENA
reset => stateFrameCount[14].ENA
reset => stateFrameCount[15].ENA
reset => stateFrameCount[16].ENA
reset => stateFrameCount[17].ENA
reset => stateFrameCount[18].ENA
reset => stateFrameCount[19].ENA
reset => stateFrameCount[20].ENA
reset => stateFrameCount[21].ENA
reset => stateFrameCount[22].ENA
reset => stateFrameCount[23].ENA
reset => stateRateDivide[0].ENA
reset => stateRateDivide[1].ENA
reset => stateRateDivide[2].ENA
reset => stateRateDivide[3].ENA
reset => stateRateDivide[4].ENA
reset => stateRateDivide[5].ENA
reset => stateRateDivide[6].ENA
reset => stateRateDivide[7].ENA
reset => stateRateDivide[8].ENA
reset => stateRateDivide[9].ENA
reset => stateRateDivide[10].ENA
reset => stateRateDivide[11].ENA
reset => stateRateDivide[12].ENA
reset => stateRateDivide[13].ENA
reset => stateRateDivide[14].ENA
reset => stateRateDivide[15].ENA
reset => stateRateDivide[16].ENA
reset => stateRateDivide[17].ENA
reset => stateRateDivide[18].ENA
reset => stateRateDivide[19].ENA
reset => stateRateDivide[20].ENA
reset => stateRateDivide[21].ENA
reset => stateRateDivide[22].ENA
reset => stateRateDivide[23].ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T4|LFSR:randomGenerator1
seed[0] => shiftReg.DATAB
seed[1] => shiftReg.DATAB
seed[2] => shiftReg.DATAB
seed[3] => shiftReg.DATAB
seed[4] => shiftReg.DATAB
seed[5] => shiftReg.DATAB
seed[6] => shiftReg.DATAB
seed[7] => shiftReg.DATAB
seed[8] => shiftReg.DATAB
seed[9] => shiftReg.DATAB
seed[10] => shiftReg.DATAB
seed[11] => shiftReg.DATAB
seed[12] => shiftReg.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => hasInitialized.OUTPUTSELECT
enable => linear_feedback.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => linear_feedback.CLK
clk => hasInitialized.CLK
clk => shiftReg[0].CLK
clk => shiftReg[1].CLK
clk => shiftReg[2].CLK
clk => shiftReg[3].CLK
clk => shiftReg[4].CLK
clk => shiftReg[5].CLK
clk => shiftReg[6].CLK
clk => shiftReg[7].CLK
clk => shiftReg[8].CLK
clk => shiftReg[9].CLK
clk => shiftReg[10].CLK
clk => shiftReg[11].CLK
clk => shiftReg[12].CLK
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => count[0].ENA
reset => count[1].ENA
reset => count[2].ENA
reset => count[3].ENA
reset => count[4].ENA
reset => out[0]~reg0.ENA
reset => out[1]~reg0.ENA
reset => out[2]~reg0.ENA
reset => out[3]~reg0.ENA
reset => out[4]~reg0.ENA
reset => out[5]~reg0.ENA
reset => out[6]~reg0.ENA
reset => out[7]~reg0.ENA
reset => out[8]~reg0.ENA
reset => out[9]~reg0.ENA
reset => out[10]~reg0.ENA
reset => out[11]~reg0.ENA
reset => out[12]~reg0.ENA
reset => linear_feedback.ENA
reset => hasInitialized.ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T4|LFSR:randomGenerator2
seed[0] => shiftReg.DATAB
seed[1] => shiftReg.DATAB
seed[2] => shiftReg.DATAB
seed[3] => shiftReg.DATAB
seed[4] => shiftReg.DATAB
seed[5] => shiftReg.DATAB
seed[6] => shiftReg.DATAB
seed[7] => shiftReg.DATAB
seed[8] => shiftReg.DATAB
seed[9] => shiftReg.DATAB
seed[10] => shiftReg.DATAB
seed[11] => shiftReg.DATAB
seed[12] => shiftReg.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => hasInitialized.OUTPUTSELECT
enable => linear_feedback.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => linear_feedback.CLK
clk => hasInitialized.CLK
clk => shiftReg[0].CLK
clk => shiftReg[1].CLK
clk => shiftReg[2].CLK
clk => shiftReg[3].CLK
clk => shiftReg[4].CLK
clk => shiftReg[5].CLK
clk => shiftReg[6].CLK
clk => shiftReg[7].CLK
clk => shiftReg[8].CLK
clk => shiftReg[9].CLK
clk => shiftReg[10].CLK
clk => shiftReg[11].CLK
clk => shiftReg[12].CLK
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => count[0].ENA
reset => count[1].ENA
reset => count[2].ENA
reset => count[3].ENA
reset => count[4].ENA
reset => out[0]~reg0.ENA
reset => out[1]~reg0.ENA
reset => out[2]~reg0.ENA
reset => out[3]~reg0.ENA
reset => out[4]~reg0.ENA
reset => out[5]~reg0.ENA
reset => out[6]~reg0.ENA
reset => out[7]~reg0.ENA
reset => out[8]~reg0.ENA
reset => out[9]~reg0.ENA
reset => out[10]~reg0.ENA
reset => out[11]~reg0.ENA
reset => out[12]~reg0.ENA
reset => linear_feedback.ENA
reset => hasInitialized.ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T5
CLOCK => CLOCK.IN2
shot => Mux1.IN7
shot => Mux0.IN6
shot => Mux0.IN7
isGood => targetData[0].DATAIN
targetData[0] <= isGood.DB_MAX_OUTPUT_PORT_TYPE
targetData[1] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[2] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[3] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[4] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
targetData[5] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
targetData[6] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
targetData[7] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
targetData[8] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
targetData[9] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
targetData[10] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
targetData[11] <= X[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[12] <= X[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[13] <= X[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[14] <= X[3].DB_MAX_OUTPUT_PORT_TYPE
targetData[15] <= X[4].DB_MAX_OUTPUT_PORT_TYPE
targetData[16] <= X[5].DB_MAX_OUTPUT_PORT_TYPE
targetData[17] <= X[6].DB_MAX_OUTPUT_PORT_TYPE
targetData[18] <= X[7].DB_MAX_OUTPUT_PORT_TYPE
targetData[19] <= X[8].DB_MAX_OUTPUT_PORT_TYPE
targetData[20] <= X[9].DB_MAX_OUTPUT_PORT_TYPE
targetData[21] <= currentDir[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[22] <= currentDir[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[23] <= currentDir[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[24] <= currentState[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[25] <= currentState[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[26] <= currentState[2].DB_MAX_OUTPUT_PORT_TYPE
seed[0] => seed[0].IN1
seed[1] => seed[1].IN1
seed[2] => seed[2].IN1
seed[3] => seed[3].IN1
seed[4] => seed[4].IN1
seed[5] => seed[5].IN1
seed[6] => seed[6].IN1
seed[7] => seed[7].IN1
seed[8] => seed[8].IN1
seed[9] => seed[9].IN1
seed[10] => seed[10].IN1
seed[11] => seed[11].IN1
seed[12] => seed[12].IN1
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => directionRateDivide[23].ENA
reset => directionRateDivide[22].ENA
reset => directionRateDivide[21].ENA
reset => directionRateDivide[20].ENA
reset => directionRateDivide[19].ENA
reset => directionRateDivide[18].ENA
reset => directionRateDivide[17].ENA
reset => directionRateDivide[16].ENA
reset => directionRateDivide[15].ENA
reset => directionRateDivide[14].ENA
reset => directionRateDivide[13].ENA
reset => directionRateDivide[12].ENA
reset => directionRateDivide[11].ENA
reset => directionRateDivide[10].ENA
reset => directionRateDivide[9].ENA
reset => directionRateDivide[8].ENA
reset => directionRateDivide[7].ENA
reset => directionRateDivide[6].ENA
reset => directionRateDivide[5].ENA
reset => directionRateDivide[4].ENA
reset => directionRateDivide[3].ENA
reset => directionRateDivide[2].ENA
reset => directionRateDivide[1].ENA
reset => directionRateDivide[0].ENA
reset => stateFrameCount[0].ENA
reset => stateFrameCount[1].ENA
reset => stateFrameCount[2].ENA
reset => stateFrameCount[3].ENA
reset => stateFrameCount[4].ENA
reset => stateFrameCount[5].ENA
reset => stateFrameCount[6].ENA
reset => stateFrameCount[7].ENA
reset => stateFrameCount[8].ENA
reset => stateFrameCount[9].ENA
reset => stateFrameCount[10].ENA
reset => stateFrameCount[11].ENA
reset => stateFrameCount[12].ENA
reset => stateFrameCount[13].ENA
reset => stateFrameCount[14].ENA
reset => stateFrameCount[15].ENA
reset => stateFrameCount[16].ENA
reset => stateFrameCount[17].ENA
reset => stateFrameCount[18].ENA
reset => stateFrameCount[19].ENA
reset => stateFrameCount[20].ENA
reset => stateFrameCount[21].ENA
reset => stateFrameCount[22].ENA
reset => stateFrameCount[23].ENA
reset => stateRateDivide[0].ENA
reset => stateRateDivide[1].ENA
reset => stateRateDivide[2].ENA
reset => stateRateDivide[3].ENA
reset => stateRateDivide[4].ENA
reset => stateRateDivide[5].ENA
reset => stateRateDivide[6].ENA
reset => stateRateDivide[7].ENA
reset => stateRateDivide[8].ENA
reset => stateRateDivide[9].ENA
reset => stateRateDivide[10].ENA
reset => stateRateDivide[11].ENA
reset => stateRateDivide[12].ENA
reset => stateRateDivide[13].ENA
reset => stateRateDivide[14].ENA
reset => stateRateDivide[15].ENA
reset => stateRateDivide[16].ENA
reset => stateRateDivide[17].ENA
reset => stateRateDivide[18].ENA
reset => stateRateDivide[19].ENA
reset => stateRateDivide[20].ENA
reset => stateRateDivide[21].ENA
reset => stateRateDivide[22].ENA
reset => stateRateDivide[23].ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T5|LFSR:randomGenerator1
seed[0] => shiftReg.DATAB
seed[1] => shiftReg.DATAB
seed[2] => shiftReg.DATAB
seed[3] => shiftReg.DATAB
seed[4] => shiftReg.DATAB
seed[5] => shiftReg.DATAB
seed[6] => shiftReg.DATAB
seed[7] => shiftReg.DATAB
seed[8] => shiftReg.DATAB
seed[9] => shiftReg.DATAB
seed[10] => shiftReg.DATAB
seed[11] => shiftReg.DATAB
seed[12] => shiftReg.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => hasInitialized.OUTPUTSELECT
enable => linear_feedback.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => linear_feedback.CLK
clk => hasInitialized.CLK
clk => shiftReg[0].CLK
clk => shiftReg[1].CLK
clk => shiftReg[2].CLK
clk => shiftReg[3].CLK
clk => shiftReg[4].CLK
clk => shiftReg[5].CLK
clk => shiftReg[6].CLK
clk => shiftReg[7].CLK
clk => shiftReg[8].CLK
clk => shiftReg[9].CLK
clk => shiftReg[10].CLK
clk => shiftReg[11].CLK
clk => shiftReg[12].CLK
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => count[0].ENA
reset => count[1].ENA
reset => count[2].ENA
reset => count[3].ENA
reset => count[4].ENA
reset => out[0]~reg0.ENA
reset => out[1]~reg0.ENA
reset => out[2]~reg0.ENA
reset => out[3]~reg0.ENA
reset => out[4]~reg0.ENA
reset => out[5]~reg0.ENA
reset => out[6]~reg0.ENA
reset => out[7]~reg0.ENA
reset => out[8]~reg0.ENA
reset => out[9]~reg0.ENA
reset => out[10]~reg0.ENA
reset => out[11]~reg0.ENA
reset => out[12]~reg0.ENA
reset => linear_feedback.ENA
reset => hasInitialized.ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T5|LFSR:randomGenerator2
seed[0] => shiftReg.DATAB
seed[1] => shiftReg.DATAB
seed[2] => shiftReg.DATAB
seed[3] => shiftReg.DATAB
seed[4] => shiftReg.DATAB
seed[5] => shiftReg.DATAB
seed[6] => shiftReg.DATAB
seed[7] => shiftReg.DATAB
seed[8] => shiftReg.DATAB
seed[9] => shiftReg.DATAB
seed[10] => shiftReg.DATAB
seed[11] => shiftReg.DATAB
seed[12] => shiftReg.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => hasInitialized.OUTPUTSELECT
enable => linear_feedback.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => linear_feedback.CLK
clk => hasInitialized.CLK
clk => shiftReg[0].CLK
clk => shiftReg[1].CLK
clk => shiftReg[2].CLK
clk => shiftReg[3].CLK
clk => shiftReg[4].CLK
clk => shiftReg[5].CLK
clk => shiftReg[6].CLK
clk => shiftReg[7].CLK
clk => shiftReg[8].CLK
clk => shiftReg[9].CLK
clk => shiftReg[10].CLK
clk => shiftReg[11].CLK
clk => shiftReg[12].CLK
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => count[0].ENA
reset => count[1].ENA
reset => count[2].ENA
reset => count[3].ENA
reset => count[4].ENA
reset => out[0]~reg0.ENA
reset => out[1]~reg0.ENA
reset => out[2]~reg0.ENA
reset => out[3]~reg0.ENA
reset => out[4]~reg0.ENA
reset => out[5]~reg0.ENA
reset => out[6]~reg0.ENA
reset => out[7]~reg0.ENA
reset => out[8]~reg0.ENA
reset => out[9]~reg0.ENA
reset => out[10]~reg0.ENA
reset => out[11]~reg0.ENA
reset => out[12]~reg0.ENA
reset => linear_feedback.ENA
reset => hasInitialized.ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T6
CLOCK => CLOCK.IN2
shot => Mux1.IN7
shot => Mux0.IN6
shot => Mux0.IN7
isGood => targetData[0].DATAIN
targetData[0] <= isGood.DB_MAX_OUTPUT_PORT_TYPE
targetData[1] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[2] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[3] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[4] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
targetData[5] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
targetData[6] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
targetData[7] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
targetData[8] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
targetData[9] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
targetData[10] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
targetData[11] <= X[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[12] <= X[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[13] <= X[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[14] <= X[3].DB_MAX_OUTPUT_PORT_TYPE
targetData[15] <= X[4].DB_MAX_OUTPUT_PORT_TYPE
targetData[16] <= X[5].DB_MAX_OUTPUT_PORT_TYPE
targetData[17] <= X[6].DB_MAX_OUTPUT_PORT_TYPE
targetData[18] <= X[7].DB_MAX_OUTPUT_PORT_TYPE
targetData[19] <= X[8].DB_MAX_OUTPUT_PORT_TYPE
targetData[20] <= X[9].DB_MAX_OUTPUT_PORT_TYPE
targetData[21] <= currentDir[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[22] <= currentDir[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[23] <= currentDir[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[24] <= currentState[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[25] <= currentState[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[26] <= currentState[2].DB_MAX_OUTPUT_PORT_TYPE
seed[0] => seed[0].IN1
seed[1] => seed[1].IN1
seed[2] => seed[2].IN1
seed[3] => seed[3].IN1
seed[4] => seed[4].IN1
seed[5] => seed[5].IN1
seed[6] => seed[6].IN1
seed[7] => seed[7].IN1
seed[8] => seed[8].IN1
seed[9] => seed[9].IN1
seed[10] => seed[10].IN1
seed[11] => seed[11].IN1
seed[12] => seed[12].IN1
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => directionRateDivide[23].ENA
reset => directionRateDivide[22].ENA
reset => directionRateDivide[21].ENA
reset => directionRateDivide[20].ENA
reset => directionRateDivide[19].ENA
reset => directionRateDivide[18].ENA
reset => directionRateDivide[17].ENA
reset => directionRateDivide[16].ENA
reset => directionRateDivide[15].ENA
reset => directionRateDivide[14].ENA
reset => directionRateDivide[13].ENA
reset => directionRateDivide[12].ENA
reset => directionRateDivide[11].ENA
reset => directionRateDivide[10].ENA
reset => directionRateDivide[9].ENA
reset => directionRateDivide[8].ENA
reset => directionRateDivide[7].ENA
reset => directionRateDivide[6].ENA
reset => directionRateDivide[5].ENA
reset => directionRateDivide[4].ENA
reset => directionRateDivide[3].ENA
reset => directionRateDivide[2].ENA
reset => directionRateDivide[1].ENA
reset => directionRateDivide[0].ENA
reset => stateFrameCount[0].ENA
reset => stateFrameCount[1].ENA
reset => stateFrameCount[2].ENA
reset => stateFrameCount[3].ENA
reset => stateFrameCount[4].ENA
reset => stateFrameCount[5].ENA
reset => stateFrameCount[6].ENA
reset => stateFrameCount[7].ENA
reset => stateFrameCount[8].ENA
reset => stateFrameCount[9].ENA
reset => stateFrameCount[10].ENA
reset => stateFrameCount[11].ENA
reset => stateFrameCount[12].ENA
reset => stateFrameCount[13].ENA
reset => stateFrameCount[14].ENA
reset => stateFrameCount[15].ENA
reset => stateFrameCount[16].ENA
reset => stateFrameCount[17].ENA
reset => stateFrameCount[18].ENA
reset => stateFrameCount[19].ENA
reset => stateFrameCount[20].ENA
reset => stateFrameCount[21].ENA
reset => stateFrameCount[22].ENA
reset => stateFrameCount[23].ENA
reset => stateRateDivide[0].ENA
reset => stateRateDivide[1].ENA
reset => stateRateDivide[2].ENA
reset => stateRateDivide[3].ENA
reset => stateRateDivide[4].ENA
reset => stateRateDivide[5].ENA
reset => stateRateDivide[6].ENA
reset => stateRateDivide[7].ENA
reset => stateRateDivide[8].ENA
reset => stateRateDivide[9].ENA
reset => stateRateDivide[10].ENA
reset => stateRateDivide[11].ENA
reset => stateRateDivide[12].ENA
reset => stateRateDivide[13].ENA
reset => stateRateDivide[14].ENA
reset => stateRateDivide[15].ENA
reset => stateRateDivide[16].ENA
reset => stateRateDivide[17].ENA
reset => stateRateDivide[18].ENA
reset => stateRateDivide[19].ENA
reset => stateRateDivide[20].ENA
reset => stateRateDivide[21].ENA
reset => stateRateDivide[22].ENA
reset => stateRateDivide[23].ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T6|LFSR:randomGenerator1
seed[0] => shiftReg.DATAB
seed[1] => shiftReg.DATAB
seed[2] => shiftReg.DATAB
seed[3] => shiftReg.DATAB
seed[4] => shiftReg.DATAB
seed[5] => shiftReg.DATAB
seed[6] => shiftReg.DATAB
seed[7] => shiftReg.DATAB
seed[8] => shiftReg.DATAB
seed[9] => shiftReg.DATAB
seed[10] => shiftReg.DATAB
seed[11] => shiftReg.DATAB
seed[12] => shiftReg.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => hasInitialized.OUTPUTSELECT
enable => linear_feedback.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => linear_feedback.CLK
clk => hasInitialized.CLK
clk => shiftReg[0].CLK
clk => shiftReg[1].CLK
clk => shiftReg[2].CLK
clk => shiftReg[3].CLK
clk => shiftReg[4].CLK
clk => shiftReg[5].CLK
clk => shiftReg[6].CLK
clk => shiftReg[7].CLK
clk => shiftReg[8].CLK
clk => shiftReg[9].CLK
clk => shiftReg[10].CLK
clk => shiftReg[11].CLK
clk => shiftReg[12].CLK
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => count[0].ENA
reset => count[1].ENA
reset => count[2].ENA
reset => count[3].ENA
reset => count[4].ENA
reset => out[0]~reg0.ENA
reset => out[1]~reg0.ENA
reset => out[2]~reg0.ENA
reset => out[3]~reg0.ENA
reset => out[4]~reg0.ENA
reset => out[5]~reg0.ENA
reset => out[6]~reg0.ENA
reset => out[7]~reg0.ENA
reset => out[8]~reg0.ENA
reset => out[9]~reg0.ENA
reset => out[10]~reg0.ENA
reset => out[11]~reg0.ENA
reset => out[12]~reg0.ENA
reset => linear_feedback.ENA
reset => hasInitialized.ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T6|LFSR:randomGenerator2
seed[0] => shiftReg.DATAB
seed[1] => shiftReg.DATAB
seed[2] => shiftReg.DATAB
seed[3] => shiftReg.DATAB
seed[4] => shiftReg.DATAB
seed[5] => shiftReg.DATAB
seed[6] => shiftReg.DATAB
seed[7] => shiftReg.DATAB
seed[8] => shiftReg.DATAB
seed[9] => shiftReg.DATAB
seed[10] => shiftReg.DATAB
seed[11] => shiftReg.DATAB
seed[12] => shiftReg.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => hasInitialized.OUTPUTSELECT
enable => linear_feedback.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => linear_feedback.CLK
clk => hasInitialized.CLK
clk => shiftReg[0].CLK
clk => shiftReg[1].CLK
clk => shiftReg[2].CLK
clk => shiftReg[3].CLK
clk => shiftReg[4].CLK
clk => shiftReg[5].CLK
clk => shiftReg[6].CLK
clk => shiftReg[7].CLK
clk => shiftReg[8].CLK
clk => shiftReg[9].CLK
clk => shiftReg[10].CLK
clk => shiftReg[11].CLK
clk => shiftReg[12].CLK
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => count[0].ENA
reset => count[1].ENA
reset => count[2].ENA
reset => count[3].ENA
reset => count[4].ENA
reset => out[0]~reg0.ENA
reset => out[1]~reg0.ENA
reset => out[2]~reg0.ENA
reset => out[3]~reg0.ENA
reset => out[4]~reg0.ENA
reset => out[5]~reg0.ENA
reset => out[6]~reg0.ENA
reset => out[7]~reg0.ENA
reset => out[8]~reg0.ENA
reset => out[9]~reg0.ENA
reset => out[10]~reg0.ENA
reset => out[11]~reg0.ENA
reset => out[12]~reg0.ENA
reset => linear_feedback.ENA
reset => hasInitialized.ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T7
CLOCK => CLOCK.IN2
shot => Mux1.IN7
shot => Mux0.IN6
shot => Mux0.IN7
isGood => targetData[0].DATAIN
targetData[0] <= isGood.DB_MAX_OUTPUT_PORT_TYPE
targetData[1] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[2] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[3] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[4] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
targetData[5] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
targetData[6] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
targetData[7] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
targetData[8] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
targetData[9] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
targetData[10] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
targetData[11] <= X[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[12] <= X[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[13] <= X[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[14] <= X[3].DB_MAX_OUTPUT_PORT_TYPE
targetData[15] <= X[4].DB_MAX_OUTPUT_PORT_TYPE
targetData[16] <= X[5].DB_MAX_OUTPUT_PORT_TYPE
targetData[17] <= X[6].DB_MAX_OUTPUT_PORT_TYPE
targetData[18] <= X[7].DB_MAX_OUTPUT_PORT_TYPE
targetData[19] <= X[8].DB_MAX_OUTPUT_PORT_TYPE
targetData[20] <= X[9].DB_MAX_OUTPUT_PORT_TYPE
targetData[21] <= currentDir[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[22] <= currentDir[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[23] <= currentDir[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[24] <= currentState[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[25] <= currentState[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[26] <= currentState[2].DB_MAX_OUTPUT_PORT_TYPE
seed[0] => seed[0].IN1
seed[1] => seed[1].IN1
seed[2] => seed[2].IN1
seed[3] => seed[3].IN1
seed[4] => seed[4].IN1
seed[5] => seed[5].IN1
seed[6] => seed[6].IN1
seed[7] => seed[7].IN1
seed[8] => seed[8].IN1
seed[9] => seed[9].IN1
seed[10] => seed[10].IN1
seed[11] => seed[11].IN1
seed[12] => seed[12].IN1
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => directionRateDivide[23].ENA
reset => directionRateDivide[22].ENA
reset => directionRateDivide[21].ENA
reset => directionRateDivide[20].ENA
reset => directionRateDivide[19].ENA
reset => directionRateDivide[18].ENA
reset => directionRateDivide[17].ENA
reset => directionRateDivide[16].ENA
reset => directionRateDivide[15].ENA
reset => directionRateDivide[14].ENA
reset => directionRateDivide[13].ENA
reset => directionRateDivide[12].ENA
reset => directionRateDivide[11].ENA
reset => directionRateDivide[10].ENA
reset => directionRateDivide[9].ENA
reset => directionRateDivide[8].ENA
reset => directionRateDivide[7].ENA
reset => directionRateDivide[6].ENA
reset => directionRateDivide[5].ENA
reset => directionRateDivide[4].ENA
reset => directionRateDivide[3].ENA
reset => directionRateDivide[2].ENA
reset => directionRateDivide[1].ENA
reset => directionRateDivide[0].ENA
reset => stateFrameCount[0].ENA
reset => stateFrameCount[1].ENA
reset => stateFrameCount[2].ENA
reset => stateFrameCount[3].ENA
reset => stateFrameCount[4].ENA
reset => stateFrameCount[5].ENA
reset => stateFrameCount[6].ENA
reset => stateFrameCount[7].ENA
reset => stateFrameCount[8].ENA
reset => stateFrameCount[9].ENA
reset => stateFrameCount[10].ENA
reset => stateFrameCount[11].ENA
reset => stateFrameCount[12].ENA
reset => stateFrameCount[13].ENA
reset => stateFrameCount[14].ENA
reset => stateFrameCount[15].ENA
reset => stateFrameCount[16].ENA
reset => stateFrameCount[17].ENA
reset => stateFrameCount[18].ENA
reset => stateFrameCount[19].ENA
reset => stateFrameCount[20].ENA
reset => stateFrameCount[21].ENA
reset => stateFrameCount[22].ENA
reset => stateFrameCount[23].ENA
reset => stateRateDivide[0].ENA
reset => stateRateDivide[1].ENA
reset => stateRateDivide[2].ENA
reset => stateRateDivide[3].ENA
reset => stateRateDivide[4].ENA
reset => stateRateDivide[5].ENA
reset => stateRateDivide[6].ENA
reset => stateRateDivide[7].ENA
reset => stateRateDivide[8].ENA
reset => stateRateDivide[9].ENA
reset => stateRateDivide[10].ENA
reset => stateRateDivide[11].ENA
reset => stateRateDivide[12].ENA
reset => stateRateDivide[13].ENA
reset => stateRateDivide[14].ENA
reset => stateRateDivide[15].ENA
reset => stateRateDivide[16].ENA
reset => stateRateDivide[17].ENA
reset => stateRateDivide[18].ENA
reset => stateRateDivide[19].ENA
reset => stateRateDivide[20].ENA
reset => stateRateDivide[21].ENA
reset => stateRateDivide[22].ENA
reset => stateRateDivide[23].ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T7|LFSR:randomGenerator1
seed[0] => shiftReg.DATAB
seed[1] => shiftReg.DATAB
seed[2] => shiftReg.DATAB
seed[3] => shiftReg.DATAB
seed[4] => shiftReg.DATAB
seed[5] => shiftReg.DATAB
seed[6] => shiftReg.DATAB
seed[7] => shiftReg.DATAB
seed[8] => shiftReg.DATAB
seed[9] => shiftReg.DATAB
seed[10] => shiftReg.DATAB
seed[11] => shiftReg.DATAB
seed[12] => shiftReg.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => hasInitialized.OUTPUTSELECT
enable => linear_feedback.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => linear_feedback.CLK
clk => hasInitialized.CLK
clk => shiftReg[0].CLK
clk => shiftReg[1].CLK
clk => shiftReg[2].CLK
clk => shiftReg[3].CLK
clk => shiftReg[4].CLK
clk => shiftReg[5].CLK
clk => shiftReg[6].CLK
clk => shiftReg[7].CLK
clk => shiftReg[8].CLK
clk => shiftReg[9].CLK
clk => shiftReg[10].CLK
clk => shiftReg[11].CLK
clk => shiftReg[12].CLK
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => count[0].ENA
reset => count[1].ENA
reset => count[2].ENA
reset => count[3].ENA
reset => count[4].ENA
reset => out[0]~reg0.ENA
reset => out[1]~reg0.ENA
reset => out[2]~reg0.ENA
reset => out[3]~reg0.ENA
reset => out[4]~reg0.ENA
reset => out[5]~reg0.ENA
reset => out[6]~reg0.ENA
reset => out[7]~reg0.ENA
reset => out[8]~reg0.ENA
reset => out[9]~reg0.ENA
reset => out[10]~reg0.ENA
reset => out[11]~reg0.ENA
reset => out[12]~reg0.ENA
reset => linear_feedback.ENA
reset => hasInitialized.ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T7|LFSR:randomGenerator2
seed[0] => shiftReg.DATAB
seed[1] => shiftReg.DATAB
seed[2] => shiftReg.DATAB
seed[3] => shiftReg.DATAB
seed[4] => shiftReg.DATAB
seed[5] => shiftReg.DATAB
seed[6] => shiftReg.DATAB
seed[7] => shiftReg.DATAB
seed[8] => shiftReg.DATAB
seed[9] => shiftReg.DATAB
seed[10] => shiftReg.DATAB
seed[11] => shiftReg.DATAB
seed[12] => shiftReg.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => hasInitialized.OUTPUTSELECT
enable => linear_feedback.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => linear_feedback.CLK
clk => hasInitialized.CLK
clk => shiftReg[0].CLK
clk => shiftReg[1].CLK
clk => shiftReg[2].CLK
clk => shiftReg[3].CLK
clk => shiftReg[4].CLK
clk => shiftReg[5].CLK
clk => shiftReg[6].CLK
clk => shiftReg[7].CLK
clk => shiftReg[8].CLK
clk => shiftReg[9].CLK
clk => shiftReg[10].CLK
clk => shiftReg[11].CLK
clk => shiftReg[12].CLK
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => count[0].ENA
reset => count[1].ENA
reset => count[2].ENA
reset => count[3].ENA
reset => count[4].ENA
reset => out[0]~reg0.ENA
reset => out[1]~reg0.ENA
reset => out[2]~reg0.ENA
reset => out[3]~reg0.ENA
reset => out[4]~reg0.ENA
reset => out[5]~reg0.ENA
reset => out[6]~reg0.ENA
reset => out[7]~reg0.ENA
reset => out[8]~reg0.ENA
reset => out[9]~reg0.ENA
reset => out[10]~reg0.ENA
reset => out[11]~reg0.ENA
reset => out[12]~reg0.ENA
reset => linear_feedback.ENA
reset => hasInitialized.ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T8
CLOCK => CLOCK.IN2
shot => Mux1.IN7
shot => Mux0.IN6
shot => Mux0.IN7
isGood => targetData[0].DATAIN
targetData[0] <= isGood.DB_MAX_OUTPUT_PORT_TYPE
targetData[1] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[2] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[3] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[4] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
targetData[5] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
targetData[6] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
targetData[7] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
targetData[8] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
targetData[9] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
targetData[10] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
targetData[11] <= X[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[12] <= X[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[13] <= X[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[14] <= X[3].DB_MAX_OUTPUT_PORT_TYPE
targetData[15] <= X[4].DB_MAX_OUTPUT_PORT_TYPE
targetData[16] <= X[5].DB_MAX_OUTPUT_PORT_TYPE
targetData[17] <= X[6].DB_MAX_OUTPUT_PORT_TYPE
targetData[18] <= X[7].DB_MAX_OUTPUT_PORT_TYPE
targetData[19] <= X[8].DB_MAX_OUTPUT_PORT_TYPE
targetData[20] <= X[9].DB_MAX_OUTPUT_PORT_TYPE
targetData[21] <= currentDir[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[22] <= currentDir[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[23] <= currentDir[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[24] <= currentState[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[25] <= currentState[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[26] <= currentState[2].DB_MAX_OUTPUT_PORT_TYPE
seed[0] => seed[0].IN1
seed[1] => seed[1].IN1
seed[2] => seed[2].IN1
seed[3] => seed[3].IN1
seed[4] => seed[4].IN1
seed[5] => seed[5].IN1
seed[6] => seed[6].IN1
seed[7] => seed[7].IN1
seed[8] => seed[8].IN1
seed[9] => seed[9].IN1
seed[10] => seed[10].IN1
seed[11] => seed[11].IN1
seed[12] => seed[12].IN1
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => directionRateDivide[23].ENA
reset => directionRateDivide[22].ENA
reset => directionRateDivide[21].ENA
reset => directionRateDivide[20].ENA
reset => directionRateDivide[19].ENA
reset => directionRateDivide[18].ENA
reset => directionRateDivide[17].ENA
reset => directionRateDivide[16].ENA
reset => directionRateDivide[15].ENA
reset => directionRateDivide[14].ENA
reset => directionRateDivide[13].ENA
reset => directionRateDivide[12].ENA
reset => directionRateDivide[11].ENA
reset => directionRateDivide[10].ENA
reset => directionRateDivide[9].ENA
reset => directionRateDivide[8].ENA
reset => directionRateDivide[7].ENA
reset => directionRateDivide[6].ENA
reset => directionRateDivide[5].ENA
reset => directionRateDivide[4].ENA
reset => directionRateDivide[3].ENA
reset => directionRateDivide[2].ENA
reset => directionRateDivide[1].ENA
reset => directionRateDivide[0].ENA
reset => stateFrameCount[0].ENA
reset => stateFrameCount[1].ENA
reset => stateFrameCount[2].ENA
reset => stateFrameCount[3].ENA
reset => stateFrameCount[4].ENA
reset => stateFrameCount[5].ENA
reset => stateFrameCount[6].ENA
reset => stateFrameCount[7].ENA
reset => stateFrameCount[8].ENA
reset => stateFrameCount[9].ENA
reset => stateFrameCount[10].ENA
reset => stateFrameCount[11].ENA
reset => stateFrameCount[12].ENA
reset => stateFrameCount[13].ENA
reset => stateFrameCount[14].ENA
reset => stateFrameCount[15].ENA
reset => stateFrameCount[16].ENA
reset => stateFrameCount[17].ENA
reset => stateFrameCount[18].ENA
reset => stateFrameCount[19].ENA
reset => stateFrameCount[20].ENA
reset => stateFrameCount[21].ENA
reset => stateFrameCount[22].ENA
reset => stateFrameCount[23].ENA
reset => stateRateDivide[0].ENA
reset => stateRateDivide[1].ENA
reset => stateRateDivide[2].ENA
reset => stateRateDivide[3].ENA
reset => stateRateDivide[4].ENA
reset => stateRateDivide[5].ENA
reset => stateRateDivide[6].ENA
reset => stateRateDivide[7].ENA
reset => stateRateDivide[8].ENA
reset => stateRateDivide[9].ENA
reset => stateRateDivide[10].ENA
reset => stateRateDivide[11].ENA
reset => stateRateDivide[12].ENA
reset => stateRateDivide[13].ENA
reset => stateRateDivide[14].ENA
reset => stateRateDivide[15].ENA
reset => stateRateDivide[16].ENA
reset => stateRateDivide[17].ENA
reset => stateRateDivide[18].ENA
reset => stateRateDivide[19].ENA
reset => stateRateDivide[20].ENA
reset => stateRateDivide[21].ENA
reset => stateRateDivide[22].ENA
reset => stateRateDivide[23].ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T8|LFSR:randomGenerator1
seed[0] => shiftReg.DATAB
seed[1] => shiftReg.DATAB
seed[2] => shiftReg.DATAB
seed[3] => shiftReg.DATAB
seed[4] => shiftReg.DATAB
seed[5] => shiftReg.DATAB
seed[6] => shiftReg.DATAB
seed[7] => shiftReg.DATAB
seed[8] => shiftReg.DATAB
seed[9] => shiftReg.DATAB
seed[10] => shiftReg.DATAB
seed[11] => shiftReg.DATAB
seed[12] => shiftReg.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => hasInitialized.OUTPUTSELECT
enable => linear_feedback.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => linear_feedback.CLK
clk => hasInitialized.CLK
clk => shiftReg[0].CLK
clk => shiftReg[1].CLK
clk => shiftReg[2].CLK
clk => shiftReg[3].CLK
clk => shiftReg[4].CLK
clk => shiftReg[5].CLK
clk => shiftReg[6].CLK
clk => shiftReg[7].CLK
clk => shiftReg[8].CLK
clk => shiftReg[9].CLK
clk => shiftReg[10].CLK
clk => shiftReg[11].CLK
clk => shiftReg[12].CLK
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => count[0].ENA
reset => count[1].ENA
reset => count[2].ENA
reset => count[3].ENA
reset => count[4].ENA
reset => out[0]~reg0.ENA
reset => out[1]~reg0.ENA
reset => out[2]~reg0.ENA
reset => out[3]~reg0.ENA
reset => out[4]~reg0.ENA
reset => out[5]~reg0.ENA
reset => out[6]~reg0.ENA
reset => out[7]~reg0.ENA
reset => out[8]~reg0.ENA
reset => out[9]~reg0.ENA
reset => out[10]~reg0.ENA
reset => out[11]~reg0.ENA
reset => out[12]~reg0.ENA
reset => linear_feedback.ENA
reset => hasInitialized.ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T8|LFSR:randomGenerator2
seed[0] => shiftReg.DATAB
seed[1] => shiftReg.DATAB
seed[2] => shiftReg.DATAB
seed[3] => shiftReg.DATAB
seed[4] => shiftReg.DATAB
seed[5] => shiftReg.DATAB
seed[6] => shiftReg.DATAB
seed[7] => shiftReg.DATAB
seed[8] => shiftReg.DATAB
seed[9] => shiftReg.DATAB
seed[10] => shiftReg.DATAB
seed[11] => shiftReg.DATAB
seed[12] => shiftReg.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => hasInitialized.OUTPUTSELECT
enable => linear_feedback.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => linear_feedback.CLK
clk => hasInitialized.CLK
clk => shiftReg[0].CLK
clk => shiftReg[1].CLK
clk => shiftReg[2].CLK
clk => shiftReg[3].CLK
clk => shiftReg[4].CLK
clk => shiftReg[5].CLK
clk => shiftReg[6].CLK
clk => shiftReg[7].CLK
clk => shiftReg[8].CLK
clk => shiftReg[9].CLK
clk => shiftReg[10].CLK
clk => shiftReg[11].CLK
clk => shiftReg[12].CLK
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => count[0].ENA
reset => count[1].ENA
reset => count[2].ENA
reset => count[3].ENA
reset => count[4].ENA
reset => out[0]~reg0.ENA
reset => out[1]~reg0.ENA
reset => out[2]~reg0.ENA
reset => out[3]~reg0.ENA
reset => out[4]~reg0.ENA
reset => out[5]~reg0.ENA
reset => out[6]~reg0.ENA
reset => out[7]~reg0.ENA
reset => out[8]~reg0.ENA
reset => out[9]~reg0.ENA
reset => out[10]~reg0.ENA
reset => out[11]~reg0.ENA
reset => out[12]~reg0.ENA
reset => linear_feedback.ENA
reset => hasInitialized.ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T9
CLOCK => CLOCK.IN2
shot => Mux1.IN7
shot => Mux0.IN6
shot => Mux0.IN7
isGood => targetData[0].DATAIN
targetData[0] <= isGood.DB_MAX_OUTPUT_PORT_TYPE
targetData[1] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[2] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[3] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[4] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
targetData[5] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
targetData[6] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
targetData[7] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
targetData[8] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
targetData[9] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
targetData[10] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
targetData[11] <= X[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[12] <= X[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[13] <= X[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[14] <= X[3].DB_MAX_OUTPUT_PORT_TYPE
targetData[15] <= X[4].DB_MAX_OUTPUT_PORT_TYPE
targetData[16] <= X[5].DB_MAX_OUTPUT_PORT_TYPE
targetData[17] <= X[6].DB_MAX_OUTPUT_PORT_TYPE
targetData[18] <= X[7].DB_MAX_OUTPUT_PORT_TYPE
targetData[19] <= X[8].DB_MAX_OUTPUT_PORT_TYPE
targetData[20] <= X[9].DB_MAX_OUTPUT_PORT_TYPE
targetData[21] <= currentDir[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[22] <= currentDir[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[23] <= currentDir[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[24] <= currentState[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[25] <= currentState[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[26] <= currentState[2].DB_MAX_OUTPUT_PORT_TYPE
seed[0] => seed[0].IN1
seed[1] => seed[1].IN1
seed[2] => seed[2].IN1
seed[3] => seed[3].IN1
seed[4] => seed[4].IN1
seed[5] => seed[5].IN1
seed[6] => seed[6].IN1
seed[7] => seed[7].IN1
seed[8] => seed[8].IN1
seed[9] => seed[9].IN1
seed[10] => seed[10].IN1
seed[11] => seed[11].IN1
seed[12] => seed[12].IN1
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => directionRateDivide[23].ENA
reset => directionRateDivide[22].ENA
reset => directionRateDivide[21].ENA
reset => directionRateDivide[20].ENA
reset => directionRateDivide[19].ENA
reset => directionRateDivide[18].ENA
reset => directionRateDivide[17].ENA
reset => directionRateDivide[16].ENA
reset => directionRateDivide[15].ENA
reset => directionRateDivide[14].ENA
reset => directionRateDivide[13].ENA
reset => directionRateDivide[12].ENA
reset => directionRateDivide[11].ENA
reset => directionRateDivide[10].ENA
reset => directionRateDivide[9].ENA
reset => directionRateDivide[8].ENA
reset => directionRateDivide[7].ENA
reset => directionRateDivide[6].ENA
reset => directionRateDivide[5].ENA
reset => directionRateDivide[4].ENA
reset => directionRateDivide[3].ENA
reset => directionRateDivide[2].ENA
reset => directionRateDivide[1].ENA
reset => directionRateDivide[0].ENA
reset => stateFrameCount[0].ENA
reset => stateFrameCount[1].ENA
reset => stateFrameCount[2].ENA
reset => stateFrameCount[3].ENA
reset => stateFrameCount[4].ENA
reset => stateFrameCount[5].ENA
reset => stateFrameCount[6].ENA
reset => stateFrameCount[7].ENA
reset => stateFrameCount[8].ENA
reset => stateFrameCount[9].ENA
reset => stateFrameCount[10].ENA
reset => stateFrameCount[11].ENA
reset => stateFrameCount[12].ENA
reset => stateFrameCount[13].ENA
reset => stateFrameCount[14].ENA
reset => stateFrameCount[15].ENA
reset => stateFrameCount[16].ENA
reset => stateFrameCount[17].ENA
reset => stateFrameCount[18].ENA
reset => stateFrameCount[19].ENA
reset => stateFrameCount[20].ENA
reset => stateFrameCount[21].ENA
reset => stateFrameCount[22].ENA
reset => stateFrameCount[23].ENA
reset => stateRateDivide[0].ENA
reset => stateRateDivide[1].ENA
reset => stateRateDivide[2].ENA
reset => stateRateDivide[3].ENA
reset => stateRateDivide[4].ENA
reset => stateRateDivide[5].ENA
reset => stateRateDivide[6].ENA
reset => stateRateDivide[7].ENA
reset => stateRateDivide[8].ENA
reset => stateRateDivide[9].ENA
reset => stateRateDivide[10].ENA
reset => stateRateDivide[11].ENA
reset => stateRateDivide[12].ENA
reset => stateRateDivide[13].ENA
reset => stateRateDivide[14].ENA
reset => stateRateDivide[15].ENA
reset => stateRateDivide[16].ENA
reset => stateRateDivide[17].ENA
reset => stateRateDivide[18].ENA
reset => stateRateDivide[19].ENA
reset => stateRateDivide[20].ENA
reset => stateRateDivide[21].ENA
reset => stateRateDivide[22].ENA
reset => stateRateDivide[23].ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T9|LFSR:randomGenerator1
seed[0] => shiftReg.DATAB
seed[1] => shiftReg.DATAB
seed[2] => shiftReg.DATAB
seed[3] => shiftReg.DATAB
seed[4] => shiftReg.DATAB
seed[5] => shiftReg.DATAB
seed[6] => shiftReg.DATAB
seed[7] => shiftReg.DATAB
seed[8] => shiftReg.DATAB
seed[9] => shiftReg.DATAB
seed[10] => shiftReg.DATAB
seed[11] => shiftReg.DATAB
seed[12] => shiftReg.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => hasInitialized.OUTPUTSELECT
enable => linear_feedback.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => linear_feedback.CLK
clk => hasInitialized.CLK
clk => shiftReg[0].CLK
clk => shiftReg[1].CLK
clk => shiftReg[2].CLK
clk => shiftReg[3].CLK
clk => shiftReg[4].CLK
clk => shiftReg[5].CLK
clk => shiftReg[6].CLK
clk => shiftReg[7].CLK
clk => shiftReg[8].CLK
clk => shiftReg[9].CLK
clk => shiftReg[10].CLK
clk => shiftReg[11].CLK
clk => shiftReg[12].CLK
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => count[0].ENA
reset => count[1].ENA
reset => count[2].ENA
reset => count[3].ENA
reset => count[4].ENA
reset => out[0]~reg0.ENA
reset => out[1]~reg0.ENA
reset => out[2]~reg0.ENA
reset => out[3]~reg0.ENA
reset => out[4]~reg0.ENA
reset => out[5]~reg0.ENA
reset => out[6]~reg0.ENA
reset => out[7]~reg0.ENA
reset => out[8]~reg0.ENA
reset => out[9]~reg0.ENA
reset => out[10]~reg0.ENA
reset => out[11]~reg0.ENA
reset => out[12]~reg0.ENA
reset => linear_feedback.ENA
reset => hasInitialized.ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T9|LFSR:randomGenerator2
seed[0] => shiftReg.DATAB
seed[1] => shiftReg.DATAB
seed[2] => shiftReg.DATAB
seed[3] => shiftReg.DATAB
seed[4] => shiftReg.DATAB
seed[5] => shiftReg.DATAB
seed[6] => shiftReg.DATAB
seed[7] => shiftReg.DATAB
seed[8] => shiftReg.DATAB
seed[9] => shiftReg.DATAB
seed[10] => shiftReg.DATAB
seed[11] => shiftReg.DATAB
seed[12] => shiftReg.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => hasInitialized.OUTPUTSELECT
enable => linear_feedback.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => linear_feedback.CLK
clk => hasInitialized.CLK
clk => shiftReg[0].CLK
clk => shiftReg[1].CLK
clk => shiftReg[2].CLK
clk => shiftReg[3].CLK
clk => shiftReg[4].CLK
clk => shiftReg[5].CLK
clk => shiftReg[6].CLK
clk => shiftReg[7].CLK
clk => shiftReg[8].CLK
clk => shiftReg[9].CLK
clk => shiftReg[10].CLK
clk => shiftReg[11].CLK
clk => shiftReg[12].CLK
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => count[0].ENA
reset => count[1].ENA
reset => count[2].ENA
reset => count[3].ENA
reset => count[4].ENA
reset => out[0]~reg0.ENA
reset => out[1]~reg0.ENA
reset => out[2]~reg0.ENA
reset => out[3]~reg0.ENA
reset => out[4]~reg0.ENA
reset => out[5]~reg0.ENA
reset => out[6]~reg0.ENA
reset => out[7]~reg0.ENA
reset => out[8]~reg0.ENA
reset => out[9]~reg0.ENA
reset => out[10]~reg0.ENA
reset => out[11]~reg0.ENA
reset => out[12]~reg0.ENA
reset => linear_feedback.ENA
reset => hasInitialized.ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T10
CLOCK => CLOCK.IN2
shot => Mux1.IN7
shot => Mux0.IN6
shot => Mux0.IN7
isGood => targetData[0].DATAIN
targetData[0] <= isGood.DB_MAX_OUTPUT_PORT_TYPE
targetData[1] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[2] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[3] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[4] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
targetData[5] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
targetData[6] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
targetData[7] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
targetData[8] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
targetData[9] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
targetData[10] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
targetData[11] <= X[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[12] <= X[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[13] <= X[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[14] <= X[3].DB_MAX_OUTPUT_PORT_TYPE
targetData[15] <= X[4].DB_MAX_OUTPUT_PORT_TYPE
targetData[16] <= X[5].DB_MAX_OUTPUT_PORT_TYPE
targetData[17] <= X[6].DB_MAX_OUTPUT_PORT_TYPE
targetData[18] <= X[7].DB_MAX_OUTPUT_PORT_TYPE
targetData[19] <= X[8].DB_MAX_OUTPUT_PORT_TYPE
targetData[20] <= X[9].DB_MAX_OUTPUT_PORT_TYPE
targetData[21] <= currentDir[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[22] <= currentDir[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[23] <= currentDir[2].DB_MAX_OUTPUT_PORT_TYPE
targetData[24] <= currentState[0].DB_MAX_OUTPUT_PORT_TYPE
targetData[25] <= currentState[1].DB_MAX_OUTPUT_PORT_TYPE
targetData[26] <= currentState[2].DB_MAX_OUTPUT_PORT_TYPE
seed[0] => seed[0].IN1
seed[1] => seed[1].IN1
seed[2] => seed[2].IN1
seed[3] => seed[3].IN1
seed[4] => seed[4].IN1
seed[5] => seed[5].IN1
seed[6] => seed[6].IN1
seed[7] => seed[7].IN1
seed[8] => seed[8].IN1
seed[9] => seed[9].IN1
seed[10] => seed[10].IN1
seed[11] => seed[11].IN1
seed[12] => seed[12].IN1
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => X.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => Y.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => currentDir.OUTPUTSELECT
reset => directionRateDivide[23].ENA
reset => directionRateDivide[22].ENA
reset => directionRateDivide[21].ENA
reset => directionRateDivide[20].ENA
reset => directionRateDivide[19].ENA
reset => directionRateDivide[18].ENA
reset => directionRateDivide[17].ENA
reset => directionRateDivide[16].ENA
reset => directionRateDivide[15].ENA
reset => directionRateDivide[14].ENA
reset => directionRateDivide[13].ENA
reset => directionRateDivide[12].ENA
reset => directionRateDivide[11].ENA
reset => directionRateDivide[10].ENA
reset => directionRateDivide[9].ENA
reset => directionRateDivide[8].ENA
reset => directionRateDivide[7].ENA
reset => directionRateDivide[6].ENA
reset => directionRateDivide[5].ENA
reset => directionRateDivide[4].ENA
reset => directionRateDivide[3].ENA
reset => directionRateDivide[2].ENA
reset => directionRateDivide[1].ENA
reset => directionRateDivide[0].ENA
reset => stateFrameCount[0].ENA
reset => stateFrameCount[1].ENA
reset => stateFrameCount[2].ENA
reset => stateFrameCount[3].ENA
reset => stateFrameCount[4].ENA
reset => stateFrameCount[5].ENA
reset => stateFrameCount[6].ENA
reset => stateFrameCount[7].ENA
reset => stateFrameCount[8].ENA
reset => stateFrameCount[9].ENA
reset => stateFrameCount[10].ENA
reset => stateFrameCount[11].ENA
reset => stateFrameCount[12].ENA
reset => stateFrameCount[13].ENA
reset => stateFrameCount[14].ENA
reset => stateFrameCount[15].ENA
reset => stateFrameCount[16].ENA
reset => stateFrameCount[17].ENA
reset => stateFrameCount[18].ENA
reset => stateFrameCount[19].ENA
reset => stateFrameCount[20].ENA
reset => stateFrameCount[21].ENA
reset => stateFrameCount[22].ENA
reset => stateFrameCount[23].ENA
reset => stateRateDivide[0].ENA
reset => stateRateDivide[1].ENA
reset => stateRateDivide[2].ENA
reset => stateRateDivide[3].ENA
reset => stateRateDivide[4].ENA
reset => stateRateDivide[5].ENA
reset => stateRateDivide[6].ENA
reset => stateRateDivide[7].ENA
reset => stateRateDivide[8].ENA
reset => stateRateDivide[9].ENA
reset => stateRateDivide[10].ENA
reset => stateRateDivide[11].ENA
reset => stateRateDivide[12].ENA
reset => stateRateDivide[13].ENA
reset => stateRateDivide[14].ENA
reset => stateRateDivide[15].ENA
reset => stateRateDivide[16].ENA
reset => stateRateDivide[17].ENA
reset => stateRateDivide[18].ENA
reset => stateRateDivide[19].ENA
reset => stateRateDivide[20].ENA
reset => stateRateDivide[21].ENA
reset => stateRateDivide[22].ENA
reset => stateRateDivide[23].ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T10|LFSR:randomGenerator1
seed[0] => shiftReg.DATAB
seed[1] => shiftReg.DATAB
seed[2] => shiftReg.DATAB
seed[3] => shiftReg.DATAB
seed[4] => shiftReg.DATAB
seed[5] => shiftReg.DATAB
seed[6] => shiftReg.DATAB
seed[7] => shiftReg.DATAB
seed[8] => shiftReg.DATAB
seed[9] => shiftReg.DATAB
seed[10] => shiftReg.DATAB
seed[11] => shiftReg.DATAB
seed[12] => shiftReg.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => hasInitialized.OUTPUTSELECT
enable => linear_feedback.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => linear_feedback.CLK
clk => hasInitialized.CLK
clk => shiftReg[0].CLK
clk => shiftReg[1].CLK
clk => shiftReg[2].CLK
clk => shiftReg[3].CLK
clk => shiftReg[4].CLK
clk => shiftReg[5].CLK
clk => shiftReg[6].CLK
clk => shiftReg[7].CLK
clk => shiftReg[8].CLK
clk => shiftReg[9].CLK
clk => shiftReg[10].CLK
clk => shiftReg[11].CLK
clk => shiftReg[12].CLK
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => count[0].ENA
reset => count[1].ENA
reset => count[2].ENA
reset => count[3].ENA
reset => count[4].ENA
reset => out[0]~reg0.ENA
reset => out[1]~reg0.ENA
reset => out[2]~reg0.ENA
reset => out[3]~reg0.ENA
reset => out[4]~reg0.ENA
reset => out[5]~reg0.ENA
reset => out[6]~reg0.ENA
reset => out[7]~reg0.ENA
reset => out[8]~reg0.ENA
reset => out[9]~reg0.ENA
reset => out[10]~reg0.ENA
reset => out[11]~reg0.ENA
reset => out[12]~reg0.ENA
reset => linear_feedback.ENA
reset => hasInitialized.ENA


|DE1_SoC_TV|Shooter:gameLogic|Target:T10|LFSR:randomGenerator2
seed[0] => shiftReg.DATAB
seed[1] => shiftReg.DATAB
seed[2] => shiftReg.DATAB
seed[3] => shiftReg.DATAB
seed[4] => shiftReg.DATAB
seed[5] => shiftReg.DATAB
seed[6] => shiftReg.DATAB
seed[7] => shiftReg.DATAB
seed[8] => shiftReg.DATAB
seed[9] => shiftReg.DATAB
seed[10] => shiftReg.DATAB
seed[11] => shiftReg.DATAB
seed[12] => shiftReg.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => shiftReg.OUTPUTSELECT
enable => hasInitialized.OUTPUTSELECT
enable => linear_feedback.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => linear_feedback.CLK
clk => hasInitialized.CLK
clk => shiftReg[0].CLK
clk => shiftReg[1].CLK
clk => shiftReg[2].CLK
clk => shiftReg[3].CLK
clk => shiftReg[4].CLK
clk => shiftReg[5].CLK
clk => shiftReg[6].CLK
clk => shiftReg[7].CLK
clk => shiftReg[8].CLK
clk => shiftReg[9].CLK
clk => shiftReg[10].CLK
clk => shiftReg[11].CLK
clk => shiftReg[12].CLK
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => shiftReg.OUTPUTSELECT
reset => count[0].ENA
reset => count[1].ENA
reset => count[2].ENA
reset => count[3].ENA
reset => count[4].ENA
reset => out[0]~reg0.ENA
reset => out[1]~reg0.ENA
reset => out[2]~reg0.ENA
reset => out[3]~reg0.ENA
reset => out[4]~reg0.ENA
reset => out[5]~reg0.ENA
reset => out[6]~reg0.ENA
reset => out[7]~reg0.ENA
reset => out[8]~reg0.ENA
reset => out[9]~reg0.ENA
reset => out[10]~reg0.ENA
reset => out[11]~reg0.ENA
reset => out[12]~reg0.ENA
reset => linear_feedback.ENA
reset => hasInitialized.ENA


|DE1_SoC_TV|TimeDisplayController:timeController
numSeconds[0] => Div0.IN17
numSeconds[0] => Mod2.IN17
numSeconds[1] => Div0.IN16
numSeconds[1] => Mod2.IN16
numSeconds[2] => Div0.IN15
numSeconds[2] => Mod2.IN15
numSeconds[3] => Div0.IN14
numSeconds[3] => Mod2.IN14
numSeconds[4] => Div0.IN13
numSeconds[4] => Mod2.IN13
numSeconds[5] => Div0.IN12
numSeconds[5] => Mod2.IN12
numSeconds[6] => Div0.IN11
numSeconds[6] => Mod2.IN11
numSeconds[7] => Div0.IN10
numSeconds[7] => Mod2.IN10
numSeconds[8] => Div0.IN9
numSeconds[8] => Mod2.IN9
numSeconds[9] => Div0.IN8
numSeconds[9] => Mod2.IN8
numSeconds[10] => Div0.IN7
numSeconds[10] => Mod2.IN7
numSeconds[11] => Div0.IN6
numSeconds[11] => Mod2.IN6
displayMin2[0] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[1] <= displayMin2.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[2] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[3] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[4] <= Decoder5.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[5] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[6] <= Decoder4.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[7] <= displayMin2.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[8] <= displayMin2.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[9] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[10] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[11] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[12] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[13] <= displayMin2.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[14] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[15] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[16] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[17] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[18] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[19] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[20] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[21] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[22] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[23] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[24] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[25] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[26] <= displayMin2.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[27] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[28] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[29] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[30] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[31] <= displayMin2.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[32] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[33] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[34] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[35] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[36] <= displayMin2.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[37] <= displayMin2.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[38] <= displayMin2.DB_MAX_OUTPUT_PORT_TYPE
displayMin2[39] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[1] <= displayMin1.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[4] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[5] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[6] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[7] <= displayMin1.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[8] <= displayMin1.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[9] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[10] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[13] <= displayMin1.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[14] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[15] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[16] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[17] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[18] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[19] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[20] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[21] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[22] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[23] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[24] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[25] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[26] <= displayMin1.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[27] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[28] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[29] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[30] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[31] <= displayMin1.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[32] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[33] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[34] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[35] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[36] <= displayMin1.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[37] <= displayMin1.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[38] <= displayMin1.DB_MAX_OUTPUT_PORT_TYPE
displayMin1[39] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[0] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[1] <= displaySec2.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[2] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[3] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[4] <= Decoder11.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[5] <= WideOr55.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[6] <= Decoder10.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[7] <= displaySec2.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[8] <= displaySec2.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[9] <= WideOr55.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[10] <= WideOr54.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[11] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[12] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[13] <= displaySec2.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[14] <= WideOr53.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[15] <= WideOr52.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[16] <= WideOr51.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[17] <= WideOr50.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[18] <= WideOr49.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[19] <= WideOr48.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[20] <= WideOr45.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[21] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[22] <= WideOr47.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[23] <= WideOr46.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[24] <= WideOr42.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[25] <= WideOr45.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[26] <= displaySec2.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[27] <= WideOr44.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[28] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[29] <= WideOr43.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[30] <= WideOr42.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[31] <= displaySec2.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[32] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[33] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[34] <= WideOr42.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[35] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[36] <= displaySec2.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[37] <= displaySec2.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[38] <= displaySec2.DB_MAX_OUTPUT_PORT_TYPE
displaySec2[39] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[0] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[1] <= displaySec1.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[2] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[3] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[4] <= Decoder8.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[5] <= WideOr41.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[6] <= Decoder7.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[7] <= displaySec1.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[8] <= displaySec1.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[9] <= WideOr41.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[10] <= WideOr40.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[11] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[12] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[13] <= displaySec1.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[14] <= WideOr39.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[15] <= WideOr38.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[16] <= WideOr37.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[17] <= WideOr36.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[18] <= WideOr35.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[19] <= WideOr34.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[20] <= WideOr31.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[21] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[22] <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[23] <= WideOr32.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[24] <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[25] <= WideOr31.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[26] <= displaySec1.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[27] <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[28] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[29] <= WideOr29.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[30] <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[31] <= displaySec1.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[32] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[33] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[34] <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[35] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[36] <= displaySec1.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[37] <= displaySec1.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[38] <= displaySec1.DB_MAX_OUTPUT_PORT_TYPE
displaySec1[39] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
displayColon[0] <= <GND>
displayColon[1] <= <GND>
displayColon[2] <= <GND>
displayColon[3] <= <GND>
displayColon[4] <= <GND>
displayColon[5] <= <GND>
displayColon[6] <= <GND>
displayColon[7] <= <VCC>
displayColon[8] <= <VCC>
displayColon[9] <= <GND>
displayColon[10] <= <GND>
displayColon[11] <= <GND>
displayColon[12] <= <VCC>
displayColon[13] <= <VCC>
displayColon[14] <= <GND>
displayColon[15] <= <GND>
displayColon[16] <= <GND>
displayColon[17] <= <GND>
displayColon[18] <= <GND>
displayColon[19] <= <GND>
displayColon[20] <= <GND>
displayColon[21] <= <GND>
displayColon[22] <= <GND>
displayColon[23] <= <GND>
displayColon[24] <= <GND>
displayColon[25] <= <GND>
displayColon[26] <= <GND>
displayColon[27] <= <VCC>
displayColon[28] <= <VCC>
displayColon[29] <= <GND>
displayColon[30] <= <GND>
displayColon[31] <= <GND>
displayColon[32] <= <VCC>
displayColon[33] <= <VCC>
displayColon[34] <= <GND>
displayColon[35] <= <GND>
displayColon[36] <= <GND>
displayColon[37] <= <GND>
displayColon[38] <= <GND>
displayColon[39] <= <GND>


|DE1_SoC_TV|multiFrameStorage:frame1
clock => clock.IN10
address1[0] => address1[0].IN2
address1[1] => address1[1].IN2
address1[2] => address1[2].IN2
address1[3] => address1[3].IN2
address1[4] => address1[4].IN2
address1[5] => address1[5].IN2
address1[6] => address1[6].IN2
address1[7] => address1[7].IN2
address1[8] => address1[8].IN2
address1[9] => address1[9].IN2
address1[10] => address1[10].IN2
address1[11] => address1[11].IN2
address2[0] => address2[0].IN2
address2[1] => address2[1].IN2
address2[2] => address2[2].IN2
address2[3] => address2[3].IN2
address2[4] => address2[4].IN2
address2[5] => address2[5].IN2
address2[6] => address2[6].IN2
address2[7] => address2[7].IN2
address2[8] => address2[8].IN2
address2[9] => address2[9].IN2
address2[10] => address2[10].IN2
address2[11] => address2[11].IN2
address3[0] => address3[0].IN2
address3[1] => address3[1].IN2
address3[2] => address3[2].IN2
address3[3] => address3[3].IN2
address3[4] => address3[4].IN2
address3[5] => address3[5].IN2
address3[6] => address3[6].IN2
address3[7] => address3[7].IN2
address3[8] => address3[8].IN2
address3[9] => address3[9].IN2
address3[10] => address3[10].IN2
address3[11] => address3[11].IN2
address4[0] => address4[0].IN2
address4[1] => address4[1].IN2
address4[2] => address4[2].IN2
address4[3] => address4[3].IN2
address4[4] => address4[4].IN2
address4[5] => address4[5].IN2
address4[6] => address4[6].IN2
address4[7] => address4[7].IN2
address4[8] => address4[8].IN2
address4[9] => address4[9].IN2
address4[10] => address4[10].IN2
address4[11] => address4[11].IN2
address5[0] => address5[0].IN2
address5[1] => address5[1].IN2
address5[2] => address5[2].IN2
address5[3] => address5[3].IN2
address5[4] => address5[4].IN2
address5[5] => address5[5].IN2
address5[6] => address5[6].IN2
address5[7] => address5[7].IN2
address5[8] => address5[8].IN2
address5[9] => address5[9].IN2
address5[10] => address5[10].IN2
address5[11] => address5[11].IN2
address6[0] => address6[0].IN2
address6[1] => address6[1].IN2
address6[2] => address6[2].IN2
address6[3] => address6[3].IN2
address6[4] => address6[4].IN2
address6[5] => address6[5].IN2
address6[6] => address6[6].IN2
address6[7] => address6[7].IN2
address6[8] => address6[8].IN2
address6[9] => address6[9].IN2
address6[10] => address6[10].IN2
address6[11] => address6[11].IN2
address7[0] => address7[0].IN2
address7[1] => address7[1].IN2
address7[2] => address7[2].IN2
address7[3] => address7[3].IN2
address7[4] => address7[4].IN2
address7[5] => address7[5].IN2
address7[6] => address7[6].IN2
address7[7] => address7[7].IN2
address7[8] => address7[8].IN2
address7[9] => address7[9].IN2
address7[10] => address7[10].IN2
address7[11] => address7[11].IN2
address8[0] => address8[0].IN2
address8[1] => address8[1].IN2
address8[2] => address8[2].IN2
address8[3] => address8[3].IN2
address8[4] => address8[4].IN2
address8[5] => address8[5].IN2
address8[6] => address8[6].IN2
address8[7] => address8[7].IN2
address8[8] => address8[8].IN2
address8[9] => address8[9].IN2
address8[10] => address8[10].IN2
address8[11] => address8[11].IN2
address9[0] => address9[0].IN2
address9[1] => address9[1].IN2
address9[2] => address9[2].IN2
address9[3] => address9[3].IN2
address9[4] => address9[4].IN2
address9[5] => address9[5].IN2
address9[6] => address9[6].IN2
address9[7] => address9[7].IN2
address9[8] => address9[8].IN2
address9[9] => address9[9].IN2
address9[10] => address9[10].IN2
address9[11] => address9[11].IN2
address10[0] => address10[0].IN2
address10[1] => address10[1].IN2
address10[2] => address10[2].IN2
address10[3] => address10[3].IN2
address10[4] => address10[4].IN2
address10[5] => address10[5].IN2
address10[6] => address10[6].IN2
address10[7] => address10[7].IN2
address10[8] => address10[8].IN2
address10[9] => address10[9].IN2
address10[10] => address10[10].IN2
address10[11] => address10[11].IN2
state1[0] => Decoder0.IN2
state1[1] => Decoder0.IN1
state1[2] => Decoder0.IN0
state2[0] => Decoder1.IN2
state2[1] => Decoder1.IN1
state2[2] => Decoder1.IN0
state3[0] => Decoder2.IN2
state3[1] => Decoder2.IN1
state3[2] => Decoder2.IN0
state4[0] => Decoder3.IN2
state4[1] => Decoder3.IN1
state4[2] => Decoder3.IN0
state5[0] => Decoder4.IN2
state5[1] => Decoder4.IN1
state5[2] => Decoder4.IN0
state6[0] => Decoder5.IN2
state6[1] => Decoder5.IN1
state6[2] => Decoder5.IN0
state7[0] => Decoder6.IN2
state7[1] => Decoder6.IN1
state7[2] => Decoder6.IN0
state8[0] => Decoder7.IN2
state8[1] => Decoder7.IN1
state8[2] => Decoder7.IN0
state9[0] => Decoder8.IN2
state9[1] => Decoder8.IN1
state9[2] => Decoder8.IN0
state10[0] => Decoder9.IN2
state10[1] => Decoder9.IN1
state10[2] => Decoder9.IN0
q1[0] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[1] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[2] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[3] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[4] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[5] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[6] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[7] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[8] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[9] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[10] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[11] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[12] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[13] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[14] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[15] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[16] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[17] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[18] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[19] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[20] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[21] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[22] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q1[23] <= q1.DB_MAX_OUTPUT_PORT_TYPE
q2[0] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[1] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[2] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[3] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[4] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[5] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[6] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[7] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[8] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[9] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[10] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[11] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[12] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[13] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[14] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[15] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[16] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[17] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[18] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[19] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[20] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[21] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[22] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q2[23] <= q2.DB_MAX_OUTPUT_PORT_TYPE
q3[0] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[1] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[2] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[3] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[4] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[5] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[6] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[7] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[8] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[9] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[10] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[11] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[12] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[13] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[14] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[15] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[16] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[17] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[18] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[19] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[20] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[21] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[22] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q3[23] <= q3.DB_MAX_OUTPUT_PORT_TYPE
q4[0] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[1] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[2] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[3] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[4] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[5] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[6] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[7] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[8] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[9] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[10] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[11] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[12] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[13] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[14] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[15] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[16] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[17] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[18] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[19] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[20] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[21] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[22] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q4[23] <= q4.DB_MAX_OUTPUT_PORT_TYPE
q5[0] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[1] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[2] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[3] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[4] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[5] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[6] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[7] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[8] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[9] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[10] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[11] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[12] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[13] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[14] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[15] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[16] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[17] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[18] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[19] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[20] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[21] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[22] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q5[23] <= q5.DB_MAX_OUTPUT_PORT_TYPE
q6[0] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[1] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[2] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[3] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[4] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[5] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[6] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[7] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[8] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[9] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[10] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[11] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[12] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[13] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[14] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[15] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[16] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[17] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[18] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[19] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[20] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[21] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[22] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q6[23] <= q6.DB_MAX_OUTPUT_PORT_TYPE
q7[0] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[1] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[2] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[3] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[4] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[5] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[6] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[7] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[8] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[9] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[10] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[11] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[12] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[13] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[14] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[15] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[16] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[17] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[18] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[19] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[20] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[21] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[22] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q7[23] <= q7.DB_MAX_OUTPUT_PORT_TYPE
q8[0] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[1] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[2] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[3] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[4] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[5] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[6] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[7] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[8] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[9] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[10] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[11] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[12] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[13] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[14] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[15] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[16] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[17] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[18] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[19] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[20] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[21] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[22] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q8[23] <= q8.DB_MAX_OUTPUT_PORT_TYPE
q9[0] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[1] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[2] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[3] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[4] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[5] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[6] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[7] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[8] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[9] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[10] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[11] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[12] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[13] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[14] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[15] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[16] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[17] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[18] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[19] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[20] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[21] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[22] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q9[23] <= q9.DB_MAX_OUTPUT_PORT_TYPE
q10[0] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[1] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[2] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[3] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[4] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[5] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[6] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[7] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[8] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[9] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[10] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[11] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[12] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[13] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[14] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[15] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[16] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[17] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[18] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[19] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[20] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[21] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[22] <= q10.DB_MAX_OUTPUT_PORT_TYPE
q10[23] <= q10.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1
address1[0] => address1[0].IN1
address1[1] => address1[1].IN1
address1[2] => address1[2].IN1
address1[3] => address1[3].IN1
address1[4] => address1[4].IN1
address1[5] => address1[5].IN1
address1[6] => address1[6].IN1
address1[7] => address1[7].IN1
address1[8] => address1[8].IN1
address1[9] => address1[9].IN1
address1[10] => address1[10].IN1
address1[11] => address1[11].IN1
address2[0] => address2[0].IN1
address2[1] => address2[1].IN1
address2[2] => address2[2].IN1
address2[3] => address2[3].IN1
address2[4] => address2[4].IN1
address2[5] => address2[5].IN1
address2[6] => address2[6].IN1
address2[7] => address2[7].IN1
address2[8] => address2[8].IN1
address2[9] => address2[9].IN1
address2[10] => address2[10].IN1
address2[11] => address2[11].IN1
clock => clock.IN1
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
wren => wren.IN2
q1[0] <= altsyncram:altsyncram_component.q_a
q1[1] <= altsyncram:altsyncram_component.q_a
q1[2] <= altsyncram:altsyncram_component.q_a
q1[3] <= altsyncram:altsyncram_component.q_a
q1[4] <= altsyncram:altsyncram_component.q_a
q1[5] <= altsyncram:altsyncram_component.q_a
q1[6] <= altsyncram:altsyncram_component.q_a
q1[7] <= altsyncram:altsyncram_component.q_a
q1[8] <= altsyncram:altsyncram_component.q_a
q1[9] <= altsyncram:altsyncram_component.q_a
q1[10] <= altsyncram:altsyncram_component.q_a
q1[11] <= altsyncram:altsyncram_component.q_a
q1[12] <= altsyncram:altsyncram_component.q_a
q1[13] <= altsyncram:altsyncram_component.q_a
q1[14] <= altsyncram:altsyncram_component.q_a
q1[15] <= altsyncram:altsyncram_component.q_a
q1[16] <= altsyncram:altsyncram_component.q_a
q1[17] <= altsyncram:altsyncram_component.q_a
q1[18] <= altsyncram:altsyncram_component.q_a
q1[19] <= altsyncram:altsyncram_component.q_a
q1[20] <= altsyncram:altsyncram_component.q_a
q1[21] <= altsyncram:altsyncram_component.q_a
q1[22] <= altsyncram:altsyncram_component.q_a
q1[23] <= altsyncram:altsyncram_component.q_a
q2[0] <= altsyncram:altsyncram_component.q_b
q2[1] <= altsyncram:altsyncram_component.q_b
q2[2] <= altsyncram:altsyncram_component.q_b
q2[3] <= altsyncram:altsyncram_component.q_b
q2[4] <= altsyncram:altsyncram_component.q_b
q2[5] <= altsyncram:altsyncram_component.q_b
q2[6] <= altsyncram:altsyncram_component.q_b
q2[7] <= altsyncram:altsyncram_component.q_b
q2[8] <= altsyncram:altsyncram_component.q_b
q2[9] <= altsyncram:altsyncram_component.q_b
q2[10] <= altsyncram:altsyncram_component.q_b
q2[11] <= altsyncram:altsyncram_component.q_b
q2[12] <= altsyncram:altsyncram_component.q_b
q2[13] <= altsyncram:altsyncram_component.q_b
q2[14] <= altsyncram:altsyncram_component.q_b
q2[15] <= altsyncram:altsyncram_component.q_b
q2[16] <= altsyncram:altsyncram_component.q_b
q2[17] <= altsyncram:altsyncram_component.q_b
q2[18] <= altsyncram:altsyncram_component.q_b
q2[19] <= altsyncram:altsyncram_component.q_b
q2[20] <= altsyncram:altsyncram_component.q_b
q2[21] <= altsyncram:altsyncram_component.q_b
q2[22] <= altsyncram:altsyncram_component.q_b
q2[23] <= altsyncram:altsyncram_component.q_b


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component
wren_a => altsyncram_qnp2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_qnp2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qnp2:auto_generated.data_a[0]
data_a[1] => altsyncram_qnp2:auto_generated.data_a[1]
data_a[2] => altsyncram_qnp2:auto_generated.data_a[2]
data_a[3] => altsyncram_qnp2:auto_generated.data_a[3]
data_a[4] => altsyncram_qnp2:auto_generated.data_a[4]
data_a[5] => altsyncram_qnp2:auto_generated.data_a[5]
data_a[6] => altsyncram_qnp2:auto_generated.data_a[6]
data_a[7] => altsyncram_qnp2:auto_generated.data_a[7]
data_a[8] => altsyncram_qnp2:auto_generated.data_a[8]
data_a[9] => altsyncram_qnp2:auto_generated.data_a[9]
data_a[10] => altsyncram_qnp2:auto_generated.data_a[10]
data_a[11] => altsyncram_qnp2:auto_generated.data_a[11]
data_a[12] => altsyncram_qnp2:auto_generated.data_a[12]
data_a[13] => altsyncram_qnp2:auto_generated.data_a[13]
data_a[14] => altsyncram_qnp2:auto_generated.data_a[14]
data_a[15] => altsyncram_qnp2:auto_generated.data_a[15]
data_a[16] => altsyncram_qnp2:auto_generated.data_a[16]
data_a[17] => altsyncram_qnp2:auto_generated.data_a[17]
data_a[18] => altsyncram_qnp2:auto_generated.data_a[18]
data_a[19] => altsyncram_qnp2:auto_generated.data_a[19]
data_a[20] => altsyncram_qnp2:auto_generated.data_a[20]
data_a[21] => altsyncram_qnp2:auto_generated.data_a[21]
data_a[22] => altsyncram_qnp2:auto_generated.data_a[22]
data_a[23] => altsyncram_qnp2:auto_generated.data_a[23]
data_b[0] => altsyncram_qnp2:auto_generated.data_b[0]
data_b[1] => altsyncram_qnp2:auto_generated.data_b[1]
data_b[2] => altsyncram_qnp2:auto_generated.data_b[2]
data_b[3] => altsyncram_qnp2:auto_generated.data_b[3]
data_b[4] => altsyncram_qnp2:auto_generated.data_b[4]
data_b[5] => altsyncram_qnp2:auto_generated.data_b[5]
data_b[6] => altsyncram_qnp2:auto_generated.data_b[6]
data_b[7] => altsyncram_qnp2:auto_generated.data_b[7]
data_b[8] => altsyncram_qnp2:auto_generated.data_b[8]
data_b[9] => altsyncram_qnp2:auto_generated.data_b[9]
data_b[10] => altsyncram_qnp2:auto_generated.data_b[10]
data_b[11] => altsyncram_qnp2:auto_generated.data_b[11]
data_b[12] => altsyncram_qnp2:auto_generated.data_b[12]
data_b[13] => altsyncram_qnp2:auto_generated.data_b[13]
data_b[14] => altsyncram_qnp2:auto_generated.data_b[14]
data_b[15] => altsyncram_qnp2:auto_generated.data_b[15]
data_b[16] => altsyncram_qnp2:auto_generated.data_b[16]
data_b[17] => altsyncram_qnp2:auto_generated.data_b[17]
data_b[18] => altsyncram_qnp2:auto_generated.data_b[18]
data_b[19] => altsyncram_qnp2:auto_generated.data_b[19]
data_b[20] => altsyncram_qnp2:auto_generated.data_b[20]
data_b[21] => altsyncram_qnp2:auto_generated.data_b[21]
data_b[22] => altsyncram_qnp2:auto_generated.data_b[22]
data_b[23] => altsyncram_qnp2:auto_generated.data_b[23]
address_a[0] => altsyncram_qnp2:auto_generated.address_a[0]
address_a[1] => altsyncram_qnp2:auto_generated.address_a[1]
address_a[2] => altsyncram_qnp2:auto_generated.address_a[2]
address_a[3] => altsyncram_qnp2:auto_generated.address_a[3]
address_a[4] => altsyncram_qnp2:auto_generated.address_a[4]
address_a[5] => altsyncram_qnp2:auto_generated.address_a[5]
address_a[6] => altsyncram_qnp2:auto_generated.address_a[6]
address_a[7] => altsyncram_qnp2:auto_generated.address_a[7]
address_a[8] => altsyncram_qnp2:auto_generated.address_a[8]
address_a[9] => altsyncram_qnp2:auto_generated.address_a[9]
address_a[10] => altsyncram_qnp2:auto_generated.address_a[10]
address_a[11] => altsyncram_qnp2:auto_generated.address_a[11]
address_a[12] => altsyncram_qnp2:auto_generated.address_a[12]
address_a[13] => altsyncram_qnp2:auto_generated.address_a[13]
address_a[14] => altsyncram_qnp2:auto_generated.address_a[14]
address_a[15] => altsyncram_qnp2:auto_generated.address_a[15]
address_a[16] => altsyncram_qnp2:auto_generated.address_a[16]
address_a[17] => altsyncram_qnp2:auto_generated.address_a[17]
address_a[18] => altsyncram_qnp2:auto_generated.address_a[18]
address_a[19] => altsyncram_qnp2:auto_generated.address_a[19]
address_a[20] => altsyncram_qnp2:auto_generated.address_a[20]
address_a[21] => altsyncram_qnp2:auto_generated.address_a[21]
address_a[22] => altsyncram_qnp2:auto_generated.address_a[22]
address_a[23] => altsyncram_qnp2:auto_generated.address_a[23]
address_b[0] => altsyncram_qnp2:auto_generated.address_b[0]
address_b[1] => altsyncram_qnp2:auto_generated.address_b[1]
address_b[2] => altsyncram_qnp2:auto_generated.address_b[2]
address_b[3] => altsyncram_qnp2:auto_generated.address_b[3]
address_b[4] => altsyncram_qnp2:auto_generated.address_b[4]
address_b[5] => altsyncram_qnp2:auto_generated.address_b[5]
address_b[6] => altsyncram_qnp2:auto_generated.address_b[6]
address_b[7] => altsyncram_qnp2:auto_generated.address_b[7]
address_b[8] => altsyncram_qnp2:auto_generated.address_b[8]
address_b[9] => altsyncram_qnp2:auto_generated.address_b[9]
address_b[10] => altsyncram_qnp2:auto_generated.address_b[10]
address_b[11] => altsyncram_qnp2:auto_generated.address_b[11]
address_b[12] => altsyncram_qnp2:auto_generated.address_b[12]
address_b[13] => altsyncram_qnp2:auto_generated.address_b[13]
address_b[14] => altsyncram_qnp2:auto_generated.address_b[14]
address_b[15] => altsyncram_qnp2:auto_generated.address_b[15]
address_b[16] => altsyncram_qnp2:auto_generated.address_b[16]
address_b[17] => altsyncram_qnp2:auto_generated.address_b[17]
address_b[18] => altsyncram_qnp2:auto_generated.address_b[18]
address_b[19] => altsyncram_qnp2:auto_generated.address_b[19]
address_b[20] => altsyncram_qnp2:auto_generated.address_b[20]
address_b[21] => altsyncram_qnp2:auto_generated.address_b[21]
address_b[22] => altsyncram_qnp2:auto_generated.address_b[22]
address_b[23] => altsyncram_qnp2:auto_generated.address_b[23]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qnp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qnp2:auto_generated.q_a[0]
q_a[1] <= altsyncram_qnp2:auto_generated.q_a[1]
q_a[2] <= altsyncram_qnp2:auto_generated.q_a[2]
q_a[3] <= altsyncram_qnp2:auto_generated.q_a[3]
q_a[4] <= altsyncram_qnp2:auto_generated.q_a[4]
q_a[5] <= altsyncram_qnp2:auto_generated.q_a[5]
q_a[6] <= altsyncram_qnp2:auto_generated.q_a[6]
q_a[7] <= altsyncram_qnp2:auto_generated.q_a[7]
q_a[8] <= altsyncram_qnp2:auto_generated.q_a[8]
q_a[9] <= altsyncram_qnp2:auto_generated.q_a[9]
q_a[10] <= altsyncram_qnp2:auto_generated.q_a[10]
q_a[11] <= altsyncram_qnp2:auto_generated.q_a[11]
q_a[12] <= altsyncram_qnp2:auto_generated.q_a[12]
q_a[13] <= altsyncram_qnp2:auto_generated.q_a[13]
q_a[14] <= altsyncram_qnp2:auto_generated.q_a[14]
q_a[15] <= altsyncram_qnp2:auto_generated.q_a[15]
q_a[16] <= altsyncram_qnp2:auto_generated.q_a[16]
q_a[17] <= altsyncram_qnp2:auto_generated.q_a[17]
q_a[18] <= altsyncram_qnp2:auto_generated.q_a[18]
q_a[19] <= altsyncram_qnp2:auto_generated.q_a[19]
q_a[20] <= altsyncram_qnp2:auto_generated.q_a[20]
q_a[21] <= altsyncram_qnp2:auto_generated.q_a[21]
q_a[22] <= altsyncram_qnp2:auto_generated.q_a[22]
q_a[23] <= altsyncram_qnp2:auto_generated.q_a[23]
q_b[0] <= altsyncram_qnp2:auto_generated.q_b[0]
q_b[1] <= altsyncram_qnp2:auto_generated.q_b[1]
q_b[2] <= altsyncram_qnp2:auto_generated.q_b[2]
q_b[3] <= altsyncram_qnp2:auto_generated.q_b[3]
q_b[4] <= altsyncram_qnp2:auto_generated.q_b[4]
q_b[5] <= altsyncram_qnp2:auto_generated.q_b[5]
q_b[6] <= altsyncram_qnp2:auto_generated.q_b[6]
q_b[7] <= altsyncram_qnp2:auto_generated.q_b[7]
q_b[8] <= altsyncram_qnp2:auto_generated.q_b[8]
q_b[9] <= altsyncram_qnp2:auto_generated.q_b[9]
q_b[10] <= altsyncram_qnp2:auto_generated.q_b[10]
q_b[11] <= altsyncram_qnp2:auto_generated.q_b[11]
q_b[12] <= altsyncram_qnp2:auto_generated.q_b[12]
q_b[13] <= altsyncram_qnp2:auto_generated.q_b[13]
q_b[14] <= altsyncram_qnp2:auto_generated.q_b[14]
q_b[15] <= altsyncram_qnp2:auto_generated.q_b[15]
q_b[16] <= altsyncram_qnp2:auto_generated.q_b[16]
q_b[17] <= altsyncram_qnp2:auto_generated.q_b[17]
q_b[18] <= altsyncram_qnp2:auto_generated.q_b[18]
q_b[19] <= altsyncram_qnp2:auto_generated.q_b[19]
q_b[20] <= altsyncram_qnp2:auto_generated.q_b[20]
q_b[21] <= altsyncram_qnp2:auto_generated.q_b[21]
q_b[22] <= altsyncram_qnp2:auto_generated.q_b[22]
q_b[23] <= altsyncram_qnp2:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ~NO_FANOUT~
address_a[13] => ~NO_FANOUT~
address_a[14] => ~NO_FANOUT~
address_a[15] => ~NO_FANOUT~
address_a[16] => ~NO_FANOUT~
address_a[17] => ~NO_FANOUT~
address_a[18] => ~NO_FANOUT~
address_a[19] => ~NO_FANOUT~
address_a[20] => ~NO_FANOUT~
address_a[21] => ~NO_FANOUT~
address_a[22] => ~NO_FANOUT~
address_a[23] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[12] => ~NO_FANOUT~
address_b[13] => ~NO_FANOUT~
address_b[14] => ~NO_FANOUT~
address_b[15] => ~NO_FANOUT~
address_b[16] => ~NO_FANOUT~
address_b[17] => ~NO_FANOUT~
address_b[18] => ~NO_FANOUT~
address_b[19] => ~NO_FANOUT~
address_b[20] => ~NO_FANOUT~
address_b[21] => ~NO_FANOUT~
address_b[22] => ~NO_FANOUT~
address_b[23] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2
address1[0] => address1[0].IN1
address1[1] => address1[1].IN1
address1[2] => address1[2].IN1
address1[3] => address1[3].IN1
address1[4] => address1[4].IN1
address1[5] => address1[5].IN1
address1[6] => address1[6].IN1
address1[7] => address1[7].IN1
address1[8] => address1[8].IN1
address1[9] => address1[9].IN1
address1[10] => address1[10].IN1
address1[11] => address1[11].IN1
address2[0] => address2[0].IN1
address2[1] => address2[1].IN1
address2[2] => address2[2].IN1
address2[3] => address2[3].IN1
address2[4] => address2[4].IN1
address2[5] => address2[5].IN1
address2[6] => address2[6].IN1
address2[7] => address2[7].IN1
address2[8] => address2[8].IN1
address2[9] => address2[9].IN1
address2[10] => address2[10].IN1
address2[11] => address2[11].IN1
clock => clock.IN1
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
wren => wren.IN2
q1[0] <= altsyncram:altsyncram_component.q_a
q1[1] <= altsyncram:altsyncram_component.q_a
q1[2] <= altsyncram:altsyncram_component.q_a
q1[3] <= altsyncram:altsyncram_component.q_a
q1[4] <= altsyncram:altsyncram_component.q_a
q1[5] <= altsyncram:altsyncram_component.q_a
q1[6] <= altsyncram:altsyncram_component.q_a
q1[7] <= altsyncram:altsyncram_component.q_a
q1[8] <= altsyncram:altsyncram_component.q_a
q1[9] <= altsyncram:altsyncram_component.q_a
q1[10] <= altsyncram:altsyncram_component.q_a
q1[11] <= altsyncram:altsyncram_component.q_a
q1[12] <= altsyncram:altsyncram_component.q_a
q1[13] <= altsyncram:altsyncram_component.q_a
q1[14] <= altsyncram:altsyncram_component.q_a
q1[15] <= altsyncram:altsyncram_component.q_a
q1[16] <= altsyncram:altsyncram_component.q_a
q1[17] <= altsyncram:altsyncram_component.q_a
q1[18] <= altsyncram:altsyncram_component.q_a
q1[19] <= altsyncram:altsyncram_component.q_a
q1[20] <= altsyncram:altsyncram_component.q_a
q1[21] <= altsyncram:altsyncram_component.q_a
q1[22] <= altsyncram:altsyncram_component.q_a
q1[23] <= altsyncram:altsyncram_component.q_a
q2[0] <= altsyncram:altsyncram_component.q_b
q2[1] <= altsyncram:altsyncram_component.q_b
q2[2] <= altsyncram:altsyncram_component.q_b
q2[3] <= altsyncram:altsyncram_component.q_b
q2[4] <= altsyncram:altsyncram_component.q_b
q2[5] <= altsyncram:altsyncram_component.q_b
q2[6] <= altsyncram:altsyncram_component.q_b
q2[7] <= altsyncram:altsyncram_component.q_b
q2[8] <= altsyncram:altsyncram_component.q_b
q2[9] <= altsyncram:altsyncram_component.q_b
q2[10] <= altsyncram:altsyncram_component.q_b
q2[11] <= altsyncram:altsyncram_component.q_b
q2[12] <= altsyncram:altsyncram_component.q_b
q2[13] <= altsyncram:altsyncram_component.q_b
q2[14] <= altsyncram:altsyncram_component.q_b
q2[15] <= altsyncram:altsyncram_component.q_b
q2[16] <= altsyncram:altsyncram_component.q_b
q2[17] <= altsyncram:altsyncram_component.q_b
q2[18] <= altsyncram:altsyncram_component.q_b
q2[19] <= altsyncram:altsyncram_component.q_b
q2[20] <= altsyncram:altsyncram_component.q_b
q2[21] <= altsyncram:altsyncram_component.q_b
q2[22] <= altsyncram:altsyncram_component.q_b
q2[23] <= altsyncram:altsyncram_component.q_b


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component
wren_a => altsyncram_qnp2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_qnp2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qnp2:auto_generated.data_a[0]
data_a[1] => altsyncram_qnp2:auto_generated.data_a[1]
data_a[2] => altsyncram_qnp2:auto_generated.data_a[2]
data_a[3] => altsyncram_qnp2:auto_generated.data_a[3]
data_a[4] => altsyncram_qnp2:auto_generated.data_a[4]
data_a[5] => altsyncram_qnp2:auto_generated.data_a[5]
data_a[6] => altsyncram_qnp2:auto_generated.data_a[6]
data_a[7] => altsyncram_qnp2:auto_generated.data_a[7]
data_a[8] => altsyncram_qnp2:auto_generated.data_a[8]
data_a[9] => altsyncram_qnp2:auto_generated.data_a[9]
data_a[10] => altsyncram_qnp2:auto_generated.data_a[10]
data_a[11] => altsyncram_qnp2:auto_generated.data_a[11]
data_a[12] => altsyncram_qnp2:auto_generated.data_a[12]
data_a[13] => altsyncram_qnp2:auto_generated.data_a[13]
data_a[14] => altsyncram_qnp2:auto_generated.data_a[14]
data_a[15] => altsyncram_qnp2:auto_generated.data_a[15]
data_a[16] => altsyncram_qnp2:auto_generated.data_a[16]
data_a[17] => altsyncram_qnp2:auto_generated.data_a[17]
data_a[18] => altsyncram_qnp2:auto_generated.data_a[18]
data_a[19] => altsyncram_qnp2:auto_generated.data_a[19]
data_a[20] => altsyncram_qnp2:auto_generated.data_a[20]
data_a[21] => altsyncram_qnp2:auto_generated.data_a[21]
data_a[22] => altsyncram_qnp2:auto_generated.data_a[22]
data_a[23] => altsyncram_qnp2:auto_generated.data_a[23]
data_b[0] => altsyncram_qnp2:auto_generated.data_b[0]
data_b[1] => altsyncram_qnp2:auto_generated.data_b[1]
data_b[2] => altsyncram_qnp2:auto_generated.data_b[2]
data_b[3] => altsyncram_qnp2:auto_generated.data_b[3]
data_b[4] => altsyncram_qnp2:auto_generated.data_b[4]
data_b[5] => altsyncram_qnp2:auto_generated.data_b[5]
data_b[6] => altsyncram_qnp2:auto_generated.data_b[6]
data_b[7] => altsyncram_qnp2:auto_generated.data_b[7]
data_b[8] => altsyncram_qnp2:auto_generated.data_b[8]
data_b[9] => altsyncram_qnp2:auto_generated.data_b[9]
data_b[10] => altsyncram_qnp2:auto_generated.data_b[10]
data_b[11] => altsyncram_qnp2:auto_generated.data_b[11]
data_b[12] => altsyncram_qnp2:auto_generated.data_b[12]
data_b[13] => altsyncram_qnp2:auto_generated.data_b[13]
data_b[14] => altsyncram_qnp2:auto_generated.data_b[14]
data_b[15] => altsyncram_qnp2:auto_generated.data_b[15]
data_b[16] => altsyncram_qnp2:auto_generated.data_b[16]
data_b[17] => altsyncram_qnp2:auto_generated.data_b[17]
data_b[18] => altsyncram_qnp2:auto_generated.data_b[18]
data_b[19] => altsyncram_qnp2:auto_generated.data_b[19]
data_b[20] => altsyncram_qnp2:auto_generated.data_b[20]
data_b[21] => altsyncram_qnp2:auto_generated.data_b[21]
data_b[22] => altsyncram_qnp2:auto_generated.data_b[22]
data_b[23] => altsyncram_qnp2:auto_generated.data_b[23]
address_a[0] => altsyncram_qnp2:auto_generated.address_a[0]
address_a[1] => altsyncram_qnp2:auto_generated.address_a[1]
address_a[2] => altsyncram_qnp2:auto_generated.address_a[2]
address_a[3] => altsyncram_qnp2:auto_generated.address_a[3]
address_a[4] => altsyncram_qnp2:auto_generated.address_a[4]
address_a[5] => altsyncram_qnp2:auto_generated.address_a[5]
address_a[6] => altsyncram_qnp2:auto_generated.address_a[6]
address_a[7] => altsyncram_qnp2:auto_generated.address_a[7]
address_a[8] => altsyncram_qnp2:auto_generated.address_a[8]
address_a[9] => altsyncram_qnp2:auto_generated.address_a[9]
address_a[10] => altsyncram_qnp2:auto_generated.address_a[10]
address_a[11] => altsyncram_qnp2:auto_generated.address_a[11]
address_a[12] => altsyncram_qnp2:auto_generated.address_a[12]
address_a[13] => altsyncram_qnp2:auto_generated.address_a[13]
address_a[14] => altsyncram_qnp2:auto_generated.address_a[14]
address_a[15] => altsyncram_qnp2:auto_generated.address_a[15]
address_a[16] => altsyncram_qnp2:auto_generated.address_a[16]
address_a[17] => altsyncram_qnp2:auto_generated.address_a[17]
address_a[18] => altsyncram_qnp2:auto_generated.address_a[18]
address_a[19] => altsyncram_qnp2:auto_generated.address_a[19]
address_a[20] => altsyncram_qnp2:auto_generated.address_a[20]
address_a[21] => altsyncram_qnp2:auto_generated.address_a[21]
address_a[22] => altsyncram_qnp2:auto_generated.address_a[22]
address_a[23] => altsyncram_qnp2:auto_generated.address_a[23]
address_b[0] => altsyncram_qnp2:auto_generated.address_b[0]
address_b[1] => altsyncram_qnp2:auto_generated.address_b[1]
address_b[2] => altsyncram_qnp2:auto_generated.address_b[2]
address_b[3] => altsyncram_qnp2:auto_generated.address_b[3]
address_b[4] => altsyncram_qnp2:auto_generated.address_b[4]
address_b[5] => altsyncram_qnp2:auto_generated.address_b[5]
address_b[6] => altsyncram_qnp2:auto_generated.address_b[6]
address_b[7] => altsyncram_qnp2:auto_generated.address_b[7]
address_b[8] => altsyncram_qnp2:auto_generated.address_b[8]
address_b[9] => altsyncram_qnp2:auto_generated.address_b[9]
address_b[10] => altsyncram_qnp2:auto_generated.address_b[10]
address_b[11] => altsyncram_qnp2:auto_generated.address_b[11]
address_b[12] => altsyncram_qnp2:auto_generated.address_b[12]
address_b[13] => altsyncram_qnp2:auto_generated.address_b[13]
address_b[14] => altsyncram_qnp2:auto_generated.address_b[14]
address_b[15] => altsyncram_qnp2:auto_generated.address_b[15]
address_b[16] => altsyncram_qnp2:auto_generated.address_b[16]
address_b[17] => altsyncram_qnp2:auto_generated.address_b[17]
address_b[18] => altsyncram_qnp2:auto_generated.address_b[18]
address_b[19] => altsyncram_qnp2:auto_generated.address_b[19]
address_b[20] => altsyncram_qnp2:auto_generated.address_b[20]
address_b[21] => altsyncram_qnp2:auto_generated.address_b[21]
address_b[22] => altsyncram_qnp2:auto_generated.address_b[22]
address_b[23] => altsyncram_qnp2:auto_generated.address_b[23]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qnp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qnp2:auto_generated.q_a[0]
q_a[1] <= altsyncram_qnp2:auto_generated.q_a[1]
q_a[2] <= altsyncram_qnp2:auto_generated.q_a[2]
q_a[3] <= altsyncram_qnp2:auto_generated.q_a[3]
q_a[4] <= altsyncram_qnp2:auto_generated.q_a[4]
q_a[5] <= altsyncram_qnp2:auto_generated.q_a[5]
q_a[6] <= altsyncram_qnp2:auto_generated.q_a[6]
q_a[7] <= altsyncram_qnp2:auto_generated.q_a[7]
q_a[8] <= altsyncram_qnp2:auto_generated.q_a[8]
q_a[9] <= altsyncram_qnp2:auto_generated.q_a[9]
q_a[10] <= altsyncram_qnp2:auto_generated.q_a[10]
q_a[11] <= altsyncram_qnp2:auto_generated.q_a[11]
q_a[12] <= altsyncram_qnp2:auto_generated.q_a[12]
q_a[13] <= altsyncram_qnp2:auto_generated.q_a[13]
q_a[14] <= altsyncram_qnp2:auto_generated.q_a[14]
q_a[15] <= altsyncram_qnp2:auto_generated.q_a[15]
q_a[16] <= altsyncram_qnp2:auto_generated.q_a[16]
q_a[17] <= altsyncram_qnp2:auto_generated.q_a[17]
q_a[18] <= altsyncram_qnp2:auto_generated.q_a[18]
q_a[19] <= altsyncram_qnp2:auto_generated.q_a[19]
q_a[20] <= altsyncram_qnp2:auto_generated.q_a[20]
q_a[21] <= altsyncram_qnp2:auto_generated.q_a[21]
q_a[22] <= altsyncram_qnp2:auto_generated.q_a[22]
q_a[23] <= altsyncram_qnp2:auto_generated.q_a[23]
q_b[0] <= altsyncram_qnp2:auto_generated.q_b[0]
q_b[1] <= altsyncram_qnp2:auto_generated.q_b[1]
q_b[2] <= altsyncram_qnp2:auto_generated.q_b[2]
q_b[3] <= altsyncram_qnp2:auto_generated.q_b[3]
q_b[4] <= altsyncram_qnp2:auto_generated.q_b[4]
q_b[5] <= altsyncram_qnp2:auto_generated.q_b[5]
q_b[6] <= altsyncram_qnp2:auto_generated.q_b[6]
q_b[7] <= altsyncram_qnp2:auto_generated.q_b[7]
q_b[8] <= altsyncram_qnp2:auto_generated.q_b[8]
q_b[9] <= altsyncram_qnp2:auto_generated.q_b[9]
q_b[10] <= altsyncram_qnp2:auto_generated.q_b[10]
q_b[11] <= altsyncram_qnp2:auto_generated.q_b[11]
q_b[12] <= altsyncram_qnp2:auto_generated.q_b[12]
q_b[13] <= altsyncram_qnp2:auto_generated.q_b[13]
q_b[14] <= altsyncram_qnp2:auto_generated.q_b[14]
q_b[15] <= altsyncram_qnp2:auto_generated.q_b[15]
q_b[16] <= altsyncram_qnp2:auto_generated.q_b[16]
q_b[17] <= altsyncram_qnp2:auto_generated.q_b[17]
q_b[18] <= altsyncram_qnp2:auto_generated.q_b[18]
q_b[19] <= altsyncram_qnp2:auto_generated.q_b[19]
q_b[20] <= altsyncram_qnp2:auto_generated.q_b[20]
q_b[21] <= altsyncram_qnp2:auto_generated.q_b[21]
q_b[22] <= altsyncram_qnp2:auto_generated.q_b[22]
q_b[23] <= altsyncram_qnp2:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ~NO_FANOUT~
address_a[13] => ~NO_FANOUT~
address_a[14] => ~NO_FANOUT~
address_a[15] => ~NO_FANOUT~
address_a[16] => ~NO_FANOUT~
address_a[17] => ~NO_FANOUT~
address_a[18] => ~NO_FANOUT~
address_a[19] => ~NO_FANOUT~
address_a[20] => ~NO_FANOUT~
address_a[21] => ~NO_FANOUT~
address_a[22] => ~NO_FANOUT~
address_a[23] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[12] => ~NO_FANOUT~
address_b[13] => ~NO_FANOUT~
address_b[14] => ~NO_FANOUT~
address_b[15] => ~NO_FANOUT~
address_b[16] => ~NO_FANOUT~
address_b[17] => ~NO_FANOUT~
address_b[18] => ~NO_FANOUT~
address_b[19] => ~NO_FANOUT~
address_b[20] => ~NO_FANOUT~
address_b[21] => ~NO_FANOUT~
address_b[22] => ~NO_FANOUT~
address_b[23] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3
address1[0] => address1[0].IN1
address1[1] => address1[1].IN1
address1[2] => address1[2].IN1
address1[3] => address1[3].IN1
address1[4] => address1[4].IN1
address1[5] => address1[5].IN1
address1[6] => address1[6].IN1
address1[7] => address1[7].IN1
address1[8] => address1[8].IN1
address1[9] => address1[9].IN1
address1[10] => address1[10].IN1
address1[11] => address1[11].IN1
address2[0] => address2[0].IN1
address2[1] => address2[1].IN1
address2[2] => address2[2].IN1
address2[3] => address2[3].IN1
address2[4] => address2[4].IN1
address2[5] => address2[5].IN1
address2[6] => address2[6].IN1
address2[7] => address2[7].IN1
address2[8] => address2[8].IN1
address2[9] => address2[9].IN1
address2[10] => address2[10].IN1
address2[11] => address2[11].IN1
clock => clock.IN1
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
wren => wren.IN2
q1[0] <= altsyncram:altsyncram_component.q_a
q1[1] <= altsyncram:altsyncram_component.q_a
q1[2] <= altsyncram:altsyncram_component.q_a
q1[3] <= altsyncram:altsyncram_component.q_a
q1[4] <= altsyncram:altsyncram_component.q_a
q1[5] <= altsyncram:altsyncram_component.q_a
q1[6] <= altsyncram:altsyncram_component.q_a
q1[7] <= altsyncram:altsyncram_component.q_a
q1[8] <= altsyncram:altsyncram_component.q_a
q1[9] <= altsyncram:altsyncram_component.q_a
q1[10] <= altsyncram:altsyncram_component.q_a
q1[11] <= altsyncram:altsyncram_component.q_a
q1[12] <= altsyncram:altsyncram_component.q_a
q1[13] <= altsyncram:altsyncram_component.q_a
q1[14] <= altsyncram:altsyncram_component.q_a
q1[15] <= altsyncram:altsyncram_component.q_a
q1[16] <= altsyncram:altsyncram_component.q_a
q1[17] <= altsyncram:altsyncram_component.q_a
q1[18] <= altsyncram:altsyncram_component.q_a
q1[19] <= altsyncram:altsyncram_component.q_a
q1[20] <= altsyncram:altsyncram_component.q_a
q1[21] <= altsyncram:altsyncram_component.q_a
q1[22] <= altsyncram:altsyncram_component.q_a
q1[23] <= altsyncram:altsyncram_component.q_a
q2[0] <= altsyncram:altsyncram_component.q_b
q2[1] <= altsyncram:altsyncram_component.q_b
q2[2] <= altsyncram:altsyncram_component.q_b
q2[3] <= altsyncram:altsyncram_component.q_b
q2[4] <= altsyncram:altsyncram_component.q_b
q2[5] <= altsyncram:altsyncram_component.q_b
q2[6] <= altsyncram:altsyncram_component.q_b
q2[7] <= altsyncram:altsyncram_component.q_b
q2[8] <= altsyncram:altsyncram_component.q_b
q2[9] <= altsyncram:altsyncram_component.q_b
q2[10] <= altsyncram:altsyncram_component.q_b
q2[11] <= altsyncram:altsyncram_component.q_b
q2[12] <= altsyncram:altsyncram_component.q_b
q2[13] <= altsyncram:altsyncram_component.q_b
q2[14] <= altsyncram:altsyncram_component.q_b
q2[15] <= altsyncram:altsyncram_component.q_b
q2[16] <= altsyncram:altsyncram_component.q_b
q2[17] <= altsyncram:altsyncram_component.q_b
q2[18] <= altsyncram:altsyncram_component.q_b
q2[19] <= altsyncram:altsyncram_component.q_b
q2[20] <= altsyncram:altsyncram_component.q_b
q2[21] <= altsyncram:altsyncram_component.q_b
q2[22] <= altsyncram:altsyncram_component.q_b
q2[23] <= altsyncram:altsyncram_component.q_b


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component
wren_a => altsyncram_qnp2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_qnp2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qnp2:auto_generated.data_a[0]
data_a[1] => altsyncram_qnp2:auto_generated.data_a[1]
data_a[2] => altsyncram_qnp2:auto_generated.data_a[2]
data_a[3] => altsyncram_qnp2:auto_generated.data_a[3]
data_a[4] => altsyncram_qnp2:auto_generated.data_a[4]
data_a[5] => altsyncram_qnp2:auto_generated.data_a[5]
data_a[6] => altsyncram_qnp2:auto_generated.data_a[6]
data_a[7] => altsyncram_qnp2:auto_generated.data_a[7]
data_a[8] => altsyncram_qnp2:auto_generated.data_a[8]
data_a[9] => altsyncram_qnp2:auto_generated.data_a[9]
data_a[10] => altsyncram_qnp2:auto_generated.data_a[10]
data_a[11] => altsyncram_qnp2:auto_generated.data_a[11]
data_a[12] => altsyncram_qnp2:auto_generated.data_a[12]
data_a[13] => altsyncram_qnp2:auto_generated.data_a[13]
data_a[14] => altsyncram_qnp2:auto_generated.data_a[14]
data_a[15] => altsyncram_qnp2:auto_generated.data_a[15]
data_a[16] => altsyncram_qnp2:auto_generated.data_a[16]
data_a[17] => altsyncram_qnp2:auto_generated.data_a[17]
data_a[18] => altsyncram_qnp2:auto_generated.data_a[18]
data_a[19] => altsyncram_qnp2:auto_generated.data_a[19]
data_a[20] => altsyncram_qnp2:auto_generated.data_a[20]
data_a[21] => altsyncram_qnp2:auto_generated.data_a[21]
data_a[22] => altsyncram_qnp2:auto_generated.data_a[22]
data_a[23] => altsyncram_qnp2:auto_generated.data_a[23]
data_b[0] => altsyncram_qnp2:auto_generated.data_b[0]
data_b[1] => altsyncram_qnp2:auto_generated.data_b[1]
data_b[2] => altsyncram_qnp2:auto_generated.data_b[2]
data_b[3] => altsyncram_qnp2:auto_generated.data_b[3]
data_b[4] => altsyncram_qnp2:auto_generated.data_b[4]
data_b[5] => altsyncram_qnp2:auto_generated.data_b[5]
data_b[6] => altsyncram_qnp2:auto_generated.data_b[6]
data_b[7] => altsyncram_qnp2:auto_generated.data_b[7]
data_b[8] => altsyncram_qnp2:auto_generated.data_b[8]
data_b[9] => altsyncram_qnp2:auto_generated.data_b[9]
data_b[10] => altsyncram_qnp2:auto_generated.data_b[10]
data_b[11] => altsyncram_qnp2:auto_generated.data_b[11]
data_b[12] => altsyncram_qnp2:auto_generated.data_b[12]
data_b[13] => altsyncram_qnp2:auto_generated.data_b[13]
data_b[14] => altsyncram_qnp2:auto_generated.data_b[14]
data_b[15] => altsyncram_qnp2:auto_generated.data_b[15]
data_b[16] => altsyncram_qnp2:auto_generated.data_b[16]
data_b[17] => altsyncram_qnp2:auto_generated.data_b[17]
data_b[18] => altsyncram_qnp2:auto_generated.data_b[18]
data_b[19] => altsyncram_qnp2:auto_generated.data_b[19]
data_b[20] => altsyncram_qnp2:auto_generated.data_b[20]
data_b[21] => altsyncram_qnp2:auto_generated.data_b[21]
data_b[22] => altsyncram_qnp2:auto_generated.data_b[22]
data_b[23] => altsyncram_qnp2:auto_generated.data_b[23]
address_a[0] => altsyncram_qnp2:auto_generated.address_a[0]
address_a[1] => altsyncram_qnp2:auto_generated.address_a[1]
address_a[2] => altsyncram_qnp2:auto_generated.address_a[2]
address_a[3] => altsyncram_qnp2:auto_generated.address_a[3]
address_a[4] => altsyncram_qnp2:auto_generated.address_a[4]
address_a[5] => altsyncram_qnp2:auto_generated.address_a[5]
address_a[6] => altsyncram_qnp2:auto_generated.address_a[6]
address_a[7] => altsyncram_qnp2:auto_generated.address_a[7]
address_a[8] => altsyncram_qnp2:auto_generated.address_a[8]
address_a[9] => altsyncram_qnp2:auto_generated.address_a[9]
address_a[10] => altsyncram_qnp2:auto_generated.address_a[10]
address_a[11] => altsyncram_qnp2:auto_generated.address_a[11]
address_a[12] => altsyncram_qnp2:auto_generated.address_a[12]
address_a[13] => altsyncram_qnp2:auto_generated.address_a[13]
address_a[14] => altsyncram_qnp2:auto_generated.address_a[14]
address_a[15] => altsyncram_qnp2:auto_generated.address_a[15]
address_a[16] => altsyncram_qnp2:auto_generated.address_a[16]
address_a[17] => altsyncram_qnp2:auto_generated.address_a[17]
address_a[18] => altsyncram_qnp2:auto_generated.address_a[18]
address_a[19] => altsyncram_qnp2:auto_generated.address_a[19]
address_a[20] => altsyncram_qnp2:auto_generated.address_a[20]
address_a[21] => altsyncram_qnp2:auto_generated.address_a[21]
address_a[22] => altsyncram_qnp2:auto_generated.address_a[22]
address_a[23] => altsyncram_qnp2:auto_generated.address_a[23]
address_b[0] => altsyncram_qnp2:auto_generated.address_b[0]
address_b[1] => altsyncram_qnp2:auto_generated.address_b[1]
address_b[2] => altsyncram_qnp2:auto_generated.address_b[2]
address_b[3] => altsyncram_qnp2:auto_generated.address_b[3]
address_b[4] => altsyncram_qnp2:auto_generated.address_b[4]
address_b[5] => altsyncram_qnp2:auto_generated.address_b[5]
address_b[6] => altsyncram_qnp2:auto_generated.address_b[6]
address_b[7] => altsyncram_qnp2:auto_generated.address_b[7]
address_b[8] => altsyncram_qnp2:auto_generated.address_b[8]
address_b[9] => altsyncram_qnp2:auto_generated.address_b[9]
address_b[10] => altsyncram_qnp2:auto_generated.address_b[10]
address_b[11] => altsyncram_qnp2:auto_generated.address_b[11]
address_b[12] => altsyncram_qnp2:auto_generated.address_b[12]
address_b[13] => altsyncram_qnp2:auto_generated.address_b[13]
address_b[14] => altsyncram_qnp2:auto_generated.address_b[14]
address_b[15] => altsyncram_qnp2:auto_generated.address_b[15]
address_b[16] => altsyncram_qnp2:auto_generated.address_b[16]
address_b[17] => altsyncram_qnp2:auto_generated.address_b[17]
address_b[18] => altsyncram_qnp2:auto_generated.address_b[18]
address_b[19] => altsyncram_qnp2:auto_generated.address_b[19]
address_b[20] => altsyncram_qnp2:auto_generated.address_b[20]
address_b[21] => altsyncram_qnp2:auto_generated.address_b[21]
address_b[22] => altsyncram_qnp2:auto_generated.address_b[22]
address_b[23] => altsyncram_qnp2:auto_generated.address_b[23]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qnp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qnp2:auto_generated.q_a[0]
q_a[1] <= altsyncram_qnp2:auto_generated.q_a[1]
q_a[2] <= altsyncram_qnp2:auto_generated.q_a[2]
q_a[3] <= altsyncram_qnp2:auto_generated.q_a[3]
q_a[4] <= altsyncram_qnp2:auto_generated.q_a[4]
q_a[5] <= altsyncram_qnp2:auto_generated.q_a[5]
q_a[6] <= altsyncram_qnp2:auto_generated.q_a[6]
q_a[7] <= altsyncram_qnp2:auto_generated.q_a[7]
q_a[8] <= altsyncram_qnp2:auto_generated.q_a[8]
q_a[9] <= altsyncram_qnp2:auto_generated.q_a[9]
q_a[10] <= altsyncram_qnp2:auto_generated.q_a[10]
q_a[11] <= altsyncram_qnp2:auto_generated.q_a[11]
q_a[12] <= altsyncram_qnp2:auto_generated.q_a[12]
q_a[13] <= altsyncram_qnp2:auto_generated.q_a[13]
q_a[14] <= altsyncram_qnp2:auto_generated.q_a[14]
q_a[15] <= altsyncram_qnp2:auto_generated.q_a[15]
q_a[16] <= altsyncram_qnp2:auto_generated.q_a[16]
q_a[17] <= altsyncram_qnp2:auto_generated.q_a[17]
q_a[18] <= altsyncram_qnp2:auto_generated.q_a[18]
q_a[19] <= altsyncram_qnp2:auto_generated.q_a[19]
q_a[20] <= altsyncram_qnp2:auto_generated.q_a[20]
q_a[21] <= altsyncram_qnp2:auto_generated.q_a[21]
q_a[22] <= altsyncram_qnp2:auto_generated.q_a[22]
q_a[23] <= altsyncram_qnp2:auto_generated.q_a[23]
q_b[0] <= altsyncram_qnp2:auto_generated.q_b[0]
q_b[1] <= altsyncram_qnp2:auto_generated.q_b[1]
q_b[2] <= altsyncram_qnp2:auto_generated.q_b[2]
q_b[3] <= altsyncram_qnp2:auto_generated.q_b[3]
q_b[4] <= altsyncram_qnp2:auto_generated.q_b[4]
q_b[5] <= altsyncram_qnp2:auto_generated.q_b[5]
q_b[6] <= altsyncram_qnp2:auto_generated.q_b[6]
q_b[7] <= altsyncram_qnp2:auto_generated.q_b[7]
q_b[8] <= altsyncram_qnp2:auto_generated.q_b[8]
q_b[9] <= altsyncram_qnp2:auto_generated.q_b[9]
q_b[10] <= altsyncram_qnp2:auto_generated.q_b[10]
q_b[11] <= altsyncram_qnp2:auto_generated.q_b[11]
q_b[12] <= altsyncram_qnp2:auto_generated.q_b[12]
q_b[13] <= altsyncram_qnp2:auto_generated.q_b[13]
q_b[14] <= altsyncram_qnp2:auto_generated.q_b[14]
q_b[15] <= altsyncram_qnp2:auto_generated.q_b[15]
q_b[16] <= altsyncram_qnp2:auto_generated.q_b[16]
q_b[17] <= altsyncram_qnp2:auto_generated.q_b[17]
q_b[18] <= altsyncram_qnp2:auto_generated.q_b[18]
q_b[19] <= altsyncram_qnp2:auto_generated.q_b[19]
q_b[20] <= altsyncram_qnp2:auto_generated.q_b[20]
q_b[21] <= altsyncram_qnp2:auto_generated.q_b[21]
q_b[22] <= altsyncram_qnp2:auto_generated.q_b[22]
q_b[23] <= altsyncram_qnp2:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ~NO_FANOUT~
address_a[13] => ~NO_FANOUT~
address_a[14] => ~NO_FANOUT~
address_a[15] => ~NO_FANOUT~
address_a[16] => ~NO_FANOUT~
address_a[17] => ~NO_FANOUT~
address_a[18] => ~NO_FANOUT~
address_a[19] => ~NO_FANOUT~
address_a[20] => ~NO_FANOUT~
address_a[21] => ~NO_FANOUT~
address_a[22] => ~NO_FANOUT~
address_a[23] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[12] => ~NO_FANOUT~
address_b[13] => ~NO_FANOUT~
address_b[14] => ~NO_FANOUT~
address_b[15] => ~NO_FANOUT~
address_b[16] => ~NO_FANOUT~
address_b[17] => ~NO_FANOUT~
address_b[18] => ~NO_FANOUT~
address_b[19] => ~NO_FANOUT~
address_b[20] => ~NO_FANOUT~
address_b[21] => ~NO_FANOUT~
address_b[22] => ~NO_FANOUT~
address_b[23] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4
address1[0] => address1[0].IN1
address1[1] => address1[1].IN1
address1[2] => address1[2].IN1
address1[3] => address1[3].IN1
address1[4] => address1[4].IN1
address1[5] => address1[5].IN1
address1[6] => address1[6].IN1
address1[7] => address1[7].IN1
address1[8] => address1[8].IN1
address1[9] => address1[9].IN1
address1[10] => address1[10].IN1
address1[11] => address1[11].IN1
address2[0] => address2[0].IN1
address2[1] => address2[1].IN1
address2[2] => address2[2].IN1
address2[3] => address2[3].IN1
address2[4] => address2[4].IN1
address2[5] => address2[5].IN1
address2[6] => address2[6].IN1
address2[7] => address2[7].IN1
address2[8] => address2[8].IN1
address2[9] => address2[9].IN1
address2[10] => address2[10].IN1
address2[11] => address2[11].IN1
clock => clock.IN1
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
wren => wren.IN2
q1[0] <= altsyncram:altsyncram_component.q_a
q1[1] <= altsyncram:altsyncram_component.q_a
q1[2] <= altsyncram:altsyncram_component.q_a
q1[3] <= altsyncram:altsyncram_component.q_a
q1[4] <= altsyncram:altsyncram_component.q_a
q1[5] <= altsyncram:altsyncram_component.q_a
q1[6] <= altsyncram:altsyncram_component.q_a
q1[7] <= altsyncram:altsyncram_component.q_a
q1[8] <= altsyncram:altsyncram_component.q_a
q1[9] <= altsyncram:altsyncram_component.q_a
q1[10] <= altsyncram:altsyncram_component.q_a
q1[11] <= altsyncram:altsyncram_component.q_a
q1[12] <= altsyncram:altsyncram_component.q_a
q1[13] <= altsyncram:altsyncram_component.q_a
q1[14] <= altsyncram:altsyncram_component.q_a
q1[15] <= altsyncram:altsyncram_component.q_a
q1[16] <= altsyncram:altsyncram_component.q_a
q1[17] <= altsyncram:altsyncram_component.q_a
q1[18] <= altsyncram:altsyncram_component.q_a
q1[19] <= altsyncram:altsyncram_component.q_a
q1[20] <= altsyncram:altsyncram_component.q_a
q1[21] <= altsyncram:altsyncram_component.q_a
q1[22] <= altsyncram:altsyncram_component.q_a
q1[23] <= altsyncram:altsyncram_component.q_a
q2[0] <= altsyncram:altsyncram_component.q_b
q2[1] <= altsyncram:altsyncram_component.q_b
q2[2] <= altsyncram:altsyncram_component.q_b
q2[3] <= altsyncram:altsyncram_component.q_b
q2[4] <= altsyncram:altsyncram_component.q_b
q2[5] <= altsyncram:altsyncram_component.q_b
q2[6] <= altsyncram:altsyncram_component.q_b
q2[7] <= altsyncram:altsyncram_component.q_b
q2[8] <= altsyncram:altsyncram_component.q_b
q2[9] <= altsyncram:altsyncram_component.q_b
q2[10] <= altsyncram:altsyncram_component.q_b
q2[11] <= altsyncram:altsyncram_component.q_b
q2[12] <= altsyncram:altsyncram_component.q_b
q2[13] <= altsyncram:altsyncram_component.q_b
q2[14] <= altsyncram:altsyncram_component.q_b
q2[15] <= altsyncram:altsyncram_component.q_b
q2[16] <= altsyncram:altsyncram_component.q_b
q2[17] <= altsyncram:altsyncram_component.q_b
q2[18] <= altsyncram:altsyncram_component.q_b
q2[19] <= altsyncram:altsyncram_component.q_b
q2[20] <= altsyncram:altsyncram_component.q_b
q2[21] <= altsyncram:altsyncram_component.q_b
q2[22] <= altsyncram:altsyncram_component.q_b
q2[23] <= altsyncram:altsyncram_component.q_b


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component
wren_a => altsyncram_qnp2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_qnp2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qnp2:auto_generated.data_a[0]
data_a[1] => altsyncram_qnp2:auto_generated.data_a[1]
data_a[2] => altsyncram_qnp2:auto_generated.data_a[2]
data_a[3] => altsyncram_qnp2:auto_generated.data_a[3]
data_a[4] => altsyncram_qnp2:auto_generated.data_a[4]
data_a[5] => altsyncram_qnp2:auto_generated.data_a[5]
data_a[6] => altsyncram_qnp2:auto_generated.data_a[6]
data_a[7] => altsyncram_qnp2:auto_generated.data_a[7]
data_a[8] => altsyncram_qnp2:auto_generated.data_a[8]
data_a[9] => altsyncram_qnp2:auto_generated.data_a[9]
data_a[10] => altsyncram_qnp2:auto_generated.data_a[10]
data_a[11] => altsyncram_qnp2:auto_generated.data_a[11]
data_a[12] => altsyncram_qnp2:auto_generated.data_a[12]
data_a[13] => altsyncram_qnp2:auto_generated.data_a[13]
data_a[14] => altsyncram_qnp2:auto_generated.data_a[14]
data_a[15] => altsyncram_qnp2:auto_generated.data_a[15]
data_a[16] => altsyncram_qnp2:auto_generated.data_a[16]
data_a[17] => altsyncram_qnp2:auto_generated.data_a[17]
data_a[18] => altsyncram_qnp2:auto_generated.data_a[18]
data_a[19] => altsyncram_qnp2:auto_generated.data_a[19]
data_a[20] => altsyncram_qnp2:auto_generated.data_a[20]
data_a[21] => altsyncram_qnp2:auto_generated.data_a[21]
data_a[22] => altsyncram_qnp2:auto_generated.data_a[22]
data_a[23] => altsyncram_qnp2:auto_generated.data_a[23]
data_b[0] => altsyncram_qnp2:auto_generated.data_b[0]
data_b[1] => altsyncram_qnp2:auto_generated.data_b[1]
data_b[2] => altsyncram_qnp2:auto_generated.data_b[2]
data_b[3] => altsyncram_qnp2:auto_generated.data_b[3]
data_b[4] => altsyncram_qnp2:auto_generated.data_b[4]
data_b[5] => altsyncram_qnp2:auto_generated.data_b[5]
data_b[6] => altsyncram_qnp2:auto_generated.data_b[6]
data_b[7] => altsyncram_qnp2:auto_generated.data_b[7]
data_b[8] => altsyncram_qnp2:auto_generated.data_b[8]
data_b[9] => altsyncram_qnp2:auto_generated.data_b[9]
data_b[10] => altsyncram_qnp2:auto_generated.data_b[10]
data_b[11] => altsyncram_qnp2:auto_generated.data_b[11]
data_b[12] => altsyncram_qnp2:auto_generated.data_b[12]
data_b[13] => altsyncram_qnp2:auto_generated.data_b[13]
data_b[14] => altsyncram_qnp2:auto_generated.data_b[14]
data_b[15] => altsyncram_qnp2:auto_generated.data_b[15]
data_b[16] => altsyncram_qnp2:auto_generated.data_b[16]
data_b[17] => altsyncram_qnp2:auto_generated.data_b[17]
data_b[18] => altsyncram_qnp2:auto_generated.data_b[18]
data_b[19] => altsyncram_qnp2:auto_generated.data_b[19]
data_b[20] => altsyncram_qnp2:auto_generated.data_b[20]
data_b[21] => altsyncram_qnp2:auto_generated.data_b[21]
data_b[22] => altsyncram_qnp2:auto_generated.data_b[22]
data_b[23] => altsyncram_qnp2:auto_generated.data_b[23]
address_a[0] => altsyncram_qnp2:auto_generated.address_a[0]
address_a[1] => altsyncram_qnp2:auto_generated.address_a[1]
address_a[2] => altsyncram_qnp2:auto_generated.address_a[2]
address_a[3] => altsyncram_qnp2:auto_generated.address_a[3]
address_a[4] => altsyncram_qnp2:auto_generated.address_a[4]
address_a[5] => altsyncram_qnp2:auto_generated.address_a[5]
address_a[6] => altsyncram_qnp2:auto_generated.address_a[6]
address_a[7] => altsyncram_qnp2:auto_generated.address_a[7]
address_a[8] => altsyncram_qnp2:auto_generated.address_a[8]
address_a[9] => altsyncram_qnp2:auto_generated.address_a[9]
address_a[10] => altsyncram_qnp2:auto_generated.address_a[10]
address_a[11] => altsyncram_qnp2:auto_generated.address_a[11]
address_a[12] => altsyncram_qnp2:auto_generated.address_a[12]
address_a[13] => altsyncram_qnp2:auto_generated.address_a[13]
address_a[14] => altsyncram_qnp2:auto_generated.address_a[14]
address_a[15] => altsyncram_qnp2:auto_generated.address_a[15]
address_a[16] => altsyncram_qnp2:auto_generated.address_a[16]
address_a[17] => altsyncram_qnp2:auto_generated.address_a[17]
address_a[18] => altsyncram_qnp2:auto_generated.address_a[18]
address_a[19] => altsyncram_qnp2:auto_generated.address_a[19]
address_a[20] => altsyncram_qnp2:auto_generated.address_a[20]
address_a[21] => altsyncram_qnp2:auto_generated.address_a[21]
address_a[22] => altsyncram_qnp2:auto_generated.address_a[22]
address_a[23] => altsyncram_qnp2:auto_generated.address_a[23]
address_b[0] => altsyncram_qnp2:auto_generated.address_b[0]
address_b[1] => altsyncram_qnp2:auto_generated.address_b[1]
address_b[2] => altsyncram_qnp2:auto_generated.address_b[2]
address_b[3] => altsyncram_qnp2:auto_generated.address_b[3]
address_b[4] => altsyncram_qnp2:auto_generated.address_b[4]
address_b[5] => altsyncram_qnp2:auto_generated.address_b[5]
address_b[6] => altsyncram_qnp2:auto_generated.address_b[6]
address_b[7] => altsyncram_qnp2:auto_generated.address_b[7]
address_b[8] => altsyncram_qnp2:auto_generated.address_b[8]
address_b[9] => altsyncram_qnp2:auto_generated.address_b[9]
address_b[10] => altsyncram_qnp2:auto_generated.address_b[10]
address_b[11] => altsyncram_qnp2:auto_generated.address_b[11]
address_b[12] => altsyncram_qnp2:auto_generated.address_b[12]
address_b[13] => altsyncram_qnp2:auto_generated.address_b[13]
address_b[14] => altsyncram_qnp2:auto_generated.address_b[14]
address_b[15] => altsyncram_qnp2:auto_generated.address_b[15]
address_b[16] => altsyncram_qnp2:auto_generated.address_b[16]
address_b[17] => altsyncram_qnp2:auto_generated.address_b[17]
address_b[18] => altsyncram_qnp2:auto_generated.address_b[18]
address_b[19] => altsyncram_qnp2:auto_generated.address_b[19]
address_b[20] => altsyncram_qnp2:auto_generated.address_b[20]
address_b[21] => altsyncram_qnp2:auto_generated.address_b[21]
address_b[22] => altsyncram_qnp2:auto_generated.address_b[22]
address_b[23] => altsyncram_qnp2:auto_generated.address_b[23]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qnp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qnp2:auto_generated.q_a[0]
q_a[1] <= altsyncram_qnp2:auto_generated.q_a[1]
q_a[2] <= altsyncram_qnp2:auto_generated.q_a[2]
q_a[3] <= altsyncram_qnp2:auto_generated.q_a[3]
q_a[4] <= altsyncram_qnp2:auto_generated.q_a[4]
q_a[5] <= altsyncram_qnp2:auto_generated.q_a[5]
q_a[6] <= altsyncram_qnp2:auto_generated.q_a[6]
q_a[7] <= altsyncram_qnp2:auto_generated.q_a[7]
q_a[8] <= altsyncram_qnp2:auto_generated.q_a[8]
q_a[9] <= altsyncram_qnp2:auto_generated.q_a[9]
q_a[10] <= altsyncram_qnp2:auto_generated.q_a[10]
q_a[11] <= altsyncram_qnp2:auto_generated.q_a[11]
q_a[12] <= altsyncram_qnp2:auto_generated.q_a[12]
q_a[13] <= altsyncram_qnp2:auto_generated.q_a[13]
q_a[14] <= altsyncram_qnp2:auto_generated.q_a[14]
q_a[15] <= altsyncram_qnp2:auto_generated.q_a[15]
q_a[16] <= altsyncram_qnp2:auto_generated.q_a[16]
q_a[17] <= altsyncram_qnp2:auto_generated.q_a[17]
q_a[18] <= altsyncram_qnp2:auto_generated.q_a[18]
q_a[19] <= altsyncram_qnp2:auto_generated.q_a[19]
q_a[20] <= altsyncram_qnp2:auto_generated.q_a[20]
q_a[21] <= altsyncram_qnp2:auto_generated.q_a[21]
q_a[22] <= altsyncram_qnp2:auto_generated.q_a[22]
q_a[23] <= altsyncram_qnp2:auto_generated.q_a[23]
q_b[0] <= altsyncram_qnp2:auto_generated.q_b[0]
q_b[1] <= altsyncram_qnp2:auto_generated.q_b[1]
q_b[2] <= altsyncram_qnp2:auto_generated.q_b[2]
q_b[3] <= altsyncram_qnp2:auto_generated.q_b[3]
q_b[4] <= altsyncram_qnp2:auto_generated.q_b[4]
q_b[5] <= altsyncram_qnp2:auto_generated.q_b[5]
q_b[6] <= altsyncram_qnp2:auto_generated.q_b[6]
q_b[7] <= altsyncram_qnp2:auto_generated.q_b[7]
q_b[8] <= altsyncram_qnp2:auto_generated.q_b[8]
q_b[9] <= altsyncram_qnp2:auto_generated.q_b[9]
q_b[10] <= altsyncram_qnp2:auto_generated.q_b[10]
q_b[11] <= altsyncram_qnp2:auto_generated.q_b[11]
q_b[12] <= altsyncram_qnp2:auto_generated.q_b[12]
q_b[13] <= altsyncram_qnp2:auto_generated.q_b[13]
q_b[14] <= altsyncram_qnp2:auto_generated.q_b[14]
q_b[15] <= altsyncram_qnp2:auto_generated.q_b[15]
q_b[16] <= altsyncram_qnp2:auto_generated.q_b[16]
q_b[17] <= altsyncram_qnp2:auto_generated.q_b[17]
q_b[18] <= altsyncram_qnp2:auto_generated.q_b[18]
q_b[19] <= altsyncram_qnp2:auto_generated.q_b[19]
q_b[20] <= altsyncram_qnp2:auto_generated.q_b[20]
q_b[21] <= altsyncram_qnp2:auto_generated.q_b[21]
q_b[22] <= altsyncram_qnp2:auto_generated.q_b[22]
q_b[23] <= altsyncram_qnp2:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ~NO_FANOUT~
address_a[13] => ~NO_FANOUT~
address_a[14] => ~NO_FANOUT~
address_a[15] => ~NO_FANOUT~
address_a[16] => ~NO_FANOUT~
address_a[17] => ~NO_FANOUT~
address_a[18] => ~NO_FANOUT~
address_a[19] => ~NO_FANOUT~
address_a[20] => ~NO_FANOUT~
address_a[21] => ~NO_FANOUT~
address_a[22] => ~NO_FANOUT~
address_a[23] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[12] => ~NO_FANOUT~
address_b[13] => ~NO_FANOUT~
address_b[14] => ~NO_FANOUT~
address_b[15] => ~NO_FANOUT~
address_b[16] => ~NO_FANOUT~
address_b[17] => ~NO_FANOUT~
address_b[18] => ~NO_FANOUT~
address_b[19] => ~NO_FANOUT~
address_b[20] => ~NO_FANOUT~
address_b[21] => ~NO_FANOUT~
address_b[22] => ~NO_FANOUT~
address_b[23] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5
address1[0] => address1[0].IN1
address1[1] => address1[1].IN1
address1[2] => address1[2].IN1
address1[3] => address1[3].IN1
address1[4] => address1[4].IN1
address1[5] => address1[5].IN1
address1[6] => address1[6].IN1
address1[7] => address1[7].IN1
address1[8] => address1[8].IN1
address1[9] => address1[9].IN1
address1[10] => address1[10].IN1
address1[11] => address1[11].IN1
address2[0] => address2[0].IN1
address2[1] => address2[1].IN1
address2[2] => address2[2].IN1
address2[3] => address2[3].IN1
address2[4] => address2[4].IN1
address2[5] => address2[5].IN1
address2[6] => address2[6].IN1
address2[7] => address2[7].IN1
address2[8] => address2[8].IN1
address2[9] => address2[9].IN1
address2[10] => address2[10].IN1
address2[11] => address2[11].IN1
clock => clock.IN1
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
wren => wren.IN2
q1[0] <= altsyncram:altsyncram_component.q_a
q1[1] <= altsyncram:altsyncram_component.q_a
q1[2] <= altsyncram:altsyncram_component.q_a
q1[3] <= altsyncram:altsyncram_component.q_a
q1[4] <= altsyncram:altsyncram_component.q_a
q1[5] <= altsyncram:altsyncram_component.q_a
q1[6] <= altsyncram:altsyncram_component.q_a
q1[7] <= altsyncram:altsyncram_component.q_a
q1[8] <= altsyncram:altsyncram_component.q_a
q1[9] <= altsyncram:altsyncram_component.q_a
q1[10] <= altsyncram:altsyncram_component.q_a
q1[11] <= altsyncram:altsyncram_component.q_a
q1[12] <= altsyncram:altsyncram_component.q_a
q1[13] <= altsyncram:altsyncram_component.q_a
q1[14] <= altsyncram:altsyncram_component.q_a
q1[15] <= altsyncram:altsyncram_component.q_a
q1[16] <= altsyncram:altsyncram_component.q_a
q1[17] <= altsyncram:altsyncram_component.q_a
q1[18] <= altsyncram:altsyncram_component.q_a
q1[19] <= altsyncram:altsyncram_component.q_a
q1[20] <= altsyncram:altsyncram_component.q_a
q1[21] <= altsyncram:altsyncram_component.q_a
q1[22] <= altsyncram:altsyncram_component.q_a
q1[23] <= altsyncram:altsyncram_component.q_a
q2[0] <= altsyncram:altsyncram_component.q_b
q2[1] <= altsyncram:altsyncram_component.q_b
q2[2] <= altsyncram:altsyncram_component.q_b
q2[3] <= altsyncram:altsyncram_component.q_b
q2[4] <= altsyncram:altsyncram_component.q_b
q2[5] <= altsyncram:altsyncram_component.q_b
q2[6] <= altsyncram:altsyncram_component.q_b
q2[7] <= altsyncram:altsyncram_component.q_b
q2[8] <= altsyncram:altsyncram_component.q_b
q2[9] <= altsyncram:altsyncram_component.q_b
q2[10] <= altsyncram:altsyncram_component.q_b
q2[11] <= altsyncram:altsyncram_component.q_b
q2[12] <= altsyncram:altsyncram_component.q_b
q2[13] <= altsyncram:altsyncram_component.q_b
q2[14] <= altsyncram:altsyncram_component.q_b
q2[15] <= altsyncram:altsyncram_component.q_b
q2[16] <= altsyncram:altsyncram_component.q_b
q2[17] <= altsyncram:altsyncram_component.q_b
q2[18] <= altsyncram:altsyncram_component.q_b
q2[19] <= altsyncram:altsyncram_component.q_b
q2[20] <= altsyncram:altsyncram_component.q_b
q2[21] <= altsyncram:altsyncram_component.q_b
q2[22] <= altsyncram:altsyncram_component.q_b
q2[23] <= altsyncram:altsyncram_component.q_b


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component
wren_a => altsyncram_qnp2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_qnp2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qnp2:auto_generated.data_a[0]
data_a[1] => altsyncram_qnp2:auto_generated.data_a[1]
data_a[2] => altsyncram_qnp2:auto_generated.data_a[2]
data_a[3] => altsyncram_qnp2:auto_generated.data_a[3]
data_a[4] => altsyncram_qnp2:auto_generated.data_a[4]
data_a[5] => altsyncram_qnp2:auto_generated.data_a[5]
data_a[6] => altsyncram_qnp2:auto_generated.data_a[6]
data_a[7] => altsyncram_qnp2:auto_generated.data_a[7]
data_a[8] => altsyncram_qnp2:auto_generated.data_a[8]
data_a[9] => altsyncram_qnp2:auto_generated.data_a[9]
data_a[10] => altsyncram_qnp2:auto_generated.data_a[10]
data_a[11] => altsyncram_qnp2:auto_generated.data_a[11]
data_a[12] => altsyncram_qnp2:auto_generated.data_a[12]
data_a[13] => altsyncram_qnp2:auto_generated.data_a[13]
data_a[14] => altsyncram_qnp2:auto_generated.data_a[14]
data_a[15] => altsyncram_qnp2:auto_generated.data_a[15]
data_a[16] => altsyncram_qnp2:auto_generated.data_a[16]
data_a[17] => altsyncram_qnp2:auto_generated.data_a[17]
data_a[18] => altsyncram_qnp2:auto_generated.data_a[18]
data_a[19] => altsyncram_qnp2:auto_generated.data_a[19]
data_a[20] => altsyncram_qnp2:auto_generated.data_a[20]
data_a[21] => altsyncram_qnp2:auto_generated.data_a[21]
data_a[22] => altsyncram_qnp2:auto_generated.data_a[22]
data_a[23] => altsyncram_qnp2:auto_generated.data_a[23]
data_b[0] => altsyncram_qnp2:auto_generated.data_b[0]
data_b[1] => altsyncram_qnp2:auto_generated.data_b[1]
data_b[2] => altsyncram_qnp2:auto_generated.data_b[2]
data_b[3] => altsyncram_qnp2:auto_generated.data_b[3]
data_b[4] => altsyncram_qnp2:auto_generated.data_b[4]
data_b[5] => altsyncram_qnp2:auto_generated.data_b[5]
data_b[6] => altsyncram_qnp2:auto_generated.data_b[6]
data_b[7] => altsyncram_qnp2:auto_generated.data_b[7]
data_b[8] => altsyncram_qnp2:auto_generated.data_b[8]
data_b[9] => altsyncram_qnp2:auto_generated.data_b[9]
data_b[10] => altsyncram_qnp2:auto_generated.data_b[10]
data_b[11] => altsyncram_qnp2:auto_generated.data_b[11]
data_b[12] => altsyncram_qnp2:auto_generated.data_b[12]
data_b[13] => altsyncram_qnp2:auto_generated.data_b[13]
data_b[14] => altsyncram_qnp2:auto_generated.data_b[14]
data_b[15] => altsyncram_qnp2:auto_generated.data_b[15]
data_b[16] => altsyncram_qnp2:auto_generated.data_b[16]
data_b[17] => altsyncram_qnp2:auto_generated.data_b[17]
data_b[18] => altsyncram_qnp2:auto_generated.data_b[18]
data_b[19] => altsyncram_qnp2:auto_generated.data_b[19]
data_b[20] => altsyncram_qnp2:auto_generated.data_b[20]
data_b[21] => altsyncram_qnp2:auto_generated.data_b[21]
data_b[22] => altsyncram_qnp2:auto_generated.data_b[22]
data_b[23] => altsyncram_qnp2:auto_generated.data_b[23]
address_a[0] => altsyncram_qnp2:auto_generated.address_a[0]
address_a[1] => altsyncram_qnp2:auto_generated.address_a[1]
address_a[2] => altsyncram_qnp2:auto_generated.address_a[2]
address_a[3] => altsyncram_qnp2:auto_generated.address_a[3]
address_a[4] => altsyncram_qnp2:auto_generated.address_a[4]
address_a[5] => altsyncram_qnp2:auto_generated.address_a[5]
address_a[6] => altsyncram_qnp2:auto_generated.address_a[6]
address_a[7] => altsyncram_qnp2:auto_generated.address_a[7]
address_a[8] => altsyncram_qnp2:auto_generated.address_a[8]
address_a[9] => altsyncram_qnp2:auto_generated.address_a[9]
address_a[10] => altsyncram_qnp2:auto_generated.address_a[10]
address_a[11] => altsyncram_qnp2:auto_generated.address_a[11]
address_a[12] => altsyncram_qnp2:auto_generated.address_a[12]
address_a[13] => altsyncram_qnp2:auto_generated.address_a[13]
address_a[14] => altsyncram_qnp2:auto_generated.address_a[14]
address_a[15] => altsyncram_qnp2:auto_generated.address_a[15]
address_a[16] => altsyncram_qnp2:auto_generated.address_a[16]
address_a[17] => altsyncram_qnp2:auto_generated.address_a[17]
address_a[18] => altsyncram_qnp2:auto_generated.address_a[18]
address_a[19] => altsyncram_qnp2:auto_generated.address_a[19]
address_a[20] => altsyncram_qnp2:auto_generated.address_a[20]
address_a[21] => altsyncram_qnp2:auto_generated.address_a[21]
address_a[22] => altsyncram_qnp2:auto_generated.address_a[22]
address_a[23] => altsyncram_qnp2:auto_generated.address_a[23]
address_b[0] => altsyncram_qnp2:auto_generated.address_b[0]
address_b[1] => altsyncram_qnp2:auto_generated.address_b[1]
address_b[2] => altsyncram_qnp2:auto_generated.address_b[2]
address_b[3] => altsyncram_qnp2:auto_generated.address_b[3]
address_b[4] => altsyncram_qnp2:auto_generated.address_b[4]
address_b[5] => altsyncram_qnp2:auto_generated.address_b[5]
address_b[6] => altsyncram_qnp2:auto_generated.address_b[6]
address_b[7] => altsyncram_qnp2:auto_generated.address_b[7]
address_b[8] => altsyncram_qnp2:auto_generated.address_b[8]
address_b[9] => altsyncram_qnp2:auto_generated.address_b[9]
address_b[10] => altsyncram_qnp2:auto_generated.address_b[10]
address_b[11] => altsyncram_qnp2:auto_generated.address_b[11]
address_b[12] => altsyncram_qnp2:auto_generated.address_b[12]
address_b[13] => altsyncram_qnp2:auto_generated.address_b[13]
address_b[14] => altsyncram_qnp2:auto_generated.address_b[14]
address_b[15] => altsyncram_qnp2:auto_generated.address_b[15]
address_b[16] => altsyncram_qnp2:auto_generated.address_b[16]
address_b[17] => altsyncram_qnp2:auto_generated.address_b[17]
address_b[18] => altsyncram_qnp2:auto_generated.address_b[18]
address_b[19] => altsyncram_qnp2:auto_generated.address_b[19]
address_b[20] => altsyncram_qnp2:auto_generated.address_b[20]
address_b[21] => altsyncram_qnp2:auto_generated.address_b[21]
address_b[22] => altsyncram_qnp2:auto_generated.address_b[22]
address_b[23] => altsyncram_qnp2:auto_generated.address_b[23]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qnp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qnp2:auto_generated.q_a[0]
q_a[1] <= altsyncram_qnp2:auto_generated.q_a[1]
q_a[2] <= altsyncram_qnp2:auto_generated.q_a[2]
q_a[3] <= altsyncram_qnp2:auto_generated.q_a[3]
q_a[4] <= altsyncram_qnp2:auto_generated.q_a[4]
q_a[5] <= altsyncram_qnp2:auto_generated.q_a[5]
q_a[6] <= altsyncram_qnp2:auto_generated.q_a[6]
q_a[7] <= altsyncram_qnp2:auto_generated.q_a[7]
q_a[8] <= altsyncram_qnp2:auto_generated.q_a[8]
q_a[9] <= altsyncram_qnp2:auto_generated.q_a[9]
q_a[10] <= altsyncram_qnp2:auto_generated.q_a[10]
q_a[11] <= altsyncram_qnp2:auto_generated.q_a[11]
q_a[12] <= altsyncram_qnp2:auto_generated.q_a[12]
q_a[13] <= altsyncram_qnp2:auto_generated.q_a[13]
q_a[14] <= altsyncram_qnp2:auto_generated.q_a[14]
q_a[15] <= altsyncram_qnp2:auto_generated.q_a[15]
q_a[16] <= altsyncram_qnp2:auto_generated.q_a[16]
q_a[17] <= altsyncram_qnp2:auto_generated.q_a[17]
q_a[18] <= altsyncram_qnp2:auto_generated.q_a[18]
q_a[19] <= altsyncram_qnp2:auto_generated.q_a[19]
q_a[20] <= altsyncram_qnp2:auto_generated.q_a[20]
q_a[21] <= altsyncram_qnp2:auto_generated.q_a[21]
q_a[22] <= altsyncram_qnp2:auto_generated.q_a[22]
q_a[23] <= altsyncram_qnp2:auto_generated.q_a[23]
q_b[0] <= altsyncram_qnp2:auto_generated.q_b[0]
q_b[1] <= altsyncram_qnp2:auto_generated.q_b[1]
q_b[2] <= altsyncram_qnp2:auto_generated.q_b[2]
q_b[3] <= altsyncram_qnp2:auto_generated.q_b[3]
q_b[4] <= altsyncram_qnp2:auto_generated.q_b[4]
q_b[5] <= altsyncram_qnp2:auto_generated.q_b[5]
q_b[6] <= altsyncram_qnp2:auto_generated.q_b[6]
q_b[7] <= altsyncram_qnp2:auto_generated.q_b[7]
q_b[8] <= altsyncram_qnp2:auto_generated.q_b[8]
q_b[9] <= altsyncram_qnp2:auto_generated.q_b[9]
q_b[10] <= altsyncram_qnp2:auto_generated.q_b[10]
q_b[11] <= altsyncram_qnp2:auto_generated.q_b[11]
q_b[12] <= altsyncram_qnp2:auto_generated.q_b[12]
q_b[13] <= altsyncram_qnp2:auto_generated.q_b[13]
q_b[14] <= altsyncram_qnp2:auto_generated.q_b[14]
q_b[15] <= altsyncram_qnp2:auto_generated.q_b[15]
q_b[16] <= altsyncram_qnp2:auto_generated.q_b[16]
q_b[17] <= altsyncram_qnp2:auto_generated.q_b[17]
q_b[18] <= altsyncram_qnp2:auto_generated.q_b[18]
q_b[19] <= altsyncram_qnp2:auto_generated.q_b[19]
q_b[20] <= altsyncram_qnp2:auto_generated.q_b[20]
q_b[21] <= altsyncram_qnp2:auto_generated.q_b[21]
q_b[22] <= altsyncram_qnp2:auto_generated.q_b[22]
q_b[23] <= altsyncram_qnp2:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ~NO_FANOUT~
address_a[13] => ~NO_FANOUT~
address_a[14] => ~NO_FANOUT~
address_a[15] => ~NO_FANOUT~
address_a[16] => ~NO_FANOUT~
address_a[17] => ~NO_FANOUT~
address_a[18] => ~NO_FANOUT~
address_a[19] => ~NO_FANOUT~
address_a[20] => ~NO_FANOUT~
address_a[21] => ~NO_FANOUT~
address_a[22] => ~NO_FANOUT~
address_a[23] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[12] => ~NO_FANOUT~
address_b[13] => ~NO_FANOUT~
address_b[14] => ~NO_FANOUT~
address_b[15] => ~NO_FANOUT~
address_b[16] => ~NO_FANOUT~
address_b[17] => ~NO_FANOUT~
address_b[18] => ~NO_FANOUT~
address_b[19] => ~NO_FANOUT~
address_b[20] => ~NO_FANOUT~
address_b[21] => ~NO_FANOUT~
address_b[22] => ~NO_FANOUT~
address_b[23] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6
address1[0] => address1[0].IN1
address1[1] => address1[1].IN1
address1[2] => address1[2].IN1
address1[3] => address1[3].IN1
address1[4] => address1[4].IN1
address1[5] => address1[5].IN1
address1[6] => address1[6].IN1
address1[7] => address1[7].IN1
address1[8] => address1[8].IN1
address1[9] => address1[9].IN1
address1[10] => address1[10].IN1
address1[11] => address1[11].IN1
address2[0] => address2[0].IN1
address2[1] => address2[1].IN1
address2[2] => address2[2].IN1
address2[3] => address2[3].IN1
address2[4] => address2[4].IN1
address2[5] => address2[5].IN1
address2[6] => address2[6].IN1
address2[7] => address2[7].IN1
address2[8] => address2[8].IN1
address2[9] => address2[9].IN1
address2[10] => address2[10].IN1
address2[11] => address2[11].IN1
clock => clock.IN1
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
wren => wren.IN2
q1[0] <= altsyncram:altsyncram_component.q_a
q1[1] <= altsyncram:altsyncram_component.q_a
q1[2] <= altsyncram:altsyncram_component.q_a
q1[3] <= altsyncram:altsyncram_component.q_a
q1[4] <= altsyncram:altsyncram_component.q_a
q1[5] <= altsyncram:altsyncram_component.q_a
q1[6] <= altsyncram:altsyncram_component.q_a
q1[7] <= altsyncram:altsyncram_component.q_a
q1[8] <= altsyncram:altsyncram_component.q_a
q1[9] <= altsyncram:altsyncram_component.q_a
q1[10] <= altsyncram:altsyncram_component.q_a
q1[11] <= altsyncram:altsyncram_component.q_a
q1[12] <= altsyncram:altsyncram_component.q_a
q1[13] <= altsyncram:altsyncram_component.q_a
q1[14] <= altsyncram:altsyncram_component.q_a
q1[15] <= altsyncram:altsyncram_component.q_a
q1[16] <= altsyncram:altsyncram_component.q_a
q1[17] <= altsyncram:altsyncram_component.q_a
q1[18] <= altsyncram:altsyncram_component.q_a
q1[19] <= altsyncram:altsyncram_component.q_a
q1[20] <= altsyncram:altsyncram_component.q_a
q1[21] <= altsyncram:altsyncram_component.q_a
q1[22] <= altsyncram:altsyncram_component.q_a
q1[23] <= altsyncram:altsyncram_component.q_a
q2[0] <= altsyncram:altsyncram_component.q_b
q2[1] <= altsyncram:altsyncram_component.q_b
q2[2] <= altsyncram:altsyncram_component.q_b
q2[3] <= altsyncram:altsyncram_component.q_b
q2[4] <= altsyncram:altsyncram_component.q_b
q2[5] <= altsyncram:altsyncram_component.q_b
q2[6] <= altsyncram:altsyncram_component.q_b
q2[7] <= altsyncram:altsyncram_component.q_b
q2[8] <= altsyncram:altsyncram_component.q_b
q2[9] <= altsyncram:altsyncram_component.q_b
q2[10] <= altsyncram:altsyncram_component.q_b
q2[11] <= altsyncram:altsyncram_component.q_b
q2[12] <= altsyncram:altsyncram_component.q_b
q2[13] <= altsyncram:altsyncram_component.q_b
q2[14] <= altsyncram:altsyncram_component.q_b
q2[15] <= altsyncram:altsyncram_component.q_b
q2[16] <= altsyncram:altsyncram_component.q_b
q2[17] <= altsyncram:altsyncram_component.q_b
q2[18] <= altsyncram:altsyncram_component.q_b
q2[19] <= altsyncram:altsyncram_component.q_b
q2[20] <= altsyncram:altsyncram_component.q_b
q2[21] <= altsyncram:altsyncram_component.q_b
q2[22] <= altsyncram:altsyncram_component.q_b
q2[23] <= altsyncram:altsyncram_component.q_b


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component
wren_a => altsyncram_rnp2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_rnp2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rnp2:auto_generated.data_a[0]
data_a[1] => altsyncram_rnp2:auto_generated.data_a[1]
data_a[2] => altsyncram_rnp2:auto_generated.data_a[2]
data_a[3] => altsyncram_rnp2:auto_generated.data_a[3]
data_a[4] => altsyncram_rnp2:auto_generated.data_a[4]
data_a[5] => altsyncram_rnp2:auto_generated.data_a[5]
data_a[6] => altsyncram_rnp2:auto_generated.data_a[6]
data_a[7] => altsyncram_rnp2:auto_generated.data_a[7]
data_a[8] => altsyncram_rnp2:auto_generated.data_a[8]
data_a[9] => altsyncram_rnp2:auto_generated.data_a[9]
data_a[10] => altsyncram_rnp2:auto_generated.data_a[10]
data_a[11] => altsyncram_rnp2:auto_generated.data_a[11]
data_a[12] => altsyncram_rnp2:auto_generated.data_a[12]
data_a[13] => altsyncram_rnp2:auto_generated.data_a[13]
data_a[14] => altsyncram_rnp2:auto_generated.data_a[14]
data_a[15] => altsyncram_rnp2:auto_generated.data_a[15]
data_a[16] => altsyncram_rnp2:auto_generated.data_a[16]
data_a[17] => altsyncram_rnp2:auto_generated.data_a[17]
data_a[18] => altsyncram_rnp2:auto_generated.data_a[18]
data_a[19] => altsyncram_rnp2:auto_generated.data_a[19]
data_a[20] => altsyncram_rnp2:auto_generated.data_a[20]
data_a[21] => altsyncram_rnp2:auto_generated.data_a[21]
data_a[22] => altsyncram_rnp2:auto_generated.data_a[22]
data_a[23] => altsyncram_rnp2:auto_generated.data_a[23]
data_b[0] => altsyncram_rnp2:auto_generated.data_b[0]
data_b[1] => altsyncram_rnp2:auto_generated.data_b[1]
data_b[2] => altsyncram_rnp2:auto_generated.data_b[2]
data_b[3] => altsyncram_rnp2:auto_generated.data_b[3]
data_b[4] => altsyncram_rnp2:auto_generated.data_b[4]
data_b[5] => altsyncram_rnp2:auto_generated.data_b[5]
data_b[6] => altsyncram_rnp2:auto_generated.data_b[6]
data_b[7] => altsyncram_rnp2:auto_generated.data_b[7]
data_b[8] => altsyncram_rnp2:auto_generated.data_b[8]
data_b[9] => altsyncram_rnp2:auto_generated.data_b[9]
data_b[10] => altsyncram_rnp2:auto_generated.data_b[10]
data_b[11] => altsyncram_rnp2:auto_generated.data_b[11]
data_b[12] => altsyncram_rnp2:auto_generated.data_b[12]
data_b[13] => altsyncram_rnp2:auto_generated.data_b[13]
data_b[14] => altsyncram_rnp2:auto_generated.data_b[14]
data_b[15] => altsyncram_rnp2:auto_generated.data_b[15]
data_b[16] => altsyncram_rnp2:auto_generated.data_b[16]
data_b[17] => altsyncram_rnp2:auto_generated.data_b[17]
data_b[18] => altsyncram_rnp2:auto_generated.data_b[18]
data_b[19] => altsyncram_rnp2:auto_generated.data_b[19]
data_b[20] => altsyncram_rnp2:auto_generated.data_b[20]
data_b[21] => altsyncram_rnp2:auto_generated.data_b[21]
data_b[22] => altsyncram_rnp2:auto_generated.data_b[22]
data_b[23] => altsyncram_rnp2:auto_generated.data_b[23]
address_a[0] => altsyncram_rnp2:auto_generated.address_a[0]
address_a[1] => altsyncram_rnp2:auto_generated.address_a[1]
address_a[2] => altsyncram_rnp2:auto_generated.address_a[2]
address_a[3] => altsyncram_rnp2:auto_generated.address_a[3]
address_a[4] => altsyncram_rnp2:auto_generated.address_a[4]
address_a[5] => altsyncram_rnp2:auto_generated.address_a[5]
address_a[6] => altsyncram_rnp2:auto_generated.address_a[6]
address_a[7] => altsyncram_rnp2:auto_generated.address_a[7]
address_a[8] => altsyncram_rnp2:auto_generated.address_a[8]
address_a[9] => altsyncram_rnp2:auto_generated.address_a[9]
address_a[10] => altsyncram_rnp2:auto_generated.address_a[10]
address_a[11] => altsyncram_rnp2:auto_generated.address_a[11]
address_a[12] => altsyncram_rnp2:auto_generated.address_a[12]
address_a[13] => altsyncram_rnp2:auto_generated.address_a[13]
address_a[14] => altsyncram_rnp2:auto_generated.address_a[14]
address_a[15] => altsyncram_rnp2:auto_generated.address_a[15]
address_a[16] => altsyncram_rnp2:auto_generated.address_a[16]
address_a[17] => altsyncram_rnp2:auto_generated.address_a[17]
address_a[18] => altsyncram_rnp2:auto_generated.address_a[18]
address_a[19] => altsyncram_rnp2:auto_generated.address_a[19]
address_a[20] => altsyncram_rnp2:auto_generated.address_a[20]
address_a[21] => altsyncram_rnp2:auto_generated.address_a[21]
address_a[22] => altsyncram_rnp2:auto_generated.address_a[22]
address_a[23] => altsyncram_rnp2:auto_generated.address_a[23]
address_b[0] => altsyncram_rnp2:auto_generated.address_b[0]
address_b[1] => altsyncram_rnp2:auto_generated.address_b[1]
address_b[2] => altsyncram_rnp2:auto_generated.address_b[2]
address_b[3] => altsyncram_rnp2:auto_generated.address_b[3]
address_b[4] => altsyncram_rnp2:auto_generated.address_b[4]
address_b[5] => altsyncram_rnp2:auto_generated.address_b[5]
address_b[6] => altsyncram_rnp2:auto_generated.address_b[6]
address_b[7] => altsyncram_rnp2:auto_generated.address_b[7]
address_b[8] => altsyncram_rnp2:auto_generated.address_b[8]
address_b[9] => altsyncram_rnp2:auto_generated.address_b[9]
address_b[10] => altsyncram_rnp2:auto_generated.address_b[10]
address_b[11] => altsyncram_rnp2:auto_generated.address_b[11]
address_b[12] => altsyncram_rnp2:auto_generated.address_b[12]
address_b[13] => altsyncram_rnp2:auto_generated.address_b[13]
address_b[14] => altsyncram_rnp2:auto_generated.address_b[14]
address_b[15] => altsyncram_rnp2:auto_generated.address_b[15]
address_b[16] => altsyncram_rnp2:auto_generated.address_b[16]
address_b[17] => altsyncram_rnp2:auto_generated.address_b[17]
address_b[18] => altsyncram_rnp2:auto_generated.address_b[18]
address_b[19] => altsyncram_rnp2:auto_generated.address_b[19]
address_b[20] => altsyncram_rnp2:auto_generated.address_b[20]
address_b[21] => altsyncram_rnp2:auto_generated.address_b[21]
address_b[22] => altsyncram_rnp2:auto_generated.address_b[22]
address_b[23] => altsyncram_rnp2:auto_generated.address_b[23]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rnp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rnp2:auto_generated.q_a[0]
q_a[1] <= altsyncram_rnp2:auto_generated.q_a[1]
q_a[2] <= altsyncram_rnp2:auto_generated.q_a[2]
q_a[3] <= altsyncram_rnp2:auto_generated.q_a[3]
q_a[4] <= altsyncram_rnp2:auto_generated.q_a[4]
q_a[5] <= altsyncram_rnp2:auto_generated.q_a[5]
q_a[6] <= altsyncram_rnp2:auto_generated.q_a[6]
q_a[7] <= altsyncram_rnp2:auto_generated.q_a[7]
q_a[8] <= altsyncram_rnp2:auto_generated.q_a[8]
q_a[9] <= altsyncram_rnp2:auto_generated.q_a[9]
q_a[10] <= altsyncram_rnp2:auto_generated.q_a[10]
q_a[11] <= altsyncram_rnp2:auto_generated.q_a[11]
q_a[12] <= altsyncram_rnp2:auto_generated.q_a[12]
q_a[13] <= altsyncram_rnp2:auto_generated.q_a[13]
q_a[14] <= altsyncram_rnp2:auto_generated.q_a[14]
q_a[15] <= altsyncram_rnp2:auto_generated.q_a[15]
q_a[16] <= altsyncram_rnp2:auto_generated.q_a[16]
q_a[17] <= altsyncram_rnp2:auto_generated.q_a[17]
q_a[18] <= altsyncram_rnp2:auto_generated.q_a[18]
q_a[19] <= altsyncram_rnp2:auto_generated.q_a[19]
q_a[20] <= altsyncram_rnp2:auto_generated.q_a[20]
q_a[21] <= altsyncram_rnp2:auto_generated.q_a[21]
q_a[22] <= altsyncram_rnp2:auto_generated.q_a[22]
q_a[23] <= altsyncram_rnp2:auto_generated.q_a[23]
q_b[0] <= altsyncram_rnp2:auto_generated.q_b[0]
q_b[1] <= altsyncram_rnp2:auto_generated.q_b[1]
q_b[2] <= altsyncram_rnp2:auto_generated.q_b[2]
q_b[3] <= altsyncram_rnp2:auto_generated.q_b[3]
q_b[4] <= altsyncram_rnp2:auto_generated.q_b[4]
q_b[5] <= altsyncram_rnp2:auto_generated.q_b[5]
q_b[6] <= altsyncram_rnp2:auto_generated.q_b[6]
q_b[7] <= altsyncram_rnp2:auto_generated.q_b[7]
q_b[8] <= altsyncram_rnp2:auto_generated.q_b[8]
q_b[9] <= altsyncram_rnp2:auto_generated.q_b[9]
q_b[10] <= altsyncram_rnp2:auto_generated.q_b[10]
q_b[11] <= altsyncram_rnp2:auto_generated.q_b[11]
q_b[12] <= altsyncram_rnp2:auto_generated.q_b[12]
q_b[13] <= altsyncram_rnp2:auto_generated.q_b[13]
q_b[14] <= altsyncram_rnp2:auto_generated.q_b[14]
q_b[15] <= altsyncram_rnp2:auto_generated.q_b[15]
q_b[16] <= altsyncram_rnp2:auto_generated.q_b[16]
q_b[17] <= altsyncram_rnp2:auto_generated.q_b[17]
q_b[18] <= altsyncram_rnp2:auto_generated.q_b[18]
q_b[19] <= altsyncram_rnp2:auto_generated.q_b[19]
q_b[20] <= altsyncram_rnp2:auto_generated.q_b[20]
q_b[21] <= altsyncram_rnp2:auto_generated.q_b[21]
q_b[22] <= altsyncram_rnp2:auto_generated.q_b[22]
q_b[23] <= altsyncram_rnp2:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ~NO_FANOUT~
address_a[13] => ~NO_FANOUT~
address_a[14] => ~NO_FANOUT~
address_a[15] => ~NO_FANOUT~
address_a[16] => ~NO_FANOUT~
address_a[17] => ~NO_FANOUT~
address_a[18] => ~NO_FANOUT~
address_a[19] => ~NO_FANOUT~
address_a[20] => ~NO_FANOUT~
address_a[21] => ~NO_FANOUT~
address_a[22] => ~NO_FANOUT~
address_a[23] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[12] => ~NO_FANOUT~
address_b[13] => ~NO_FANOUT~
address_b[14] => ~NO_FANOUT~
address_b[15] => ~NO_FANOUT~
address_b[16] => ~NO_FANOUT~
address_b[17] => ~NO_FANOUT~
address_b[18] => ~NO_FANOUT~
address_b[19] => ~NO_FANOUT~
address_b[20] => ~NO_FANOUT~
address_b[21] => ~NO_FANOUT~
address_b[22] => ~NO_FANOUT~
address_b[23] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7
address1[0] => address1[0].IN1
address1[1] => address1[1].IN1
address1[2] => address1[2].IN1
address1[3] => address1[3].IN1
address1[4] => address1[4].IN1
address1[5] => address1[5].IN1
address1[6] => address1[6].IN1
address1[7] => address1[7].IN1
address1[8] => address1[8].IN1
address1[9] => address1[9].IN1
address1[10] => address1[10].IN1
address1[11] => address1[11].IN1
address2[0] => address2[0].IN1
address2[1] => address2[1].IN1
address2[2] => address2[2].IN1
address2[3] => address2[3].IN1
address2[4] => address2[4].IN1
address2[5] => address2[5].IN1
address2[6] => address2[6].IN1
address2[7] => address2[7].IN1
address2[8] => address2[8].IN1
address2[9] => address2[9].IN1
address2[10] => address2[10].IN1
address2[11] => address2[11].IN1
clock => clock.IN1
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
wren => wren.IN2
q1[0] <= altsyncram:altsyncram_component.q_a
q1[1] <= altsyncram:altsyncram_component.q_a
q1[2] <= altsyncram:altsyncram_component.q_a
q1[3] <= altsyncram:altsyncram_component.q_a
q1[4] <= altsyncram:altsyncram_component.q_a
q1[5] <= altsyncram:altsyncram_component.q_a
q1[6] <= altsyncram:altsyncram_component.q_a
q1[7] <= altsyncram:altsyncram_component.q_a
q1[8] <= altsyncram:altsyncram_component.q_a
q1[9] <= altsyncram:altsyncram_component.q_a
q1[10] <= altsyncram:altsyncram_component.q_a
q1[11] <= altsyncram:altsyncram_component.q_a
q1[12] <= altsyncram:altsyncram_component.q_a
q1[13] <= altsyncram:altsyncram_component.q_a
q1[14] <= altsyncram:altsyncram_component.q_a
q1[15] <= altsyncram:altsyncram_component.q_a
q1[16] <= altsyncram:altsyncram_component.q_a
q1[17] <= altsyncram:altsyncram_component.q_a
q1[18] <= altsyncram:altsyncram_component.q_a
q1[19] <= altsyncram:altsyncram_component.q_a
q1[20] <= altsyncram:altsyncram_component.q_a
q1[21] <= altsyncram:altsyncram_component.q_a
q1[22] <= altsyncram:altsyncram_component.q_a
q1[23] <= altsyncram:altsyncram_component.q_a
q2[0] <= altsyncram:altsyncram_component.q_b
q2[1] <= altsyncram:altsyncram_component.q_b
q2[2] <= altsyncram:altsyncram_component.q_b
q2[3] <= altsyncram:altsyncram_component.q_b
q2[4] <= altsyncram:altsyncram_component.q_b
q2[5] <= altsyncram:altsyncram_component.q_b
q2[6] <= altsyncram:altsyncram_component.q_b
q2[7] <= altsyncram:altsyncram_component.q_b
q2[8] <= altsyncram:altsyncram_component.q_b
q2[9] <= altsyncram:altsyncram_component.q_b
q2[10] <= altsyncram:altsyncram_component.q_b
q2[11] <= altsyncram:altsyncram_component.q_b
q2[12] <= altsyncram:altsyncram_component.q_b
q2[13] <= altsyncram:altsyncram_component.q_b
q2[14] <= altsyncram:altsyncram_component.q_b
q2[15] <= altsyncram:altsyncram_component.q_b
q2[16] <= altsyncram:altsyncram_component.q_b
q2[17] <= altsyncram:altsyncram_component.q_b
q2[18] <= altsyncram:altsyncram_component.q_b
q2[19] <= altsyncram:altsyncram_component.q_b
q2[20] <= altsyncram:altsyncram_component.q_b
q2[21] <= altsyncram:altsyncram_component.q_b
q2[22] <= altsyncram:altsyncram_component.q_b
q2[23] <= altsyncram:altsyncram_component.q_b


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component
wren_a => altsyncram_rnp2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_rnp2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rnp2:auto_generated.data_a[0]
data_a[1] => altsyncram_rnp2:auto_generated.data_a[1]
data_a[2] => altsyncram_rnp2:auto_generated.data_a[2]
data_a[3] => altsyncram_rnp2:auto_generated.data_a[3]
data_a[4] => altsyncram_rnp2:auto_generated.data_a[4]
data_a[5] => altsyncram_rnp2:auto_generated.data_a[5]
data_a[6] => altsyncram_rnp2:auto_generated.data_a[6]
data_a[7] => altsyncram_rnp2:auto_generated.data_a[7]
data_a[8] => altsyncram_rnp2:auto_generated.data_a[8]
data_a[9] => altsyncram_rnp2:auto_generated.data_a[9]
data_a[10] => altsyncram_rnp2:auto_generated.data_a[10]
data_a[11] => altsyncram_rnp2:auto_generated.data_a[11]
data_a[12] => altsyncram_rnp2:auto_generated.data_a[12]
data_a[13] => altsyncram_rnp2:auto_generated.data_a[13]
data_a[14] => altsyncram_rnp2:auto_generated.data_a[14]
data_a[15] => altsyncram_rnp2:auto_generated.data_a[15]
data_a[16] => altsyncram_rnp2:auto_generated.data_a[16]
data_a[17] => altsyncram_rnp2:auto_generated.data_a[17]
data_a[18] => altsyncram_rnp2:auto_generated.data_a[18]
data_a[19] => altsyncram_rnp2:auto_generated.data_a[19]
data_a[20] => altsyncram_rnp2:auto_generated.data_a[20]
data_a[21] => altsyncram_rnp2:auto_generated.data_a[21]
data_a[22] => altsyncram_rnp2:auto_generated.data_a[22]
data_a[23] => altsyncram_rnp2:auto_generated.data_a[23]
data_b[0] => altsyncram_rnp2:auto_generated.data_b[0]
data_b[1] => altsyncram_rnp2:auto_generated.data_b[1]
data_b[2] => altsyncram_rnp2:auto_generated.data_b[2]
data_b[3] => altsyncram_rnp2:auto_generated.data_b[3]
data_b[4] => altsyncram_rnp2:auto_generated.data_b[4]
data_b[5] => altsyncram_rnp2:auto_generated.data_b[5]
data_b[6] => altsyncram_rnp2:auto_generated.data_b[6]
data_b[7] => altsyncram_rnp2:auto_generated.data_b[7]
data_b[8] => altsyncram_rnp2:auto_generated.data_b[8]
data_b[9] => altsyncram_rnp2:auto_generated.data_b[9]
data_b[10] => altsyncram_rnp2:auto_generated.data_b[10]
data_b[11] => altsyncram_rnp2:auto_generated.data_b[11]
data_b[12] => altsyncram_rnp2:auto_generated.data_b[12]
data_b[13] => altsyncram_rnp2:auto_generated.data_b[13]
data_b[14] => altsyncram_rnp2:auto_generated.data_b[14]
data_b[15] => altsyncram_rnp2:auto_generated.data_b[15]
data_b[16] => altsyncram_rnp2:auto_generated.data_b[16]
data_b[17] => altsyncram_rnp2:auto_generated.data_b[17]
data_b[18] => altsyncram_rnp2:auto_generated.data_b[18]
data_b[19] => altsyncram_rnp2:auto_generated.data_b[19]
data_b[20] => altsyncram_rnp2:auto_generated.data_b[20]
data_b[21] => altsyncram_rnp2:auto_generated.data_b[21]
data_b[22] => altsyncram_rnp2:auto_generated.data_b[22]
data_b[23] => altsyncram_rnp2:auto_generated.data_b[23]
address_a[0] => altsyncram_rnp2:auto_generated.address_a[0]
address_a[1] => altsyncram_rnp2:auto_generated.address_a[1]
address_a[2] => altsyncram_rnp2:auto_generated.address_a[2]
address_a[3] => altsyncram_rnp2:auto_generated.address_a[3]
address_a[4] => altsyncram_rnp2:auto_generated.address_a[4]
address_a[5] => altsyncram_rnp2:auto_generated.address_a[5]
address_a[6] => altsyncram_rnp2:auto_generated.address_a[6]
address_a[7] => altsyncram_rnp2:auto_generated.address_a[7]
address_a[8] => altsyncram_rnp2:auto_generated.address_a[8]
address_a[9] => altsyncram_rnp2:auto_generated.address_a[9]
address_a[10] => altsyncram_rnp2:auto_generated.address_a[10]
address_a[11] => altsyncram_rnp2:auto_generated.address_a[11]
address_a[12] => altsyncram_rnp2:auto_generated.address_a[12]
address_a[13] => altsyncram_rnp2:auto_generated.address_a[13]
address_a[14] => altsyncram_rnp2:auto_generated.address_a[14]
address_a[15] => altsyncram_rnp2:auto_generated.address_a[15]
address_a[16] => altsyncram_rnp2:auto_generated.address_a[16]
address_a[17] => altsyncram_rnp2:auto_generated.address_a[17]
address_a[18] => altsyncram_rnp2:auto_generated.address_a[18]
address_a[19] => altsyncram_rnp2:auto_generated.address_a[19]
address_a[20] => altsyncram_rnp2:auto_generated.address_a[20]
address_a[21] => altsyncram_rnp2:auto_generated.address_a[21]
address_a[22] => altsyncram_rnp2:auto_generated.address_a[22]
address_a[23] => altsyncram_rnp2:auto_generated.address_a[23]
address_b[0] => altsyncram_rnp2:auto_generated.address_b[0]
address_b[1] => altsyncram_rnp2:auto_generated.address_b[1]
address_b[2] => altsyncram_rnp2:auto_generated.address_b[2]
address_b[3] => altsyncram_rnp2:auto_generated.address_b[3]
address_b[4] => altsyncram_rnp2:auto_generated.address_b[4]
address_b[5] => altsyncram_rnp2:auto_generated.address_b[5]
address_b[6] => altsyncram_rnp2:auto_generated.address_b[6]
address_b[7] => altsyncram_rnp2:auto_generated.address_b[7]
address_b[8] => altsyncram_rnp2:auto_generated.address_b[8]
address_b[9] => altsyncram_rnp2:auto_generated.address_b[9]
address_b[10] => altsyncram_rnp2:auto_generated.address_b[10]
address_b[11] => altsyncram_rnp2:auto_generated.address_b[11]
address_b[12] => altsyncram_rnp2:auto_generated.address_b[12]
address_b[13] => altsyncram_rnp2:auto_generated.address_b[13]
address_b[14] => altsyncram_rnp2:auto_generated.address_b[14]
address_b[15] => altsyncram_rnp2:auto_generated.address_b[15]
address_b[16] => altsyncram_rnp2:auto_generated.address_b[16]
address_b[17] => altsyncram_rnp2:auto_generated.address_b[17]
address_b[18] => altsyncram_rnp2:auto_generated.address_b[18]
address_b[19] => altsyncram_rnp2:auto_generated.address_b[19]
address_b[20] => altsyncram_rnp2:auto_generated.address_b[20]
address_b[21] => altsyncram_rnp2:auto_generated.address_b[21]
address_b[22] => altsyncram_rnp2:auto_generated.address_b[22]
address_b[23] => altsyncram_rnp2:auto_generated.address_b[23]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rnp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rnp2:auto_generated.q_a[0]
q_a[1] <= altsyncram_rnp2:auto_generated.q_a[1]
q_a[2] <= altsyncram_rnp2:auto_generated.q_a[2]
q_a[3] <= altsyncram_rnp2:auto_generated.q_a[3]
q_a[4] <= altsyncram_rnp2:auto_generated.q_a[4]
q_a[5] <= altsyncram_rnp2:auto_generated.q_a[5]
q_a[6] <= altsyncram_rnp2:auto_generated.q_a[6]
q_a[7] <= altsyncram_rnp2:auto_generated.q_a[7]
q_a[8] <= altsyncram_rnp2:auto_generated.q_a[8]
q_a[9] <= altsyncram_rnp2:auto_generated.q_a[9]
q_a[10] <= altsyncram_rnp2:auto_generated.q_a[10]
q_a[11] <= altsyncram_rnp2:auto_generated.q_a[11]
q_a[12] <= altsyncram_rnp2:auto_generated.q_a[12]
q_a[13] <= altsyncram_rnp2:auto_generated.q_a[13]
q_a[14] <= altsyncram_rnp2:auto_generated.q_a[14]
q_a[15] <= altsyncram_rnp2:auto_generated.q_a[15]
q_a[16] <= altsyncram_rnp2:auto_generated.q_a[16]
q_a[17] <= altsyncram_rnp2:auto_generated.q_a[17]
q_a[18] <= altsyncram_rnp2:auto_generated.q_a[18]
q_a[19] <= altsyncram_rnp2:auto_generated.q_a[19]
q_a[20] <= altsyncram_rnp2:auto_generated.q_a[20]
q_a[21] <= altsyncram_rnp2:auto_generated.q_a[21]
q_a[22] <= altsyncram_rnp2:auto_generated.q_a[22]
q_a[23] <= altsyncram_rnp2:auto_generated.q_a[23]
q_b[0] <= altsyncram_rnp2:auto_generated.q_b[0]
q_b[1] <= altsyncram_rnp2:auto_generated.q_b[1]
q_b[2] <= altsyncram_rnp2:auto_generated.q_b[2]
q_b[3] <= altsyncram_rnp2:auto_generated.q_b[3]
q_b[4] <= altsyncram_rnp2:auto_generated.q_b[4]
q_b[5] <= altsyncram_rnp2:auto_generated.q_b[5]
q_b[6] <= altsyncram_rnp2:auto_generated.q_b[6]
q_b[7] <= altsyncram_rnp2:auto_generated.q_b[7]
q_b[8] <= altsyncram_rnp2:auto_generated.q_b[8]
q_b[9] <= altsyncram_rnp2:auto_generated.q_b[9]
q_b[10] <= altsyncram_rnp2:auto_generated.q_b[10]
q_b[11] <= altsyncram_rnp2:auto_generated.q_b[11]
q_b[12] <= altsyncram_rnp2:auto_generated.q_b[12]
q_b[13] <= altsyncram_rnp2:auto_generated.q_b[13]
q_b[14] <= altsyncram_rnp2:auto_generated.q_b[14]
q_b[15] <= altsyncram_rnp2:auto_generated.q_b[15]
q_b[16] <= altsyncram_rnp2:auto_generated.q_b[16]
q_b[17] <= altsyncram_rnp2:auto_generated.q_b[17]
q_b[18] <= altsyncram_rnp2:auto_generated.q_b[18]
q_b[19] <= altsyncram_rnp2:auto_generated.q_b[19]
q_b[20] <= altsyncram_rnp2:auto_generated.q_b[20]
q_b[21] <= altsyncram_rnp2:auto_generated.q_b[21]
q_b[22] <= altsyncram_rnp2:auto_generated.q_b[22]
q_b[23] <= altsyncram_rnp2:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ~NO_FANOUT~
address_a[13] => ~NO_FANOUT~
address_a[14] => ~NO_FANOUT~
address_a[15] => ~NO_FANOUT~
address_a[16] => ~NO_FANOUT~
address_a[17] => ~NO_FANOUT~
address_a[18] => ~NO_FANOUT~
address_a[19] => ~NO_FANOUT~
address_a[20] => ~NO_FANOUT~
address_a[21] => ~NO_FANOUT~
address_a[22] => ~NO_FANOUT~
address_a[23] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[12] => ~NO_FANOUT~
address_b[13] => ~NO_FANOUT~
address_b[14] => ~NO_FANOUT~
address_b[15] => ~NO_FANOUT~
address_b[16] => ~NO_FANOUT~
address_b[17] => ~NO_FANOUT~
address_b[18] => ~NO_FANOUT~
address_b[19] => ~NO_FANOUT~
address_b[20] => ~NO_FANOUT~
address_b[21] => ~NO_FANOUT~
address_b[22] => ~NO_FANOUT~
address_b[23] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8
address1[0] => address1[0].IN1
address1[1] => address1[1].IN1
address1[2] => address1[2].IN1
address1[3] => address1[3].IN1
address1[4] => address1[4].IN1
address1[5] => address1[5].IN1
address1[6] => address1[6].IN1
address1[7] => address1[7].IN1
address1[8] => address1[8].IN1
address1[9] => address1[9].IN1
address1[10] => address1[10].IN1
address1[11] => address1[11].IN1
address2[0] => address2[0].IN1
address2[1] => address2[1].IN1
address2[2] => address2[2].IN1
address2[3] => address2[3].IN1
address2[4] => address2[4].IN1
address2[5] => address2[5].IN1
address2[6] => address2[6].IN1
address2[7] => address2[7].IN1
address2[8] => address2[8].IN1
address2[9] => address2[9].IN1
address2[10] => address2[10].IN1
address2[11] => address2[11].IN1
clock => clock.IN1
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
wren => wren.IN2
q1[0] <= altsyncram:altsyncram_component.q_a
q1[1] <= altsyncram:altsyncram_component.q_a
q1[2] <= altsyncram:altsyncram_component.q_a
q1[3] <= altsyncram:altsyncram_component.q_a
q1[4] <= altsyncram:altsyncram_component.q_a
q1[5] <= altsyncram:altsyncram_component.q_a
q1[6] <= altsyncram:altsyncram_component.q_a
q1[7] <= altsyncram:altsyncram_component.q_a
q1[8] <= altsyncram:altsyncram_component.q_a
q1[9] <= altsyncram:altsyncram_component.q_a
q1[10] <= altsyncram:altsyncram_component.q_a
q1[11] <= altsyncram:altsyncram_component.q_a
q1[12] <= altsyncram:altsyncram_component.q_a
q1[13] <= altsyncram:altsyncram_component.q_a
q1[14] <= altsyncram:altsyncram_component.q_a
q1[15] <= altsyncram:altsyncram_component.q_a
q1[16] <= altsyncram:altsyncram_component.q_a
q1[17] <= altsyncram:altsyncram_component.q_a
q1[18] <= altsyncram:altsyncram_component.q_a
q1[19] <= altsyncram:altsyncram_component.q_a
q1[20] <= altsyncram:altsyncram_component.q_a
q1[21] <= altsyncram:altsyncram_component.q_a
q1[22] <= altsyncram:altsyncram_component.q_a
q1[23] <= altsyncram:altsyncram_component.q_a
q2[0] <= altsyncram:altsyncram_component.q_b
q2[1] <= altsyncram:altsyncram_component.q_b
q2[2] <= altsyncram:altsyncram_component.q_b
q2[3] <= altsyncram:altsyncram_component.q_b
q2[4] <= altsyncram:altsyncram_component.q_b
q2[5] <= altsyncram:altsyncram_component.q_b
q2[6] <= altsyncram:altsyncram_component.q_b
q2[7] <= altsyncram:altsyncram_component.q_b
q2[8] <= altsyncram:altsyncram_component.q_b
q2[9] <= altsyncram:altsyncram_component.q_b
q2[10] <= altsyncram:altsyncram_component.q_b
q2[11] <= altsyncram:altsyncram_component.q_b
q2[12] <= altsyncram:altsyncram_component.q_b
q2[13] <= altsyncram:altsyncram_component.q_b
q2[14] <= altsyncram:altsyncram_component.q_b
q2[15] <= altsyncram:altsyncram_component.q_b
q2[16] <= altsyncram:altsyncram_component.q_b
q2[17] <= altsyncram:altsyncram_component.q_b
q2[18] <= altsyncram:altsyncram_component.q_b
q2[19] <= altsyncram:altsyncram_component.q_b
q2[20] <= altsyncram:altsyncram_component.q_b
q2[21] <= altsyncram:altsyncram_component.q_b
q2[22] <= altsyncram:altsyncram_component.q_b
q2[23] <= altsyncram:altsyncram_component.q_b


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component
wren_a => altsyncram_rnp2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_rnp2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rnp2:auto_generated.data_a[0]
data_a[1] => altsyncram_rnp2:auto_generated.data_a[1]
data_a[2] => altsyncram_rnp2:auto_generated.data_a[2]
data_a[3] => altsyncram_rnp2:auto_generated.data_a[3]
data_a[4] => altsyncram_rnp2:auto_generated.data_a[4]
data_a[5] => altsyncram_rnp2:auto_generated.data_a[5]
data_a[6] => altsyncram_rnp2:auto_generated.data_a[6]
data_a[7] => altsyncram_rnp2:auto_generated.data_a[7]
data_a[8] => altsyncram_rnp2:auto_generated.data_a[8]
data_a[9] => altsyncram_rnp2:auto_generated.data_a[9]
data_a[10] => altsyncram_rnp2:auto_generated.data_a[10]
data_a[11] => altsyncram_rnp2:auto_generated.data_a[11]
data_a[12] => altsyncram_rnp2:auto_generated.data_a[12]
data_a[13] => altsyncram_rnp2:auto_generated.data_a[13]
data_a[14] => altsyncram_rnp2:auto_generated.data_a[14]
data_a[15] => altsyncram_rnp2:auto_generated.data_a[15]
data_a[16] => altsyncram_rnp2:auto_generated.data_a[16]
data_a[17] => altsyncram_rnp2:auto_generated.data_a[17]
data_a[18] => altsyncram_rnp2:auto_generated.data_a[18]
data_a[19] => altsyncram_rnp2:auto_generated.data_a[19]
data_a[20] => altsyncram_rnp2:auto_generated.data_a[20]
data_a[21] => altsyncram_rnp2:auto_generated.data_a[21]
data_a[22] => altsyncram_rnp2:auto_generated.data_a[22]
data_a[23] => altsyncram_rnp2:auto_generated.data_a[23]
data_b[0] => altsyncram_rnp2:auto_generated.data_b[0]
data_b[1] => altsyncram_rnp2:auto_generated.data_b[1]
data_b[2] => altsyncram_rnp2:auto_generated.data_b[2]
data_b[3] => altsyncram_rnp2:auto_generated.data_b[3]
data_b[4] => altsyncram_rnp2:auto_generated.data_b[4]
data_b[5] => altsyncram_rnp2:auto_generated.data_b[5]
data_b[6] => altsyncram_rnp2:auto_generated.data_b[6]
data_b[7] => altsyncram_rnp2:auto_generated.data_b[7]
data_b[8] => altsyncram_rnp2:auto_generated.data_b[8]
data_b[9] => altsyncram_rnp2:auto_generated.data_b[9]
data_b[10] => altsyncram_rnp2:auto_generated.data_b[10]
data_b[11] => altsyncram_rnp2:auto_generated.data_b[11]
data_b[12] => altsyncram_rnp2:auto_generated.data_b[12]
data_b[13] => altsyncram_rnp2:auto_generated.data_b[13]
data_b[14] => altsyncram_rnp2:auto_generated.data_b[14]
data_b[15] => altsyncram_rnp2:auto_generated.data_b[15]
data_b[16] => altsyncram_rnp2:auto_generated.data_b[16]
data_b[17] => altsyncram_rnp2:auto_generated.data_b[17]
data_b[18] => altsyncram_rnp2:auto_generated.data_b[18]
data_b[19] => altsyncram_rnp2:auto_generated.data_b[19]
data_b[20] => altsyncram_rnp2:auto_generated.data_b[20]
data_b[21] => altsyncram_rnp2:auto_generated.data_b[21]
data_b[22] => altsyncram_rnp2:auto_generated.data_b[22]
data_b[23] => altsyncram_rnp2:auto_generated.data_b[23]
address_a[0] => altsyncram_rnp2:auto_generated.address_a[0]
address_a[1] => altsyncram_rnp2:auto_generated.address_a[1]
address_a[2] => altsyncram_rnp2:auto_generated.address_a[2]
address_a[3] => altsyncram_rnp2:auto_generated.address_a[3]
address_a[4] => altsyncram_rnp2:auto_generated.address_a[4]
address_a[5] => altsyncram_rnp2:auto_generated.address_a[5]
address_a[6] => altsyncram_rnp2:auto_generated.address_a[6]
address_a[7] => altsyncram_rnp2:auto_generated.address_a[7]
address_a[8] => altsyncram_rnp2:auto_generated.address_a[8]
address_a[9] => altsyncram_rnp2:auto_generated.address_a[9]
address_a[10] => altsyncram_rnp2:auto_generated.address_a[10]
address_a[11] => altsyncram_rnp2:auto_generated.address_a[11]
address_a[12] => altsyncram_rnp2:auto_generated.address_a[12]
address_a[13] => altsyncram_rnp2:auto_generated.address_a[13]
address_a[14] => altsyncram_rnp2:auto_generated.address_a[14]
address_a[15] => altsyncram_rnp2:auto_generated.address_a[15]
address_a[16] => altsyncram_rnp2:auto_generated.address_a[16]
address_a[17] => altsyncram_rnp2:auto_generated.address_a[17]
address_a[18] => altsyncram_rnp2:auto_generated.address_a[18]
address_a[19] => altsyncram_rnp2:auto_generated.address_a[19]
address_a[20] => altsyncram_rnp2:auto_generated.address_a[20]
address_a[21] => altsyncram_rnp2:auto_generated.address_a[21]
address_a[22] => altsyncram_rnp2:auto_generated.address_a[22]
address_a[23] => altsyncram_rnp2:auto_generated.address_a[23]
address_b[0] => altsyncram_rnp2:auto_generated.address_b[0]
address_b[1] => altsyncram_rnp2:auto_generated.address_b[1]
address_b[2] => altsyncram_rnp2:auto_generated.address_b[2]
address_b[3] => altsyncram_rnp2:auto_generated.address_b[3]
address_b[4] => altsyncram_rnp2:auto_generated.address_b[4]
address_b[5] => altsyncram_rnp2:auto_generated.address_b[5]
address_b[6] => altsyncram_rnp2:auto_generated.address_b[6]
address_b[7] => altsyncram_rnp2:auto_generated.address_b[7]
address_b[8] => altsyncram_rnp2:auto_generated.address_b[8]
address_b[9] => altsyncram_rnp2:auto_generated.address_b[9]
address_b[10] => altsyncram_rnp2:auto_generated.address_b[10]
address_b[11] => altsyncram_rnp2:auto_generated.address_b[11]
address_b[12] => altsyncram_rnp2:auto_generated.address_b[12]
address_b[13] => altsyncram_rnp2:auto_generated.address_b[13]
address_b[14] => altsyncram_rnp2:auto_generated.address_b[14]
address_b[15] => altsyncram_rnp2:auto_generated.address_b[15]
address_b[16] => altsyncram_rnp2:auto_generated.address_b[16]
address_b[17] => altsyncram_rnp2:auto_generated.address_b[17]
address_b[18] => altsyncram_rnp2:auto_generated.address_b[18]
address_b[19] => altsyncram_rnp2:auto_generated.address_b[19]
address_b[20] => altsyncram_rnp2:auto_generated.address_b[20]
address_b[21] => altsyncram_rnp2:auto_generated.address_b[21]
address_b[22] => altsyncram_rnp2:auto_generated.address_b[22]
address_b[23] => altsyncram_rnp2:auto_generated.address_b[23]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rnp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rnp2:auto_generated.q_a[0]
q_a[1] <= altsyncram_rnp2:auto_generated.q_a[1]
q_a[2] <= altsyncram_rnp2:auto_generated.q_a[2]
q_a[3] <= altsyncram_rnp2:auto_generated.q_a[3]
q_a[4] <= altsyncram_rnp2:auto_generated.q_a[4]
q_a[5] <= altsyncram_rnp2:auto_generated.q_a[5]
q_a[6] <= altsyncram_rnp2:auto_generated.q_a[6]
q_a[7] <= altsyncram_rnp2:auto_generated.q_a[7]
q_a[8] <= altsyncram_rnp2:auto_generated.q_a[8]
q_a[9] <= altsyncram_rnp2:auto_generated.q_a[9]
q_a[10] <= altsyncram_rnp2:auto_generated.q_a[10]
q_a[11] <= altsyncram_rnp2:auto_generated.q_a[11]
q_a[12] <= altsyncram_rnp2:auto_generated.q_a[12]
q_a[13] <= altsyncram_rnp2:auto_generated.q_a[13]
q_a[14] <= altsyncram_rnp2:auto_generated.q_a[14]
q_a[15] <= altsyncram_rnp2:auto_generated.q_a[15]
q_a[16] <= altsyncram_rnp2:auto_generated.q_a[16]
q_a[17] <= altsyncram_rnp2:auto_generated.q_a[17]
q_a[18] <= altsyncram_rnp2:auto_generated.q_a[18]
q_a[19] <= altsyncram_rnp2:auto_generated.q_a[19]
q_a[20] <= altsyncram_rnp2:auto_generated.q_a[20]
q_a[21] <= altsyncram_rnp2:auto_generated.q_a[21]
q_a[22] <= altsyncram_rnp2:auto_generated.q_a[22]
q_a[23] <= altsyncram_rnp2:auto_generated.q_a[23]
q_b[0] <= altsyncram_rnp2:auto_generated.q_b[0]
q_b[1] <= altsyncram_rnp2:auto_generated.q_b[1]
q_b[2] <= altsyncram_rnp2:auto_generated.q_b[2]
q_b[3] <= altsyncram_rnp2:auto_generated.q_b[3]
q_b[4] <= altsyncram_rnp2:auto_generated.q_b[4]
q_b[5] <= altsyncram_rnp2:auto_generated.q_b[5]
q_b[6] <= altsyncram_rnp2:auto_generated.q_b[6]
q_b[7] <= altsyncram_rnp2:auto_generated.q_b[7]
q_b[8] <= altsyncram_rnp2:auto_generated.q_b[8]
q_b[9] <= altsyncram_rnp2:auto_generated.q_b[9]
q_b[10] <= altsyncram_rnp2:auto_generated.q_b[10]
q_b[11] <= altsyncram_rnp2:auto_generated.q_b[11]
q_b[12] <= altsyncram_rnp2:auto_generated.q_b[12]
q_b[13] <= altsyncram_rnp2:auto_generated.q_b[13]
q_b[14] <= altsyncram_rnp2:auto_generated.q_b[14]
q_b[15] <= altsyncram_rnp2:auto_generated.q_b[15]
q_b[16] <= altsyncram_rnp2:auto_generated.q_b[16]
q_b[17] <= altsyncram_rnp2:auto_generated.q_b[17]
q_b[18] <= altsyncram_rnp2:auto_generated.q_b[18]
q_b[19] <= altsyncram_rnp2:auto_generated.q_b[19]
q_b[20] <= altsyncram_rnp2:auto_generated.q_b[20]
q_b[21] <= altsyncram_rnp2:auto_generated.q_b[21]
q_b[22] <= altsyncram_rnp2:auto_generated.q_b[22]
q_b[23] <= altsyncram_rnp2:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ~NO_FANOUT~
address_a[13] => ~NO_FANOUT~
address_a[14] => ~NO_FANOUT~
address_a[15] => ~NO_FANOUT~
address_a[16] => ~NO_FANOUT~
address_a[17] => ~NO_FANOUT~
address_a[18] => ~NO_FANOUT~
address_a[19] => ~NO_FANOUT~
address_a[20] => ~NO_FANOUT~
address_a[21] => ~NO_FANOUT~
address_a[22] => ~NO_FANOUT~
address_a[23] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[12] => ~NO_FANOUT~
address_b[13] => ~NO_FANOUT~
address_b[14] => ~NO_FANOUT~
address_b[15] => ~NO_FANOUT~
address_b[16] => ~NO_FANOUT~
address_b[17] => ~NO_FANOUT~
address_b[18] => ~NO_FANOUT~
address_b[19] => ~NO_FANOUT~
address_b[20] => ~NO_FANOUT~
address_b[21] => ~NO_FANOUT~
address_b[22] => ~NO_FANOUT~
address_b[23] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9
address1[0] => address1[0].IN1
address1[1] => address1[1].IN1
address1[2] => address1[2].IN1
address1[3] => address1[3].IN1
address1[4] => address1[4].IN1
address1[5] => address1[5].IN1
address1[6] => address1[6].IN1
address1[7] => address1[7].IN1
address1[8] => address1[8].IN1
address1[9] => address1[9].IN1
address1[10] => address1[10].IN1
address1[11] => address1[11].IN1
address2[0] => address2[0].IN1
address2[1] => address2[1].IN1
address2[2] => address2[2].IN1
address2[3] => address2[3].IN1
address2[4] => address2[4].IN1
address2[5] => address2[5].IN1
address2[6] => address2[6].IN1
address2[7] => address2[7].IN1
address2[8] => address2[8].IN1
address2[9] => address2[9].IN1
address2[10] => address2[10].IN1
address2[11] => address2[11].IN1
clock => clock.IN1
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
wren => wren.IN2
q1[0] <= altsyncram:altsyncram_component.q_a
q1[1] <= altsyncram:altsyncram_component.q_a
q1[2] <= altsyncram:altsyncram_component.q_a
q1[3] <= altsyncram:altsyncram_component.q_a
q1[4] <= altsyncram:altsyncram_component.q_a
q1[5] <= altsyncram:altsyncram_component.q_a
q1[6] <= altsyncram:altsyncram_component.q_a
q1[7] <= altsyncram:altsyncram_component.q_a
q1[8] <= altsyncram:altsyncram_component.q_a
q1[9] <= altsyncram:altsyncram_component.q_a
q1[10] <= altsyncram:altsyncram_component.q_a
q1[11] <= altsyncram:altsyncram_component.q_a
q1[12] <= altsyncram:altsyncram_component.q_a
q1[13] <= altsyncram:altsyncram_component.q_a
q1[14] <= altsyncram:altsyncram_component.q_a
q1[15] <= altsyncram:altsyncram_component.q_a
q1[16] <= altsyncram:altsyncram_component.q_a
q1[17] <= altsyncram:altsyncram_component.q_a
q1[18] <= altsyncram:altsyncram_component.q_a
q1[19] <= altsyncram:altsyncram_component.q_a
q1[20] <= altsyncram:altsyncram_component.q_a
q1[21] <= altsyncram:altsyncram_component.q_a
q1[22] <= altsyncram:altsyncram_component.q_a
q1[23] <= altsyncram:altsyncram_component.q_a
q2[0] <= altsyncram:altsyncram_component.q_b
q2[1] <= altsyncram:altsyncram_component.q_b
q2[2] <= altsyncram:altsyncram_component.q_b
q2[3] <= altsyncram:altsyncram_component.q_b
q2[4] <= altsyncram:altsyncram_component.q_b
q2[5] <= altsyncram:altsyncram_component.q_b
q2[6] <= altsyncram:altsyncram_component.q_b
q2[7] <= altsyncram:altsyncram_component.q_b
q2[8] <= altsyncram:altsyncram_component.q_b
q2[9] <= altsyncram:altsyncram_component.q_b
q2[10] <= altsyncram:altsyncram_component.q_b
q2[11] <= altsyncram:altsyncram_component.q_b
q2[12] <= altsyncram:altsyncram_component.q_b
q2[13] <= altsyncram:altsyncram_component.q_b
q2[14] <= altsyncram:altsyncram_component.q_b
q2[15] <= altsyncram:altsyncram_component.q_b
q2[16] <= altsyncram:altsyncram_component.q_b
q2[17] <= altsyncram:altsyncram_component.q_b
q2[18] <= altsyncram:altsyncram_component.q_b
q2[19] <= altsyncram:altsyncram_component.q_b
q2[20] <= altsyncram:altsyncram_component.q_b
q2[21] <= altsyncram:altsyncram_component.q_b
q2[22] <= altsyncram:altsyncram_component.q_b
q2[23] <= altsyncram:altsyncram_component.q_b


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component
wren_a => altsyncram_rnp2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_rnp2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rnp2:auto_generated.data_a[0]
data_a[1] => altsyncram_rnp2:auto_generated.data_a[1]
data_a[2] => altsyncram_rnp2:auto_generated.data_a[2]
data_a[3] => altsyncram_rnp2:auto_generated.data_a[3]
data_a[4] => altsyncram_rnp2:auto_generated.data_a[4]
data_a[5] => altsyncram_rnp2:auto_generated.data_a[5]
data_a[6] => altsyncram_rnp2:auto_generated.data_a[6]
data_a[7] => altsyncram_rnp2:auto_generated.data_a[7]
data_a[8] => altsyncram_rnp2:auto_generated.data_a[8]
data_a[9] => altsyncram_rnp2:auto_generated.data_a[9]
data_a[10] => altsyncram_rnp2:auto_generated.data_a[10]
data_a[11] => altsyncram_rnp2:auto_generated.data_a[11]
data_a[12] => altsyncram_rnp2:auto_generated.data_a[12]
data_a[13] => altsyncram_rnp2:auto_generated.data_a[13]
data_a[14] => altsyncram_rnp2:auto_generated.data_a[14]
data_a[15] => altsyncram_rnp2:auto_generated.data_a[15]
data_a[16] => altsyncram_rnp2:auto_generated.data_a[16]
data_a[17] => altsyncram_rnp2:auto_generated.data_a[17]
data_a[18] => altsyncram_rnp2:auto_generated.data_a[18]
data_a[19] => altsyncram_rnp2:auto_generated.data_a[19]
data_a[20] => altsyncram_rnp2:auto_generated.data_a[20]
data_a[21] => altsyncram_rnp2:auto_generated.data_a[21]
data_a[22] => altsyncram_rnp2:auto_generated.data_a[22]
data_a[23] => altsyncram_rnp2:auto_generated.data_a[23]
data_b[0] => altsyncram_rnp2:auto_generated.data_b[0]
data_b[1] => altsyncram_rnp2:auto_generated.data_b[1]
data_b[2] => altsyncram_rnp2:auto_generated.data_b[2]
data_b[3] => altsyncram_rnp2:auto_generated.data_b[3]
data_b[4] => altsyncram_rnp2:auto_generated.data_b[4]
data_b[5] => altsyncram_rnp2:auto_generated.data_b[5]
data_b[6] => altsyncram_rnp2:auto_generated.data_b[6]
data_b[7] => altsyncram_rnp2:auto_generated.data_b[7]
data_b[8] => altsyncram_rnp2:auto_generated.data_b[8]
data_b[9] => altsyncram_rnp2:auto_generated.data_b[9]
data_b[10] => altsyncram_rnp2:auto_generated.data_b[10]
data_b[11] => altsyncram_rnp2:auto_generated.data_b[11]
data_b[12] => altsyncram_rnp2:auto_generated.data_b[12]
data_b[13] => altsyncram_rnp2:auto_generated.data_b[13]
data_b[14] => altsyncram_rnp2:auto_generated.data_b[14]
data_b[15] => altsyncram_rnp2:auto_generated.data_b[15]
data_b[16] => altsyncram_rnp2:auto_generated.data_b[16]
data_b[17] => altsyncram_rnp2:auto_generated.data_b[17]
data_b[18] => altsyncram_rnp2:auto_generated.data_b[18]
data_b[19] => altsyncram_rnp2:auto_generated.data_b[19]
data_b[20] => altsyncram_rnp2:auto_generated.data_b[20]
data_b[21] => altsyncram_rnp2:auto_generated.data_b[21]
data_b[22] => altsyncram_rnp2:auto_generated.data_b[22]
data_b[23] => altsyncram_rnp2:auto_generated.data_b[23]
address_a[0] => altsyncram_rnp2:auto_generated.address_a[0]
address_a[1] => altsyncram_rnp2:auto_generated.address_a[1]
address_a[2] => altsyncram_rnp2:auto_generated.address_a[2]
address_a[3] => altsyncram_rnp2:auto_generated.address_a[3]
address_a[4] => altsyncram_rnp2:auto_generated.address_a[4]
address_a[5] => altsyncram_rnp2:auto_generated.address_a[5]
address_a[6] => altsyncram_rnp2:auto_generated.address_a[6]
address_a[7] => altsyncram_rnp2:auto_generated.address_a[7]
address_a[8] => altsyncram_rnp2:auto_generated.address_a[8]
address_a[9] => altsyncram_rnp2:auto_generated.address_a[9]
address_a[10] => altsyncram_rnp2:auto_generated.address_a[10]
address_a[11] => altsyncram_rnp2:auto_generated.address_a[11]
address_a[12] => altsyncram_rnp2:auto_generated.address_a[12]
address_a[13] => altsyncram_rnp2:auto_generated.address_a[13]
address_a[14] => altsyncram_rnp2:auto_generated.address_a[14]
address_a[15] => altsyncram_rnp2:auto_generated.address_a[15]
address_a[16] => altsyncram_rnp2:auto_generated.address_a[16]
address_a[17] => altsyncram_rnp2:auto_generated.address_a[17]
address_a[18] => altsyncram_rnp2:auto_generated.address_a[18]
address_a[19] => altsyncram_rnp2:auto_generated.address_a[19]
address_a[20] => altsyncram_rnp2:auto_generated.address_a[20]
address_a[21] => altsyncram_rnp2:auto_generated.address_a[21]
address_a[22] => altsyncram_rnp2:auto_generated.address_a[22]
address_a[23] => altsyncram_rnp2:auto_generated.address_a[23]
address_b[0] => altsyncram_rnp2:auto_generated.address_b[0]
address_b[1] => altsyncram_rnp2:auto_generated.address_b[1]
address_b[2] => altsyncram_rnp2:auto_generated.address_b[2]
address_b[3] => altsyncram_rnp2:auto_generated.address_b[3]
address_b[4] => altsyncram_rnp2:auto_generated.address_b[4]
address_b[5] => altsyncram_rnp2:auto_generated.address_b[5]
address_b[6] => altsyncram_rnp2:auto_generated.address_b[6]
address_b[7] => altsyncram_rnp2:auto_generated.address_b[7]
address_b[8] => altsyncram_rnp2:auto_generated.address_b[8]
address_b[9] => altsyncram_rnp2:auto_generated.address_b[9]
address_b[10] => altsyncram_rnp2:auto_generated.address_b[10]
address_b[11] => altsyncram_rnp2:auto_generated.address_b[11]
address_b[12] => altsyncram_rnp2:auto_generated.address_b[12]
address_b[13] => altsyncram_rnp2:auto_generated.address_b[13]
address_b[14] => altsyncram_rnp2:auto_generated.address_b[14]
address_b[15] => altsyncram_rnp2:auto_generated.address_b[15]
address_b[16] => altsyncram_rnp2:auto_generated.address_b[16]
address_b[17] => altsyncram_rnp2:auto_generated.address_b[17]
address_b[18] => altsyncram_rnp2:auto_generated.address_b[18]
address_b[19] => altsyncram_rnp2:auto_generated.address_b[19]
address_b[20] => altsyncram_rnp2:auto_generated.address_b[20]
address_b[21] => altsyncram_rnp2:auto_generated.address_b[21]
address_b[22] => altsyncram_rnp2:auto_generated.address_b[22]
address_b[23] => altsyncram_rnp2:auto_generated.address_b[23]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rnp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rnp2:auto_generated.q_a[0]
q_a[1] <= altsyncram_rnp2:auto_generated.q_a[1]
q_a[2] <= altsyncram_rnp2:auto_generated.q_a[2]
q_a[3] <= altsyncram_rnp2:auto_generated.q_a[3]
q_a[4] <= altsyncram_rnp2:auto_generated.q_a[4]
q_a[5] <= altsyncram_rnp2:auto_generated.q_a[5]
q_a[6] <= altsyncram_rnp2:auto_generated.q_a[6]
q_a[7] <= altsyncram_rnp2:auto_generated.q_a[7]
q_a[8] <= altsyncram_rnp2:auto_generated.q_a[8]
q_a[9] <= altsyncram_rnp2:auto_generated.q_a[9]
q_a[10] <= altsyncram_rnp2:auto_generated.q_a[10]
q_a[11] <= altsyncram_rnp2:auto_generated.q_a[11]
q_a[12] <= altsyncram_rnp2:auto_generated.q_a[12]
q_a[13] <= altsyncram_rnp2:auto_generated.q_a[13]
q_a[14] <= altsyncram_rnp2:auto_generated.q_a[14]
q_a[15] <= altsyncram_rnp2:auto_generated.q_a[15]
q_a[16] <= altsyncram_rnp2:auto_generated.q_a[16]
q_a[17] <= altsyncram_rnp2:auto_generated.q_a[17]
q_a[18] <= altsyncram_rnp2:auto_generated.q_a[18]
q_a[19] <= altsyncram_rnp2:auto_generated.q_a[19]
q_a[20] <= altsyncram_rnp2:auto_generated.q_a[20]
q_a[21] <= altsyncram_rnp2:auto_generated.q_a[21]
q_a[22] <= altsyncram_rnp2:auto_generated.q_a[22]
q_a[23] <= altsyncram_rnp2:auto_generated.q_a[23]
q_b[0] <= altsyncram_rnp2:auto_generated.q_b[0]
q_b[1] <= altsyncram_rnp2:auto_generated.q_b[1]
q_b[2] <= altsyncram_rnp2:auto_generated.q_b[2]
q_b[3] <= altsyncram_rnp2:auto_generated.q_b[3]
q_b[4] <= altsyncram_rnp2:auto_generated.q_b[4]
q_b[5] <= altsyncram_rnp2:auto_generated.q_b[5]
q_b[6] <= altsyncram_rnp2:auto_generated.q_b[6]
q_b[7] <= altsyncram_rnp2:auto_generated.q_b[7]
q_b[8] <= altsyncram_rnp2:auto_generated.q_b[8]
q_b[9] <= altsyncram_rnp2:auto_generated.q_b[9]
q_b[10] <= altsyncram_rnp2:auto_generated.q_b[10]
q_b[11] <= altsyncram_rnp2:auto_generated.q_b[11]
q_b[12] <= altsyncram_rnp2:auto_generated.q_b[12]
q_b[13] <= altsyncram_rnp2:auto_generated.q_b[13]
q_b[14] <= altsyncram_rnp2:auto_generated.q_b[14]
q_b[15] <= altsyncram_rnp2:auto_generated.q_b[15]
q_b[16] <= altsyncram_rnp2:auto_generated.q_b[16]
q_b[17] <= altsyncram_rnp2:auto_generated.q_b[17]
q_b[18] <= altsyncram_rnp2:auto_generated.q_b[18]
q_b[19] <= altsyncram_rnp2:auto_generated.q_b[19]
q_b[20] <= altsyncram_rnp2:auto_generated.q_b[20]
q_b[21] <= altsyncram_rnp2:auto_generated.q_b[21]
q_b[22] <= altsyncram_rnp2:auto_generated.q_b[22]
q_b[23] <= altsyncram_rnp2:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ~NO_FANOUT~
address_a[13] => ~NO_FANOUT~
address_a[14] => ~NO_FANOUT~
address_a[15] => ~NO_FANOUT~
address_a[16] => ~NO_FANOUT~
address_a[17] => ~NO_FANOUT~
address_a[18] => ~NO_FANOUT~
address_a[19] => ~NO_FANOUT~
address_a[20] => ~NO_FANOUT~
address_a[21] => ~NO_FANOUT~
address_a[22] => ~NO_FANOUT~
address_a[23] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[12] => ~NO_FANOUT~
address_b[13] => ~NO_FANOUT~
address_b[14] => ~NO_FANOUT~
address_b[15] => ~NO_FANOUT~
address_b[16] => ~NO_FANOUT~
address_b[17] => ~NO_FANOUT~
address_b[18] => ~NO_FANOUT~
address_b[19] => ~NO_FANOUT~
address_b[20] => ~NO_FANOUT~
address_b[21] => ~NO_FANOUT~
address_b[22] => ~NO_FANOUT~
address_b[23] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10
address1[0] => address1[0].IN1
address1[1] => address1[1].IN1
address1[2] => address1[2].IN1
address1[3] => address1[3].IN1
address1[4] => address1[4].IN1
address1[5] => address1[5].IN1
address1[6] => address1[6].IN1
address1[7] => address1[7].IN1
address1[8] => address1[8].IN1
address1[9] => address1[9].IN1
address1[10] => address1[10].IN1
address1[11] => address1[11].IN1
address2[0] => address2[0].IN1
address2[1] => address2[1].IN1
address2[2] => address2[2].IN1
address2[3] => address2[3].IN1
address2[4] => address2[4].IN1
address2[5] => address2[5].IN1
address2[6] => address2[6].IN1
address2[7] => address2[7].IN1
address2[8] => address2[8].IN1
address2[9] => address2[9].IN1
address2[10] => address2[10].IN1
address2[11] => address2[11].IN1
clock => clock.IN1
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
data[16] => data[16].IN2
data[17] => data[17].IN2
data[18] => data[18].IN2
data[19] => data[19].IN2
data[20] => data[20].IN2
data[21] => data[21].IN2
data[22] => data[22].IN2
data[23] => data[23].IN2
wren => wren.IN2
q1[0] <= altsyncram:altsyncram_component.q_a
q1[1] <= altsyncram:altsyncram_component.q_a
q1[2] <= altsyncram:altsyncram_component.q_a
q1[3] <= altsyncram:altsyncram_component.q_a
q1[4] <= altsyncram:altsyncram_component.q_a
q1[5] <= altsyncram:altsyncram_component.q_a
q1[6] <= altsyncram:altsyncram_component.q_a
q1[7] <= altsyncram:altsyncram_component.q_a
q1[8] <= altsyncram:altsyncram_component.q_a
q1[9] <= altsyncram:altsyncram_component.q_a
q1[10] <= altsyncram:altsyncram_component.q_a
q1[11] <= altsyncram:altsyncram_component.q_a
q1[12] <= altsyncram:altsyncram_component.q_a
q1[13] <= altsyncram:altsyncram_component.q_a
q1[14] <= altsyncram:altsyncram_component.q_a
q1[15] <= altsyncram:altsyncram_component.q_a
q1[16] <= altsyncram:altsyncram_component.q_a
q1[17] <= altsyncram:altsyncram_component.q_a
q1[18] <= altsyncram:altsyncram_component.q_a
q1[19] <= altsyncram:altsyncram_component.q_a
q1[20] <= altsyncram:altsyncram_component.q_a
q1[21] <= altsyncram:altsyncram_component.q_a
q1[22] <= altsyncram:altsyncram_component.q_a
q1[23] <= altsyncram:altsyncram_component.q_a
q2[0] <= altsyncram:altsyncram_component.q_b
q2[1] <= altsyncram:altsyncram_component.q_b
q2[2] <= altsyncram:altsyncram_component.q_b
q2[3] <= altsyncram:altsyncram_component.q_b
q2[4] <= altsyncram:altsyncram_component.q_b
q2[5] <= altsyncram:altsyncram_component.q_b
q2[6] <= altsyncram:altsyncram_component.q_b
q2[7] <= altsyncram:altsyncram_component.q_b
q2[8] <= altsyncram:altsyncram_component.q_b
q2[9] <= altsyncram:altsyncram_component.q_b
q2[10] <= altsyncram:altsyncram_component.q_b
q2[11] <= altsyncram:altsyncram_component.q_b
q2[12] <= altsyncram:altsyncram_component.q_b
q2[13] <= altsyncram:altsyncram_component.q_b
q2[14] <= altsyncram:altsyncram_component.q_b
q2[15] <= altsyncram:altsyncram_component.q_b
q2[16] <= altsyncram:altsyncram_component.q_b
q2[17] <= altsyncram:altsyncram_component.q_b
q2[18] <= altsyncram:altsyncram_component.q_b
q2[19] <= altsyncram:altsyncram_component.q_b
q2[20] <= altsyncram:altsyncram_component.q_b
q2[21] <= altsyncram:altsyncram_component.q_b
q2[22] <= altsyncram:altsyncram_component.q_b
q2[23] <= altsyncram:altsyncram_component.q_b


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component
wren_a => altsyncram_rnp2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_rnp2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rnp2:auto_generated.data_a[0]
data_a[1] => altsyncram_rnp2:auto_generated.data_a[1]
data_a[2] => altsyncram_rnp2:auto_generated.data_a[2]
data_a[3] => altsyncram_rnp2:auto_generated.data_a[3]
data_a[4] => altsyncram_rnp2:auto_generated.data_a[4]
data_a[5] => altsyncram_rnp2:auto_generated.data_a[5]
data_a[6] => altsyncram_rnp2:auto_generated.data_a[6]
data_a[7] => altsyncram_rnp2:auto_generated.data_a[7]
data_a[8] => altsyncram_rnp2:auto_generated.data_a[8]
data_a[9] => altsyncram_rnp2:auto_generated.data_a[9]
data_a[10] => altsyncram_rnp2:auto_generated.data_a[10]
data_a[11] => altsyncram_rnp2:auto_generated.data_a[11]
data_a[12] => altsyncram_rnp2:auto_generated.data_a[12]
data_a[13] => altsyncram_rnp2:auto_generated.data_a[13]
data_a[14] => altsyncram_rnp2:auto_generated.data_a[14]
data_a[15] => altsyncram_rnp2:auto_generated.data_a[15]
data_a[16] => altsyncram_rnp2:auto_generated.data_a[16]
data_a[17] => altsyncram_rnp2:auto_generated.data_a[17]
data_a[18] => altsyncram_rnp2:auto_generated.data_a[18]
data_a[19] => altsyncram_rnp2:auto_generated.data_a[19]
data_a[20] => altsyncram_rnp2:auto_generated.data_a[20]
data_a[21] => altsyncram_rnp2:auto_generated.data_a[21]
data_a[22] => altsyncram_rnp2:auto_generated.data_a[22]
data_a[23] => altsyncram_rnp2:auto_generated.data_a[23]
data_b[0] => altsyncram_rnp2:auto_generated.data_b[0]
data_b[1] => altsyncram_rnp2:auto_generated.data_b[1]
data_b[2] => altsyncram_rnp2:auto_generated.data_b[2]
data_b[3] => altsyncram_rnp2:auto_generated.data_b[3]
data_b[4] => altsyncram_rnp2:auto_generated.data_b[4]
data_b[5] => altsyncram_rnp2:auto_generated.data_b[5]
data_b[6] => altsyncram_rnp2:auto_generated.data_b[6]
data_b[7] => altsyncram_rnp2:auto_generated.data_b[7]
data_b[8] => altsyncram_rnp2:auto_generated.data_b[8]
data_b[9] => altsyncram_rnp2:auto_generated.data_b[9]
data_b[10] => altsyncram_rnp2:auto_generated.data_b[10]
data_b[11] => altsyncram_rnp2:auto_generated.data_b[11]
data_b[12] => altsyncram_rnp2:auto_generated.data_b[12]
data_b[13] => altsyncram_rnp2:auto_generated.data_b[13]
data_b[14] => altsyncram_rnp2:auto_generated.data_b[14]
data_b[15] => altsyncram_rnp2:auto_generated.data_b[15]
data_b[16] => altsyncram_rnp2:auto_generated.data_b[16]
data_b[17] => altsyncram_rnp2:auto_generated.data_b[17]
data_b[18] => altsyncram_rnp2:auto_generated.data_b[18]
data_b[19] => altsyncram_rnp2:auto_generated.data_b[19]
data_b[20] => altsyncram_rnp2:auto_generated.data_b[20]
data_b[21] => altsyncram_rnp2:auto_generated.data_b[21]
data_b[22] => altsyncram_rnp2:auto_generated.data_b[22]
data_b[23] => altsyncram_rnp2:auto_generated.data_b[23]
address_a[0] => altsyncram_rnp2:auto_generated.address_a[0]
address_a[1] => altsyncram_rnp2:auto_generated.address_a[1]
address_a[2] => altsyncram_rnp2:auto_generated.address_a[2]
address_a[3] => altsyncram_rnp2:auto_generated.address_a[3]
address_a[4] => altsyncram_rnp2:auto_generated.address_a[4]
address_a[5] => altsyncram_rnp2:auto_generated.address_a[5]
address_a[6] => altsyncram_rnp2:auto_generated.address_a[6]
address_a[7] => altsyncram_rnp2:auto_generated.address_a[7]
address_a[8] => altsyncram_rnp2:auto_generated.address_a[8]
address_a[9] => altsyncram_rnp2:auto_generated.address_a[9]
address_a[10] => altsyncram_rnp2:auto_generated.address_a[10]
address_a[11] => altsyncram_rnp2:auto_generated.address_a[11]
address_a[12] => altsyncram_rnp2:auto_generated.address_a[12]
address_a[13] => altsyncram_rnp2:auto_generated.address_a[13]
address_a[14] => altsyncram_rnp2:auto_generated.address_a[14]
address_a[15] => altsyncram_rnp2:auto_generated.address_a[15]
address_a[16] => altsyncram_rnp2:auto_generated.address_a[16]
address_a[17] => altsyncram_rnp2:auto_generated.address_a[17]
address_a[18] => altsyncram_rnp2:auto_generated.address_a[18]
address_a[19] => altsyncram_rnp2:auto_generated.address_a[19]
address_a[20] => altsyncram_rnp2:auto_generated.address_a[20]
address_a[21] => altsyncram_rnp2:auto_generated.address_a[21]
address_a[22] => altsyncram_rnp2:auto_generated.address_a[22]
address_a[23] => altsyncram_rnp2:auto_generated.address_a[23]
address_b[0] => altsyncram_rnp2:auto_generated.address_b[0]
address_b[1] => altsyncram_rnp2:auto_generated.address_b[1]
address_b[2] => altsyncram_rnp2:auto_generated.address_b[2]
address_b[3] => altsyncram_rnp2:auto_generated.address_b[3]
address_b[4] => altsyncram_rnp2:auto_generated.address_b[4]
address_b[5] => altsyncram_rnp2:auto_generated.address_b[5]
address_b[6] => altsyncram_rnp2:auto_generated.address_b[6]
address_b[7] => altsyncram_rnp2:auto_generated.address_b[7]
address_b[8] => altsyncram_rnp2:auto_generated.address_b[8]
address_b[9] => altsyncram_rnp2:auto_generated.address_b[9]
address_b[10] => altsyncram_rnp2:auto_generated.address_b[10]
address_b[11] => altsyncram_rnp2:auto_generated.address_b[11]
address_b[12] => altsyncram_rnp2:auto_generated.address_b[12]
address_b[13] => altsyncram_rnp2:auto_generated.address_b[13]
address_b[14] => altsyncram_rnp2:auto_generated.address_b[14]
address_b[15] => altsyncram_rnp2:auto_generated.address_b[15]
address_b[16] => altsyncram_rnp2:auto_generated.address_b[16]
address_b[17] => altsyncram_rnp2:auto_generated.address_b[17]
address_b[18] => altsyncram_rnp2:auto_generated.address_b[18]
address_b[19] => altsyncram_rnp2:auto_generated.address_b[19]
address_b[20] => altsyncram_rnp2:auto_generated.address_b[20]
address_b[21] => altsyncram_rnp2:auto_generated.address_b[21]
address_b[22] => altsyncram_rnp2:auto_generated.address_b[22]
address_b[23] => altsyncram_rnp2:auto_generated.address_b[23]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rnp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rnp2:auto_generated.q_a[0]
q_a[1] <= altsyncram_rnp2:auto_generated.q_a[1]
q_a[2] <= altsyncram_rnp2:auto_generated.q_a[2]
q_a[3] <= altsyncram_rnp2:auto_generated.q_a[3]
q_a[4] <= altsyncram_rnp2:auto_generated.q_a[4]
q_a[5] <= altsyncram_rnp2:auto_generated.q_a[5]
q_a[6] <= altsyncram_rnp2:auto_generated.q_a[6]
q_a[7] <= altsyncram_rnp2:auto_generated.q_a[7]
q_a[8] <= altsyncram_rnp2:auto_generated.q_a[8]
q_a[9] <= altsyncram_rnp2:auto_generated.q_a[9]
q_a[10] <= altsyncram_rnp2:auto_generated.q_a[10]
q_a[11] <= altsyncram_rnp2:auto_generated.q_a[11]
q_a[12] <= altsyncram_rnp2:auto_generated.q_a[12]
q_a[13] <= altsyncram_rnp2:auto_generated.q_a[13]
q_a[14] <= altsyncram_rnp2:auto_generated.q_a[14]
q_a[15] <= altsyncram_rnp2:auto_generated.q_a[15]
q_a[16] <= altsyncram_rnp2:auto_generated.q_a[16]
q_a[17] <= altsyncram_rnp2:auto_generated.q_a[17]
q_a[18] <= altsyncram_rnp2:auto_generated.q_a[18]
q_a[19] <= altsyncram_rnp2:auto_generated.q_a[19]
q_a[20] <= altsyncram_rnp2:auto_generated.q_a[20]
q_a[21] <= altsyncram_rnp2:auto_generated.q_a[21]
q_a[22] <= altsyncram_rnp2:auto_generated.q_a[22]
q_a[23] <= altsyncram_rnp2:auto_generated.q_a[23]
q_b[0] <= altsyncram_rnp2:auto_generated.q_b[0]
q_b[1] <= altsyncram_rnp2:auto_generated.q_b[1]
q_b[2] <= altsyncram_rnp2:auto_generated.q_b[2]
q_b[3] <= altsyncram_rnp2:auto_generated.q_b[3]
q_b[4] <= altsyncram_rnp2:auto_generated.q_b[4]
q_b[5] <= altsyncram_rnp2:auto_generated.q_b[5]
q_b[6] <= altsyncram_rnp2:auto_generated.q_b[6]
q_b[7] <= altsyncram_rnp2:auto_generated.q_b[7]
q_b[8] <= altsyncram_rnp2:auto_generated.q_b[8]
q_b[9] <= altsyncram_rnp2:auto_generated.q_b[9]
q_b[10] <= altsyncram_rnp2:auto_generated.q_b[10]
q_b[11] <= altsyncram_rnp2:auto_generated.q_b[11]
q_b[12] <= altsyncram_rnp2:auto_generated.q_b[12]
q_b[13] <= altsyncram_rnp2:auto_generated.q_b[13]
q_b[14] <= altsyncram_rnp2:auto_generated.q_b[14]
q_b[15] <= altsyncram_rnp2:auto_generated.q_b[15]
q_b[16] <= altsyncram_rnp2:auto_generated.q_b[16]
q_b[17] <= altsyncram_rnp2:auto_generated.q_b[17]
q_b[18] <= altsyncram_rnp2:auto_generated.q_b[18]
q_b[19] <= altsyncram_rnp2:auto_generated.q_b[19]
q_b[20] <= altsyncram_rnp2:auto_generated.q_b[20]
q_b[21] <= altsyncram_rnp2:auto_generated.q_b[21]
q_b[22] <= altsyncram_rnp2:auto_generated.q_b[22]
q_b[23] <= altsyncram_rnp2:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ~NO_FANOUT~
address_a[13] => ~NO_FANOUT~
address_a[14] => ~NO_FANOUT~
address_a[15] => ~NO_FANOUT~
address_a[16] => ~NO_FANOUT~
address_a[17] => ~NO_FANOUT~
address_a[18] => ~NO_FANOUT~
address_a[19] => ~NO_FANOUT~
address_a[20] => ~NO_FANOUT~
address_a[21] => ~NO_FANOUT~
address_a[22] => ~NO_FANOUT~
address_a[23] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[12] => ~NO_FANOUT~
address_b[13] => ~NO_FANOUT~
address_b[14] => ~NO_FANOUT~
address_b[15] => ~NO_FANOUT~
address_b[16] => ~NO_FANOUT~
address_b[17] => ~NO_FANOUT~
address_b[18] => ~NO_FANOUT~
address_b[19] => ~NO_FANOUT~
address_b[20] => ~NO_FANOUT~
address_b[21] => ~NO_FANOUT~
address_b[22] => ~NO_FANOUT~
address_b[23] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE


|DE1_SoC_TV|Background2:background
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|DE1_SoC_TV|Background2:background|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b6g1:auto_generated.address_a[0]
address_a[1] => altsyncram_b6g1:auto_generated.address_a[1]
address_a[2] => altsyncram_b6g1:auto_generated.address_a[2]
address_a[3] => altsyncram_b6g1:auto_generated.address_a[3]
address_a[4] => altsyncram_b6g1:auto_generated.address_a[4]
address_a[5] => altsyncram_b6g1:auto_generated.address_a[5]
address_a[6] => altsyncram_b6g1:auto_generated.address_a[6]
address_a[7] => altsyncram_b6g1:auto_generated.address_a[7]
address_a[8] => altsyncram_b6g1:auto_generated.address_a[8]
address_a[9] => altsyncram_b6g1:auto_generated.address_a[9]
address_a[10] => altsyncram_b6g1:auto_generated.address_a[10]
address_a[11] => altsyncram_b6g1:auto_generated.address_a[11]
address_a[12] => altsyncram_b6g1:auto_generated.address_a[12]
address_a[13] => altsyncram_b6g1:auto_generated.address_a[13]
address_a[14] => altsyncram_b6g1:auto_generated.address_a[14]
address_a[15] => altsyncram_b6g1:auto_generated.address_a[15]
address_a[16] => altsyncram_b6g1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b6g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b6g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_b6g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_b6g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_b6g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_b6g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_b6g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_b6g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_b6g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_b6g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_b6g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_b6g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_b6g1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_SoC_TV|Background2:background|altsyncram:altsyncram_component|altsyncram_b6g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
address_a[0] => ram_block1a160.PORTAADDR
address_a[0] => ram_block1a161.PORTAADDR
address_a[0] => ram_block1a162.PORTAADDR
address_a[0] => ram_block1a163.PORTAADDR
address_a[0] => ram_block1a164.PORTAADDR
address_a[0] => ram_block1a165.PORTAADDR
address_a[0] => ram_block1a166.PORTAADDR
address_a[0] => ram_block1a167.PORTAADDR
address_a[0] => ram_block1a168.PORTAADDR
address_a[0] => ram_block1a169.PORTAADDR
address_a[0] => ram_block1a170.PORTAADDR
address_a[0] => ram_block1a171.PORTAADDR
address_a[0] => ram_block1a172.PORTAADDR
address_a[0] => ram_block1a173.PORTAADDR
address_a[0] => ram_block1a174.PORTAADDR
address_a[0] => ram_block1a175.PORTAADDR
address_a[0] => ram_block1a176.PORTAADDR
address_a[0] => ram_block1a177.PORTAADDR
address_a[0] => ram_block1a178.PORTAADDR
address_a[0] => ram_block1a179.PORTAADDR
address_a[0] => ram_block1a180.PORTAADDR
address_a[0] => ram_block1a181.PORTAADDR
address_a[0] => ram_block1a182.PORTAADDR
address_a[0] => ram_block1a183.PORTAADDR
address_a[0] => ram_block1a184.PORTAADDR
address_a[0] => ram_block1a185.PORTAADDR
address_a[0] => ram_block1a186.PORTAADDR
address_a[0] => ram_block1a187.PORTAADDR
address_a[0] => ram_block1a188.PORTAADDR
address_a[0] => ram_block1a189.PORTAADDR
address_a[0] => ram_block1a190.PORTAADDR
address_a[0] => ram_block1a191.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[1] => ram_block1a128.PORTAADDR1
address_a[1] => ram_block1a129.PORTAADDR1
address_a[1] => ram_block1a130.PORTAADDR1
address_a[1] => ram_block1a131.PORTAADDR1
address_a[1] => ram_block1a132.PORTAADDR1
address_a[1] => ram_block1a133.PORTAADDR1
address_a[1] => ram_block1a134.PORTAADDR1
address_a[1] => ram_block1a135.PORTAADDR1
address_a[1] => ram_block1a136.PORTAADDR1
address_a[1] => ram_block1a137.PORTAADDR1
address_a[1] => ram_block1a138.PORTAADDR1
address_a[1] => ram_block1a139.PORTAADDR1
address_a[1] => ram_block1a140.PORTAADDR1
address_a[1] => ram_block1a141.PORTAADDR1
address_a[1] => ram_block1a142.PORTAADDR1
address_a[1] => ram_block1a143.PORTAADDR1
address_a[1] => ram_block1a144.PORTAADDR1
address_a[1] => ram_block1a145.PORTAADDR1
address_a[1] => ram_block1a146.PORTAADDR1
address_a[1] => ram_block1a147.PORTAADDR1
address_a[1] => ram_block1a148.PORTAADDR1
address_a[1] => ram_block1a149.PORTAADDR1
address_a[1] => ram_block1a150.PORTAADDR1
address_a[1] => ram_block1a151.PORTAADDR1
address_a[1] => ram_block1a152.PORTAADDR1
address_a[1] => ram_block1a153.PORTAADDR1
address_a[1] => ram_block1a154.PORTAADDR1
address_a[1] => ram_block1a155.PORTAADDR1
address_a[1] => ram_block1a156.PORTAADDR1
address_a[1] => ram_block1a157.PORTAADDR1
address_a[1] => ram_block1a158.PORTAADDR1
address_a[1] => ram_block1a159.PORTAADDR1
address_a[1] => ram_block1a160.PORTAADDR1
address_a[1] => ram_block1a161.PORTAADDR1
address_a[1] => ram_block1a162.PORTAADDR1
address_a[1] => ram_block1a163.PORTAADDR1
address_a[1] => ram_block1a164.PORTAADDR1
address_a[1] => ram_block1a165.PORTAADDR1
address_a[1] => ram_block1a166.PORTAADDR1
address_a[1] => ram_block1a167.PORTAADDR1
address_a[1] => ram_block1a168.PORTAADDR1
address_a[1] => ram_block1a169.PORTAADDR1
address_a[1] => ram_block1a170.PORTAADDR1
address_a[1] => ram_block1a171.PORTAADDR1
address_a[1] => ram_block1a172.PORTAADDR1
address_a[1] => ram_block1a173.PORTAADDR1
address_a[1] => ram_block1a174.PORTAADDR1
address_a[1] => ram_block1a175.PORTAADDR1
address_a[1] => ram_block1a176.PORTAADDR1
address_a[1] => ram_block1a177.PORTAADDR1
address_a[1] => ram_block1a178.PORTAADDR1
address_a[1] => ram_block1a179.PORTAADDR1
address_a[1] => ram_block1a180.PORTAADDR1
address_a[1] => ram_block1a181.PORTAADDR1
address_a[1] => ram_block1a182.PORTAADDR1
address_a[1] => ram_block1a183.PORTAADDR1
address_a[1] => ram_block1a184.PORTAADDR1
address_a[1] => ram_block1a185.PORTAADDR1
address_a[1] => ram_block1a186.PORTAADDR1
address_a[1] => ram_block1a187.PORTAADDR1
address_a[1] => ram_block1a188.PORTAADDR1
address_a[1] => ram_block1a189.PORTAADDR1
address_a[1] => ram_block1a190.PORTAADDR1
address_a[1] => ram_block1a191.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[2] => ram_block1a128.PORTAADDR2
address_a[2] => ram_block1a129.PORTAADDR2
address_a[2] => ram_block1a130.PORTAADDR2
address_a[2] => ram_block1a131.PORTAADDR2
address_a[2] => ram_block1a132.PORTAADDR2
address_a[2] => ram_block1a133.PORTAADDR2
address_a[2] => ram_block1a134.PORTAADDR2
address_a[2] => ram_block1a135.PORTAADDR2
address_a[2] => ram_block1a136.PORTAADDR2
address_a[2] => ram_block1a137.PORTAADDR2
address_a[2] => ram_block1a138.PORTAADDR2
address_a[2] => ram_block1a139.PORTAADDR2
address_a[2] => ram_block1a140.PORTAADDR2
address_a[2] => ram_block1a141.PORTAADDR2
address_a[2] => ram_block1a142.PORTAADDR2
address_a[2] => ram_block1a143.PORTAADDR2
address_a[2] => ram_block1a144.PORTAADDR2
address_a[2] => ram_block1a145.PORTAADDR2
address_a[2] => ram_block1a146.PORTAADDR2
address_a[2] => ram_block1a147.PORTAADDR2
address_a[2] => ram_block1a148.PORTAADDR2
address_a[2] => ram_block1a149.PORTAADDR2
address_a[2] => ram_block1a150.PORTAADDR2
address_a[2] => ram_block1a151.PORTAADDR2
address_a[2] => ram_block1a152.PORTAADDR2
address_a[2] => ram_block1a153.PORTAADDR2
address_a[2] => ram_block1a154.PORTAADDR2
address_a[2] => ram_block1a155.PORTAADDR2
address_a[2] => ram_block1a156.PORTAADDR2
address_a[2] => ram_block1a157.PORTAADDR2
address_a[2] => ram_block1a158.PORTAADDR2
address_a[2] => ram_block1a159.PORTAADDR2
address_a[2] => ram_block1a160.PORTAADDR2
address_a[2] => ram_block1a161.PORTAADDR2
address_a[2] => ram_block1a162.PORTAADDR2
address_a[2] => ram_block1a163.PORTAADDR2
address_a[2] => ram_block1a164.PORTAADDR2
address_a[2] => ram_block1a165.PORTAADDR2
address_a[2] => ram_block1a166.PORTAADDR2
address_a[2] => ram_block1a167.PORTAADDR2
address_a[2] => ram_block1a168.PORTAADDR2
address_a[2] => ram_block1a169.PORTAADDR2
address_a[2] => ram_block1a170.PORTAADDR2
address_a[2] => ram_block1a171.PORTAADDR2
address_a[2] => ram_block1a172.PORTAADDR2
address_a[2] => ram_block1a173.PORTAADDR2
address_a[2] => ram_block1a174.PORTAADDR2
address_a[2] => ram_block1a175.PORTAADDR2
address_a[2] => ram_block1a176.PORTAADDR2
address_a[2] => ram_block1a177.PORTAADDR2
address_a[2] => ram_block1a178.PORTAADDR2
address_a[2] => ram_block1a179.PORTAADDR2
address_a[2] => ram_block1a180.PORTAADDR2
address_a[2] => ram_block1a181.PORTAADDR2
address_a[2] => ram_block1a182.PORTAADDR2
address_a[2] => ram_block1a183.PORTAADDR2
address_a[2] => ram_block1a184.PORTAADDR2
address_a[2] => ram_block1a185.PORTAADDR2
address_a[2] => ram_block1a186.PORTAADDR2
address_a[2] => ram_block1a187.PORTAADDR2
address_a[2] => ram_block1a188.PORTAADDR2
address_a[2] => ram_block1a189.PORTAADDR2
address_a[2] => ram_block1a190.PORTAADDR2
address_a[2] => ram_block1a191.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[3] => ram_block1a128.PORTAADDR3
address_a[3] => ram_block1a129.PORTAADDR3
address_a[3] => ram_block1a130.PORTAADDR3
address_a[3] => ram_block1a131.PORTAADDR3
address_a[3] => ram_block1a132.PORTAADDR3
address_a[3] => ram_block1a133.PORTAADDR3
address_a[3] => ram_block1a134.PORTAADDR3
address_a[3] => ram_block1a135.PORTAADDR3
address_a[3] => ram_block1a136.PORTAADDR3
address_a[3] => ram_block1a137.PORTAADDR3
address_a[3] => ram_block1a138.PORTAADDR3
address_a[3] => ram_block1a139.PORTAADDR3
address_a[3] => ram_block1a140.PORTAADDR3
address_a[3] => ram_block1a141.PORTAADDR3
address_a[3] => ram_block1a142.PORTAADDR3
address_a[3] => ram_block1a143.PORTAADDR3
address_a[3] => ram_block1a144.PORTAADDR3
address_a[3] => ram_block1a145.PORTAADDR3
address_a[3] => ram_block1a146.PORTAADDR3
address_a[3] => ram_block1a147.PORTAADDR3
address_a[3] => ram_block1a148.PORTAADDR3
address_a[3] => ram_block1a149.PORTAADDR3
address_a[3] => ram_block1a150.PORTAADDR3
address_a[3] => ram_block1a151.PORTAADDR3
address_a[3] => ram_block1a152.PORTAADDR3
address_a[3] => ram_block1a153.PORTAADDR3
address_a[3] => ram_block1a154.PORTAADDR3
address_a[3] => ram_block1a155.PORTAADDR3
address_a[3] => ram_block1a156.PORTAADDR3
address_a[3] => ram_block1a157.PORTAADDR3
address_a[3] => ram_block1a158.PORTAADDR3
address_a[3] => ram_block1a159.PORTAADDR3
address_a[3] => ram_block1a160.PORTAADDR3
address_a[3] => ram_block1a161.PORTAADDR3
address_a[3] => ram_block1a162.PORTAADDR3
address_a[3] => ram_block1a163.PORTAADDR3
address_a[3] => ram_block1a164.PORTAADDR3
address_a[3] => ram_block1a165.PORTAADDR3
address_a[3] => ram_block1a166.PORTAADDR3
address_a[3] => ram_block1a167.PORTAADDR3
address_a[3] => ram_block1a168.PORTAADDR3
address_a[3] => ram_block1a169.PORTAADDR3
address_a[3] => ram_block1a170.PORTAADDR3
address_a[3] => ram_block1a171.PORTAADDR3
address_a[3] => ram_block1a172.PORTAADDR3
address_a[3] => ram_block1a173.PORTAADDR3
address_a[3] => ram_block1a174.PORTAADDR3
address_a[3] => ram_block1a175.PORTAADDR3
address_a[3] => ram_block1a176.PORTAADDR3
address_a[3] => ram_block1a177.PORTAADDR3
address_a[3] => ram_block1a178.PORTAADDR3
address_a[3] => ram_block1a179.PORTAADDR3
address_a[3] => ram_block1a180.PORTAADDR3
address_a[3] => ram_block1a181.PORTAADDR3
address_a[3] => ram_block1a182.PORTAADDR3
address_a[3] => ram_block1a183.PORTAADDR3
address_a[3] => ram_block1a184.PORTAADDR3
address_a[3] => ram_block1a185.PORTAADDR3
address_a[3] => ram_block1a186.PORTAADDR3
address_a[3] => ram_block1a187.PORTAADDR3
address_a[3] => ram_block1a188.PORTAADDR3
address_a[3] => ram_block1a189.PORTAADDR3
address_a[3] => ram_block1a190.PORTAADDR3
address_a[3] => ram_block1a191.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[4] => ram_block1a128.PORTAADDR4
address_a[4] => ram_block1a129.PORTAADDR4
address_a[4] => ram_block1a130.PORTAADDR4
address_a[4] => ram_block1a131.PORTAADDR4
address_a[4] => ram_block1a132.PORTAADDR4
address_a[4] => ram_block1a133.PORTAADDR4
address_a[4] => ram_block1a134.PORTAADDR4
address_a[4] => ram_block1a135.PORTAADDR4
address_a[4] => ram_block1a136.PORTAADDR4
address_a[4] => ram_block1a137.PORTAADDR4
address_a[4] => ram_block1a138.PORTAADDR4
address_a[4] => ram_block1a139.PORTAADDR4
address_a[4] => ram_block1a140.PORTAADDR4
address_a[4] => ram_block1a141.PORTAADDR4
address_a[4] => ram_block1a142.PORTAADDR4
address_a[4] => ram_block1a143.PORTAADDR4
address_a[4] => ram_block1a144.PORTAADDR4
address_a[4] => ram_block1a145.PORTAADDR4
address_a[4] => ram_block1a146.PORTAADDR4
address_a[4] => ram_block1a147.PORTAADDR4
address_a[4] => ram_block1a148.PORTAADDR4
address_a[4] => ram_block1a149.PORTAADDR4
address_a[4] => ram_block1a150.PORTAADDR4
address_a[4] => ram_block1a151.PORTAADDR4
address_a[4] => ram_block1a152.PORTAADDR4
address_a[4] => ram_block1a153.PORTAADDR4
address_a[4] => ram_block1a154.PORTAADDR4
address_a[4] => ram_block1a155.PORTAADDR4
address_a[4] => ram_block1a156.PORTAADDR4
address_a[4] => ram_block1a157.PORTAADDR4
address_a[4] => ram_block1a158.PORTAADDR4
address_a[4] => ram_block1a159.PORTAADDR4
address_a[4] => ram_block1a160.PORTAADDR4
address_a[4] => ram_block1a161.PORTAADDR4
address_a[4] => ram_block1a162.PORTAADDR4
address_a[4] => ram_block1a163.PORTAADDR4
address_a[4] => ram_block1a164.PORTAADDR4
address_a[4] => ram_block1a165.PORTAADDR4
address_a[4] => ram_block1a166.PORTAADDR4
address_a[4] => ram_block1a167.PORTAADDR4
address_a[4] => ram_block1a168.PORTAADDR4
address_a[4] => ram_block1a169.PORTAADDR4
address_a[4] => ram_block1a170.PORTAADDR4
address_a[4] => ram_block1a171.PORTAADDR4
address_a[4] => ram_block1a172.PORTAADDR4
address_a[4] => ram_block1a173.PORTAADDR4
address_a[4] => ram_block1a174.PORTAADDR4
address_a[4] => ram_block1a175.PORTAADDR4
address_a[4] => ram_block1a176.PORTAADDR4
address_a[4] => ram_block1a177.PORTAADDR4
address_a[4] => ram_block1a178.PORTAADDR4
address_a[4] => ram_block1a179.PORTAADDR4
address_a[4] => ram_block1a180.PORTAADDR4
address_a[4] => ram_block1a181.PORTAADDR4
address_a[4] => ram_block1a182.PORTAADDR4
address_a[4] => ram_block1a183.PORTAADDR4
address_a[4] => ram_block1a184.PORTAADDR4
address_a[4] => ram_block1a185.PORTAADDR4
address_a[4] => ram_block1a186.PORTAADDR4
address_a[4] => ram_block1a187.PORTAADDR4
address_a[4] => ram_block1a188.PORTAADDR4
address_a[4] => ram_block1a189.PORTAADDR4
address_a[4] => ram_block1a190.PORTAADDR4
address_a[4] => ram_block1a191.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[5] => ram_block1a128.PORTAADDR5
address_a[5] => ram_block1a129.PORTAADDR5
address_a[5] => ram_block1a130.PORTAADDR5
address_a[5] => ram_block1a131.PORTAADDR5
address_a[5] => ram_block1a132.PORTAADDR5
address_a[5] => ram_block1a133.PORTAADDR5
address_a[5] => ram_block1a134.PORTAADDR5
address_a[5] => ram_block1a135.PORTAADDR5
address_a[5] => ram_block1a136.PORTAADDR5
address_a[5] => ram_block1a137.PORTAADDR5
address_a[5] => ram_block1a138.PORTAADDR5
address_a[5] => ram_block1a139.PORTAADDR5
address_a[5] => ram_block1a140.PORTAADDR5
address_a[5] => ram_block1a141.PORTAADDR5
address_a[5] => ram_block1a142.PORTAADDR5
address_a[5] => ram_block1a143.PORTAADDR5
address_a[5] => ram_block1a144.PORTAADDR5
address_a[5] => ram_block1a145.PORTAADDR5
address_a[5] => ram_block1a146.PORTAADDR5
address_a[5] => ram_block1a147.PORTAADDR5
address_a[5] => ram_block1a148.PORTAADDR5
address_a[5] => ram_block1a149.PORTAADDR5
address_a[5] => ram_block1a150.PORTAADDR5
address_a[5] => ram_block1a151.PORTAADDR5
address_a[5] => ram_block1a152.PORTAADDR5
address_a[5] => ram_block1a153.PORTAADDR5
address_a[5] => ram_block1a154.PORTAADDR5
address_a[5] => ram_block1a155.PORTAADDR5
address_a[5] => ram_block1a156.PORTAADDR5
address_a[5] => ram_block1a157.PORTAADDR5
address_a[5] => ram_block1a158.PORTAADDR5
address_a[5] => ram_block1a159.PORTAADDR5
address_a[5] => ram_block1a160.PORTAADDR5
address_a[5] => ram_block1a161.PORTAADDR5
address_a[5] => ram_block1a162.PORTAADDR5
address_a[5] => ram_block1a163.PORTAADDR5
address_a[5] => ram_block1a164.PORTAADDR5
address_a[5] => ram_block1a165.PORTAADDR5
address_a[5] => ram_block1a166.PORTAADDR5
address_a[5] => ram_block1a167.PORTAADDR5
address_a[5] => ram_block1a168.PORTAADDR5
address_a[5] => ram_block1a169.PORTAADDR5
address_a[5] => ram_block1a170.PORTAADDR5
address_a[5] => ram_block1a171.PORTAADDR5
address_a[5] => ram_block1a172.PORTAADDR5
address_a[5] => ram_block1a173.PORTAADDR5
address_a[5] => ram_block1a174.PORTAADDR5
address_a[5] => ram_block1a175.PORTAADDR5
address_a[5] => ram_block1a176.PORTAADDR5
address_a[5] => ram_block1a177.PORTAADDR5
address_a[5] => ram_block1a178.PORTAADDR5
address_a[5] => ram_block1a179.PORTAADDR5
address_a[5] => ram_block1a180.PORTAADDR5
address_a[5] => ram_block1a181.PORTAADDR5
address_a[5] => ram_block1a182.PORTAADDR5
address_a[5] => ram_block1a183.PORTAADDR5
address_a[5] => ram_block1a184.PORTAADDR5
address_a[5] => ram_block1a185.PORTAADDR5
address_a[5] => ram_block1a186.PORTAADDR5
address_a[5] => ram_block1a187.PORTAADDR5
address_a[5] => ram_block1a188.PORTAADDR5
address_a[5] => ram_block1a189.PORTAADDR5
address_a[5] => ram_block1a190.PORTAADDR5
address_a[5] => ram_block1a191.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[6] => ram_block1a128.PORTAADDR6
address_a[6] => ram_block1a129.PORTAADDR6
address_a[6] => ram_block1a130.PORTAADDR6
address_a[6] => ram_block1a131.PORTAADDR6
address_a[6] => ram_block1a132.PORTAADDR6
address_a[6] => ram_block1a133.PORTAADDR6
address_a[6] => ram_block1a134.PORTAADDR6
address_a[6] => ram_block1a135.PORTAADDR6
address_a[6] => ram_block1a136.PORTAADDR6
address_a[6] => ram_block1a137.PORTAADDR6
address_a[6] => ram_block1a138.PORTAADDR6
address_a[6] => ram_block1a139.PORTAADDR6
address_a[6] => ram_block1a140.PORTAADDR6
address_a[6] => ram_block1a141.PORTAADDR6
address_a[6] => ram_block1a142.PORTAADDR6
address_a[6] => ram_block1a143.PORTAADDR6
address_a[6] => ram_block1a144.PORTAADDR6
address_a[6] => ram_block1a145.PORTAADDR6
address_a[6] => ram_block1a146.PORTAADDR6
address_a[6] => ram_block1a147.PORTAADDR6
address_a[6] => ram_block1a148.PORTAADDR6
address_a[6] => ram_block1a149.PORTAADDR6
address_a[6] => ram_block1a150.PORTAADDR6
address_a[6] => ram_block1a151.PORTAADDR6
address_a[6] => ram_block1a152.PORTAADDR6
address_a[6] => ram_block1a153.PORTAADDR6
address_a[6] => ram_block1a154.PORTAADDR6
address_a[6] => ram_block1a155.PORTAADDR6
address_a[6] => ram_block1a156.PORTAADDR6
address_a[6] => ram_block1a157.PORTAADDR6
address_a[6] => ram_block1a158.PORTAADDR6
address_a[6] => ram_block1a159.PORTAADDR6
address_a[6] => ram_block1a160.PORTAADDR6
address_a[6] => ram_block1a161.PORTAADDR6
address_a[6] => ram_block1a162.PORTAADDR6
address_a[6] => ram_block1a163.PORTAADDR6
address_a[6] => ram_block1a164.PORTAADDR6
address_a[6] => ram_block1a165.PORTAADDR6
address_a[6] => ram_block1a166.PORTAADDR6
address_a[6] => ram_block1a167.PORTAADDR6
address_a[6] => ram_block1a168.PORTAADDR6
address_a[6] => ram_block1a169.PORTAADDR6
address_a[6] => ram_block1a170.PORTAADDR6
address_a[6] => ram_block1a171.PORTAADDR6
address_a[6] => ram_block1a172.PORTAADDR6
address_a[6] => ram_block1a173.PORTAADDR6
address_a[6] => ram_block1a174.PORTAADDR6
address_a[6] => ram_block1a175.PORTAADDR6
address_a[6] => ram_block1a176.PORTAADDR6
address_a[6] => ram_block1a177.PORTAADDR6
address_a[6] => ram_block1a178.PORTAADDR6
address_a[6] => ram_block1a179.PORTAADDR6
address_a[6] => ram_block1a180.PORTAADDR6
address_a[6] => ram_block1a181.PORTAADDR6
address_a[6] => ram_block1a182.PORTAADDR6
address_a[6] => ram_block1a183.PORTAADDR6
address_a[6] => ram_block1a184.PORTAADDR6
address_a[6] => ram_block1a185.PORTAADDR6
address_a[6] => ram_block1a186.PORTAADDR6
address_a[6] => ram_block1a187.PORTAADDR6
address_a[6] => ram_block1a188.PORTAADDR6
address_a[6] => ram_block1a189.PORTAADDR6
address_a[6] => ram_block1a190.PORTAADDR6
address_a[6] => ram_block1a191.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[7] => ram_block1a128.PORTAADDR7
address_a[7] => ram_block1a129.PORTAADDR7
address_a[7] => ram_block1a130.PORTAADDR7
address_a[7] => ram_block1a131.PORTAADDR7
address_a[7] => ram_block1a132.PORTAADDR7
address_a[7] => ram_block1a133.PORTAADDR7
address_a[7] => ram_block1a134.PORTAADDR7
address_a[7] => ram_block1a135.PORTAADDR7
address_a[7] => ram_block1a136.PORTAADDR7
address_a[7] => ram_block1a137.PORTAADDR7
address_a[7] => ram_block1a138.PORTAADDR7
address_a[7] => ram_block1a139.PORTAADDR7
address_a[7] => ram_block1a140.PORTAADDR7
address_a[7] => ram_block1a141.PORTAADDR7
address_a[7] => ram_block1a142.PORTAADDR7
address_a[7] => ram_block1a143.PORTAADDR7
address_a[7] => ram_block1a144.PORTAADDR7
address_a[7] => ram_block1a145.PORTAADDR7
address_a[7] => ram_block1a146.PORTAADDR7
address_a[7] => ram_block1a147.PORTAADDR7
address_a[7] => ram_block1a148.PORTAADDR7
address_a[7] => ram_block1a149.PORTAADDR7
address_a[7] => ram_block1a150.PORTAADDR7
address_a[7] => ram_block1a151.PORTAADDR7
address_a[7] => ram_block1a152.PORTAADDR7
address_a[7] => ram_block1a153.PORTAADDR7
address_a[7] => ram_block1a154.PORTAADDR7
address_a[7] => ram_block1a155.PORTAADDR7
address_a[7] => ram_block1a156.PORTAADDR7
address_a[7] => ram_block1a157.PORTAADDR7
address_a[7] => ram_block1a158.PORTAADDR7
address_a[7] => ram_block1a159.PORTAADDR7
address_a[7] => ram_block1a160.PORTAADDR7
address_a[7] => ram_block1a161.PORTAADDR7
address_a[7] => ram_block1a162.PORTAADDR7
address_a[7] => ram_block1a163.PORTAADDR7
address_a[7] => ram_block1a164.PORTAADDR7
address_a[7] => ram_block1a165.PORTAADDR7
address_a[7] => ram_block1a166.PORTAADDR7
address_a[7] => ram_block1a167.PORTAADDR7
address_a[7] => ram_block1a168.PORTAADDR7
address_a[7] => ram_block1a169.PORTAADDR7
address_a[7] => ram_block1a170.PORTAADDR7
address_a[7] => ram_block1a171.PORTAADDR7
address_a[7] => ram_block1a172.PORTAADDR7
address_a[7] => ram_block1a173.PORTAADDR7
address_a[7] => ram_block1a174.PORTAADDR7
address_a[7] => ram_block1a175.PORTAADDR7
address_a[7] => ram_block1a176.PORTAADDR7
address_a[7] => ram_block1a177.PORTAADDR7
address_a[7] => ram_block1a178.PORTAADDR7
address_a[7] => ram_block1a179.PORTAADDR7
address_a[7] => ram_block1a180.PORTAADDR7
address_a[7] => ram_block1a181.PORTAADDR7
address_a[7] => ram_block1a182.PORTAADDR7
address_a[7] => ram_block1a183.PORTAADDR7
address_a[7] => ram_block1a184.PORTAADDR7
address_a[7] => ram_block1a185.PORTAADDR7
address_a[7] => ram_block1a186.PORTAADDR7
address_a[7] => ram_block1a187.PORTAADDR7
address_a[7] => ram_block1a188.PORTAADDR7
address_a[7] => ram_block1a189.PORTAADDR7
address_a[7] => ram_block1a190.PORTAADDR7
address_a[7] => ram_block1a191.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[8] => ram_block1a128.PORTAADDR8
address_a[8] => ram_block1a129.PORTAADDR8
address_a[8] => ram_block1a130.PORTAADDR8
address_a[8] => ram_block1a131.PORTAADDR8
address_a[8] => ram_block1a132.PORTAADDR8
address_a[8] => ram_block1a133.PORTAADDR8
address_a[8] => ram_block1a134.PORTAADDR8
address_a[8] => ram_block1a135.PORTAADDR8
address_a[8] => ram_block1a136.PORTAADDR8
address_a[8] => ram_block1a137.PORTAADDR8
address_a[8] => ram_block1a138.PORTAADDR8
address_a[8] => ram_block1a139.PORTAADDR8
address_a[8] => ram_block1a140.PORTAADDR8
address_a[8] => ram_block1a141.PORTAADDR8
address_a[8] => ram_block1a142.PORTAADDR8
address_a[8] => ram_block1a143.PORTAADDR8
address_a[8] => ram_block1a144.PORTAADDR8
address_a[8] => ram_block1a145.PORTAADDR8
address_a[8] => ram_block1a146.PORTAADDR8
address_a[8] => ram_block1a147.PORTAADDR8
address_a[8] => ram_block1a148.PORTAADDR8
address_a[8] => ram_block1a149.PORTAADDR8
address_a[8] => ram_block1a150.PORTAADDR8
address_a[8] => ram_block1a151.PORTAADDR8
address_a[8] => ram_block1a152.PORTAADDR8
address_a[8] => ram_block1a153.PORTAADDR8
address_a[8] => ram_block1a154.PORTAADDR8
address_a[8] => ram_block1a155.PORTAADDR8
address_a[8] => ram_block1a156.PORTAADDR8
address_a[8] => ram_block1a157.PORTAADDR8
address_a[8] => ram_block1a158.PORTAADDR8
address_a[8] => ram_block1a159.PORTAADDR8
address_a[8] => ram_block1a160.PORTAADDR8
address_a[8] => ram_block1a161.PORTAADDR8
address_a[8] => ram_block1a162.PORTAADDR8
address_a[8] => ram_block1a163.PORTAADDR8
address_a[8] => ram_block1a164.PORTAADDR8
address_a[8] => ram_block1a165.PORTAADDR8
address_a[8] => ram_block1a166.PORTAADDR8
address_a[8] => ram_block1a167.PORTAADDR8
address_a[8] => ram_block1a168.PORTAADDR8
address_a[8] => ram_block1a169.PORTAADDR8
address_a[8] => ram_block1a170.PORTAADDR8
address_a[8] => ram_block1a171.PORTAADDR8
address_a[8] => ram_block1a172.PORTAADDR8
address_a[8] => ram_block1a173.PORTAADDR8
address_a[8] => ram_block1a174.PORTAADDR8
address_a[8] => ram_block1a175.PORTAADDR8
address_a[8] => ram_block1a176.PORTAADDR8
address_a[8] => ram_block1a177.PORTAADDR8
address_a[8] => ram_block1a178.PORTAADDR8
address_a[8] => ram_block1a179.PORTAADDR8
address_a[8] => ram_block1a180.PORTAADDR8
address_a[8] => ram_block1a181.PORTAADDR8
address_a[8] => ram_block1a182.PORTAADDR8
address_a[8] => ram_block1a183.PORTAADDR8
address_a[8] => ram_block1a184.PORTAADDR8
address_a[8] => ram_block1a185.PORTAADDR8
address_a[8] => ram_block1a186.PORTAADDR8
address_a[8] => ram_block1a187.PORTAADDR8
address_a[8] => ram_block1a188.PORTAADDR8
address_a[8] => ram_block1a189.PORTAADDR8
address_a[8] => ram_block1a190.PORTAADDR8
address_a[8] => ram_block1a191.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[9] => ram_block1a128.PORTAADDR9
address_a[9] => ram_block1a129.PORTAADDR9
address_a[9] => ram_block1a130.PORTAADDR9
address_a[9] => ram_block1a131.PORTAADDR9
address_a[9] => ram_block1a132.PORTAADDR9
address_a[9] => ram_block1a133.PORTAADDR9
address_a[9] => ram_block1a134.PORTAADDR9
address_a[9] => ram_block1a135.PORTAADDR9
address_a[9] => ram_block1a136.PORTAADDR9
address_a[9] => ram_block1a137.PORTAADDR9
address_a[9] => ram_block1a138.PORTAADDR9
address_a[9] => ram_block1a139.PORTAADDR9
address_a[9] => ram_block1a140.PORTAADDR9
address_a[9] => ram_block1a141.PORTAADDR9
address_a[9] => ram_block1a142.PORTAADDR9
address_a[9] => ram_block1a143.PORTAADDR9
address_a[9] => ram_block1a144.PORTAADDR9
address_a[9] => ram_block1a145.PORTAADDR9
address_a[9] => ram_block1a146.PORTAADDR9
address_a[9] => ram_block1a147.PORTAADDR9
address_a[9] => ram_block1a148.PORTAADDR9
address_a[9] => ram_block1a149.PORTAADDR9
address_a[9] => ram_block1a150.PORTAADDR9
address_a[9] => ram_block1a151.PORTAADDR9
address_a[9] => ram_block1a152.PORTAADDR9
address_a[9] => ram_block1a153.PORTAADDR9
address_a[9] => ram_block1a154.PORTAADDR9
address_a[9] => ram_block1a155.PORTAADDR9
address_a[9] => ram_block1a156.PORTAADDR9
address_a[9] => ram_block1a157.PORTAADDR9
address_a[9] => ram_block1a158.PORTAADDR9
address_a[9] => ram_block1a159.PORTAADDR9
address_a[9] => ram_block1a160.PORTAADDR9
address_a[9] => ram_block1a161.PORTAADDR9
address_a[9] => ram_block1a162.PORTAADDR9
address_a[9] => ram_block1a163.PORTAADDR9
address_a[9] => ram_block1a164.PORTAADDR9
address_a[9] => ram_block1a165.PORTAADDR9
address_a[9] => ram_block1a166.PORTAADDR9
address_a[9] => ram_block1a167.PORTAADDR9
address_a[9] => ram_block1a168.PORTAADDR9
address_a[9] => ram_block1a169.PORTAADDR9
address_a[9] => ram_block1a170.PORTAADDR9
address_a[9] => ram_block1a171.PORTAADDR9
address_a[9] => ram_block1a172.PORTAADDR9
address_a[9] => ram_block1a173.PORTAADDR9
address_a[9] => ram_block1a174.PORTAADDR9
address_a[9] => ram_block1a175.PORTAADDR9
address_a[9] => ram_block1a176.PORTAADDR9
address_a[9] => ram_block1a177.PORTAADDR9
address_a[9] => ram_block1a178.PORTAADDR9
address_a[9] => ram_block1a179.PORTAADDR9
address_a[9] => ram_block1a180.PORTAADDR9
address_a[9] => ram_block1a181.PORTAADDR9
address_a[9] => ram_block1a182.PORTAADDR9
address_a[9] => ram_block1a183.PORTAADDR9
address_a[9] => ram_block1a184.PORTAADDR9
address_a[9] => ram_block1a185.PORTAADDR9
address_a[9] => ram_block1a186.PORTAADDR9
address_a[9] => ram_block1a187.PORTAADDR9
address_a[9] => ram_block1a188.PORTAADDR9
address_a[9] => ram_block1a189.PORTAADDR9
address_a[9] => ram_block1a190.PORTAADDR9
address_a[9] => ram_block1a191.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[10] => ram_block1a128.PORTAADDR10
address_a[10] => ram_block1a129.PORTAADDR10
address_a[10] => ram_block1a130.PORTAADDR10
address_a[10] => ram_block1a131.PORTAADDR10
address_a[10] => ram_block1a132.PORTAADDR10
address_a[10] => ram_block1a133.PORTAADDR10
address_a[10] => ram_block1a134.PORTAADDR10
address_a[10] => ram_block1a135.PORTAADDR10
address_a[10] => ram_block1a136.PORTAADDR10
address_a[10] => ram_block1a137.PORTAADDR10
address_a[10] => ram_block1a138.PORTAADDR10
address_a[10] => ram_block1a139.PORTAADDR10
address_a[10] => ram_block1a140.PORTAADDR10
address_a[10] => ram_block1a141.PORTAADDR10
address_a[10] => ram_block1a142.PORTAADDR10
address_a[10] => ram_block1a143.PORTAADDR10
address_a[10] => ram_block1a144.PORTAADDR10
address_a[10] => ram_block1a145.PORTAADDR10
address_a[10] => ram_block1a146.PORTAADDR10
address_a[10] => ram_block1a147.PORTAADDR10
address_a[10] => ram_block1a148.PORTAADDR10
address_a[10] => ram_block1a149.PORTAADDR10
address_a[10] => ram_block1a150.PORTAADDR10
address_a[10] => ram_block1a151.PORTAADDR10
address_a[10] => ram_block1a152.PORTAADDR10
address_a[10] => ram_block1a153.PORTAADDR10
address_a[10] => ram_block1a154.PORTAADDR10
address_a[10] => ram_block1a155.PORTAADDR10
address_a[10] => ram_block1a156.PORTAADDR10
address_a[10] => ram_block1a157.PORTAADDR10
address_a[10] => ram_block1a158.PORTAADDR10
address_a[10] => ram_block1a159.PORTAADDR10
address_a[10] => ram_block1a160.PORTAADDR10
address_a[10] => ram_block1a161.PORTAADDR10
address_a[10] => ram_block1a162.PORTAADDR10
address_a[10] => ram_block1a163.PORTAADDR10
address_a[10] => ram_block1a164.PORTAADDR10
address_a[10] => ram_block1a165.PORTAADDR10
address_a[10] => ram_block1a166.PORTAADDR10
address_a[10] => ram_block1a167.PORTAADDR10
address_a[10] => ram_block1a168.PORTAADDR10
address_a[10] => ram_block1a169.PORTAADDR10
address_a[10] => ram_block1a170.PORTAADDR10
address_a[10] => ram_block1a171.PORTAADDR10
address_a[10] => ram_block1a172.PORTAADDR10
address_a[10] => ram_block1a173.PORTAADDR10
address_a[10] => ram_block1a174.PORTAADDR10
address_a[10] => ram_block1a175.PORTAADDR10
address_a[10] => ram_block1a176.PORTAADDR10
address_a[10] => ram_block1a177.PORTAADDR10
address_a[10] => ram_block1a178.PORTAADDR10
address_a[10] => ram_block1a179.PORTAADDR10
address_a[10] => ram_block1a180.PORTAADDR10
address_a[10] => ram_block1a181.PORTAADDR10
address_a[10] => ram_block1a182.PORTAADDR10
address_a[10] => ram_block1a183.PORTAADDR10
address_a[10] => ram_block1a184.PORTAADDR10
address_a[10] => ram_block1a185.PORTAADDR10
address_a[10] => ram_block1a186.PORTAADDR10
address_a[10] => ram_block1a187.PORTAADDR10
address_a[10] => ram_block1a188.PORTAADDR10
address_a[10] => ram_block1a189.PORTAADDR10
address_a[10] => ram_block1a190.PORTAADDR10
address_a[10] => ram_block1a191.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[11] => ram_block1a128.PORTAADDR11
address_a[11] => ram_block1a129.PORTAADDR11
address_a[11] => ram_block1a130.PORTAADDR11
address_a[11] => ram_block1a131.PORTAADDR11
address_a[11] => ram_block1a132.PORTAADDR11
address_a[11] => ram_block1a133.PORTAADDR11
address_a[11] => ram_block1a134.PORTAADDR11
address_a[11] => ram_block1a135.PORTAADDR11
address_a[11] => ram_block1a136.PORTAADDR11
address_a[11] => ram_block1a137.PORTAADDR11
address_a[11] => ram_block1a138.PORTAADDR11
address_a[11] => ram_block1a139.PORTAADDR11
address_a[11] => ram_block1a140.PORTAADDR11
address_a[11] => ram_block1a141.PORTAADDR11
address_a[11] => ram_block1a142.PORTAADDR11
address_a[11] => ram_block1a143.PORTAADDR11
address_a[11] => ram_block1a144.PORTAADDR11
address_a[11] => ram_block1a145.PORTAADDR11
address_a[11] => ram_block1a146.PORTAADDR11
address_a[11] => ram_block1a147.PORTAADDR11
address_a[11] => ram_block1a148.PORTAADDR11
address_a[11] => ram_block1a149.PORTAADDR11
address_a[11] => ram_block1a150.PORTAADDR11
address_a[11] => ram_block1a151.PORTAADDR11
address_a[11] => ram_block1a152.PORTAADDR11
address_a[11] => ram_block1a153.PORTAADDR11
address_a[11] => ram_block1a154.PORTAADDR11
address_a[11] => ram_block1a155.PORTAADDR11
address_a[11] => ram_block1a156.PORTAADDR11
address_a[11] => ram_block1a157.PORTAADDR11
address_a[11] => ram_block1a158.PORTAADDR11
address_a[11] => ram_block1a159.PORTAADDR11
address_a[11] => ram_block1a160.PORTAADDR11
address_a[11] => ram_block1a161.PORTAADDR11
address_a[11] => ram_block1a162.PORTAADDR11
address_a[11] => ram_block1a163.PORTAADDR11
address_a[11] => ram_block1a164.PORTAADDR11
address_a[11] => ram_block1a165.PORTAADDR11
address_a[11] => ram_block1a166.PORTAADDR11
address_a[11] => ram_block1a167.PORTAADDR11
address_a[11] => ram_block1a168.PORTAADDR11
address_a[11] => ram_block1a169.PORTAADDR11
address_a[11] => ram_block1a170.PORTAADDR11
address_a[11] => ram_block1a171.PORTAADDR11
address_a[11] => ram_block1a172.PORTAADDR11
address_a[11] => ram_block1a173.PORTAADDR11
address_a[11] => ram_block1a174.PORTAADDR11
address_a[11] => ram_block1a175.PORTAADDR11
address_a[11] => ram_block1a176.PORTAADDR11
address_a[11] => ram_block1a177.PORTAADDR11
address_a[11] => ram_block1a178.PORTAADDR11
address_a[11] => ram_block1a179.PORTAADDR11
address_a[11] => ram_block1a180.PORTAADDR11
address_a[11] => ram_block1a181.PORTAADDR11
address_a[11] => ram_block1a182.PORTAADDR11
address_a[11] => ram_block1a183.PORTAADDR11
address_a[11] => ram_block1a184.PORTAADDR11
address_a[11] => ram_block1a185.PORTAADDR11
address_a[11] => ram_block1a186.PORTAADDR11
address_a[11] => ram_block1a187.PORTAADDR11
address_a[11] => ram_block1a188.PORTAADDR11
address_a[11] => ram_block1a189.PORTAADDR11
address_a[11] => ram_block1a190.PORTAADDR11
address_a[11] => ram_block1a191.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[12] => ram_block1a120.PORTAADDR12
address_a[12] => ram_block1a121.PORTAADDR12
address_a[12] => ram_block1a122.PORTAADDR12
address_a[12] => ram_block1a123.PORTAADDR12
address_a[12] => ram_block1a124.PORTAADDR12
address_a[12] => ram_block1a125.PORTAADDR12
address_a[12] => ram_block1a126.PORTAADDR12
address_a[12] => ram_block1a127.PORTAADDR12
address_a[12] => ram_block1a128.PORTAADDR12
address_a[12] => ram_block1a129.PORTAADDR12
address_a[12] => ram_block1a130.PORTAADDR12
address_a[12] => ram_block1a131.PORTAADDR12
address_a[12] => ram_block1a132.PORTAADDR12
address_a[12] => ram_block1a133.PORTAADDR12
address_a[12] => ram_block1a134.PORTAADDR12
address_a[12] => ram_block1a135.PORTAADDR12
address_a[12] => ram_block1a136.PORTAADDR12
address_a[12] => ram_block1a137.PORTAADDR12
address_a[12] => ram_block1a138.PORTAADDR12
address_a[12] => ram_block1a139.PORTAADDR12
address_a[12] => ram_block1a140.PORTAADDR12
address_a[12] => ram_block1a141.PORTAADDR12
address_a[12] => ram_block1a142.PORTAADDR12
address_a[12] => ram_block1a143.PORTAADDR12
address_a[12] => ram_block1a144.PORTAADDR12
address_a[12] => ram_block1a145.PORTAADDR12
address_a[12] => ram_block1a146.PORTAADDR12
address_a[12] => ram_block1a147.PORTAADDR12
address_a[12] => ram_block1a148.PORTAADDR12
address_a[12] => ram_block1a149.PORTAADDR12
address_a[12] => ram_block1a150.PORTAADDR12
address_a[12] => ram_block1a151.PORTAADDR12
address_a[12] => ram_block1a152.PORTAADDR12
address_a[12] => ram_block1a153.PORTAADDR12
address_a[12] => ram_block1a154.PORTAADDR12
address_a[12] => ram_block1a155.PORTAADDR12
address_a[12] => ram_block1a156.PORTAADDR12
address_a[12] => ram_block1a157.PORTAADDR12
address_a[12] => ram_block1a158.PORTAADDR12
address_a[12] => ram_block1a159.PORTAADDR12
address_a[12] => ram_block1a160.PORTAADDR12
address_a[12] => ram_block1a161.PORTAADDR12
address_a[12] => ram_block1a162.PORTAADDR12
address_a[12] => ram_block1a163.PORTAADDR12
address_a[12] => ram_block1a164.PORTAADDR12
address_a[12] => ram_block1a165.PORTAADDR12
address_a[12] => ram_block1a166.PORTAADDR12
address_a[12] => ram_block1a167.PORTAADDR12
address_a[12] => ram_block1a168.PORTAADDR12
address_a[12] => ram_block1a169.PORTAADDR12
address_a[12] => ram_block1a170.PORTAADDR12
address_a[12] => ram_block1a171.PORTAADDR12
address_a[12] => ram_block1a172.PORTAADDR12
address_a[12] => ram_block1a173.PORTAADDR12
address_a[12] => ram_block1a174.PORTAADDR12
address_a[12] => ram_block1a175.PORTAADDR12
address_a[12] => ram_block1a176.PORTAADDR12
address_a[12] => ram_block1a177.PORTAADDR12
address_a[12] => ram_block1a178.PORTAADDR12
address_a[12] => ram_block1a179.PORTAADDR12
address_a[12] => ram_block1a180.PORTAADDR12
address_a[12] => ram_block1a181.PORTAADDR12
address_a[12] => ram_block1a182.PORTAADDR12
address_a[12] => ram_block1a183.PORTAADDR12
address_a[12] => ram_block1a184.PORTAADDR12
address_a[12] => ram_block1a185.PORTAADDR12
address_a[12] => ram_block1a186.PORTAADDR12
address_a[12] => ram_block1a187.PORTAADDR12
address_a[12] => ram_block1a188.PORTAADDR12
address_a[12] => ram_block1a189.PORTAADDR12
address_a[12] => ram_block1a190.PORTAADDR12
address_a[12] => ram_block1a191.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_m2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_m2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_m2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_m2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
clock0 => ram_block1a160.CLK0
clock0 => ram_block1a161.CLK0
clock0 => ram_block1a162.CLK0
clock0 => ram_block1a163.CLK0
clock0 => ram_block1a164.CLK0
clock0 => ram_block1a165.CLK0
clock0 => ram_block1a166.CLK0
clock0 => ram_block1a167.CLK0
clock0 => ram_block1a168.CLK0
clock0 => ram_block1a169.CLK0
clock0 => ram_block1a170.CLK0
clock0 => ram_block1a171.CLK0
clock0 => ram_block1a172.CLK0
clock0 => ram_block1a173.CLK0
clock0 => ram_block1a174.CLK0
clock0 => ram_block1a175.CLK0
clock0 => ram_block1a176.CLK0
clock0 => ram_block1a177.CLK0
clock0 => ram_block1a178.CLK0
clock0 => ram_block1a179.CLK0
clock0 => ram_block1a180.CLK0
clock0 => ram_block1a181.CLK0
clock0 => ram_block1a182.CLK0
clock0 => ram_block1a183.CLK0
clock0 => ram_block1a184.CLK0
clock0 => ram_block1a185.CLK0
clock0 => ram_block1a186.CLK0
clock0 => ram_block1a187.CLK0
clock0 => ram_block1a188.CLK0
clock0 => ram_block1a189.CLK0
clock0 => ram_block1a190.CLK0
clock0 => ram_block1a191.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[3].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_oib:mux2.result[0]
q_a[1] <= mux_oib:mux2.result[1]
q_a[2] <= mux_oib:mux2.result[2]
q_a[3] <= mux_oib:mux2.result[3]
q_a[4] <= mux_oib:mux2.result[4]
q_a[5] <= mux_oib:mux2.result[5]
q_a[6] <= mux_oib:mux2.result[6]
q_a[7] <= mux_oib:mux2.result[7]
q_a[8] <= mux_oib:mux2.result[8]
q_a[9] <= mux_oib:mux2.result[9]
q_a[10] <= mux_oib:mux2.result[10]
q_a[11] <= mux_oib:mux2.result[11]


|DE1_SoC_TV|Background2:background|altsyncram:altsyncram_component|altsyncram_b6g1:auto_generated|decode_m2a:rden_decode
data[0] => w_anode809w[1].IN0
data[0] => w_anode826w[1].IN1
data[0] => w_anode836w[1].IN0
data[0] => w_anode846w[1].IN1
data[0] => w_anode856w[1].IN0
data[0] => w_anode866w[1].IN1
data[0] => w_anode876w[1].IN0
data[0] => w_anode886w[1].IN1
data[0] => w_anode896w[1].IN0
data[0] => w_anode907w[1].IN1
data[0] => w_anode917w[1].IN0
data[0] => w_anode927w[1].IN1
data[0] => w_anode937w[1].IN0
data[0] => w_anode947w[1].IN1
data[0] => w_anode957w[1].IN0
data[0] => w_anode967w[1].IN1
data[1] => w_anode809w[2].IN0
data[1] => w_anode826w[2].IN0
data[1] => w_anode836w[2].IN1
data[1] => w_anode846w[2].IN1
data[1] => w_anode856w[2].IN0
data[1] => w_anode866w[2].IN0
data[1] => w_anode876w[2].IN1
data[1] => w_anode886w[2].IN1
data[1] => w_anode896w[2].IN0
data[1] => w_anode907w[2].IN0
data[1] => w_anode917w[2].IN1
data[1] => w_anode927w[2].IN1
data[1] => w_anode937w[2].IN0
data[1] => w_anode947w[2].IN0
data[1] => w_anode957w[2].IN1
data[1] => w_anode967w[2].IN1
data[2] => w_anode809w[3].IN0
data[2] => w_anode826w[3].IN0
data[2] => w_anode836w[3].IN0
data[2] => w_anode846w[3].IN0
data[2] => w_anode856w[3].IN1
data[2] => w_anode866w[3].IN1
data[2] => w_anode876w[3].IN1
data[2] => w_anode886w[3].IN1
data[2] => w_anode896w[3].IN0
data[2] => w_anode907w[3].IN0
data[2] => w_anode917w[3].IN0
data[2] => w_anode927w[3].IN0
data[2] => w_anode937w[3].IN1
data[2] => w_anode947w[3].IN1
data[2] => w_anode957w[3].IN1
data[2] => w_anode967w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode896w[1].IN0
data[3] => w_anode907w[1].IN0
data[3] => w_anode917w[1].IN0
data[3] => w_anode927w[1].IN0
data[3] => w_anode937w[1].IN0
data[3] => w_anode947w[1].IN0
data[3] => w_anode957w[1].IN0
data[3] => w_anode967w[1].IN0
eq[0] <= w_anode809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode826w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode836w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode846w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode856w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode866w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode876w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode886w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode896w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode907w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode917w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode927w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode937w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode947w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode957w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode967w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Background2:background|altsyncram:altsyncram_component|altsyncram_b6g1:auto_generated|mux_oib:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w0_n0_mux_dataout.IN1
data[13] => l1_w1_n0_mux_dataout.IN1
data[14] => l1_w2_n0_mux_dataout.IN1
data[15] => l1_w3_n0_mux_dataout.IN1
data[16] => l1_w4_n0_mux_dataout.IN1
data[17] => l1_w5_n0_mux_dataout.IN1
data[18] => l1_w6_n0_mux_dataout.IN1
data[19] => l1_w7_n0_mux_dataout.IN1
data[20] => l1_w8_n0_mux_dataout.IN1
data[21] => l1_w9_n0_mux_dataout.IN1
data[22] => l1_w10_n0_mux_dataout.IN1
data[23] => l1_w11_n0_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w8_n1_mux_dataout.IN1
data[33] => l1_w9_n1_mux_dataout.IN1
data[34] => l1_w10_n1_mux_dataout.IN1
data[35] => l1_w11_n1_mux_dataout.IN1
data[36] => l1_w0_n1_mux_dataout.IN1
data[37] => l1_w1_n1_mux_dataout.IN1
data[38] => l1_w2_n1_mux_dataout.IN1
data[39] => l1_w3_n1_mux_dataout.IN1
data[40] => l1_w4_n1_mux_dataout.IN1
data[41] => l1_w5_n1_mux_dataout.IN1
data[42] => l1_w6_n1_mux_dataout.IN1
data[43] => l1_w7_n1_mux_dataout.IN1
data[44] => l1_w8_n1_mux_dataout.IN1
data[45] => l1_w9_n1_mux_dataout.IN1
data[46] => l1_w10_n1_mux_dataout.IN1
data[47] => l1_w11_n1_mux_dataout.IN1
data[48] => l1_w0_n2_mux_dataout.IN1
data[49] => l1_w1_n2_mux_dataout.IN1
data[50] => l1_w2_n2_mux_dataout.IN1
data[51] => l1_w3_n2_mux_dataout.IN1
data[52] => l1_w4_n2_mux_dataout.IN1
data[53] => l1_w5_n2_mux_dataout.IN1
data[54] => l1_w6_n2_mux_dataout.IN1
data[55] => l1_w7_n2_mux_dataout.IN1
data[56] => l1_w8_n2_mux_dataout.IN1
data[57] => l1_w9_n2_mux_dataout.IN1
data[58] => l1_w10_n2_mux_dataout.IN1
data[59] => l1_w11_n2_mux_dataout.IN1
data[60] => l1_w0_n2_mux_dataout.IN1
data[61] => l1_w1_n2_mux_dataout.IN1
data[62] => l1_w2_n2_mux_dataout.IN1
data[63] => l1_w3_n2_mux_dataout.IN1
data[64] => l1_w4_n2_mux_dataout.IN1
data[65] => l1_w5_n2_mux_dataout.IN1
data[66] => l1_w6_n2_mux_dataout.IN1
data[67] => l1_w7_n2_mux_dataout.IN1
data[68] => l1_w8_n2_mux_dataout.IN1
data[69] => l1_w9_n2_mux_dataout.IN1
data[70] => l1_w10_n2_mux_dataout.IN1
data[71] => l1_w11_n2_mux_dataout.IN1
data[72] => l1_w0_n3_mux_dataout.IN1
data[73] => l1_w1_n3_mux_dataout.IN1
data[74] => l1_w2_n3_mux_dataout.IN1
data[75] => l1_w3_n3_mux_dataout.IN1
data[76] => l1_w4_n3_mux_dataout.IN1
data[77] => l1_w5_n3_mux_dataout.IN1
data[78] => l1_w6_n3_mux_dataout.IN1
data[79] => l1_w7_n3_mux_dataout.IN1
data[80] => l1_w8_n3_mux_dataout.IN1
data[81] => l1_w9_n3_mux_dataout.IN1
data[82] => l1_w10_n3_mux_dataout.IN1
data[83] => l1_w11_n3_mux_dataout.IN1
data[84] => l1_w0_n3_mux_dataout.IN1
data[85] => l1_w1_n3_mux_dataout.IN1
data[86] => l1_w2_n3_mux_dataout.IN1
data[87] => l1_w3_n3_mux_dataout.IN1
data[88] => l1_w4_n3_mux_dataout.IN1
data[89] => l1_w5_n3_mux_dataout.IN1
data[90] => l1_w6_n3_mux_dataout.IN1
data[91] => l1_w7_n3_mux_dataout.IN1
data[92] => l1_w8_n3_mux_dataout.IN1
data[93] => l1_w9_n3_mux_dataout.IN1
data[94] => l1_w10_n3_mux_dataout.IN1
data[95] => l1_w11_n3_mux_dataout.IN1
data[96] => l1_w0_n4_mux_dataout.IN1
data[97] => l1_w1_n4_mux_dataout.IN1
data[98] => l1_w2_n4_mux_dataout.IN1
data[99] => l1_w3_n4_mux_dataout.IN1
data[100] => l1_w4_n4_mux_dataout.IN1
data[101] => l1_w5_n4_mux_dataout.IN1
data[102] => l1_w6_n4_mux_dataout.IN1
data[103] => l1_w7_n4_mux_dataout.IN1
data[104] => l1_w8_n4_mux_dataout.IN1
data[105] => l1_w9_n4_mux_dataout.IN1
data[106] => l1_w10_n4_mux_dataout.IN1
data[107] => l1_w11_n4_mux_dataout.IN1
data[108] => l1_w0_n4_mux_dataout.IN1
data[109] => l1_w1_n4_mux_dataout.IN1
data[110] => l1_w2_n4_mux_dataout.IN1
data[111] => l1_w3_n4_mux_dataout.IN1
data[112] => l1_w4_n4_mux_dataout.IN1
data[113] => l1_w5_n4_mux_dataout.IN1
data[114] => l1_w6_n4_mux_dataout.IN1
data[115] => l1_w7_n4_mux_dataout.IN1
data[116] => l1_w8_n4_mux_dataout.IN1
data[117] => l1_w9_n4_mux_dataout.IN1
data[118] => l1_w10_n4_mux_dataout.IN1
data[119] => l1_w11_n4_mux_dataout.IN1
data[120] => l1_w0_n5_mux_dataout.IN1
data[121] => l1_w1_n5_mux_dataout.IN1
data[122] => l1_w2_n5_mux_dataout.IN1
data[123] => l1_w3_n5_mux_dataout.IN1
data[124] => l1_w4_n5_mux_dataout.IN1
data[125] => l1_w5_n5_mux_dataout.IN1
data[126] => l1_w6_n5_mux_dataout.IN1
data[127] => l1_w7_n5_mux_dataout.IN1
data[128] => l1_w8_n5_mux_dataout.IN1
data[129] => l1_w9_n5_mux_dataout.IN1
data[130] => l1_w10_n5_mux_dataout.IN1
data[131] => l1_w11_n5_mux_dataout.IN1
data[132] => l1_w0_n5_mux_dataout.IN1
data[133] => l1_w1_n5_mux_dataout.IN1
data[134] => l1_w2_n5_mux_dataout.IN1
data[135] => l1_w3_n5_mux_dataout.IN1
data[136] => l1_w4_n5_mux_dataout.IN1
data[137] => l1_w5_n5_mux_dataout.IN1
data[138] => l1_w6_n5_mux_dataout.IN1
data[139] => l1_w7_n5_mux_dataout.IN1
data[140] => l1_w8_n5_mux_dataout.IN1
data[141] => l1_w9_n5_mux_dataout.IN1
data[142] => l1_w10_n5_mux_dataout.IN1
data[143] => l1_w11_n5_mux_dataout.IN1
data[144] => l1_w0_n6_mux_dataout.IN1
data[145] => l1_w1_n6_mux_dataout.IN1
data[146] => l1_w2_n6_mux_dataout.IN1
data[147] => l1_w3_n6_mux_dataout.IN1
data[148] => l1_w4_n6_mux_dataout.IN1
data[149] => l1_w5_n6_mux_dataout.IN1
data[150] => l1_w6_n6_mux_dataout.IN1
data[151] => l1_w7_n6_mux_dataout.IN1
data[152] => l1_w8_n6_mux_dataout.IN1
data[153] => l1_w9_n6_mux_dataout.IN1
data[154] => l1_w10_n6_mux_dataout.IN1
data[155] => l1_w11_n6_mux_dataout.IN1
data[156] => l1_w0_n6_mux_dataout.IN1
data[157] => l1_w1_n6_mux_dataout.IN1
data[158] => l1_w2_n6_mux_dataout.IN1
data[159] => l1_w3_n6_mux_dataout.IN1
data[160] => l1_w4_n6_mux_dataout.IN1
data[161] => l1_w5_n6_mux_dataout.IN1
data[162] => l1_w6_n6_mux_dataout.IN1
data[163] => l1_w7_n6_mux_dataout.IN1
data[164] => l1_w8_n6_mux_dataout.IN1
data[165] => l1_w9_n6_mux_dataout.IN1
data[166] => l1_w10_n6_mux_dataout.IN1
data[167] => l1_w11_n6_mux_dataout.IN1
data[168] => l1_w0_n7_mux_dataout.IN1
data[169] => l1_w1_n7_mux_dataout.IN1
data[170] => l1_w2_n7_mux_dataout.IN1
data[171] => l1_w3_n7_mux_dataout.IN1
data[172] => l1_w4_n7_mux_dataout.IN1
data[173] => l1_w5_n7_mux_dataout.IN1
data[174] => l1_w6_n7_mux_dataout.IN1
data[175] => l1_w7_n7_mux_dataout.IN1
data[176] => l1_w8_n7_mux_dataout.IN1
data[177] => l1_w9_n7_mux_dataout.IN1
data[178] => l1_w10_n7_mux_dataout.IN1
data[179] => l1_w11_n7_mux_dataout.IN1
data[180] => l1_w0_n7_mux_dataout.IN1
data[181] => l1_w1_n7_mux_dataout.IN1
data[182] => l1_w2_n7_mux_dataout.IN1
data[183] => l1_w3_n7_mux_dataout.IN1
data[184] => l1_w4_n7_mux_dataout.IN1
data[185] => l1_w5_n7_mux_dataout.IN1
data[186] => l1_w6_n7_mux_dataout.IN1
data[187] => l1_w7_n7_mux_dataout.IN1
data[188] => l1_w8_n7_mux_dataout.IN1
data[189] => l1_w9_n7_mux_dataout.IN1
data[190] => l1_w10_n7_mux_dataout.IN1
data[191] => l1_w11_n7_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l4_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w10_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w11_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w8_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w9_n0_mux_dataout.IN0
sel[3] => _.IN0


|DE1_SoC_TV|TScreen:title
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|DE1_SoC_TV|TScreen:title|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_akg1:auto_generated.address_a[0]
address_a[1] => altsyncram_akg1:auto_generated.address_a[1]
address_a[2] => altsyncram_akg1:auto_generated.address_a[2]
address_a[3] => altsyncram_akg1:auto_generated.address_a[3]
address_a[4] => altsyncram_akg1:auto_generated.address_a[4]
address_a[5] => altsyncram_akg1:auto_generated.address_a[5]
address_a[6] => altsyncram_akg1:auto_generated.address_a[6]
address_a[7] => altsyncram_akg1:auto_generated.address_a[7]
address_a[8] => altsyncram_akg1:auto_generated.address_a[8]
address_a[9] => altsyncram_akg1:auto_generated.address_a[9]
address_a[10] => altsyncram_akg1:auto_generated.address_a[10]
address_a[11] => altsyncram_akg1:auto_generated.address_a[11]
address_a[12] => altsyncram_akg1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_akg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_akg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_akg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_akg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_akg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_akg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_akg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_akg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_akg1:auto_generated.q_a[7]
q_a[8] <= altsyncram_akg1:auto_generated.q_a[8]
q_a[9] <= altsyncram_akg1:auto_generated.q_a[9]
q_a[10] <= altsyncram_akg1:auto_generated.q_a[10]
q_a[11] <= altsyncram_akg1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_SoC_TV|TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|DE1_SoC_TV|Reticle:reticle
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|DE1_SoC_TV|Reticle:reticle|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4bg1:auto_generated.address_a[0]
address_a[1] => altsyncram_4bg1:auto_generated.address_a[1]
address_a[2] => altsyncram_4bg1:auto_generated.address_a[2]
address_a[3] => altsyncram_4bg1:auto_generated.address_a[3]
address_a[4] => altsyncram_4bg1:auto_generated.address_a[4]
address_a[5] => altsyncram_4bg1:auto_generated.address_a[5]
address_a[6] => altsyncram_4bg1:auto_generated.address_a[6]
address_a[7] => altsyncram_4bg1:auto_generated.address_a[7]
address_a[8] => altsyncram_4bg1:auto_generated.address_a[8]
address_a[9] => altsyncram_4bg1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4bg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4bg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_4bg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_4bg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_4bg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_4bg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_4bg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_4bg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_4bg1:auto_generated.q_a[7]
q_a[8] <= altsyncram_4bg1:auto_generated.q_a[8]
q_a[9] <= altsyncram_4bg1:auto_generated.q_a[9]
q_a[10] <= altsyncram_4bg1:auto_generated.q_a[10]
q_a[11] <= altsyncram_4bg1:auto_generated.q_a[11]
q_a[12] <= altsyncram_4bg1:auto_generated.q_a[12]
q_a[13] <= altsyncram_4bg1:auto_generated.q_a[13]
q_a[14] <= altsyncram_4bg1:auto_generated.q_a[14]
q_a[15] <= altsyncram_4bg1:auto_generated.q_a[15]
q_a[16] <= altsyncram_4bg1:auto_generated.q_a[16]
q_a[17] <= altsyncram_4bg1:auto_generated.q_a[17]
q_a[18] <= altsyncram_4bg1:auto_generated.q_a[18]
q_a[19] <= altsyncram_4bg1:auto_generated.q_a[19]
q_a[20] <= altsyncram_4bg1:auto_generated.q_a[20]
q_a[21] <= altsyncram_4bg1:auto_generated.q_a[21]
q_a[22] <= altsyncram_4bg1:auto_generated.q_a[22]
q_a[23] <= altsyncram_4bg1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_SoC_TV|Reticle:reticle|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT


|DE1_SoC_TV|VGA_Ctrl:u9
iRed[0] => oVGA_R[0].DATAIN
iRed[1] => oVGA_R[1].DATAIN
iRed[2] => oVGA_R[2].DATAIN
iRed[3] => oVGA_R[3].DATAIN
iRed[4] => oVGA_R[4].DATAIN
iRed[5] => oVGA_R[5].DATAIN
iRed[6] => oVGA_R[6].DATAIN
iRed[7] => oVGA_R[7].DATAIN
iRed[8] => oVGA_R[8].DATAIN
iRed[9] => oVGA_R[9].DATAIN
iGreen[0] => oVGA_G[0].DATAIN
iGreen[1] => oVGA_G[1].DATAIN
iGreen[2] => oVGA_G[2].DATAIN
iGreen[3] => oVGA_G[3].DATAIN
iGreen[4] => oVGA_G[4].DATAIN
iGreen[5] => oVGA_G[5].DATAIN
iGreen[6] => oVGA_G[6].DATAIN
iGreen[7] => oVGA_G[7].DATAIN
iGreen[8] => oVGA_G[8].DATAIN
iGreen[9] => oVGA_G[9].DATAIN
iBlue[0] => oVGA_B[0].DATAIN
iBlue[1] => oVGA_B[1].DATAIN
iBlue[2] => oVGA_B[2].DATAIN
iBlue[3] => oVGA_B[3].DATAIN
iBlue[4] => oVGA_B[4].DATAIN
iBlue[5] => oVGA_B[5].DATAIN
iBlue[6] => oVGA_B[6].DATAIN
iBlue[7] => oVGA_B[7].DATAIN
iBlue[8] => oVGA_B[8].DATAIN
iBlue[9] => oVGA_B[9].DATAIN
oCurrent_X[0] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[1] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[2] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[3] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[4] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[5] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[6] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[7] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[8] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[9] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[10] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[0] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[1] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[2] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[3] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[4] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[5] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[6] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[7] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[8] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[9] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[10] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oAddress[0] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[1] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[2] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[3] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[4] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[5] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[6] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oRequest <= oRequest.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= iRed[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= iRed[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= iRed[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= iRed[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= iRed[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= iRed[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= iRed[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= iRed[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= iRed[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= iRed[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= iGreen[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= iGreen[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= iGreen[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= iGreen[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= iGreen[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= iGreen[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= iGreen[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= iGreen[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= iGreen[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= iGreen[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= iBlue[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= iBlue[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= iBlue[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= iBlue[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= iBlue[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= iBlue[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= iBlue[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= iBlue[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= iBlue[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= iBlue[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_HS <= oVGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_VS <= oVGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <VCC>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oVGA_HS~reg0.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => H_Cont[10].CLK
iCLK => oVGA_CLOCK.DATAIN
iRST_N => oVGA_HS~reg0.PRESET
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => H_Cont[10].ACLR
iRST_N => oVGA_VS~reg0.PRESET
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => V_Cont[10].ACLR


|DE1_SoC_TV|Line_Buffer:u10
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftin[12] => shiftin[12].IN1
shiftin[13] => shiftin[13].IN1
shiftin[14] => shiftin[14].IN1
shiftin[15] => shiftin[15].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[12] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[13] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[14] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[15] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_9c61:auto_generated.shiftin[0]
shiftin[1] => shift_taps_9c61:auto_generated.shiftin[1]
shiftin[2] => shift_taps_9c61:auto_generated.shiftin[2]
shiftin[3] => shift_taps_9c61:auto_generated.shiftin[3]
shiftin[4] => shift_taps_9c61:auto_generated.shiftin[4]
shiftin[5] => shift_taps_9c61:auto_generated.shiftin[5]
shiftin[6] => shift_taps_9c61:auto_generated.shiftin[6]
shiftin[7] => shift_taps_9c61:auto_generated.shiftin[7]
shiftin[8] => shift_taps_9c61:auto_generated.shiftin[8]
shiftin[9] => shift_taps_9c61:auto_generated.shiftin[9]
shiftin[10] => shift_taps_9c61:auto_generated.shiftin[10]
shiftin[11] => shift_taps_9c61:auto_generated.shiftin[11]
shiftin[12] => shift_taps_9c61:auto_generated.shiftin[12]
shiftin[13] => shift_taps_9c61:auto_generated.shiftin[13]
shiftin[14] => shift_taps_9c61:auto_generated.shiftin[14]
shiftin[15] => shift_taps_9c61:auto_generated.shiftin[15]
clock => shift_taps_9c61:auto_generated.clock
clken => shift_taps_9c61:auto_generated.clken
shiftout[0] <= shift_taps_9c61:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_9c61:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_9c61:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_9c61:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_9c61:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_9c61:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_9c61:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_9c61:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_9c61:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_9c61:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_9c61:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_9c61:auto_generated.shiftout[11]
shiftout[12] <= shift_taps_9c61:auto_generated.shiftout[12]
shiftout[13] <= shift_taps_9c61:auto_generated.shiftout[13]
shiftout[14] <= shift_taps_9c61:auto_generated.shiftout[14]
shiftout[15] <= shift_taps_9c61:auto_generated.shiftout[15]
taps[0] <= shift_taps_9c61:auto_generated.taps[0]
taps[1] <= shift_taps_9c61:auto_generated.taps[1]
taps[2] <= shift_taps_9c61:auto_generated.taps[2]
taps[3] <= shift_taps_9c61:auto_generated.taps[3]
taps[4] <= shift_taps_9c61:auto_generated.taps[4]
taps[5] <= shift_taps_9c61:auto_generated.taps[5]
taps[6] <= shift_taps_9c61:auto_generated.taps[6]
taps[7] <= shift_taps_9c61:auto_generated.taps[7]
taps[8] <= shift_taps_9c61:auto_generated.taps[8]
taps[9] <= shift_taps_9c61:auto_generated.taps[9]
taps[10] <= shift_taps_9c61:auto_generated.taps[10]
taps[11] <= shift_taps_9c61:auto_generated.taps[11]
taps[12] <= shift_taps_9c61:auto_generated.taps[12]
taps[13] <= shift_taps_9c61:auto_generated.taps[13]
taps[14] <= shift_taps_9c61:auto_generated.taps[14]
taps[15] <= shift_taps_9c61:auto_generated.taps[15]
aclr => shift_taps_9c61:auto_generated.aclr


|DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated
aclr => dffe4.IN0
aclr => cntr_b6h:cntr3.aset
clken => altsyncram_ffj1:altsyncram2.clocken0
clken => cntr_lmf:cntr1.clk_en
clken => cntr_b6h:cntr3.clk_en
clken => dffe4.ENA
clock => altsyncram_ffj1:altsyncram2.clock0
clock => cntr_lmf:cntr1.clock
clock => cntr_b6h:cntr3.clock
clock => dffe4.CLK
shiftin[0] => altsyncram_ffj1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_ffj1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_ffj1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_ffj1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_ffj1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_ffj1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_ffj1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_ffj1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_ffj1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_ffj1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_ffj1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_ffj1:altsyncram2.data_a[11]
shiftin[12] => altsyncram_ffj1:altsyncram2.data_a[12]
shiftin[13] => altsyncram_ffj1:altsyncram2.data_a[13]
shiftin[14] => altsyncram_ffj1:altsyncram2.data_a[14]
shiftin[15] => altsyncram_ffj1:altsyncram2.data_a[15]
shiftout[0] <= altsyncram_ffj1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_ffj1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_ffj1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_ffj1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_ffj1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_ffj1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_ffj1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_ffj1:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_ffj1:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_ffj1:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_ffj1:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_ffj1:altsyncram2.q_b[11]
shiftout[12] <= altsyncram_ffj1:altsyncram2.q_b[12]
shiftout[13] <= altsyncram_ffj1:altsyncram2.q_b[13]
shiftout[14] <= altsyncram_ffj1:altsyncram2.q_b[14]
shiftout[15] <= altsyncram_ffj1:altsyncram2.q_b[15]
taps[0] <= altsyncram_ffj1:altsyncram2.q_b[0]
taps[1] <= altsyncram_ffj1:altsyncram2.q_b[1]
taps[2] <= altsyncram_ffj1:altsyncram2.q_b[2]
taps[3] <= altsyncram_ffj1:altsyncram2.q_b[3]
taps[4] <= altsyncram_ffj1:altsyncram2.q_b[4]
taps[5] <= altsyncram_ffj1:altsyncram2.q_b[5]
taps[6] <= altsyncram_ffj1:altsyncram2.q_b[6]
taps[7] <= altsyncram_ffj1:altsyncram2.q_b[7]
taps[8] <= altsyncram_ffj1:altsyncram2.q_b[8]
taps[9] <= altsyncram_ffj1:altsyncram2.q_b[9]
taps[10] <= altsyncram_ffj1:altsyncram2.q_b[10]
taps[11] <= altsyncram_ffj1:altsyncram2.q_b[11]
taps[12] <= altsyncram_ffj1:altsyncram2.q_b[12]
taps[13] <= altsyncram_ffj1:altsyncram2.q_b[13]
taps[14] <= altsyncram_ffj1:altsyncram2.q_b[14]
taps[15] <= altsyncram_ffj1:altsyncram2.q_b[15]


|DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2
aclr0 => ram_block5a0.CLR0
aclr0 => ram_block5a1.CLR0
aclr0 => ram_block5a2.CLR0
aclr0 => ram_block5a3.CLR0
aclr0 => ram_block5a4.CLR0
aclr0 => ram_block5a5.CLR0
aclr0 => ram_block5a6.CLR0
aclr0 => ram_block5a7.CLR0
aclr0 => ram_block5a8.CLR0
aclr0 => ram_block5a9.CLR0
aclr0 => ram_block5a10.CLR0
aclr0 => ram_block5a11.CLR0
aclr0 => ram_block5a12.CLR0
aclr0 => ram_block5a13.CLR0
aclr0 => ram_block5a14.CLR0
aclr0 => ram_block5a15.CLR0
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE


|DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr6
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3
aset => counter_reg_bit0.IN0
aset => counter_reg_bit7.IN0
aset => counter_reg_bit1.IN0
aset => counter_reg_bit9.IN0
clk_en => counter_reg_bit0.IN0
clock => counter_reg_bit0.CLK
clock => counter_reg_bit1.CLK
clock => counter_reg_bit2.CLK
clock => counter_reg_bit3.CLK
clock => counter_reg_bit4.CLK
clock => counter_reg_bit5.CLK
clock => counter_reg_bit6.CLK
clock => counter_reg_bit7.CLK
clock => counter_reg_bit8.CLK
clock => counter_reg_bit9.CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Line_Buffer:u11
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftin[12] => shiftin[12].IN1
shiftin[13] => shiftin[13].IN1
shiftin[14] => shiftin[14].IN1
shiftin[15] => shiftin[15].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[12] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[13] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[14] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[15] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_9c61:auto_generated.shiftin[0]
shiftin[1] => shift_taps_9c61:auto_generated.shiftin[1]
shiftin[2] => shift_taps_9c61:auto_generated.shiftin[2]
shiftin[3] => shift_taps_9c61:auto_generated.shiftin[3]
shiftin[4] => shift_taps_9c61:auto_generated.shiftin[4]
shiftin[5] => shift_taps_9c61:auto_generated.shiftin[5]
shiftin[6] => shift_taps_9c61:auto_generated.shiftin[6]
shiftin[7] => shift_taps_9c61:auto_generated.shiftin[7]
shiftin[8] => shift_taps_9c61:auto_generated.shiftin[8]
shiftin[9] => shift_taps_9c61:auto_generated.shiftin[9]
shiftin[10] => shift_taps_9c61:auto_generated.shiftin[10]
shiftin[11] => shift_taps_9c61:auto_generated.shiftin[11]
shiftin[12] => shift_taps_9c61:auto_generated.shiftin[12]
shiftin[13] => shift_taps_9c61:auto_generated.shiftin[13]
shiftin[14] => shift_taps_9c61:auto_generated.shiftin[14]
shiftin[15] => shift_taps_9c61:auto_generated.shiftin[15]
clock => shift_taps_9c61:auto_generated.clock
clken => shift_taps_9c61:auto_generated.clken
shiftout[0] <= shift_taps_9c61:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_9c61:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_9c61:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_9c61:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_9c61:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_9c61:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_9c61:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_9c61:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_9c61:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_9c61:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_9c61:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_9c61:auto_generated.shiftout[11]
shiftout[12] <= shift_taps_9c61:auto_generated.shiftout[12]
shiftout[13] <= shift_taps_9c61:auto_generated.shiftout[13]
shiftout[14] <= shift_taps_9c61:auto_generated.shiftout[14]
shiftout[15] <= shift_taps_9c61:auto_generated.shiftout[15]
taps[0] <= shift_taps_9c61:auto_generated.taps[0]
taps[1] <= shift_taps_9c61:auto_generated.taps[1]
taps[2] <= shift_taps_9c61:auto_generated.taps[2]
taps[3] <= shift_taps_9c61:auto_generated.taps[3]
taps[4] <= shift_taps_9c61:auto_generated.taps[4]
taps[5] <= shift_taps_9c61:auto_generated.taps[5]
taps[6] <= shift_taps_9c61:auto_generated.taps[6]
taps[7] <= shift_taps_9c61:auto_generated.taps[7]
taps[8] <= shift_taps_9c61:auto_generated.taps[8]
taps[9] <= shift_taps_9c61:auto_generated.taps[9]
taps[10] <= shift_taps_9c61:auto_generated.taps[10]
taps[11] <= shift_taps_9c61:auto_generated.taps[11]
taps[12] <= shift_taps_9c61:auto_generated.taps[12]
taps[13] <= shift_taps_9c61:auto_generated.taps[13]
taps[14] <= shift_taps_9c61:auto_generated.taps[14]
taps[15] <= shift_taps_9c61:auto_generated.taps[15]
aclr => shift_taps_9c61:auto_generated.aclr


|DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated
aclr => dffe4.IN0
aclr => cntr_b6h:cntr3.aset
clken => altsyncram_ffj1:altsyncram2.clocken0
clken => cntr_lmf:cntr1.clk_en
clken => cntr_b6h:cntr3.clk_en
clken => dffe4.ENA
clock => altsyncram_ffj1:altsyncram2.clock0
clock => cntr_lmf:cntr1.clock
clock => cntr_b6h:cntr3.clock
clock => dffe4.CLK
shiftin[0] => altsyncram_ffj1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_ffj1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_ffj1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_ffj1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_ffj1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_ffj1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_ffj1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_ffj1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_ffj1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_ffj1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_ffj1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_ffj1:altsyncram2.data_a[11]
shiftin[12] => altsyncram_ffj1:altsyncram2.data_a[12]
shiftin[13] => altsyncram_ffj1:altsyncram2.data_a[13]
shiftin[14] => altsyncram_ffj1:altsyncram2.data_a[14]
shiftin[15] => altsyncram_ffj1:altsyncram2.data_a[15]
shiftout[0] <= altsyncram_ffj1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_ffj1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_ffj1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_ffj1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_ffj1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_ffj1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_ffj1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_ffj1:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_ffj1:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_ffj1:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_ffj1:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_ffj1:altsyncram2.q_b[11]
shiftout[12] <= altsyncram_ffj1:altsyncram2.q_b[12]
shiftout[13] <= altsyncram_ffj1:altsyncram2.q_b[13]
shiftout[14] <= altsyncram_ffj1:altsyncram2.q_b[14]
shiftout[15] <= altsyncram_ffj1:altsyncram2.q_b[15]
taps[0] <= altsyncram_ffj1:altsyncram2.q_b[0]
taps[1] <= altsyncram_ffj1:altsyncram2.q_b[1]
taps[2] <= altsyncram_ffj1:altsyncram2.q_b[2]
taps[3] <= altsyncram_ffj1:altsyncram2.q_b[3]
taps[4] <= altsyncram_ffj1:altsyncram2.q_b[4]
taps[5] <= altsyncram_ffj1:altsyncram2.q_b[5]
taps[6] <= altsyncram_ffj1:altsyncram2.q_b[6]
taps[7] <= altsyncram_ffj1:altsyncram2.q_b[7]
taps[8] <= altsyncram_ffj1:altsyncram2.q_b[8]
taps[9] <= altsyncram_ffj1:altsyncram2.q_b[9]
taps[10] <= altsyncram_ffj1:altsyncram2.q_b[10]
taps[11] <= altsyncram_ffj1:altsyncram2.q_b[11]
taps[12] <= altsyncram_ffj1:altsyncram2.q_b[12]
taps[13] <= altsyncram_ffj1:altsyncram2.q_b[13]
taps[14] <= altsyncram_ffj1:altsyncram2.q_b[14]
taps[15] <= altsyncram_ffj1:altsyncram2.q_b[15]


|DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2
aclr0 => ram_block5a0.CLR0
aclr0 => ram_block5a1.CLR0
aclr0 => ram_block5a2.CLR0
aclr0 => ram_block5a3.CLR0
aclr0 => ram_block5a4.CLR0
aclr0 => ram_block5a5.CLR0
aclr0 => ram_block5a6.CLR0
aclr0 => ram_block5a7.CLR0
aclr0 => ram_block5a8.CLR0
aclr0 => ram_block5a9.CLR0
aclr0 => ram_block5a10.CLR0
aclr0 => ram_block5a11.CLR0
aclr0 => ram_block5a12.CLR0
aclr0 => ram_block5a13.CLR0
aclr0 => ram_block5a14.CLR0
aclr0 => ram_block5a15.CLR0
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE


|DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr6
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3
aset => counter_reg_bit0.IN0
aset => counter_reg_bit7.IN0
aset => counter_reg_bit1.IN0
aset => counter_reg_bit9.IN0
clk_en => counter_reg_bit0.IN0
clock => counter_reg_bit0.CLK
clock => counter_reg_bit1.CLK
clock => counter_reg_bit2.CLK
clock => counter_reg_bit3.CLK
clock => counter_reg_bit4.CLK
clock => counter_reg_bit5.CLK
clock => counter_reg_bit6.CLK
clock => counter_reg_bit7.CLK
clock => counter_reg_bit8.CLK
clock => counter_reg_bit9.CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_TV|AUDIO_DAC:u12
oFLASH_ADDR[0] <= FLASH_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[1] <= FLASH_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[2] <= FLASH_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[3] <= FLASH_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[4] <= FLASH_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[5] <= FLASH_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[6] <= FLASH_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[7] <= FLASH_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[8] <= FLASH_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[9] <= FLASH_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[10] <= FLASH_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[11] <= FLASH_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[12] <= FLASH_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[13] <= FLASH_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[14] <= FLASH_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[15] <= FLASH_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[16] <= FLASH_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[17] <= FLASH_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[18] <= FLASH_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[19] <= FLASH_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
iFLASH_DATA[0] => FLASH_Out_Tmp[8].DATAIN
iFLASH_DATA[0] => FLASH_Out_Tmp[0].DATAIN
iFLASH_DATA[1] => FLASH_Out_Tmp[9].DATAIN
iFLASH_DATA[1] => FLASH_Out_Tmp[1].DATAIN
iFLASH_DATA[2] => FLASH_Out_Tmp[10].DATAIN
iFLASH_DATA[2] => FLASH_Out_Tmp[2].DATAIN
iFLASH_DATA[3] => FLASH_Out_Tmp[11].DATAIN
iFLASH_DATA[3] => FLASH_Out_Tmp[3].DATAIN
iFLASH_DATA[4] => FLASH_Out_Tmp[12].DATAIN
iFLASH_DATA[4] => FLASH_Out_Tmp[4].DATAIN
iFLASH_DATA[5] => FLASH_Out_Tmp[13].DATAIN
iFLASH_DATA[5] => FLASH_Out_Tmp[5].DATAIN
iFLASH_DATA[6] => FLASH_Out_Tmp[14].DATAIN
iFLASH_DATA[6] => FLASH_Out_Tmp[6].DATAIN
iFLASH_DATA[7] => FLASH_Out_Tmp[15].DATAIN
iFLASH_DATA[7] => FLASH_Out_Tmp[7].DATAIN
oSDRAM_ADDR[0] <= SDRAM_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[1] <= SDRAM_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[2] <= SDRAM_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[3] <= SDRAM_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[4] <= SDRAM_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[5] <= SDRAM_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[6] <= SDRAM_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[7] <= SDRAM_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[8] <= SDRAM_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[9] <= SDRAM_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[10] <= SDRAM_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[11] <= SDRAM_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[12] <= SDRAM_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[13] <= SDRAM_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[14] <= SDRAM_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[15] <= SDRAM_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[16] <= SDRAM_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[17] <= SDRAM_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[18] <= SDRAM_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[19] <= SDRAM_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[20] <= SDRAM_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[21] <= SDRAM_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[22] <= <GND>
iSDRAM_DATA[0] => SDRAM_Out_Tmp[0].DATAIN
iSDRAM_DATA[1] => SDRAM_Out_Tmp[1].DATAIN
iSDRAM_DATA[2] => SDRAM_Out_Tmp[2].DATAIN
iSDRAM_DATA[3] => SDRAM_Out_Tmp[3].DATAIN
iSDRAM_DATA[4] => SDRAM_Out_Tmp[4].DATAIN
iSDRAM_DATA[5] => SDRAM_Out_Tmp[5].DATAIN
iSDRAM_DATA[6] => SDRAM_Out_Tmp[6].DATAIN
iSDRAM_DATA[7] => SDRAM_Out_Tmp[7].DATAIN
iSDRAM_DATA[8] => SDRAM_Out_Tmp[8].DATAIN
iSDRAM_DATA[9] => SDRAM_Out_Tmp[9].DATAIN
iSDRAM_DATA[10] => SDRAM_Out_Tmp[10].DATAIN
iSDRAM_DATA[11] => SDRAM_Out_Tmp[11].DATAIN
iSDRAM_DATA[12] => SDRAM_Out_Tmp[12].DATAIN
iSDRAM_DATA[13] => SDRAM_Out_Tmp[13].DATAIN
iSDRAM_DATA[14] => SDRAM_Out_Tmp[14].DATAIN
iSDRAM_DATA[15] => SDRAM_Out_Tmp[15].DATAIN
oSRAM_ADDR[0] <= SRAM_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[1] <= SRAM_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[2] <= SRAM_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[3] <= SRAM_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[4] <= SRAM_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[5] <= SRAM_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[6] <= SRAM_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[7] <= SRAM_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[8] <= SRAM_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[9] <= SRAM_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[10] <= SRAM_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[11] <= SRAM_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[12] <= SRAM_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[13] <= SRAM_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[14] <= SRAM_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[15] <= SRAM_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[16] <= SRAM_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[17] <= SRAM_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[18] <= <GND>
iSRAM_DATA[0] => SRAM_Out_Tmp[0].DATAIN
iSRAM_DATA[1] => SRAM_Out_Tmp[1].DATAIN
iSRAM_DATA[2] => SRAM_Out_Tmp[2].DATAIN
iSRAM_DATA[3] => SRAM_Out_Tmp[3].DATAIN
iSRAM_DATA[4] => SRAM_Out_Tmp[4].DATAIN
iSRAM_DATA[5] => SRAM_Out_Tmp[5].DATAIN
iSRAM_DATA[6] => SRAM_Out_Tmp[6].DATAIN
iSRAM_DATA[7] => SRAM_Out_Tmp[7].DATAIN
iSRAM_DATA[8] => SRAM_Out_Tmp[8].DATAIN
iSRAM_DATA[9] => SRAM_Out_Tmp[9].DATAIN
iSRAM_DATA[10] => SRAM_Out_Tmp[10].DATAIN
iSRAM_DATA[11] => SRAM_Out_Tmp[11].DATAIN
iSRAM_DATA[12] => SRAM_Out_Tmp[12].DATAIN
iSRAM_DATA[13] => SRAM_Out_Tmp[13].DATAIN
iSRAM_DATA[14] => SRAM_Out_Tmp[14].DATAIN
iSRAM_DATA[15] => SRAM_Out_Tmp[15].DATAIN
oAUD_BCK <= oAUD_BCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAUD_DATA <= oAUD_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAUD_LRCK <= LRCK_1X.DB_MAX_OUTPUT_PORT_TYPE
iSrc_Select[0] => Equal0.IN31
iSrc_Select[0] => Equal1.IN0
iSrc_Select[0] => Equal2.IN31
iSrc_Select[1] => Equal0.IN30
iSrc_Select[1] => Equal1.IN31
iSrc_Select[1] => Equal2.IN0
iCLK_18_4 => LRCK_4X.CLK
iCLK_18_4 => LRCK_2X.CLK
iCLK_18_4 => LRCK_1X.CLK
iCLK_18_4 => LRCK_4X_DIV[0].CLK
iCLK_18_4 => LRCK_4X_DIV[1].CLK
iCLK_18_4 => LRCK_4X_DIV[2].CLK
iCLK_18_4 => LRCK_4X_DIV[3].CLK
iCLK_18_4 => LRCK_4X_DIV[4].CLK
iCLK_18_4 => LRCK_4X_DIV[5].CLK
iCLK_18_4 => LRCK_4X_DIV[6].CLK
iCLK_18_4 => LRCK_2X_DIV[0].CLK
iCLK_18_4 => LRCK_2X_DIV[1].CLK
iCLK_18_4 => LRCK_2X_DIV[2].CLK
iCLK_18_4 => LRCK_2X_DIV[3].CLK
iCLK_18_4 => LRCK_2X_DIV[4].CLK
iCLK_18_4 => LRCK_2X_DIV[5].CLK
iCLK_18_4 => LRCK_2X_DIV[6].CLK
iCLK_18_4 => LRCK_2X_DIV[7].CLK
iCLK_18_4 => LRCK_1X_DIV[0].CLK
iCLK_18_4 => LRCK_1X_DIV[1].CLK
iCLK_18_4 => LRCK_1X_DIV[2].CLK
iCLK_18_4 => LRCK_1X_DIV[3].CLK
iCLK_18_4 => LRCK_1X_DIV[4].CLK
iCLK_18_4 => LRCK_1X_DIV[5].CLK
iCLK_18_4 => LRCK_1X_DIV[6].CLK
iCLK_18_4 => LRCK_1X_DIV[7].CLK
iCLK_18_4 => LRCK_1X_DIV[8].CLK
iCLK_18_4 => oAUD_BCK~reg0.CLK
iCLK_18_4 => BCK_DIV[0].CLK
iCLK_18_4 => BCK_DIV[1].CLK
iCLK_18_4 => BCK_DIV[2].CLK
iCLK_18_4 => BCK_DIV[3].CLK
iRST_N => SDRAM_Cont[0].ACLR
iRST_N => SDRAM_Cont[1].ACLR
iRST_N => SDRAM_Cont[2].ACLR
iRST_N => SDRAM_Cont[3].ACLR
iRST_N => SDRAM_Cont[4].ACLR
iRST_N => SDRAM_Cont[5].ACLR
iRST_N => SDRAM_Cont[6].ACLR
iRST_N => SDRAM_Cont[7].ACLR
iRST_N => SDRAM_Cont[8].ACLR
iRST_N => SDRAM_Cont[9].ACLR
iRST_N => SDRAM_Cont[10].ACLR
iRST_N => SDRAM_Cont[11].ACLR
iRST_N => SDRAM_Cont[12].ACLR
iRST_N => SDRAM_Cont[13].ACLR
iRST_N => SDRAM_Cont[14].ACLR
iRST_N => SDRAM_Cont[15].ACLR
iRST_N => SDRAM_Cont[16].ACLR
iRST_N => SDRAM_Cont[17].ACLR
iRST_N => SDRAM_Cont[18].ACLR
iRST_N => SDRAM_Cont[19].ACLR
iRST_N => SDRAM_Cont[20].ACLR
iRST_N => SDRAM_Cont[21].ACLR
iRST_N => FLASH_Cont[0].ACLR
iRST_N => FLASH_Cont[1].ACLR
iRST_N => FLASH_Cont[2].ACLR
iRST_N => FLASH_Cont[3].ACLR
iRST_N => FLASH_Cont[4].ACLR
iRST_N => FLASH_Cont[5].ACLR
iRST_N => FLASH_Cont[6].ACLR
iRST_N => FLASH_Cont[7].ACLR
iRST_N => FLASH_Cont[8].ACLR
iRST_N => FLASH_Cont[9].ACLR
iRST_N => FLASH_Cont[10].ACLR
iRST_N => FLASH_Cont[11].ACLR
iRST_N => FLASH_Cont[12].ACLR
iRST_N => FLASH_Cont[13].ACLR
iRST_N => FLASH_Cont[14].ACLR
iRST_N => FLASH_Cont[15].ACLR
iRST_N => FLASH_Cont[16].ACLR
iRST_N => FLASH_Cont[17].ACLR
iRST_N => FLASH_Cont[18].ACLR
iRST_N => FLASH_Cont[19].ACLR
iRST_N => SRAM_Cont[0].ACLR
iRST_N => SRAM_Cont[1].ACLR
iRST_N => SRAM_Cont[2].ACLR
iRST_N => SRAM_Cont[3].ACLR
iRST_N => SRAM_Cont[4].ACLR
iRST_N => SRAM_Cont[5].ACLR
iRST_N => SRAM_Cont[6].ACLR
iRST_N => SRAM_Cont[7].ACLR
iRST_N => SRAM_Cont[8].ACLR
iRST_N => SRAM_Cont[9].ACLR
iRST_N => SRAM_Cont[10].ACLR
iRST_N => SRAM_Cont[11].ACLR
iRST_N => SRAM_Cont[12].ACLR
iRST_N => SRAM_Cont[13].ACLR
iRST_N => SRAM_Cont[14].ACLR
iRST_N => SRAM_Cont[15].ACLR
iRST_N => SRAM_Cont[16].ACLR
iRST_N => SRAM_Cont[17].ACLR
iRST_N => oAUD_BCK~reg0.ACLR
iRST_N => BCK_DIV[0].ACLR
iRST_N => BCK_DIV[1].ACLR
iRST_N => BCK_DIV[2].ACLR
iRST_N => BCK_DIV[3].ACLR
iRST_N => LRCK_4X.ACLR
iRST_N => LRCK_2X.ACLR
iRST_N => LRCK_1X.ACLR
iRST_N => LRCK_4X_DIV[0].ACLR
iRST_N => LRCK_4X_DIV[1].ACLR
iRST_N => LRCK_4X_DIV[2].ACLR
iRST_N => LRCK_4X_DIV[3].ACLR
iRST_N => LRCK_4X_DIV[4].ACLR
iRST_N => LRCK_4X_DIV[5].ACLR
iRST_N => LRCK_4X_DIV[6].ACLR
iRST_N => LRCK_2X_DIV[0].ACLR
iRST_N => LRCK_2X_DIV[1].ACLR
iRST_N => LRCK_2X_DIV[2].ACLR
iRST_N => LRCK_2X_DIV[3].ACLR
iRST_N => LRCK_2X_DIV[4].ACLR
iRST_N => LRCK_2X_DIV[5].ACLR
iRST_N => LRCK_2X_DIV[6].ACLR
iRST_N => LRCK_2X_DIV[7].ACLR
iRST_N => LRCK_1X_DIV[0].ACLR
iRST_N => LRCK_1X_DIV[1].ACLR
iRST_N => LRCK_1X_DIV[2].ACLR
iRST_N => LRCK_1X_DIV[3].ACLR
iRST_N => LRCK_1X_DIV[4].ACLR
iRST_N => LRCK_1X_DIV[5].ACLR
iRST_N => LRCK_1X_DIV[6].ACLR
iRST_N => LRCK_1X_DIV[7].ACLR
iRST_N => LRCK_1X_DIV[8].ACLR
iRST_N => SIN_Cont[0].ACLR
iRST_N => SIN_Cont[1].ACLR
iRST_N => SIN_Cont[2].ACLR
iRST_N => SIN_Cont[3].ACLR
iRST_N => SIN_Cont[4].ACLR
iRST_N => SIN_Cont[5].ACLR
iRST_N => FLASH_Out_Tmp[0].ACLR
iRST_N => FLASH_Out_Tmp[1].ACLR
iRST_N => FLASH_Out_Tmp[2].ACLR
iRST_N => FLASH_Out_Tmp[3].ACLR
iRST_N => FLASH_Out_Tmp[4].ACLR
iRST_N => FLASH_Out_Tmp[5].ACLR
iRST_N => FLASH_Out_Tmp[6].ACLR
iRST_N => FLASH_Out_Tmp[7].ACLR
iRST_N => FLASH_Out_Tmp[8].ACLR
iRST_N => FLASH_Out_Tmp[9].ACLR
iRST_N => FLASH_Out_Tmp[10].ACLR
iRST_N => FLASH_Out_Tmp[11].ACLR
iRST_N => FLASH_Out_Tmp[12].ACLR
iRST_N => FLASH_Out_Tmp[13].ACLR
iRST_N => FLASH_Out_Tmp[14].ACLR
iRST_N => FLASH_Out_Tmp[15].ACLR
iRST_N => FLASH_Out[0].ACLR
iRST_N => FLASH_Out[1].ACLR
iRST_N => FLASH_Out[2].ACLR
iRST_N => FLASH_Out[3].ACLR
iRST_N => FLASH_Out[4].ACLR
iRST_N => FLASH_Out[5].ACLR
iRST_N => FLASH_Out[6].ACLR
iRST_N => FLASH_Out[7].ACLR
iRST_N => FLASH_Out[8].ACLR
iRST_N => FLASH_Out[9].ACLR
iRST_N => FLASH_Out[10].ACLR
iRST_N => FLASH_Out[11].ACLR
iRST_N => FLASH_Out[12].ACLR
iRST_N => FLASH_Out[13].ACLR
iRST_N => FLASH_Out[14].ACLR
iRST_N => FLASH_Out[15].ACLR
iRST_N => SDRAM_Out_Tmp[0].ACLR
iRST_N => SDRAM_Out_Tmp[1].ACLR
iRST_N => SDRAM_Out_Tmp[2].ACLR
iRST_N => SDRAM_Out_Tmp[3].ACLR
iRST_N => SDRAM_Out_Tmp[4].ACLR
iRST_N => SDRAM_Out_Tmp[5].ACLR
iRST_N => SDRAM_Out_Tmp[6].ACLR
iRST_N => SDRAM_Out_Tmp[7].ACLR
iRST_N => SDRAM_Out_Tmp[8].ACLR
iRST_N => SDRAM_Out_Tmp[9].ACLR
iRST_N => SDRAM_Out_Tmp[10].ACLR
iRST_N => SDRAM_Out_Tmp[11].ACLR
iRST_N => SDRAM_Out_Tmp[12].ACLR
iRST_N => SDRAM_Out_Tmp[13].ACLR
iRST_N => SDRAM_Out_Tmp[14].ACLR
iRST_N => SDRAM_Out_Tmp[15].ACLR
iRST_N => SDRAM_Out[0].ACLR
iRST_N => SDRAM_Out[1].ACLR
iRST_N => SDRAM_Out[2].ACLR
iRST_N => SDRAM_Out[3].ACLR
iRST_N => SDRAM_Out[4].ACLR
iRST_N => SDRAM_Out[5].ACLR
iRST_N => SDRAM_Out[6].ACLR
iRST_N => SDRAM_Out[7].ACLR
iRST_N => SDRAM_Out[8].ACLR
iRST_N => SDRAM_Out[9].ACLR
iRST_N => SDRAM_Out[10].ACLR
iRST_N => SDRAM_Out[11].ACLR
iRST_N => SDRAM_Out[12].ACLR
iRST_N => SDRAM_Out[13].ACLR
iRST_N => SDRAM_Out[14].ACLR
iRST_N => SDRAM_Out[15].ACLR
iRST_N => SRAM_Out_Tmp[0].ACLR
iRST_N => SRAM_Out_Tmp[1].ACLR
iRST_N => SRAM_Out_Tmp[2].ACLR
iRST_N => SRAM_Out_Tmp[3].ACLR
iRST_N => SRAM_Out_Tmp[4].ACLR
iRST_N => SRAM_Out_Tmp[5].ACLR
iRST_N => SRAM_Out_Tmp[6].ACLR
iRST_N => SRAM_Out_Tmp[7].ACLR
iRST_N => SRAM_Out_Tmp[8].ACLR
iRST_N => SRAM_Out_Tmp[9].ACLR
iRST_N => SRAM_Out_Tmp[10].ACLR
iRST_N => SRAM_Out_Tmp[11].ACLR
iRST_N => SRAM_Out_Tmp[12].ACLR
iRST_N => SRAM_Out_Tmp[13].ACLR
iRST_N => SRAM_Out_Tmp[14].ACLR
iRST_N => SRAM_Out_Tmp[15].ACLR
iRST_N => SRAM_Out[0].ACLR
iRST_N => SRAM_Out[1].ACLR
iRST_N => SRAM_Out[2].ACLR
iRST_N => SRAM_Out[3].ACLR
iRST_N => SRAM_Out[4].ACLR
iRST_N => SRAM_Out[5].ACLR
iRST_N => SRAM_Out[6].ACLR
iRST_N => SRAM_Out[7].ACLR
iRST_N => SRAM_Out[8].ACLR
iRST_N => SRAM_Out[9].ACLR
iRST_N => SRAM_Out[10].ACLR
iRST_N => SRAM_Out[11].ACLR
iRST_N => SRAM_Out[12].ACLR
iRST_N => SRAM_Out[13].ACLR
iRST_N => SRAM_Out[14].ACLR
iRST_N => SRAM_Out[15].ACLR
iRST_N => SEL_Cont[0].ACLR
iRST_N => SEL_Cont[1].ACLR
iRST_N => SEL_Cont[2].ACLR
iRST_N => SEL_Cont[3].ACLR


|DE1_SoC_TV|I2C_AV_Config:u1
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iRST_N => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|DE1_SoC_TV|I2C_AV_Config:u1|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


