
# Exp-No: 01 - ALU Enumerated Data types using system Verilog HDL and verify with testbench 
Aim:

  To design and simulate a ALU using System Verilog HDL and verify its functionality through a testbench using the Vivado 2023.1 simulation environment. 
  
  Apparatus Required:

  Vivado 2023.1

Procedure:


Input/Output Signal Diagram:

RTL Code:

TestBench:

Output waveform:

Conclusion:
