Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/d/v/dvtran/Documents/6.111/finalproject/bobateam/modules/ddrwam/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/d/v/dvtran/Documents/6.111/finalproject/bobateam/modules/ddrwam/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: labkit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "labkit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "labkit"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : labkit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : labkit.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "labkit.v" in library work
Module <labkit> compiled
Module <divider> compiled
Module <timer> compiled
Module <synchronize> compiled
Module <debounce> compiled
Module <random> compiled
Module <interpret_input> compiled
Module <mole> compiled
Module <gameState> compiled
Module <display_string> compiled
Module <ascii2dots> compiled
No errors in compilation
Analysis of file <"labkit.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <labkit> in library <work>.

Analyzing hierarchy for module <debounce> in library <work> with parameters.
	DELAY = "00000000000001000001111010110000"

Analyzing hierarchy for module <divider> in library <work> with parameters.
	DELAY = "00000001100110111111110011000000"

Analyzing hierarchy for module <timer> in library <work> with parameters.
	COUNTING = "01"
	EXPIRED = "10"
	IDLE = "00"

Analyzing hierarchy for module <random> in library <work>.

Analyzing hierarchy for module <interpret_input> in library <work>.

Analyzing hierarchy for module <mole> in library <work> with parameters.
	COUNTING = "1"
	MOLE = "0"

Analyzing hierarchy for module <gameState> in library <work>.

Analyzing hierarchy for module <display_string> in library <work>.

Analyzing hierarchy for module <synchronize> in library <work> with parameters.
	NSYNC = "00000000000000000000000000000010"

Analyzing hierarchy for module <ascii2dots> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <labkit>.
Module <labkit> is correct for synthesis.
 
    Set user-defined property "INIT =  FFFF" for instance <reset_sr> in unit <labkit>.
Analyzing module <debounce> in library <work>.
	DELAY = 32'sb00000000000001000001111010110000
Module <debounce> is correct for synthesis.
 
Analyzing module <synchronize> in library <work>.
	NSYNC = 32'sb00000000000000000000000000000010
Module <synchronize> is correct for synthesis.
 
Analyzing module <divider> in library <work>.
	DELAY = 32'b00000001100110111111110011000000
Module <divider> is correct for synthesis.
 
Analyzing module <timer> in library <work>.
	COUNTING = 2'b01
	EXPIRED = 2'b10
	IDLE = 2'b00
Module <timer> is correct for synthesis.
 
Analyzing module <random> in library <work>.
Module <random> is correct for synthesis.
 
Analyzing module <interpret_input> in library <work>.
WARNING:Xst:1465 - "labkit.v" line 636: Exactly not equal expression will be synthesized as a not equal expression, simulation mismatch is possible. 
Module <interpret_input> is correct for synthesis.
 
Analyzing module <mole> in library <work>.
	COUNTING = 1'b1
	MOLE = 1'b0
Module <mole> is correct for synthesis.
 
Analyzing module <gameState> in library <work>.
WARNING:Xst:863 - "labkit.v" line 722: Name conflict (<REQUEST_MOLE> and <request_mole>, renaming REQUEST_MOLE as request_mole_rnm0).
WARNING:Xst:1465 - "labkit.v" line 782: Exactly not equal expression will be synthesized as a not equal expression, simulation mismatch is possible. 
Module <gameState> is correct for synthesis.
 
Analyzing module <display_string> in library <work>.
INFO:Xst:1433 - Contents of array <rdots> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <display_string> is correct for synthesis.
 
Analyzing module <ascii2dots> in library <work>.
Module <ascii2dots> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <flash_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram0_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user2> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <daughtercard> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <systemace_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <tv_in_i2c_data> in unit <labkit> is removed.

Synthesizing Unit <divider>.
    Related source file is "labkit.v".
    Found 32-bit up counter for signal <counter>.
    Found 1-bit register for signal <enable>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divider> synthesized.


Synthesizing Unit <timer>.
    Related source file is "labkit.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <counter>.
    Found 4-bit subtractor for signal <counter$addsub0000> created at line 528.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <timer> synthesized.


Synthesizing Unit <random>.
    Related source file is "labkit.v".
    Found 4-bit register for signal <temp_r>.
    Found 1-bit xor2 for signal <temp_r$xor0000> created at line 605.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <random> synthesized.


Synthesizing Unit <interpret_input>.
    Related source file is "labkit.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8x8-bit ROM for signal <location>.
    Found 1-bit register for signal <temp_misstep>.
    Found 1-bit register for signal <temp_whacked>.
    Found 8-bit comparator equal for signal <temp_whacked$cmp_eq0000> created at line 634.
    Summary:
	inferred   1 ROM(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <interpret_input> synthesized.


Synthesizing Unit <mole>.
    Related source file is "labkit.v".
    Found 4-bit register for signal <counter>.
    Found 4-bit subtractor for signal <counter$addsub0000> created at line 701.
    Found 1-bit register for signal <state>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mole> synthesized.


Synthesizing Unit <gameState>.
    Related source file is "labkit.v".
WARNING:Xst:653 - Signal <request_mole_rnm0> is used but never assigned. This sourceless signal will be automatically connected to value 0011.
WARNING:Xst:653 - Signal <SAFE_STEP_DELAY> is used but never assigned. This sourceless signal will be automatically connected to value 0111.
WARNING:Xst:653 - Signal <MOLE_WHACKED> is used but never assigned. This sourceless signal will be automatically connected to value 0110.
WARNING:Xst:653 - Signal <MOLE_MISSED> is used but never assigned. This sourceless signal will be automatically connected to value 0101.
WARNING:Xst:653 - Signal <MOLE_COUNTDOWN> is used but never assigned. This sourceless signal will be automatically connected to value 0100.
WARNING:Xst:653 - Signal <IDLE> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <GAME_START_DELAY> is used but never assigned. This sourceless signal will be automatically connected to value 0001.
WARNING:Xst:653 - Signal <GAME_OVER> is used but never assigned. This sourceless signal will be automatically connected to value 1000.
WARNING:Xst:653 - Signal <GAME_ONGOING> is used but never assigned. This sourceless signal will be automatically connected to value 0010.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 18                                             |
    | Inputs             | 6                                              |
    | Outputs            | 16                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit comparator not equal for signal <start_timer>.
    Found 2-bit down counter for signal <temp_lives>.
    Found 8-bit up counter for signal <temp_score>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <gameState> synthesized.


Synthesizing Unit <synchronize>.
    Related source file is "labkit.v".
    Found 1-bit register for signal <out>.
    Found 1-bit register for signal <sync<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <synchronize> synthesized.


Synthesizing Unit <ascii2dots>.
    Related source file is "labkit.v".
    Found 128x40-bit ROM for signal <char_dots$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <ascii2dots> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "labkit.v".
    Found 20-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 579.
    Found 1-bit register for signal <new>.
    Found 1-bit register for signal <temp_clean>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <display_string>.
    Related source file is "labkit.v".
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | dreset (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <disp_ce_b>.
    Found 1-bit register for signal <disp_data_out>.
    Found 1-bit register for signal <disp_rs>.
    Found 1-bit register for signal <disp_reset_b>.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 958.
    Found 8-bit 16-to-1 multiplexer for signal <ascii>.
    Found 4-bit register for signal <char_index>.
    Found 4-bit subtractor for signal <char_index$addsub0000> created at line 964.
    Found 1-bit register for signal <clock>.
    Found 32-bit register for signal <control>.
    Found 5-bit up counter for signal <count>.
    Found 10-bit register for signal <dot_index>.
    Found 10-bit addsub for signal <dot_index$share0000> created at line 891.
    Found 40-bit register for signal <rdots>.
    Found 8-bit down counter for signal <reset_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  91 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   9 Multiplexer(s).
Unit <display_string> synthesized.


Synthesizing Unit <labkit>.
    Related source file is "labkit.v".
WARNING:Xst:2565 - Inout <user3<28>> is never assigned.
WARNING:Xst:2565 - Inout <user3<4>> is never assigned.
WARNING:Xst:2565 - Inout <user3<29>> is never assigned.
WARNING:Xst:2565 - Inout <user3<5>> is never assigned.
WARNING:Xst:2565 - Inout <user3<6>> is never assigned.
WARNING:Xst:2565 - Inout <user3<7>> is never assigned.
WARNING:Xst:2565 - Inout <user3<8>> is never assigned.
WARNING:Xst:2565 - Inout <user3<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<10>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<11>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<11>> is never assigned.
WARNING:Xst:647 - Input <clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<12>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<13>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<13>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<14>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<20>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<17>> is never assigned.
WARNING:Xst:647 - Input <systemace_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<18>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<23>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<0>> is never assigned.
WARNING:Xst:647 - Input <clock_feedback_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<24>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<1>> is never assigned.
WARNING:Xst:647 - Input <disp_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<25>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<30>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<31>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<26>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<32>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<27>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<33>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<28>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<34>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<29>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<15>> is never assigned.
WARNING:Xst:2565 - Inout <user2<20>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<40>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<35>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<21>> is never assigned.
WARNING:Xst:2565 - Inout <user2<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<41>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<36>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<37>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<42>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<23>> is never assigned.
WARNING:Xst:2565 - Inout <user2<18>> is never assigned.
WARNING:Xst:647 - Input <keyboard_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<38>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<43>> is never assigned.
WARNING:Xst:2565 - Inout <user1<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<39>> is never assigned.
WARNING:Xst:2565 - Inout <user1<3>> is never assigned.
WARNING:Xst:2565 - Inout <tv_in_i2c_data> is never assigned.
WARNING:Xst:2565 - Inout <user4<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<25>> is never assigned.
WARNING:Xst:2565 - Inout <user1<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<7>> is never assigned.
WARNING:Xst:2565 - Inout <user2<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<31>> is never assigned.
WARNING:Xst:2565 - Inout <user1<5>> is never assigned.
WARNING:Xst:647 - Input <flash_sts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<8>> is never assigned.
WARNING:Xst:647 - Input <rs232_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<27>> is never assigned.
WARNING:Xst:2565 - Inout <user1<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<28>> is never assigned.
WARNING:Xst:647 - Input <mouse_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<7>> is never assigned.
WARNING:Xst:647 - Input <rs232_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<29>> is never assigned.
WARNING:Xst:2565 - Inout <user1<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<1>> is never assigned.
WARNING:Xst:647 - Input <switch<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<20>> is never assigned.
WARNING:Xst:2565 - Inout <user4<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<16>> is never assigned.
WARNING:Xst:2565 - Inout <user4<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<22>> is never assigned.
WARNING:Xst:2565 - Inout <user4<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<23>> is never assigned.
WARNING:Xst:2565 - Inout <user4<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<19>> is never assigned.
WARNING:Xst:2565 - Inout <user4<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<30>> is never assigned.
WARNING:Xst:2565 - Inout <user4<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<26>> is never assigned.
WARNING:Xst:2565 - Inout <user4<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<27>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<7>> is never assigned.
WARNING:Xst:647 - Input <tv_in_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<17>> is never assigned.
WARNING:Xst:647 - Input <tv_in_hff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<10>> is never assigned.
WARNING:Xst:2565 - Inout <user4<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<11>> is never assigned.
WARNING:Xst:647 - Input <tv_in_ycrcb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <user2<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <user1<13>> is never assigned.
WARNING:Xst:2565 - Inout <user2<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<3>> is never assigned.
WARNING:Xst:2565 - Inout <user1<14>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <user2<4>> is never assigned.
WARNING:Xst:2565 - Inout <user1<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<33>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<16>> is never assigned.
WARNING:Xst:2565 - Inout <user2<5>> is never assigned.
WARNING:Xst:2565 - Inout <user1<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<34>> is never assigned.
WARNING:Xst:647 - Input <keyboard_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<6>> is never assigned.
WARNING:Xst:2565 - Inout <user1<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user1<18>> is never assigned.
WARNING:Xst:2565 - Inout <user2<7>> is never assigned.
WARNING:Xst:2565 - Inout <user1<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <user1<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<18>> is never assigned.
WARNING:Xst:647 - Input <ac97_sdata_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <user1<25>> is never assigned.
WARNING:Xst:2565 - Inout <user2<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <user1<26>> is never assigned.
WARNING:Xst:2565 - Inout <user1<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <user1<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <user1<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<33>> is never assigned.
WARNING:Xst:647 - Input <systemace_mpbrdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<34>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <user3<10>> is never assigned.
WARNING:Xst:647 - Input <mouse_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<11>> is never assigned.
WARNING:Xst:2565 - Inout <user3<12>> is never assigned.
WARNING:Xst:2565 - Inout <user3<13>> is never assigned.
WARNING:Xst:647 - Input <ac97_bit_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<14>> is never assigned.
WARNING:Xst:2565 - Inout <user3<20>> is never assigned.
WARNING:Xst:2565 - Inout <user3<15>> is never assigned.
WARNING:Xst:2565 - Inout <user3<21>> is never assigned.
WARNING:Xst:2565 - Inout <user3<16>> is never assigned.
WARNING:Xst:2565 - Inout <user3<22>> is never assigned.
WARNING:Xst:2565 - Inout <user3<17>> is never assigned.
WARNING:Xst:2565 - Inout <user3<23>> is never assigned.
WARNING:Xst:2565 - Inout <user3<18>> is never assigned.
WARNING:Xst:2565 - Inout <user3<24>> is never assigned.
WARNING:Xst:2565 - Inout <user3<19>> is never assigned.
WARNING:Xst:2565 - Inout <user3<0>> is never assigned.
WARNING:Xst:2565 - Inout <user3<30>> is never assigned.
WARNING:Xst:2565 - Inout <user3<25>> is never assigned.
WARNING:Xst:2565 - Inout <user3<1>> is never assigned.
WARNING:Xst:2565 - Inout <user3<26>> is never assigned.
WARNING:Xst:2565 - Inout <user3<31>> is never assigned.
WARNING:Xst:2565 - Inout <user3<2>> is never assigned.
WARNING:Xst:2565 - Inout <user3<27>> is never assigned.
WARNING:Xst:2565 - Inout <user3<3>> is never assigned.
WARNING:Xst:646 - Signal <step_location> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <feedback> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <displayed_counter> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <display_state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8x16-bit ROM for signal <displayed_mole_location$mux0000> created at line 432.
    Found 3-bit register for signal <current_mole_location>.
    Found 16-bit register for signal <displayed_mole_location>.
    Found 48-bit register for signal <lives_display>.
    Found 6-bit adder for signal <lives_display$add0000> created at line 449.
    Found 2-bit comparator greater for signal <lives_display$cmp_gt0000> created at line 448.
    Found 48-bit 4-to-1 multiplexer for signal <lives_display$mux0000>.
    Found 8-bit adder for signal <string$add0000> created at line 457.
    Found 1-bit register for signal <toggler>.
    Summary:
	inferred   1 ROM(s).
	inferred  68 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  48 Multiplexer(s).
Unit <labkit> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 128x40-bit ROM                                        : 1
 8x16-bit ROM                                          : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 6
 10-bit addsub                                         : 1
 4-bit subtractor                                      : 3
 6-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 15
 2-bit down counter                                    : 1
 20-bit up counter                                     : 10
 32-bit up counter                                     : 1
 5-bit up counter                                      : 1
 8-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 60
 1-bit register                                        : 50
 10-bit register                                       : 1
 16-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 4
 40-bit register                                       : 1
 48-bit register                                       : 1
# Comparators                                          : 3
 2-bit comparator greater                              : 1
 4-bit comparator not equal                            : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 3
 1-bit 40-to-1 multiplexer                             : 1
 48-bit 4-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 11
 1-bit xor2                                            : 11

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <debug_display/state/FSM> on signal <state[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 000
 00000001 | 001
 00000010 | 010
 00000011 | 011
 00000100 | 100
 00000101 | 101
 00000110 | 110
----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <game_start_delay/state> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 11
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <game/state> on signal <state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 1000  | 000001000
 0011  | 000010000
 0100  | 000100000
 0101  | 001000000
 0110  | 010000000
 0111  | 100000000
--------------------
Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.

Synthesizing (advanced) Unit <labkit>.
INFO:Xst - In order to maximize performance and save block RAM resources, the small ROM <Mrom_displayed_mole_location_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <labkit> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 128x40-bit ROM                                        : 1
 8x16-bit ROM                                          : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 6
 10-bit addsub                                         : 1
 4-bit subtractor                                      : 3
 6-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 15
 2-bit down counter                                    : 1
 20-bit up counter                                     : 10
 32-bit up counter                                     : 1
 5-bit up counter                                      : 1
 8-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 229
 Flip-Flops                                            : 229
# Comparators                                          : 3
 2-bit comparator greater                              : 1
 4-bit comparator not equal                            : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 3
 1-bit 40-to-1 multiplexer                             : 1
 48-bit 4-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 11
 1-bit xor2                                            : 11

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <displayed_mole_location_0> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <displayed_mole_location_7> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <displayed_mole_location_13> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <displayed_mole_location_14> (without init value) has a constant value of 1 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <displayed_mole_location_15> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lives_display_7> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lives_display_15> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lives_display_16> (without init value) has a constant value of 1 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lives_display_18> (without init value) has a constant value of 1 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lives_display_23> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lives_display_26> (without init value) has a constant value of 1 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lives_display_31> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lives_display_39> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lives_display_42> (without init value) has a constant value of 1 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lives_display_47> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <lives_display_3> in Unit <labkit> is equivalent to the following 12 FFs/Latches, which will be removed : <lives_display_10> <lives_display_17> <lives_display_19> <lives_display_20> <lives_display_21> <lives_display_24> <lives_display_27> <lives_display_29> <lives_display_34> <lives_display_37> <lives_display_41> <lives_display_45> 
INFO:Xst:2261 - The FF/Latch <lives_display_22> in Unit <labkit> is equivalent to the following 3 FFs/Latches, which will be removed : <lives_display_30> <lives_display_38> <lives_display_46> 
INFO:Xst:2261 - The FF/Latch <displayed_mole_location_1> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <displayed_mole_location_4> 
INFO:Xst:2261 - The FF/Latch <displayed_mole_location_2> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <displayed_mole_location_3> 
INFO:Xst:2261 - The FF/Latch <lives_display_4> in Unit <labkit> is equivalent to the following 10 FFs/Latches, which will be removed : <lives_display_5> <lives_display_9> <lives_display_11> <lives_display_12> <lives_display_13> <lives_display_25> <lives_display_28> <lives_display_32> <lives_display_35> <lives_display_43> 
INFO:Xst:2261 - The FF/Latch <lives_display_2> in Unit <labkit> is equivalent to the following 5 FFs/Latches, which will be removed : <lives_display_8> <lives_display_33> <lives_display_36> <lives_display_40> <lives_display_44> 
INFO:Xst:2261 - The FF/Latch <lives_display_6> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <lives_display_14> 

Optimizing unit <labkit> ...
WARNING:Xst:1710 - FF/Latch <lives_display_3> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lives_display_22> (without init value) has a constant value of 1 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <lives_display_2> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <lives_display_6> 
INFO:Xst:2261 - The FF/Latch <lives_display_2> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <lives_display_6> 

Optimizing unit <timer> ...

Optimizing unit <gameState> ...

Optimizing unit <ascii2dots> ...

Optimizing unit <display_string> ...
WARNING:Xst:1710 - FF/Latch <debug_display/rdots_39> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_display/rdots_31> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_display/rdots_23> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_display/rdots_15> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_display/rdots_7> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_display/rdots_5> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_display/rdots_1> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block labkit, actual ratio is 1.
FlipFlop debug_display/char_index_0 has been replicated 2 time(s)
FlipFlop debug_display/char_index_1 has been replicated 2 time(s)
FlipFlop debug_display/char_index_2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <labkit> :
	Found 2-bit shift register for signal <db_r/sync1/out>.
	Found 2-bit shift register for signal <db_l/sync1/out>.
	Found 2-bit shift register for signal <db_d/sync1/out>.
	Found 2-bit shift register for signal <db_u/sync1/out>.
	Found 2-bit shift register for signal <db_dr/sync1/out>.
	Found 2-bit shift register for signal <db_dl/sync1/out>.
	Found 2-bit shift register for signal <db_ur/sync1/out>.
	Found 7-bit shift register for signal <debug_display/control_30>.
	Found 7-bit shift register for signal <debug_display/control_22>.
	Found 7-bit shift register for signal <debug_display/control_14>.
	Found 7-bit shift register for signal <debug_display/control_6>.
Unit <labkit> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 390
 Flip-Flops                                            : 390
# Shift Registers                                      : 11
 2-bit shift register                                  : 7
 7-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : labkit.ngr
Top Level Output File Name         : labkit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 576

Cell Usage :
# BELS                             : 1703
#      GND                         : 1
#      INV                         : 37
#      LUT1                        : 235
#      LUT2                        : 54
#      LUT2_D                      : 3
#      LUT2_L                      : 10
#      LUT3                        : 150
#      LUT3_D                      : 10
#      LUT3_L                      : 11
#      LUT4                        : 435
#      LUT4_D                      : 33
#      LUT4_L                      : 57
#      MUXCY                       : 293
#      MUXF5                       : 110
#      MUXF6                       : 12
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 248
# FlipFlops/Latches                : 411
#      FD                          : 34
#      FDE                         : 75
#      FDR                         : 56
#      FDRE                        : 216
#      FDRS                        : 10
#      FDS                         : 5
#      FDSE                        : 15
# Shift Registers                  : 12
#      SRL16                       : 8
#      SRL16E                      : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 250
#      IBUF                        : 10
#      OBUF                        : 240
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                      545  out of  33792     1%  
 Number of Slice Flip Flops:            411  out of  67584     0%  
 Number of 4 input LUTs:               1047  out of  67584     1%  
    Number used as logic:              1035
    Number used as Shift registers:      12
 Number of IOs:                         576
 Number of bonded IOBs:                 251  out of    684    36%  
 Number of GCLKs:                         2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_27mhz                        | BUFGP                  | 338   |
one_hz_div/enable                  | NONE(moleloc/temp_r_3) | 4     |
debug_display/clock1               | BUFG                   | 81    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.831ns (Maximum Frequency: 92.325MHz)
   Minimum input arrival time before clock: 2.194ns
   Maximum output required time after clock: 6.771ns
   Maximum combinational path delay: 5.887ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_27mhz'
  Clock period: 8.193ns (frequency: 122.063MHz)
  Total number of paths / destination ports: 9710 / 839
-------------------------------------------------------------------------
Delay:               8.193ns (Levels of Logic = 5)
  Source:            game_start_delay/state_FFd1 (FF)
  Destination:       game_start_delay/counter_1 (FF)
  Source Clock:      clock_27mhz rising
  Destination Clock: clock_27mhz rising

  Data Path: game_start_delay/state_FFd1 to game_start_delay/counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.568   1.274  game_start_delay/state_FFd1 (game_start_delay/state_FFd1)
     LUT2:I0->O            1   0.439   0.557  game/state_FFd6-In_SW0 (N41)
     LUT4:I3->O            2   0.439   0.987  game/state_FFd6-In (game/state_cmp_eq0002)
     LUT2:I0->O            1   0.439   0.552  game/start_timer10 (game/start_timer10)
     LUT4:I2->O            6   0.439   1.079  game/start_timer71 (start_timer)
     LUT4:I0->O            2   0.439   0.702  game_start_delay/counter_mux0000<0>11 (game_start_delay/N5)
     FDS:S                     0.280          game_start_delay/counter_1
    ----------------------------------------
    Total                      8.193ns (3.043ns logic, 5.149ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'one_hz_div/enable'
  Clock period: 2.432ns (frequency: 411.100MHz)
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               2.432ns (Levels of Logic = 1)
  Source:            moleloc/temp_r_2 (FF)
  Destination:       moleloc/temp_r_3 (FF)
  Source Clock:      one_hz_div/enable rising
  Destination Clock: one_hz_div/enable rising

  Data Path: moleloc/temp_r_2 to moleloc/temp_r_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.568   1.056  moleloc/temp_r_2 (moleloc/temp_r_2)
     LUT2:I0->O            1   0.439   0.000  moleloc/temp_r<2>1 (moleloc/temp_r<2>1)
     FD:D                      0.370          moleloc/temp_r_3
    ----------------------------------------
    Total                      2.432ns (1.377ns logic, 1.056ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_display/clock1'
  Clock period: 10.831ns (frequency: 92.325MHz)
  Total number of paths / destination ports: 17510 / 108
-------------------------------------------------------------------------
Delay:               10.831ns (Levels of Logic = 9)
  Source:            debug_display/char_index_0_1 (FF)
  Destination:       debug_display/rdots_20 (FF)
  Source Clock:      debug_display/clock1 rising
  Destination Clock: debug_display/clock1 rising

  Data Path: debug_display/char_index_0_1 to debug_display/rdots_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.568   1.208  debug_display/char_index_0_1 (debug_display/char_index_0_1)
     LUT2:I1->O            1   0.439   0.000  debug_display/Mmux_ascii_7_f5_01 (debug_display/Mmux_ascii_7_f5_0)
     MUXF5:I1->O           1   0.436   0.000  debug_display/Mmux_ascii_7_f5_0 (debug_display/Mmux_ascii_7_f51)
     MUXF6:I0->O          47   0.447   1.160  debug_display/Mmux_ascii_5_f6_0 (debug_display/Mmux_ascii_5_f61)
     LUT3:I2->O           78   0.439   1.492  debug_display/char_index<3>11 (debug_display/ascii<1>)
     LUT4:I0->O            1   0.439   0.803  debug_display/a2d/Mrom_char_dots_mux000096 (debug_display/a2d/Mrom_char_dots_mux000096)
     LUT4:I0->O            1   0.439   0.726  debug_display/a2d/Mrom_char_dots_mux0000961_7 (debug_display/a2d/Mrom_char_dots_mux0000961_7)
     LUT3:I1->O            1   0.439   0.000  debug_display/rdots_mux0000<20>60_G (N527)
     MUXF5:I1->O           1   0.436   0.551  debug_display/rdots_mux0000<20>60 (debug_display/rdots_mux0000<20>60)
     LUT4:I2->O            1   0.439   0.000  debug_display/rdots_mux0000<20>86 (debug_display/rdots_mux0000<20>)
     FDE:D                     0.370          debug_display/rdots_20
    ----------------------------------------
    Total                     10.831ns (4.891ns logic, 5.940ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_27mhz'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              2.194ns (Levels of Logic = 1)
  Source:            button_down (PAD)
  Destination:       db_d/sync1/Mshreg_out (FF)
  Destination Clock: clock_27mhz rising

  Data Path: button_down to db_d/sync1/Mshreg_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.825   0.701  button_down_IBUF (button_down_IBUF)
     SRL16:D                   0.667          db_d/sync1/Mshreg_out
    ----------------------------------------
    Total                      2.194ns (1.492ns logic, 0.701ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_display/clock1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.630ns (Levels of Logic = 1)
  Source:            debug_display/disp_rs (FF)
  Destination:       disp_rs (PAD)
  Source Clock:      debug_display/clock1 rising

  Data Path: debug_display/disp_rs to disp_rs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.568   0.701  debug_display/disp_rs (debug_display/disp_rs)
     OBUF:I->O                 4.361          disp_rs_OBUF (disp_rs)
    ----------------------------------------
    Total                      5.630ns (4.929ns logic, 0.701ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_27mhz'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.771ns (Levels of Logic = 2)
  Source:            debug_display/clock (FF)
  Destination:       disp_clock (PAD)
  Source Clock:      clock_27mhz rising

  Data Path: debug_display/clock to disp_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.568   0.701  debug_display/clock (debug_display/clock1)
     INV:I->O              2   0.439   0.701  debug_display/disp_clock1_INV_0 (disp_clock_OBUF)
     OBUF:I->O                 4.361          disp_clock_OBUF (disp_clock)
    ----------------------------------------
    Total                      6.771ns (5.368ns logic, 1.403ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               5.887ns (Levels of Logic = 2)
  Source:            button_up (PAD)
  Destination:       led<6> (PAD)

  Data Path: button_up to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.825   0.701  button_up_IBUF (button_up_IBUF)
     OBUF:I->O                 4.361          led_6_OBUF (led<6>)
    ----------------------------------------
    Total                      5.887ns (5.186ns logic, 0.701ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.44 secs
 
--> 


Total memory usage is 490936 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  341 (   0 filtered)
Number of infos    :   23 (   0 filtered)

