INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivdadaproject/project_3/project_3.srcs/sources_1/new/vm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vm
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivdadaproject/project_3/project_3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-986] literal value truncated to fit in 22 bits [G:/vivdadaproject/project_3/project_3.srcs/sim_1/new/tb.v:28]
WARNING: [VRFC 10-2096] empty statement in sequential block [G:/vivdadaproject/project_3/project_3.srcs/sim_1/new/tb.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivdadaproject/project_3/project_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
