Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue Feb 19 16:58:44 2019
| Host         : indus running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Main_timing_summary_routed.rpt -rpx Main_timing_summary_routed.rpx
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: pselect[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pselect[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pselect[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: div/temp_clk_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: temp_CPU/rf_reg[15][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: temp_CPU/rf_reg[15][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: temp_CPU/rf_reg[15][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: temp_CPU/rf_reg[15][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: temp_CPU/rf_reg[15][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: temp_CPU/rf_reg[15][7]_C/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: temp_CPU/rf_reg[15][7]_LDC/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: temp_CPU/rf_reg[15][7]_P/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: temp_CPU/rf_reg[15][8]_C/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: temp_CPU/rf_reg[15][8]_LDC/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: temp_CPU/rf_reg[15][8]_P/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: temp_CPU/rf_reg[15][9]_C/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: temp_CPU/rf_reg[15][9]_LDC/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: temp_CPU/rf_reg[15][9]_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.162        0.000                      0                 1075        0.263        0.000                      0                 1075        3.750        0.000                       0                   669  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.162        0.000                      0                 1075        0.263        0.000                      0                 1075        3.750        0.000                       0                   669  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 temp_CPU/rf_reg[15][9]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_CPU/rf_reg[10][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.582ns  (logic 2.891ns (30.171%)  route 6.691ns (69.829%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.553     5.074    temp_CPU/CLK
    SLICE_X45Y21         FDPE                                         r  temp_CPU/rf_reg[15][9]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  temp_CPU/rf_reg[15][9]_P/Q
                         net (fo=4, routed)           0.757     6.287    temp_CPU/rf_reg[15][9]_P_n_1
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.411 f  temp_CPU/Prog_Mem_i_1/O
                         net (fo=6, routed)           0.664     7.075    Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.199 r  Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=21, routed)          0.626     7.825    Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.124     7.949 r  Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=138, routed)         1.264     9.213    temp_CPU/spo[0]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.337 r  temp_CPU/plusOp__60_carry_i_42/O
                         net (fo=1, routed)           0.000     9.337    temp_CPU/plusOp__60_carry_i_42_n_1
    SLICE_X33Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     9.554 r  temp_CPU/plusOp__60_carry_i_31/O
                         net (fo=3, routed)           0.805    10.359    temp_CPU/plusOp__60_carry_i_31_n_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I1_O)        0.299    10.658 r  temp_CPU/plusOp__60_carry_i_7/O
                         net (fo=1, routed)           0.000    10.658    temp_CPU/plusOp__60_carry_i_7_n_1
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.208 r  temp_CPU/plusOp__60_carry/CO[3]
                         net (fo=1, routed)           0.000    11.208    temp_CPU/plusOp__60_carry_n_1
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.322 r  temp_CPU/plusOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.322    temp_CPU/plusOp__60_carry__0_n_1
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.436 r  temp_CPU/plusOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.445    temp_CPU/plusOp__60_carry__1_n_1
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.667 r  temp_CPU/plusOp__60_carry__2/O[0]
                         net (fo=2, routed)           0.661    12.329    temp_CPU/plusOp1_out[12]
    SLICE_X38Y21         LUT6 (Prop_lut6_I1_O)        0.299    12.628 r  temp_CPU/rf[1][12]_i_3/O
                         net (fo=1, routed)           0.717    13.345    temp_CPU/rf[1][12]_i_3_n_1
    SLICE_X34Y23         LUT2 (Prop_lut2_I1_O)        0.124    13.469 r  temp_CPU/rf[1][12]_i_1/O
                         net (fo=15, routed)          1.187    14.656    temp_CPU/rf[0]_0[12]
    SLICE_X35Y27         FDRE                                         r  temp_CPU/rf_reg[10][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.430    14.771    temp_CPU/CLK
    SLICE_X35Y27         FDRE                                         r  temp_CPU/rf_reg[10][12]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X35Y27         FDRE (Setup_fdre_C_D)       -0.105    14.819    temp_CPU/rf_reg[10][12]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -14.656    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 temp_CPU/rf_reg[15][9]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_CPU/rf_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.600ns  (logic 2.949ns (30.717%)  route 6.651ns (69.283%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.553     5.074    temp_CPU/CLK
    SLICE_X45Y21         FDPE                                         r  temp_CPU/rf_reg[15][9]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  temp_CPU/rf_reg[15][9]_P/Q
                         net (fo=4, routed)           0.757     6.287    temp_CPU/rf_reg[15][9]_P_n_1
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.411 f  temp_CPU/Prog_Mem_i_1/O
                         net (fo=6, routed)           0.664     7.075    Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.199 r  Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=21, routed)          0.654     7.854    Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.124     7.978 r  Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=67, routed)          1.196     9.174    temp_CPU/spo[17]
    SLICE_X33Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.298 r  temp_CPU/plusOp__60_carry__0_i_24/O
                         net (fo=1, routed)           0.295     9.593    temp_CPU/plusOp__60_carry__0_i_24_n_1
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.124     9.717 r  temp_CPU/plusOp__60_carry__0_i_4/O
                         net (fo=12, routed)          0.962    10.679    temp_CPU/plusOp__60_carry__0_i_4_n_1
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  temp_CPU/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.803    temp_CPU/minusOp_carry__0_i_4_n_1
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.335 r  temp_CPU/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.335    temp_CPU/minusOp_carry__0_n_1
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  temp_CPU/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.458    temp_CPU/minusOp_carry__1_n_1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  temp_CPU/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.572    temp_CPU/minusOp_carry__2_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  temp_CPU/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.686    temp_CPU/minusOp_carry__3_n_1
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  temp_CPU/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.800    temp_CPU/minusOp_carry__4_n_1
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.134 r  temp_CPU/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.718    12.852    temp_CPU/minusOp0_in[25]
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.303    13.155 r  temp_CPU/rf[1][25]_i_2/O
                         net (fo=1, routed)           0.574    13.729    temp_CPU/rf[1][25]_i_2_n_1
    SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.124    13.853 r  temp_CPU/rf[1][25]_i_1/O
                         net (fo=15, routed)          0.822    14.675    temp_CPU/rf[0]_0[25]
    SLICE_X35Y32         FDRE                                         r  temp_CPU/rf_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.436    14.777    temp_CPU/CLK
    SLICE_X35Y32         FDRE                                         r  temp_CPU/rf_reg[2][25]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)       -0.081    14.849    temp_CPU/rf_reg[2][25]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -14.675    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 temp_CPU/rf_reg[15][9]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_CPU/rf_reg[6][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.621ns  (logic 2.947ns (30.631%)  route 6.674ns (69.369%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.553     5.074    temp_CPU/CLK
    SLICE_X45Y21         FDPE                                         r  temp_CPU/rf_reg[15][9]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  temp_CPU/rf_reg[15][9]_P/Q
                         net (fo=4, routed)           0.757     6.287    temp_CPU/rf_reg[15][9]_P_n_1
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.411 f  temp_CPU/Prog_Mem_i_1/O
                         net (fo=6, routed)           0.664     7.075    Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.199 r  Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=21, routed)          0.654     7.854    Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.124     7.978 r  Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=67, routed)          1.196     9.174    temp_CPU/spo[17]
    SLICE_X33Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.298 r  temp_CPU/plusOp__60_carry__0_i_24/O
                         net (fo=1, routed)           0.295     9.593    temp_CPU/plusOp__60_carry__0_i_24_n_1
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.124     9.717 r  temp_CPU/plusOp__60_carry__0_i_4/O
                         net (fo=12, routed)          0.962    10.679    temp_CPU/plusOp__60_carry__0_i_4_n_1
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  temp_CPU/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.803    temp_CPU/minusOp_carry__0_i_4_n_1
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.335 r  temp_CPU/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.335    temp_CPU/minusOp_carry__0_n_1
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  temp_CPU/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.458    temp_CPU/minusOp_carry__1_n_1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  temp_CPU/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.572    temp_CPU/minusOp_carry__2_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  temp_CPU/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.686    temp_CPU/minusOp_carry__3_n_1
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  temp_CPU/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.800    temp_CPU/minusOp_carry__4_n_1
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  temp_CPU/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.914    temp_CPU/minusOp_carry__5_n_1
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.136 r  temp_CPU/minusOp_carry__6/O[0]
                         net (fo=2, routed)           0.780    12.916    temp_CPU/minusOp0_in[28]
    SLICE_X41Y32         LUT6 (Prop_lut6_I2_O)        0.299    13.215 r  temp_CPU/rf[1][28]_i_2/O
                         net (fo=1, routed)           0.418    13.633    temp_CPU/rf[1][28]_i_2_n_1
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.124    13.757 r  temp_CPU/rf[1][28]_i_1/O
                         net (fo=15, routed)          0.938    14.695    temp_CPU/rf[0]_0[28]
    SLICE_X48Y32         FDRE                                         r  temp_CPU/rf_reg[6][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.443    14.784    temp_CPU/CLK
    SLICE_X48Y32         FDRE                                         r  temp_CPU/rf_reg[6][28]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X48Y32         FDRE (Setup_fdre_C_D)       -0.081    14.928    temp_CPU/rf_reg[6][28]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -14.695    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 temp_CPU/rf_reg[15][9]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_CPU/rf_reg[12][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 2.931ns (30.462%)  route 6.691ns (69.538%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.553     5.074    temp_CPU/CLK
    SLICE_X45Y21         FDPE                                         r  temp_CPU/rf_reg[15][9]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  temp_CPU/rf_reg[15][9]_P/Q
                         net (fo=4, routed)           0.757     6.287    temp_CPU/rf_reg[15][9]_P_n_1
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.411 f  temp_CPU/Prog_Mem_i_1/O
                         net (fo=6, routed)           0.664     7.075    Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.199 r  Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=21, routed)          0.654     7.854    Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.124     7.978 r  Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=67, routed)          1.196     9.174    temp_CPU/spo[17]
    SLICE_X33Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.298 r  temp_CPU/plusOp__60_carry__0_i_24/O
                         net (fo=1, routed)           0.295     9.593    temp_CPU/plusOp__60_carry__0_i_24_n_1
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.124     9.717 r  temp_CPU/plusOp__60_carry__0_i_4/O
                         net (fo=12, routed)          0.962    10.679    temp_CPU/plusOp__60_carry__0_i_4_n_1
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  temp_CPU/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.803    temp_CPU/minusOp_carry__0_i_4_n_1
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.335 r  temp_CPU/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.335    temp_CPU/minusOp_carry__0_n_1
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  temp_CPU/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.458    temp_CPU/minusOp_carry__1_n_1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  temp_CPU/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.572    temp_CPU/minusOp_carry__2_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  temp_CPU/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.686    temp_CPU/minusOp_carry__3_n_1
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  temp_CPU/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.800    temp_CPU/minusOp_carry__4_n_1
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.113 r  temp_CPU/minusOp_carry__5/O[3]
                         net (fo=2, routed)           0.768    12.881    temp_CPU/minusOp0_in[27]
    SLICE_X37Y32         LUT6 (Prop_lut6_I2_O)        0.306    13.187 r  temp_CPU/rf[1][27]_i_2/O
                         net (fo=1, routed)           0.416    13.603    temp_CPU/rf[1][27]_i_2_n_1
    SLICE_X36Y33         LUT2 (Prop_lut2_I0_O)        0.124    13.727 r  temp_CPU/rf[1][27]_i_1/O
                         net (fo=15, routed)          0.969    14.696    temp_CPU/rf[0]_0[27]
    SLICE_X38Y32         FDRE                                         r  temp_CPU/rf_reg[12][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.437    14.778    temp_CPU/CLK
    SLICE_X38Y32         FDRE                                         r  temp_CPU/rf_reg[12][27]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X38Y32         FDRE (Setup_fdre_C_D)       -0.058    14.945    temp_CPU/rf_reg[12][27]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -14.696    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 temp_CPU/rf_reg[15][9]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_CPU/rf_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.499ns  (logic 2.949ns (31.047%)  route 6.550ns (68.953%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.553     5.074    temp_CPU/CLK
    SLICE_X45Y21         FDPE                                         r  temp_CPU/rf_reg[15][9]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  temp_CPU/rf_reg[15][9]_P/Q
                         net (fo=4, routed)           0.757     6.287    temp_CPU/rf_reg[15][9]_P_n_1
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.411 f  temp_CPU/Prog_Mem_i_1/O
                         net (fo=6, routed)           0.664     7.075    Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.199 r  Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=21, routed)          0.654     7.854    Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.124     7.978 r  Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=67, routed)          1.196     9.174    temp_CPU/spo[17]
    SLICE_X33Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.298 r  temp_CPU/plusOp__60_carry__0_i_24/O
                         net (fo=1, routed)           0.295     9.593    temp_CPU/plusOp__60_carry__0_i_24_n_1
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.124     9.717 r  temp_CPU/plusOp__60_carry__0_i_4/O
                         net (fo=12, routed)          0.962    10.679    temp_CPU/plusOp__60_carry__0_i_4_n_1
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  temp_CPU/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.803    temp_CPU/minusOp_carry__0_i_4_n_1
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.335 r  temp_CPU/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.335    temp_CPU/minusOp_carry__0_n_1
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  temp_CPU/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.458    temp_CPU/minusOp_carry__1_n_1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  temp_CPU/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.572    temp_CPU/minusOp_carry__2_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  temp_CPU/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.686    temp_CPU/minusOp_carry__3_n_1
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  temp_CPU/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.800    temp_CPU/minusOp_carry__4_n_1
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.134 r  temp_CPU/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.718    12.852    temp_CPU/minusOp0_in[25]
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.303    13.155 r  temp_CPU/rf[1][25]_i_2/O
                         net (fo=1, routed)           0.574    13.729    temp_CPU/rf[1][25]_i_2_n_1
    SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.124    13.853 r  temp_CPU/rf[1][25]_i_1/O
                         net (fo=15, routed)          0.720    14.573    temp_CPU/rf[0]_0[25]
    SLICE_X33Y33         FDRE                                         r  temp_CPU/rf_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.438    14.779    temp_CPU/CLK
    SLICE_X33Y33         FDRE                                         r  temp_CPU/rf_reg[1][25]/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X33Y33         FDRE (Setup_fdre_C_D)       -0.081    14.851    temp_CPU/rf_reg[1][25]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -14.573    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 temp_CPU/rf_reg[15][9]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_CPU/rf_reg[14][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.563ns  (logic 2.853ns (29.835%)  route 6.710ns (70.165%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.553     5.074    temp_CPU/CLK
    SLICE_X45Y21         FDPE                                         r  temp_CPU/rf_reg[15][9]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  temp_CPU/rf_reg[15][9]_P/Q
                         net (fo=4, routed)           0.757     6.287    temp_CPU/rf_reg[15][9]_P_n_1
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.411 f  temp_CPU/Prog_Mem_i_1/O
                         net (fo=6, routed)           0.664     7.075    Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.199 r  Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=21, routed)          0.654     7.854    Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.124     7.978 r  Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=67, routed)          1.196     9.174    temp_CPU/spo[17]
    SLICE_X33Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.298 r  temp_CPU/plusOp__60_carry__0_i_24/O
                         net (fo=1, routed)           0.295     9.593    temp_CPU/plusOp__60_carry__0_i_24_n_1
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.124     9.717 r  temp_CPU/plusOp__60_carry__0_i_4/O
                         net (fo=12, routed)          0.962    10.679    temp_CPU/plusOp__60_carry__0_i_4_n_1
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  temp_CPU/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.803    temp_CPU/minusOp_carry__0_i_4_n_1
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.335 r  temp_CPU/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.335    temp_CPU/minusOp_carry__0_n_1
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  temp_CPU/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.458    temp_CPU/minusOp_carry__1_n_1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  temp_CPU/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.572    temp_CPU/minusOp_carry__2_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  temp_CPU/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.686    temp_CPU/minusOp_carry__3_n_1
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  temp_CPU/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.800    temp_CPU/minusOp_carry__4_n_1
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.039 r  temp_CPU/minusOp_carry__5/O[2]
                         net (fo=2, routed)           0.728    12.767    temp_CPU/minusOp0_in[26]
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.302    13.069 r  temp_CPU/rf[1][26]_i_2/O
                         net (fo=1, routed)           0.724    13.793    temp_CPU/rf[1][26]_i_2_n_1
    SLICE_X44Y32         LUT2 (Prop_lut2_I0_O)        0.124    13.917 r  temp_CPU/rf[1][26]_i_1/O
                         net (fo=15, routed)          0.720    14.637    temp_CPU/rf[0]_0[26]
    SLICE_X45Y33         FDRE                                         r  temp_CPU/rf_reg[14][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.441    14.782    temp_CPU/CLK
    SLICE_X45Y33         FDRE                                         r  temp_CPU/rf_reg[14][26]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)       -0.081    14.926    temp_CPU/rf_reg[14][26]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 temp_CPU/rf_reg[15][9]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_CPU/rf_reg[1][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.565ns  (logic 2.853ns (29.827%)  route 6.712ns (70.173%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.553     5.074    temp_CPU/CLK
    SLICE_X45Y21         FDPE                                         r  temp_CPU/rf_reg[15][9]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  temp_CPU/rf_reg[15][9]_P/Q
                         net (fo=4, routed)           0.757     6.287    temp_CPU/rf_reg[15][9]_P_n_1
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.411 f  temp_CPU/Prog_Mem_i_1/O
                         net (fo=6, routed)           0.664     7.075    Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.199 r  Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=21, routed)          0.654     7.854    Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.124     7.978 r  Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=67, routed)          1.196     9.174    temp_CPU/spo[17]
    SLICE_X33Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.298 r  temp_CPU/plusOp__60_carry__0_i_24/O
                         net (fo=1, routed)           0.295     9.593    temp_CPU/plusOp__60_carry__0_i_24_n_1
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.124     9.717 r  temp_CPU/plusOp__60_carry__0_i_4/O
                         net (fo=12, routed)          0.962    10.679    temp_CPU/plusOp__60_carry__0_i_4_n_1
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  temp_CPU/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.803    temp_CPU/minusOp_carry__0_i_4_n_1
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.335 r  temp_CPU/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.335    temp_CPU/minusOp_carry__0_n_1
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  temp_CPU/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.458    temp_CPU/minusOp_carry__1_n_1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  temp_CPU/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.572    temp_CPU/minusOp_carry__2_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  temp_CPU/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.686    temp_CPU/minusOp_carry__3_n_1
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  temp_CPU/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.800    temp_CPU/minusOp_carry__4_n_1
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.039 r  temp_CPU/minusOp_carry__5/O[2]
                         net (fo=2, routed)           0.728    12.767    temp_CPU/minusOp0_in[26]
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.302    13.069 r  temp_CPU/rf[1][26]_i_2/O
                         net (fo=1, routed)           0.724    13.793    temp_CPU/rf[1][26]_i_2_n_1
    SLICE_X44Y32         LUT2 (Prop_lut2_I0_O)        0.124    13.917 r  temp_CPU/rf[1][26]_i_1/O
                         net (fo=15, routed)          0.723    14.640    temp_CPU/rf[0]_0[26]
    SLICE_X44Y32         FDRE                                         r  temp_CPU/rf_reg[1][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.440    14.781    temp_CPU/CLK
    SLICE_X44Y32         FDRE                                         r  temp_CPU/rf_reg[1][26]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X44Y32         FDRE (Setup_fdre_C_D)       -0.067    14.939    temp_CPU/rf_reg[1][26]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 temp_CPU/rf_reg[15][9]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_CPU/rf_reg[3][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.543ns  (logic 2.853ns (29.897%)  route 6.690ns (70.103%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.553     5.074    temp_CPU/CLK
    SLICE_X45Y21         FDPE                                         r  temp_CPU/rf_reg[15][9]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  temp_CPU/rf_reg[15][9]_P/Q
                         net (fo=4, routed)           0.757     6.287    temp_CPU/rf_reg[15][9]_P_n_1
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.411 f  temp_CPU/Prog_Mem_i_1/O
                         net (fo=6, routed)           0.664     7.075    Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.199 r  Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=21, routed)          0.654     7.854    Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.124     7.978 r  Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=67, routed)          1.196     9.174    temp_CPU/spo[17]
    SLICE_X33Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.298 r  temp_CPU/plusOp__60_carry__0_i_24/O
                         net (fo=1, routed)           0.295     9.593    temp_CPU/plusOp__60_carry__0_i_24_n_1
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.124     9.717 r  temp_CPU/plusOp__60_carry__0_i_4/O
                         net (fo=12, routed)          0.962    10.679    temp_CPU/plusOp__60_carry__0_i_4_n_1
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  temp_CPU/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.803    temp_CPU/minusOp_carry__0_i_4_n_1
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.335 r  temp_CPU/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.335    temp_CPU/minusOp_carry__0_n_1
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  temp_CPU/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.458    temp_CPU/minusOp_carry__1_n_1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  temp_CPU/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.572    temp_CPU/minusOp_carry__2_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  temp_CPU/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.686    temp_CPU/minusOp_carry__3_n_1
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  temp_CPU/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.800    temp_CPU/minusOp_carry__4_n_1
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.039 r  temp_CPU/minusOp_carry__5/O[2]
                         net (fo=2, routed)           0.728    12.767    temp_CPU/minusOp0_in[26]
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.302    13.069 r  temp_CPU/rf[1][26]_i_2/O
                         net (fo=1, routed)           0.724    13.793    temp_CPU/rf[1][26]_i_2_n_1
    SLICE_X44Y32         LUT2 (Prop_lut2_I0_O)        0.124    13.917 r  temp_CPU/rf[1][26]_i_1/O
                         net (fo=15, routed)          0.700    14.617    temp_CPU/rf[0]_0[26]
    SLICE_X45Y32         FDRE                                         r  temp_CPU/rf_reg[3][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.440    14.781    temp_CPU/CLK
    SLICE_X45Y32         FDRE                                         r  temp_CPU/rf_reg[3][26]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X45Y32         FDRE (Setup_fdre_C_D)       -0.081    14.925    temp_CPU/rf_reg[3][26]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 temp_CPU/rf_reg[15][9]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_CPU/rf_reg[9][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.559ns  (logic 2.853ns (29.846%)  route 6.706ns (70.154%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.553     5.074    temp_CPU/CLK
    SLICE_X45Y21         FDPE                                         r  temp_CPU/rf_reg[15][9]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  temp_CPU/rf_reg[15][9]_P/Q
                         net (fo=4, routed)           0.757     6.287    temp_CPU/rf_reg[15][9]_P_n_1
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.411 f  temp_CPU/Prog_Mem_i_1/O
                         net (fo=6, routed)           0.664     7.075    Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.199 r  Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=21, routed)          0.654     7.854    Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.124     7.978 r  Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=67, routed)          1.196     9.174    temp_CPU/spo[17]
    SLICE_X33Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.298 r  temp_CPU/plusOp__60_carry__0_i_24/O
                         net (fo=1, routed)           0.295     9.593    temp_CPU/plusOp__60_carry__0_i_24_n_1
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.124     9.717 r  temp_CPU/plusOp__60_carry__0_i_4/O
                         net (fo=12, routed)          0.962    10.679    temp_CPU/plusOp__60_carry__0_i_4_n_1
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  temp_CPU/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.803    temp_CPU/minusOp_carry__0_i_4_n_1
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.335 r  temp_CPU/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.335    temp_CPU/minusOp_carry__0_n_1
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  temp_CPU/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.458    temp_CPU/minusOp_carry__1_n_1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  temp_CPU/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.572    temp_CPU/minusOp_carry__2_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  temp_CPU/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.686    temp_CPU/minusOp_carry__3_n_1
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  temp_CPU/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.800    temp_CPU/minusOp_carry__4_n_1
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.039 r  temp_CPU/minusOp_carry__5/O[2]
                         net (fo=2, routed)           0.728    12.767    temp_CPU/minusOp0_in[26]
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.302    13.069 r  temp_CPU/rf[1][26]_i_2/O
                         net (fo=1, routed)           0.724    13.793    temp_CPU/rf[1][26]_i_2_n_1
    SLICE_X44Y32         LUT2 (Prop_lut2_I0_O)        0.124    13.917 r  temp_CPU/rf[1][26]_i_1/O
                         net (fo=15, routed)          0.716    14.633    temp_CPU/rf[0]_0[26]
    SLICE_X45Y34         FDRE                                         r  temp_CPU/rf_reg[9][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.442    14.783    temp_CPU/CLK
    SLICE_X45Y34         FDRE                                         r  temp_CPU/rf_reg[9][26]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X45Y34         FDRE (Setup_fdre_C_D)       -0.058    14.950    temp_CPU/rf_reg[9][26]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 temp_CPU/rf_reg[15][9]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_CPU/rf_reg[11][23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.549ns  (logic 2.817ns (29.500%)  route 6.732ns (70.500%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.553     5.074    temp_CPU/CLK
    SLICE_X45Y21         FDPE                                         r  temp_CPU/rf_reg[15][9]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  temp_CPU/rf_reg[15][9]_P/Q
                         net (fo=4, routed)           0.757     6.287    temp_CPU/rf_reg[15][9]_P_n_1
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.411 f  temp_CPU/Prog_Mem_i_1/O
                         net (fo=6, routed)           0.664     7.075    Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.199 r  Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=21, routed)          0.654     7.854    Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X45Y26         LUT5 (Prop_lut5_I3_O)        0.124     7.978 r  Prog_Mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=67, routed)          1.196     9.174    temp_CPU/spo[17]
    SLICE_X33Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.298 r  temp_CPU/plusOp__60_carry__0_i_24/O
                         net (fo=1, routed)           0.295     9.593    temp_CPU/plusOp__60_carry__0_i_24_n_1
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.124     9.717 r  temp_CPU/plusOp__60_carry__0_i_4/O
                         net (fo=12, routed)          0.962    10.679    temp_CPU/plusOp__60_carry__0_i_4_n_1
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  temp_CPU/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.803    temp_CPU/minusOp_carry__0_i_4_n_1
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.335 r  temp_CPU/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.335    temp_CPU/minusOp_carry__0_n_1
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.449 r  temp_CPU/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.458    temp_CPU/minusOp_carry__1_n_1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  temp_CPU/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.572    temp_CPU/minusOp_carry__2_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  temp_CPU/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.686    temp_CPU/minusOp_carry__3_n_1
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.999 r  temp_CPU/minusOp_carry__4/O[3]
                         net (fo=2, routed)           0.717    12.717    temp_CPU/minusOp0_in[23]
    SLICE_X44Y27         LUT6 (Prop_lut6_I2_O)        0.306    13.023 r  temp_CPU/rf[1][23]_i_2/O
                         net (fo=1, routed)           0.622    13.645    temp_CPU/rf[1][23]_i_2_n_1
    SLICE_X45Y30         LUT2 (Prop_lut2_I0_O)        0.124    13.769 r  temp_CPU/rf[1][23]_i_1/O
                         net (fo=15, routed)          0.854    14.623    temp_CPU/rf[0]_0[23]
    SLICE_X51Y32         FDRE                                         r  temp_CPU/rf_reg[11][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.444    14.785    temp_CPU/CLK
    SLICE_X51Y32         FDRE                                         r  temp_CPU/rf_reg[11][23]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X51Y32         FDRE (Setup_fdre_C_D)       -0.067    14.943    temp_CPU/rf_reg[11][23]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -14.623    
  -------------------------------------------------------------------
                         slack                                  0.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 div/temp_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/temp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.559     1.442    div/CLK
    SLICE_X29Y15         FDRE                                         r  div/temp_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  div/temp_clk_reg/Q
                         net (fo=6, routed)           0.168     1.751    div/I23
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.045     1.796 r  div/temp_clk_i_1/O
                         net (fo=1, routed)           0.000     1.796    div/temp_clk_i_1_n_1
    SLICE_X29Y15         FDRE                                         r  div/temp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.827     1.954    div/CLK
    SLICE_X29Y15         FDRE                                         r  div/temp_clk_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X29Y15         FDRE (Hold_fdre_C_D)         0.091     1.533    div/temp_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 temp_CPU/rf_reg[15][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_CPU/rf_reg[15][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.556     1.439    temp_CPU/CLK
    SLICE_X37Y18         FDCE                                         r  temp_CPU/rf_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  temp_CPU/rf_reg[15][0]/Q
                         net (fo=10, routed)          0.180     1.761    temp_CPU/temp_apmem[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.806 r  temp_CPU/rf[15][0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    temp_CPU/rf[15][0]_i_1_n_1
    SLICE_X37Y18         FDCE                                         r  temp_CPU/rf_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.823     1.950    temp_CPU/CLK
    SLICE_X37Y18         FDCE                                         r  temp_CPU/rf_reg[15][0]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X37Y18         FDCE (Hold_fdce_C_D)         0.091     1.530    temp_CPU/rf_reg[15][0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 div/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.558     1.441    div/CLK
    SLICE_X28Y16         FDRE                                         r  div/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  div/count_reg[18]/Q
                         net (fo=2, routed)           0.133     1.715    div/count_reg[18]
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.826 r  div/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    div/count_reg[16]_i_1_n_6
    SLICE_X28Y16         FDRE                                         r  div/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.826     1.953    div/CLK
    SLICE_X28Y16         FDRE                                         r  div/count_reg[18]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    div/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 div/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.559     1.442    div/CLK
    SLICE_X28Y15         FDRE                                         r  div/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  div/count_reg[14]/Q
                         net (fo=2, routed)           0.134     1.717    div/count_reg[14]
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  div/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    div/count_reg[12]_i_1_n_6
    SLICE_X28Y15         FDRE                                         r  div/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.827     1.954    div/CLK
    SLICE_X28Y15         FDRE                                         r  div/count_reg[14]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X28Y15         FDRE (Hold_fdre_C_D)         0.105     1.547    div/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 div/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.559     1.442    div/CLK
    SLICE_X28Y14         FDRE                                         r  div/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  div/count_reg[10]/Q
                         net (fo=2, routed)           0.134     1.717    div/count_reg[10]
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  div/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    div/count_reg[8]_i_1_n_6
    SLICE_X28Y14         FDRE                                         r  div/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.828     1.955    div/CLK
    SLICE_X28Y14         FDRE                                         r  div/count_reg[10]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    div/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 div/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.559     1.442    div/CLK
    SLICE_X28Y13         FDRE                                         r  div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  div/count_reg[6]/Q
                         net (fo=2, routed)           0.134     1.717    div/count_reg[6]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  div/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    div/count_reg[4]_i_1_n_6
    SLICE_X28Y13         FDRE                                         r  div/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.828     1.955    div/CLK
    SLICE_X28Y13         FDRE                                         r  div/count_reg[6]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X28Y13         FDRE (Hold_fdre_C_D)         0.105     1.547    div/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 div/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.558     1.441    div/CLK
    SLICE_X28Y16         FDRE                                         r  div/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  div/count_reg[18]/Q
                         net (fo=2, routed)           0.133     1.715    div/count_reg[18]
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.859 r  div/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.859    div/count_reg[16]_i_1_n_5
    SLICE_X28Y16         FDRE                                         r  div/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.826     1.953    div/CLK
    SLICE_X28Y16         FDRE                                         r  div/count_reg[19]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    div/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 div/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.559     1.442    div/CLK
    SLICE_X28Y15         FDRE                                         r  div/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  div/count_reg[14]/Q
                         net (fo=2, routed)           0.134     1.717    div/count_reg[14]
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.861 r  div/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    div/count_reg[12]_i_1_n_5
    SLICE_X28Y15         FDRE                                         r  div/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.827     1.954    div/CLK
    SLICE_X28Y15         FDRE                                         r  div/count_reg[15]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X28Y15         FDRE (Hold_fdre_C_D)         0.105     1.547    div/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 div/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.559     1.442    div/CLK
    SLICE_X28Y14         FDRE                                         r  div/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  div/count_reg[10]/Q
                         net (fo=2, routed)           0.134     1.717    div/count_reg[10]
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.861 r  div/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    div/count_reg[8]_i_1_n_5
    SLICE_X28Y14         FDRE                                         r  div/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.828     1.955    div/CLK
    SLICE_X28Y14         FDRE                                         r  div/count_reg[11]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    div/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 div/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.559     1.442    div/CLK
    SLICE_X28Y13         FDRE                                         r  div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  div/count_reg[6]/Q
                         net (fo=2, routed)           0.134     1.717    div/count_reg[6]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.861 r  div/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    div/count_reg[4]_i_1_n_5
    SLICE_X28Y13         FDRE                                         r  div/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.828     1.955    div/CLK
    SLICE_X28Y13         FDRE                                         r  div/count_reg[7]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X28Y13         FDRE (Hold_fdre_C_D)         0.105     1.547    div/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y30   temp_CPU/flags_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X36Y17   temp_CPU/fsm_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X36Y17   temp_CPU/fsm_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y33   temp_CPU/rf_reg[13][22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y29   temp_CPU/rf_reg[13][23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y33   temp_CPU/rf_reg[13][24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y33   temp_CPU/rf_reg[13][25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y33   temp_CPU/rf_reg[13][26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y33   temp_CPU/rf_reg[13][27]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   data_Mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   data_Mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   data_Mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   data_Mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y28   data_Mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y28   data_Mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y28   data_Mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y26   data_Mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y26   data_Mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y26   data_Mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y33   data_Mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y33   data_Mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y33   data_Mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y33   data_Mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y33   data_Mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y21   data_Mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y21   data_Mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y21   data_Mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y21   data_Mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y23   data_Mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_A/CLK



