--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Jan 25 16:52:18 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     Signal_Generator
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk4 [get_nets \u1/A_state_N_49]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk3 [get_nets \u1/B_state_N_39]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk2 [get_nets \u1/clk_500us]
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 998.081ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \u1/key_a_r1_63  (from \u1/clk_500us +)
   Destination:    FD1S3AX    D              \u1/key_a_r2_64  (to \u1/clk_500us +)

   Delay:                   1.759ns  (25.2% logic, 74.8% route), 1 logic levels.

 Constraint Details:

      1.759ns data_path \u1/key_a_r1_63 to \u1/key_a_r2_64 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 998.081ns

 Path Details: \u1/key_a_r1_63 to \u1/key_a_r2_64

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/key_a_r1_63 (from \u1/clk_500us)
Route         3   e 1.315                                  \u1/key_a_r1
                  --------
                    1.759  (25.2% logic, 74.8% route), 1 logic levels.


Passed:  The following path meets requirements by 998.081ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \u1/key_b_r1_67  (from \u1/clk_500us +)
   Destination:    FD1S3AX    D              \u1/key_b_r2_68  (to \u1/clk_500us +)

   Delay:                   1.759ns  (25.2% logic, 74.8% route), 1 logic levels.

 Constraint Details:

      1.759ns data_path \u1/key_b_r1_67 to \u1/key_b_r2_68 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 998.081ns

 Path Details: \u1/key_b_r1_67 to \u1/key_b_r2_68

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/key_b_r1_67 (from \u1/clk_500us)
Route         3   e 1.315                                  \u1/key_b_r1
                  --------
                    1.759  (25.2% logic, 74.8% route), 1 logic levels.


Passed:  The following path meets requirements by 998.455ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \u1/key_b_r_66  (from \u1/clk_500us +)
   Destination:    FD1S3AX    D              \u1/key_b_r1_67  (to \u1/clk_500us +)

   Delay:                   1.385ns  (32.1% logic, 67.9% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path \u1/key_b_r_66 to \u1/key_b_r1_67 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 998.455ns

 Path Details: \u1/key_b_r_66 to \u1/key_b_r1_67

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/key_b_r_66 (from \u1/clk_500us)
Route         1   e 0.941                                  \u1/key_b_r
                  --------
                    1.385  (32.1% logic, 67.9% route), 1 logic levels.

Report: 1.919 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets dac_done]
            47 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 995.194ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \u4/phase_acc_478__i16  (from dac_done +)
   Destination:    FD1S3AX    D              \u4/phase_acc_478__i23  (to dac_done +)

   Delay:                   4.646ns  (47.0% logic, 53.0% route), 5 logic levels.

 Constraint Details:

      4.646ns data_path \u4/phase_acc_478__i16 to \u4/phase_acc_478__i23 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 995.194ns

 Path Details: \u4/phase_acc_478__i16 to \u4/phase_acc_478__i23

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u4/phase_acc_478__i16 (from dac_done)
Route         5   e 1.462                                  phase[16]
A1_TO_FCO   ---     0.827           B[2] to COUT           \u4/phase_acc_478_add_4_2
Route         1   e 0.020                                  \u4/n2028
FCI_TO_FCO  ---     0.157            CIN to COUT           \u4/phase_acc_478_add_4_4
Route         1   e 0.020                                  \u4/n2029
FCI_TO_FCO  ---     0.157            CIN to COUT           \u4/phase_acc_478_add_4_6
Route         1   e 0.020                                  \u4/n2030
FCI_TO_F    ---     0.598            CIN to S[2]           \u4/phase_acc_478_add_4_8
Route         1   e 0.941                                  \u4/n102
                  --------
                    4.646  (47.0% logic, 53.0% route), 5 logic levels.


Passed:  The following path meets requirements by 995.194ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \u4/phase_acc_478__i16  (from dac_done +)
   Destination:    FD1S3AX    D              \u4/phase_acc_478__i22  (to dac_done +)

   Delay:                   4.646ns  (47.0% logic, 53.0% route), 5 logic levels.

 Constraint Details:

      4.646ns data_path \u4/phase_acc_478__i16 to \u4/phase_acc_478__i22 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 995.194ns

 Path Details: \u4/phase_acc_478__i16 to \u4/phase_acc_478__i22

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u4/phase_acc_478__i16 (from dac_done)
Route         5   e 1.462                                  phase[16]
A1_TO_FCO   ---     0.827           B[2] to COUT           \u4/phase_acc_478_add_4_2
Route         1   e 0.020                                  \u4/n2028
FCI_TO_FCO  ---     0.157            CIN to COUT           \u4/phase_acc_478_add_4_4
Route         1   e 0.020                                  \u4/n2029
FCI_TO_FCO  ---     0.157            CIN to COUT           \u4/phase_acc_478_add_4_6
Route         1   e 0.020                                  \u4/n2030
FCI_TO_F    ---     0.598            CIN to S[2]           \u4/phase_acc_478_add_4_8
Route         1   e 0.941                                  \u4/n103
                  --------
                    4.646  (47.0% logic, 53.0% route), 5 logic levels.


Passed:  The following path meets requirements by 995.258ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \u4/phase_acc_478__i17  (from dac_done +)
   Destination:    FD1S3AX    D              \u4/phase_acc_478__i23  (to dac_done +)

   Delay:                   4.582ns  (47.6% logic, 52.4% route), 5 logic levels.

 Constraint Details:

      4.582ns data_path \u4/phase_acc_478__i17 to \u4/phase_acc_478__i23 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 995.258ns

 Path Details: \u4/phase_acc_478__i17 to \u4/phase_acc_478__i23

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u4/phase_acc_478__i17 (from dac_done)
Route         4   e 1.398                                  phase[17]
A1_TO_FCO   ---     0.827           B[2] to COUT           \u4/phase_acc_478_add_4_2
Route         1   e 0.020                                  \u4/n2028
FCI_TO_FCO  ---     0.157            CIN to COUT           \u4/phase_acc_478_add_4_4
Route         1   e 0.020                                  \u4/n2029
FCI_TO_FCO  ---     0.157            CIN to COUT           \u4/phase_acc_478_add_4_6
Route         1   e 0.020                                  \u4/n2030
FCI_TO_F    ---     0.598            CIN to S[2]           \u4/phase_acc_478_add_4_8
Route         1   e 0.941                                  \u4/n102
                  --------
                    4.582  (47.6% logic, 52.4% route), 5 logic levels.

Report: 4.806 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_c]
            790 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 990.578ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u5/cnt_479_480__i3  (from clk_c +)
   Destination:    FD1P3AX    D              \u5/data_i0_i3  (to clk_c +)

   Delay:                   9.262ns  (28.6% logic, 71.4% route), 6 logic levels.

 Constraint Details:

      9.262ns data_path \u5/cnt_479_480__i3 to \u5/data_i0_i3 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 990.578ns

 Path Details: \u5/cnt_479_480__i3 to \u5/data_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u5/cnt_479_480__i3 (from clk_c)
Route        15   e 1.869                                  \u5/cnt[2]
LUT4        ---     0.493              C to Z              \u5/i1561_4_lut
Route         1   e 0.941                                  \u5/n2225
LUT4        ---     0.493              D to Z              \u5/i3_4_lut
Route         4   e 1.340                                  n2191
LUT4        ---     0.493              B to Z              \u3/i1_3_lut_rep_16
Route         7   e 1.502                                  n2370
LUT4        ---     0.493              C to Z              \u5/mux_79_i4_4_lut
Route         1   e 0.020                                  \u5/n267
MUXL5       ---     0.233           ALUT to Z              \u5/mux_73_i4
Route         1   e 0.941                                  \u5/n237
                  --------
                    9.262  (28.6% logic, 71.4% route), 6 logic levels.


Passed:  The following path meets requirements by 990.578ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u5/cnt_479_480__i3  (from clk_c +)
   Destination:    FD1P3AX    D              \u5/data_i0_i2  (to clk_c +)

   Delay:                   9.262ns  (28.6% logic, 71.4% route), 6 logic levels.

 Constraint Details:

      9.262ns data_path \u5/cnt_479_480__i3 to \u5/data_i0_i2 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 990.578ns

 Path Details: \u5/cnt_479_480__i3 to \u5/data_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u5/cnt_479_480__i3 (from clk_c)
Route        15   e 1.869                                  \u5/cnt[2]
LUT4        ---     0.493              C to Z              \u5/i1561_4_lut
Route         1   e 0.941                                  \u5/n2225
LUT4        ---     0.493              D to Z              \u5/i3_4_lut
Route         4   e 1.340                                  n2191
LUT4        ---     0.493              B to Z              \u3/i1_3_lut_rep_16
Route         7   e 1.502                                  n2370
LUT4        ---     0.493              C to Z              \u5/mux_79_i3_4_lut
Route         1   e 0.020                                  \u5/n268
MUXL5       ---     0.233           ALUT to Z              \u5/mux_73_i3
Route         1   e 0.941                                  \u5/n238
                  --------
                    9.262  (28.6% logic, 71.4% route), 6 logic levels.


Passed:  The following path meets requirements by 990.578ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u5/cnt_479_480__i3  (from clk_c +)
   Destination:    FD1P3AX    D              \u5/data_i0_i1  (to clk_c +)

   Delay:                   9.262ns  (28.6% logic, 71.4% route), 6 logic levels.

 Constraint Details:

      9.262ns data_path \u5/cnt_479_480__i3 to \u5/data_i0_i1 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 990.578ns

 Path Details: \u5/cnt_479_480__i3 to \u5/data_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u5/cnt_479_480__i3 (from clk_c)
Route        15   e 1.869                                  \u5/cnt[2]
LUT4        ---     0.493              C to Z              \u5/i1561_4_lut
Route         1   e 0.941                                  \u5/n2225
LUT4        ---     0.493              D to Z              \u5/i3_4_lut
Route         4   e 1.340                                  n2191
LUT4        ---     0.493              B to Z              \u3/i1_3_lut_rep_16
Route         7   e 1.502                                  n2370
LUT4        ---     0.493              C to Z              \u5/mux_79_i2_4_lut
Route         1   e 0.020                                  \u5/n269
MUXL5       ---     0.233           ALUT to Z              \u5/mux_73_i2
Route         1   e 0.941                                  \u5/n239
                  --------
                    9.262  (28.6% logic, 71.4% route), 6 logic levels.

Report: 9.422 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk4 [get_nets \u1/A_state_N_49]        |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets \u1/B_state_N_39]        |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets \u1/clk_500us]           |  1000.000 ns|     1.919 ns|     1  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets dac_done]                |  1000.000 ns|     4.806 ns|     5  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |  1000.000 ns|     9.422 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  1303 paths, 239 nets, and 576 connections (89.0% coverage)


Peak memory: 64483328 bytes, TRCE: 1093632 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
