\section{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1_a__formatter}{spdlog\+::details\+::\+A\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1_a__formatter}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1a__formatter}{spdlog\+::details\+::a\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1a__formatter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_ray_grid_1_1_activity}{Wire\+Cell\+::\+Ray\+Grid\+::\+Activity} }{\pageref{class_wire_cell_1_1_ray_grid_1_1_activity}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_a_d_c_bit_shift}{Wire\+Cell\+::\+Sig\+Proc\+::\+Microboone\+::\+A\+D\+C\+Bit\+Shift} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_a_d_c_bit_shift}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1add__thousands__sep}{internal\+::add\+\_\+thousands\+\_\+sep$<$ Char $>$} }{\pageref{classinternal_1_1add__thousands__sep}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_add_noise}{Wire\+Cell\+::\+Gen\+::\+Add\+Noise} }{\pageref{class_wire_cell_1_1_gen_1_1_add_noise}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_addresser}{Wire\+Cell\+::\+Addresser$<$ Data, Address $>$} }{\pageref{class_wire_cell_1_1_addresser}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1aggregate__formatter}{spdlog\+::details\+::aggregate\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1aggregate__formatter}}{}
\item\contentsline{section}{\hyperlink{structalign__spec}{align\+\_\+spec} }{\pageref{structalign__spec}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1sinks_1_1android__sink}{spdlog\+::sinks\+::android\+\_\+sink$<$ Mutex $>$} }{\pageref{classspdlog_1_1sinks_1_1android__sink}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_wire_schema_1_1_anode}{Wire\+Cell\+::\+Wire\+Schema\+::\+Anode} }{\pageref{struct_wire_cell_1_1_wire_schema_1_1_anode}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_anode_face}{Wire\+Cell\+::\+Gen\+::\+Anode\+Face} }{\pageref{class_wire_cell_1_1_gen_1_1_anode_face}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_anode_plane}{Wire\+Cell\+::\+Gen\+::\+Anode\+Plane} }{\pageref{class_wire_cell_1_1_gen_1_1_anode_plane}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1ansi__color__escape}{internal\+::ansi\+\_\+color\+\_\+escape$<$ Char $>$} }{\pageref{structinternal_1_1ansi__color__escape}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1sinks_1_1ansicolor__sink}{spdlog\+::sinks\+::ansicolor\+\_\+sink$<$ Target\+Stream, Console\+Mutex $>$} }{\pageref{classspdlog_1_1sinks_1_1ansicolor__sink}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1arg__converter}{internal\+::arg\+\_\+converter$<$ T, Context $>$} }{\pageref{classinternal_1_1arg__converter}}{}
\item\contentsline{section}{\hyperlink{classarg__formatter}{arg\+\_\+formatter$<$ Range $>$} }{\pageref{classarg__formatter}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1arg__formatter__base}{internal\+::arg\+\_\+formatter\+\_\+base$<$ Range $>$} }{\pageref{classinternal_1_1arg__formatter__base}}{}
\item\contentsline{section}{\hyperlink{structarg__join}{arg\+\_\+join$<$ It, Char $>$} }{\pageref{structarg__join}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1arg__map}{internal\+::arg\+\_\+map$<$ Context $>$} }{\pageref{classinternal_1_1arg__map}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1arg__ref}{internal\+::arg\+\_\+ref$<$ Char $>$} }{\pageref{structinternal_1_1arg__ref}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_assertion_error}{Wire\+Cell\+::\+Assertion\+Error} \\*Thrown when an assertion fails }{\pageref{class_wire_cell_1_1_assertion_error}}{}
\item\contentsline{section}{\hyperlink{structspdlog_1_1async__factory__impl}{spdlog\+::async\+\_\+factory\+\_\+impl$<$ Overflow\+Policy $>$} }{\pageref{structspdlog_1_1async__factory__impl}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1async__logger}{spdlog\+::async\+\_\+logger} }{\pageref{classspdlog_1_1async__logger}}{}
\item\contentsline{section}{\hyperlink{structspdlog_1_1details_1_1async__msg}{spdlog\+::details\+::async\+\_\+msg} }{\pageref{structspdlog_1_1details_1_1async__msg}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1auto__id}{internal\+::auto\+\_\+id} }{\pageref{structinternal_1_1auto__id}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1b__formatter}{spdlog\+::details\+::b\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1b__formatter}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1_b__formatter}{spdlog\+::details\+::\+B\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1_b__formatter}}{}
\item\contentsline{section}{\hyperlink{classback__insert__range}{back\+\_\+insert\+\_\+range$<$ Container $>$} }{\pageref{classback__insert__range}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1sinks_1_1base__sink}{spdlog\+::sinks\+::base\+\_\+sink$<$ Mutex $>$} }{\pageref{classspdlog_1_1sinks_1_1base__sink}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1basic__buffer}{internal\+::basic\+\_\+buffer$<$ T $>$} }{\pageref{classinternal_1_1basic__buffer}}{}
\item\contentsline{section}{\hyperlink{classbasic__cstring__view}{basic\+\_\+cstring\+\_\+view$<$ Char $>$} }{\pageref{classbasic__cstring__view}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1basic__data}{internal\+::basic\+\_\+data$<$ T $>$} }{\pageref{structinternal_1_1basic__data}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1sinks_1_1basic__file__sink}{spdlog\+::sinks\+::basic\+\_\+file\+\_\+sink$<$ Mutex $>$} }{\pageref{classspdlog_1_1sinks_1_1basic__file__sink}}{}
\item\contentsline{section}{\hyperlink{classbasic__format__arg}{basic\+\_\+format\+\_\+arg$<$ Context $>$} }{\pageref{classbasic__format__arg}}{}
\item\contentsline{section}{\hyperlink{classbasic__format__args}{basic\+\_\+format\+\_\+args$<$ Context $>$} }{\pageref{classbasic__format__args}}{}
\item\contentsline{section}{\hyperlink{classbasic__format__context}{basic\+\_\+format\+\_\+context$<$ Output\+It, Char $>$} }{\pageref{classbasic__format__context}}{}
\item\contentsline{section}{\hyperlink{structbasic__format__specs}{basic\+\_\+format\+\_\+specs$<$ Char $>$} }{\pageref{structbasic__format__specs}}{}
\item\contentsline{section}{\hyperlink{classbasic__memory__buffer}{basic\+\_\+memory\+\_\+buffer$<$ T, S\+I\+Z\+E, Allocator $>$} }{\pageref{classbasic__memory__buffer}}{}
\item\contentsline{section}{\hyperlink{classbasic__parse__context}{basic\+\_\+parse\+\_\+context$<$ Char, Error\+Handler $>$} }{\pageref{classbasic__parse__context}}{}
\item\contentsline{section}{\hyperlink{classbasic__printf__context}{basic\+\_\+printf\+\_\+context$<$ Output\+It, Char, Arg\+Formatter $>$} }{\pageref{classbasic__printf__context}}{}
\item\contentsline{section}{\hyperlink{structbasic__printf__context__t}{basic\+\_\+printf\+\_\+context\+\_\+t$<$ Buffer $>$} }{\pageref{structbasic__printf__context__t}}{}
\item\contentsline{section}{\hyperlink{classbasic__string__view}{basic\+\_\+string\+\_\+view$<$ Char $>$} }{\pageref{classbasic__string__view}}{}
\item\contentsline{section}{\hyperlink{classbasic__writer}{basic\+\_\+writer$<$ Range $>$} }{\pageref{classbasic__writer}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sio_1_1_bee_depo_source}{Wire\+Cell\+::\+Sio\+::\+Bee\+Depo\+Source} }{\pageref{class_wire_cell_1_1_sio_1_1_bee_depo_source}}{}
\item\contentsline{section}{\hyperlink{structbasic__writer_1_1int__writer_1_1bin__writer}{basic\+\_\+writer$<$ Range $>$\+::int\+\_\+writer$<$ Int, Spec $>$\+::bin\+\_\+writer$<$ B\+I\+T\+S $>$} }{\pageref{structbasic__writer_1_1int__writer_1_1bin__writer}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_binned_diffusion}{Wire\+Cell\+::\+Gen\+::\+Binned\+Diffusion} }{\pageref{class_wire_cell_1_1_gen_1_1_binned_diffusion}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_binned_diffusion__transform}{Wire\+Cell\+::\+Gen\+::\+Binned\+Diffusion\+\_\+transform} }{\pageref{class_wire_cell_1_1_gen_1_1_binned_diffusion__transform}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_binning}{Wire\+Cell\+::\+Binning} }{\pageref{class_wire_cell_1_1_binning}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_birks_recombination}{Wire\+Cell\+::\+Gen\+::\+Birks\+Recombination} }{\pageref{class_wire_cell_1_1_gen_1_1_birks_recombination}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_blip_source}{Wire\+Cell\+::\+Gen\+::\+Blip\+Source} }{\pageref{class_wire_cell_1_1_gen_1_1_blip_source}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_ray_grid_1_1_blob}{Wire\+Cell\+::\+Ray\+Grid\+::\+Blob} }{\pageref{class_wire_cell_1_1_ray_grid_1_1_blob}}{}
\item\contentsline{section}{\hyperlink{structblob__jsoner}{blob\+\_\+jsoner} }{\pageref{structblob__jsoner}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_img_1_1_blob_clustering}{Wire\+Cell\+::\+Img\+::\+Blob\+Clustering} }{\pageref{class_wire_cell_1_1_img_1_1_blob_clustering}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_img_1_1_blob_grouping}{Wire\+Cell\+::\+Img\+::\+Blob\+Grouping} }{\pageref{class_wire_cell_1_1_img_1_1_blob_grouping}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_ray_grid_1_1blobref__hash}{Wire\+Cell\+::\+Ray\+Grid\+::blobref\+\_\+hash} }{\pageref{struct_wire_cell_1_1_ray_grid_1_1blobref__hash}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_img_1_1_blob_reframer}{Wire\+Cell\+::\+Img\+::\+Blob\+Reframer} }{\pageref{class_wire_cell_1_1_img_1_1_blob_reframer}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_img_1_1_blob_set_sync}{Wire\+Cell\+::\+Img\+::\+Blob\+Set\+Sync} }{\pageref{class_wire_cell_1_1_img_1_1_blob_set_sync}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_img_1_1_blob_solving}{Wire\+Cell\+::\+Img\+::\+Blob\+Solving} }{\pageref{class_wire_cell_1_1_img_1_1_blob_solving}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_bounding_box}{Wire\+Cell\+::\+Bounding\+Box} }{\pageref{class_wire_cell_1_1_bounding_box}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_box_recombination}{Wire\+Cell\+::\+Gen\+::\+Box\+Recombination} }{\pageref{class_wire_cell_1_1_gen_1_1_box_recombination}}{}
\item\contentsline{section}{\hyperlink{structbuffer__context}{buffer\+\_\+context$<$ Char $>$} }{\pageref{structbuffer__context}}{}
\item\contentsline{section}{\hyperlink{classbuffered__file}{buffered\+\_\+file} }{\pageref{classbuffered__file}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_buffered_histogram2_d}{Wire\+Cell\+::\+Buffered\+Histogram2D} }{\pageref{class_wire_cell_1_1_buffered_histogram2_d}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1bytes__range}{spdlog\+::details\+::bytes\+\_\+range$<$ It $>$} }{\pageref{classspdlog_1_1details_1_1bytes__range}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1_c__formatter}{spdlog\+::details\+::\+C\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1_c__formatter}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1c__formatter}{spdlog\+::details\+::c\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1c__formatter}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1ch__formatter}{spdlog\+::details\+::ch\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1ch__formatter}}{}
\item\contentsline{section}{\hyperlink{structchannel__wire__collector__t}{channel\+\_\+wire\+\_\+collector\+\_\+t} }{\pageref{structchannel__wire__collector__t}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_channel_selector}{Wire\+Cell\+::\+Sig\+Proc\+::\+Channel\+Selector} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_channel_selector}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_channel_splitter}{Wire\+Cell\+::\+Sig\+Proc\+::\+Channel\+Splitter} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_channel_splitter}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_gen_1_1_static_channel_status_1_1_channel_status}{Wire\+Cell\+::\+Gen\+::\+Static\+Channel\+Status\+::\+Channel\+Status} }{\pageref{struct_wire_cell_1_1_gen_1_1_static_channel_status_1_1_channel_status}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1char__converter}{internal\+::char\+\_\+converter$<$ Context $>$} }{\pageref{classinternal_1_1char__converter}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1char__counter}{internal\+::char\+\_\+counter} }{\pageref{structinternal_1_1char__counter}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1arg__formatter__base_1_1char__spec__handler}{internal\+::arg\+\_\+formatter\+\_\+base$<$ Range $>$\+::char\+\_\+spec\+\_\+handler} }{\pageref{structinternal_1_1arg__formatter__base_1_1char__spec__handler}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1char__specs__checker}{internal\+::char\+\_\+specs\+\_\+checker$<$ Error\+Handler $>$} }{\pageref{classinternal_1_1char__specs__checker}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1char__t}{internal\+::char\+\_\+t$<$ S $>$} }{\pageref{structinternal_1_1char__t}}{}
\item\contentsline{section}{\hyperlink{structchar__t}{char\+\_\+t$<$ S $>$} }{\pageref{structchar__t}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1char__traits}{internal\+::char\+\_\+traits$<$ Char $>$} }{\pageref{structinternal_1_1char__traits}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1char__traits_3_01char_01_4}{internal\+::char\+\_\+traits$<$ char $>$} }{\pageref{structinternal_1_1char__traits_3_01char_01_4}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1char__traits_3_01wchar__t_01_4}{internal\+::char\+\_\+traits$<$ wchar\+\_\+t $>$} }{\pageref{structinternal_1_1char__traits_3_01wchar__t_01_4}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1checked}{internal\+::checked$<$ T $>$} }{\pageref{structinternal_1_1checked}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1checked__args}{internal\+::checked\+\_\+args$<$ S, Args $>$} }{\pageref{structinternal_1_1checked__args}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_diagnostics_1_1_chirp}{Wire\+Cell\+::\+Sig\+Proc\+::\+Diagnostics\+::\+Chirp} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_diagnostics_1_1_chirp}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1chrono__format__checker}{internal\+::chrono\+\_\+format\+\_\+checker} }{\pageref{structinternal_1_1chrono__format__checker}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1chrono__formatter}{internal\+::chrono\+\_\+formatter$<$ Format\+Context, Output\+It $>$} }{\pageref{structinternal_1_1chrono__formatter}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1circular__q}{spdlog\+::details\+::circular\+\_\+q$<$ T $>$} }{\pageref{classspdlog_1_1details_1_1circular__q}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1cluster__node__t}{Wire\+Cell\+::cluster\+\_\+node\+\_\+t} }{\pageref{struct_wire_cell_1_1cluster__node__t}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_img_1_1_cluster_sink}{Wire\+Cell\+::\+Img\+::\+Cluster\+Sink} }{\pageref{class_wire_cell_1_1_img_1_1_cluster_sink}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_coherent_noise_sub}{Wire\+Cell\+::\+Sig\+Proc\+::\+Microboone\+::\+Coherent\+Noise\+Sub} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_coherent_noise_sub}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_response_1_1_cold_elec}{Wire\+Cell\+::\+Response\+::\+Cold\+Elec} \\*A functional object caching gain and shape }{\pageref{class_wire_cell_1_1_response_1_1_cold_elec}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1color__start__formatter}{spdlog\+::details\+::color\+\_\+start\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1color__start__formatter}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1color__stop__formatter}{spdlog\+::details\+::color\+\_\+stop\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1color__stop__formatter}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1color__type}{internal\+::color\+\_\+type} }{\pageref{structinternal_1_1color__type}}{}
\item\contentsline{section}{\hyperlink{unioninternal_1_1color__type_1_1color__union}{internal\+::color\+\_\+type\+::color\+\_\+union} }{\pageref{unioninternal_1_1color__type_1_1color__union}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_compare_points}{Wire\+Cell\+::\+Compare\+Points} \\*Return true if lhs$<$rhs w/in tolerance }{\pageref{struct_wire_cell_1_1_compare_points}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_sig_proc_1_1_compare_rois}{Wire\+Cell\+::\+Sig\+Proc\+::\+Compare\+Rois} }{\pageref{struct_wire_cell_1_1_sig_proc_1_1_compare_rois}}{}
\item\contentsline{section}{\hyperlink{structcompile__string}{compile\+\_\+string} }{\pageref{structcompile__string}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1conditional__helper}{internal\+::conditional\+\_\+helper$<$ Ts $>$} }{\pageref{structinternal_1_1conditional__helper}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_apps_1_1_config_dumper}{Wire\+Cell\+Apps\+::\+Config\+Dumper} }{\pageref{class_wire_cell_apps_1_1_config_dumper}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_config_filter_base}{Wire\+Cell\+::\+Sig\+Proc\+::\+Microboone\+::\+Config\+Filter\+Base} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_config_filter_base}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_protodune_1_1_config_filter_base}{Wire\+Cell\+::\+Sig\+Proc\+::\+Protodune\+::\+Config\+Filter\+Base} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_protodune_1_1_config_filter_base}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_config_manager}{Wire\+Cell\+::\+Config\+Manager} }{\pageref{class_wire_cell_1_1_config_manager}}{}
\item\contentsline{section}{\hyperlink{structspdlog_1_1details_1_1console__mutex}{spdlog\+::details\+::console\+\_\+mutex} }{\pageref{structspdlog_1_1details_1_1console__mutex}}{}
\item\contentsline{section}{\hyperlink{structspdlog_1_1details_1_1console__nullmutex}{spdlog\+::details\+::console\+\_\+nullmutex} }{\pageref{structspdlog_1_1details_1_1console__nullmutex}}{}
\item\contentsline{section}{\hyperlink{structspdlog_1_1details_1_1console__stderr}{spdlog\+::details\+::console\+\_\+stderr} }{\pageref{structspdlog_1_1details_1_1console__stderr}}{}
\item\contentsline{section}{\hyperlink{structspdlog_1_1details_1_1console__stdout}{spdlog\+::details\+::console\+\_\+stdout} }{\pageref{structspdlog_1_1details_1_1console__stdout}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1container__buffer}{internal\+::container\+\_\+buffer$<$ Container $>$} }{\pageref{classinternal_1_1container__buffer}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1tagrules_1_1_context}{Wire\+Cell\+::tagrules\+::\+Context} }{\pageref{class_wire_cell_1_1tagrules_1_1_context}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1context__base}{internal\+::context\+\_\+base$<$ Output\+It, Context, Char $>$} }{\pageref{classinternal_1_1context__base}}{}
\item\contentsline{section}{\hyperlink{structconvert__to__int}{convert\+\_\+to\+\_\+int$<$ T, Char, Enable $>$} }{\pageref{structconvert__to__int}}{}
\item\contentsline{section}{\hyperlink{structconvert__to__int_3_01_t_00_01_char_00_01void_01_4}{convert\+\_\+to\+\_\+int$<$ T, Char, void $>$} }{\pageref{structconvert__to__int_3_01_t_00_01_char_00_01void_01_4}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_ray_grid_1_1coordinate__t}{Wire\+Cell\+::\+Ray\+Grid\+::coordinate\+\_\+t} }{\pageref{struct_wire_cell_1_1_ray_grid_1_1coordinate__t}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_ray_grid_1_1_coordinates}{Wire\+Cell\+::\+Ray\+Grid\+::\+Coordinates} }{\pageref{class_wire_cell_1_1_ray_grid_1_1_coordinates}}{}
\item\contentsline{section}{\hyperlink{structcore__format__specs}{core\+\_\+format\+\_\+specs} }{\pageref{structcore__format__specs}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1counting__iterator}{internal\+::counting\+\_\+iterator$<$ T $>$} }{\pageref{classinternal_1_1counting__iterator}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1arg__formatter__base_1_1cstring__spec__handler}{internal\+::arg\+\_\+formatter\+\_\+base$<$ Range $>$\+::cstring\+\_\+spec\+\_\+handler} }{\pageref{structinternal_1_1arg__formatter__base_1_1cstring__spec__handler}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1cstring__type__checker}{internal\+::cstring\+\_\+type\+\_\+checker$<$ Error\+Handler $>$} }{\pageref{classinternal_1_1cstring__type__checker}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1custom__formatter}{internal\+::custom\+\_\+formatter$<$ Char, Context $>$} }{\pageref{classinternal_1_1custom__formatter}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1custom__value}{internal\+::custom\+\_\+value$<$ Context $>$} }{\pageref{structinternal_1_1custom__value}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_d3_vector}{Wire\+Cell\+::\+D3\+Vector$<$ T $>$} }{\pageref{class_wire_cell_1_1_d3_vector}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1d__formatter}{spdlog\+::details\+::d\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1d__formatter}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1_d__formatter}{spdlog\+::details\+::\+D\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1_d__formatter}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1sinks_1_1daily__file__sink}{spdlog\+::sinks\+::daily\+\_\+file\+\_\+sink$<$ Mutex, File\+Name\+Calc $>$} }{\pageref{classspdlog_1_1sinks_1_1daily__file__sink}}{}
\item\contentsline{section}{\hyperlink{structspdlog_1_1sinks_1_1daily__filename__calculator}{spdlog\+::sinks\+::daily\+\_\+filename\+\_\+calculator} }{\pageref{structspdlog_1_1sinks_1_1daily__filename__calculator}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_tbb_1_1_data_flow_graph}{Wire\+Cell\+Tbb\+::\+Data\+Flow\+Graph} }{\pageref{class_wire_cell_tbb_1_1_data_flow_graph}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_d_b_channel_selector}{Wire\+Cell\+::\+Sig\+Proc\+::\+D\+B\+Channel\+Selector} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_d_b_channel_selector}}{}
\item\contentsline{section}{\hyperlink{structbasic__writer_1_1int__writer_1_1dec__writer}{basic\+\_\+writer$<$ Range $>$\+::int\+\_\+writer$<$ Int, Spec $>$\+::dec\+\_\+writer} }{\pageref{structbasic__writer_1_1int__writer_1_1dec__writer}}{}
\item\contentsline{section}{\hyperlink{struct_decay_time}{Decay\+Time} }{\pageref{struct_decay_time}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1decimal__formatter}{internal\+::decimal\+\_\+formatter} }{\pageref{classinternal_1_1decimal__formatter}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1decimal__formatter__null}{internal\+::decimal\+\_\+formatter\+\_\+null} }{\pageref{classinternal_1_1decimal__formatter__null}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_depo_bagger}{Wire\+Cell\+::\+Gen\+::\+Depo\+Bagger} }{\pageref{class_wire_cell_1_1_gen_1_1_depo_bagger}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_depo_chunker}{Wire\+Cell\+::\+Gen\+::\+Depo\+Chunker} }{\pageref{class_wire_cell_1_1_gen_1_1_depo_chunker}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_depo_fanout}{Wire\+Cell\+::\+Gen\+::\+Depo\+Fanout} }{\pageref{class_wire_cell_1_1_gen_1_1_depo_fanout}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_depo_framer}{Wire\+Cell\+::\+Gen\+::\+Depo\+Framer} }{\pageref{class_wire_cell_1_1_gen_1_1_depo_framer}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_depo_merger}{Wire\+Cell\+::\+Gen\+::\+Depo\+Merger} }{\pageref{class_wire_cell_1_1_gen_1_1_depo_merger}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_depo_plane}{Wire\+Cell\+::\+Depo\+Plane} }{\pageref{class_wire_cell_1_1_depo_plane}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_depo_plane_x}{Wire\+Cell\+::\+Gen\+::\+Depo\+PlaneX} }{\pageref{class_wire_cell_1_1_gen_1_1_depo_plane_x}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_depo_set_fanout}{Wire\+Cell\+::\+Gen\+::\+Depo\+Set\+Fanout} }{\pageref{class_wire_cell_1_1_gen_1_1_depo_set_fanout}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_depo_splat}{Wire\+Cell\+::\+Gen\+::\+Depo\+Splat} }{\pageref{class_wire_cell_1_1_gen_1_1_depo_splat}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_depo_transform}{Wire\+Cell\+::\+Gen\+::\+Depo\+Transform} }{\pageref{class_wire_cell_1_1_gen_1_1_depo_transform}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_depo_zipper}{Wire\+Cell\+::\+Gen\+::\+Depo\+Zipper} }{\pageref{class_wire_cell_1_1_gen_1_1_depo_zipper}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_wire_schema_1_1_detector}{Wire\+Cell\+::\+Wire\+Schema\+::\+Detector} }{\pageref{struct_wire_cell_1_1_wire_schema_1_1_detector}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_detsim}{Wire\+Cell\+::\+Detsim} }{\pageref{class_wire_cell_1_1_detsim}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_dfp_graph}{Wire\+Cell\+::\+Dfp\+Graph} }{\pageref{struct_wire_cell_1_1_dfp_graph}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_diffuser}{Wire\+Cell\+::\+Diffuser} }{\pageref{class_wire_cell_1_1_diffuser}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_diffusion}{Wire\+Cell\+::\+Diffusion} }{\pageref{class_wire_cell_1_1_diffusion}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_digitizer}{Wire\+Cell\+::\+Gen\+::\+Digitizer} }{\pageref{class_wire_cell_1_1_gen_1_1_digitizer}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1sinks_1_1dist__sink}{spdlog\+::sinks\+::dist\+\_\+sink$<$ Mutex $>$} }{\pageref{classspdlog_1_1sinks_1_1dist__sink}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_drifter}{Wire\+Cell\+::\+Gen\+::\+Drifter} }{\pageref{class_wire_cell_1_1_gen_1_1_drifter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_drop_sink_proc}{Wire\+Cell\+::\+Drop\+Sink\+Proc} }{\pageref{class_wire_cell_1_1_drop_sink_proc}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_ductor}{Wire\+Cell\+::\+Gen\+::\+Ductor} }{\pageref{class_wire_cell_1_1_gen_1_1_ductor}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1dummy__int}{internal\+::dummy\+\_\+int} }{\pageref{structinternal_1_1dummy__int}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1dummy__string__view}{internal\+::dummy\+\_\+string\+\_\+view} }{\pageref{structinternal_1_1dummy__string__view}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_dump_depos}{Wire\+Cell\+::\+Dump\+Depos} }{\pageref{class_wire_cell_1_1_dump_depos}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_dump_frames}{Wire\+Cell\+::\+Gen\+::\+Dump\+Frames} }{\pageref{class_wire_cell_1_1_gen_1_1_dump_frames}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1dynamic__format__specs}{internal\+::dynamic\+\_\+format\+\_\+specs$<$ Char $>$} }{\pageref{structinternal_1_1dynamic__format__specs}}{}
\item\contentsline{section}{\hyperlink{classdynamic__formatter}{dynamic\+\_\+formatter$<$ Char $>$} }{\pageref{classdynamic__formatter}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1dynamic__specs__handler}{internal\+::dynamic\+\_\+specs\+\_\+handler$<$ Parse\+Context $>$} }{\pageref{classinternal_1_1dynamic__specs__handler}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1e__formatter}{spdlog\+::details\+::e\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1e__formatter}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1_e__formatter}{spdlog\+::details\+::\+E\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1_e__formatter}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_dfp_graph_1_1_edge_property}{Wire\+Cell\+::\+Dfp\+Graph\+::\+Edge\+Property} }{\pageref{struct_wire_cell_1_1_dfp_graph_1_1_edge_property}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_elec_response}{Wire\+Cell\+::\+Gen\+::\+Elec\+Response} }{\pageref{class_wire_cell_1_1_gen_1_1_elec_response}}{}
\item\contentsline{section}{\hyperlink{class_electrons_adapter}{Electrons\+Adapter} }{\pageref{class_electrons_adapter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_empirical_noise_model}{Wire\+Cell\+::\+Gen\+::\+Empirical\+Noise\+Model} }{\pageref{class_wire_cell_1_1_gen_1_1_empirical_noise_model}}{}
\item\contentsline{section}{\hyperlink{classerror__code}{error\+\_\+code} }{\pageref{classerror__code}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1error__handler}{internal\+::error\+\_\+handler} }{\pageref{structinternal_1_1error__handler}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_exception}{Wire\+Cell\+::\+Exception} \\*The base wire cell exception }{\pageref{struct_wire_cell_1_1_exception}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_exec_mon}{Wire\+Cell\+::\+Exec\+Mon} }{\pageref{class_wire_cell_1_1_exec_mon}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1f__formatter}{spdlog\+::details\+::f\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1f__formatter}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1_f__formatter}{spdlog\+::details\+::\+F\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1_f__formatter}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_wire_schema_1_1_face}{Wire\+Cell\+::\+Wire\+Schema\+::\+Face} }{\pageref{struct_wire_cell_1_1_wire_schema_1_1_face}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_factory_exception}{Wire\+Cell\+::\+Factory\+Exception} }{\pageref{struct_wire_cell_1_1_factory_exception}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_fanin}{Wire\+Cell\+::\+Fanin$<$ Collection $>$} }{\pageref{struct_wire_cell_1_1_fanin}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_tbb_1_1_fanin_body}{Wire\+Cell\+Tbb\+::\+Fanin\+Body$<$ Tuple\+Type $>$} }{\pageref{class_wire_cell_tbb_1_1_fanin_body}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_tbb_1_1_fanin_wrapper}{Wire\+Cell\+Tbb\+::\+Fanin\+Wrapper} }{\pageref{class_wire_cell_tbb_1_1_fanin_wrapper}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_fanout}{Wire\+Cell\+::\+Fanout$<$ Data, Address $>$} }{\pageref{class_wire_cell_1_1_fanout}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_field_response}{Wire\+Cell\+::\+Sig\+Proc\+::\+Field\+Response} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_field_response}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_response_1_1_schema_1_1_field_response}{Wire\+Cell\+::\+Response\+::\+Schema\+::\+Field\+Response} \\*Hold info about multiple plane responses in the detector }{\pageref{struct_wire_cell_1_1_response_1_1_schema_1_1_field_response}}{}
\item\contentsline{section}{\hyperlink{classfile}{file} }{\pageref{classfile}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1file__helper}{spdlog\+::details\+::file\+\_\+helper} }{\pageref{classspdlog_1_1details_1_1file__helper}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1fill}{internal\+::fill} }{\pageref{structinternal_1_1fill}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_filter_proc}{Wire\+Cell\+::\+Filter\+Proc} }{\pageref{class_wire_cell_1_1_filter_proc}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1flag__formatter}{spdlog\+::details\+::flag\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1flag__formatter}}{}
\item\contentsline{section}{\hyperlink{structfloat__spec__handler}{float\+\_\+spec\+\_\+handler} }{\pageref{structfloat__spec__handler}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1float__type__checker}{internal\+::float\+\_\+type\+\_\+checker$<$ Error\+Handler $>$} }{\pageref{classinternal_1_1float__type__checker}}{}
\item\contentsline{section}{\hyperlink{classformat__arg__store}{format\+\_\+arg\+\_\+store$<$ Context, Args $>$} }{\pageref{classformat__arg__store}}{}
\item\contentsline{section}{\hyperlink{structformat__args}{format\+\_\+args} }{\pageref{structformat__args}}{}
\item\contentsline{section}{\hyperlink{structformat__args__t}{format\+\_\+args\+\_\+t$<$ Output\+It, Char $>$} }{\pageref{structformat__args__t}}{}
\item\contentsline{section}{\hyperlink{structformat__context__t}{format\+\_\+context\+\_\+t$<$ Output\+It, Char $>$} }{\pageref{structformat__context__t}}{}
\item\contentsline{section}{\hyperlink{classformat__error}{format\+\_\+error} }{\pageref{classformat__error}}{}
\item\contentsline{section}{\hyperlink{structformat__handler}{format\+\_\+handler$<$ Arg\+Formatter, Char, Context $>$} }{\pageref{structformat__handler}}{}
\item\contentsline{section}{\hyperlink{classformat__int}{format\+\_\+int} }{\pageref{classformat__int}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1format__string__checker}{internal\+::format\+\_\+string\+\_\+checker$<$ Char, Error\+Handler, Args $>$} }{\pageref{classinternal_1_1format__string__checker}}{}
\item\contentsline{section}{\hyperlink{structformat__to__n__args}{format\+\_\+to\+\_\+n\+\_\+args$<$ Output\+It, Char $>$} }{\pageref{structformat__to__n__args}}{}
\item\contentsline{section}{\hyperlink{structformat__to__n__context}{format\+\_\+to\+\_\+n\+\_\+context$<$ Output\+It, Char $>$} }{\pageref{structformat__to__n__context}}{}
\item\contentsline{section}{\hyperlink{structformat__to__n__result}{format\+\_\+to\+\_\+n\+\_\+result$<$ Output\+It $>$} }{\pageref{structformat__to__n__result}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1format__type}{internal\+::format\+\_\+type$<$ Context, T $>$} }{\pageref{structinternal_1_1format__type}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1formatbuf}{internal\+::formatbuf$<$ Char $>$} }{\pageref{classinternal_1_1formatbuf}}{}
\item\contentsline{section}{\hyperlink{structformatter}{formatter$<$ T, Char, Enable $>$} }{\pageref{structformatter}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1formatter}{spdlog\+::formatter} }{\pageref{classspdlog_1_1formatter}}{}
\item\contentsline{section}{\hyperlink{structformatter_3_01arg__join_3_01_it_00_01_char_01_4_00_01_char_01_4}{formatter$<$ arg\+\_\+join$<$ It, Char $>$, Char $>$} }{\pageref{structformatter_3_01arg__join_3_01_it_00_01_char_01_4_00_01_char_01_4}}{}
\item\contentsline{section}{\hyperlink{structformatter_3_01_range_t_00_01_char_00_01typename_01std_1_1enable__if_3_01fmt_1_1is__range_338ef07b6d6c7537efaa2c888f2ea4c8d}{formatter$<$ Range\+T, Char, typename std\+::enable\+\_\+if$<$ fmt\+::is\+\_\+range$<$ Range\+T $>$\+::value $>$\+::type $>$} }{\pageref{structformatter_3_01_range_t_00_01_char_00_01typename_01std_1_1enable__if_3_01fmt_1_1is__range_338ef07b6d6c7537efaa2c888f2ea4c8d}}{}
\item\contentsline{section}{\hyperlink{structfmt_1_1formatter_3_01spdlog_1_1details_1_1bytes__range_3_01_t_01_4_01_4}{fmt\+::formatter$<$ spdlog\+::details\+::bytes\+\_\+range$<$ T $>$ $>$} }{\pageref{structfmt_1_1formatter_3_01spdlog_1_1details_1_1bytes__range_3_01_t_01_4_01_4}}{}
\item\contentsline{section}{\hyperlink{structformatter_3_01std_1_1chrono_1_1duration_3_01_rep_00_01_period_01_4_00_01_char_01_4}{formatter$<$ std\+::chrono\+::duration$<$ Rep, Period $>$, Char $>$} }{\pageref{structformatter_3_01std_1_1chrono_1_1duration_3_01_rep_00_01_period_01_4_00_01_char_01_4}}{}
\item\contentsline{section}{\hyperlink{structformatter_3_01std_1_1tm_00_01_char_01_4}{formatter$<$ std\+::tm, Char $>$} }{\pageref{structformatter_3_01std_1_1tm_00_01_char_01_4}}{}
\item\contentsline{section}{\hyperlink{structformatter_3_01_t_00_01_char_00_01typename_01std_1_1enable__if_3_01internal_1_1format__typeef2b7d59b5441fbead72290e06693dea}{formatter$<$ T, Char, typename std\+::enable\+\_\+if$<$ internal\+::format\+\_\+type$<$ typename buffer\+\_\+context$<$ Char $>$\+::type, T $>$\+::value $>$\+::type $>$} }{\pageref{structformatter_3_01_t_00_01_char_00_01typename_01std_1_1enable__if_3_01internal_1_1format__typeef2b7d59b5441fbead72290e06693dea}}{}
\item\contentsline{section}{\hyperlink{structformatter_3_01_t_00_01_char_00_01typename_01std_1_1enable__if_3_01internal_1_1is__streamabdfe791f5d6e0a8acd43f884d0761b8af}{formatter$<$ T, Char, typename std\+::enable\+\_\+if$<$ internal\+::is\+\_\+streamable$<$ T, Char $>$\+::value \&\&!internal\+::format\+\_\+type$<$ typename buffer\+\_\+context$<$ Char $>$\+::type, T $>$\+::value $>$\+::type $>$} }{\pageref{structformatter_3_01_t_00_01_char_00_01typename_01std_1_1enable__if_3_01internal_1_1is__streamabdfe791f5d6e0a8acd43f884d0761b8af}}{}
\item\contentsline{section}{\hyperlink{structformatter_3_01_tuple_t_00_01_char_00_01typename_01std_1_1enable__if_3_01fmt_1_1is__tuple__a8a88f793f5f612c28a21643fc88182d}{formatter$<$ Tuple\+T, Char, typename std\+::enable\+\_\+if$<$ fmt\+::is\+\_\+tuple\+\_\+like$<$ Tuple\+T $>$\+::value $>$\+::type $>$} }{\pageref{structformatter_3_01_tuple_t_00_01_char_00_01typename_01std_1_1enable__if_3_01fmt_1_1is__tuple__a8a88f793f5f612c28a21643fc88182d}}{}
\item\contentsline{section}{\hyperlink{structbasic__format__context_1_1formatter__type}{basic\+\_\+format\+\_\+context$<$ Output\+It, Char $>$\+::formatter\+\_\+type$<$ T $>$} }{\pageref{structbasic__format__context_1_1formatter__type}}{}
\item\contentsline{section}{\hyperlink{structbasic__printf__context_1_1formatter__type}{basic\+\_\+printf\+\_\+context$<$ Output\+It, Char, Arg\+Formatter $>$\+::formatter\+\_\+type$<$ T $>$} }{\pageref{structbasic__printf__context_1_1formatter__type}}{}
\item\contentsline{section}{\hyperlink{structformatting__base}{formatting\+\_\+base$<$ Char $>$} }{\pageref{structformatting__base}}{}
\item\contentsline{section}{\hyperlink{structformatting__range}{formatting\+\_\+range$<$ Char, Enable $>$} }{\pageref{structformatting__range}}{}
\item\contentsline{section}{\hyperlink{structformatting__tuple}{formatting\+\_\+tuple$<$ Char, Enable $>$} }{\pageref{structformatting__tuple}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_fourdee}{Wire\+Cell\+::\+Gen\+::\+Fourdee} }{\pageref{class_wire_cell_1_1_gen_1_1_fourdee}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1fp}{internal\+::fp} }{\pageref{classinternal_1_1fp}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_frame_fanin}{Wire\+Cell\+::\+Gen\+::\+Frame\+Fanin} }{\pageref{class_wire_cell_1_1_gen_1_1_frame_fanin}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_frame_fanout}{Wire\+Cell\+::\+Gen\+::\+Frame\+Fanout} }{\pageref{class_wire_cell_1_1_gen_1_1_frame_fanout}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_frame_merger}{Wire\+Cell\+::\+Sig\+Proc\+::\+Frame\+Merger} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_frame_merger}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_frame_splitter}{Wire\+Cell\+::\+Sig\+Proc\+::\+Frame\+Splitter} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_frame_splitter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_frame_summer}{Wire\+Cell\+::\+Gen\+::\+Frame\+Summer} }{\pageref{class_wire_cell_1_1_gen_1_1_frame_summer}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1full__formatter}{spdlog\+::details\+::full\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1full__formatter}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1function}{internal\+::function$<$ Result $>$} }{\pageref{structinternal_1_1function}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_tbb_1_1_function_body}{Wire\+Cell\+Tbb\+::\+Function\+Body} }{\pageref{class_wire_cell_tbb_1_1_function_body}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_function_node_proc}{Wire\+Cell\+::\+Function\+Node\+Proc} }{\pageref{class_wire_cell_1_1_function_node_proc}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_tbb_1_1_function_wrapper}{Wire\+Cell\+Tbb\+::\+Function\+Wrapper} }{\pageref{class_wire_cell_tbb_1_1_function_wrapper}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_gen_1_1_gaus_desc}{Wire\+Cell\+::\+Gen\+::\+Gaus\+Desc} }{\pageref{struct_wire_cell_1_1_gen_1_1_gaus_desc}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_gaussian_diffusion}{Wire\+Cell\+::\+Gen\+::\+Gaussian\+Diffusion} }{\pageref{class_wire_cell_1_1_gen_1_1_gaussian_diffusion}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1gen__digits__params}{internal\+::gen\+\_\+digits\+\_\+params} }{\pageref{structinternal_1_1gen__digits__params}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_response_1_1_generator}{Wire\+Cell\+::\+Response\+::\+Generator} }{\pageref{class_wire_cell_1_1_response_1_1_generator}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_generator_iter}{Wire\+Cell\+::\+Generator\+Iter$<$ Callable, Value $>$} }{\pageref{struct_wire_cell_1_1_generator_iter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_wire}{Wire\+Cell\+::\+Gen\+Wire} }{\pageref{class_wire_cell_1_1_gen_wire}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1get__type}{internal\+::get\+\_\+type$<$ Context, T $>$} }{\pageref{structinternal_1_1get__type}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_img_1_1_grid_tiling}{Wire\+Cell\+::\+Img\+::\+Grid\+Tiling} }{\pageref{class_wire_cell_1_1_img_1_1_grid_tiling}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_ray_grid_1_1_grouping}{Wire\+Cell\+::\+Ray\+Grid\+::\+Grouping} }{\pageref{class_wire_cell_1_1_ray_grid_1_1_grouping}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1_h__formatter}{spdlog\+::details\+::\+H\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1_h__formatter}}{}
\item\contentsline{section}{\hyperlink{classbasic__format__arg_1_1handle}{basic\+\_\+format\+\_\+arg$<$ Context $>$\+::handle} }{\pageref{classbasic__format__arg_1_1handle}}{}
\item\contentsline{section}{\hyperlink{structstd_1_1hash_3_01_wire_cell_1_1cluster__node__t_01_4}{std\+::hash$<$ Wire\+Cell\+::cluster\+\_\+node\+\_\+t $>$} }{\pageref{structstd_1_1hash_3_01_wire_cell_1_1cluster__node__t_01_4}}{}
\item\contentsline{section}{\hyperlink{structstd_1_1hash_3_01_wire_cell_1_1_wire_plane_id_01_4}{std\+::hash$<$ Wire\+Cell\+::\+Wire\+Plane\+Id $>$} }{\pageref{structstd_1_1hash_3_01_wire_cell_1_1_wire_plane_id_01_4}}{}
\item\contentsline{section}{\hyperlink{structbasic__writer_1_1int__writer_1_1hex__writer}{basic\+\_\+writer$<$ Range $>$\+::int\+\_\+writer$<$ Int, Spec $>$\+::hex\+\_\+writer} }{\pageref{structbasic__writer_1_1int__writer_1_1hex__writer}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_hf_filter}{Wire\+Cell\+::\+Sig\+Proc\+::\+Hf\+Filter} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_hf_filter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_response_1_1_hf_filter}{Wire\+Cell\+::\+Response\+::\+Hf\+Filter} }{\pageref{class_wire_cell_1_1_response_1_1_hf_filter}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1_i__formatter}{spdlog\+::details\+::\+I\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1_i__formatter}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1i__formatter}{spdlog\+::details\+::i\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1i__formatter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_anode_face}{Wire\+Cell\+::\+I\+Anode\+Face} }{\pageref{class_wire_cell_1_1_i_anode_face}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_anode_plane}{Wire\+Cell\+::\+I\+Anode\+Plane} }{\pageref{class_wire_cell_1_1_i_anode_plane}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_application}{Wire\+Cell\+::\+I\+Application} }{\pageref{class_wire_cell_1_1_i_application}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_blob}{Wire\+Cell\+::\+I\+Blob} }{\pageref{class_wire_cell_1_1_i_blob}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_blob_set}{Wire\+Cell\+::\+I\+Blob\+Set} }{\pageref{class_wire_cell_1_1_i_blob_set}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_blob_set_fanin}{Wire\+Cell\+::\+I\+Blob\+Set\+Fanin} }{\pageref{class_wire_cell_1_1_i_blob_set_fanin}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_blob_set_fanout}{Wire\+Cell\+::\+I\+Blob\+Set\+Fanout} }{\pageref{class_wire_cell_1_1_i_blob_set_fanout}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_blob_set_processor}{Wire\+Cell\+::\+I\+Blob\+Set\+Processor} }{\pageref{class_wire_cell_1_1_i_blob_set_processor}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_blob_set_sink}{Wire\+Cell\+::\+I\+Blob\+Set\+Sink} }{\pageref{class_wire_cell_1_1_i_blob_set_sink}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_channel}{Wire\+Cell\+::\+I\+Channel} }{\pageref{class_wire_cell_1_1_i_channel}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_channel_filter}{Wire\+Cell\+::\+I\+Channel\+Filter} }{\pageref{class_wire_cell_1_1_i_channel_filter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_channel_noise_database}{Wire\+Cell\+::\+I\+Channel\+Noise\+Database} }{\pageref{class_wire_cell_1_1_i_channel_noise_database}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_channel_response}{Wire\+Cell\+::\+I\+Channel\+Response} }{\pageref{class_wire_cell_1_1_i_channel_response}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_channel_spectrum}{Wire\+Cell\+::\+I\+Channel\+Spectrum} }{\pageref{class_wire_cell_1_1_i_channel_spectrum}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_channel_status}{Wire\+Cell\+::\+I\+Channel\+Status} }{\pageref{class_wire_cell_1_1_i_channel_status}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_cluster}{Wire\+Cell\+::\+I\+Cluster} }{\pageref{class_wire_cell_1_1_i_cluster}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_cluster_fanin}{Wire\+Cell\+::\+I\+Cluster\+Fanin} }{\pageref{class_wire_cell_1_1_i_cluster_fanin}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_cluster_filter}{Wire\+Cell\+::\+I\+Cluster\+Filter} }{\pageref{class_wire_cell_1_1_i_cluster_filter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_cluster_framer}{Wire\+Cell\+::\+I\+Cluster\+Framer} }{\pageref{class_wire_cell_1_1_i_cluster_framer}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_clustering}{Wire\+Cell\+::\+I\+Clustering} }{\pageref{class_wire_cell_1_1_i_clustering}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_cluster_sink}{Wire\+Cell\+::\+I\+Cluster\+Sink} }{\pageref{class_wire_cell_1_1_i_cluster_sink}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_component}{Wire\+Cell\+::\+I\+Component$<$ Type $>$} }{\pageref{class_wire_cell_1_1_i_component}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_configurable}{Wire\+Cell\+::\+I\+Configurable} }{\pageref{class_wire_cell_1_1_i_configurable}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1id__adapter}{internal\+::id\+\_\+adapter$<$ Handler, Char $>$} }{\pageref{structinternal_1_1id__adapter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_data}{Wire\+Cell\+::\+I\+Data$<$ Type $>$} }{\pageref{class_wire_cell_1_1_i_data}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_data_flow_graph}{Wire\+Cell\+::\+I\+Data\+Flow\+Graph} }{\pageref{class_wire_cell_1_1_i_data_flow_graph}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_deconvolution}{Wire\+Cell\+::\+I\+Deconvolution} }{\pageref{class_wire_cell_1_1_i_deconvolution}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_depo}{Wire\+Cell\+::\+I\+Depo} }{\pageref{class_wire_cell_1_1_i_depo}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_depo_collector}{Wire\+Cell\+::\+I\+Depo\+Collector} }{\pageref{class_wire_cell_1_1_i_depo_collector}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_i_depo_drift_compare}{Wire\+Cell\+::\+I\+Depo\+Drift\+Compare} }{\pageref{struct_wire_cell_1_1_i_depo_drift_compare}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_depo_fanout}{Wire\+Cell\+::\+I\+Depo\+Fanout} }{\pageref{class_wire_cell_1_1_i_depo_fanout}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_depo_filter}{Wire\+Cell\+::\+I\+Depo\+Filter} }{\pageref{class_wire_cell_1_1_i_depo_filter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_depo_framer}{Wire\+Cell\+::\+I\+Depo\+Framer} }{\pageref{class_wire_cell_1_1_i_depo_framer}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_depo_merger}{Wire\+Cell\+::\+I\+Depo\+Merger} }{\pageref{class_wire_cell_1_1_i_depo_merger}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_depo_set}{Wire\+Cell\+::\+I\+Depo\+Set} }{\pageref{class_wire_cell_1_1_i_depo_set}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_depo_set_fanout}{Wire\+Cell\+::\+I\+Depo\+Set\+Fanout} }{\pageref{class_wire_cell_1_1_i_depo_set_fanout}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_depo_sink}{Wire\+Cell\+::\+I\+Depo\+Sink} }{\pageref{class_wire_cell_1_1_i_depo_sink}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_depo_source}{Wire\+Cell\+::\+I\+Depo\+Source} }{\pageref{class_wire_cell_1_1_i_depo_source}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_diffuser}{Wire\+Cell\+::\+I\+Diffuser} }{\pageref{class_wire_cell_1_1_i_diffuser}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_diffusion}{Wire\+Cell\+::\+I\+Diffusion} }{\pageref{class_wire_cell_1_1_i_diffusion}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_i_diffusion_compare_lbegin}{Wire\+Cell\+::\+I\+Diffusion\+Compare\+Lbegin} }{\pageref{struct_wire_cell_1_1_i_diffusion_compare_lbegin}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_drifter}{Wire\+Cell\+::\+I\+Drifter} }{\pageref{class_wire_cell_1_1_i_drifter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_ductor}{Wire\+Cell\+::\+I\+Ductor} }{\pageref{class_wire_cell_1_1_i_ductor}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_factory}{Wire\+Cell\+::\+I\+Factory} }{\pageref{class_wire_cell_1_1_i_factory}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_fanin_node}{Wire\+Cell\+::\+I\+Fanin\+Node$<$ Input\+Type, Output\+Type, Fanin\+Multiplicity $>$} }{\pageref{class_wire_cell_1_1_i_fanin_node}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_fanin_node_base}{Wire\+Cell\+::\+I\+Fanin\+Node\+Base} }{\pageref{class_wire_cell_1_1_i_fanin_node_base}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_fanout_node}{Wire\+Cell\+::\+I\+Fanout\+Node$<$ Input\+Type, Output\+Type, Fanout\+Multiplicity $>$} }{\pageref{class_wire_cell_1_1_i_fanout_node}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_fanout_node_base}{Wire\+Cell\+::\+I\+Fanout\+Node\+Base} }{\pageref{class_wire_cell_1_1_i_fanout_node_base}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_field_response}{Wire\+Cell\+::\+I\+Field\+Response} }{\pageref{class_wire_cell_1_1_i_field_response}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_filter_waveform}{Wire\+Cell\+::\+I\+Filter\+Waveform} }{\pageref{class_wire_cell_1_1_i_filter_waveform}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_frame}{Wire\+Cell\+::\+I\+Frame} }{\pageref{class_wire_cell_1_1_i_frame}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_frame_fanin}{Wire\+Cell\+::\+I\+Frame\+Fanin} }{\pageref{class_wire_cell_1_1_i_frame_fanin}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_frame_fanout}{Wire\+Cell\+::\+I\+Frame\+Fanout} }{\pageref{class_wire_cell_1_1_i_frame_fanout}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_frame_filter}{Wire\+Cell\+::\+I\+Frame\+Filter} }{\pageref{class_wire_cell_1_1_i_frame_filter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_frame_joiner}{Wire\+Cell\+::\+I\+Frame\+Joiner} }{\pageref{class_wire_cell_1_1_i_frame_joiner}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_frame_sink}{Wire\+Cell\+::\+I\+Frame\+Sink} }{\pageref{class_wire_cell_1_1_i_frame_sink}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_frame_slicer}{Wire\+Cell\+::\+I\+Frame\+Slicer} }{\pageref{class_wire_cell_1_1_i_frame_slicer}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_frame_slices}{Wire\+Cell\+::\+I\+Frame\+Slices} }{\pageref{class_wire_cell_1_1_i_frame_slices}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_frame_source}{Wire\+Cell\+::\+I\+Frame\+Source} }{\pageref{class_wire_cell_1_1_i_frame_source}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_frame_splitter}{Wire\+Cell\+::\+I\+Frame\+Splitter} }{\pageref{class_wire_cell_1_1_i_frame_splitter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_function_node}{Wire\+Cell\+::\+I\+Function\+Node$<$ Input\+Type, Output\+Type $>$} }{\pageref{class_wire_cell_1_1_i_function_node}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_function_node_base}{Wire\+Cell\+::\+I\+Function\+Node\+Base} }{\pageref{class_wire_cell_1_1_i_function_node_base}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_hydra_node}{Wire\+Cell\+::\+I\+Hydra\+Node$<$ Input\+Tuple, Output\+Tuple $>$} }{\pageref{class_wire_cell_1_1_i_hydra_node}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_hydra_node_base}{Wire\+Cell\+::\+I\+Hydra\+Node\+Base} }{\pageref{class_wire_cell_1_1_i_hydra_node_base}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_impact_response}{Wire\+Cell\+::\+I\+Impact\+Response} }{\pageref{class_wire_cell_1_1_i_impact_response}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_join_node}{Wire\+Cell\+::\+I\+Join\+Node$<$ Input\+Tuple, Output\+Type $>$} }{\pageref{class_wire_cell_1_1_i_join_node}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_join_node_base}{Wire\+Cell\+::\+I\+Join\+Node\+Base} }{\pageref{class_wire_cell_1_1_i_join_node_base}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_impact_data}{Wire\+Cell\+::\+Gen\+::\+Impact\+Data} \\*Information that has been collected at one impact position }{\pageref{class_wire_cell_1_1_gen_1_1_impact_data}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_impact_response}{Wire\+Cell\+::\+Gen\+::\+Impact\+Response} }{\pageref{class_wire_cell_1_1_gen_1_1_impact_response}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_impact_transform}{Wire\+Cell\+::\+Gen\+::\+Impact\+Transform} }{\pageref{class_wire_cell_1_1_gen_1_1_impact_transform}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_impact_zipper}{Wire\+Cell\+::\+Gen\+::\+Impact\+Zipper} }{\pageref{class_wire_cell_1_1_gen_1_1_impact_zipper}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_named_factory}{Wire\+Cell\+::\+I\+Named\+Factory} }{\pageref{class_wire_cell_1_1_i_named_factory}}{}
\item\contentsline{section}{\hyperlink{structstd_1_1index__sequence}{std\+::index\+\_\+sequence$<$ Is $>$} }{\pageref{structstd_1_1index__sequence}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_indexed_graph}{Wire\+Cell\+::\+Indexed\+Graph$<$ Vertex\+Type $>$} }{\pageref{class_wire_cell_1_1_indexed_graph}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_indexed_set}{Wire\+Cell\+::\+Indexed\+Set$<$ T\+Y\+P\+E $>$} }{\pageref{class_wire_cell_1_1_indexed_set}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_index_error}{Wire\+Cell\+::\+Index\+Error} \\*Thrown when a wrong index is used }{\pageref{struct_wire_cell_1_1_index_error}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1init}{internal\+::init$<$ Context, T, T\+Y\+P\+E $>$} }{\pageref{structinternal_1_1init}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_node}{Wire\+Cell\+::\+I\+Node} }{\pageref{class_wire_cell_1_1_i_node}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1int__checker}{internal\+::int\+\_\+checker$<$ Is\+Signed $>$} }{\pageref{structinternal_1_1int__checker}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1int__checker_3_01true_01_4}{internal\+::int\+\_\+checker$<$ true $>$} }{\pageref{structinternal_1_1int__checker_3_01true_01_4}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1int__traits}{internal\+::int\+\_\+traits$<$ T $>$} }{\pageref{structinternal_1_1int__traits}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1int__type__checker}{internal\+::int\+\_\+type\+\_\+checker$<$ Error\+Handler $>$} }{\pageref{classinternal_1_1int__type__checker}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1integer__sequence}{internal\+::integer\+\_\+sequence$<$ T, N $>$} }{\pageref{structinternal_1_1integer__sequence}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_interface}{Wire\+Cell\+::\+Interface} }{\pageref{class_wire_cell_1_1_interface}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_o_error}{Wire\+Cell\+::\+I\+O\+Error} \\*Thrown when an error involving accessing input or output has occurred }{\pageref{class_wire_cell_1_1_i_o_error}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_plane_impact_response}{Wire\+Cell\+::\+I\+Plane\+Impact\+Response} }{\pageref{class_wire_cell_1_1_i_plane_impact_response}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_point_field_sink}{Wire\+Cell\+::\+I\+Point\+Field\+Sink} }{\pageref{class_wire_cell_1_1_i_point_field_sink}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_processor}{Wire\+Cell\+::\+I\+Processor} }{\pageref{class_wire_cell_1_1_i_processor}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_queuedout_node}{Wire\+Cell\+::\+I\+Queuedout\+Node$<$ Input\+Type, Output\+Type $>$} }{\pageref{class_wire_cell_1_1_i_queuedout_node}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_queuedout_node_base}{Wire\+Cell\+::\+I\+Queuedout\+Node\+Base} }{\pageref{class_wire_cell_1_1_i_queuedout_node_base}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_random}{Wire\+Cell\+::\+I\+Random} }{\pageref{class_wire_cell_1_1_i_random}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_recombination_model}{Wire\+Cell\+::\+I\+Recombination\+Model} }{\pageref{class_wire_cell_1_1_i_recombination_model}}{}
\item\contentsline{section}{\hyperlink{structis__compile__string}{is\+\_\+compile\+\_\+string$<$ S $>$} }{\pageref{structis__compile__string}}{}
\item\contentsline{section}{\hyperlink{structis__constructible}{is\+\_\+constructible$<$ T $>$} }{\pageref{structis__constructible}}{}
\item\contentsline{section}{\hyperlink{structis__contiguous}{is\+\_\+contiguous$<$ Container $>$} }{\pageref{structis__contiguous}}{}
\item\contentsline{section}{\hyperlink{structis__contiguous_3_01internal_1_1basic__buffer_3_01_char_01_4_01_4}{is\+\_\+contiguous$<$ internal\+::basic\+\_\+buffer$<$ Char $>$ $>$} }{\pageref{structis__contiguous_3_01internal_1_1basic__buffer_3_01_char_01_4_01_4}}{}
\item\contentsline{section}{\hyperlink{structis__contiguous_3_01std_1_1basic__string_3_01_char_01_4_01_4}{is\+\_\+contiguous$<$ std\+::basic\+\_\+string$<$ Char $>$ $>$} }{\pageref{structis__contiguous_3_01std_1_1basic__string_3_01_char_01_4_01_4}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1is__integer}{internal\+::is\+\_\+integer$<$ T $>$} }{\pageref{structinternal_1_1is__integer}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1is__like__std__string}{internal\+::is\+\_\+like\+\_\+std\+\_\+string$<$ T $>$} \\*Return true value if T has std\+::string interface, like std\+::string\+\_\+view }{\pageref{classinternal_1_1is__like__std__string}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1is__like__std__string_3_01fmt_1_1basic__string__view_3_01_char_01_4_01_4}{internal\+::is\+\_\+like\+\_\+std\+\_\+string$<$ fmt\+::basic\+\_\+string\+\_\+view$<$ Char $>$ $>$} }{\pageref{structinternal_1_1is__like__std__string_3_01fmt_1_1basic__string__view_3_01_char_01_4_01_4}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1is__output__iterator}{internal\+::is\+\_\+output\+\_\+iterator$<$ It $>$} }{\pageref{classinternal_1_1is__output__iterator}}{}
\item\contentsline{section}{\hyperlink{structis__range}{is\+\_\+range$<$ T $>$} }{\pageref{structis__range}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1is__range__}{internal\+::is\+\_\+range\+\_\+$<$ T, \+\_\+ $>$} }{\pageref{structinternal_1_1is__range__}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1is__range___3_01_t_00_01typename_01std_1_1conditional_3_01false_00_01condition3cb3b849b8281fb701deab896849f46a}{internal\+::is\+\_\+range\+\_\+$<$ T, typename std\+::conditional$<$ false, conditional\+\_\+helper$<$ decltype(internal\+::declval$<$ T $>$().\+begin()), decltype(internal\+::declval$<$ T $>$().\+end())$>$, void $>$\+::type $>$} }{\pageref{structinternal_1_1is__range___3_01_t_00_01typename_01std_1_1conditional_3_01false_00_01condition3cb3b849b8281fb701deab896849f46a}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1is__streamable}{internal\+::is\+\_\+streamable$<$ T, Char $>$} }{\pageref{classinternal_1_1is__streamable}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1is__string}{internal\+::is\+\_\+string$<$ S $>$} }{\pageref{structinternal_1_1is__string}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1is__string_3_01const_01std_1_1_f_i_l_e_01_5_01_4}{internal\+::is\+\_\+string$<$ const std\+::\+F\+I\+L\+E $\ast$ $>$} }{\pageref{structinternal_1_1is__string_3_01const_01std_1_1_f_i_l_e_01_5_01_4}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1is__string_3_01std_1_1_f_i_l_e_01_5_01_4}{internal\+::is\+\_\+string$<$ std\+::\+F\+I\+L\+E $\ast$ $>$} }{\pageref{structinternal_1_1is__string_3_01std_1_1_f_i_l_e_01_5_01_4}}{}
\item\contentsline{section}{\hyperlink{structis__tuple__like}{is\+\_\+tuple\+\_\+like$<$ T $>$} }{\pageref{structis__tuple__like}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1is__tuple__like__}{internal\+::is\+\_\+tuple\+\_\+like\+\_\+$<$ T $>$} \\*Tuple\+\_\+size and tuple\+\_\+element check }{\pageref{classinternal_1_1is__tuple__like__}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1is__zero__int}{internal\+::is\+\_\+zero\+\_\+int} }{\pageref{classinternal_1_1is__zero__int}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_scalar_field_sink}{Wire\+Cell\+::\+I\+Scalar\+Field\+Sink} }{\pageref{class_wire_cell_1_1_i_scalar_field_sink}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_sequence}{Wire\+Cell\+::\+I\+Sequence$<$ I\+Data\+Class $>$} }{\pageref{class_wire_cell_1_1_i_sequence}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_sink_node}{Wire\+Cell\+::\+I\+Sink\+Node$<$ Input\+Type $>$} }{\pageref{class_wire_cell_1_1_i_sink_node}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_sink_node_base}{Wire\+Cell\+::\+I\+Sink\+Node\+Base} }{\pageref{class_wire_cell_1_1_i_sink_node_base}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_slice}{Wire\+Cell\+::\+I\+Slice} }{\pageref{class_wire_cell_1_1_i_slice}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_slice_fanout}{Wire\+Cell\+::\+I\+Slice\+Fanout} }{\pageref{class_wire_cell_1_1_i_slice_fanout}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_slice_frame}{Wire\+Cell\+::\+I\+Slice\+Frame} }{\pageref{class_wire_cell_1_1_i_slice_frame}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_slice_frame_sink}{Wire\+Cell\+::\+I\+Slice\+Frame\+Sink} }{\pageref{class_wire_cell_1_1_i_slice_frame_sink}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_slice_striper}{Wire\+Cell\+::\+I\+Slice\+Striper} }{\pageref{class_wire_cell_1_1_i_slice_striper}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_source_node}{Wire\+Cell\+::\+I\+Source\+Node$<$ Output\+Type $>$} }{\pageref{class_wire_cell_1_1_i_source_node}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_source_node_base}{Wire\+Cell\+::\+I\+Source\+Node\+Base} }{\pageref{class_wire_cell_1_1_i_source_node_base}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_split_node}{Wire\+Cell\+::\+I\+Split\+Node$<$ Input\+Type, Output\+Tuple $>$} }{\pageref{class_wire_cell_1_1_i_split_node}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_split_node_base}{Wire\+Cell\+::\+I\+Split\+Node\+Base} }{\pageref{class_wire_cell_1_1_i_split_node_base}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_stripe}{Wire\+Cell\+::\+I\+Stripe} }{\pageref{class_wire_cell_1_1_i_stripe}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_stripe_set}{Wire\+Cell\+::\+I\+Stripe\+Set} }{\pageref{class_wire_cell_1_1_i_stripe_set}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_stripe_set_sink}{Wire\+Cell\+::\+I\+Stripe\+Set\+Sink} }{\pageref{class_wire_cell_1_1_i_stripe_set_sink}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1it__category}{internal\+::it\+\_\+category$<$ T, Enable $>$} }{\pageref{structinternal_1_1it__category}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1it__category_3_01_t_01_5_01_4}{internal\+::it\+\_\+category$<$ T $\ast$ $>$} }{\pageref{structinternal_1_1it__category_3_01_t_01_5_01_4}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1it__category_3_01_t_00_01typename_01void___3_01typename_01_t_1_1iterator__category_01_4_1_1type_01_4}{internal\+::it\+\_\+category$<$ T, typename void\+\_\+$<$ typename T\+::iterator\+\_\+category $>$\+::type $>$} }{\pageref{structinternal_1_1it__category_3_01_t_00_01typename_01void___3_01typename_01_t_1_1iterator__category_01_4_1_1type_01_4}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_iterator}{Wire\+Cell\+::\+Iterator$<$ Value\+Type $>$} }{\pageref{class_wire_cell_1_1_iterator}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_iterator_adapter}{Wire\+Cell\+::\+Iterator\+Adapter$<$ adapted\+\_\+iterator, base\+\_\+iterator $>$} }{\pageref{class_wire_cell_1_1_iterator_adapter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_iterator_base}{Wire\+Cell\+::\+Iterator\+Base$<$ Value\+Type $>$} }{\pageref{class_wire_cell_1_1_iterator_base}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_tiling}{Wire\+Cell\+::\+I\+Tiling} }{\pageref{class_wire_cell_1_1_i_tiling}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_trace}{Wire\+Cell\+::\+I\+Trace} }{\pageref{class_wire_cell_1_1_i_trace}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_waveform}{Wire\+Cell\+::\+I\+Waveform} }{\pageref{class_wire_cell_1_1_i_waveform}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_wire}{Wire\+Cell\+::\+I\+Wire} \\*\hyperlink{class_wire_cell_1_1_interface}{Interface} to information about a physical wire segment }{\pageref{class_wire_cell_1_1_i_wire}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_i_wire_compare_ident}{Wire\+Cell\+::\+I\+Wire\+Compare\+Ident} }{\pageref{struct_wire_cell_1_1_i_wire_compare_ident}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_i_wire_compare_index}{Wire\+Cell\+::\+I\+Wire\+Compare\+Index} }{\pageref{struct_wire_cell_1_1_i_wire_compare_index}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_i_wire_compare_segment}{Wire\+Cell\+::\+I\+Wire\+Compare\+Segment} }{\pageref{struct_wire_cell_1_1_i_wire_compare_segment}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_wire_generator}{Wire\+Cell\+::\+I\+Wire\+Generator} }{\pageref{class_wire_cell_1_1_i_wire_generator}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_wire_parameters}{Wire\+Cell\+::\+I\+Wire\+Parameters} }{\pageref{class_wire_cell_1_1_i_wire_parameters}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_wire_plane}{Wire\+Cell\+::\+I\+Wire\+Plane} }{\pageref{class_wire_cell_1_1_i_wire_plane}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_wire_schema}{Wire\+Cell\+::\+I\+Wire\+Schema} }{\pageref{class_wire_cell_1_1_i_wire_schema}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_wire_source}{Wire\+Cell\+::\+I\+Wire\+Source} }{\pageref{class_wire_cell_1_1_i_wire_source}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_wire_summarizer}{Wire\+Cell\+::\+I\+Wire\+Summarizer} }{\pageref{class_wire_cell_1_1_i_wire_summarizer}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_i_wire_summary}{Wire\+Cell\+::\+I\+Wire\+Summary} }{\pageref{class_wire_cell_1_1_i_wire_summary}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_tbb_1_1_join_body}{Wire\+Cell\+Tbb\+::\+Join\+Body$<$ Tuple\+Type $>$} }{\pageref{class_wire_cell_tbb_1_1_join_body}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_tbb_1_1_join_wrapper}{Wire\+Cell\+Tbb\+::\+Join\+Wrapper} }{\pageref{class_wire_cell_tbb_1_1_join_wrapper}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_img_1_1_json_blob_set_sink}{Wire\+Cell\+::\+Img\+::\+Json\+Blob\+Set\+Sink} }{\pageref{class_wire_cell_1_1_img_1_1_json_blob_set_sink}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_img_1_1_json_cluster_tap}{Wire\+Cell\+::\+Img\+::\+Json\+Cluster\+Tap} }{\pageref{class_wire_cell_1_1_img_1_1_json_cluster_tap}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sio_1_1_json_depo_source}{Wire\+Cell\+::\+Sio\+::\+Json\+Depo\+Source} }{\pageref{class_wire_cell_1_1_sio_1_1_json_depo_source}}{}
\item\contentsline{section}{\hyperlink{class_sio_1_1_json_recombination_adaptor}{Wire\+Cell\+::\+Sio\+::\+Json\+Recombination\+Adaptor} }{\pageref{class_sio_1_1_json_recombination_adaptor}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_key_error}{Wire\+Cell\+::\+Key\+Error} \\*Thrown when a wrong key or has been encountered }{\pageref{struct_wire_cell_1_1_key_error}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_l1_s_p_filter}{Wire\+Cell\+::\+Sig\+Proc\+::\+L1\+S\+P\+Filter} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_l1_s_p_filter}}{}
\item\contentsline{section}{\hyperlink{structlabel__writer__t}{label\+\_\+writer\+\_\+t} }{\pageref{structlabel__writer__t}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1level__formatter}{spdlog\+::details\+::level\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1level__formatter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_response_1_1_lf_filter}{Wire\+Cell\+::\+Response\+::\+Lf\+Filter} }{\pageref{class_wire_cell_1_1_response_1_1_lf_filter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_lf_filter}{Wire\+Cell\+::\+Sig\+Proc\+::\+Lf\+Filter} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_lf_filter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1linterp}{Wire\+Cell\+::linterp$<$ Real $>$} }{\pageref{class_wire_cell_1_1linterp}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1locale__ref}{internal\+::locale\+\_\+ref} }{\pageref{classinternal_1_1locale__ref}}{}
\item\contentsline{section}{\hyperlink{structspdlog_1_1details_1_1log__msg}{spdlog\+::details\+::log\+\_\+msg} }{\pageref{structspdlog_1_1details_1_1log__msg}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1logger}{spdlog\+::logger} }{\pageref{classspdlog_1_1logger}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1m__formatter}{spdlog\+::details\+::m\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1m__formatter}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1_m__formatter}{spdlog\+::details\+::\+M\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1_m__formatter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_main}{Wire\+Cell\+::\+Main} }{\pageref{class_wire_cell_1_1_main}}{}
\item\contentsline{section}{\hyperlink{structstd_1_1make__index__sequence}{std\+::make\+\_\+index\+\_\+sequence$<$ N, Is $>$} }{\pageref{structstd_1_1make__index__sequence}}{}
\item\contentsline{section}{\hyperlink{structstd_1_1make__index__sequence_3_010_00_01_is_8_8_8_01_4}{std\+::make\+\_\+index\+\_\+sequence$<$ 0, Is... $>$} }{\pageref{structstd_1_1make__index__sequence_3_010_00_01_is_8_8_8_01_4}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1make__integer__sequence}{internal\+::make\+\_\+integer\+\_\+sequence$<$ T, N, Ns $>$} }{\pageref{structinternal_1_1make__integer__sequence}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1make__integer__sequence_3_01_t_00_010_00_01_ns_8_8_8_01_4}{internal\+::make\+\_\+integer\+\_\+sequence$<$ T, 0, Ns... $>$} }{\pageref{structinternal_1_1make__integer__sequence_3_01_t_00_010_00_01_ns_8_8_8_01_4}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1make__unsigned__or__bool}{internal\+::make\+\_\+unsigned\+\_\+or\+\_\+bool$<$ T $>$} }{\pageref{structinternal_1_1make__unsigned__or__bool}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1make__unsigned__or__bool_3_01bool_01_4}{internal\+::make\+\_\+unsigned\+\_\+or\+\_\+bool$<$ bool $>$} }{\pageref{structinternal_1_1make__unsigned__or__bool_3_01bool_01_4}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_mega_anode_plane}{Wire\+Cell\+::\+Gen\+::\+Mega\+Anode\+Plane} }{\pageref{class_wire_cell_1_1_gen_1_1_mega_anode_plane}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_mem_usage}{Wire\+Cell\+::\+Mem\+Usage} }{\pageref{class_wire_cell_1_1_mem_usage}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_mip_recombination}{Wire\+Cell\+::\+Gen\+::\+Mip\+Recombination} \\*Model for a M\+IP, dQ = (Rmip/\+Wi)$\ast$dE }{\pageref{class_wire_cell_1_1_gen_1_1_mip_recombination}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_misconfigure}{Wire\+Cell\+::\+Gen\+::\+Misconfigure} }{\pageref{class_wire_cell_1_1_gen_1_1_misconfigure}}{}
\item\contentsline{section}{\hyperlink{structmonostate}{monostate} }{\pageref{structmonostate}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1mpmc__blocking__queue}{spdlog\+::details\+::mpmc\+\_\+blocking\+\_\+queue$<$ T $>$} }{\pageref{classspdlog_1_1details_1_1mpmc__blocking__queue}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_multi_ductor}{Wire\+Cell\+::\+Gen\+::\+Multi\+Ductor} }{\pageref{class_wire_cell_1_1_gen_1_1_multi_ductor}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_img_1_1_naive_striper}{Wire\+Cell\+::\+Img\+::\+Naive\+Striper} }{\pageref{class_wire_cell_1_1_img_1_1_naive_striper}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1name__formatter}{spdlog\+::details\+::name\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1name__formatter}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1named__arg}{internal\+::named\+\_\+arg$<$ T, Char $>$} }{\pageref{structinternal_1_1named__arg}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1named__arg__base}{internal\+::named\+\_\+arg\+\_\+base$<$ Char $>$} }{\pageref{structinternal_1_1named__arg__base}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_named_factory}{Wire\+Cell\+::\+Named\+Factory$<$ Type $>$} }{\pageref{class_wire_cell_1_1_named_factory}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_named_factory_registry}{Wire\+Cell\+::\+Named\+Factory\+Registry$<$ I\+Type $>$} }{\pageref{class_wire_cell_1_1_named_factory_registry}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1needs__conversion}{internal\+::needs\+\_\+conversion$<$ Input\+It, Out\+Char $>$} }{\pageref{structinternal_1_1needs__conversion}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1no__formatter__error}{internal\+::no\+\_\+formatter\+\_\+error$<$ T $>$} }{\pageref{structinternal_1_1no__formatter__error}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1no__thousands__sep}{internal\+::no\+\_\+thousands\+\_\+sep} }{\pageref{structinternal_1_1no__thousands__sep}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_ray_grid_1_1_solving_1_1node__t}{Wire\+Cell\+::\+Ray\+Grid\+::\+Solving\+::node\+\_\+t} }{\pageref{struct_wire_cell_1_1_ray_grid_1_1_solving_1_1node__t}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_ray_grid_1_1_grouping_1_1node__t}{Wire\+Cell\+::\+Ray\+Grid\+::\+Grouping\+::node\+\_\+t} }{\pageref{struct_wire_cell_1_1_ray_grid_1_1_grouping_1_1node__t}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_apps_1_1_node_dumper}{Wire\+Cell\+Apps\+::\+Node\+Dumper} }{\pageref{class_wire_cell_apps_1_1_node_dumper}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_tbb_1_1_node_wrapper}{Wire\+Cell\+Tbb\+::\+Node\+Wrapper} }{\pageref{class_wire_cell_tbb_1_1_node_wrapper}}{}
\item\contentsline{section}{\hyperlink{class_noise_adder_proc}{Noise\+Adder\+Proc} }{\pageref{class_noise_adder_proc}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_noise_source}{Wire\+Cell\+::\+Gen\+::\+Noise\+Source} }{\pageref{class_wire_cell_1_1_gen_1_1_noise_source}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_gen_1_1_empirical_noise_model_1_1_noise_spectrum}{Wire\+Cell\+::\+Gen\+::\+Empirical\+Noise\+Model\+::\+Noise\+Spectrum} }{\pageref{struct_wire_cell_1_1_gen_1_1_empirical_noise_model_1_1_noise_spectrum}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_nominal_channel_response}{Wire\+Cell\+::\+Sig\+Proc\+::\+Nominal\+Channel\+Response} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_nominal_channel_response}}{}
\item\contentsline{section}{\hyperlink{structcnpy_1_1_npy_array}{cnpy\+::\+Npy\+Array} }{\pageref{structcnpy_1_1_npy_array}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1null}{internal\+::null$<$ T $>$} }{\pageref{structinternal_1_1null}}{}
\item\contentsline{section}{\hyperlink{structspdlog_1_1details_1_1null__atomic__int}{spdlog\+::details\+::null\+\_\+atomic\+\_\+int} }{\pageref{structspdlog_1_1details_1_1null__atomic__int}}{}
\item\contentsline{section}{\hyperlink{structspdlog_1_1details_1_1null__mutex}{spdlog\+::details\+::null\+\_\+mutex} }{\pageref{structspdlog_1_1details_1_1null__mutex}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1sinks_1_1null__sink}{spdlog\+::sinks\+::null\+\_\+sink$<$ Mutex $>$} }{\pageref{classspdlog_1_1sinks_1_1null__sink}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1null__terminating__iterator}{internal\+::null\+\_\+terminating\+\_\+iterator$<$ Char $>$} }{\pageref{classinternal_1_1null__terminating__iterator}}{}
\item\contentsline{section}{\hyperlink{structbasic__writer_1_1int__writer_1_1num__writer}{basic\+\_\+writer$<$ Range $>$\+::int\+\_\+writer$<$ Int, Spec $>$\+::num\+\_\+writer} }{\pageref{structbasic__writer_1_1int__writer_1_1num__writer}}{}
\item\contentsline{section}{\hyperlink{classstd_1_1numeric__limits_3_01fmt_1_1internal_1_1dummy__int_01_4}{std\+::numeric\+\_\+limits$<$ fmt\+::internal\+::dummy\+\_\+int $>$} }{\pageref{classstd_1_1numeric__limits_3_01fmt_1_1internal_1_1dummy__int_01_4}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sio_1_1_numpy_depo_saver}{Wire\+Cell\+::\+Sio\+::\+Numpy\+Depo\+Saver} }{\pageref{class_wire_cell_1_1_sio_1_1_numpy_depo_saver}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sio_1_1_numpy_frame_saver}{Wire\+Cell\+::\+Sio\+::\+Numpy\+Frame\+Saver} }{\pageref{class_wire_cell_1_1_sio_1_1_numpy_frame_saver}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_object_array2d}{Wire\+Cell\+::\+Object\+Array2d$<$ Thing $>$} }{\pageref{class_wire_cell_1_1_object_array2d}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_omnibus}{Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_omnibus}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_omnibus_noise_filter}{Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Noise\+Filter} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_omnibus_noise_filter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_omnibus_p_m_t_noise_filter}{Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+P\+M\+T\+Noise\+Filter} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_omnibus_p_m_t_noise_filter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc}{Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_omni_channel_noise_d_b}{Wire\+Cell\+::\+Sig\+Proc\+::\+Omni\+Channel\+Noise\+DB} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_omni_channel_noise_d_b}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_protodune_1_1_one_channel_noise}{Wire\+Cell\+::\+Sig\+Proc\+::\+Protodune\+::\+One\+Channel\+Noise} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_protodune_1_1_one_channel_noise}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_one_channel_noise}{Wire\+Cell\+::\+Sig\+Proc\+::\+Microboone\+::\+One\+Channel\+Noise} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_one_channel_noise}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_one_channel_status}{Wire\+Cell\+::\+Sig\+Proc\+::\+Microboone\+::\+One\+Channel\+Status} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_one_channel_status}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1sinks_1_1ostream__sink}{spdlog\+::sinks\+::ostream\+\_\+sink$<$ Mutex $>$} }{\pageref{classspdlog_1_1sinks_1_1ostream__sink}}{}
\item\contentsline{section}{\hyperlink{classoutput__range}{output\+\_\+range$<$ Output\+It, T $>$} }{\pageref{classoutput__range}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1p__formatter}{spdlog\+::details\+::p\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1p__formatter}}{}
\item\contentsline{section}{\hyperlink{structspdlog_1_1details_1_1padding__info}{spdlog\+::details\+::padding\+\_\+info} }{\pageref{structspdlog_1_1details_1_1padding__info}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_ress_1_1_params}{Wire\+Cell\+::\+Ress\+::\+Params} }{\pageref{struct_wire_cell_1_1_ress_1_1_params}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_persist_1_1_parser}{Wire\+Cell\+::\+Persist\+::\+Parser} }{\pageref{class_wire_cell_1_1_persist_1_1_parser}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_diagnostics_1_1_partial}{Wire\+Cell\+::\+Sig\+Proc\+::\+Diagnostics\+::\+Partial} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_diagnostics_1_1_partial}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_response_1_1_schema_1_1_path_response}{Wire\+Cell\+::\+Response\+::\+Schema\+::\+Path\+Response} }{\pageref{struct_wire_cell_1_1_response_1_1_schema_1_1_path_response}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1pattern__formatter}{spdlog\+::pattern\+\_\+formatter} }{\pageref{classspdlog_1_1pattern__formatter}}{}
\item\contentsline{section}{\hyperlink{struct_pdf}{Pdf} }{\pageref{struct_pdf}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_peak_finding}{Wire\+Cell\+::\+Sig\+Proc\+::\+Peak\+Finding} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_peak_finding}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_per_channel_response}{Wire\+Cell\+::\+Sig\+Proc\+::\+Per\+Channel\+Response} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_per_channel_response}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_per_channel_variation}{Wire\+Cell\+::\+Gen\+::\+Per\+Channel\+Variation} }{\pageref{class_wire_cell_1_1_gen_1_1_per_channel_variation}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1periodic__worker}{spdlog\+::details\+::periodic\+\_\+worker} }{\pageref{classspdlog_1_1details_1_1periodic__worker}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1pid__formatter}{spdlog\+::details\+::pid\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1pid__formatter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_pimpos}{Wire\+Cell\+::\+Pimpos} \\*Pitch-\/\+Impact-\/\+Position }{\pageref{class_wire_cell_1_1_pimpos}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_wire_schema_1_1_plane}{Wire\+Cell\+::\+Wire\+Schema\+::\+Plane} }{\pageref{struct_wire_cell_1_1_wire_schema_1_1_plane}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_plane_diffuser}{Wire\+Cell\+::\+Plane\+Diffuser} }{\pageref{class_wire_cell_1_1_plane_diffuser}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_plane_impact_response}{Wire\+Cell\+::\+Gen\+::\+Plane\+Impact\+Response} }{\pageref{class_wire_cell_1_1_gen_1_1_plane_impact_response}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_response_1_1_schema_1_1_plane_response}{Wire\+Cell\+::\+Response\+::\+Schema\+::\+Plane\+Response} }{\pageref{struct_wire_cell_1_1_response_1_1_schema_1_1_plane_response}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_plugin}{Wire\+Cell\+::\+Plugin} }{\pageref{class_wire_cell_1_1_plugin}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_plugin_manager}{Wire\+Cell\+::\+Plugin\+Manager} }{\pageref{class_wire_cell_1_1_plugin_manager}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_p_m_t_noise_r_o_i}{Wire\+Cell\+::\+Sig\+Proc\+::\+P\+M\+T\+Noise\+R\+OI} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_p_m_t_noise_r_o_i}}{}
\item\contentsline{section}{\hyperlink{class_point_adapter}{Point\+Adapter} }{\pageref{class_point_adapter}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_gen_1_1_blip_source_1_1_point_maker}{Wire\+Cell\+::\+Gen\+::\+Blip\+Source\+::\+Point\+Maker} }{\pageref{struct_wire_cell_1_1_gen_1_1_blip_source_1_1_point_maker}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1precision__adapter}{internal\+::precision\+\_\+adapter$<$ Spec\+Handler, Char $>$} }{\pageref{structinternal_1_1precision__adapter}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1precision__checker}{internal\+::precision\+\_\+checker$<$ Error\+Handler $>$} }{\pageref{classinternal_1_1precision__checker}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1prettify__handler}{internal\+::prettify\+\_\+handler} }{\pageref{structinternal_1_1prettify__handler}}{}
\item\contentsline{section}{\hyperlink{classprintf__arg__formatter}{printf\+\_\+arg\+\_\+formatter$<$ Range $>$} }{\pageref{classprintf__arg__formatter}}{}
\item\contentsline{section}{\hyperlink{structprintf__formatter}{printf\+\_\+formatter$<$ T $>$} }{\pageref{structprintf__formatter}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1printf__precision__handler}{internal\+::printf\+\_\+precision\+\_\+handler} }{\pageref{classinternal_1_1printf__precision__handler}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1printf__width__handler}{internal\+::printf\+\_\+width\+\_\+handler$<$ Char $>$} }{\pageref{classinternal_1_1printf__width__handler}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_proc}{Wire\+Cell\+::\+Proc} }{\pageref{class_wire_cell_1_1_proc}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_quantity}{Wire\+Cell\+::\+Quantity} }{\pageref{class_wire_cell_1_1_quantity}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_queued_node_proc}{Wire\+Cell\+::\+Queued\+Node\+Proc} }{\pageref{class_wire_cell_1_1_queued_node_proc}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_tbb_1_1_queuedout_body}{Wire\+Cell\+Tbb\+::\+Queuedout\+Body} }{\pageref{class_wire_cell_tbb_1_1_queuedout_body}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_tbb_1_1_queuedout_wrapper}{Wire\+Cell\+Tbb\+::\+Queuedout\+Wrapper} }{\pageref{class_wire_cell_tbb_1_1_queuedout_wrapper}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1_r__formatter}{spdlog\+::details\+::\+R\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1_r__formatter}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1r__formatter}{spdlog\+::details\+::r\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1r__formatter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_random}{Wire\+Cell\+::\+Gen\+::\+Random} }{\pageref{class_wire_cell_1_1_gen_1_1_random}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_random_iter}{Wire\+Cell\+::\+Random\+Iter$<$ Container, Value $>$} }{\pageref{struct_wire_cell_1_1_random_iter}}{}
\item\contentsline{section}{\hyperlink{class_random_t}{Random\+T$<$ U\+R\+N\+G $>$} }{\pageref{class_random_t}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_range_feed}{Wire\+Cell\+::\+Range\+Feed$<$ Iter $>$} }{\pageref{struct_wire_cell_1_1_range_feed}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_r_c_response}{Wire\+Cell\+::\+Gen\+::\+R\+C\+Response} }{\pageref{class_wire_cell_1_1_gen_1_1_r_c_response}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_reframer}{Wire\+Cell\+::\+Gen\+::\+Reframer} }{\pageref{class_wire_cell_1_1_gen_1_1_reframer}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1registry}{spdlog\+::details\+::registry} }{\pageref{classspdlog_1_1details_1_1registry}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_protodune_1_1_rel_gain_calib}{Wire\+Cell\+::\+Sig\+Proc\+::\+Protodune\+::\+Rel\+Gain\+Calib} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_protodune_1_1_rel_gain_calib}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_response_sys}{Wire\+Cell\+::\+Gen\+::\+Response\+Sys} }{\pageref{class_wire_cell_1_1_gen_1_1_response_sys}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1function_1_1result}{internal\+::function$<$ Result $>$\+::result$<$ T $>$} }{\pageref{structinternal_1_1function_1_1result}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1result__of}{internal\+::result\+\_\+of$<$ typename $>$} }{\pageref{structinternal_1_1result__of}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1result__of_3_01_f_07_args_8_8_8_08_4}{internal\+::result\+\_\+of$<$ F(\+Args...)$>$} }{\pageref{structinternal_1_1result__of_3_01_f_07_args_8_8_8_08_4}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_retagger}{Wire\+Cell\+::\+Gen\+::\+Retagger} }{\pageref{class_wire_cell_1_1_gen_1_1_retagger}}{}
\item\contentsline{section}{\hyperlink{struct_return_bool}{Return\+Bool} }{\pageref{struct_return_bool}}{}
\item\contentsline{section}{\hyperlink{struct_return_value}{Return\+Value} }{\pageref{struct_return_value}}{}
\item\contentsline{section}{\hyperlink{structrgb}{rgb} }{\pageref{structrgb}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_r_o_i__formation}{Wire\+Cell\+::\+Sig\+Proc\+::\+R\+O\+I\+\_\+formation} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_r_o_i__formation}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_r_o_i__refinement}{Wire\+Cell\+::\+Sig\+Proc\+::\+R\+O\+I\+\_\+refinement} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_r_o_i__refinement}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1sinks_1_1rotating__file__sink}{spdlog\+::sinks\+::rotating\+\_\+file\+\_\+sink$<$ Mutex $>$} }{\pageref{classspdlog_1_1sinks_1_1rotating__file__sink}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_runtime_error}{Wire\+Cell\+::\+Runtime\+Error} \\*Thrown when an error occurs during the data processing }{\pageref{class_wire_cell_1_1_runtime_error}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1_s__formatter}{spdlog\+::details\+::\+S\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1_s__formatter}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_gen_1_1_blip_source_1_1_scalar_maker}{Wire\+Cell\+::\+Gen\+::\+Blip\+Source\+::\+Scalar\+Maker} }{\pageref{struct_wire_cell_1_1_gen_1_1_blip_source_1_1_scalar_maker}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1scoped__pad}{spdlog\+::details\+::scoped\+\_\+pad} }{\pageref{classspdlog_1_1details_1_1scoped__pad}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sequence_adapter}{Wire\+Cell\+::\+Sequence\+Adapter$<$ I\+Data\+Class $>$} }{\pageref{class_wire_cell_1_1_sequence_adapter}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1shared__queued}{Wire\+Cell\+::shared\+\_\+queued$<$ Tuple $>$} }{\pageref{struct_wire_cell_1_1shared__queued}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1shared__queued_3_01_t_3_01_types_8_8_8_01_4_01_4}{Wire\+Cell\+::shared\+\_\+queued$<$ T$<$ Types... $>$ $>$} }{\pageref{struct_wire_cell_1_1shared__queued_3_01_t_3_01_types_8_8_8_01_4_01_4}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1short__level__formatter}{spdlog\+::details\+::short\+\_\+level\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1short__level__formatter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_shunt_proc}{Wire\+Cell\+::\+Shunt\+Proc} }{\pageref{class_wire_cell_1_1_shunt_proc}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_signal_r_o_i}{Wire\+Cell\+::\+Sig\+Proc\+::\+Signal\+R\+OI} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_signal_r_o_i}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_slot_sink_source_adapter}{Wire\+Cell\+::\+Sig\+Slot\+Sink\+Source\+Adapter$<$ Input\+Type, Output\+Type, Processor $>$} }{\pageref{class_wire_cell_1_1_sig_slot_sink_source_adapter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_silent_noise}{Wire\+Cell\+::\+Gen\+::\+Silent\+Noise} }{\pageref{class_wire_cell_1_1_gen_1_1_silent_noise}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_simple_blob}{Wire\+Cell\+::\+Simple\+Blob} }{\pageref{class_wire_cell_1_1_simple_blob}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_simple_blob_set}{Wire\+Cell\+::\+Simple\+Blob\+Set} }{\pageref{class_wire_cell_1_1_simple_blob_set}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_simple_channel}{Wire\+Cell\+::\+Simple\+Channel} }{\pageref{class_wire_cell_1_1_simple_channel}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_simple_channel_noise_d_b}{Wire\+Cell\+::\+Sig\+Proc\+::\+Simple\+Channel\+Noise\+DB} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_simple_channel_noise_d_b}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_simple_cluster}{Wire\+Cell\+::\+Simple\+Cluster} }{\pageref{class_wire_cell_1_1_simple_cluster}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_simple_depo}{Wire\+Cell\+::\+Simple\+Depo} }{\pageref{class_wire_cell_1_1_simple_depo}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_simple_depo_set}{Wire\+Cell\+::\+Simple\+Depo\+Set} }{\pageref{class_wire_cell_1_1_simple_depo_set}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_simple_frame}{Wire\+Cell\+::\+Simple\+Frame} }{\pageref{class_wire_cell_1_1_simple_frame}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_response_1_1_simple_r_c}{Wire\+Cell\+::\+Response\+::\+Simple\+RC} }{\pageref{class_wire_cell_1_1_response_1_1_simple_r_c}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_simple_trace}{Wire\+Cell\+::\+Simple\+Trace} }{\pageref{class_wire_cell_1_1_simple_trace}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_simple_wire}{Wire\+Cell\+::\+Simple\+Wire} }{\pageref{class_wire_cell_1_1_simple_wire}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_singleton}{Wire\+Cell\+::\+Singleton$<$ T $>$} }{\pageref{class_wire_cell_1_1_singleton}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1sinks_1_1sink}{spdlog\+::sinks\+::sink} }{\pageref{classspdlog_1_1sinks_1_1sink}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_tbb_1_1_sink_body}{Wire\+Cell\+Tbb\+::\+Sink\+Body} }{\pageref{class_wire_cell_tbb_1_1_sink_body}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sink_node_proc}{Wire\+Cell\+::\+Sink\+Node\+Proc} }{\pageref{class_wire_cell_1_1_sink_node_proc}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_tbb_1_1_sink_node_wrapper}{Wire\+Cell\+Tbb\+::\+Sink\+Node\+Wrapper} }{\pageref{class_wire_cell_tbb_1_1_sink_node_wrapper}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sink_proc}{Wire\+Cell\+::\+Sink\+Proc} }{\pageref{class_wire_cell_1_1_sink_proc}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_img_1_1_data_1_1_slice}{Wire\+Cell\+::\+Img\+::\+Data\+::\+Slice} }{\pageref{class_wire_cell_1_1_img_1_1_data_1_1_slice}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_img_1_1_slice_fanout}{Wire\+Cell\+::\+Img\+::\+Slice\+Fanout} }{\pageref{class_wire_cell_1_1_img_1_1_slice_fanout}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_img_1_1_data_1_1_slice_frame}{Wire\+Cell\+::\+Img\+::\+Data\+::\+Slice\+Frame} }{\pageref{class_wire_cell_1_1_img_1_1_data_1_1_slice_frame}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_img_1_1_slices_sink}{Wire\+Cell\+::\+Img\+::\+Slices\+Sink} }{\pageref{class_wire_cell_1_1_img_1_1_slices_sink}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_ray_grid_1_1_solving}{Wire\+Cell\+::\+Ray\+Grid\+::\+Solving} }{\pageref{class_wire_cell_1_1_ray_grid_1_1_solving}}{}
\item\contentsline{section}{\hyperlink{struct_sort_by_index}{Sort\+By\+Index} }{\pageref{struct_sort_by_index}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1source__filename__formatter}{spdlog\+::details\+::source\+\_\+filename\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1source__filename__formatter}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1source__funcname__formatter}{spdlog\+::details\+::source\+\_\+funcname\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1source__funcname__formatter}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1source__linenum__formatter}{spdlog\+::details\+::source\+\_\+linenum\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1source__linenum__formatter}}{}
\item\contentsline{section}{\hyperlink{structspdlog_1_1source__loc}{spdlog\+::source\+\_\+loc} }{\pageref{structspdlog_1_1source__loc}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1source__location__formatter}{spdlog\+::details\+::source\+\_\+location\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1source__location__formatter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_tbb_1_1_source_body}{Wire\+Cell\+Tbb\+::\+Source\+Body} }{\pageref{class_wire_cell_tbb_1_1_source_body}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_source_node_proc}{Wire\+Cell\+::\+Source\+Node\+Proc} }{\pageref{class_wire_cell_1_1_source_node_proc}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_tbb_1_1_source_node_wrapper}{Wire\+Cell\+Tbb\+::\+Source\+Node\+Wrapper} }{\pageref{class_wire_cell_tbb_1_1_source_node_wrapper}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_source_proc}{Wire\+Cell\+::\+Source\+Proc} }{\pageref{class_wire_cell_1_1_source_proc}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1spdlog__ex}{spdlog\+::spdlog\+\_\+ex} }{\pageref{classspdlog_1_1spdlog__ex}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1specs__checker}{internal\+::specs\+\_\+checker$<$ Handler $>$} }{\pageref{classinternal_1_1specs__checker}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1specs__handler}{internal\+::specs\+\_\+handler$<$ Context $>$} }{\pageref{classinternal_1_1specs__handler}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1specs__setter}{internal\+::specs\+\_\+setter$<$ Char $>$} }{\pageref{classinternal_1_1specs__setter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_static_channel_status}{Wire\+Cell\+::\+Gen\+::\+Static\+Channel\+Status} }{\pageref{class_wire_cell_1_1_gen_1_1_static_channel_status}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1sinks_1_1stdout__sink}{spdlog\+::sinks\+::stdout\+\_\+sink$<$ Target\+Stream, Console\+Mutex $>$} }{\pageref{classspdlog_1_1sinks_1_1stdout__sink}}{}
\item\contentsline{section}{\hyperlink{class_step_adapter}{Step\+Adapter} }{\pageref{class_step_adapter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_sig_proc_1_1_protodune_1_1_sticky_code_mitig}{Wire\+Cell\+::\+Sig\+Proc\+::\+Protodune\+::\+Sticky\+Code\+Mitig} }{\pageref{class_wire_cell_1_1_sig_proc_1_1_protodune_1_1_sticky_code_mitig}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_wire_schema_1_1_store}{Wire\+Cell\+::\+Wire\+Schema\+::\+Store} }{\pageref{class_wire_cell_1_1_wire_schema_1_1_store}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_wire_schema_1_1_store_d_b}{Wire\+Cell\+::\+Wire\+Schema\+::\+Store\+DB} }{\pageref{struct_wire_cell_1_1_wire_schema_1_1_store_d_b}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1string__value}{internal\+::string\+\_\+value$<$ Char $>$} }{\pageref{structinternal_1_1string__value}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_ray_grid_1_1_strip}{Wire\+Cell\+::\+Ray\+Grid\+::\+Strip} }{\pageref{struct_wire_cell_1_1_ray_grid_1_1_strip}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_img_1_1_data_1_1_stripe}{Wire\+Cell\+::\+Img\+::\+Data\+::\+Stripe} }{\pageref{class_wire_cell_1_1_img_1_1_data_1_1_stripe}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_img_1_1_data_1_1_stripe_set}{Wire\+Cell\+::\+Img\+::\+Data\+::\+Stripe\+Set} }{\pageref{class_wire_cell_1_1_img_1_1_data_1_1_stripe_set}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_img_1_1_stripes_sink}{Wire\+Cell\+::\+Img\+::\+Stripes\+Sink} }{\pageref{class_wire_cell_1_1_img_1_1_stripes_sink}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_img_1_1_sum_slice_base}{Wire\+Cell\+::\+Img\+::\+Sum\+Slice\+Base} }{\pageref{class_wire_cell_1_1_img_1_1_sum_slice_base}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_img_1_1_sum_slicer}{Wire\+Cell\+::\+Img\+::\+Sum\+Slicer} }{\pageref{class_wire_cell_1_1_img_1_1_sum_slicer}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_img_1_1_sum_slices}{Wire\+Cell\+::\+Img\+::\+Sum\+Slices} }{\pageref{class_wire_cell_1_1_img_1_1_sum_slices}}{}
\item\contentsline{section}{\hyperlink{structspdlog_1_1synchronous__factory}{spdlog\+::synchronous\+\_\+factory} }{\pageref{structspdlog_1_1synchronous__factory}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1sinks_1_1syslog__sink}{spdlog\+::sinks\+::syslog\+\_\+sink$<$ Mutex $>$} }{\pageref{classspdlog_1_1sinks_1_1syslog__sink}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_response_1_1_sys_resp}{Wire\+Cell\+::\+Response\+::\+Sys\+Resp} }{\pageref{class_wire_cell_1_1_response_1_1_sys_resp}}{}
\item\contentsline{section}{\hyperlink{classsystem__error}{system\+\_\+error} }{\pageref{classsystem__error}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1t__formatter}{spdlog\+::details\+::t\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1t__formatter}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1_t__formatter}{spdlog\+::details\+::\+T\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1_t__formatter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_tbb_1_1_tbb_flow}{Wire\+Cell\+Tbb\+::\+Tbb\+Flow} }{\pageref{class_wire_cell_tbb_1_1_tbb_flow}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1test__stream}{internal\+::test\+\_\+stream$<$ Char $>$} }{\pageref{structinternal_1_1test__stream}}{}
\item\contentsline{section}{\hyperlink{classtext__style}{text\+\_\+style} }{\pageref{classtext__style}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1thread__pool}{spdlog\+::details\+::thread\+\_\+pool} }{\pageref{classspdlog_1_1details_1_1thread__pool}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_ray_grid_1_1_tiling}{Wire\+Cell\+::\+Ray\+Grid\+::\+Tiling} }{\pageref{class_wire_cell_1_1_ray_grid_1_1_tiling}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_time_gated_depos}{Wire\+Cell\+::\+Gen\+::\+Time\+Gated\+Depos} }{\pageref{class_wire_cell_1_1_gen_1_1_time_gated_depos}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_time_keeper}{Wire\+Cell\+::\+Time\+Keeper} }{\pageref{class_wire_cell_1_1_time_keeper}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_track_depos}{Wire\+Cell\+::\+Gen\+::\+Track\+Depos} \\*A producer of depositions created from some number of simple, linear tracks }{\pageref{class_wire_cell_1_1_gen_1_1_track_depos}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_transported_depo}{Wire\+Cell\+::\+Gen\+::\+Transported\+Depo} }{\pageref{class_wire_cell_1_1_gen_1_1_transported_depo}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1truncating__iterator}{internal\+::truncating\+\_\+iterator$<$ Output\+It, Enable $>$} }{\pageref{classinternal_1_1truncating__iterator}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1truncating__iterator_3_01_output_it_00_01std_1_1false__type_01_4}{internal\+::truncating\+\_\+iterator$<$ Output\+It, std\+::false\+\_\+type $>$} }{\pageref{classinternal_1_1truncating__iterator_3_01_output_it_00_01std_1_1false__type_01_4}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1truncating__iterator_3_01_output_it_00_01std_1_1true__type_01_4}{internal\+::truncating\+\_\+iterator$<$ Output\+It, std\+::true\+\_\+type $>$} }{\pageref{classinternal_1_1truncating__iterator_3_01_output_it_00_01std_1_1true__type_01_4}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1truncating__iterator__base}{internal\+::truncating\+\_\+iterator\+\_\+base$<$ Output\+It $>$} }{\pageref{classinternal_1_1truncating__iterator__base}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_truth_smearer}{Wire\+Cell\+::\+Gen\+::\+Truth\+Smearer} }{\pageref{class_wire_cell_1_1_gen_1_1_truth_smearer}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_truth_trace_i_d}{Wire\+Cell\+::\+Gen\+::\+Truth\+Trace\+ID} }{\pageref{class_wire_cell_1_1_gen_1_1_truth_trace_i_d}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1tuple__helper}{Wire\+Cell\+::tuple\+\_\+helper$<$ Tuple $>$} }{\pageref{struct_wire_cell_1_1tuple__helper}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1tuple__helper_3_01_t_3_01_types_8_8_8_01_4_01_4}{Wire\+Cell\+::tuple\+\_\+helper$<$ T$<$ Types... $>$ $>$} }{\pageref{struct_wire_cell_1_1tuple__helper_3_01_t_3_01_types_8_8_8_01_4_01_4}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1type__repeater}{Wire\+Cell\+::type\+\_\+repeater$<$ N, T $>$} }{\pageref{struct_wire_cell_1_1type__repeater}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1type__repeater_3_010_00_01_t_01_4}{Wire\+Cell\+::type\+\_\+repeater$<$ 0, T $>$} }{\pageref{struct_wire_cell_1_1type__repeater_3_010_00_01_t_01_4}}{}
\item\contentsline{section}{\hyperlink{classu8string__view}{u8string\+\_\+view} }{\pageref{classu8string__view}}{}
\item\contentsline{section}{\hyperlink{struct_uniform_box}{Uniform\+Box} }{\pageref{struct_uniform_box}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1v__formatter}{spdlog\+::details\+::v\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1v__formatter}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1value}{internal\+::value$<$ Context $>$} }{\pageref{classinternal_1_1value}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_value_error}{Wire\+Cell\+::\+Value\+Error} \\*Thrown when a wrong value has been encountered }{\pageref{struct_wire_cell_1_1_value_error}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_dfp_graph_1_1_vertex_property}{Wire\+Cell\+::\+Dfp\+Graph\+::\+Vertex\+Property} }{\pageref{struct_wire_cell_1_1_dfp_graph_1_1_vertex_property}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1void__}{internal\+::void\+\_\+$<$ Ts $>$} }{\pageref{structinternal_1_1void__}}{}
\item\contentsline{section}{\hyperlink{structwformat__args}{wformat\+\_\+args} }{\pageref{structwformat__args}}{}
\item\contentsline{section}{\hyperlink{structinternal_1_1width__adapter}{internal\+::width\+\_\+adapter$<$ Spec\+Handler, Char $>$} }{\pageref{structinternal_1_1width__adapter}}{}
\item\contentsline{section}{\hyperlink{classinternal_1_1width__checker}{internal\+::width\+\_\+checker$<$ Error\+Handler $>$} }{\pageref{classinternal_1_1width__checker}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1sinks_1_1wincolor__sink}{spdlog\+::sinks\+::wincolor\+\_\+sink$<$ Out\+Handle, Console\+Mutex $>$} }{\pageref{classspdlog_1_1sinks_1_1wincolor__sink}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_wire_schema_1_1_wire}{Wire\+Cell\+::\+Wire\+Schema\+::\+Wire} }{\pageref{struct_wire_cell_1_1_wire_schema_1_1_wire}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_wire_bounded_depos}{Wire\+Cell\+::\+Gen\+::\+Wire\+Bounded\+Depos} }{\pageref{class_wire_cell_1_1_gen_1_1_wire_bounded_depos}}{}
\item\contentsline{section}{\hyperlink{struct_wirebounds}{Wirebounds} }{\pageref{struct_wirebounds}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_wire_generator}{Wire\+Cell\+::\+Wire\+Generator} }{\pageref{class_wire_cell_1_1_wire_generator}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_wire_params}{Wire\+Cell\+::\+Wire\+Params} }{\pageref{class_wire_cell_1_1_wire_params}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_wire_plane}{Wire\+Cell\+::\+Gen\+::\+Wire\+Plane} }{\pageref{class_wire_cell_1_1_gen_1_1_wire_plane}}{}
\item\contentsline{section}{\hyperlink{struct_wire_plane_cache}{Wire\+Plane\+Cache} }{\pageref{struct_wire_plane_cache}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_wire_plane_id}{Wire\+Cell\+::\+Wire\+Plane\+Id} }{\pageref{class_wire_cell_1_1_wire_plane_id}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1_wire_plane_selector}{Wire\+Cell\+::\+Wire\+Plane\+Selector} \\*Select wires by plane (and apa/face) }{\pageref{struct_wire_cell_1_1_wire_plane_selector}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_gen_1_1_wire_schema_file}{Wire\+Cell\+::\+Gen\+::\+Wire\+Schema\+File} }{\pageref{class_wire_cell_1_1_gen_1_1_wire_schema_file}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_wire_source}{Wire\+Cell\+::\+Wire\+Source} }{\pageref{class_wire_cell_1_1_wire_source}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_wire_summarizer}{Wire\+Cell\+::\+Wire\+Summarizer} }{\pageref{class_wire_cell_1_1_wire_summarizer}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_wire_summary}{Wire\+Cell\+::\+Wire\+Summary} }{\pageref{class_wire_cell_1_1_wire_summary}}{}
\item\contentsline{section}{\hyperlink{struct_wire_summary_1_1_wire_summary_cache}{Wire\+Cell\+::\+Wire\+Summary\+::\+Wire\+Summary\+Cache} }{\pageref{struct_wire_summary_1_1_wire_summary_cache}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1tuple__helper_3_01_t_3_01_types_8_8_8_01_4_01_4_1_1_wrapped}{Wire\+Cell\+::tuple\+\_\+helper$<$ T$<$ Types... $>$ $>$\+::\+Wrapped$<$ Container $>$} }{\pageref{struct_wire_cell_1_1tuple__helper_3_01_t_3_01_types_8_8_8_01_4_01_4_1_1_wrapped}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1tuple__helper_3_01_t_3_01_types_8_8_8_01_4_01_4_1_1_wrapped_const}{Wire\+Cell\+::tuple\+\_\+helper$<$ T$<$ Types... $>$ $>$\+::\+Wrapped\+Const$<$ Container $>$} }{\pageref{struct_wire_cell_1_1tuple__helper_3_01_t_3_01_types_8_8_8_01_4_01_4_1_1_wrapped_const}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_1_1shared__queued_3_01_t_3_01_types_8_8_8_01_4_01_4_1_1_wrapped_shared}{Wire\+Cell\+::shared\+\_\+queued$<$ T$<$ Types... $>$ $>$\+::\+Wrapped\+Shared$<$ Container $>$} }{\pageref{struct_wire_cell_1_1shared__queued_3_01_t_3_01_types_8_8_8_01_4_01_4_1_1_wrapped_shared}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_tbb_1_1_wrapper_factory}{Wire\+Cell\+Tbb\+::\+Wrapper\+Factory} }{\pageref{class_wire_cell_tbb_1_1_wrapper_factory}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_tbb_1_1_wrapper_maker}{Wire\+Cell\+Tbb\+::\+Wrapper\+Maker} }{\pageref{struct_wire_cell_tbb_1_1_wrapper_maker}}{}
\item\contentsline{section}{\hyperlink{struct_wire_cell_tbb_1_1_wrapper_maker_t}{Wire\+Cell\+Tbb\+::\+Wrapper\+Maker\+T$<$ Wrapper $>$} }{\pageref{struct_wire_cell_tbb_1_1_wrapper_maker_t}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1_y__formatter}{spdlog\+::details\+::\+Y\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1_y__formatter}}{}
\item\contentsline{section}{\hyperlink{classspdlog_1_1details_1_1z__formatter}{spdlog\+::details\+::z\+\_\+formatter} }{\pageref{classspdlog_1_1details_1_1z__formatter}}{}
\item\contentsline{section}{\hyperlink{class_wire_cell_1_1_z_s_ended_trace}{Wire\+Cell\+::\+Z\+S\+Ended\+Trace} }{\pageref{class_wire_cell_1_1_z_s_ended_trace}}{}
\end{DoxyCompactList}
