17:34:17 INFO  : Registering command handlers for SDK TCF services
17:34:19 INFO  : Launching XSCT server: xsct.bat -interactive D:\xilinxwrk\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
17:34:24 INFO  : XSCT server has started successfully.
17:34:25 INFO  : Successfully done setting XSCT server connection channel  
17:34:37 INFO  : Successfully done setting SDK workspace  
17:34:37 INFO  : Processing command line option -hwspec D:/xilinxwrk/project_1/project_1.sdk/system_wrapper.hdf.
16:42:08 INFO  : Launching XSCT server: xsct.bat -interactive D:\xilinxwrk\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
16:42:14 INFO  : XSCT server has started successfully.
16:42:25 INFO  : Successfully done setting XSCT server connection channel  
16:42:25 INFO  : Successfully done setting SDK workspace  
16:42:37 INFO  : Registering command handlers for SDK TCF services
16:42:37 INFO  : Processing command line option -hwspec D:/xilinxwrk/project_2/project_2.sdk/system_wrapper.hdf.
16:57:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42846A" && level==0} -index 1' command is executed.
16:57:04 INFO  : FPGA configured successfully with bitstream "D:/xilinxwrk/project_2/project_2.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
16:57:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42846A" && level==0} -index 1' command is executed.
16:57:19 INFO  : 'fpga -state' command is executed.
16:57:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:20 INFO  : Jtag cable 'Digilent Zybo 210279A42846A' is selected.
16:57:20 INFO  : 'jtag frequency' command is executed.
16:57:20 INFO  : Sourcing of 'D:/xilinxwrk/project_2/project_2.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:57:20 INFO  : Context for 'APU' is selected.
16:57:20 INFO  : Hardware design information is loaded from 'D:/xilinxwrk/project_2/project_2.sdk/system_wrapper_hw_platform_1/system.hdf'.
16:57:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:20 INFO  : Context for 'APU' is selected.
16:57:20 INFO  : 'stop' command is executed.
16:57:20 INFO  : 'ps7_init' command is executed.
16:57:20 INFO  : 'ps7_post_config' command is executed.
16:57:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:57:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:20 INFO  : The application 'D:/xilinxwrk/project_2/project_2.sdk/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xilinxwrk/project_2/project_2.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42846A"} -index 0
loadhw -hw D:/xilinxwrk/project_2/project_2.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42846A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42846A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42846A"} -index 0
dow D:/xilinxwrk/project_2/project_2.sdk/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:21 INFO  : Memory regions updated for context APU
16:57:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:21 INFO  : 'con' command is executed.
16:57:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42846A"} -index 0
con
----------------End of Script----------------

16:57:21 INFO  : Launch script is exported to file 'D:\xilinxwrk\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test2.elf_on_local.tcl'
16:58:56 INFO  : Disconnected from the channel tcfchan#1.
18:30:35 INFO  : Registering command handlers for SDK TCF services
18:30:38 INFO  : Launching XSCT server: xsct.bat -interactive D:\xilinxwrk\lab4\lab4.sdk\temp_xsdb_launch_script.tcl
18:30:44 INFO  : XSCT server has started successfully.
18:30:55 INFO  : Successfully done setting XSCT server connection channel  
18:30:55 INFO  : Successfully done setting SDK workspace  
18:30:56 INFO  : Processing command line option -hwspec D:/xilinxwrk/lab4/lab4.sdk/system_wrapper.hdf.
19:46:30 INFO  : Inferring section assignments and sizes from elf file: D:\xilinxwrk\lab4\lab4.sdk\lab4\Debug\lab4.elf
19:48:50 INFO  : Successfully generated D:\xilinxwrk\lab4\lab4.sdk\lab4\src\lscript.ld.
19:48:50 INFO  : Applying linker script to all configurations of project lab4.
19:48:50 INFO  : Setting rebuild state to true for all configurations of project lab4.
19:53:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A429B7A" && level==0} -index 1' command is executed.
19:53:50 INFO  : FPGA configured successfully with bitstream "D:/xilinxwrk/lab4/lab4.sdk/system_wrapper_hw_platform_2/system_wrapper.bit"
19:54:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A429B7A" && level==0} -index 1' command is executed.
19:54:29 INFO  : 'fpga -state' command is executed.
19:54:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:30 INFO  : Jtag cable 'Digilent Zybo 210279A429B7A' is selected.
19:54:30 INFO  : 'jtag frequency' command is executed.
19:54:30 INFO  : Sourcing of 'D:/xilinxwrk/lab4/lab4.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
19:54:30 INFO  : Context for 'APU' is selected.
19:54:30 INFO  : Hardware design information is loaded from 'D:/xilinxwrk/lab4/lab4.sdk/system_wrapper_hw_platform_2/system.hdf'.
19:54:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:30 INFO  : Context for 'APU' is selected.
19:54:30 INFO  : 'stop' command is executed.
19:54:31 INFO  : 'ps7_init' command is executed.
19:54:31 INFO  : 'ps7_post_config' command is executed.
19:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:31 INFO  : The application 'D:/xilinxwrk/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xilinxwrk/lab4/lab4.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A429B7A"} -index 0
loadhw -hw D:/xilinxwrk/lab4/lab4.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A429B7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A429B7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A429B7A"} -index 0
dow D:/xilinxwrk/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:32 INFO  : Memory regions updated for context APU
19:54:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:32 INFO  : 'con' command is executed.
19:54:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A429B7A"} -index 0
con
----------------End of Script----------------

19:54:32 INFO  : Launch script is exported to file 'D:\xilinxwrk\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
20:25:08 INFO  : Disconnected from the channel tcfchan#1.
19:24:08 INFO  : Registering command handlers for SDK TCF services
19:24:10 INFO  : Launching XSCT server: xsct.bat -interactive D:\xilinxwrk\lab4\lab4.sdk\temp_xsdb_launch_script.tcl
19:24:18 INFO  : XSCT server has started successfully.
19:24:18 INFO  : Successfully done setting XSCT server connection channel  
19:24:31 INFO  : Successfully done setting SDK workspace  
19:24:31 INFO  : Processing command line option -hwspec D:/xilinxwrk/lab4/lab4.sdk/system_wrapper.hdf.
19:24:31 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_2.
19:25:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42846A" && level==0} -index 1' command is executed.
19:25:26 INFO  : 'fpga -state' command is executed.
19:25:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:30 INFO  : Jtag cable 'Digilent Zybo 210279A42846A' is selected.
19:25:30 INFO  : 'jtag frequency' command is executed.
19:25:30 INFO  : Sourcing of 'D:/xilinxwrk/lab4/lab4.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
19:25:31 INFO  : Context for 'APU' is selected.
19:25:31 INFO  : Hardware design information is loaded from 'D:/xilinxwrk/lab4/lab4.sdk/system_wrapper_hw_platform_2/system.hdf'.
19:25:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:32 INFO  : Context for 'APU' is selected.
19:25:32 INFO  : 'stop' command is executed.
19:25:33 INFO  : 'ps7_init' command is executed.
19:25:33 INFO  : 'ps7_post_config' command is executed.
19:25:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:25:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:34 INFO  : The application 'D:/xilinxwrk/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xilinxwrk/lab4/lab4.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42846A"} -index 0
loadhw -hw D:/xilinxwrk/lab4/lab4.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42846A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42846A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42846A"} -index 0
dow D:/xilinxwrk/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:35 INFO  : Memory regions updated for context APU
19:25:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:35 INFO  : 'con' command is executed.
19:25:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42846A"} -index 0
con
----------------End of Script----------------

19:25:35 INFO  : Launch script is exported to file 'D:\xilinxwrk\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
19:26:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42846A" && level==0} -index 1' command is executed.
19:26:22 INFO  : FPGA configured successfully with bitstream "D:/xilinxwrk/lab4/lab4.sdk/system_wrapper_hw_platform_2/system_wrapper.bit"
19:26:29 INFO  : Disconnected from the channel tcfchan#1.
19:26:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42846A" && level==0} -index 1' command is executed.
19:26:30 INFO  : 'fpga -state' command is executed.
19:26:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:30 INFO  : Jtag cable 'Digilent Zybo 210279A42846A' is selected.
19:26:30 INFO  : 'jtag frequency' command is executed.
19:26:30 INFO  : Sourcing of 'D:/xilinxwrk/lab4/lab4.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
19:26:30 INFO  : Context for 'APU' is selected.
19:26:43 INFO  : Hardware design information is loaded from 'D:/xilinxwrk/lab4/lab4.sdk/system_wrapper_hw_platform_2/system.hdf'.
19:26:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:43 INFO  : Context for 'APU' is selected.
19:26:43 INFO  : 'stop' command is executed.
19:26:43 INFO  : 'ps7_init' command is executed.
19:26:43 INFO  : 'ps7_post_config' command is executed.
19:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:44 INFO  : The application 'D:/xilinxwrk/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xilinxwrk/lab4/lab4.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42846A"} -index 0
loadhw -hw D:/xilinxwrk/lab4/lab4.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42846A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42846A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42846A"} -index 0
dow D:/xilinxwrk/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:44 INFO  : Memory regions updated for context APU
19:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:44 INFO  : 'con' command is executed.
19:26:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42846A"} -index 0
con
----------------End of Script----------------

19:26:44 INFO  : Launch script is exported to file 'D:\xilinxwrk\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
19:49:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42846A" && level==0} -index 1' command is executed.
19:49:39 INFO  : FPGA configured successfully with bitstream "D:/xilinxwrk/lab4/lab4.sdk/system_wrapper_hw_platform_2/system_wrapper.bit"
19:50:15 INFO  : Disconnected from the channel tcfchan#2.
