{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 17:34:51 2015 " "Info: Processing started: Tue Oct 27 17:34:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CU -c CU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CU -c CU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "oneSecClock:comb_32\|clock " "Info: Detected ripple clock \"oneSecClock:comb_32\|clock\" as buffer" {  } { { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/oneSecClock.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "oneSecClock:comb_32\|clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register oneSecClock:comb_32\|count25M\[22\] register oneSecClock:comb_32\|count25M\[21\] 220.95 MHz 4.526 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 220.95 MHz between source register \"oneSecClock:comb_32\|count25M\[22\]\" and destination register \"oneSecClock:comb_32\|count25M\[21\]\" (period= 4.526 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.287 ns + Longest register register " "Info: + Longest register to register delay is 4.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns oneSecClock:comb_32\|count25M\[22\] 1 REG LCFF_X37_Y15_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y15_N29; Fanout = 3; REG Node = 'oneSecClock:comb_32\|count25M\[22\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { oneSecClock:comb_32|count25M[22] } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/oneSecClock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.505 ns) 1.447 ns oneSecClock:comb_32\|Equal0~0 2 COMB LCCOMB_X38_Y16_N16 1 " "Info: 2: + IC(0.942 ns) + CELL(0.505 ns) = 1.447 ns; Loc. = LCCOMB_X38_Y16_N16; Fanout = 1; COMB Node = 'oneSecClock:comb_32\|Equal0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { oneSecClock:comb_32|count25M[22] oneSecClock:comb_32|Equal0~0 } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/oneSecClock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.548 ns) + CELL(0.512 ns) 2.507 ns oneSecClock:comb_32\|Equal0~4 3 COMB LCCOMB_X37_Y16_N2 11 " "Info: 3: + IC(0.548 ns) + CELL(0.512 ns) = 2.507 ns; Loc. = LCCOMB_X37_Y16_N2; Fanout = 11; COMB Node = 'oneSecClock:comb_32\|Equal0~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { oneSecClock:comb_32|Equal0~0 oneSecClock:comb_32|Equal0~4 } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/oneSecClock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.178 ns) 2.994 ns oneSecClock:comb_32\|Equal0~8 4 COMB LCCOMB_X37_Y16_N6 4 " "Info: 4: + IC(0.309 ns) + CELL(0.178 ns) = 2.994 ns; Loc. = LCCOMB_X37_Y16_N6; Fanout = 4; COMB Node = 'oneSecClock:comb_32\|Equal0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { oneSecClock:comb_32|Equal0~4 oneSecClock:comb_32|Equal0~8 } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/oneSecClock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.322 ns) 4.191 ns oneSecClock:comb_32\|count25M~2 5 COMB LCCOMB_X37_Y15_N30 1 " "Info: 5: + IC(0.875 ns) + CELL(0.322 ns) = 4.191 ns; Loc. = LCCOMB_X37_Y15_N30; Fanout = 1; COMB Node = 'oneSecClock:comb_32\|count25M~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { oneSecClock:comb_32|Equal0~8 oneSecClock:comb_32|count25M~2 } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/oneSecClock.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.287 ns oneSecClock:comb_32\|count25M\[21\] 6 REG LCFF_X37_Y15_N31 3 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 4.287 ns; Loc. = LCFF_X37_Y15_N31; Fanout = 3; REG Node = 'oneSecClock:comb_32\|count25M\[21\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { oneSecClock:comb_32|count25M~2 oneSecClock:comb_32|count25M[21] } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/oneSecClock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.613 ns ( 37.63 % ) " "Info: Total cell delay = 1.613 ns ( 37.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.674 ns ( 62.37 % ) " "Info: Total interconnect delay = 2.674 ns ( 62.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.287 ns" { oneSecClock:comb_32|count25M[22] oneSecClock:comb_32|Equal0~0 oneSecClock:comb_32|Equal0~4 oneSecClock:comb_32|Equal0~8 oneSecClock:comb_32|count25M~2 oneSecClock:comb_32|count25M[21] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.287 ns" { oneSecClock:comb_32|count25M[22] {} oneSecClock:comb_32|Equal0~0 {} oneSecClock:comb_32|Equal0~4 {} oneSecClock:comb_32|Equal0~8 {} oneSecClock:comb_32|count25M~2 {} oneSecClock:comb_32|count25M[21] {} } { 0.000ns 0.942ns 0.548ns 0.309ns 0.875ns 0.000ns } { 0.000ns 0.505ns 0.512ns 0.178ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.864 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns oneSecClock:comb_32\|count25M\[21\] 3 REG LCFF_X37_Y15_N31 3 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X37_Y15_N31; Fanout = 3; REG Node = 'oneSecClock:comb_32\|count25M\[21\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { CLOCK_50~clkctrl oneSecClock:comb_32|count25M[21] } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/oneSecClock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { CLOCK_50 CLOCK_50~clkctrl oneSecClock:comb_32|count25M[21] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} oneSecClock:comb_32|count25M[21] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.864 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns oneSecClock:comb_32\|count25M\[22\] 3 REG LCFF_X37_Y15_N29 3 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X37_Y15_N29; Fanout = 3; REG Node = 'oneSecClock:comb_32\|count25M\[22\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { CLOCK_50~clkctrl oneSecClock:comb_32|count25M[22] } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/oneSecClock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { CLOCK_50 CLOCK_50~clkctrl oneSecClock:comb_32|count25M[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} oneSecClock:comb_32|count25M[22] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { CLOCK_50 CLOCK_50~clkctrl oneSecClock:comb_32|count25M[21] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} oneSecClock:comb_32|count25M[21] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { CLOCK_50 CLOCK_50~clkctrl oneSecClock:comb_32|count25M[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} oneSecClock:comb_32|count25M[22] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/oneSecClock.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/oneSecClock.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.287 ns" { oneSecClock:comb_32|count25M[22] oneSecClock:comb_32|Equal0~0 oneSecClock:comb_32|Equal0~4 oneSecClock:comb_32|Equal0~8 oneSecClock:comb_32|count25M~2 oneSecClock:comb_32|count25M[21] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.287 ns" { oneSecClock:comb_32|count25M[22] {} oneSecClock:comb_32|Equal0~0 {} oneSecClock:comb_32|Equal0~4 {} oneSecClock:comb_32|Equal0~8 {} oneSecClock:comb_32|count25M~2 {} oneSecClock:comb_32|count25M[21] {} } { 0.000ns 0.942ns 0.548ns 0.309ns 0.875ns 0.000ns } { 0.000ns 0.505ns 0.512ns 0.178ns 0.322ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { CLOCK_50 CLOCK_50~clkctrl oneSecClock:comb_32|count25M[21] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} oneSecClock:comb_32|count25M[21] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { CLOCK_50 CLOCK_50~clkctrl oneSecClock:comb_32|count25M[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} oneSecClock:comb_32|count25M[22] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "oneSecClock:comb_32\|clock KEY\[0\] CLOCK_50 3.852 ns register " "Info: tsu for register \"oneSecClock:comb_32\|clock\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 3.852 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.198 ns + Longest pin register " "Info: + Longest pin to register delay is 7.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 PIN PIN_R22 37 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 37; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.717 ns) + CELL(0.521 ns) 7.102 ns oneSecClock:comb_32\|clock~0 2 COMB LCCOMB_X37_Y14_N22 1 " "Info: 2: + IC(5.717 ns) + CELL(0.521 ns) = 7.102 ns; Loc. = LCCOMB_X37_Y14_N22; Fanout = 1; COMB Node = 'oneSecClock:comb_32\|clock~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.238 ns" { KEY[0] oneSecClock:comb_32|clock~0 } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.198 ns oneSecClock:comb_32\|clock 3 REG LCFF_X37_Y14_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.198 ns; Loc. = LCFF_X37_Y14_N23; Fanout = 2; REG Node = 'oneSecClock:comb_32\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { oneSecClock:comb_32|clock~0 oneSecClock:comb_32|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 20.58 % ) " "Info: Total cell delay = 1.481 ns ( 20.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.717 ns ( 79.42 % ) " "Info: Total interconnect delay = 5.717 ns ( 79.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.198 ns" { KEY[0] oneSecClock:comb_32|clock~0 oneSecClock:comb_32|clock } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.198 ns" { KEY[0] {} KEY[0]~combout {} oneSecClock:comb_32|clock~0 {} oneSecClock:comb_32|clock {} } { 0.000ns 0.000ns 5.717ns 0.000ns } { 0.000ns 0.864ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/oneSecClock.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 3.308 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 3.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.680 ns) + CELL(0.602 ns) 3.308 ns oneSecClock:comb_32\|clock 2 REG LCFF_X37_Y14_N23 2 " "Info: 2: + IC(1.680 ns) + CELL(0.602 ns) = 3.308 ns; Loc. = LCFF_X37_Y14_N23; Fanout = 2; REG Node = 'oneSecClock:comb_32\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { CLOCK_50 oneSecClock:comb_32|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 49.21 % ) " "Info: Total cell delay = 1.628 ns ( 49.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.680 ns ( 50.79 % ) " "Info: Total interconnect delay = 1.680 ns ( 50.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.308 ns" { CLOCK_50 oneSecClock:comb_32|clock } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.308 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:comb_32|clock {} } { 0.000ns 0.000ns 1.680ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.198 ns" { KEY[0] oneSecClock:comb_32|clock~0 oneSecClock:comb_32|clock } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.198 ns" { KEY[0] {} KEY[0]~combout {} oneSecClock:comb_32|clock~0 {} oneSecClock:comb_32|clock {} } { 0.000ns 0.000ns 5.717ns 0.000ns } { 0.000ns 0.864ns 0.521ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.308 ns" { CLOCK_50 oneSecClock:comb_32|clock } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.308 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:comb_32|clock {} } { 0.000ns 0.000ns 1.680ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[6\] CurrState.decode 16.336 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[6\]\" through register \"CurrState.decode\" is 16.336 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.751 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 7.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.680 ns) + CELL(0.879 ns) 3.585 ns oneSecClock:comb_32\|clock 2 REG LCFF_X37_Y14_N23 2 " "Info: 2: + IC(1.680 ns) + CELL(0.879 ns) = 3.585 ns; Loc. = LCFF_X37_Y14_N23; Fanout = 2; REG Node = 'oneSecClock:comb_32\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { CLOCK_50 oneSecClock:comb_32|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.582 ns) + CELL(0.000 ns) 6.167 ns oneSecClock:comb_32\|clock~clkctrl 3 COMB CLKCTRL_G13 11 " "Info: 3: + IC(2.582 ns) + CELL(0.000 ns) = 6.167 ns; Loc. = CLKCTRL_G13; Fanout = 11; COMB Node = 'oneSecClock:comb_32\|clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { oneSecClock:comb_32|clock oneSecClock:comb_32|clock~clkctrl } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.602 ns) 7.751 ns CurrState.decode 4 REG LCFF_X37_Y6_N15 11 " "Info: 4: + IC(0.982 ns) + CELL(0.602 ns) = 7.751 ns; Loc. = LCFF_X37_Y6_N15; Fanout = 11; REG Node = 'CurrState.decode'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { oneSecClock:comb_32|clock~clkctrl CurrState.decode } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 32.34 % ) " "Info: Total cell delay = 2.507 ns ( 32.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.244 ns ( 67.66 % ) " "Info: Total interconnect delay = 5.244 ns ( 67.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.751 ns" { CLOCK_50 oneSecClock:comb_32|clock oneSecClock:comb_32|clock~clkctrl CurrState.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.751 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:comb_32|clock {} oneSecClock:comb_32|clock~clkctrl {} CurrState.decode {} } { 0.000ns 0.000ns 1.680ns 2.582ns 0.982ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.308 ns + Longest register pin " "Info: + Longest register to pin delay is 8.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CurrState.decode 1 REG LCFF_X37_Y6_N15 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y6_N15; Fanout = 11; REG Node = 'CurrState.decode'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurrState.decode } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.759 ns) + CELL(0.545 ns) 3.304 ns Meminst~0 2 COMB LCCOMB_X13_Y2_N24 1 " "Info: 2: + IC(2.759 ns) + CELL(0.545 ns) = 3.304 ns; Loc. = LCCOMB_X13_Y2_N24; Fanout = 1; COMB Node = 'Meminst~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.304 ns" { CurrState.decode Meminst~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.164 ns) + CELL(2.840 ns) 8.308 ns LEDR\[6\] 3 PIN PIN_Y18 0 " "Info: 3: + IC(2.164 ns) + CELL(2.840 ns) = 8.308 ns; Loc. = PIN_Y18; Fanout = 0; PIN Node = 'LEDR\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.004 ns" { Meminst~0 LEDR[6] } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.385 ns ( 40.74 % ) " "Info: Total cell delay = 3.385 ns ( 40.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.923 ns ( 59.26 % ) " "Info: Total interconnect delay = 4.923 ns ( 59.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.308 ns" { CurrState.decode Meminst~0 LEDR[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.308 ns" { CurrState.decode {} Meminst~0 {} LEDR[6] {} } { 0.000ns 2.759ns 2.164ns } { 0.000ns 0.545ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.751 ns" { CLOCK_50 oneSecClock:comb_32|clock oneSecClock:comb_32|clock~clkctrl CurrState.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.751 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:comb_32|clock {} oneSecClock:comb_32|clock~clkctrl {} CurrState.decode {} } { 0.000ns 0.000ns 1.680ns 2.582ns 0.982ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.308 ns" { CurrState.decode Meminst~0 LEDR[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.308 ns" { CurrState.decode {} Meminst~0 {} LEDR[6] {} } { 0.000ns 2.759ns 2.164ns } { 0.000ns 0.545ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[3\] LEDR\[7\] 8.093 ns Longest " "Info: Longest tpd from source pin \"SW\[3\]\" to destination pin \"LEDR\[7\]\" is 8.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns SW\[3\] 1 PIN PIN_V12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 1; PIN Node = 'SW\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(0.544 ns) 3.181 ns Selector0~0 2 COMB LCCOMB_X45_Y2_N16 1 " "Info: 2: + IC(1.631 ns) + CELL(0.544 ns) = 3.181 ns; Loc. = LCCOMB_X45_Y2_N16; Fanout = 1; COMB Node = 'Selector0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { SW[3] Selector0~0 } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.278 ns) 3.755 ns Selector0~1 3 COMB LCCOMB_X45_Y2_N2 1 " "Info: 3: + IC(0.296 ns) + CELL(0.278 ns) = 3.755 ns; Loc. = LCCOMB_X45_Y2_N2; Fanout = 1; COMB Node = 'Selector0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { Selector0~0 Selector0~1 } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(2.995 ns) 8.093 ns LEDR\[7\] 4 PIN PIN_U18 0 " "Info: 4: + IC(1.343 ns) + CELL(2.995 ns) = 8.093 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDR\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.338 ns" { Selector0~1 LEDR[7] } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.823 ns ( 59.59 % ) " "Info: Total cell delay = 4.823 ns ( 59.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.270 ns ( 40.41 % ) " "Info: Total interconnect delay = 3.270 ns ( 40.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.093 ns" { SW[3] Selector0~0 Selector0~1 LEDR[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.093 ns" { SW[3] {} SW[3]~combout {} Selector0~0 {} Selector0~1 {} LEDR[7] {} } { 0.000ns 0.000ns 1.631ns 0.296ns 1.343ns } { 0.000ns 1.006ns 0.544ns 0.278ns 2.995ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CurrState.sub SW\[1\] CLOCK_50 4.881 ns register " "Info: th for register \"CurrState.sub\" (data pin = \"SW\[1\]\", clock pin = \"CLOCK_50\") is 4.881 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.751 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 7.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.680 ns) + CELL(0.879 ns) 3.585 ns oneSecClock:comb_32\|clock 2 REG LCFF_X37_Y14_N23 2 " "Info: 2: + IC(1.680 ns) + CELL(0.879 ns) = 3.585 ns; Loc. = LCFF_X37_Y14_N23; Fanout = 2; REG Node = 'oneSecClock:comb_32\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { CLOCK_50 oneSecClock:comb_32|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.582 ns) + CELL(0.000 ns) 6.167 ns oneSecClock:comb_32\|clock~clkctrl 3 COMB CLKCTRL_G13 11 " "Info: 3: + IC(2.582 ns) + CELL(0.000 ns) = 6.167 ns; Loc. = CLKCTRL_G13; Fanout = 11; COMB Node = 'oneSecClock:comb_32\|clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { oneSecClock:comb_32|clock oneSecClock:comb_32|clock~clkctrl } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.602 ns) 7.751 ns CurrState.sub 4 REG LCFF_X37_Y6_N11 4 " "Info: 4: + IC(0.982 ns) + CELL(0.602 ns) = 7.751 ns; Loc. = LCFF_X37_Y6_N11; Fanout = 4; REG Node = 'CurrState.sub'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { oneSecClock:comb_32|clock~clkctrl CurrState.sub } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 32.34 % ) " "Info: Total cell delay = 2.507 ns ( 32.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.244 ns ( 67.66 % ) " "Info: Total interconnect delay = 5.244 ns ( 67.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.751 ns" { CLOCK_50 oneSecClock:comb_32|clock oneSecClock:comb_32|clock~clkctrl CurrState.sub } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.751 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:comb_32|clock {} oneSecClock:comb_32|clock~clkctrl {} CurrState.sub {} } { 0.000ns 0.000ns 1.680ns 2.582ns 0.982ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 39 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.156 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[1\] 1 PIN PIN_L21 8 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 8; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.712 ns) + CELL(0.322 ns) 3.060 ns NextState.sub~0 2 COMB LCCOMB_X37_Y6_N10 1 " "Info: 2: + IC(1.712 ns) + CELL(0.322 ns) = 3.060 ns; Loc. = LCCOMB_X37_Y6_N10; Fanout = 1; COMB Node = 'NextState.sub~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.034 ns" { SW[1] NextState.sub~0 } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.156 ns CurrState.sub 3 REG LCFF_X37_Y6_N11 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.156 ns; Loc. = LCFF_X37_Y6_N11; Fanout = 4; REG Node = 'CurrState.sub'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { NextState.sub~0 CurrState.sub } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/Control Unit/CU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.444 ns ( 45.75 % ) " "Info: Total cell delay = 1.444 ns ( 45.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.712 ns ( 54.25 % ) " "Info: Total interconnect delay = 1.712 ns ( 54.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.156 ns" { SW[1] NextState.sub~0 CurrState.sub } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.156 ns" { SW[1] {} SW[1]~combout {} NextState.sub~0 {} CurrState.sub {} } { 0.000ns 0.000ns 1.712ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.751 ns" { CLOCK_50 oneSecClock:comb_32|clock oneSecClock:comb_32|clock~clkctrl CurrState.sub } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.751 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:comb_32|clock {} oneSecClock:comb_32|clock~clkctrl {} CurrState.sub {} } { 0.000ns 0.000ns 1.680ns 2.582ns 0.982ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.156 ns" { SW[1] NextState.sub~0 CurrState.sub } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.156 ns" { SW[1] {} SW[1]~combout {} NextState.sub~0 {} CurrState.sub {} } { 0.000ns 0.000ns 1.712ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 17:34:53 2015 " "Info: Processing ended: Tue Oct 27 17:34:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
