
*** Running vivado
    with args -log PmodOLEDCtrl.vdi -applog -m64 -messageDb vivado.pb -mode batch -source PmodOLEDCtrl.tcl -notrace


****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source PmodOLEDCtrl.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/thnguyn2/source_code/ECE_527_MP/mp2/OLED_customizing/OLED_porting_2.runs/charLib_synth_1/charLib.dcp' for cell 'Example/CHAR_LIB_COMP'
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/thnguyn2/source_code/ECE_527_MP/mp2/OLED_customizing/OLED_porting_2.srcs/constrs_1/new/OLED_porting_2_constr.xdc]
Finished Parsing XDC File [/home/thnguyn2/source_code/ECE_527_MP/mp2/OLED_customizing/OLED_porting_2.srcs/constrs_1/new/OLED_porting_2_constr.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/thnguyn2/source_code/ECE_527_MP/mp2/OLED_customizing/OLED_porting_2.runs/charLib_synth_1/charLib.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1201.105 ; gain = 284.234 ; free physical = 1537 ; free virtual = 11906
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1214.133 ; gain = 11.895 ; free physical = 1531 ; free virtual = 11901
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 173cab40f

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1700.656 ; gain = 0.000 ; free physical = 1189 ; free virtual = 11559

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 146e89f2e

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1700.656 ; gain = 0.000 ; free physical = 1189 ; free virtual = 11559

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 49 unconnected nets.
INFO: [Opt 31-11] Eliminated 2 unconnected cells.
Phase 3 Sweep | Checksum: 129e28dad

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1700.656 ; gain = 0.000 ; free physical = 1189 ; free virtual = 11559

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1700.656 ; gain = 0.000 ; free physical = 1189 ; free virtual = 11559
Ending Logic Optimization Task | Checksum: 129e28dad

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1700.656 ; gain = 0.000 ; free physical = 1189 ; free virtual = 11559
Implement Debug Cores | Checksum: c92c9b13
Logic Optimization | Checksum: c92c9b13

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 129e28dad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1700.664 ; gain = 0.000 ; free physical = 1172 ; free virtual = 11542
Ending Power Optimization Task | Checksum: 129e28dad

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1700.664 ; gain = 0.008 ; free physical = 1172 ; free virtual = 11542
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1700.664 ; gain = 499.559 ; free physical = 1172 ; free virtual = 11542
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1732.672 ; gain = 0.000 ; free physical = 1171 ; free virtual = 11542
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/thnguyn2/source_code/ECE_527_MP/mp2/OLED_customizing/OLED_porting_2.runs/impl_1/PmodOLEDCtrl_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: d3655b93

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1732.684 ; gain = 0.000 ; free physical = 1157 ; free virtual = 11527

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1732.684 ; gain = 0.000 ; free physical = 1157 ; free virtual = 11527
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1732.684 ; gain = 0.000 ; free physical = 1157 ; free virtual = 11527

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 13032ecc

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1732.684 ; gain = 0.000 ; free physical = 1157 ; free virtual = 11527
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 13032ecc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1780.695 ; gain = 48.012 ; free physical = 1123 ; free virtual = 11493

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 13032ecc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1780.695 ; gain = 48.012 ; free physical = 1123 ; free virtual = 11493

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 96168a8d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1780.695 ; gain = 48.012 ; free physical = 1123 ; free virtual = 11493
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10f37b66c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1780.695 ; gain = 48.012 ; free physical = 1123 ; free virtual = 11493

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1d929a8fd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1780.695 ; gain = 48.012 ; free physical = 1123 ; free virtual = 11493
Phase 2.2.1 Place Init Design | Checksum: 1495a8c78

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1800.688 ; gain = 68.004 ; free physical = 1123 ; free virtual = 11493
Phase 2.2 Build Placer Netlist Model | Checksum: 1495a8c78

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1800.688 ; gain = 68.004 ; free physical = 1123 ; free virtual = 11493

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1495a8c78

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1800.688 ; gain = 68.004 ; free physical = 1123 ; free virtual = 11493
Phase 2.3 Constrain Clocks/Macros | Checksum: 1495a8c78

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1800.688 ; gain = 68.004 ; free physical = 1123 ; free virtual = 11493
Phase 2 Placer Initialization | Checksum: 1495a8c78

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1800.688 ; gain = 68.004 ; free physical = 1123 ; free virtual = 11493

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1ae8b81a8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1114 ; free virtual = 11482

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1ae8b81a8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1114 ; free virtual = 11482

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1a38a6860

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1115 ; free virtual = 11482

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 18f27efc6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1115 ; free virtual = 11482

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 18f27efc6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1115 ; free virtual = 11482

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 14f5f0c40

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1115 ; free virtual = 11482

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1332649c2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1115 ; free virtual = 11482

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: f7435b6f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1113 ; free virtual = 11480
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: f7435b6f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1113 ; free virtual = 11480

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: f7435b6f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1113 ; free virtual = 11480

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: f7435b6f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1113 ; free virtual = 11480
Phase 4.6 Small Shape Detail Placement | Checksum: f7435b6f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1113 ; free virtual = 11480

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: f7435b6f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1113 ; free virtual = 11480
Phase 4 Detail Placement | Checksum: f7435b6f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1113 ; free virtual = 11480

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 6814247b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1113 ; free virtual = 11480

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 6814247b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1113 ; free virtual = 11480

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.890. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: a3ce4acc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1113 ; free virtual = 11481
Phase 5.2.2 Post Placement Optimization | Checksum: a3ce4acc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1113 ; free virtual = 11481
Phase 5.2 Post Commit Optimization | Checksum: a3ce4acc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1113 ; free virtual = 11481

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: a3ce4acc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1113 ; free virtual = 11481

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: a3ce4acc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1113 ; free virtual = 11481

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: a3ce4acc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1113 ; free virtual = 11481
Phase 5.5 Placer Reporting | Checksum: a3ce4acc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1113 ; free virtual = 11481

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1640db56c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1113 ; free virtual = 11481
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1640db56c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1113 ; free virtual = 11481
Ending Placer Task | Checksum: 116676939

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1848.711 ; gain = 116.027 ; free physical = 1113 ; free virtual = 11481
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1848.711 ; gain = 116.035 ; free physical = 1113 ; free virtual = 11481
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1848.711 ; gain = 0.000 ; free physical = 1109 ; free virtual = 11480
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1848.711 ; gain = 0.000 ; free physical = 1107 ; free virtual = 11476
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1848.711 ; gain = 0.000 ; free physical = 1107 ; free virtual = 11476
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1848.711 ; gain = 0.000 ; free physical = 1108 ; free virtual = 11476
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10ab47b12

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1870.355 ; gain = 21.645 ; free physical = 999 ; free virtual = 11368

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10ab47b12

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1870.355 ; gain = 21.645 ; free physical = 999 ; free virtual = 11367

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10ab47b12

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1880.344 ; gain = 31.633 ; free physical = 969 ; free virtual = 11338
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 7a6b8680

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1893.398 ; gain = 44.688 ; free physical = 956 ; free virtual = 11325
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.953  | TNS=0.000  | WHS=-0.113 | THS=-6.792 |

Phase 2 Router Initialization | Checksum: 15bce61a8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1893.398 ; gain = 44.688 ; free physical = 956 ; free virtual = 11325

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11d68d364

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1893.398 ; gain = 44.688 ; free physical = 956 ; free virtual = 11324

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 515
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2d95b1c77

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1893.398 ; gain = 44.688 ; free physical = 955 ; free virtual = 11324
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.823  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12c44757c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1893.398 ; gain = 44.688 ; free physical = 955 ; free virtual = 11324
Phase 4 Rip-up And Reroute | Checksum: 12c44757c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1893.398 ; gain = 44.688 ; free physical = 955 ; free virtual = 11324

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 9ba10669

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1893.398 ; gain = 44.688 ; free physical = 955 ; free virtual = 11324
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.938  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 9ba10669

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1893.398 ; gain = 44.688 ; free physical = 955 ; free virtual = 11324

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9ba10669

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1893.398 ; gain = 44.688 ; free physical = 955 ; free virtual = 11324
Phase 5 Delay and Skew Optimization | Checksum: 9ba10669

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1893.398 ; gain = 44.688 ; free physical = 955 ; free virtual = 11324

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: ab34b349

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1893.398 ; gain = 44.688 ; free physical = 955 ; free virtual = 11324
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.938  | TNS=0.000  | WHS=0.135  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 10ac4463a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1893.398 ; gain = 44.688 ; free physical = 955 ; free virtual = 11324

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.423527 %
  Global Horizontal Routing Utilization  = 0.585784 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f7bb6996

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1893.398 ; gain = 44.688 ; free physical = 955 ; free virtual = 11324

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f7bb6996

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1893.398 ; gain = 44.688 ; free physical = 955 ; free virtual = 11324

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ba494d65

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 1893.398 ; gain = 44.688 ; free physical = 955 ; free virtual = 11324

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.938  | TNS=0.000  | WHS=0.135  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: ba494d65

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 1893.398 ; gain = 44.688 ; free physical = 955 ; free virtual = 11324
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 1893.398 ; gain = 44.688 ; free physical = 955 ; free virtual = 11324

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 1893.398 ; gain = 44.688 ; free physical = 954 ; free virtual = 11323
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1893.398 ; gain = 0.000 ; free physical = 950 ; free virtual = 11323
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/thnguyn2/source_code/ECE_527_MP/mp2/OLED_customizing/OLED_porting_2.runs/impl_1/PmodOLEDCtrl_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./PmodOLEDCtrl.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2192.848 ; gain = 243.395 ; free physical = 639 ; free virtual = 11013
INFO: [Common 17-206] Exiting Vivado at Wed Sep 16 23:12:06 2015...
