Info: constrained 'usb_pu' to bel 'X6/Y33/io0'
Info: constrained 'usb_n' to bel 'X10/Y33/io1'
Info: constrained 'usb_p' to bel 'X9/Y33/io0'
Info: constrained 'led' to bel 'X5/Y33/io1'
Info: constrained 'clk' to bel 'X0/Y30/io0'
Info: constrained 'sck' to bel 'X31/Y0/io0'
Info: constrained 'ss' to bel 'X31/Y0/io1'
Info: constrained 'sdo' to bel 'X30/Y0/io0'
Info: constrained 'sdi' to bel 'X30/Y0/io1'
Info: constraining clock net 'clk' to 16.00 MHz
Info: constraining clock net 'clk_pll' to 48.00 MHz
Info: constraining clock net 'clk_2mhz' to 2.00 MHz

Info: Packing constants..
Info: Packing IOs..
Info: usb_p feeds SB_IO u_usb_p, removing $nextpnr_iobuf usb_p.
Info: usb_n feeds SB_IO u_usb_n, removing $nextpnr_iobuf usb_n.
Info: usb_pu feeds SB_IO u_usb_pu, removing $nextpnr_obuf usb_pu.
Info: Packing LUT-FFs..
Info:     1491 LCs used as LUT4 only
Info:      526 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      108 LCs used as DFF only
Info: Packing carries..
Info:       27 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'u_pll' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:     Input frequency of PLL 'u_pll' is constrained to 16.0 MHz
Info:     VCO frequency of PLL 'u_pll' is constrained to 768.0 MHz
Info:   PLL 'u_pll' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'u_app.rstn_i_SB_LUT4_I3_LC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_O [reset] (fanout 332)
Info: promoting clk_2mhz (fanout 251)
Info: promoting u_app.rstn_SB_LUT4_I3_O [reset] (fanout 227)
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_1_O [reset] (fanout 54)
Info: promoting u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O [cen] (fanout 76)
Info: promoting u_usb_cdc.u_bulk_endp.out_full_q_SB_LUT4_I0_O [cen] (fanout 72)
Info: promoting u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_I2_O [cen] (fanout 32)
Info: Constraining chains...
Info:       28 LCs used to legalise carry chains.
Info: Checksum: 0x4fc74267

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xcf273fd2

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2182/ 7680    28%
Info: 	        ICESTORM_RAM:     4/   32    12%
Info: 	               SB_IO:     9/  256     3%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 12 cells based on constraints.
Info: Creating initial analytic placement for 2028 cells, random placement wirelen = 66862.
Info:     at initial placer iter 0, wirelen = 641
Info:     at initial placer iter 1, wirelen = 665
Info:     at initial placer iter 2, wirelen = 623
Info:     at initial placer iter 3, wirelen = 614
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 632, spread = 12827, legal = 14210; time = 0.07s
Info:     at iteration #2, type ALL: wirelen solved = 946, spread = 11628, legal = 14088; time = 0.07s
Info:     at iteration #3, type ALL: wirelen solved = 1241, spread = 11621, legal = 12717; time = 0.06s
Info:     at iteration #4, type ALL: wirelen solved = 1742, spread = 10091, legal = 11464; time = 0.06s
Info:     at iteration #5, type ALL: wirelen solved = 2018, spread = 9478, legal = 10531; time = 0.06s
Info:     at iteration #6, type ALL: wirelen solved = 2346, spread = 8718, legal = 9985; time = 0.05s
Info:     at iteration #7, type ALL: wirelen solved = 2547, spread = 8643, legal = 9523; time = 0.05s
Info:     at iteration #8, type ALL: wirelen solved = 3218, spread = 8104, legal = 9733; time = 0.07s
Info:     at iteration #9, type ALL: wirelen solved = 3333, spread = 8094, legal = 9944; time = 0.06s
Info:     at iteration #10, type ALL: wirelen solved = 3434, spread = 8330, legal = 9398; time = 0.06s
Info:     at iteration #11, type ALL: wirelen solved = 3773, spread = 8165, legal = 9396; time = 0.06s
Info:     at iteration #12, type ALL: wirelen solved = 4007, spread = 8077, legal = 9094; time = 0.05s
Info:     at iteration #13, type ALL: wirelen solved = 4195, spread = 7773, legal = 8917; time = 0.06s
Info:     at iteration #14, type ALL: wirelen solved = 4223, spread = 7624, legal = 8850; time = 0.05s
Info:     at iteration #15, type ALL: wirelen solved = 4354, spread = 7838, legal = 8948; time = 0.05s
Info:     at iteration #16, type ALL: wirelen solved = 4323, spread = 7993, legal = 8867; time = 0.04s
Info:     at iteration #17, type ALL: wirelen solved = 4577, spread = 7944, legal = 8567; time = 0.04s
Info:     at iteration #18, type ALL: wirelen solved = 4775, spread = 7451, legal = 8651; time = 0.20s
Info:     at iteration #19, type ALL: wirelen solved = 4554, spread = 7722, legal = 8640; time = 0.05s
Info:     at iteration #20, type ALL: wirelen solved = 4743, spread = 7361, legal = 8190; time = 0.19s
Info:     at iteration #21, type ALL: wirelen solved = 4617, spread = 7299, legal = 8685; time = 0.05s
Info:     at iteration #22, type ALL: wirelen solved = 4830, spread = 7304, legal = 8663; time = 0.05s
Info:     at iteration #23, type ALL: wirelen solved = 4927, spread = 7415, legal = 8762; time = 0.06s
Info:     at iteration #24, type ALL: wirelen solved = 5060, spread = 7612, legal = 8957; time = 0.05s
Info:     at iteration #25, type ALL: wirelen solved = 5232, spread = 7335, legal = 8821; time = 0.19s
Info: HeAP Placer Time: 2.26s
Info:   of which solving equations: 0.95s
Info:   of which spreading cells: 0.17s
Info:   of which strict legalisation: 0.79s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 753, wirelen = 8190
Info:   at iteration #5: temp = 0.000000, timing cost = 410, wirelen = 7236
Info:   at iteration #10: temp = 0.000000, timing cost = 379, wirelen = 6856
Info:   at iteration #15: temp = 0.000000, timing cost = 441, wirelen = 6653
Info:   at iteration #17: temp = 0.000000, timing cost = 447, wirelen = 6590 
Info: SA placement time 1.49s

Info: Max frequency for clock 'clk_2mhz_$glb_clk': 50.37 MHz (PASS at 2.00 MHz)
Info: Max frequency for clock           'clk_pll': 42.17 MHz (FAIL at 48.00 MHz)
Info: Max frequency for clock      'clk$SB_IO_IN': 322.06 MHz (PASS at 16.00 MHz)

Info: Max delay <async>                   -> posedge clk_2mhz_$glb_clk: 4.29 ns
Info: Max delay <async>                   -> posedge clk_pll          : 2.65 ns
Info: Max delay posedge clk$SB_IO_IN      -> posedge clk_pll          : 2.35 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> <async>                  : 6.38 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_pll          : 9.37 ns
Info: Max delay posedge clk_pll           -> <async>                  : 6.16 ns
Info: Max delay posedge clk_pll           -> posedge clk_2mhz_$glb_clk: 12.70 ns

Info: Slack histogram:
Info:  legend: * represents 33 endpoint(s)
Info:          + represents [1,33) endpoint(s)
Info: [ -2880,  22157) |************************************************************ 
Info: [ 22157,  47194) | 
Info: [ 47194,  72231) |+
Info: [ 72231,  97268) |+
Info: [ 97268, 122305) | 
Info: [122305, 147342) | 
Info: [147342, 172379) | 
Info: [172379, 197416) | 
Info: [197416, 222453) | 
Info: [222453, 247490) | 
Info: [247490, 272527) | 
Info: [272527, 297564) | 
Info: [297564, 322601) | 
Info: [322601, 347638) | 
Info: [347638, 372675) | 
Info: [372675, 397712) | 
Info: [397712, 422749) | 
Info: [422749, 447786) | 
Info: [447786, 472823) | 
Info: [472823, 497860) |**********************************************+
Info: Checksum: 0xd8334821

Info: Routing..
Info: Setting up routing queue.
Info: Routing 7821 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       34        833 |   34   833 |      6864|       0.07       0.07|
Info:       2000 |      152       1715 |  118   882 |      6010|       0.14       0.21|
Info:       3000 |      356       2511 |  204   796 |      5264|       0.14       0.35|
Info:       4000 |      507       3360 |  151   849 |      4457|       0.11       0.47|
Info:       5000 |      629       4238 |  122   878 |      3599|       0.09       0.56|
Info:       6000 |      802       5065 |  173   827 |      2890|       0.18       0.73|
Info:       7000 |     1004       5863 |  202   798 |      2144|       0.11       0.85|
Info:       8000 |     1286       6581 |  282   718 |      1496|       0.16       1.01|
Info:       9000 |     1661       7206 |  375   625 |       998|       0.18       1.19|
Info:      10000 |     2021       7846 |  360   640 |       496|       0.30       1.49|
Info:      10723 |     2179       8412 |  158   566 |         0|       0.28       1.77|
Info: Routing complete.
Info: Router1 time 1.77s
Info: Checksum: 0xc53ce791

Info: Critical path report for clock 'clk_2mhz_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_app.u_flash_spi.u_spi.bit_cnt_d_SB_LUT4_O_2_LC.O
Info:  0.9  1.7    Net u_app.u_flash_spi.u_spi.bit_cnt_d_SB_LUT4_O_I3[1] budget 11.112000 ns (12,1) -> (12,1)
Info:                Sink u_app.u_flash_spi.u_spi.bit_cnt_d_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:73.8-84.28
Info:                  ../../common/hdl/flash/flash_spi.v:647.4-659.27
Info:                  ../../common/hdl/flash/spi.v:88.21-88.30
Info:                  ../hdl/demo/app.v:603.4-620.33
Info:  0.6  2.3  Source u_app.u_flash_spi.u_spi.bit_cnt_d_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  2.0  4.2    Net u_app.u_flash_spi.u_spi.bit_cnt_d_SB_LUT4_O_I0[2] budget 11.111000 ns (12,1) -> (12,5)
Info:                Sink u_app.u_flash_spi.u_spi.sck_q_SB_LUT4_I3_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  4.8  Source u_app.u_flash_spi.u_spi.sck_q_SB_LUT4_I3_LC.O
Info:  0.9  5.6    Net u_app.u_flash_spi.byte_cnt_d_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I3_I1[0] budget 11.111000 ns (12,5) -> (11,6)
Info:                Sink u_app.u_flash_spi.u_spi.state_d_SB_LUT4_I3_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  6.2  Source u_app.u_flash_spi.u_spi.state_d_SB_LUT4_I3_1_LC.O
Info:  3.1  9.2    Net u_app.u_flash_spi.byte_cnt_d_SB_LUT4_O_2_I1[2] budget 11.111000 ns (11,6) -> (10,20)
Info:                Sink u_app.state_d_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  9.8  Source u_app.state_d_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_LC.O
Info:  0.9 10.7    Net u_app.state_d_SB_LUT4_O_I0_SB_LUT4_I2_O[0] budget 11.111000 ns (10,20) -> (11,20)
Info:                Sink u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 11.4  Source u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  0.9 12.2    Net u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[3] budget 9.259000 ns (11,20) -> (11,19)
Info:                Sink u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 12.7  Source u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.4 15.1    Net u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3[1] budget 9.259000 ns (11,19) -> (7,14)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q_SB_LUT4_I3_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 15.7  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q_SB_LUT4_I3_LC.O
Info:  0.9 16.6    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q_SB_LUT4_I3_O[0] budget 9.259000 ns (7,14) -> (7,15)
Info:                Sink u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 17.1  Source u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_LC.O
Info:  2.7 19.8    Net u_app.out_valid_q_SB_DFFER_Q_E budget 49.418999 ns (7,15) -> (7,15)
Info:                Sink u_app.out_valid_q_SB_DFFER_Q_DFFLC.CEN
Info:  0.1 19.9  Setup u_app.out_valid_q_SB_DFFER_Q_DFFLC.CEN
Info: 5.5 ns logic, 14.5 ns routing

Info: Critical path report for clock 'clk_pll' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_ctrl_endp.in_dir_q_SB_DFFER_Q_DFFLC.O
Info:  2.0  2.8    Net u_usb_cdc.u_ctrl_endp.in_dir_q budget 1.379000 ns (3,3) -> (4,10)
Info:                Sink u_usb_cdc.u_ctrl_endp.in_endp_q_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.3  Source u_usb_cdc.u_ctrl_endp.in_endp_q_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.4  5.7    Net u_usb_cdc.u_ctrl_endp.in_endp_q_SB_LUT4_I1_I3_SB_LUT4_O_I2[2] budget 1.379000 ns (4,10) -> (3,18)
Info:                Sink u_usb_cdc.u_ctrl_endp.in_endp_q_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  6.3  Source u_usb_cdc.u_ctrl_endp.in_endp_q_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  0.9  7.2    Net u_usb_cdc.u_ctrl_endp.in_endp_q_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2] budget 1.379000 ns (3,18) -> (3,19)
Info:                Sink u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  7.6  Source u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_LC.O
Info:  0.9  8.5    Net u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O[2] budget 1.379000 ns (3,19) -> (2,18)
Info:                Sink u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_I0_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  9.1  Source u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_I0_LC.O
Info:  0.9  9.9    Net u_usb_cdc.u_sie.phy_state_q_SB_DFFR_Q_4_D_SB_LUT4_O_I2[1] budget 1.379000 ns (2,18) -> (2,18)
Info:                Sink u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_1_O_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 10.5  Source u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_1_O_SB_LUT4_O_1_LC.O
Info:  2.5 13.0    Net u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_1_O[0] budget 1.379000 ns (2,18) -> (2,4)
Info:                Sink u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_1_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 13.6  Source u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_1_O_SB_LUT4_I0_LC.O
Info:  0.9 14.5    Net u_usb_cdc.ctrl_stall_SB_DFFR_Q_D_SB_LUT4_O_I1[2] budget 1.389000 ns (2,4) -> (3,3)
Info:                Sink u_usb_cdc.u_ctrl_endp.dev_state_q_SB_DFFES_Q_E_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 15.1  Source u_usb_cdc.u_ctrl_endp.dev_state_q_SB_DFFES_Q_E_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.7 16.7    Net u_usb_cdc.u_ctrl_endp.dev_state_q_SB_DFFES_Q_E_SB_LUT4_O_I0[1] budget 1.666000 ns (3,3) -> (3,6)
Info:                Sink u_usb_cdc.u_ctrl_endp.dev_state_q_SB_DFFES_Q_E_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 17.4  Source u_usb_cdc.u_ctrl_endp.dev_state_q_SB_DFFES_Q_E_SB_LUT4_O_LC.O
Info:  2.7 20.1    Net u_usb_cdc.u_ctrl_endp.dev_state_q_SB_DFFES_Q_E budget 1.666000 ns (3,6) -> (3,7)
Info:                Sink u_usb_cdc.u_ctrl_endp.dev_state_q_SB_DFFER_Q_DFFLC.CEN
Info:  0.1 20.2  Setup u_usb_cdc.u_ctrl_endp.dev_state_q_SB_DFFER_Q_DFFLC.CEN
Info: 5.5 ns logic, 14.7 ns routing

Info: Critical path report for clock 'clk$SB_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_prescaler.clk_div2_o_SB_LUT4_I3_LC.O
Info:  0.9  1.7    Net clk_8mhz budget 60.262001 ns (4,1) -> (4,1)
Info:                Sink $nextpnr_ICESTORM_LC_12.I1
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:66.14-71.49
Info:                  ../../common/hdl/prescaler.v:12.14-12.27
Info:  0.4  2.0  Source $nextpnr_ICESTORM_LC_12.COUT
Info:  0.0  2.0    Net $nextpnr_ICESTORM_LC_12$O budget 0.000000 ns (4,1) -> (4,1)
Info:                Sink u_prescaler.clk_div4_o_SB_CARRY_I1$CARRY.CIN
Info:  0.2  2.2  Source u_prescaler.clk_div4_o_SB_CARRY_I1$CARRY.COUT
Info:  0.4  2.6    Net u_prescaler.clk_div4_o_SB_CARRY_I1_CO[2] budget 0.380000 ns (4,1) -> (4,1)
Info:                Sink u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:66.14-71.49
Info:                  ../../common/hdl/prescaler.v:18.27-18.44
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.5  3.1  Setup u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_LC.I3
Info: 1.9 ns logic, 1.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_2mhz_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source sdi$sb_io.D_IN_0
Info:  4.3  4.3    Net sdi$SB_IO_IN budget 499.308990 ns (30,0) -> (12,5)
Info:                Sink u_app.u_flash_spi.u_spi.rd_data_q_SB_DFFER_Q_7_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:73.8-84.28
Info:                  ../../common/hdl/flash/flash_spi.v:647.4-659.27
Info:                  ../../common/hdl/flash/spi.v:90.32-90.41
Info:                  ../hdl/demo/app.v:603.4-620.33
Info:  0.7  5.0  Setup u_app.u_flash_spi.u_spi.rd_data_q_SB_DFFER_Q_7_DFFLC.I0
Info: 0.7 ns logic, 4.3 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_pll':
Info: curr total
Info:  0.0  0.0  Source u_usb_n.D_IN_0
Info:  1.9  1.9    Net rx_dn budget 20.142000 ns (10,33) -> (7,32)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:93.4-107.31
Info:                  ../../../usb_cdc/sie.v:533.4-543.32
Info:                  ../../../usb_cdc/phy_rx.v:44.18-44.25
Info:                  ../../../usb_cdc/usb_cdc.v:99.4-125.49
Info:  0.7  2.6  Setup u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info: 0.7 ns logic, 1.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:  0.9  1.7    Net clk_2mhz budget 19.347000 ns (4,1) -> (3,1)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.app_clk_sq_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:93.4-107.31
Info:                  ../../../usb_cdc/bulk_endp.v:19.18-19.27
Info:                  ../../../usb_cdc/usb_cdc.v:158.4-176.47
Info:  0.7  2.4  Setup u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.app_clk_sq_SB_DFFR_Q_DFFLC.I0
Info: 1.5 ns logic, 0.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk_2mhz_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source u_app.u_flash_spi.u_spi.state_q_SB_DFFER_Q_DFFLC.O
Info:  2.3  3.1    Net u_app.u_flash_spi.u_spi.bit_cnt_d_SB_LUT4_O_I0[1] budget 41.036999 ns (13,4) -> (19,1)
Info:                Sink ss_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:73.8-84.28
Info:                  ../../common/hdl/flash/flash_spi.v:647.4-659.27
Info:                  ../../common/hdl/flash/spi.v:87.21-87.28
Info:                  ../hdl/demo/app.v:603.4-620.33
Info:  0.5  3.6  Source ss_SB_LUT4_O_LC.O
Info:  2.5  6.1    Net ss$SB_IO_OUT budget 41.035999 ns (19,1) -> (31,0)
Info:                Sink ss$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:73.8-84.28
Info:                  ../../common/hdl/flash/flash_spi.v:647.4-659.27
Info:                  ../../common/hdl/flash/spi.v:40.18-40.23
Info:                  ../hdl/demo/app.v:603.4-620.33
Info: 1.3 ns logic, 4.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk_2mhz_$glb_clk' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_DFFR_Q_DFFLC.O
Info:  0.9  1.7    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q budget 4.494000 ns (7,17) -> (6,18)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  2.1  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_LC.O
Info:  0.9  3.0    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O[0] budget 1.602000 ns (6,18) -> (6,18)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.6  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_LC.O
Info:  2.5  6.1    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O budget 1.602000 ns (6,18) -> (0,17)
Info:                Sink $gbuf_u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  0.9  7.0  Source $gbuf_u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.9  7.9    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce budget 1.602000 ns (0,17) -> (5,16)
Info:                Sink u_usb_cdc.u_bulk_endp.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1  8.0  Setup u_usb_cdc.u_bulk_endp.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info: 2.9 ns logic, 5.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.ctrl_stall_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6_LC.O
Info:  2.4  3.2    Net u_usb_cdc.u_sie.u_phy_tx.data_q[0] budget 40.974998 ns (2,23) -> (5,29)
Info:                Sink tx_dn_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.8  Source tx_dn_SB_LUT4_O_LC.O
Info:  2.4  6.2    Net tx_dn budget 40.973999 ns (5,29) -> (10,33)
Info:                Sink u_usb_n.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:93.4-107.31
Info:                  ../../../usb_cdc/sie.v:546.4-553.34
Info:                  ../../../usb_cdc/phy_tx.v:19.17-19.24
Info:                  ../../../usb_cdc/usb_cdc.v:99.4-125.49
Info: 1.4 ns logic, 4.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> 'posedge clk_2mhz_$glb_clk':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_LC.O
Info:  0.9  1.7    Net in_ready budget 13.889000 ns (9,18) -> (10,18)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:93.4-107.31
Info:                  ../../../usb_cdc/bulk_endp.v:349.20-349.30
Info:                  ../../../usb_cdc/usb_cdc.v:158.4-176.47
Info:  0.5  2.1  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_LC.O
Info:  0.9  3.0    Net u_app.lfsr_q_SB_DFFER_Q_E_SB_LUT4_O_I0[2] budget 11.111000 ns (10,18) -> (11,19)
Info:                Sink u_app.state_d_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.6  Source u_app.state_d_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  0.9  4.4    Net u_app.state_d_SB_LUT4_O_I0_SB_LUT4_I2_O[1] budget 11.111000 ns (11,19) -> (11,20)
Info:                Sink u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  5.0  Source u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  0.9  5.9    Net u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[3] budget 9.259000 ns (11,20) -> (11,19)
Info:                Sink u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  6.4  Source u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.4  8.8    Net u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3[1] budget 9.259000 ns (11,19) -> (7,14)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q_SB_LUT4_I3_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  9.4  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q_SB_LUT4_I3_LC.O
Info:  0.9 10.3    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q_SB_LUT4_I3_O[0] budget 9.259000 ns (7,14) -> (7,15)
Info:                Sink u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 10.8  Source u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_LC.O
Info:  2.7 13.5    Net u_app.out_valid_q_SB_DFFER_Q_E budget 49.418999 ns (7,15) -> (7,15)
Info:                Sink u_app.out_valid_q_SB_DFFER_Q_DFFLC.CEN
Info:  0.1 13.6  Setup u_app.out_valid_q_SB_DFFER_Q_DFFLC.CEN
Info: 4.2 ns logic, 9.5 ns routing

Info: Max frequency for clock 'clk_2mhz_$glb_clk': 50.14 MHz (PASS at 2.00 MHz)
Info: Max frequency for clock           'clk_pll': 49.55 MHz (PASS at 48.00 MHz)
Info: Max frequency for clock      'clk$SB_IO_IN': 322.06 MHz (PASS at 16.00 MHz)

Info: Max delay <async>                   -> posedge clk_2mhz_$glb_clk: 4.99 ns
Info: Max delay <async>                   -> posedge clk_pll          : 2.58 ns
Info: Max delay posedge clk$SB_IO_IN      -> posedge clk_pll          : 2.35 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> <async>                  : 6.06 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_pll          : 8.00 ns
Info: Max delay posedge clk_pll           -> <async>                  : 6.16 ns
Info: Max delay posedge clk_pll           -> posedge clk_2mhz_$glb_clk: 13.62 ns

Info: Slack histogram:
Info:  legend: * represents 33 endpoint(s)
Info:          + represents [1,33) endpoint(s)
Info: [   651,  25511) |************************************************************ 
Info: [ 25511,  50371) | 
Info: [ 50371,  75231) |+
Info: [ 75231, 100091) |+
Info: [100091, 124951) | 
Info: [124951, 149811) | 
Info: [149811, 174671) | 
Info: [174671, 199531) | 
Info: [199531, 224391) | 
Info: [224391, 249251) | 
Info: [249251, 274111) | 
Info: [274111, 298971) | 
Info: [298971, 323831) | 
Info: [323831, 348691) | 
Info: [348691, 373551) | 
Info: [373551, 398411) | 
Info: [398411, 423271) | 
Info: [423271, 448131) | 
Info: [448131, 472991) | 
Info: [472991, 497851) |**********************************************+

Info: Program finished normally.
