# Accelize Getting Started
## Xilinx Vitis example designs
### 01_rtl_kernel

| Name                                    | Description                                                                                 | Status                                                |
| ----------------------------------------|---------------------------------------------------------------------------------------------|:----------------------------------------------------: |
| rtl_adder_pipes_AWS_v1.8.1              | Same design as Xilinx Getting Started one but with DRM IPs added                            | Tested OK with Xilinx Vitis 2019.2 & AWS 1.8.1        |
| rtl_adder_pipes_AWS_v1.9.1              | Same design as Xilinx Getting Started one but with DRM IPs added                            | Tested OK with Xilinx Vitis 2019.2 & AWS 1.9.1        |
| rtl_adder_pipes_AWS_v1.10.0             | Same design as Xilinx Getting Started one but with DRM IPs added                            | Tested OK with Xilinx Vitis 2020.2 & AWS 1.10.0       |
| rtl_adder_pipes_AWS_v1.11.0             | Same design as Xilinx Getting Started one but with DRM IPs added                            | Tested OK with Xilinx Vitis 2021.1 & AWS 1.11.0       |


