# VHDL-programing
single cycle architecture MIPS CPU core with Memory Mapped I/O, interrupt capability
