
TP-autoradio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a60c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000368  0800a79c  0800a79c  0000b79c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab04  0800ab04  0000c078  2**0
                  CONTENTS
  4 .ARM          00000008  0800ab04  0800ab04  0000bb04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ab0c  0800ab0c  0000c078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab0c  0800ab0c  0000bb0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ab10  0800ab10  0000bb10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  0800ab14  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000017c0  20000078  0800ab8c  0000c078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001838  0800ab8c  0000c838  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022ae4  00000000  00000000  0000c0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005104  00000000  00000000  0002eb8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d20  00000000  00000000  00033c90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001698  00000000  00000000  000359b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cac4  00000000  00000000  00037048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026b32  00000000  00000000  00063b0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010513e  00000000  00000000  0008a63e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018f77c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008230  00000000  00000000  0018f7c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a1  00000000  00000000  001979f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a784 	.word	0x0800a784

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	0800a784 	.word	0x0800a784

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000566:	4b10      	ldr	r3, [pc, #64]	@ (80005a8 <MX_DMA_Init+0x48>)
 8000568:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800056a:	4a0f      	ldr	r2, [pc, #60]	@ (80005a8 <MX_DMA_Init+0x48>)
 800056c:	f043 0301 	orr.w	r3, r3, #1
 8000570:	6493      	str	r3, [r2, #72]	@ 0x48
 8000572:	4b0d      	ldr	r3, [pc, #52]	@ (80005a8 <MX_DMA_Init+0x48>)
 8000574:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000576:	f003 0301 	and.w	r3, r3, #1
 800057a:	607b      	str	r3, [r7, #4]
 800057c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800057e:	2200      	movs	r2, #0
 8000580:	2105      	movs	r1, #5
 8000582:	2010      	movs	r0, #16
 8000584:	f001 f97a 	bl	800187c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000588:	2010      	movs	r0, #16
 800058a:	f001 f993 	bl	80018b4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 800058e:	2200      	movs	r2, #0
 8000590:	2105      	movs	r1, #5
 8000592:	2011      	movs	r0, #17
 8000594:	f001 f972 	bl	800187c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000598:	2011      	movs	r0, #17
 800059a:	f001 f98b 	bl	80018b4 <HAL_NVIC_EnableIRQ>

}
 800059e:	bf00      	nop
 80005a0:	3708      	adds	r7, #8
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	40021000 	.word	0x40021000

080005ac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	20000098 	.word	0x20000098
 80005dc:	20000138 	.word	0x20000138

080005e0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005e0:	b5b0      	push	{r4, r5, r7, lr}
 80005e2:	b088      	sub	sp, #32
 80005e4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000610 <MX_FREERTOS_Init+0x30>)
 80005e8:	1d3c      	adds	r4, r7, #4
 80005ea:	461d      	mov	r5, r3
 80005ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005f8:	1d3b      	adds	r3, r7, #4
 80005fa:	2100      	movs	r1, #0
 80005fc:	4618      	mov	r0, r3
 80005fe:	f007 f91d 	bl	800783c <osThreadCreate>
 8000602:	4603      	mov	r3, r0
 8000604:	4a03      	ldr	r2, [pc, #12]	@ (8000614 <MX_FREERTOS_Init+0x34>)
 8000606:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000608:	bf00      	nop
 800060a:	3720      	adds	r7, #32
 800060c:	46bd      	mov	sp, r7
 800060e:	bdb0      	pop	{r4, r5, r7, pc}
 8000610:	0800a7a8 	.word	0x0800a7a8
 8000614:	20000094 	.word	0x20000094

08000618 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000620:	2001      	movs	r0, #1
 8000622:	f007 f957 	bl	80078d4 <osDelay>
 8000626:	e7fb      	b.n	8000620 <StartDefaultTask+0x8>

08000628 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b08a      	sub	sp, #40	@ 0x28
 800062c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062e:	f107 0314 	add.w	r3, r7, #20
 8000632:	2200      	movs	r2, #0
 8000634:	601a      	str	r2, [r3, #0]
 8000636:	605a      	str	r2, [r3, #4]
 8000638:	609a      	str	r2, [r3, #8]
 800063a:	60da      	str	r2, [r3, #12]
 800063c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800063e:	4b35      	ldr	r3, [pc, #212]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000642:	4a34      	ldr	r2, [pc, #208]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000644:	f043 0304 	orr.w	r3, r3, #4
 8000648:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800064a:	4b32      	ldr	r3, [pc, #200]	@ (8000714 <MX_GPIO_Init+0xec>)
 800064c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064e:	f003 0304 	and.w	r3, r3, #4
 8000652:	613b      	str	r3, [r7, #16]
 8000654:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000656:	4b2f      	ldr	r3, [pc, #188]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800065a:	4a2e      	ldr	r2, [pc, #184]	@ (8000714 <MX_GPIO_Init+0xec>)
 800065c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000660:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000662:	4b2c      	ldr	r3, [pc, #176]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800066a:	60fb      	str	r3, [r7, #12]
 800066c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800066e:	4b29      	ldr	r3, [pc, #164]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000672:	4a28      	ldr	r2, [pc, #160]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000674:	f043 0301 	orr.w	r3, r3, #1
 8000678:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800067a:	4b26      	ldr	r3, [pc, #152]	@ (8000714 <MX_GPIO_Init+0xec>)
 800067c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067e:	f003 0301 	and.w	r3, r3, #1
 8000682:	60bb      	str	r3, [r7, #8]
 8000684:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000686:	4b23      	ldr	r3, [pc, #140]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800068a:	4a22      	ldr	r2, [pc, #136]	@ (8000714 <MX_GPIO_Init+0xec>)
 800068c:	f043 0302 	orr.w	r3, r3, #2
 8000690:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000692:	4b20      	ldr	r3, [pc, #128]	@ (8000714 <MX_GPIO_Init+0xec>)
 8000694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000696:	f003 0302 	and.w	r3, r3, #2
 800069a:	607b      	str	r3, [r7, #4]
 800069c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|LD2_Pin, GPIO_PIN_RESET);
 800069e:	2200      	movs	r2, #0
 80006a0:	2121      	movs	r1, #33	@ 0x21
 80006a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006a6:	f001 fca3 	bl	8001ff0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80006aa:	2200      	movs	r2, #0
 80006ac:	2180      	movs	r1, #128	@ 0x80
 80006ae:	481a      	ldr	r0, [pc, #104]	@ (8000718 <MX_GPIO_Init+0xf0>)
 80006b0:	f001 fc9e 	bl	8001ff0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006ba:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80006be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c0:	2300      	movs	r3, #0
 80006c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006c4:	f107 0314 	add.w	r3, r7, #20
 80006c8:	4619      	mov	r1, r3
 80006ca:	4814      	ldr	r0, [pc, #80]	@ (800071c <MX_GPIO_Init+0xf4>)
 80006cc:	f001 fae6 	bl	8001c9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PAPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD2_Pin;
 80006d0:	2321      	movs	r3, #33	@ 0x21
 80006d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d4:	2301      	movs	r3, #1
 80006d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d8:	2300      	movs	r3, #0
 80006da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006dc:	2300      	movs	r3, #0
 80006de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e0:	f107 0314 	add.w	r3, r7, #20
 80006e4:	4619      	mov	r1, r3
 80006e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006ea:	f001 fad7 	bl	8001c9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80006ee:	2380      	movs	r3, #128	@ 0x80
 80006f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f2:	2301      	movs	r3, #1
 80006f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f6:	2300      	movs	r3, #0
 80006f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006fa:	2300      	movs	r3, #0
 80006fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006fe:	f107 0314 	add.w	r3, r7, #20
 8000702:	4619      	mov	r1, r3
 8000704:	4804      	ldr	r0, [pc, #16]	@ (8000718 <MX_GPIO_Init+0xf0>)
 8000706:	f001 fac9 	bl	8001c9c <HAL_GPIO_Init>

}
 800070a:	bf00      	nop
 800070c:	3728      	adds	r7, #40	@ 0x28
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	40021000 	.word	0x40021000
 8000718:	48000400 	.word	0x48000400
 800071c:	48000800 	.word	0x48000800

08000720 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000724:	4b1b      	ldr	r3, [pc, #108]	@ (8000794 <MX_I2C2_Init+0x74>)
 8000726:	4a1c      	ldr	r2, [pc, #112]	@ (8000798 <MX_I2C2_Init+0x78>)
 8000728:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 800072a:	4b1a      	ldr	r3, [pc, #104]	@ (8000794 <MX_I2C2_Init+0x74>)
 800072c:	4a1b      	ldr	r2, [pc, #108]	@ (800079c <MX_I2C2_Init+0x7c>)
 800072e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000730:	4b18      	ldr	r3, [pc, #96]	@ (8000794 <MX_I2C2_Init+0x74>)
 8000732:	2200      	movs	r2, #0
 8000734:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000736:	4b17      	ldr	r3, [pc, #92]	@ (8000794 <MX_I2C2_Init+0x74>)
 8000738:	2201      	movs	r2, #1
 800073a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800073c:	4b15      	ldr	r3, [pc, #84]	@ (8000794 <MX_I2C2_Init+0x74>)
 800073e:	2200      	movs	r2, #0
 8000740:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000742:	4b14      	ldr	r3, [pc, #80]	@ (8000794 <MX_I2C2_Init+0x74>)
 8000744:	2200      	movs	r2, #0
 8000746:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000748:	4b12      	ldr	r3, [pc, #72]	@ (8000794 <MX_I2C2_Init+0x74>)
 800074a:	2200      	movs	r2, #0
 800074c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800074e:	4b11      	ldr	r3, [pc, #68]	@ (8000794 <MX_I2C2_Init+0x74>)
 8000750:	2200      	movs	r2, #0
 8000752:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000754:	4b0f      	ldr	r3, [pc, #60]	@ (8000794 <MX_I2C2_Init+0x74>)
 8000756:	2200      	movs	r2, #0
 8000758:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800075a:	480e      	ldr	r0, [pc, #56]	@ (8000794 <MX_I2C2_Init+0x74>)
 800075c:	f001 fc60 	bl	8002020 <HAL_I2C_Init>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000766:	f000 fb23 	bl	8000db0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800076a:	2100      	movs	r1, #0
 800076c:	4809      	ldr	r0, [pc, #36]	@ (8000794 <MX_I2C2_Init+0x74>)
 800076e:	f002 f87b 	bl	8002868 <HAL_I2CEx_ConfigAnalogFilter>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000778:	f000 fb1a 	bl	8000db0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800077c:	2100      	movs	r1, #0
 800077e:	4805      	ldr	r0, [pc, #20]	@ (8000794 <MX_I2C2_Init+0x74>)
 8000780:	f002 f8bd 	bl	80028fe <HAL_I2CEx_ConfigDigitalFilter>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800078a:	f000 fb11 	bl	8000db0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800078e:	bf00      	nop
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	20000338 	.word	0x20000338
 8000798:	40005800 	.word	0x40005800
 800079c:	10d19ce4 	.word	0x10d19ce4

080007a0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b0ac      	sub	sp, #176	@ 0xb0
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007b8:	f107 0314 	add.w	r3, r7, #20
 80007bc:	2288      	movs	r2, #136	@ 0x88
 80007be:	2100      	movs	r1, #0
 80007c0:	4618      	mov	r0, r3
 80007c2:	f009 f84f 	bl	8009864 <memset>
  if(i2cHandle->Instance==I2C2)
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	4a21      	ldr	r2, [pc, #132]	@ (8000850 <HAL_I2C_MspInit+0xb0>)
 80007cc:	4293      	cmp	r3, r2
 80007ce:	d13b      	bne.n	8000848 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80007d0:	2380      	movs	r3, #128	@ 0x80
 80007d2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80007d4:	2300      	movs	r3, #0
 80007d6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007d8:	f107 0314 	add.w	r3, r7, #20
 80007dc:	4618      	mov	r0, r3
 80007de:	f002 ff71 	bl	80036c4 <HAL_RCCEx_PeriphCLKConfig>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80007e8:	f000 fae2 	bl	8000db0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ec:	4b19      	ldr	r3, [pc, #100]	@ (8000854 <HAL_I2C_MspInit+0xb4>)
 80007ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007f0:	4a18      	ldr	r2, [pc, #96]	@ (8000854 <HAL_I2C_MspInit+0xb4>)
 80007f2:	f043 0302 	orr.w	r3, r3, #2
 80007f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007f8:	4b16      	ldr	r3, [pc, #88]	@ (8000854 <HAL_I2C_MspInit+0xb4>)
 80007fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007fc:	f003 0302 	and.w	r3, r3, #2
 8000800:	613b      	str	r3, [r7, #16]
 8000802:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000804:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000808:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800080c:	2312      	movs	r3, #18
 800080e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000812:	2300      	movs	r3, #0
 8000814:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000818:	2303      	movs	r3, #3
 800081a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800081e:	2304      	movs	r3, #4
 8000820:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000824:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000828:	4619      	mov	r1, r3
 800082a:	480b      	ldr	r0, [pc, #44]	@ (8000858 <HAL_I2C_MspInit+0xb8>)
 800082c:	f001 fa36 	bl	8001c9c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000830:	4b08      	ldr	r3, [pc, #32]	@ (8000854 <HAL_I2C_MspInit+0xb4>)
 8000832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000834:	4a07      	ldr	r2, [pc, #28]	@ (8000854 <HAL_I2C_MspInit+0xb4>)
 8000836:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800083a:	6593      	str	r3, [r2, #88]	@ 0x58
 800083c:	4b05      	ldr	r3, [pc, #20]	@ (8000854 <HAL_I2C_MspInit+0xb4>)
 800083e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000840:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000844:	60fb      	str	r3, [r7, #12]
 8000846:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000848:	bf00      	nop
 800084a:	37b0      	adds	r7, #176	@ 0xb0
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	40005800 	.word	0x40005800
 8000854:	40021000 	.word	0x40021000
 8000858:	48000400 	.word	0x48000400

0800085c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000864:	1d39      	adds	r1, r7, #4
 8000866:	f04f 33ff 	mov.w	r3, #4294967295
 800086a:	2201      	movs	r2, #1
 800086c:	4803      	ldr	r0, [pc, #12]	@ (800087c <__io_putchar+0x20>)
 800086e:	f005 fe31 	bl	80064d4 <HAL_UART_Transmit>

	return ch;
 8000872:	687b      	ldr	r3, [r7, #4]
}
 8000874:	4618      	mov	r0, r3
 8000876:	3708      	adds	r7, #8
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	20000954 	.word	0x20000954

08000880 <fonction>:
		shell_uart_receive_irq_cb();	// C'est la fonction qui donne le sémaphore!
	}
}

int fonction(h_shell_t * h_shell, int argc, char ** argv)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b086      	sub	sp, #24
 8000884:	af00      	add	r7, sp, #0
 8000886:	60f8      	str	r0, [r7, #12]
 8000888:	60b9      	str	r1, [r7, #8]
 800088a:	607a      	str	r2, [r7, #4]
	int size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Je suis une fonction bidon\r\n");
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000892:	4a0a      	ldr	r2, [pc, #40]	@ (80008bc <fonction+0x3c>)
 8000894:	2128      	movs	r1, #40	@ 0x28
 8000896:	4618      	mov	r0, r3
 8000898:	f008 fed8 	bl	800964c <sniprintf>
 800089c:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 80008a4:	68fa      	ldr	r2, [r7, #12]
 80008a6:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80008aa:	6979      	ldr	r1, [r7, #20]
 80008ac:	b289      	uxth	r1, r1
 80008ae:	4610      	mov	r0, r2
 80008b0:	4798      	blx	r3

	return 0;
 80008b2:	2300      	movs	r3, #0
}
 80008b4:	4618      	mov	r0, r3
 80008b6:	3718      	adds	r7, #24
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	0800a7c4 	.word	0x0800a7c4

080008c0 <addition>:

int addition(h_shell_t * h_shell, int argc, char ** argv)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b08a      	sub	sp, #40	@ 0x28
 80008c4:	af02      	add	r7, sp, #8
 80008c6:	60f8      	str	r0, [r7, #12]
 80008c8:	60b9      	str	r1, [r7, #8]
 80008ca:	607a      	str	r2, [r7, #4]
	if (argc == 3)
 80008cc:	68bb      	ldr	r3, [r7, #8]
 80008ce:	2b03      	cmp	r3, #3
 80008d0:	d128      	bne.n	8000924 <addition+0x64>
	{
		int a, b;
		a = atoi(argv[1]);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	3304      	adds	r3, #4
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4618      	mov	r0, r3
 80008da:	f008 fcfd 	bl	80092d8 <atoi>
 80008de:	61b8      	str	r0, [r7, #24]
		b = atoi(argv[2]);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	3308      	adds	r3, #8
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	4618      	mov	r0, r3
 80008e8:	f008 fcf6 	bl	80092d8 <atoi>
 80008ec:	6178      	str	r0, [r7, #20]
		int size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%d + %d = %d\r\n", a, b, a+b);
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80008f4:	69ba      	ldr	r2, [r7, #24]
 80008f6:	697b      	ldr	r3, [r7, #20]
 80008f8:	4413      	add	r3, r2
 80008fa:	9301      	str	r3, [sp, #4]
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	9300      	str	r3, [sp, #0]
 8000900:	69bb      	ldr	r3, [r7, #24]
 8000902:	4a15      	ldr	r2, [pc, #84]	@ (8000958 <addition+0x98>)
 8000904:	2128      	movs	r1, #40	@ 0x28
 8000906:	f008 fea1 	bl	800964c <sniprintf>
 800090a:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 8000912:	68fa      	ldr	r2, [r7, #12]
 8000914:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000918:	6939      	ldr	r1, [r7, #16]
 800091a:	b289      	uxth	r1, r1
 800091c:	4610      	mov	r0, r2
 800091e:	4798      	blx	r3

		return 0;
 8000920:	2300      	movs	r3, #0
 8000922:	e014      	b.n	800094e <addition+0x8e>
	}
	else
	{
		int size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Erreur, pas le bon nombre d'arguments\r\n");
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800092a:	4a0c      	ldr	r2, [pc, #48]	@ (800095c <addition+0x9c>)
 800092c:	2128      	movs	r1, #40	@ 0x28
 800092e:	4618      	mov	r0, r3
 8000930:	f008 fe8c 	bl	800964c <sniprintf>
 8000934:	61f8      	str	r0, [r7, #28]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 800093c:	68fa      	ldr	r2, [r7, #12]
 800093e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000942:	69f9      	ldr	r1, [r7, #28]
 8000944:	b289      	uxth	r1, r1
 8000946:	4610      	mov	r0, r2
 8000948:	4798      	blx	r3
		return -1;
 800094a:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 800094e:	4618      	mov	r0, r3
 8000950:	3720      	adds	r7, #32
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	0800a7e4 	.word	0x0800a7e4
 800095c:	0800a7f4 	.word	0x0800a7f4

08000960 <ledToggle>:

int ledToggle(h_shell_t * h_shell, int argc, char ** argv)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b088      	sub	sp, #32
 8000964:	af00      	add	r7, sp, #0
 8000966:	60f8      	str	r0, [r7, #12]
 8000968:	60b9      	str	r1, [r7, #8]
 800096a:	607a      	str	r2, [r7, #4]
	if (argc == 3)
 800096c:	68bb      	ldr	r3, [r7, #8]
 800096e:	2b03      	cmp	r3, #3
 8000970:	d153      	bne.n	8000a1a <ledToggle+0xba>
	{

		int a = atoi(argv[1]);
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	3304      	adds	r3, #4
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4618      	mov	r0, r3
 800097a:	f008 fcad 	bl	80092d8 <atoi>
 800097e:	61b8      	str	r0, [r7, #24]
		int b = atoi(argv[2]);
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	3308      	adds	r3, #8
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4618      	mov	r0, r3
 8000988:	f008 fca6 	bl	80092d8 <atoi>
 800098c:	6178      	str	r0, [r7, #20]
		if((a>=0 && a<=7)!=0){
 800098e:	69bb      	ldr	r3, [r7, #24]
 8000990:	2b00      	cmp	r3, #0
 8000992:	db04      	blt.n	800099e <ledToggle+0x3e>
 8000994:	69bb      	ldr	r3, [r7, #24]
 8000996:	2b07      	cmp	r3, #7
 8000998:	dc01      	bgt.n	800099e <ledToggle+0x3e>
 800099a:	2301      	movs	r3, #1
 800099c:	e000      	b.n	80009a0 <ledToggle+0x40>
 800099e:	2300      	movs	r3, #0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d038      	beq.n	8000a16 <ledToggle+0xb6>
			if(b==0){
 80009a4:	697b      	ldr	r3, [r7, #20]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d10d      	bne.n	80009c6 <ledToggle+0x66>

				h_shell->drv.led(h_shell->led_num = a,0x12);
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	f8d3 3368 	ldr.w	r3, [r3, #872]	@ 0x368
 80009b0:	69ba      	ldr	r2, [r7, #24]
 80009b2:	b2d1      	uxtb	r1, r2
 80009b4:	68fa      	ldr	r2, [r7, #12]
 80009b6:	f882 1354 	strb.w	r1, [r2, #852]	@ 0x354
 80009ba:	68fa      	ldr	r2, [r7, #12]
 80009bc:	f892 2354 	ldrb.w	r2, [r2, #852]	@ 0x354
 80009c0:	2112      	movs	r1, #18
 80009c2:	4610      	mov	r0, r2
 80009c4:	4798      	blx	r3
			}
			if(b==1){
 80009c6:	697b      	ldr	r3, [r7, #20]
 80009c8:	2b01      	cmp	r3, #1
 80009ca:	d10e      	bne.n	80009ea <ledToggle+0x8a>

				h_shell->drv.led(h_shell->led_num = a,0x13);
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	f8d3 3368 	ldr.w	r3, [r3, #872]	@ 0x368
 80009d2:	69ba      	ldr	r2, [r7, #24]
 80009d4:	b2d1      	uxtb	r1, r2
 80009d6:	68fa      	ldr	r2, [r7, #12]
 80009d8:	f882 1354 	strb.w	r1, [r2, #852]	@ 0x354
 80009dc:	68fa      	ldr	r2, [r7, #12]
 80009de:	f892 2354 	ldrb.w	r2, [r2, #852]	@ 0x354
 80009e2:	2113      	movs	r1, #19
 80009e4:	4610      	mov	r0, r2
 80009e6:	4798      	blx	r3
 80009e8:	e015      	b.n	8000a16 <ledToggle+0xb6>
			}
			else{
				int size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Erreur, verifier la led ou le gpio\r\n");
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80009f0:	4a16      	ldr	r2, [pc, #88]	@ (8000a4c <ledToggle+0xec>)
 80009f2:	2128      	movs	r1, #40	@ 0x28
 80009f4:	4618      	mov	r0, r3
 80009f6:	f008 fe29 	bl	800964c <sniprintf>
 80009fa:	6138      	str	r0, [r7, #16]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 8000a02:	68fa      	ldr	r2, [r7, #12]
 8000a04:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000a08:	6939      	ldr	r1, [r7, #16]
 8000a0a:	b289      	uxth	r1, r1
 8000a0c:	4610      	mov	r0, r2
 8000a0e:	4798      	blx	r3
				return -2;
 8000a10:	f06f 0301 	mvn.w	r3, #1
 8000a14:	e016      	b.n	8000a44 <ledToggle+0xe4>
			}
		}

		return 0;
 8000a16:	2300      	movs	r3, #0
 8000a18:	e014      	b.n	8000a44 <ledToggle+0xe4>
	}
	else
	{
		int size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Erreur, pas le bon nombre d'arguments\r\n");
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000a20:	4a0b      	ldr	r2, [pc, #44]	@ (8000a50 <ledToggle+0xf0>)
 8000a22:	2128      	movs	r1, #40	@ 0x28
 8000a24:	4618      	mov	r0, r3
 8000a26:	f008 fe11 	bl	800964c <sniprintf>
 8000a2a:	61f8      	str	r0, [r7, #28]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 8000a32:	68fa      	ldr	r2, [r7, #12]
 8000a34:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000a38:	69f9      	ldr	r1, [r7, #28]
 8000a3a:	b289      	uxth	r1, r1
 8000a3c:	4610      	mov	r0, r2
 8000a3e:	4798      	blx	r3
		return -1;
 8000a40:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	3720      	adds	r7, #32
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	0800a81c 	.word	0x0800a81c
 8000a50:	0800a7f4 	.word	0x0800a7f4

08000a54 <task_chenillard>:

void task_chenillard(void * params) {
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b084      	sub	sp, #16
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
	h_shell_t *h_shell = (h_shell_t *)params;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	60bb      	str	r3, [r7, #8]
	uint8_t current_led_a = 0;
 8000a60:	2300      	movs	r3, #0
 8000a62:	73fb      	strb	r3, [r7, #15]
	uint8_t current_led_b = 4;
 8000a64:	2304      	movs	r3, #4
 8000a66:	73bb      	strb	r3, [r7, #14]
	while (1) {
		if (chenillard_running) {
 8000a68:	4b1d      	ldr	r3, [pc, #116]	@ (8000ae0 <task_chenillard+0x8c>)
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d031      	beq.n	8000ad6 <task_chenillard+0x82>
			h_shell->drv.led(h_shell->led_num = current_led_a,0x12);
 8000a72:	68bb      	ldr	r3, [r7, #8]
 8000a74:	f8d3 3368 	ldr.w	r3, [r3, #872]	@ 0x368
 8000a78:	68ba      	ldr	r2, [r7, #8]
 8000a7a:	7bf9      	ldrb	r1, [r7, #15]
 8000a7c:	f882 1354 	strb.w	r1, [r2, #852]	@ 0x354
 8000a80:	68ba      	ldr	r2, [r7, #8]
 8000a82:	f892 2354 	ldrb.w	r2, [r2, #852]	@ 0x354
 8000a86:	2112      	movs	r1, #18
 8000a88:	4610      	mov	r0, r2
 8000a8a:	4798      	blx	r3
			h_shell->drv.led(h_shell->led_num = current_led_b,0x13);
 8000a8c:	68bb      	ldr	r3, [r7, #8]
 8000a8e:	f8d3 3368 	ldr.w	r3, [r3, #872]	@ 0x368
 8000a92:	68ba      	ldr	r2, [r7, #8]
 8000a94:	7bb9      	ldrb	r1, [r7, #14]
 8000a96:	f882 1354 	strb.w	r1, [r2, #852]	@ 0x354
 8000a9a:	68ba      	ldr	r2, [r7, #8]
 8000a9c:	f892 2354 	ldrb.w	r2, [r2, #852]	@ 0x354
 8000aa0:	2113      	movs	r1, #19
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4798      	blx	r3
			current_led_a = (current_led_a + 1) % NUM_LEDS; // Passer à la LED suivante
 8000aa6:	7bfb      	ldrb	r3, [r7, #15]
 8000aa8:	3301      	adds	r3, #1
 8000aaa:	425a      	negs	r2, r3
 8000aac:	f003 0307 	and.w	r3, r3, #7
 8000ab0:	f002 0207 	and.w	r2, r2, #7
 8000ab4:	bf58      	it	pl
 8000ab6:	4253      	negpl	r3, r2
 8000ab8:	73fb      	strb	r3, [r7, #15]
			current_led_b = (current_led_b + 1) % NUM_LEDS;
 8000aba:	7bbb      	ldrb	r3, [r7, #14]
 8000abc:	3301      	adds	r3, #1
 8000abe:	425a      	negs	r2, r3
 8000ac0:	f003 0307 	and.w	r3, r3, #7
 8000ac4:	f002 0207 	and.w	r2, r2, #7
 8000ac8:	bf58      	it	pl
 8000aca:	4253      	negpl	r3, r2
 8000acc:	73bb      	strb	r3, [r7, #14]
			osDelay(200); // Délai entre deux LEDs (200 ms)
 8000ace:	20c8      	movs	r0, #200	@ 0xc8
 8000ad0:	f006 ff00 	bl	80078d4 <osDelay>
 8000ad4:	e7c8      	b.n	8000a68 <task_chenillard+0x14>
		} else {
			osDelay(50); // Petit délai pour éviter une boucle infinie rapide
 8000ad6:	2032      	movs	r0, #50	@ 0x32
 8000ad8:	f006 fefc 	bl	80078d4 <osDelay>
		if (chenillard_running) {
 8000adc:	e7c4      	b.n	8000a68 <task_chenillard+0x14>
 8000ade:	bf00      	nop
 8000ae0:	20000394 	.word	0x20000394

08000ae4 <chenillard>:
		}
	}
}


int chenillard(h_shell_t * h_shell, int argc, char ** argv){
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b086      	sub	sp, #24
 8000ae8:	af02      	add	r7, sp, #8
 8000aea:	60f8      	str	r0, [r7, #12]
 8000aec:	60b9      	str	r1, [r7, #8]
 8000aee:	607a      	str	r2, [r7, #4]
	if(chenillard_running == 0){
 8000af0:	4b19      	ldr	r3, [pc, #100]	@ (8000b58 <chenillard+0x74>)
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	b2db      	uxtb	r3, r3
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d111      	bne.n	8000b1e <chenillard+0x3a>
		chenillard_running = 1; // Activer le chenillard
 8000afa:	4b17      	ldr	r3, [pc, #92]	@ (8000b58 <chenillard+0x74>)
 8000afc:	2201      	movs	r2, #1
 8000afe:	701a      	strb	r2, [r3, #0]
		if (ChenillardTaskHandle == NULL) {
 8000b00:	4b16      	ldr	r3, [pc, #88]	@ (8000b5c <chenillard+0x78>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d121      	bne.n	8000b4c <chenillard+0x68>
			// Créer la tâche si elle n'existe pas
			xTaskCreate(task_chenillard, "ChenillardTask", 128, NULL, 1, &ChenillardTaskHandle);
 8000b08:	4b14      	ldr	r3, [pc, #80]	@ (8000b5c <chenillard+0x78>)
 8000b0a:	9301      	str	r3, [sp, #4]
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	9300      	str	r3, [sp, #0]
 8000b10:	2300      	movs	r3, #0
 8000b12:	2280      	movs	r2, #128	@ 0x80
 8000b14:	4912      	ldr	r1, [pc, #72]	@ (8000b60 <chenillard+0x7c>)
 8000b16:	4813      	ldr	r0, [pc, #76]	@ (8000b64 <chenillard+0x80>)
 8000b18:	f007 f804 	bl	8007b24 <xTaskCreate>
 8000b1c:	e016      	b.n	8000b4c <chenillard+0x68>
		}
	}
	else{
		chenillard_running = 0;
 8000b1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b58 <chenillard+0x74>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	701a      	strb	r2, [r3, #0]
		if (ChenillardTaskHandle != NULL) {
 8000b24:	4b0d      	ldr	r3, [pc, #52]	@ (8000b5c <chenillard+0x78>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d00f      	beq.n	8000b4c <chenillard+0x68>
			vTaskDelete(ChenillardTaskHandle); // Supprimer la tâche
 8000b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b5c <chenillard+0x78>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4618      	mov	r0, r3
 8000b32:	f007 f947 	bl	8007dc4 <vTaskDelete>
			ChenillardTaskHandle = NULL;
 8000b36:	4b09      	ldr	r3, [pc, #36]	@ (8000b5c <chenillard+0x78>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	601a      	str	r2, [r3, #0]
			MCP23S17_Write(MCPGPIOA, 0xff);
 8000b3c:	21ff      	movs	r1, #255	@ 0xff
 8000b3e:	2012      	movs	r0, #18
 8000b40:	f008 f99a 	bl	8008e78 <MCP23S17_Write>
			MCP23S17_Write(MCPGPIOB, 0xff);
 8000b44:	21ff      	movs	r1, #255	@ 0xff
 8000b46:	2013      	movs	r0, #19
 8000b48:	f008 f996 	bl	8008e78 <MCP23S17_Write>
		}
	}


	return 0;
 8000b4c:	2300      	movs	r3, #0
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	3710      	adds	r7, #16
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	20000394 	.word	0x20000394
 8000b5c:	20000390 	.word	0x20000390
 8000b60:	0800a844 	.word	0x0800a844
 8000b64:	08000a55 	.word	0x08000a55

08000b68 <task_shell>:


void task_shell(void * unused)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
	shell_init(&h_shell);
 8000b70:	4810      	ldr	r0, [pc, #64]	@ (8000bb4 <task_shell+0x4c>)
 8000b72:	f008 fa39 	bl	8008fe8 <shell_init>
	shell_add(&h_shell, 'f', fonction, "Une fonction inutile");
 8000b76:	4b10      	ldr	r3, [pc, #64]	@ (8000bb8 <task_shell+0x50>)
 8000b78:	4a10      	ldr	r2, [pc, #64]	@ (8000bbc <task_shell+0x54>)
 8000b7a:	2166      	movs	r1, #102	@ 0x66
 8000b7c:	480d      	ldr	r0, [pc, #52]	@ (8000bb4 <task_shell+0x4c>)
 8000b7e:	f008 fa75 	bl	800906c <shell_add>
	shell_add(&h_shell, 'a', addition, "Effectue une somme");
 8000b82:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc0 <task_shell+0x58>)
 8000b84:	4a0f      	ldr	r2, [pc, #60]	@ (8000bc4 <task_shell+0x5c>)
 8000b86:	2161      	movs	r1, #97	@ 0x61
 8000b88:	480a      	ldr	r0, [pc, #40]	@ (8000bb4 <task_shell+0x4c>)
 8000b8a:	f008 fa6f 	bl	800906c <shell_add>
	shell_add(&h_shell, 'b', ledToggle, "Allumer une led");
 8000b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc8 <task_shell+0x60>)
 8000b90:	4a0e      	ldr	r2, [pc, #56]	@ (8000bcc <task_shell+0x64>)
 8000b92:	2162      	movs	r1, #98	@ 0x62
 8000b94:	4807      	ldr	r0, [pc, #28]	@ (8000bb4 <task_shell+0x4c>)
 8000b96:	f008 fa69 	bl	800906c <shell_add>
	shell_add(&h_shell, 'c',chenillard, "Lancer chenillard/Arreter chenillard");
 8000b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8000bd0 <task_shell+0x68>)
 8000b9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000bd4 <task_shell+0x6c>)
 8000b9e:	2163      	movs	r1, #99	@ 0x63
 8000ba0:	4804      	ldr	r0, [pc, #16]	@ (8000bb4 <task_shell+0x4c>)
 8000ba2:	f008 fa63 	bl	800906c <shell_add>
	shell_run(&h_shell);	// boucle infinie
 8000ba6:	4803      	ldr	r0, [pc, #12]	@ (8000bb4 <task_shell+0x4c>)
 8000ba8:	f008 fb0c 	bl	80091c4 <shell_run>
}
 8000bac:	bf00      	nop
 8000bae:	3708      	adds	r7, #8
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	20000398 	.word	0x20000398
 8000bb8:	0800a854 	.word	0x0800a854
 8000bbc:	08000881 	.word	0x08000881
 8000bc0:	0800a86c 	.word	0x0800a86c
 8000bc4:	080008c1 	.word	0x080008c1
 8000bc8:	0800a880 	.word	0x0800a880
 8000bcc:	08000961 	.word	0x08000961
 8000bd0:	0800a890 	.word	0x0800a890
 8000bd4:	08000ae5 	.word	0x08000ae5

08000bd8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000bde:	f000 fd55 	bl	800168c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000be2:	f000 f857 	bl	8000c94 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8000be6:	f000 f8a6 	bl	8000d36 <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000bea:	f7ff fd1d 	bl	8000628 <MX_GPIO_Init>
	MX_DMA_Init();
 8000bee:	f7ff fcb7 	bl	8000560 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8000bf2:	f000 fc8d 	bl	8001510 <MX_USART2_UART_Init>
	MX_SPI3_Init();
 8000bf6:	f000 fa4d 	bl	8001094 <MX_SPI3_Init>
	MX_I2C2_Init();
 8000bfa:	f7ff fd91 	bl	8000720 <MX_I2C2_Init>
	MX_SAI2_Init();
 8000bfe:	f000 f8dd 	bl	8000dbc <MX_SAI2_Init>
	/* USER CODE BEGIN 2 */

	__HAL_SAI_ENABLE(&hsai_BlockA2);
 8000c02:	4b1a      	ldr	r3, [pc, #104]	@ (8000c6c <main+0x94>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	4b18      	ldr	r3, [pc, #96]	@ (8000c6c <main+0x94>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000c10:	601a      	str	r2, [r3, #0]
	sglt5000_get_CHIP_ID_val();
 8000c12:	f000 fa17 	bl	8001044 <sglt5000_get_CHIP_ID_val>

	h_shell.drv.receive = drv_uart2_receive;
 8000c16:	4b16      	ldr	r3, [pc, #88]	@ (8000c70 <main+0x98>)
 8000c18:	4a16      	ldr	r2, [pc, #88]	@ (8000c74 <main+0x9c>)
 8000c1a:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
	h_shell.drv.transmit = drv_uart2_transmit;
 8000c1e:	4b14      	ldr	r3, [pc, #80]	@ (8000c70 <main+0x98>)
 8000c20:	4a15      	ldr	r2, [pc, #84]	@ (8000c78 <main+0xa0>)
 8000c22:	f8c3 2358 	str.w	r2, [r3, #856]	@ 0x358
	h_shell.drv.init = MCP23S17_Init;
 8000c26:	4b12      	ldr	r3, [pc, #72]	@ (8000c70 <main+0x98>)
 8000c28:	4a14      	ldr	r2, [pc, #80]	@ (8000c7c <main+0xa4>)
 8000c2a:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
	h_shell.drv.led = drv_led;
 8000c2e:	4b10      	ldr	r3, [pc, #64]	@ (8000c70 <main+0x98>)
 8000c30:	4a13      	ldr	r2, [pc, #76]	@ (8000c80 <main+0xa8>)
 8000c32:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368


	if (xTaskCreate(task_shell, "Shell", TASK_SHELL_STACK_DEPTH, NULL, TASK_SHELL_PRIORITY, &h_task_shell) != pdPASS)
 8000c36:	4b13      	ldr	r3, [pc, #76]	@ (8000c84 <main+0xac>)
 8000c38:	9301      	str	r3, [sp, #4]
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	9300      	str	r3, [sp, #0]
 8000c3e:	2300      	movs	r3, #0
 8000c40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c44:	4910      	ldr	r1, [pc, #64]	@ (8000c88 <main+0xb0>)
 8000c46:	4811      	ldr	r0, [pc, #68]	@ (8000c8c <main+0xb4>)
 8000c48:	f006 ff6c 	bl	8007b24 <xTaskCreate>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b01      	cmp	r3, #1
 8000c50:	d004      	beq.n	8000c5c <main+0x84>
	{
		printf("Error creating task shell\r\n");
 8000c52:	480f      	ldr	r0, [pc, #60]	@ (8000c90 <main+0xb8>)
 8000c54:	f008 fcf2 	bl	800963c <puts>
		Error_Handler();
 8000c58:	f000 f8aa 	bl	8000db0 <Error_Handler>
	}

	vTaskStartScheduler();
 8000c5c:	f007 f978 	bl	8007f50 <vTaskStartScheduler>
	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 8000c60:	f7ff fcbe 	bl	80005e0 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 8000c64:	f006 fde3 	bl	800782e <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000c68:	bf00      	nop
 8000c6a:	e7fd      	b.n	8000c68 <main+0x90>
 8000c6c:	20000704 	.word	0x20000704
 8000c70:	20000398 	.word	0x20000398
 8000c74:	08008f19 	.word	0x08008f19
 8000c78:	08008f41 	.word	0x08008f41
 8000c7c:	08008e35 	.word	0x08008e35
 8000c80:	08008ec9 	.word	0x08008ec9
 8000c84:	2000038c 	.word	0x2000038c
 8000c88:	0800a8b8 	.word	0x0800a8b8
 8000c8c:	08000b69 	.word	0x08000b69
 8000c90:	0800a8c0 	.word	0x0800a8c0

08000c94 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b096      	sub	sp, #88	@ 0x58
 8000c98:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c9a:	f107 0314 	add.w	r3, r7, #20
 8000c9e:	2244      	movs	r2, #68	@ 0x44
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f008 fdde 	bl	8009864 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ca8:	463b      	mov	r3, r7
 8000caa:	2200      	movs	r2, #0
 8000cac:	601a      	str	r2, [r3, #0]
 8000cae:	605a      	str	r2, [r3, #4]
 8000cb0:	609a      	str	r2, [r3, #8]
 8000cb2:	60da      	str	r2, [r3, #12]
 8000cb4:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000cb6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000cba:	f001 fe7b 	bl	80029b4 <HAL_PWREx_ControlVoltageScaling>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <SystemClock_Config+0x34>
	{
		Error_Handler();
 8000cc4:	f000 f874 	bl	8000db0 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cc8:	2302      	movs	r3, #2
 8000cca:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ccc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000cd0:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cd2:	2310      	movs	r3, #16
 8000cd4:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cd6:	2302      	movs	r3, #2
 8000cd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 8000ce2:	230a      	movs	r3, #10
 8000ce4:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000ce6:	2307      	movs	r3, #7
 8000ce8:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000cea:	2302      	movs	r3, #2
 8000cec:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000cee:	2302      	movs	r3, #2
 8000cf0:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cf2:	f107 0314 	add.w	r3, r7, #20
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f001 feb2 	bl	8002a60 <HAL_RCC_OscConfig>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <SystemClock_Config+0x72>
	{
		Error_Handler();
 8000d02:	f000 f855 	bl	8000db0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d06:	230f      	movs	r3, #15
 8000d08:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d0a:	2303      	movs	r3, #3
 8000d0c:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d12:	2300      	movs	r3, #0
 8000d14:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d16:	2300      	movs	r3, #0
 8000d18:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d1a:	463b      	mov	r3, r7
 8000d1c:	2104      	movs	r1, #4
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f002 fa7a 	bl	8003218 <HAL_RCC_ClockConfig>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <SystemClock_Config+0x9a>
	{
		Error_Handler();
 8000d2a:	f000 f841 	bl	8000db0 <Error_Handler>
	}
}
 8000d2e:	bf00      	nop
 8000d30:	3758      	adds	r7, #88	@ 0x58
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}

08000d36 <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 8000d36:	b580      	push	{r7, lr}
 8000d38:	b0a2      	sub	sp, #136	@ 0x88
 8000d3a:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d3c:	463b      	mov	r3, r7
 8000d3e:	2288      	movs	r2, #136	@ 0x88
 8000d40:	2100      	movs	r1, #0
 8000d42:	4618      	mov	r0, r3
 8000d44:	f008 fd8e 	bl	8009864 <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8000d48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d4c:	603b      	str	r3, [r7, #0]
	PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	66bb      	str	r3, [r7, #104]	@ 0x68
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000d52:	2302      	movs	r3, #2
 8000d54:	607b      	str	r3, [r7, #4]
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000d56:	2301      	movs	r3, #1
 8000d58:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.PLLSAI1.PLLSAI1N = 13;
 8000d5a:	230d      	movs	r3, #13
 8000d5c:	60fb      	str	r3, [r7, #12]
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 8000d5e:	2311      	movs	r3, #17
 8000d60:	613b      	str	r3, [r7, #16]
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000d62:	2302      	movs	r3, #2
 8000d64:	617b      	str	r3, [r7, #20]
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000d66:	2302      	movs	r3, #2
 8000d68:	61bb      	str	r3, [r7, #24]
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8000d6a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d6e:	61fb      	str	r3, [r7, #28]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d70:	463b      	mov	r3, r7
 8000d72:	4618      	mov	r0, r3
 8000d74:	f002 fca6 	bl	80036c4 <HAL_RCCEx_PeriphCLKConfig>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <PeriphCommonClock_Config+0x4c>
	{
		Error_Handler();
 8000d7e:	f000 f817 	bl	8000db0 <Error_Handler>
	}
}
 8000d82:	bf00      	nop
 8000d84:	3788      	adds	r7, #136	@ 0x88
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
	...

08000d8c <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM1) {
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a04      	ldr	r2, [pc, #16]	@ (8000dac <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d101      	bne.n	8000da2 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000d9e:	f000 fc95 	bl	80016cc <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000da2:	bf00      	nop
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	40012c00 	.word	0x40012c00

08000db0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000db4:	b672      	cpsid	i
}
 8000db6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000db8:	bf00      	nop
 8000dba:	e7fd      	b.n	8000db8 <Error_Handler+0x8>

08000dbc <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8000dc0:	4b2a      	ldr	r3, [pc, #168]	@ (8000e6c <MX_SAI2_Init+0xb0>)
 8000dc2:	4a2b      	ldr	r2, [pc, #172]	@ (8000e70 <MX_SAI2_Init+0xb4>)
 8000dc4:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000dc6:	4b29      	ldr	r3, [pc, #164]	@ (8000e6c <MX_SAI2_Init+0xb0>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000dcc:	4b27      	ldr	r3, [pc, #156]	@ (8000e6c <MX_SAI2_Init+0xb0>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000dd2:	4b26      	ldr	r3, [pc, #152]	@ (8000e6c <MX_SAI2_Init+0xb0>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000dd8:	4b24      	ldr	r3, [pc, #144]	@ (8000e6c <MX_SAI2_Init+0xb0>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000dde:	4b23      	ldr	r3, [pc, #140]	@ (8000e6c <MX_SAI2_Init+0xb0>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8000de4:	4b21      	ldr	r3, [pc, #132]	@ (8000e6c <MX_SAI2_Init+0xb0>)
 8000de6:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000dea:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000dec:	4b1f      	ldr	r3, [pc, #124]	@ (8000e6c <MX_SAI2_Init+0xb0>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000df2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e6c <MX_SAI2_Init+0xb0>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000df8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e6c <MX_SAI2_Init+0xb0>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000dfe:	4b1b      	ldr	r3, [pc, #108]	@ (8000e6c <MX_SAI2_Init+0xb0>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000e04:	2302      	movs	r3, #2
 8000e06:	2200      	movs	r2, #0
 8000e08:	2100      	movs	r1, #0
 8000e0a:	4818      	ldr	r0, [pc, #96]	@ (8000e6c <MX_SAI2_Init+0xb0>)
 8000e0c:	f003 ff74 	bl	8004cf8 <HAL_SAI_InitProtocol>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8000e16:	f7ff ffcb 	bl	8000db0 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000e1a:	4b16      	ldr	r3, [pc, #88]	@ (8000e74 <MX_SAI2_Init+0xb8>)
 8000e1c:	4a16      	ldr	r2, [pc, #88]	@ (8000e78 <MX_SAI2_Init+0xbc>)
 8000e1e:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000e20:	4b14      	ldr	r3, [pc, #80]	@ (8000e74 <MX_SAI2_Init+0xb8>)
 8000e22:	2203      	movs	r2, #3
 8000e24:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000e26:	4b13      	ldr	r3, [pc, #76]	@ (8000e74 <MX_SAI2_Init+0xb8>)
 8000e28:	2201      	movs	r2, #1
 8000e2a:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000e2c:	4b11      	ldr	r3, [pc, #68]	@ (8000e74 <MX_SAI2_Init+0xb8>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000e32:	4b10      	ldr	r3, [pc, #64]	@ (8000e74 <MX_SAI2_Init+0xb8>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000e38:	4b0e      	ldr	r3, [pc, #56]	@ (8000e74 <MX_SAI2_Init+0xb8>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8000e74 <MX_SAI2_Init+0xb8>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000e44:	4b0b      	ldr	r3, [pc, #44]	@ (8000e74 <MX_SAI2_Init+0xb8>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000e4a:	4b0a      	ldr	r3, [pc, #40]	@ (8000e74 <MX_SAI2_Init+0xb8>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000e50:	2302      	movs	r3, #2
 8000e52:	2200      	movs	r2, #0
 8000e54:	2100      	movs	r1, #0
 8000e56:	4807      	ldr	r0, [pc, #28]	@ (8000e74 <MX_SAI2_Init+0xb8>)
 8000e58:	f003 ff4e 	bl	8004cf8 <HAL_SAI_InitProtocol>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8000e62:	f7ff ffa5 	bl	8000db0 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000e66:	bf00      	nop
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	20000704 	.word	0x20000704
 8000e70:	40015804 	.word	0x40015804
 8000e74:	20000788 	.word	0x20000788
 8000e78:	40015824 	.word	0x40015824

08000e7c <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b08a      	sub	sp, #40	@ 0x28
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a64      	ldr	r2, [pc, #400]	@ (800101c <HAL_SAI_MspInit+0x1a0>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d15e      	bne.n	8000f4c <HAL_SAI_MspInit+0xd0>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 8000e8e:	4b64      	ldr	r3, [pc, #400]	@ (8001020 <HAL_SAI_MspInit+0x1a4>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d113      	bne.n	8000ebe <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000e96:	4b63      	ldr	r3, [pc, #396]	@ (8001024 <HAL_SAI_MspInit+0x1a8>)
 8000e98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e9a:	4a62      	ldr	r2, [pc, #392]	@ (8001024 <HAL_SAI_MspInit+0x1a8>)
 8000e9c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ea0:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ea2:	4b60      	ldr	r3, [pc, #384]	@ (8001024 <HAL_SAI_MspInit+0x1a8>)
 8000ea4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ea6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000eaa:	613b      	str	r3, [r7, #16]
 8000eac:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8000eae:	2200      	movs	r2, #0
 8000eb0:	2105      	movs	r1, #5
 8000eb2:	204b      	movs	r0, #75	@ 0x4b
 8000eb4:	f000 fce2 	bl	800187c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8000eb8:	204b      	movs	r0, #75	@ 0x4b
 8000eba:	f000 fcfb 	bl	80018b4 <HAL_NVIC_EnableIRQ>
    }
    SAI2_client ++;
 8000ebe:	4b58      	ldr	r3, [pc, #352]	@ (8001020 <HAL_SAI_MspInit+0x1a4>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	4a56      	ldr	r2, [pc, #344]	@ (8001020 <HAL_SAI_MspInit+0x1a4>)
 8000ec6:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000ec8:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000ecc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ece:	2302      	movs	r3, #2
 8000ed0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000eda:	230d      	movs	r3, #13
 8000edc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ede:	f107 0314 	add.w	r3, r7, #20
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	4850      	ldr	r0, [pc, #320]	@ (8001028 <HAL_SAI_MspInit+0x1ac>)
 8000ee6:	f000 fed9 	bl	8001c9c <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 8000eea:	4b50      	ldr	r3, [pc, #320]	@ (800102c <HAL_SAI_MspInit+0x1b0>)
 8000eec:	4a50      	ldr	r2, [pc, #320]	@ (8001030 <HAL_SAI_MspInit+0x1b4>)
 8000eee:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 8000ef0:	4b4e      	ldr	r3, [pc, #312]	@ (800102c <HAL_SAI_MspInit+0x1b0>)
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000ef6:	4b4d      	ldr	r3, [pc, #308]	@ (800102c <HAL_SAI_MspInit+0x1b0>)
 8000ef8:	2210      	movs	r2, #16
 8000efa:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8000efc:	4b4b      	ldr	r3, [pc, #300]	@ (800102c <HAL_SAI_MspInit+0x1b0>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8000f02:	4b4a      	ldr	r3, [pc, #296]	@ (800102c <HAL_SAI_MspInit+0x1b0>)
 8000f04:	2280      	movs	r2, #128	@ 0x80
 8000f06:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f08:	4b48      	ldr	r3, [pc, #288]	@ (800102c <HAL_SAI_MspInit+0x1b0>)
 8000f0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f0e:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f10:	4b46      	ldr	r3, [pc, #280]	@ (800102c <HAL_SAI_MspInit+0x1b0>)
 8000f12:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f16:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8000f18:	4b44      	ldr	r3, [pc, #272]	@ (800102c <HAL_SAI_MspInit+0x1b0>)
 8000f1a:	2220      	movs	r2, #32
 8000f1c:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 8000f1e:	4b43      	ldr	r3, [pc, #268]	@ (800102c <HAL_SAI_MspInit+0x1b0>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8000f24:	4841      	ldr	r0, [pc, #260]	@ (800102c <HAL_SAI_MspInit+0x1b0>)
 8000f26:	f000 fcd3 	bl	80018d0 <HAL_DMA_Init>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <HAL_SAI_MspInit+0xb8>
    {
      Error_Handler();
 8000f30:	f7ff ff3e 	bl	8000db0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	4a3d      	ldr	r2, [pc, #244]	@ (800102c <HAL_SAI_MspInit+0x1b0>)
 8000f38:	671a      	str	r2, [r3, #112]	@ 0x70
 8000f3a:	4a3c      	ldr	r2, [pc, #240]	@ (800102c <HAL_SAI_MspInit+0x1b0>)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	4a3a      	ldr	r2, [pc, #232]	@ (800102c <HAL_SAI_MspInit+0x1b0>)
 8000f44:	66da      	str	r2, [r3, #108]	@ 0x6c
 8000f46:	4a39      	ldr	r2, [pc, #228]	@ (800102c <HAL_SAI_MspInit+0x1b0>)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a38      	ldr	r2, [pc, #224]	@ (8001034 <HAL_SAI_MspInit+0x1b8>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d15e      	bne.n	8001014 <HAL_SAI_MspInit+0x198>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 8000f56:	4b32      	ldr	r3, [pc, #200]	@ (8001020 <HAL_SAI_MspInit+0x1a4>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d113      	bne.n	8000f86 <HAL_SAI_MspInit+0x10a>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000f5e:	4b31      	ldr	r3, [pc, #196]	@ (8001024 <HAL_SAI_MspInit+0x1a8>)
 8000f60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f62:	4a30      	ldr	r2, [pc, #192]	@ (8001024 <HAL_SAI_MspInit+0x1a8>)
 8000f64:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f68:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f6a:	4b2e      	ldr	r3, [pc, #184]	@ (8001024 <HAL_SAI_MspInit+0x1a8>)
 8000f6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f72:	60fb      	str	r3, [r7, #12]
 8000f74:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8000f76:	2200      	movs	r2, #0
 8000f78:	2105      	movs	r1, #5
 8000f7a:	204b      	movs	r0, #75	@ 0x4b
 8000f7c:	f000 fc7e 	bl	800187c <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8000f80:	204b      	movs	r0, #75	@ 0x4b
 8000f82:	f000 fc97 	bl	80018b4 <HAL_NVIC_EnableIRQ>
      }
    SAI2_client ++;
 8000f86:	4b26      	ldr	r3, [pc, #152]	@ (8001020 <HAL_SAI_MspInit+0x1a4>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	4a24      	ldr	r2, [pc, #144]	@ (8001020 <HAL_SAI_MspInit+0x1a4>)
 8000f8e:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000f90:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f96:	2302      	movs	r3, #2
 8000f98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000fa2:	230d      	movs	r3, #13
 8000fa4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fa6:	f107 0314 	add.w	r3, r7, #20
 8000faa:	4619      	mov	r1, r3
 8000fac:	4822      	ldr	r0, [pc, #136]	@ (8001038 <HAL_SAI_MspInit+0x1bc>)
 8000fae:	f000 fe75 	bl	8001c9c <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 8000fb2:	4b22      	ldr	r3, [pc, #136]	@ (800103c <HAL_SAI_MspInit+0x1c0>)
 8000fb4:	4a22      	ldr	r2, [pc, #136]	@ (8001040 <HAL_SAI_MspInit+0x1c4>)
 8000fb6:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 8000fb8:	4b20      	ldr	r3, [pc, #128]	@ (800103c <HAL_SAI_MspInit+0x1c0>)
 8000fba:	2201      	movs	r2, #1
 8000fbc:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fbe:	4b1f      	ldr	r3, [pc, #124]	@ (800103c <HAL_SAI_MspInit+0x1c0>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800103c <HAL_SAI_MspInit+0x1c0>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8000fca:	4b1c      	ldr	r3, [pc, #112]	@ (800103c <HAL_SAI_MspInit+0x1c0>)
 8000fcc:	2280      	movs	r2, #128	@ 0x80
 8000fce:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000fd0:	4b1a      	ldr	r3, [pc, #104]	@ (800103c <HAL_SAI_MspInit+0x1c0>)
 8000fd2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fd6:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000fd8:	4b18      	ldr	r3, [pc, #96]	@ (800103c <HAL_SAI_MspInit+0x1c0>)
 8000fda:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000fde:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8000fe0:	4b16      	ldr	r3, [pc, #88]	@ (800103c <HAL_SAI_MspInit+0x1c0>)
 8000fe2:	2220      	movs	r2, #32
 8000fe4:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8000fe6:	4b15      	ldr	r3, [pc, #84]	@ (800103c <HAL_SAI_MspInit+0x1c0>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8000fec:	4813      	ldr	r0, [pc, #76]	@ (800103c <HAL_SAI_MspInit+0x1c0>)
 8000fee:	f000 fc6f 	bl	80018d0 <HAL_DMA_Init>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <HAL_SAI_MspInit+0x180>
    {
      Error_Handler();
 8000ff8:	f7ff feda 	bl	8000db0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	4a0f      	ldr	r2, [pc, #60]	@ (800103c <HAL_SAI_MspInit+0x1c0>)
 8001000:	671a      	str	r2, [r3, #112]	@ 0x70
 8001002:	4a0e      	ldr	r2, [pc, #56]	@ (800103c <HAL_SAI_MspInit+0x1c0>)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	4a0c      	ldr	r2, [pc, #48]	@ (800103c <HAL_SAI_MspInit+0x1c0>)
 800100c:	66da      	str	r2, [r3, #108]	@ 0x6c
 800100e:	4a0b      	ldr	r2, [pc, #44]	@ (800103c <HAL_SAI_MspInit+0x1c0>)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 8001014:	bf00      	nop
 8001016:	3728      	adds	r7, #40	@ 0x28
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	40015804 	.word	0x40015804
 8001020:	2000089c 	.word	0x2000089c
 8001024:	40021000 	.word	0x40021000
 8001028:	48000400 	.word	0x48000400
 800102c:	2000080c 	.word	0x2000080c
 8001030:	4002006c 	.word	0x4002006c
 8001034:	40015824 	.word	0x40015824
 8001038:	48000800 	.word	0x48000800
 800103c:	20000854 	.word	0x20000854
 8001040:	40020080 	.word	0x40020080

08001044 <sglt5000_get_CHIP_ID_val>:
#include "sgtl5000.h"
#include "stm32l4xx_hal.h"

extern I2C_HandleTypeDef hi2c2;

int sglt5000_get_CHIP_ID_val(void){
 8001044:	b580      	push	{r7, lr}
 8001046:	b086      	sub	sp, #24
 8001048:	af04      	add	r7, sp, #16
	uint8_t pData[1];
	if (HAL_I2C_Mem_Read(&hi2c2, SGTL5000_ADDR, CHIP_ID,CHIP_ID_REG_SIZE, pData, sizeof(pData), HAL_MAX_DELAY)== HAL_OK){
 800104a:	f04f 33ff 	mov.w	r3, #4294967295
 800104e:	9302      	str	r3, [sp, #8]
 8001050:	2301      	movs	r3, #1
 8001052:	9301      	str	r3, [sp, #4]
 8001054:	1d3b      	adds	r3, r7, #4
 8001056:	9300      	str	r3, [sp, #0]
 8001058:	2310      	movs	r3, #16
 800105a:	2200      	movs	r2, #0
 800105c:	2128      	movs	r1, #40	@ 0x28
 800105e:	480a      	ldr	r0, [pc, #40]	@ (8001088 <sglt5000_get_CHIP_ID_val+0x44>)
 8001060:	f001 f87a 	bl	8002158 <HAL_I2C_Mem_Read>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d106      	bne.n	8001078 <sglt5000_get_CHIP_ID_val+0x34>
		printf("CHIP_ID value : %d\r\n", pData[1]);
 800106a:	797b      	ldrb	r3, [r7, #5]
 800106c:	4619      	mov	r1, r3
 800106e:	4807      	ldr	r0, [pc, #28]	@ (800108c <sglt5000_get_CHIP_ID_val+0x48>)
 8001070:	f008 fa7c 	bl	800956c <iprintf>
		return 1;
 8001074:	2301      	movs	r3, #1
 8001076:	e003      	b.n	8001080 <sglt5000_get_CHIP_ID_val+0x3c>
	}
	else{
		printf("Error");
 8001078:	4805      	ldr	r0, [pc, #20]	@ (8001090 <sglt5000_get_CHIP_ID_val+0x4c>)
 800107a:	f008 fa77 	bl	800956c <iprintf>
		return 0;
 800107e:	2300      	movs	r3, #0
	}
}
 8001080:	4618      	mov	r0, r3
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	20000338 	.word	0x20000338
 800108c:	0800a8dc 	.word	0x0800a8dc
 8001090:	0800a8f4 	.word	0x0800a8f4

08001094 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001098:	4b1b      	ldr	r3, [pc, #108]	@ (8001108 <MX_SPI3_Init+0x74>)
 800109a:	4a1c      	ldr	r2, [pc, #112]	@ (800110c <MX_SPI3_Init+0x78>)
 800109c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800109e:	4b1a      	ldr	r3, [pc, #104]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010a0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80010a4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80010a6:	4b18      	ldr	r3, [pc, #96]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80010ac:	4b16      	ldr	r3, [pc, #88]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010ae:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80010b2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010b4:	4b14      	ldr	r3, [pc, #80]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010ba:	4b13      	ldr	r3, [pc, #76]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010bc:	2200      	movs	r2, #0
 80010be:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80010c0:	4b11      	ldr	r3, [pc, #68]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010c6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80010c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010ca:	2210      	movs	r2, #16
 80010cc:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80010d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010da:	4b0b      	ldr	r3, [pc, #44]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010dc:	2200      	movs	r2, #0
 80010de:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80010e0:	4b09      	ldr	r3, [pc, #36]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010e2:	2207      	movs	r2, #7
 80010e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80010e6:	4b08      	ldr	r3, [pc, #32]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80010ec:	4b06      	ldr	r3, [pc, #24]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010ee:	2208      	movs	r2, #8
 80010f0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80010f2:	4805      	ldr	r0, [pc, #20]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010f4:	f004 fb5d 	bl	80057b2 <HAL_SPI_Init>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80010fe:	f7ff fe57 	bl	8000db0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001102:	bf00      	nop
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	200008a0 	.word	0x200008a0
 800110c:	40003c00 	.word	0x40003c00

08001110 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b08a      	sub	sp, #40	@ 0x28
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001118:	f107 0314 	add.w	r3, r7, #20
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
 8001126:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a25      	ldr	r2, [pc, #148]	@ (80011c4 <HAL_SPI_MspInit+0xb4>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d144      	bne.n	80011bc <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001132:	4b25      	ldr	r3, [pc, #148]	@ (80011c8 <HAL_SPI_MspInit+0xb8>)
 8001134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001136:	4a24      	ldr	r2, [pc, #144]	@ (80011c8 <HAL_SPI_MspInit+0xb8>)
 8001138:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800113c:	6593      	str	r3, [r2, #88]	@ 0x58
 800113e:	4b22      	ldr	r3, [pc, #136]	@ (80011c8 <HAL_SPI_MspInit+0xb8>)
 8001140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001142:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001146:	613b      	str	r3, [r7, #16]
 8001148:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800114a:	4b1f      	ldr	r3, [pc, #124]	@ (80011c8 <HAL_SPI_MspInit+0xb8>)
 800114c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114e:	4a1e      	ldr	r2, [pc, #120]	@ (80011c8 <HAL_SPI_MspInit+0xb8>)
 8001150:	f043 0304 	orr.w	r3, r3, #4
 8001154:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001156:	4b1c      	ldr	r3, [pc, #112]	@ (80011c8 <HAL_SPI_MspInit+0xb8>)
 8001158:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800115a:	f003 0304 	and.w	r3, r3, #4
 800115e:	60fb      	str	r3, [r7, #12]
 8001160:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001162:	4b19      	ldr	r3, [pc, #100]	@ (80011c8 <HAL_SPI_MspInit+0xb8>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001166:	4a18      	ldr	r2, [pc, #96]	@ (80011c8 <HAL_SPI_MspInit+0xb8>)
 8001168:	f043 0302 	orr.w	r3, r3, #2
 800116c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800116e:	4b16      	ldr	r3, [pc, #88]	@ (80011c8 <HAL_SPI_MspInit+0xb8>)
 8001170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001172:	f003 0302 	and.w	r3, r3, #2
 8001176:	60bb      	str	r3, [r7, #8]
 8001178:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800117a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800117e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001180:	2302      	movs	r3, #2
 8001182:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001184:	2300      	movs	r3, #0
 8001186:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001188:	2303      	movs	r3, #3
 800118a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800118c:	2306      	movs	r3, #6
 800118e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001190:	f107 0314 	add.w	r3, r7, #20
 8001194:	4619      	mov	r1, r3
 8001196:	480d      	ldr	r0, [pc, #52]	@ (80011cc <HAL_SPI_MspInit+0xbc>)
 8001198:	f000 fd80 	bl	8001c9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800119c:	2320      	movs	r3, #32
 800119e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a0:	2302      	movs	r3, #2
 80011a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a4:	2300      	movs	r3, #0
 80011a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011a8:	2303      	movs	r3, #3
 80011aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80011ac:	2306      	movs	r3, #6
 80011ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b0:	f107 0314 	add.w	r3, r7, #20
 80011b4:	4619      	mov	r1, r3
 80011b6:	4806      	ldr	r0, [pc, #24]	@ (80011d0 <HAL_SPI_MspInit+0xc0>)
 80011b8:	f000 fd70 	bl	8001c9c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80011bc:	bf00      	nop
 80011be:	3728      	adds	r7, #40	@ 0x28
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	40003c00 	.word	0x40003c00
 80011c8:	40021000 	.word	0x40021000
 80011cc:	48000800 	.word	0x48000800
 80011d0:	48000400 	.word	0x48000400

080011d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011da:	4b11      	ldr	r3, [pc, #68]	@ (8001220 <HAL_MspInit+0x4c>)
 80011dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011de:	4a10      	ldr	r2, [pc, #64]	@ (8001220 <HAL_MspInit+0x4c>)
 80011e0:	f043 0301 	orr.w	r3, r3, #1
 80011e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80011e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001220 <HAL_MspInit+0x4c>)
 80011e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	607b      	str	r3, [r7, #4]
 80011f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001220 <HAL_MspInit+0x4c>)
 80011f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001220 <HAL_MspInit+0x4c>)
 80011f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80011fe:	4b08      	ldr	r3, [pc, #32]	@ (8001220 <HAL_MspInit+0x4c>)
 8001200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001202:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001206:	603b      	str	r3, [r7, #0]
 8001208:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800120a:	2200      	movs	r2, #0
 800120c:	210f      	movs	r1, #15
 800120e:	f06f 0001 	mvn.w	r0, #1
 8001212:	f000 fb33 	bl	800187c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001216:	bf00      	nop
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	40021000 	.word	0x40021000

08001224 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b08c      	sub	sp, #48	@ 0x30
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 800122c:	2300      	movs	r3, #0
 800122e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001232:	4b2e      	ldr	r3, [pc, #184]	@ (80012ec <HAL_InitTick+0xc8>)
 8001234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001236:	4a2d      	ldr	r2, [pc, #180]	@ (80012ec <HAL_InitTick+0xc8>)
 8001238:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800123c:	6613      	str	r3, [r2, #96]	@ 0x60
 800123e:	4b2b      	ldr	r3, [pc, #172]	@ (80012ec <HAL_InitTick+0xc8>)
 8001240:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001242:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001246:	60bb      	str	r3, [r7, #8]
 8001248:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800124a:	f107 020c 	add.w	r2, r7, #12
 800124e:	f107 0310 	add.w	r3, r7, #16
 8001252:	4611      	mov	r1, r2
 8001254:	4618      	mov	r0, r3
 8001256:	f002 f9a3 	bl	80035a0 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800125a:	f002 f98b 	bl	8003574 <HAL_RCC_GetPCLK2Freq>
 800125e:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001262:	4a23      	ldr	r2, [pc, #140]	@ (80012f0 <HAL_InitTick+0xcc>)
 8001264:	fba2 2303 	umull	r2, r3, r2, r3
 8001268:	0c9b      	lsrs	r3, r3, #18
 800126a:	3b01      	subs	r3, #1
 800126c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800126e:	4b21      	ldr	r3, [pc, #132]	@ (80012f4 <HAL_InitTick+0xd0>)
 8001270:	4a21      	ldr	r2, [pc, #132]	@ (80012f8 <HAL_InitTick+0xd4>)
 8001272:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001274:	4b1f      	ldr	r3, [pc, #124]	@ (80012f4 <HAL_InitTick+0xd0>)
 8001276:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800127a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800127c:	4a1d      	ldr	r2, [pc, #116]	@ (80012f4 <HAL_InitTick+0xd0>)
 800127e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001280:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001282:	4b1c      	ldr	r3, [pc, #112]	@ (80012f4 <HAL_InitTick+0xd0>)
 8001284:	2200      	movs	r2, #0
 8001286:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001288:	4b1a      	ldr	r3, [pc, #104]	@ (80012f4 <HAL_InitTick+0xd0>)
 800128a:	2200      	movs	r2, #0
 800128c:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800128e:	4b19      	ldr	r3, [pc, #100]	@ (80012f4 <HAL_InitTick+0xd0>)
 8001290:	2200      	movs	r2, #0
 8001292:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001294:	4817      	ldr	r0, [pc, #92]	@ (80012f4 <HAL_InitTick+0xd0>)
 8001296:	f004 fe09 	bl	8005eac <HAL_TIM_Base_Init>
 800129a:	4603      	mov	r3, r0
 800129c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80012a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d11b      	bne.n	80012e0 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80012a8:	4812      	ldr	r0, [pc, #72]	@ (80012f4 <HAL_InitTick+0xd0>)
 80012aa:	f004 fe61 	bl	8005f70 <HAL_TIM_Base_Start_IT>
 80012ae:	4603      	mov	r3, r0
 80012b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80012b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d111      	bne.n	80012e0 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80012bc:	2019      	movs	r0, #25
 80012be:	f000 faf9 	bl	80018b4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2b0f      	cmp	r3, #15
 80012c6:	d808      	bhi.n	80012da <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 80012c8:	2200      	movs	r2, #0
 80012ca:	6879      	ldr	r1, [r7, #4]
 80012cc:	2019      	movs	r0, #25
 80012ce:	f000 fad5 	bl	800187c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012d2:	4a0a      	ldr	r2, [pc, #40]	@ (80012fc <HAL_InitTick+0xd8>)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	6013      	str	r3, [r2, #0]
 80012d8:	e002      	b.n	80012e0 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80012e0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3730      	adds	r7, #48	@ 0x30
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	40021000 	.word	0x40021000
 80012f0:	431bde83 	.word	0x431bde83
 80012f4:	20000904 	.word	0x20000904
 80012f8:	40012c00 	.word	0x40012c00
 80012fc:	20000004 	.word	0x20000004

08001300 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001304:	bf00      	nop
 8001306:	e7fd      	b.n	8001304 <NMI_Handler+0x4>

08001308 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800130c:	bf00      	nop
 800130e:	e7fd      	b.n	800130c <HardFault_Handler+0x4>

08001310 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001314:	bf00      	nop
 8001316:	e7fd      	b.n	8001314 <MemManage_Handler+0x4>

08001318 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800131c:	bf00      	nop
 800131e:	e7fd      	b.n	800131c <BusFault_Handler+0x4>

08001320 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001324:	bf00      	nop
 8001326:	e7fd      	b.n	8001324 <UsageFault_Handler+0x4>

08001328 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800132c:	bf00      	nop
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
	...

08001338 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 800133c:	4802      	ldr	r0, [pc, #8]	@ (8001348 <DMA1_Channel6_IRQHandler+0x10>)
 800133e:	f000 fbfe 	bl	8001b3e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	2000080c 	.word	0x2000080c

0800134c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8001350:	4802      	ldr	r0, [pc, #8]	@ (800135c <DMA1_Channel7_IRQHandler+0x10>)
 8001352:	f000 fbf4 	bl	8001b3e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001356:	bf00      	nop
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	20000854 	.word	0x20000854

08001360 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001364:	4802      	ldr	r0, [pc, #8]	@ (8001370 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001366:	f004 fe73 	bl	8006050 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800136a:	bf00      	nop
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	20000904 	.word	0x20000904

08001374 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001378:	4802      	ldr	r0, [pc, #8]	@ (8001384 <USART2_IRQHandler+0x10>)
 800137a:	f005 f9fd 	bl	8006778 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800137e:	bf00      	nop
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000954 	.word	0x20000954

08001388 <SAI2_IRQHandler>:

/**
  * @brief This function handles SAI2 global interrupt.
  */
void SAI2_IRQHandler(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI2_IRQn 0 */

  /* USER CODE END SAI2_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA2);
 800138c:	4803      	ldr	r0, [pc, #12]	@ (800139c <SAI2_IRQHandler+0x14>)
 800138e:	f003 febd 	bl	800510c <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB2);
 8001392:	4803      	ldr	r0, [pc, #12]	@ (80013a0 <SAI2_IRQHandler+0x18>)
 8001394:	f003 feba 	bl	800510c <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI2_IRQn 1 */

  /* USER CODE END SAI2_IRQn 1 */
}
 8001398:	bf00      	nop
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000704 	.word	0x20000704
 80013a0:	20000788 	.word	0x20000788

080013a4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	60b9      	str	r1, [r7, #8]
 80013ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013b0:	2300      	movs	r3, #0
 80013b2:	617b      	str	r3, [r7, #20]
 80013b4:	e00a      	b.n	80013cc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013b6:	f3af 8000 	nop.w
 80013ba:	4601      	mov	r1, r0
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	1c5a      	adds	r2, r3, #1
 80013c0:	60ba      	str	r2, [r7, #8]
 80013c2:	b2ca      	uxtb	r2, r1
 80013c4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	3301      	adds	r3, #1
 80013ca:	617b      	str	r3, [r7, #20]
 80013cc:	697a      	ldr	r2, [r7, #20]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	429a      	cmp	r2, r3
 80013d2:	dbf0      	blt.n	80013b6 <_read+0x12>
  }

  return len;
 80013d4:	687b      	ldr	r3, [r7, #4]
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3718      	adds	r7, #24
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}

080013de <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013de:	b580      	push	{r7, lr}
 80013e0:	b086      	sub	sp, #24
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	60f8      	str	r0, [r7, #12]
 80013e6:	60b9      	str	r1, [r7, #8]
 80013e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ea:	2300      	movs	r3, #0
 80013ec:	617b      	str	r3, [r7, #20]
 80013ee:	e009      	b.n	8001404 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	1c5a      	adds	r2, r3, #1
 80013f4:	60ba      	str	r2, [r7, #8]
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff fa2f 	bl	800085c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013fe:	697b      	ldr	r3, [r7, #20]
 8001400:	3301      	adds	r3, #1
 8001402:	617b      	str	r3, [r7, #20]
 8001404:	697a      	ldr	r2, [r7, #20]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	429a      	cmp	r2, r3
 800140a:	dbf1      	blt.n	80013f0 <_write+0x12>
  }
  return len;
 800140c:	687b      	ldr	r3, [r7, #4]
}
 800140e:	4618      	mov	r0, r3
 8001410:	3718      	adds	r7, #24
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}

08001416 <_close>:

int _close(int file)
{
 8001416:	b480      	push	{r7}
 8001418:	b083      	sub	sp, #12
 800141a:	af00      	add	r7, sp, #0
 800141c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800141e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001422:	4618      	mov	r0, r3
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr

0800142e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800142e:	b480      	push	{r7}
 8001430:	b083      	sub	sp, #12
 8001432:	af00      	add	r7, sp, #0
 8001434:	6078      	str	r0, [r7, #4]
 8001436:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800143e:	605a      	str	r2, [r3, #4]
  return 0;
 8001440:	2300      	movs	r3, #0
}
 8001442:	4618      	mov	r0, r3
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr

0800144e <_isatty>:

int _isatty(int file)
{
 800144e:	b480      	push	{r7}
 8001450:	b083      	sub	sp, #12
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001456:	2301      	movs	r3, #1
}
 8001458:	4618      	mov	r0, r3
 800145a:	370c      	adds	r7, #12
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr

08001464 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001464:	b480      	push	{r7}
 8001466:	b085      	sub	sp, #20
 8001468:	af00      	add	r7, sp, #0
 800146a:	60f8      	str	r0, [r7, #12]
 800146c:	60b9      	str	r1, [r7, #8]
 800146e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001470:	2300      	movs	r3, #0
}
 8001472:	4618      	mov	r0, r3
 8001474:	3714      	adds	r7, #20
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
	...

08001480 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b086      	sub	sp, #24
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001488:	4a14      	ldr	r2, [pc, #80]	@ (80014dc <_sbrk+0x5c>)
 800148a:	4b15      	ldr	r3, [pc, #84]	@ (80014e0 <_sbrk+0x60>)
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001494:	4b13      	ldr	r3, [pc, #76]	@ (80014e4 <_sbrk+0x64>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d102      	bne.n	80014a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800149c:	4b11      	ldr	r3, [pc, #68]	@ (80014e4 <_sbrk+0x64>)
 800149e:	4a12      	ldr	r2, [pc, #72]	@ (80014e8 <_sbrk+0x68>)
 80014a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014a2:	4b10      	ldr	r3, [pc, #64]	@ (80014e4 <_sbrk+0x64>)
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4413      	add	r3, r2
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d207      	bcs.n	80014c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014b0:	f008 fa7c 	bl	80099ac <__errno>
 80014b4:	4603      	mov	r3, r0
 80014b6:	220c      	movs	r2, #12
 80014b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014ba:	f04f 33ff 	mov.w	r3, #4294967295
 80014be:	e009      	b.n	80014d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014c0:	4b08      	ldr	r3, [pc, #32]	@ (80014e4 <_sbrk+0x64>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014c6:	4b07      	ldr	r3, [pc, #28]	@ (80014e4 <_sbrk+0x64>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4413      	add	r3, r2
 80014ce:	4a05      	ldr	r2, [pc, #20]	@ (80014e4 <_sbrk+0x64>)
 80014d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014d2:	68fb      	ldr	r3, [r7, #12]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3718      	adds	r7, #24
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	20018000 	.word	0x20018000
 80014e0:	00000400 	.word	0x00000400
 80014e4:	20000950 	.word	0x20000950
 80014e8:	20001838 	.word	0x20001838

080014ec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80014f0:	4b06      	ldr	r3, [pc, #24]	@ (800150c <SystemInit+0x20>)
 80014f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014f6:	4a05      	ldr	r2, [pc, #20]	@ (800150c <SystemInit+0x20>)
 80014f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	e000ed00 	.word	0xe000ed00

08001510 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001514:	4b14      	ldr	r3, [pc, #80]	@ (8001568 <MX_USART2_UART_Init+0x58>)
 8001516:	4a15      	ldr	r2, [pc, #84]	@ (800156c <MX_USART2_UART_Init+0x5c>)
 8001518:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800151a:	4b13      	ldr	r3, [pc, #76]	@ (8001568 <MX_USART2_UART_Init+0x58>)
 800151c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001520:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001522:	4b11      	ldr	r3, [pc, #68]	@ (8001568 <MX_USART2_UART_Init+0x58>)
 8001524:	2200      	movs	r2, #0
 8001526:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001528:	4b0f      	ldr	r3, [pc, #60]	@ (8001568 <MX_USART2_UART_Init+0x58>)
 800152a:	2200      	movs	r2, #0
 800152c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800152e:	4b0e      	ldr	r3, [pc, #56]	@ (8001568 <MX_USART2_UART_Init+0x58>)
 8001530:	2200      	movs	r2, #0
 8001532:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001534:	4b0c      	ldr	r3, [pc, #48]	@ (8001568 <MX_USART2_UART_Init+0x58>)
 8001536:	220c      	movs	r2, #12
 8001538:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800153a:	4b0b      	ldr	r3, [pc, #44]	@ (8001568 <MX_USART2_UART_Init+0x58>)
 800153c:	2200      	movs	r2, #0
 800153e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001540:	4b09      	ldr	r3, [pc, #36]	@ (8001568 <MX_USART2_UART_Init+0x58>)
 8001542:	2200      	movs	r2, #0
 8001544:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001546:	4b08      	ldr	r3, [pc, #32]	@ (8001568 <MX_USART2_UART_Init+0x58>)
 8001548:	2200      	movs	r2, #0
 800154a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800154c:	4b06      	ldr	r3, [pc, #24]	@ (8001568 <MX_USART2_UART_Init+0x58>)
 800154e:	2200      	movs	r2, #0
 8001550:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001552:	4805      	ldr	r0, [pc, #20]	@ (8001568 <MX_USART2_UART_Init+0x58>)
 8001554:	f004 ff70 	bl	8006438 <HAL_UART_Init>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800155e:	f7ff fc27 	bl	8000db0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	20000954 	.word	0x20000954
 800156c:	40004400 	.word	0x40004400

08001570 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b0ac      	sub	sp, #176	@ 0xb0
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001578:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	605a      	str	r2, [r3, #4]
 8001582:	609a      	str	r2, [r3, #8]
 8001584:	60da      	str	r2, [r3, #12]
 8001586:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001588:	f107 0314 	add.w	r3, r7, #20
 800158c:	2288      	movs	r2, #136	@ 0x88
 800158e:	2100      	movs	r1, #0
 8001590:	4618      	mov	r0, r3
 8001592:	f008 f967 	bl	8009864 <memset>
  if(uartHandle->Instance==USART2)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a25      	ldr	r2, [pc, #148]	@ (8001630 <HAL_UART_MspInit+0xc0>)
 800159c:	4293      	cmp	r3, r2
 800159e:	d143      	bne.n	8001628 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80015a0:	2302      	movs	r3, #2
 80015a2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80015a4:	2300      	movs	r3, #0
 80015a6:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015a8:	f107 0314 	add.w	r3, r7, #20
 80015ac:	4618      	mov	r0, r3
 80015ae:	f002 f889 	bl	80036c4 <HAL_RCCEx_PeriphCLKConfig>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80015b8:	f7ff fbfa 	bl	8000db0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001634 <HAL_UART_MspInit+0xc4>)
 80015be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015c0:	4a1c      	ldr	r2, [pc, #112]	@ (8001634 <HAL_UART_MspInit+0xc4>)
 80015c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80015c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001634 <HAL_UART_MspInit+0xc4>)
 80015ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015d0:	613b      	str	r3, [r7, #16]
 80015d2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d4:	4b17      	ldr	r3, [pc, #92]	@ (8001634 <HAL_UART_MspInit+0xc4>)
 80015d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015d8:	4a16      	ldr	r2, [pc, #88]	@ (8001634 <HAL_UART_MspInit+0xc4>)
 80015da:	f043 0301 	orr.w	r3, r3, #1
 80015de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015e0:	4b14      	ldr	r3, [pc, #80]	@ (8001634 <HAL_UART_MspInit+0xc4>)
 80015e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015e4:	f003 0301 	and.w	r3, r3, #1
 80015e8:	60fb      	str	r3, [r7, #12]
 80015ea:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80015ec:	230c      	movs	r3, #12
 80015ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f2:	2302      	movs	r3, #2
 80015f4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015fe:	2303      	movs	r3, #3
 8001600:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001604:	2307      	movs	r3, #7
 8001606:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800160a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800160e:	4619      	mov	r1, r3
 8001610:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001614:	f000 fb42 	bl	8001c9c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001618:	2200      	movs	r2, #0
 800161a:	2105      	movs	r1, #5
 800161c:	2026      	movs	r0, #38	@ 0x26
 800161e:	f000 f92d 	bl	800187c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001622:	2026      	movs	r0, #38	@ 0x26
 8001624:	f000 f946 	bl	80018b4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001628:	bf00      	nop
 800162a:	37b0      	adds	r7, #176	@ 0xb0
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	40004400 	.word	0x40004400
 8001634:	40021000 	.word	0x40021000

08001638 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001638:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001670 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800163c:	f7ff ff56 	bl	80014ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001640:	480c      	ldr	r0, [pc, #48]	@ (8001674 <LoopForever+0x6>)
  ldr r1, =_edata
 8001642:	490d      	ldr	r1, [pc, #52]	@ (8001678 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001644:	4a0d      	ldr	r2, [pc, #52]	@ (800167c <LoopForever+0xe>)
  movs r3, #0
 8001646:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001648:	e002      	b.n	8001650 <LoopCopyDataInit>

0800164a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800164a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800164c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800164e:	3304      	adds	r3, #4

08001650 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001650:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001652:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001654:	d3f9      	bcc.n	800164a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001656:	4a0a      	ldr	r2, [pc, #40]	@ (8001680 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001658:	4c0a      	ldr	r4, [pc, #40]	@ (8001684 <LoopForever+0x16>)
  movs r3, #0
 800165a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800165c:	e001      	b.n	8001662 <LoopFillZerobss>

0800165e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800165e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001660:	3204      	adds	r2, #4

08001662 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001662:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001664:	d3fb      	bcc.n	800165e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001666:	f008 f9a7 	bl	80099b8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800166a:	f7ff fab5 	bl	8000bd8 <main>

0800166e <LoopForever>:

LoopForever:
    b LoopForever
 800166e:	e7fe      	b.n	800166e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001670:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001674:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001678:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800167c:	0800ab14 	.word	0x0800ab14
  ldr r2, =_sbss
 8001680:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001684:	20001838 	.word	0x20001838

08001688 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001688:	e7fe      	b.n	8001688 <ADC1_2_IRQHandler>
	...

0800168c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001692:	2300      	movs	r3, #0
 8001694:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001696:	4b0c      	ldr	r3, [pc, #48]	@ (80016c8 <HAL_Init+0x3c>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a0b      	ldr	r2, [pc, #44]	@ (80016c8 <HAL_Init+0x3c>)
 800169c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016a0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016a2:	2003      	movs	r0, #3
 80016a4:	f000 f8df 	bl	8001866 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016a8:	200f      	movs	r0, #15
 80016aa:	f7ff fdbb 	bl	8001224 <HAL_InitTick>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d002      	beq.n	80016ba <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80016b4:	2301      	movs	r3, #1
 80016b6:	71fb      	strb	r3, [r7, #7]
 80016b8:	e001      	b.n	80016be <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80016ba:	f7ff fd8b 	bl	80011d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80016be:	79fb      	ldrb	r3, [r7, #7]
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3708      	adds	r7, #8
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	40022000 	.word	0x40022000

080016cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016d0:	4b06      	ldr	r3, [pc, #24]	@ (80016ec <HAL_IncTick+0x20>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	461a      	mov	r2, r3
 80016d6:	4b06      	ldr	r3, [pc, #24]	@ (80016f0 <HAL_IncTick+0x24>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4413      	add	r3, r2
 80016dc:	4a04      	ldr	r2, [pc, #16]	@ (80016f0 <HAL_IncTick+0x24>)
 80016de:	6013      	str	r3, [r2, #0]
}
 80016e0:	bf00      	nop
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	20000008 	.word	0x20000008
 80016f0:	200009dc 	.word	0x200009dc

080016f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  return uwTick;
 80016f8:	4b03      	ldr	r3, [pc, #12]	@ (8001708 <HAL_GetTick+0x14>)
 80016fa:	681b      	ldr	r3, [r3, #0]
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	200009dc 	.word	0x200009dc

0800170c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800170c:	b480      	push	{r7}
 800170e:	b085      	sub	sp, #20
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f003 0307 	and.w	r3, r3, #7
 800171a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800171c:	4b0c      	ldr	r3, [pc, #48]	@ (8001750 <__NVIC_SetPriorityGrouping+0x44>)
 800171e:	68db      	ldr	r3, [r3, #12]
 8001720:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001722:	68ba      	ldr	r2, [r7, #8]
 8001724:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001728:	4013      	ands	r3, r2
 800172a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001734:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001738:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800173c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800173e:	4a04      	ldr	r2, [pc, #16]	@ (8001750 <__NVIC_SetPriorityGrouping+0x44>)
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	60d3      	str	r3, [r2, #12]
}
 8001744:	bf00      	nop
 8001746:	3714      	adds	r7, #20
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr
 8001750:	e000ed00 	.word	0xe000ed00

08001754 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001758:	4b04      	ldr	r3, [pc, #16]	@ (800176c <__NVIC_GetPriorityGrouping+0x18>)
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	0a1b      	lsrs	r3, r3, #8
 800175e:	f003 0307 	and.w	r3, r3, #7
}
 8001762:	4618      	mov	r0, r3
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	4603      	mov	r3, r0
 8001778:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800177a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177e:	2b00      	cmp	r3, #0
 8001780:	db0b      	blt.n	800179a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001782:	79fb      	ldrb	r3, [r7, #7]
 8001784:	f003 021f 	and.w	r2, r3, #31
 8001788:	4907      	ldr	r1, [pc, #28]	@ (80017a8 <__NVIC_EnableIRQ+0x38>)
 800178a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178e:	095b      	lsrs	r3, r3, #5
 8001790:	2001      	movs	r0, #1
 8001792:	fa00 f202 	lsl.w	r2, r0, r2
 8001796:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800179a:	bf00      	nop
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	e000e100 	.word	0xe000e100

080017ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	4603      	mov	r3, r0
 80017b4:	6039      	str	r1, [r7, #0]
 80017b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	db0a      	blt.n	80017d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	b2da      	uxtb	r2, r3
 80017c4:	490c      	ldr	r1, [pc, #48]	@ (80017f8 <__NVIC_SetPriority+0x4c>)
 80017c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ca:	0112      	lsls	r2, r2, #4
 80017cc:	b2d2      	uxtb	r2, r2
 80017ce:	440b      	add	r3, r1
 80017d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017d4:	e00a      	b.n	80017ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	b2da      	uxtb	r2, r3
 80017da:	4908      	ldr	r1, [pc, #32]	@ (80017fc <__NVIC_SetPriority+0x50>)
 80017dc:	79fb      	ldrb	r3, [r7, #7]
 80017de:	f003 030f 	and.w	r3, r3, #15
 80017e2:	3b04      	subs	r3, #4
 80017e4:	0112      	lsls	r2, r2, #4
 80017e6:	b2d2      	uxtb	r2, r2
 80017e8:	440b      	add	r3, r1
 80017ea:	761a      	strb	r2, [r3, #24]
}
 80017ec:	bf00      	nop
 80017ee:	370c      	adds	r7, #12
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	e000e100 	.word	0xe000e100
 80017fc:	e000ed00 	.word	0xe000ed00

08001800 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001800:	b480      	push	{r7}
 8001802:	b089      	sub	sp, #36	@ 0x24
 8001804:	af00      	add	r7, sp, #0
 8001806:	60f8      	str	r0, [r7, #12]
 8001808:	60b9      	str	r1, [r7, #8]
 800180a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	f003 0307 	and.w	r3, r3, #7
 8001812:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001814:	69fb      	ldr	r3, [r7, #28]
 8001816:	f1c3 0307 	rsb	r3, r3, #7
 800181a:	2b04      	cmp	r3, #4
 800181c:	bf28      	it	cs
 800181e:	2304      	movcs	r3, #4
 8001820:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	3304      	adds	r3, #4
 8001826:	2b06      	cmp	r3, #6
 8001828:	d902      	bls.n	8001830 <NVIC_EncodePriority+0x30>
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	3b03      	subs	r3, #3
 800182e:	e000      	b.n	8001832 <NVIC_EncodePriority+0x32>
 8001830:	2300      	movs	r3, #0
 8001832:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001834:	f04f 32ff 	mov.w	r2, #4294967295
 8001838:	69bb      	ldr	r3, [r7, #24]
 800183a:	fa02 f303 	lsl.w	r3, r2, r3
 800183e:	43da      	mvns	r2, r3
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	401a      	ands	r2, r3
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001848:	f04f 31ff 	mov.w	r1, #4294967295
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	fa01 f303 	lsl.w	r3, r1, r3
 8001852:	43d9      	mvns	r1, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001858:	4313      	orrs	r3, r2
         );
}
 800185a:	4618      	mov	r0, r3
 800185c:	3724      	adds	r7, #36	@ 0x24
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001866:	b580      	push	{r7, lr}
 8001868:	b082      	sub	sp, #8
 800186a:	af00      	add	r7, sp, #0
 800186c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f7ff ff4c 	bl	800170c <__NVIC_SetPriorityGrouping>
}
 8001874:	bf00      	nop
 8001876:	3708      	adds	r7, #8
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}

0800187c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b086      	sub	sp, #24
 8001880:	af00      	add	r7, sp, #0
 8001882:	4603      	mov	r3, r0
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	607a      	str	r2, [r7, #4]
 8001888:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800188a:	2300      	movs	r3, #0
 800188c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800188e:	f7ff ff61 	bl	8001754 <__NVIC_GetPriorityGrouping>
 8001892:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001894:	687a      	ldr	r2, [r7, #4]
 8001896:	68b9      	ldr	r1, [r7, #8]
 8001898:	6978      	ldr	r0, [r7, #20]
 800189a:	f7ff ffb1 	bl	8001800 <NVIC_EncodePriority>
 800189e:	4602      	mov	r2, r0
 80018a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018a4:	4611      	mov	r1, r2
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7ff ff80 	bl	80017ac <__NVIC_SetPriority>
}
 80018ac:	bf00      	nop
 80018ae:	3718      	adds	r7, #24
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff ff54 	bl	8001770 <__NVIC_EnableIRQ>
}
 80018c8:	bf00      	nop
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b085      	sub	sp, #20
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d101      	bne.n	80018e2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e098      	b.n	8001a14 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	461a      	mov	r2, r3
 80018e8:	4b4d      	ldr	r3, [pc, #308]	@ (8001a20 <HAL_DMA_Init+0x150>)
 80018ea:	429a      	cmp	r2, r3
 80018ec:	d80f      	bhi.n	800190e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	461a      	mov	r2, r3
 80018f4:	4b4b      	ldr	r3, [pc, #300]	@ (8001a24 <HAL_DMA_Init+0x154>)
 80018f6:	4413      	add	r3, r2
 80018f8:	4a4b      	ldr	r2, [pc, #300]	@ (8001a28 <HAL_DMA_Init+0x158>)
 80018fa:	fba2 2303 	umull	r2, r3, r2, r3
 80018fe:	091b      	lsrs	r3, r3, #4
 8001900:	009a      	lsls	r2, r3, #2
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4a48      	ldr	r2, [pc, #288]	@ (8001a2c <HAL_DMA_Init+0x15c>)
 800190a:	641a      	str	r2, [r3, #64]	@ 0x40
 800190c:	e00e      	b.n	800192c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	461a      	mov	r2, r3
 8001914:	4b46      	ldr	r3, [pc, #280]	@ (8001a30 <HAL_DMA_Init+0x160>)
 8001916:	4413      	add	r3, r2
 8001918:	4a43      	ldr	r2, [pc, #268]	@ (8001a28 <HAL_DMA_Init+0x158>)
 800191a:	fba2 2303 	umull	r2, r3, r2, r3
 800191e:	091b      	lsrs	r3, r3, #4
 8001920:	009a      	lsls	r2, r3, #2
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4a42      	ldr	r2, [pc, #264]	@ (8001a34 <HAL_DMA_Init+0x164>)
 800192a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2202      	movs	r2, #2
 8001930:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001942:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001946:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001950:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	691b      	ldr	r3, [r3, #16]
 8001956:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800195c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	699b      	ldr	r3, [r3, #24]
 8001962:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001968:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6a1b      	ldr	r3, [r3, #32]
 800196e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001970:	68fa      	ldr	r2, [r7, #12]
 8001972:	4313      	orrs	r3, r2
 8001974:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	68fa      	ldr	r2, [r7, #12]
 800197c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001986:	d039      	beq.n	80019fc <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198c:	4a27      	ldr	r2, [pc, #156]	@ (8001a2c <HAL_DMA_Init+0x15c>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d11a      	bne.n	80019c8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001992:	4b29      	ldr	r3, [pc, #164]	@ (8001a38 <HAL_DMA_Init+0x168>)
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800199a:	f003 031c 	and.w	r3, r3, #28
 800199e:	210f      	movs	r1, #15
 80019a0:	fa01 f303 	lsl.w	r3, r1, r3
 80019a4:	43db      	mvns	r3, r3
 80019a6:	4924      	ldr	r1, [pc, #144]	@ (8001a38 <HAL_DMA_Init+0x168>)
 80019a8:	4013      	ands	r3, r2
 80019aa:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80019ac:	4b22      	ldr	r3, [pc, #136]	@ (8001a38 <HAL_DMA_Init+0x168>)
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6859      	ldr	r1, [r3, #4]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019b8:	f003 031c 	and.w	r3, r3, #28
 80019bc:	fa01 f303 	lsl.w	r3, r1, r3
 80019c0:	491d      	ldr	r1, [pc, #116]	@ (8001a38 <HAL_DMA_Init+0x168>)
 80019c2:	4313      	orrs	r3, r2
 80019c4:	600b      	str	r3, [r1, #0]
 80019c6:	e019      	b.n	80019fc <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80019c8:	4b1c      	ldr	r3, [pc, #112]	@ (8001a3c <HAL_DMA_Init+0x16c>)
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d0:	f003 031c 	and.w	r3, r3, #28
 80019d4:	210f      	movs	r1, #15
 80019d6:	fa01 f303 	lsl.w	r3, r1, r3
 80019da:	43db      	mvns	r3, r3
 80019dc:	4917      	ldr	r1, [pc, #92]	@ (8001a3c <HAL_DMA_Init+0x16c>)
 80019de:	4013      	ands	r3, r2
 80019e0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80019e2:	4b16      	ldr	r3, [pc, #88]	@ (8001a3c <HAL_DMA_Init+0x16c>)
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6859      	ldr	r1, [r3, #4]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ee:	f003 031c 	and.w	r3, r3, #28
 80019f2:	fa01 f303 	lsl.w	r3, r1, r3
 80019f6:	4911      	ldr	r1, [pc, #68]	@ (8001a3c <HAL_DMA_Init+0x16c>)
 80019f8:	4313      	orrs	r3, r2
 80019fa:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2200      	movs	r2, #0
 8001a00:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2201      	movs	r2, #1
 8001a06:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001a12:	2300      	movs	r3, #0
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3714      	adds	r7, #20
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr
 8001a20:	40020407 	.word	0x40020407
 8001a24:	bffdfff8 	.word	0xbffdfff8
 8001a28:	cccccccd 	.word	0xcccccccd
 8001a2c:	40020000 	.word	0x40020000
 8001a30:	bffdfbf8 	.word	0xbffdfbf8
 8001a34:	40020400 	.word	0x40020400
 8001a38:	400200a8 	.word	0x400200a8
 8001a3c:	400204a8 	.word	0x400204a8

08001a40 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b085      	sub	sp, #20
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	2b02      	cmp	r3, #2
 8001a56:	d008      	beq.n	8001a6a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2204      	movs	r2, #4
 8001a5c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2200      	movs	r2, #0
 8001a62:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e022      	b.n	8001ab0 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f022 020e 	bic.w	r2, r2, #14
 8001a78:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f022 0201 	bic.w	r2, r2, #1
 8001a88:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a8e:	f003 021c 	and.w	r2, r3, #28
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a96:	2101      	movs	r1, #1
 8001a98:	fa01 f202 	lsl.w	r2, r1, r2
 8001a9c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001aae:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3714      	adds	r7, #20
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr

08001abc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	2b02      	cmp	r3, #2
 8001ad2:	d005      	beq.n	8001ae0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2204      	movs	r2, #4
 8001ad8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	73fb      	strb	r3, [r7, #15]
 8001ade:	e029      	b.n	8001b34 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f022 020e 	bic.w	r2, r2, #14
 8001aee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f022 0201 	bic.w	r2, r2, #1
 8001afe:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b04:	f003 021c 	and.w	r2, r3, #28
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0c:	2101      	movs	r1, #1
 8001b0e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b12:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2201      	movs	r2, #1
 8001b18:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2200      	movs	r2, #0
 8001b20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d003      	beq.n	8001b34 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	4798      	blx	r3
    }
  }
  return status;
 8001b34:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3710      	adds	r7, #16
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b3e:	b580      	push	{r7, lr}
 8001b40:	b084      	sub	sp, #16
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b5a:	f003 031c 	and.w	r3, r3, #28
 8001b5e:	2204      	movs	r2, #4
 8001b60:	409a      	lsls	r2, r3
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	4013      	ands	r3, r2
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d026      	beq.n	8001bb8 <HAL_DMA_IRQHandler+0x7a>
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	f003 0304 	and.w	r3, r3, #4
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d021      	beq.n	8001bb8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0320 	and.w	r3, r3, #32
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d107      	bne.n	8001b92 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f022 0204 	bic.w	r2, r2, #4
 8001b90:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b96:	f003 021c 	and.w	r2, r3, #28
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9e:	2104      	movs	r1, #4
 8001ba0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ba4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d071      	beq.n	8001c92 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001bb6:	e06c      	b.n	8001c92 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bbc:	f003 031c 	and.w	r3, r3, #28
 8001bc0:	2202      	movs	r2, #2
 8001bc2:	409a      	lsls	r2, r3
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d02e      	beq.n	8001c2a <HAL_DMA_IRQHandler+0xec>
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	f003 0302 	and.w	r3, r3, #2
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d029      	beq.n	8001c2a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f003 0320 	and.w	r3, r3, #32
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d10b      	bne.n	8001bfc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f022 020a 	bic.w	r2, r2, #10
 8001bf2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c00:	f003 021c 	and.w	r2, r3, #28
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c08:	2102      	movs	r1, #2
 8001c0a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c0e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d038      	beq.n	8001c92 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001c28:	e033      	b.n	8001c92 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c2e:	f003 031c 	and.w	r3, r3, #28
 8001c32:	2208      	movs	r2, #8
 8001c34:	409a      	lsls	r2, r3
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d02a      	beq.n	8001c94 <HAL_DMA_IRQHandler+0x156>
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	f003 0308 	and.w	r3, r3, #8
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d025      	beq.n	8001c94 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f022 020e 	bic.w	r2, r2, #14
 8001c56:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c5c:	f003 021c 	and.w	r2, r3, #28
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c64:	2101      	movs	r1, #1
 8001c66:	fa01 f202 	lsl.w	r2, r1, r2
 8001c6a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2201      	movs	r2, #1
 8001c70:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2201      	movs	r2, #1
 8001c76:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d004      	beq.n	8001c94 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001c92:	bf00      	nop
 8001c94:	bf00      	nop
}
 8001c96:	3710      	adds	r7, #16
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b087      	sub	sp, #28
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001caa:	e17f      	b.n	8001fac <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	2101      	movs	r1, #1
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8001cb8:	4013      	ands	r3, r2
 8001cba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	f000 8171 	beq.w	8001fa6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f003 0303 	and.w	r3, r3, #3
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d005      	beq.n	8001cdc <HAL_GPIO_Init+0x40>
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f003 0303 	and.w	r3, r3, #3
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d130      	bne.n	8001d3e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	005b      	lsls	r3, r3, #1
 8001ce6:	2203      	movs	r2, #3
 8001ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cec:	43db      	mvns	r3, r3
 8001cee:	693a      	ldr	r2, [r7, #16]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	68da      	ldr	r2, [r3, #12]
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	005b      	lsls	r3, r3, #1
 8001cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001d00:	693a      	ldr	r2, [r7, #16]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	693a      	ldr	r2, [r7, #16]
 8001d0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d12:	2201      	movs	r2, #1
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1a:	43db      	mvns	r3, r3
 8001d1c:	693a      	ldr	r2, [r7, #16]
 8001d1e:	4013      	ands	r3, r2
 8001d20:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	091b      	lsrs	r3, r3, #4
 8001d28:	f003 0201 	and.w	r2, r3, #1
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	4313      	orrs	r3, r2
 8001d36:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	693a      	ldr	r2, [r7, #16]
 8001d3c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f003 0303 	and.w	r3, r3, #3
 8001d46:	2b03      	cmp	r3, #3
 8001d48:	d118      	bne.n	8001d7c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d4e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001d50:	2201      	movs	r2, #1
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	08db      	lsrs	r3, r3, #3
 8001d66:	f003 0201 	and.w	r2, r3, #1
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	693a      	ldr	r2, [r7, #16]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	693a      	ldr	r2, [r7, #16]
 8001d7a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f003 0303 	and.w	r3, r3, #3
 8001d84:	2b03      	cmp	r3, #3
 8001d86:	d017      	beq.n	8001db8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	2203      	movs	r2, #3
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	689a      	ldr	r2, [r3, #8]
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	693a      	ldr	r2, [r7, #16]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	693a      	ldr	r2, [r7, #16]
 8001db6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f003 0303 	and.w	r3, r3, #3
 8001dc0:	2b02      	cmp	r3, #2
 8001dc2:	d123      	bne.n	8001e0c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	08da      	lsrs	r2, r3, #3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	3208      	adds	r2, #8
 8001dcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dd0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	f003 0307 	and.w	r3, r3, #7
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	220f      	movs	r2, #15
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	43db      	mvns	r3, r3
 8001de2:	693a      	ldr	r2, [r7, #16]
 8001de4:	4013      	ands	r3, r2
 8001de6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	691a      	ldr	r2, [r3, #16]
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	f003 0307 	and.w	r3, r3, #7
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	fa02 f303 	lsl.w	r3, r2, r3
 8001df8:	693a      	ldr	r2, [r7, #16]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	08da      	lsrs	r2, r3, #3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	3208      	adds	r2, #8
 8001e06:	6939      	ldr	r1, [r7, #16]
 8001e08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	2203      	movs	r2, #3
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	4013      	ands	r3, r2
 8001e22:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f003 0203 	and.w	r2, r3, #3
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	693a      	ldr	r2, [r7, #16]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	693a      	ldr	r2, [r7, #16]
 8001e3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	f000 80ac 	beq.w	8001fa6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e4e:	4b5f      	ldr	r3, [pc, #380]	@ (8001fcc <HAL_GPIO_Init+0x330>)
 8001e50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e52:	4a5e      	ldr	r2, [pc, #376]	@ (8001fcc <HAL_GPIO_Init+0x330>)
 8001e54:	f043 0301 	orr.w	r3, r3, #1
 8001e58:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e5a:	4b5c      	ldr	r3, [pc, #368]	@ (8001fcc <HAL_GPIO_Init+0x330>)
 8001e5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	60bb      	str	r3, [r7, #8]
 8001e64:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e66:	4a5a      	ldr	r2, [pc, #360]	@ (8001fd0 <HAL_GPIO_Init+0x334>)
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	089b      	lsrs	r3, r3, #2
 8001e6c:	3302      	adds	r3, #2
 8001e6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e72:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	f003 0303 	and.w	r3, r3, #3
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	220f      	movs	r2, #15
 8001e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e82:	43db      	mvns	r3, r3
 8001e84:	693a      	ldr	r2, [r7, #16]
 8001e86:	4013      	ands	r3, r2
 8001e88:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001e90:	d025      	beq.n	8001ede <HAL_GPIO_Init+0x242>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a4f      	ldr	r2, [pc, #316]	@ (8001fd4 <HAL_GPIO_Init+0x338>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d01f      	beq.n	8001eda <HAL_GPIO_Init+0x23e>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a4e      	ldr	r2, [pc, #312]	@ (8001fd8 <HAL_GPIO_Init+0x33c>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d019      	beq.n	8001ed6 <HAL_GPIO_Init+0x23a>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a4d      	ldr	r2, [pc, #308]	@ (8001fdc <HAL_GPIO_Init+0x340>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d013      	beq.n	8001ed2 <HAL_GPIO_Init+0x236>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a4c      	ldr	r2, [pc, #304]	@ (8001fe0 <HAL_GPIO_Init+0x344>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d00d      	beq.n	8001ece <HAL_GPIO_Init+0x232>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a4b      	ldr	r2, [pc, #300]	@ (8001fe4 <HAL_GPIO_Init+0x348>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d007      	beq.n	8001eca <HAL_GPIO_Init+0x22e>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a4a      	ldr	r2, [pc, #296]	@ (8001fe8 <HAL_GPIO_Init+0x34c>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d101      	bne.n	8001ec6 <HAL_GPIO_Init+0x22a>
 8001ec2:	2306      	movs	r3, #6
 8001ec4:	e00c      	b.n	8001ee0 <HAL_GPIO_Init+0x244>
 8001ec6:	2307      	movs	r3, #7
 8001ec8:	e00a      	b.n	8001ee0 <HAL_GPIO_Init+0x244>
 8001eca:	2305      	movs	r3, #5
 8001ecc:	e008      	b.n	8001ee0 <HAL_GPIO_Init+0x244>
 8001ece:	2304      	movs	r3, #4
 8001ed0:	e006      	b.n	8001ee0 <HAL_GPIO_Init+0x244>
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	e004      	b.n	8001ee0 <HAL_GPIO_Init+0x244>
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	e002      	b.n	8001ee0 <HAL_GPIO_Init+0x244>
 8001eda:	2301      	movs	r3, #1
 8001edc:	e000      	b.n	8001ee0 <HAL_GPIO_Init+0x244>
 8001ede:	2300      	movs	r3, #0
 8001ee0:	697a      	ldr	r2, [r7, #20]
 8001ee2:	f002 0203 	and.w	r2, r2, #3
 8001ee6:	0092      	lsls	r2, r2, #2
 8001ee8:	4093      	lsls	r3, r2
 8001eea:	693a      	ldr	r2, [r7, #16]
 8001eec:	4313      	orrs	r3, r2
 8001eee:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ef0:	4937      	ldr	r1, [pc, #220]	@ (8001fd0 <HAL_GPIO_Init+0x334>)
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	089b      	lsrs	r3, r3, #2
 8001ef6:	3302      	adds	r3, #2
 8001ef8:	693a      	ldr	r2, [r7, #16]
 8001efa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001efe:	4b3b      	ldr	r3, [pc, #236]	@ (8001fec <HAL_GPIO_Init+0x350>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	43db      	mvns	r3, r3
 8001f08:	693a      	ldr	r2, [r7, #16]
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d003      	beq.n	8001f22 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f22:	4a32      	ldr	r2, [pc, #200]	@ (8001fec <HAL_GPIO_Init+0x350>)
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f28:	4b30      	ldr	r3, [pc, #192]	@ (8001fec <HAL_GPIO_Init+0x350>)
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	43db      	mvns	r3, r3
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	4013      	ands	r3, r2
 8001f36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d003      	beq.n	8001f4c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001f44:	693a      	ldr	r2, [r7, #16]
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f4c:	4a27      	ldr	r2, [pc, #156]	@ (8001fec <HAL_GPIO_Init+0x350>)
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001f52:	4b26      	ldr	r3, [pc, #152]	@ (8001fec <HAL_GPIO_Init+0x350>)
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	43db      	mvns	r3, r3
 8001f5c:	693a      	ldr	r2, [r7, #16]
 8001f5e:	4013      	ands	r3, r2
 8001f60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d003      	beq.n	8001f76 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f76:	4a1d      	ldr	r2, [pc, #116]	@ (8001fec <HAL_GPIO_Init+0x350>)
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001fec <HAL_GPIO_Init+0x350>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	43db      	mvns	r3, r3
 8001f86:	693a      	ldr	r2, [r7, #16]
 8001f88:	4013      	ands	r3, r2
 8001f8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d003      	beq.n	8001fa0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001f98:	693a      	ldr	r2, [r7, #16]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001fa0:	4a12      	ldr	r2, [pc, #72]	@ (8001fec <HAL_GPIO_Init+0x350>)
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	3301      	adds	r3, #1
 8001faa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	fa22 f303 	lsr.w	r3, r2, r3
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	f47f ae78 	bne.w	8001cac <HAL_GPIO_Init+0x10>
  }
}
 8001fbc:	bf00      	nop
 8001fbe:	bf00      	nop
 8001fc0:	371c      	adds	r7, #28
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	40021000 	.word	0x40021000
 8001fd0:	40010000 	.word	0x40010000
 8001fd4:	48000400 	.word	0x48000400
 8001fd8:	48000800 	.word	0x48000800
 8001fdc:	48000c00 	.word	0x48000c00
 8001fe0:	48001000 	.word	0x48001000
 8001fe4:	48001400 	.word	0x48001400
 8001fe8:	48001800 	.word	0x48001800
 8001fec:	40010400 	.word	0x40010400

08001ff0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	807b      	strh	r3, [r7, #2]
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002000:	787b      	ldrb	r3, [r7, #1]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d003      	beq.n	800200e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002006:	887a      	ldrh	r2, [r7, #2]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800200c:	e002      	b.n	8002014 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800200e:	887a      	ldrh	r2, [r7, #2]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002014:	bf00      	nop
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d101      	bne.n	8002032 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e08d      	b.n	800214e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002038:	b2db      	uxtb	r3, r3
 800203a:	2b00      	cmp	r3, #0
 800203c:	d106      	bne.n	800204c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2200      	movs	r2, #0
 8002042:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f7fe fbaa 	bl	80007a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2224      	movs	r2, #36	@ 0x24
 8002050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f022 0201 	bic.w	r2, r2, #1
 8002062:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	685a      	ldr	r2, [r3, #4]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002070:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	689a      	ldr	r2, [r3, #8]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002080:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	68db      	ldr	r3, [r3, #12]
 8002086:	2b01      	cmp	r3, #1
 8002088:	d107      	bne.n	800209a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	689a      	ldr	r2, [r3, #8]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002096:	609a      	str	r2, [r3, #8]
 8002098:	e006      	b.n	80020a8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	689a      	ldr	r2, [r3, #8]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80020a6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	2b02      	cmp	r3, #2
 80020ae:	d108      	bne.n	80020c2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	685a      	ldr	r2, [r3, #4]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80020be:	605a      	str	r2, [r3, #4]
 80020c0:	e007      	b.n	80020d2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	685a      	ldr	r2, [r3, #4]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80020d0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	687a      	ldr	r2, [r7, #4]
 80020da:	6812      	ldr	r2, [r2, #0]
 80020dc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80020e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020e4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	68da      	ldr	r2, [r3, #12]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80020f4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	691a      	ldr	r2, [r3, #16]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	695b      	ldr	r3, [r3, #20]
 80020fe:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	699b      	ldr	r3, [r3, #24]
 8002106:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	430a      	orrs	r2, r1
 800210e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	69d9      	ldr	r1, [r3, #28]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6a1a      	ldr	r2, [r3, #32]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	430a      	orrs	r2, r1
 800211e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f042 0201 	orr.w	r2, r2, #1
 800212e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2220      	movs	r2, #32
 800213a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2200      	movs	r2, #0
 8002142:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2200      	movs	r2, #0
 8002148:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800214c:	2300      	movs	r3, #0
}
 800214e:	4618      	mov	r0, r3
 8002150:	3708      	adds	r7, #8
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
	...

08002158 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b088      	sub	sp, #32
 800215c:	af02      	add	r7, sp, #8
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	4608      	mov	r0, r1
 8002162:	4611      	mov	r1, r2
 8002164:	461a      	mov	r2, r3
 8002166:	4603      	mov	r3, r0
 8002168:	817b      	strh	r3, [r7, #10]
 800216a:	460b      	mov	r3, r1
 800216c:	813b      	strh	r3, [r7, #8]
 800216e:	4613      	mov	r3, r2
 8002170:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002178:	b2db      	uxtb	r3, r3
 800217a:	2b20      	cmp	r3, #32
 800217c:	f040 80fd 	bne.w	800237a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002180:	6a3b      	ldr	r3, [r7, #32]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d002      	beq.n	800218c <HAL_I2C_Mem_Read+0x34>
 8002186:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002188:	2b00      	cmp	r3, #0
 800218a:	d105      	bne.n	8002198 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002192:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	e0f1      	b.n	800237c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d101      	bne.n	80021a6 <HAL_I2C_Mem_Read+0x4e>
 80021a2:	2302      	movs	r3, #2
 80021a4:	e0ea      	b.n	800237c <HAL_I2C_Mem_Read+0x224>
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2201      	movs	r2, #1
 80021aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80021ae:	f7ff faa1 	bl	80016f4 <HAL_GetTick>
 80021b2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	9300      	str	r3, [sp, #0]
 80021b8:	2319      	movs	r3, #25
 80021ba:	2201      	movs	r2, #1
 80021bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80021c0:	68f8      	ldr	r0, [r7, #12]
 80021c2:	f000 f95b 	bl	800247c <I2C_WaitOnFlagUntilTimeout>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	e0d5      	b.n	800237c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2222      	movs	r2, #34	@ 0x22
 80021d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2240      	movs	r2, #64	@ 0x40
 80021dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2200      	movs	r2, #0
 80021e4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	6a3a      	ldr	r2, [r7, #32]
 80021ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80021f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	2200      	movs	r2, #0
 80021f6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80021f8:	88f8      	ldrh	r0, [r7, #6]
 80021fa:	893a      	ldrh	r2, [r7, #8]
 80021fc:	8979      	ldrh	r1, [r7, #10]
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	9301      	str	r3, [sp, #4]
 8002202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002204:	9300      	str	r3, [sp, #0]
 8002206:	4603      	mov	r3, r0
 8002208:	68f8      	ldr	r0, [r7, #12]
 800220a:	f000 f8bf 	bl	800238c <I2C_RequestMemoryRead>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d005      	beq.n	8002220 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	2200      	movs	r2, #0
 8002218:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e0ad      	b.n	800237c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002224:	b29b      	uxth	r3, r3
 8002226:	2bff      	cmp	r3, #255	@ 0xff
 8002228:	d90e      	bls.n	8002248 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2201      	movs	r2, #1
 800222e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002234:	b2da      	uxtb	r2, r3
 8002236:	8979      	ldrh	r1, [r7, #10]
 8002238:	4b52      	ldr	r3, [pc, #328]	@ (8002384 <HAL_I2C_Mem_Read+0x22c>)
 800223a:	9300      	str	r3, [sp, #0]
 800223c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002240:	68f8      	ldr	r0, [r7, #12]
 8002242:	f000 fadf 	bl	8002804 <I2C_TransferConfig>
 8002246:	e00f      	b.n	8002268 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800224c:	b29a      	uxth	r2, r3
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002256:	b2da      	uxtb	r2, r3
 8002258:	8979      	ldrh	r1, [r7, #10]
 800225a:	4b4a      	ldr	r3, [pc, #296]	@ (8002384 <HAL_I2C_Mem_Read+0x22c>)
 800225c:	9300      	str	r3, [sp, #0]
 800225e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002262:	68f8      	ldr	r0, [r7, #12]
 8002264:	f000 face 	bl	8002804 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	9300      	str	r3, [sp, #0]
 800226c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800226e:	2200      	movs	r2, #0
 8002270:	2104      	movs	r1, #4
 8002272:	68f8      	ldr	r0, [r7, #12]
 8002274:	f000 f902 	bl	800247c <I2C_WaitOnFlagUntilTimeout>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	e07c      	b.n	800237c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800228c:	b2d2      	uxtb	r2, r2
 800228e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002294:	1c5a      	adds	r2, r3, #1
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800229e:	3b01      	subs	r3, #1
 80022a0:	b29a      	uxth	r2, r3
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	3b01      	subs	r3, #1
 80022ae:	b29a      	uxth	r2, r3
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d034      	beq.n	8002328 <HAL_I2C_Mem_Read+0x1d0>
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d130      	bne.n	8002328 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	9300      	str	r3, [sp, #0]
 80022ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022cc:	2200      	movs	r2, #0
 80022ce:	2180      	movs	r1, #128	@ 0x80
 80022d0:	68f8      	ldr	r0, [r7, #12]
 80022d2:	f000 f8d3 	bl	800247c <I2C_WaitOnFlagUntilTimeout>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e04d      	b.n	800237c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022e4:	b29b      	uxth	r3, r3
 80022e6:	2bff      	cmp	r3, #255	@ 0xff
 80022e8:	d90e      	bls.n	8002308 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	2201      	movs	r2, #1
 80022ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022f4:	b2da      	uxtb	r2, r3
 80022f6:	8979      	ldrh	r1, [r7, #10]
 80022f8:	2300      	movs	r3, #0
 80022fa:	9300      	str	r3, [sp, #0]
 80022fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002300:	68f8      	ldr	r0, [r7, #12]
 8002302:	f000 fa7f 	bl	8002804 <I2C_TransferConfig>
 8002306:	e00f      	b.n	8002328 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800230c:	b29a      	uxth	r2, r3
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002316:	b2da      	uxtb	r2, r3
 8002318:	8979      	ldrh	r1, [r7, #10]
 800231a:	2300      	movs	r3, #0
 800231c:	9300      	str	r3, [sp, #0]
 800231e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002322:	68f8      	ldr	r0, [r7, #12]
 8002324:	f000 fa6e 	bl	8002804 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800232c:	b29b      	uxth	r3, r3
 800232e:	2b00      	cmp	r3, #0
 8002330:	d19a      	bne.n	8002268 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002332:	697a      	ldr	r2, [r7, #20]
 8002334:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002336:	68f8      	ldr	r0, [r7, #12]
 8002338:	f000 f940 	bl	80025bc <I2C_WaitOnSTOPFlagUntilTimeout>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	e01a      	b.n	800237c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	2220      	movs	r2, #32
 800234c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	6859      	ldr	r1, [r3, #4]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	4b0b      	ldr	r3, [pc, #44]	@ (8002388 <HAL_I2C_Mem_Read+0x230>)
 800235a:	400b      	ands	r3, r1
 800235c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2220      	movs	r2, #32
 8002362:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2200      	movs	r2, #0
 800236a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2200      	movs	r2, #0
 8002372:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002376:	2300      	movs	r3, #0
 8002378:	e000      	b.n	800237c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800237a:	2302      	movs	r3, #2
  }
}
 800237c:	4618      	mov	r0, r3
 800237e:	3718      	adds	r7, #24
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	80002400 	.word	0x80002400
 8002388:	fe00e800 	.word	0xfe00e800

0800238c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b086      	sub	sp, #24
 8002390:	af02      	add	r7, sp, #8
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	4608      	mov	r0, r1
 8002396:	4611      	mov	r1, r2
 8002398:	461a      	mov	r2, r3
 800239a:	4603      	mov	r3, r0
 800239c:	817b      	strh	r3, [r7, #10]
 800239e:	460b      	mov	r3, r1
 80023a0:	813b      	strh	r3, [r7, #8]
 80023a2:	4613      	mov	r3, r2
 80023a4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80023a6:	88fb      	ldrh	r3, [r7, #6]
 80023a8:	b2da      	uxtb	r2, r3
 80023aa:	8979      	ldrh	r1, [r7, #10]
 80023ac:	4b20      	ldr	r3, [pc, #128]	@ (8002430 <I2C_RequestMemoryRead+0xa4>)
 80023ae:	9300      	str	r3, [sp, #0]
 80023b0:	2300      	movs	r3, #0
 80023b2:	68f8      	ldr	r0, [r7, #12]
 80023b4:	f000 fa26 	bl	8002804 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80023b8:	69fa      	ldr	r2, [r7, #28]
 80023ba:	69b9      	ldr	r1, [r7, #24]
 80023bc:	68f8      	ldr	r0, [r7, #12]
 80023be:	f000 f8b6 	bl	800252e <I2C_WaitOnTXISFlagUntilTimeout>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	e02c      	b.n	8002426 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80023cc:	88fb      	ldrh	r3, [r7, #6]
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d105      	bne.n	80023de <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80023d2:	893b      	ldrh	r3, [r7, #8]
 80023d4:	b2da      	uxtb	r2, r3
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	629a      	str	r2, [r3, #40]	@ 0x28
 80023dc:	e015      	b.n	800240a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80023de:	893b      	ldrh	r3, [r7, #8]
 80023e0:	0a1b      	lsrs	r3, r3, #8
 80023e2:	b29b      	uxth	r3, r3
 80023e4:	b2da      	uxtb	r2, r3
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80023ec:	69fa      	ldr	r2, [r7, #28]
 80023ee:	69b9      	ldr	r1, [r7, #24]
 80023f0:	68f8      	ldr	r0, [r7, #12]
 80023f2:	f000 f89c 	bl	800252e <I2C_WaitOnTXISFlagUntilTimeout>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e012      	b.n	8002426 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002400:	893b      	ldrh	r3, [r7, #8]
 8002402:	b2da      	uxtb	r2, r3
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	9300      	str	r3, [sp, #0]
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	2200      	movs	r2, #0
 8002412:	2140      	movs	r1, #64	@ 0x40
 8002414:	68f8      	ldr	r0, [r7, #12]
 8002416:	f000 f831 	bl	800247c <I2C_WaitOnFlagUntilTimeout>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e000      	b.n	8002426 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	3710      	adds	r7, #16
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	80002000 	.word	0x80002000

08002434 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	699b      	ldr	r3, [r3, #24]
 8002442:	f003 0302 	and.w	r3, r3, #2
 8002446:	2b02      	cmp	r3, #2
 8002448:	d103      	bne.n	8002452 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	2200      	movs	r2, #0
 8002450:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	699b      	ldr	r3, [r3, #24]
 8002458:	f003 0301 	and.w	r3, r3, #1
 800245c:	2b01      	cmp	r3, #1
 800245e:	d007      	beq.n	8002470 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	699a      	ldr	r2, [r3, #24]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f042 0201 	orr.w	r2, r2, #1
 800246e:	619a      	str	r2, [r3, #24]
  }
}
 8002470:	bf00      	nop
 8002472:	370c      	adds	r7, #12
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr

0800247c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	60f8      	str	r0, [r7, #12]
 8002484:	60b9      	str	r1, [r7, #8]
 8002486:	603b      	str	r3, [r7, #0]
 8002488:	4613      	mov	r3, r2
 800248a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800248c:	e03b      	b.n	8002506 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800248e:	69ba      	ldr	r2, [r7, #24]
 8002490:	6839      	ldr	r1, [r7, #0]
 8002492:	68f8      	ldr	r0, [r7, #12]
 8002494:	f000 f8d6 	bl	8002644 <I2C_IsErrorOccurred>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e041      	b.n	8002526 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024a8:	d02d      	beq.n	8002506 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024aa:	f7ff f923 	bl	80016f4 <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	683a      	ldr	r2, [r7, #0]
 80024b6:	429a      	cmp	r2, r3
 80024b8:	d302      	bcc.n	80024c0 <I2C_WaitOnFlagUntilTimeout+0x44>
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d122      	bne.n	8002506 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	699a      	ldr	r2, [r3, #24]
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	4013      	ands	r3, r2
 80024ca:	68ba      	ldr	r2, [r7, #8]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	bf0c      	ite	eq
 80024d0:	2301      	moveq	r3, #1
 80024d2:	2300      	movne	r3, #0
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	461a      	mov	r2, r3
 80024d8:	79fb      	ldrb	r3, [r7, #7]
 80024da:	429a      	cmp	r2, r3
 80024dc:	d113      	bne.n	8002506 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024e2:	f043 0220 	orr.w	r2, r3, #32
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2220      	movs	r2, #32
 80024ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2200      	movs	r2, #0
 80024f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	2200      	movs	r2, #0
 80024fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e00f      	b.n	8002526 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	699a      	ldr	r2, [r3, #24]
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	4013      	ands	r3, r2
 8002510:	68ba      	ldr	r2, [r7, #8]
 8002512:	429a      	cmp	r2, r3
 8002514:	bf0c      	ite	eq
 8002516:	2301      	moveq	r3, #1
 8002518:	2300      	movne	r3, #0
 800251a:	b2db      	uxtb	r3, r3
 800251c:	461a      	mov	r2, r3
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	429a      	cmp	r2, r3
 8002522:	d0b4      	beq.n	800248e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002524:	2300      	movs	r3, #0
}
 8002526:	4618      	mov	r0, r3
 8002528:	3710      	adds	r7, #16
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}

0800252e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800252e:	b580      	push	{r7, lr}
 8002530:	b084      	sub	sp, #16
 8002532:	af00      	add	r7, sp, #0
 8002534:	60f8      	str	r0, [r7, #12]
 8002536:	60b9      	str	r1, [r7, #8]
 8002538:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800253a:	e033      	b.n	80025a4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	68b9      	ldr	r1, [r7, #8]
 8002540:	68f8      	ldr	r0, [r7, #12]
 8002542:	f000 f87f 	bl	8002644 <I2C_IsErrorOccurred>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e031      	b.n	80025b4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002556:	d025      	beq.n	80025a4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002558:	f7ff f8cc 	bl	80016f4 <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	68ba      	ldr	r2, [r7, #8]
 8002564:	429a      	cmp	r2, r3
 8002566:	d302      	bcc.n	800256e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d11a      	bne.n	80025a4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	699b      	ldr	r3, [r3, #24]
 8002574:	f003 0302 	and.w	r3, r3, #2
 8002578:	2b02      	cmp	r3, #2
 800257a:	d013      	beq.n	80025a4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002580:	f043 0220 	orr.w	r2, r3, #32
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2220      	movs	r2, #32
 800258c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2200      	movs	r2, #0
 8002594:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	2200      	movs	r2, #0
 800259c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e007      	b.n	80025b4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	699b      	ldr	r3, [r3, #24]
 80025aa:	f003 0302 	and.w	r3, r3, #2
 80025ae:	2b02      	cmp	r3, #2
 80025b0:	d1c4      	bne.n	800253c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80025b2:	2300      	movs	r3, #0
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3710      	adds	r7, #16
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}

080025bc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	60f8      	str	r0, [r7, #12]
 80025c4:	60b9      	str	r1, [r7, #8]
 80025c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025c8:	e02f      	b.n	800262a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	68b9      	ldr	r1, [r7, #8]
 80025ce:	68f8      	ldr	r0, [r7, #12]
 80025d0:	f000 f838 	bl	8002644 <I2C_IsErrorOccurred>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d001      	beq.n	80025de <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e02d      	b.n	800263a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025de:	f7ff f889 	bl	80016f4 <HAL_GetTick>
 80025e2:	4602      	mov	r2, r0
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	68ba      	ldr	r2, [r7, #8]
 80025ea:	429a      	cmp	r2, r3
 80025ec:	d302      	bcc.n	80025f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d11a      	bne.n	800262a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	f003 0320 	and.w	r3, r3, #32
 80025fe:	2b20      	cmp	r3, #32
 8002600:	d013      	beq.n	800262a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002606:	f043 0220 	orr.w	r2, r3, #32
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2220      	movs	r2, #32
 8002612:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2200      	movs	r2, #0
 800261a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2200      	movs	r2, #0
 8002622:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e007      	b.n	800263a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	f003 0320 	and.w	r3, r3, #32
 8002634:	2b20      	cmp	r3, #32
 8002636:	d1c8      	bne.n	80025ca <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
	...

08002644 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b08a      	sub	sp, #40	@ 0x28
 8002648:	af00      	add	r7, sp, #0
 800264a:	60f8      	str	r0, [r7, #12]
 800264c:	60b9      	str	r1, [r7, #8]
 800264e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002650:	2300      	movs	r3, #0
 8002652:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800265e:	2300      	movs	r3, #0
 8002660:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	f003 0310 	and.w	r3, r3, #16
 800266c:	2b00      	cmp	r3, #0
 800266e:	d068      	beq.n	8002742 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	2210      	movs	r2, #16
 8002676:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002678:	e049      	b.n	800270e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002680:	d045      	beq.n	800270e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002682:	f7ff f837 	bl	80016f4 <HAL_GetTick>
 8002686:	4602      	mov	r2, r0
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	68ba      	ldr	r2, [r7, #8]
 800268e:	429a      	cmp	r2, r3
 8002690:	d302      	bcc.n	8002698 <I2C_IsErrorOccurred+0x54>
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d13a      	bne.n	800270e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026a2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80026aa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	699b      	ldr	r3, [r3, #24]
 80026b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026ba:	d121      	bne.n	8002700 <I2C_IsErrorOccurred+0xbc>
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80026c2:	d01d      	beq.n	8002700 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80026c4:	7cfb      	ldrb	r3, [r7, #19]
 80026c6:	2b20      	cmp	r3, #32
 80026c8:	d01a      	beq.n	8002700 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	685a      	ldr	r2, [r3, #4]
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80026d8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80026da:	f7ff f80b 	bl	80016f4 <HAL_GetTick>
 80026de:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026e0:	e00e      	b.n	8002700 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80026e2:	f7ff f807 	bl	80016f4 <HAL_GetTick>
 80026e6:	4602      	mov	r2, r0
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	2b19      	cmp	r3, #25
 80026ee:	d907      	bls.n	8002700 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80026f0:	6a3b      	ldr	r3, [r7, #32]
 80026f2:	f043 0320 	orr.w	r3, r3, #32
 80026f6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80026fe:	e006      	b.n	800270e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	699b      	ldr	r3, [r3, #24]
 8002706:	f003 0320 	and.w	r3, r3, #32
 800270a:	2b20      	cmp	r3, #32
 800270c:	d1e9      	bne.n	80026e2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	699b      	ldr	r3, [r3, #24]
 8002714:	f003 0320 	and.w	r3, r3, #32
 8002718:	2b20      	cmp	r3, #32
 800271a:	d003      	beq.n	8002724 <I2C_IsErrorOccurred+0xe0>
 800271c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002720:	2b00      	cmp	r3, #0
 8002722:	d0aa      	beq.n	800267a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002724:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002728:	2b00      	cmp	r3, #0
 800272a:	d103      	bne.n	8002734 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2220      	movs	r2, #32
 8002732:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002734:	6a3b      	ldr	r3, [r7, #32]
 8002736:	f043 0304 	orr.w	r3, r3, #4
 800273a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	699b      	ldr	r3, [r3, #24]
 8002748:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800274a:	69bb      	ldr	r3, [r7, #24]
 800274c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002750:	2b00      	cmp	r3, #0
 8002752:	d00b      	beq.n	800276c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002754:	6a3b      	ldr	r3, [r7, #32]
 8002756:	f043 0301 	orr.w	r3, r3, #1
 800275a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002764:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800276c:	69bb      	ldr	r3, [r7, #24]
 800276e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002772:	2b00      	cmp	r3, #0
 8002774:	d00b      	beq.n	800278e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002776:	6a3b      	ldr	r3, [r7, #32]
 8002778:	f043 0308 	orr.w	r3, r3, #8
 800277c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002786:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800278e:	69bb      	ldr	r3, [r7, #24]
 8002790:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002794:	2b00      	cmp	r3, #0
 8002796:	d00b      	beq.n	80027b0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002798:	6a3b      	ldr	r3, [r7, #32]
 800279a:	f043 0302 	orr.w	r3, r3, #2
 800279e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80027b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d01c      	beq.n	80027f2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80027b8:	68f8      	ldr	r0, [r7, #12]
 80027ba:	f7ff fe3b 	bl	8002434 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	6859      	ldr	r1, [r3, #4]
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002800 <I2C_IsErrorOccurred+0x1bc>)
 80027ca:	400b      	ands	r3, r1
 80027cc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80027d2:	6a3b      	ldr	r3, [r7, #32]
 80027d4:	431a      	orrs	r2, r3
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2220      	movs	r2, #32
 80027de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	2200      	movs	r2, #0
 80027ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80027f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3728      	adds	r7, #40	@ 0x28
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	fe00e800 	.word	0xfe00e800

08002804 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002804:	b480      	push	{r7}
 8002806:	b087      	sub	sp, #28
 8002808:	af00      	add	r7, sp, #0
 800280a:	60f8      	str	r0, [r7, #12]
 800280c:	607b      	str	r3, [r7, #4]
 800280e:	460b      	mov	r3, r1
 8002810:	817b      	strh	r3, [r7, #10]
 8002812:	4613      	mov	r3, r2
 8002814:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002816:	897b      	ldrh	r3, [r7, #10]
 8002818:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800281c:	7a7b      	ldrb	r3, [r7, #9]
 800281e:	041b      	lsls	r3, r3, #16
 8002820:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002824:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800282a:	6a3b      	ldr	r3, [r7, #32]
 800282c:	4313      	orrs	r3, r2
 800282e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002832:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	685a      	ldr	r2, [r3, #4]
 800283a:	6a3b      	ldr	r3, [r7, #32]
 800283c:	0d5b      	lsrs	r3, r3, #21
 800283e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002842:	4b08      	ldr	r3, [pc, #32]	@ (8002864 <I2C_TransferConfig+0x60>)
 8002844:	430b      	orrs	r3, r1
 8002846:	43db      	mvns	r3, r3
 8002848:	ea02 0103 	and.w	r1, r2, r3
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	697a      	ldr	r2, [r7, #20]
 8002852:	430a      	orrs	r2, r1
 8002854:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002856:	bf00      	nop
 8002858:	371c      	adds	r7, #28
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop
 8002864:	03ff63ff 	.word	0x03ff63ff

08002868 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002878:	b2db      	uxtb	r3, r3
 800287a:	2b20      	cmp	r3, #32
 800287c:	d138      	bne.n	80028f0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002884:	2b01      	cmp	r3, #1
 8002886:	d101      	bne.n	800288c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002888:	2302      	movs	r3, #2
 800288a:	e032      	b.n	80028f2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2201      	movs	r2, #1
 8002890:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2224      	movs	r2, #36	@ 0x24
 8002898:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f022 0201 	bic.w	r2, r2, #1
 80028aa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80028ba:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	6819      	ldr	r1, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	683a      	ldr	r2, [r7, #0]
 80028c8:	430a      	orrs	r2, r1
 80028ca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f042 0201 	orr.w	r2, r2, #1
 80028da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2220      	movs	r2, #32
 80028e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80028ec:	2300      	movs	r3, #0
 80028ee:	e000      	b.n	80028f2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80028f0:	2302      	movs	r3, #2
  }
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr

080028fe <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80028fe:	b480      	push	{r7}
 8002900:	b085      	sub	sp, #20
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
 8002906:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800290e:	b2db      	uxtb	r3, r3
 8002910:	2b20      	cmp	r3, #32
 8002912:	d139      	bne.n	8002988 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800291a:	2b01      	cmp	r3, #1
 800291c:	d101      	bne.n	8002922 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800291e:	2302      	movs	r3, #2
 8002920:	e033      	b.n	800298a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2201      	movs	r2, #1
 8002926:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2224      	movs	r2, #36	@ 0x24
 800292e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f022 0201 	bic.w	r2, r2, #1
 8002940:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002950:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	021b      	lsls	r3, r3, #8
 8002956:	68fa      	ldr	r2, [r7, #12]
 8002958:	4313      	orrs	r3, r2
 800295a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	68fa      	ldr	r2, [r7, #12]
 8002962:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f042 0201 	orr.w	r2, r2, #1
 8002972:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2220      	movs	r2, #32
 8002978:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2200      	movs	r2, #0
 8002980:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002984:	2300      	movs	r3, #0
 8002986:	e000      	b.n	800298a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002988:	2302      	movs	r3, #2
  }
}
 800298a:	4618      	mov	r0, r3
 800298c:	3714      	adds	r7, #20
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
	...

08002998 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800299c:	4b04      	ldr	r3, [pc, #16]	@ (80029b0 <HAL_PWREx_GetVoltageRange+0x18>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop
 80029b0:	40007000 	.word	0x40007000

080029b4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b085      	sub	sp, #20
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80029c2:	d130      	bne.n	8002a26 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80029c4:	4b23      	ldr	r3, [pc, #140]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80029cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80029d0:	d038      	beq.n	8002a44 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80029d2:	4b20      	ldr	r3, [pc, #128]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80029da:	4a1e      	ldr	r2, [pc, #120]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029dc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80029e0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80029e2:	4b1d      	ldr	r3, [pc, #116]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2232      	movs	r2, #50	@ 0x32
 80029e8:	fb02 f303 	mul.w	r3, r2, r3
 80029ec:	4a1b      	ldr	r2, [pc, #108]	@ (8002a5c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80029ee:	fba2 2303 	umull	r2, r3, r2, r3
 80029f2:	0c9b      	lsrs	r3, r3, #18
 80029f4:	3301      	adds	r3, #1
 80029f6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029f8:	e002      	b.n	8002a00 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	3b01      	subs	r3, #1
 80029fe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a00:	4b14      	ldr	r3, [pc, #80]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a02:	695b      	ldr	r3, [r3, #20]
 8002a04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a0c:	d102      	bne.n	8002a14 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d1f2      	bne.n	80029fa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a14:	4b0f      	ldr	r3, [pc, #60]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a16:	695b      	ldr	r3, [r3, #20]
 8002a18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a20:	d110      	bne.n	8002a44 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e00f      	b.n	8002a46 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002a26:	4b0b      	ldr	r3, [pc, #44]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a32:	d007      	beq.n	8002a44 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a34:	4b07      	ldr	r3, [pc, #28]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a3c:	4a05      	ldr	r2, [pc, #20]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a3e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a42:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002a44:	2300      	movs	r3, #0
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3714      	adds	r7, #20
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	40007000 	.word	0x40007000
 8002a58:	20000000 	.word	0x20000000
 8002a5c:	431bde83 	.word	0x431bde83

08002a60 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b088      	sub	sp, #32
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d101      	bne.n	8002a72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e3ca      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a72:	4b97      	ldr	r3, [pc, #604]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f003 030c 	and.w	r3, r3, #12
 8002a7a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a7c:	4b94      	ldr	r3, [pc, #592]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	f003 0303 	and.w	r3, r3, #3
 8002a84:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 0310 	and.w	r3, r3, #16
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	f000 80e4 	beq.w	8002c5c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002a94:	69bb      	ldr	r3, [r7, #24]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d007      	beq.n	8002aaa <HAL_RCC_OscConfig+0x4a>
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	2b0c      	cmp	r3, #12
 8002a9e:	f040 808b 	bne.w	8002bb8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	f040 8087 	bne.w	8002bb8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002aaa:	4b89      	ldr	r3, [pc, #548]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0302 	and.w	r3, r3, #2
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d005      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x62>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	699b      	ldr	r3, [r3, #24]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d101      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e3a2      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a1a      	ldr	r2, [r3, #32]
 8002ac6:	4b82      	ldr	r3, [pc, #520]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 0308 	and.w	r3, r3, #8
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d004      	beq.n	8002adc <HAL_RCC_OscConfig+0x7c>
 8002ad2:	4b7f      	ldr	r3, [pc, #508]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ada:	e005      	b.n	8002ae8 <HAL_RCC_OscConfig+0x88>
 8002adc:	4b7c      	ldr	r3, [pc, #496]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002ade:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ae2:	091b      	lsrs	r3, r3, #4
 8002ae4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d223      	bcs.n	8002b34 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6a1b      	ldr	r3, [r3, #32]
 8002af0:	4618      	mov	r0, r3
 8002af2:	f000 fd87 	bl	8003604 <RCC_SetFlashLatencyFromMSIRange>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d001      	beq.n	8002b00 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e383      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b00:	4b73      	ldr	r3, [pc, #460]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a72      	ldr	r2, [pc, #456]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002b06:	f043 0308 	orr.w	r3, r3, #8
 8002b0a:	6013      	str	r3, [r2, #0]
 8002b0c:	4b70      	ldr	r3, [pc, #448]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6a1b      	ldr	r3, [r3, #32]
 8002b18:	496d      	ldr	r1, [pc, #436]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b1e:	4b6c      	ldr	r3, [pc, #432]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	69db      	ldr	r3, [r3, #28]
 8002b2a:	021b      	lsls	r3, r3, #8
 8002b2c:	4968      	ldr	r1, [pc, #416]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	604b      	str	r3, [r1, #4]
 8002b32:	e025      	b.n	8002b80 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b34:	4b66      	ldr	r3, [pc, #408]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a65      	ldr	r2, [pc, #404]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002b3a:	f043 0308 	orr.w	r3, r3, #8
 8002b3e:	6013      	str	r3, [r2, #0]
 8002b40:	4b63      	ldr	r3, [pc, #396]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6a1b      	ldr	r3, [r3, #32]
 8002b4c:	4960      	ldr	r1, [pc, #384]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b52:	4b5f      	ldr	r3, [pc, #380]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	69db      	ldr	r3, [r3, #28]
 8002b5e:	021b      	lsls	r3, r3, #8
 8002b60:	495b      	ldr	r1, [pc, #364]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002b62:	4313      	orrs	r3, r2
 8002b64:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b66:	69bb      	ldr	r3, [r7, #24]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d109      	bne.n	8002b80 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6a1b      	ldr	r3, [r3, #32]
 8002b70:	4618      	mov	r0, r3
 8002b72:	f000 fd47 	bl	8003604 <RCC_SetFlashLatencyFromMSIRange>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d001      	beq.n	8002b80 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e343      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b80:	f000 fc4a 	bl	8003418 <HAL_RCC_GetSysClockFreq>
 8002b84:	4602      	mov	r2, r0
 8002b86:	4b52      	ldr	r3, [pc, #328]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	091b      	lsrs	r3, r3, #4
 8002b8c:	f003 030f 	and.w	r3, r3, #15
 8002b90:	4950      	ldr	r1, [pc, #320]	@ (8002cd4 <HAL_RCC_OscConfig+0x274>)
 8002b92:	5ccb      	ldrb	r3, [r1, r3]
 8002b94:	f003 031f 	and.w	r3, r3, #31
 8002b98:	fa22 f303 	lsr.w	r3, r2, r3
 8002b9c:	4a4e      	ldr	r2, [pc, #312]	@ (8002cd8 <HAL_RCC_OscConfig+0x278>)
 8002b9e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002ba0:	4b4e      	ldr	r3, [pc, #312]	@ (8002cdc <HAL_RCC_OscConfig+0x27c>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7fe fb3d 	bl	8001224 <HAL_InitTick>
 8002baa:	4603      	mov	r3, r0
 8002bac:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002bae:	7bfb      	ldrb	r3, [r7, #15]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d052      	beq.n	8002c5a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002bb4:	7bfb      	ldrb	r3, [r7, #15]
 8002bb6:	e327      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	699b      	ldr	r3, [r3, #24]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d032      	beq.n	8002c26 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002bc0:	4b43      	ldr	r3, [pc, #268]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a42      	ldr	r2, [pc, #264]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002bc6:	f043 0301 	orr.w	r3, r3, #1
 8002bca:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002bcc:	f7fe fd92 	bl	80016f4 <HAL_GetTick>
 8002bd0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002bd2:	e008      	b.n	8002be6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002bd4:	f7fe fd8e 	bl	80016f4 <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	2b02      	cmp	r3, #2
 8002be0:	d901      	bls.n	8002be6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e310      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002be6:	4b3a      	ldr	r3, [pc, #232]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0302 	and.w	r3, r3, #2
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d0f0      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bf2:	4b37      	ldr	r3, [pc, #220]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a36      	ldr	r2, [pc, #216]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002bf8:	f043 0308 	orr.w	r3, r3, #8
 8002bfc:	6013      	str	r3, [r2, #0]
 8002bfe:	4b34      	ldr	r3, [pc, #208]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6a1b      	ldr	r3, [r3, #32]
 8002c0a:	4931      	ldr	r1, [pc, #196]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c10:	4b2f      	ldr	r3, [pc, #188]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	69db      	ldr	r3, [r3, #28]
 8002c1c:	021b      	lsls	r3, r3, #8
 8002c1e:	492c      	ldr	r1, [pc, #176]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002c20:	4313      	orrs	r3, r2
 8002c22:	604b      	str	r3, [r1, #4]
 8002c24:	e01a      	b.n	8002c5c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002c26:	4b2a      	ldr	r3, [pc, #168]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a29      	ldr	r2, [pc, #164]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002c2c:	f023 0301 	bic.w	r3, r3, #1
 8002c30:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c32:	f7fe fd5f 	bl	80016f4 <HAL_GetTick>
 8002c36:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c38:	e008      	b.n	8002c4c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c3a:	f7fe fd5b 	bl	80016f4 <HAL_GetTick>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d901      	bls.n	8002c4c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e2dd      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c4c:	4b20      	ldr	r3, [pc, #128]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 0302 	and.w	r3, r3, #2
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d1f0      	bne.n	8002c3a <HAL_RCC_OscConfig+0x1da>
 8002c58:	e000      	b.n	8002c5c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c5a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0301 	and.w	r3, r3, #1
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d074      	beq.n	8002d52 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	2b08      	cmp	r3, #8
 8002c6c:	d005      	beq.n	8002c7a <HAL_RCC_OscConfig+0x21a>
 8002c6e:	69bb      	ldr	r3, [r7, #24]
 8002c70:	2b0c      	cmp	r3, #12
 8002c72:	d10e      	bne.n	8002c92 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	2b03      	cmp	r3, #3
 8002c78:	d10b      	bne.n	8002c92 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c7a:	4b15      	ldr	r3, [pc, #84]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d064      	beq.n	8002d50 <HAL_RCC_OscConfig+0x2f0>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d160      	bne.n	8002d50 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e2ba      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c9a:	d106      	bne.n	8002caa <HAL_RCC_OscConfig+0x24a>
 8002c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a0b      	ldr	r2, [pc, #44]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002ca2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ca6:	6013      	str	r3, [r2, #0]
 8002ca8:	e026      	b.n	8002cf8 <HAL_RCC_OscConfig+0x298>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002cb2:	d115      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x280>
 8002cb4:	4b06      	ldr	r3, [pc, #24]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a05      	ldr	r2, [pc, #20]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002cba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002cbe:	6013      	str	r3, [r2, #0]
 8002cc0:	4b03      	ldr	r3, [pc, #12]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a02      	ldr	r2, [pc, #8]	@ (8002cd0 <HAL_RCC_OscConfig+0x270>)
 8002cc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cca:	6013      	str	r3, [r2, #0]
 8002ccc:	e014      	b.n	8002cf8 <HAL_RCC_OscConfig+0x298>
 8002cce:	bf00      	nop
 8002cd0:	40021000 	.word	0x40021000
 8002cd4:	0800a988 	.word	0x0800a988
 8002cd8:	20000000 	.word	0x20000000
 8002cdc:	20000004 	.word	0x20000004
 8002ce0:	4ba0      	ldr	r3, [pc, #640]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a9f      	ldr	r2, [pc, #636]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002ce6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cea:	6013      	str	r3, [r2, #0]
 8002cec:	4b9d      	ldr	r3, [pc, #628]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a9c      	ldr	r2, [pc, #624]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002cf2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002cf6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d013      	beq.n	8002d28 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d00:	f7fe fcf8 	bl	80016f4 <HAL_GetTick>
 8002d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d06:	e008      	b.n	8002d1a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d08:	f7fe fcf4 	bl	80016f4 <HAL_GetTick>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	2b64      	cmp	r3, #100	@ 0x64
 8002d14:	d901      	bls.n	8002d1a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e276      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d1a:	4b92      	ldr	r3, [pc, #584]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d0f0      	beq.n	8002d08 <HAL_RCC_OscConfig+0x2a8>
 8002d26:	e014      	b.n	8002d52 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d28:	f7fe fce4 	bl	80016f4 <HAL_GetTick>
 8002d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d2e:	e008      	b.n	8002d42 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d30:	f7fe fce0 	bl	80016f4 <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	2b64      	cmp	r3, #100	@ 0x64
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e262      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d42:	4b88      	ldr	r3, [pc, #544]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d1f0      	bne.n	8002d30 <HAL_RCC_OscConfig+0x2d0>
 8002d4e:	e000      	b.n	8002d52 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d060      	beq.n	8002e20 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002d5e:	69bb      	ldr	r3, [r7, #24]
 8002d60:	2b04      	cmp	r3, #4
 8002d62:	d005      	beq.n	8002d70 <HAL_RCC_OscConfig+0x310>
 8002d64:	69bb      	ldr	r3, [r7, #24]
 8002d66:	2b0c      	cmp	r3, #12
 8002d68:	d119      	bne.n	8002d9e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d116      	bne.n	8002d9e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d70:	4b7c      	ldr	r3, [pc, #496]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d005      	beq.n	8002d88 <HAL_RCC_OscConfig+0x328>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d101      	bne.n	8002d88 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e23f      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d88:	4b76      	ldr	r3, [pc, #472]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	691b      	ldr	r3, [r3, #16]
 8002d94:	061b      	lsls	r3, r3, #24
 8002d96:	4973      	ldr	r1, [pc, #460]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d9c:	e040      	b.n	8002e20 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d023      	beq.n	8002dee <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002da6:	4b6f      	ldr	r3, [pc, #444]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a6e      	ldr	r2, [pc, #440]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002dac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002db0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002db2:	f7fe fc9f 	bl	80016f4 <HAL_GetTick>
 8002db6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002db8:	e008      	b.n	8002dcc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dba:	f7fe fc9b 	bl	80016f4 <HAL_GetTick>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	2b02      	cmp	r3, #2
 8002dc6:	d901      	bls.n	8002dcc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002dc8:	2303      	movs	r3, #3
 8002dca:	e21d      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dcc:	4b65      	ldr	r3, [pc, #404]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d0f0      	beq.n	8002dba <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dd8:	4b62      	ldr	r3, [pc, #392]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	691b      	ldr	r3, [r3, #16]
 8002de4:	061b      	lsls	r3, r3, #24
 8002de6:	495f      	ldr	r1, [pc, #380]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	604b      	str	r3, [r1, #4]
 8002dec:	e018      	b.n	8002e20 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dee:	4b5d      	ldr	r3, [pc, #372]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a5c      	ldr	r2, [pc, #368]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002df4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002df8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dfa:	f7fe fc7b 	bl	80016f4 <HAL_GetTick>
 8002dfe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e00:	e008      	b.n	8002e14 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e02:	f7fe fc77 	bl	80016f4 <HAL_GetTick>
 8002e06:	4602      	mov	r2, r0
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	1ad3      	subs	r3, r2, r3
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d901      	bls.n	8002e14 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002e10:	2303      	movs	r3, #3
 8002e12:	e1f9      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e14:	4b53      	ldr	r3, [pc, #332]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d1f0      	bne.n	8002e02 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 0308 	and.w	r3, r3, #8
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d03c      	beq.n	8002ea6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	695b      	ldr	r3, [r3, #20]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d01c      	beq.n	8002e6e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e34:	4b4b      	ldr	r3, [pc, #300]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002e36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e3a:	4a4a      	ldr	r2, [pc, #296]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002e3c:	f043 0301 	orr.w	r3, r3, #1
 8002e40:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e44:	f7fe fc56 	bl	80016f4 <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e4c:	f7fe fc52 	bl	80016f4 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e1d4      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e5e:	4b41      	ldr	r3, [pc, #260]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002e60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e64:	f003 0302 	and.w	r3, r3, #2
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d0ef      	beq.n	8002e4c <HAL_RCC_OscConfig+0x3ec>
 8002e6c:	e01b      	b.n	8002ea6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e6e:	4b3d      	ldr	r3, [pc, #244]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002e70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e74:	4a3b      	ldr	r2, [pc, #236]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002e76:	f023 0301 	bic.w	r3, r3, #1
 8002e7a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e7e:	f7fe fc39 	bl	80016f4 <HAL_GetTick>
 8002e82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e84:	e008      	b.n	8002e98 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e86:	f7fe fc35 	bl	80016f4 <HAL_GetTick>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	1ad3      	subs	r3, r2, r3
 8002e90:	2b02      	cmp	r3, #2
 8002e92:	d901      	bls.n	8002e98 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	e1b7      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e98:	4b32      	ldr	r3, [pc, #200]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002e9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e9e:	f003 0302 	and.w	r3, r3, #2
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d1ef      	bne.n	8002e86 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f003 0304 	and.w	r3, r3, #4
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	f000 80a6 	beq.w	8003000 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002eb8:	4b2a      	ldr	r3, [pc, #168]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002eba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ebc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d10d      	bne.n	8002ee0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ec4:	4b27      	ldr	r3, [pc, #156]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002ec6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ec8:	4a26      	ldr	r2, [pc, #152]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002eca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ece:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ed0:	4b24      	ldr	r3, [pc, #144]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002ed2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ed4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ed8:	60bb      	str	r3, [r7, #8]
 8002eda:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002edc:	2301      	movs	r3, #1
 8002ede:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ee0:	4b21      	ldr	r3, [pc, #132]	@ (8002f68 <HAL_RCC_OscConfig+0x508>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d118      	bne.n	8002f1e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002eec:	4b1e      	ldr	r3, [pc, #120]	@ (8002f68 <HAL_RCC_OscConfig+0x508>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a1d      	ldr	r2, [pc, #116]	@ (8002f68 <HAL_RCC_OscConfig+0x508>)
 8002ef2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ef6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ef8:	f7fe fbfc 	bl	80016f4 <HAL_GetTick>
 8002efc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002efe:	e008      	b.n	8002f12 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f00:	f7fe fbf8 	bl	80016f4 <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d901      	bls.n	8002f12 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e17a      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f12:	4b15      	ldr	r3, [pc, #84]	@ (8002f68 <HAL_RCC_OscConfig+0x508>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d0f0      	beq.n	8002f00 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d108      	bne.n	8002f38 <HAL_RCC_OscConfig+0x4d8>
 8002f26:	4b0f      	ldr	r3, [pc, #60]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f2c:	4a0d      	ldr	r2, [pc, #52]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002f2e:	f043 0301 	orr.w	r3, r3, #1
 8002f32:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f36:	e029      	b.n	8002f8c <HAL_RCC_OscConfig+0x52c>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	2b05      	cmp	r3, #5
 8002f3e:	d115      	bne.n	8002f6c <HAL_RCC_OscConfig+0x50c>
 8002f40:	4b08      	ldr	r3, [pc, #32]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002f42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f46:	4a07      	ldr	r2, [pc, #28]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002f48:	f043 0304 	orr.w	r3, r3, #4
 8002f4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f50:	4b04      	ldr	r3, [pc, #16]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f56:	4a03      	ldr	r2, [pc, #12]	@ (8002f64 <HAL_RCC_OscConfig+0x504>)
 8002f58:	f043 0301 	orr.w	r3, r3, #1
 8002f5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f60:	e014      	b.n	8002f8c <HAL_RCC_OscConfig+0x52c>
 8002f62:	bf00      	nop
 8002f64:	40021000 	.word	0x40021000
 8002f68:	40007000 	.word	0x40007000
 8002f6c:	4b9c      	ldr	r3, [pc, #624]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 8002f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f72:	4a9b      	ldr	r2, [pc, #620]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 8002f74:	f023 0301 	bic.w	r3, r3, #1
 8002f78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f7c:	4b98      	ldr	r3, [pc, #608]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 8002f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f82:	4a97      	ldr	r2, [pc, #604]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 8002f84:	f023 0304 	bic.w	r3, r3, #4
 8002f88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d016      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f94:	f7fe fbae 	bl	80016f4 <HAL_GetTick>
 8002f98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f9a:	e00a      	b.n	8002fb2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f9c:	f7fe fbaa 	bl	80016f4 <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d901      	bls.n	8002fb2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e12a      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fb2:	4b8b      	ldr	r3, [pc, #556]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 8002fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fb8:	f003 0302 	and.w	r3, r3, #2
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d0ed      	beq.n	8002f9c <HAL_RCC_OscConfig+0x53c>
 8002fc0:	e015      	b.n	8002fee <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fc2:	f7fe fb97 	bl	80016f4 <HAL_GetTick>
 8002fc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002fc8:	e00a      	b.n	8002fe0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fca:	f7fe fb93 	bl	80016f4 <HAL_GetTick>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	1ad3      	subs	r3, r2, r3
 8002fd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d901      	bls.n	8002fe0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	e113      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002fe0:	4b7f      	ldr	r3, [pc, #508]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 8002fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d1ed      	bne.n	8002fca <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002fee:	7ffb      	ldrb	r3, [r7, #31]
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d105      	bne.n	8003000 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ff4:	4b7a      	ldr	r3, [pc, #488]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 8002ff6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ff8:	4a79      	ldr	r2, [pc, #484]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 8002ffa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ffe:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003004:	2b00      	cmp	r3, #0
 8003006:	f000 80fe 	beq.w	8003206 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800300e:	2b02      	cmp	r3, #2
 8003010:	f040 80d0 	bne.w	80031b4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003014:	4b72      	ldr	r3, [pc, #456]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	f003 0203 	and.w	r2, r3, #3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003024:	429a      	cmp	r2, r3
 8003026:	d130      	bne.n	800308a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003032:	3b01      	subs	r3, #1
 8003034:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003036:	429a      	cmp	r2, r3
 8003038:	d127      	bne.n	800308a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003044:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003046:	429a      	cmp	r2, r3
 8003048:	d11f      	bne.n	800308a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003050:	687a      	ldr	r2, [r7, #4]
 8003052:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003054:	2a07      	cmp	r2, #7
 8003056:	bf14      	ite	ne
 8003058:	2201      	movne	r2, #1
 800305a:	2200      	moveq	r2, #0
 800305c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800305e:	4293      	cmp	r3, r2
 8003060:	d113      	bne.n	800308a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800306c:	085b      	lsrs	r3, r3, #1
 800306e:	3b01      	subs	r3, #1
 8003070:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003072:	429a      	cmp	r2, r3
 8003074:	d109      	bne.n	800308a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003080:	085b      	lsrs	r3, r3, #1
 8003082:	3b01      	subs	r3, #1
 8003084:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003086:	429a      	cmp	r2, r3
 8003088:	d06e      	beq.n	8003168 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800308a:	69bb      	ldr	r3, [r7, #24]
 800308c:	2b0c      	cmp	r3, #12
 800308e:	d069      	beq.n	8003164 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003090:	4b53      	ldr	r3, [pc, #332]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d105      	bne.n	80030a8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800309c:	4b50      	ldr	r3, [pc, #320]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d001      	beq.n	80030ac <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e0ad      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80030ac:	4b4c      	ldr	r3, [pc, #304]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a4b      	ldr	r2, [pc, #300]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 80030b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80030b6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80030b8:	f7fe fb1c 	bl	80016f4 <HAL_GetTick>
 80030bc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030be:	e008      	b.n	80030d2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030c0:	f7fe fb18 	bl	80016f4 <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d901      	bls.n	80030d2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e09a      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030d2:	4b43      	ldr	r3, [pc, #268]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1f0      	bne.n	80030c0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030de:	4b40      	ldr	r3, [pc, #256]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 80030e0:	68da      	ldr	r2, [r3, #12]
 80030e2:	4b40      	ldr	r3, [pc, #256]	@ (80031e4 <HAL_RCC_OscConfig+0x784>)
 80030e4:	4013      	ands	r3, r2
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80030ee:	3a01      	subs	r2, #1
 80030f0:	0112      	lsls	r2, r2, #4
 80030f2:	4311      	orrs	r1, r2
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80030f8:	0212      	lsls	r2, r2, #8
 80030fa:	4311      	orrs	r1, r2
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003100:	0852      	lsrs	r2, r2, #1
 8003102:	3a01      	subs	r2, #1
 8003104:	0552      	lsls	r2, r2, #21
 8003106:	4311      	orrs	r1, r2
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800310c:	0852      	lsrs	r2, r2, #1
 800310e:	3a01      	subs	r2, #1
 8003110:	0652      	lsls	r2, r2, #25
 8003112:	4311      	orrs	r1, r2
 8003114:	687a      	ldr	r2, [r7, #4]
 8003116:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003118:	0912      	lsrs	r2, r2, #4
 800311a:	0452      	lsls	r2, r2, #17
 800311c:	430a      	orrs	r2, r1
 800311e:	4930      	ldr	r1, [pc, #192]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 8003120:	4313      	orrs	r3, r2
 8003122:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003124:	4b2e      	ldr	r3, [pc, #184]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a2d      	ldr	r2, [pc, #180]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 800312a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800312e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003130:	4b2b      	ldr	r3, [pc, #172]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 8003132:	68db      	ldr	r3, [r3, #12]
 8003134:	4a2a      	ldr	r2, [pc, #168]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 8003136:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800313a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800313c:	f7fe fada 	bl	80016f4 <HAL_GetTick>
 8003140:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003142:	e008      	b.n	8003156 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003144:	f7fe fad6 	bl	80016f4 <HAL_GetTick>
 8003148:	4602      	mov	r2, r0
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	2b02      	cmp	r3, #2
 8003150:	d901      	bls.n	8003156 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e058      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003156:	4b22      	ldr	r3, [pc, #136]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d0f0      	beq.n	8003144 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003162:	e050      	b.n	8003206 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e04f      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003168:	4b1d      	ldr	r3, [pc, #116]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003170:	2b00      	cmp	r3, #0
 8003172:	d148      	bne.n	8003206 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003174:	4b1a      	ldr	r3, [pc, #104]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a19      	ldr	r2, [pc, #100]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 800317a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800317e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003180:	4b17      	ldr	r3, [pc, #92]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	4a16      	ldr	r2, [pc, #88]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 8003186:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800318a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800318c:	f7fe fab2 	bl	80016f4 <HAL_GetTick>
 8003190:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003192:	e008      	b.n	80031a6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003194:	f7fe faae 	bl	80016f4 <HAL_GetTick>
 8003198:	4602      	mov	r2, r0
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	2b02      	cmp	r3, #2
 80031a0:	d901      	bls.n	80031a6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e030      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031a6:	4b0e      	ldr	r3, [pc, #56]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d0f0      	beq.n	8003194 <HAL_RCC_OscConfig+0x734>
 80031b2:	e028      	b.n	8003206 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031b4:	69bb      	ldr	r3, [r7, #24]
 80031b6:	2b0c      	cmp	r3, #12
 80031b8:	d023      	beq.n	8003202 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031ba:	4b09      	ldr	r3, [pc, #36]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a08      	ldr	r2, [pc, #32]	@ (80031e0 <HAL_RCC_OscConfig+0x780>)
 80031c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80031c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c6:	f7fe fa95 	bl	80016f4 <HAL_GetTick>
 80031ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031cc:	e00c      	b.n	80031e8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031ce:	f7fe fa91 	bl	80016f4 <HAL_GetTick>
 80031d2:	4602      	mov	r2, r0
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	2b02      	cmp	r3, #2
 80031da:	d905      	bls.n	80031e8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80031dc:	2303      	movs	r3, #3
 80031de:	e013      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
 80031e0:	40021000 	.word	0x40021000
 80031e4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031e8:	4b09      	ldr	r3, [pc, #36]	@ (8003210 <HAL_RCC_OscConfig+0x7b0>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d1ec      	bne.n	80031ce <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80031f4:	4b06      	ldr	r3, [pc, #24]	@ (8003210 <HAL_RCC_OscConfig+0x7b0>)
 80031f6:	68da      	ldr	r2, [r3, #12]
 80031f8:	4905      	ldr	r1, [pc, #20]	@ (8003210 <HAL_RCC_OscConfig+0x7b0>)
 80031fa:	4b06      	ldr	r3, [pc, #24]	@ (8003214 <HAL_RCC_OscConfig+0x7b4>)
 80031fc:	4013      	ands	r3, r2
 80031fe:	60cb      	str	r3, [r1, #12]
 8003200:	e001      	b.n	8003206 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e000      	b.n	8003208 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003206:	2300      	movs	r3, #0
}
 8003208:	4618      	mov	r0, r3
 800320a:	3720      	adds	r7, #32
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}
 8003210:	40021000 	.word	0x40021000
 8003214:	feeefffc 	.word	0xfeeefffc

08003218 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b084      	sub	sp, #16
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d101      	bne.n	800322c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	e0e7      	b.n	80033fc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800322c:	4b75      	ldr	r3, [pc, #468]	@ (8003404 <HAL_RCC_ClockConfig+0x1ec>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0307 	and.w	r3, r3, #7
 8003234:	683a      	ldr	r2, [r7, #0]
 8003236:	429a      	cmp	r2, r3
 8003238:	d910      	bls.n	800325c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800323a:	4b72      	ldr	r3, [pc, #456]	@ (8003404 <HAL_RCC_ClockConfig+0x1ec>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f023 0207 	bic.w	r2, r3, #7
 8003242:	4970      	ldr	r1, [pc, #448]	@ (8003404 <HAL_RCC_ClockConfig+0x1ec>)
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	4313      	orrs	r3, r2
 8003248:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800324a:	4b6e      	ldr	r3, [pc, #440]	@ (8003404 <HAL_RCC_ClockConfig+0x1ec>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0307 	and.w	r3, r3, #7
 8003252:	683a      	ldr	r2, [r7, #0]
 8003254:	429a      	cmp	r2, r3
 8003256:	d001      	beq.n	800325c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	e0cf      	b.n	80033fc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 0302 	and.w	r3, r3, #2
 8003264:	2b00      	cmp	r3, #0
 8003266:	d010      	beq.n	800328a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	689a      	ldr	r2, [r3, #8]
 800326c:	4b66      	ldr	r3, [pc, #408]	@ (8003408 <HAL_RCC_ClockConfig+0x1f0>)
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003274:	429a      	cmp	r2, r3
 8003276:	d908      	bls.n	800328a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003278:	4b63      	ldr	r3, [pc, #396]	@ (8003408 <HAL_RCC_ClockConfig+0x1f0>)
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	4960      	ldr	r1, [pc, #384]	@ (8003408 <HAL_RCC_ClockConfig+0x1f0>)
 8003286:	4313      	orrs	r3, r2
 8003288:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 0301 	and.w	r3, r3, #1
 8003292:	2b00      	cmp	r3, #0
 8003294:	d04c      	beq.n	8003330 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	2b03      	cmp	r3, #3
 800329c:	d107      	bne.n	80032ae <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800329e:	4b5a      	ldr	r3, [pc, #360]	@ (8003408 <HAL_RCC_ClockConfig+0x1f0>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d121      	bne.n	80032ee <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e0a6      	b.n	80033fc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d107      	bne.n	80032c6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032b6:	4b54      	ldr	r3, [pc, #336]	@ (8003408 <HAL_RCC_ClockConfig+0x1f0>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d115      	bne.n	80032ee <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e09a      	b.n	80033fc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d107      	bne.n	80032de <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80032ce:	4b4e      	ldr	r3, [pc, #312]	@ (8003408 <HAL_RCC_ClockConfig+0x1f0>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 0302 	and.w	r3, r3, #2
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d109      	bne.n	80032ee <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e08e      	b.n	80033fc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032de:	4b4a      	ldr	r3, [pc, #296]	@ (8003408 <HAL_RCC_ClockConfig+0x1f0>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d101      	bne.n	80032ee <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e086      	b.n	80033fc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80032ee:	4b46      	ldr	r3, [pc, #280]	@ (8003408 <HAL_RCC_ClockConfig+0x1f0>)
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	f023 0203 	bic.w	r2, r3, #3
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	4943      	ldr	r1, [pc, #268]	@ (8003408 <HAL_RCC_ClockConfig+0x1f0>)
 80032fc:	4313      	orrs	r3, r2
 80032fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003300:	f7fe f9f8 	bl	80016f4 <HAL_GetTick>
 8003304:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003306:	e00a      	b.n	800331e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003308:	f7fe f9f4 	bl	80016f4 <HAL_GetTick>
 800330c:	4602      	mov	r2, r0
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003316:	4293      	cmp	r3, r2
 8003318:	d901      	bls.n	800331e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800331a:	2303      	movs	r3, #3
 800331c:	e06e      	b.n	80033fc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800331e:	4b3a      	ldr	r3, [pc, #232]	@ (8003408 <HAL_RCC_ClockConfig+0x1f0>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	f003 020c 	and.w	r2, r3, #12
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	429a      	cmp	r2, r3
 800332e:	d1eb      	bne.n	8003308 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0302 	and.w	r3, r3, #2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d010      	beq.n	800335e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	689a      	ldr	r2, [r3, #8]
 8003340:	4b31      	ldr	r3, [pc, #196]	@ (8003408 <HAL_RCC_ClockConfig+0x1f0>)
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003348:	429a      	cmp	r2, r3
 800334a:	d208      	bcs.n	800335e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800334c:	4b2e      	ldr	r3, [pc, #184]	@ (8003408 <HAL_RCC_ClockConfig+0x1f0>)
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	492b      	ldr	r1, [pc, #172]	@ (8003408 <HAL_RCC_ClockConfig+0x1f0>)
 800335a:	4313      	orrs	r3, r2
 800335c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800335e:	4b29      	ldr	r3, [pc, #164]	@ (8003404 <HAL_RCC_ClockConfig+0x1ec>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0307 	and.w	r3, r3, #7
 8003366:	683a      	ldr	r2, [r7, #0]
 8003368:	429a      	cmp	r2, r3
 800336a:	d210      	bcs.n	800338e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800336c:	4b25      	ldr	r3, [pc, #148]	@ (8003404 <HAL_RCC_ClockConfig+0x1ec>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f023 0207 	bic.w	r2, r3, #7
 8003374:	4923      	ldr	r1, [pc, #140]	@ (8003404 <HAL_RCC_ClockConfig+0x1ec>)
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	4313      	orrs	r3, r2
 800337a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800337c:	4b21      	ldr	r3, [pc, #132]	@ (8003404 <HAL_RCC_ClockConfig+0x1ec>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 0307 	and.w	r3, r3, #7
 8003384:	683a      	ldr	r2, [r7, #0]
 8003386:	429a      	cmp	r2, r3
 8003388:	d001      	beq.n	800338e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e036      	b.n	80033fc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0304 	and.w	r3, r3, #4
 8003396:	2b00      	cmp	r3, #0
 8003398:	d008      	beq.n	80033ac <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800339a:	4b1b      	ldr	r3, [pc, #108]	@ (8003408 <HAL_RCC_ClockConfig+0x1f0>)
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	4918      	ldr	r1, [pc, #96]	@ (8003408 <HAL_RCC_ClockConfig+0x1f0>)
 80033a8:	4313      	orrs	r3, r2
 80033aa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0308 	and.w	r3, r3, #8
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d009      	beq.n	80033cc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033b8:	4b13      	ldr	r3, [pc, #76]	@ (8003408 <HAL_RCC_ClockConfig+0x1f0>)
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	691b      	ldr	r3, [r3, #16]
 80033c4:	00db      	lsls	r3, r3, #3
 80033c6:	4910      	ldr	r1, [pc, #64]	@ (8003408 <HAL_RCC_ClockConfig+0x1f0>)
 80033c8:	4313      	orrs	r3, r2
 80033ca:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80033cc:	f000 f824 	bl	8003418 <HAL_RCC_GetSysClockFreq>
 80033d0:	4602      	mov	r2, r0
 80033d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003408 <HAL_RCC_ClockConfig+0x1f0>)
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	091b      	lsrs	r3, r3, #4
 80033d8:	f003 030f 	and.w	r3, r3, #15
 80033dc:	490b      	ldr	r1, [pc, #44]	@ (800340c <HAL_RCC_ClockConfig+0x1f4>)
 80033de:	5ccb      	ldrb	r3, [r1, r3]
 80033e0:	f003 031f 	and.w	r3, r3, #31
 80033e4:	fa22 f303 	lsr.w	r3, r2, r3
 80033e8:	4a09      	ldr	r2, [pc, #36]	@ (8003410 <HAL_RCC_ClockConfig+0x1f8>)
 80033ea:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80033ec:	4b09      	ldr	r3, [pc, #36]	@ (8003414 <HAL_RCC_ClockConfig+0x1fc>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4618      	mov	r0, r3
 80033f2:	f7fd ff17 	bl	8001224 <HAL_InitTick>
 80033f6:	4603      	mov	r3, r0
 80033f8:	72fb      	strb	r3, [r7, #11]

  return status;
 80033fa:	7afb      	ldrb	r3, [r7, #11]
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	3710      	adds	r7, #16
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}
 8003404:	40022000 	.word	0x40022000
 8003408:	40021000 	.word	0x40021000
 800340c:	0800a988 	.word	0x0800a988
 8003410:	20000000 	.word	0x20000000
 8003414:	20000004 	.word	0x20000004

08003418 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003418:	b480      	push	{r7}
 800341a:	b089      	sub	sp, #36	@ 0x24
 800341c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800341e:	2300      	movs	r3, #0
 8003420:	61fb      	str	r3, [r7, #28]
 8003422:	2300      	movs	r3, #0
 8003424:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003426:	4b3e      	ldr	r3, [pc, #248]	@ (8003520 <HAL_RCC_GetSysClockFreq+0x108>)
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	f003 030c 	and.w	r3, r3, #12
 800342e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003430:	4b3b      	ldr	r3, [pc, #236]	@ (8003520 <HAL_RCC_GetSysClockFreq+0x108>)
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	f003 0303 	and.w	r3, r3, #3
 8003438:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d005      	beq.n	800344c <HAL_RCC_GetSysClockFreq+0x34>
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	2b0c      	cmp	r3, #12
 8003444:	d121      	bne.n	800348a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2b01      	cmp	r3, #1
 800344a:	d11e      	bne.n	800348a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800344c:	4b34      	ldr	r3, [pc, #208]	@ (8003520 <HAL_RCC_GetSysClockFreq+0x108>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0308 	and.w	r3, r3, #8
 8003454:	2b00      	cmp	r3, #0
 8003456:	d107      	bne.n	8003468 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003458:	4b31      	ldr	r3, [pc, #196]	@ (8003520 <HAL_RCC_GetSysClockFreq+0x108>)
 800345a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800345e:	0a1b      	lsrs	r3, r3, #8
 8003460:	f003 030f 	and.w	r3, r3, #15
 8003464:	61fb      	str	r3, [r7, #28]
 8003466:	e005      	b.n	8003474 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003468:	4b2d      	ldr	r3, [pc, #180]	@ (8003520 <HAL_RCC_GetSysClockFreq+0x108>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	091b      	lsrs	r3, r3, #4
 800346e:	f003 030f 	and.w	r3, r3, #15
 8003472:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003474:	4a2b      	ldr	r2, [pc, #172]	@ (8003524 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800347c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d10d      	bne.n	80034a0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003484:	69fb      	ldr	r3, [r7, #28]
 8003486:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003488:	e00a      	b.n	80034a0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	2b04      	cmp	r3, #4
 800348e:	d102      	bne.n	8003496 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003490:	4b25      	ldr	r3, [pc, #148]	@ (8003528 <HAL_RCC_GetSysClockFreq+0x110>)
 8003492:	61bb      	str	r3, [r7, #24]
 8003494:	e004      	b.n	80034a0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	2b08      	cmp	r3, #8
 800349a:	d101      	bne.n	80034a0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800349c:	4b23      	ldr	r3, [pc, #140]	@ (800352c <HAL_RCC_GetSysClockFreq+0x114>)
 800349e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	2b0c      	cmp	r3, #12
 80034a4:	d134      	bne.n	8003510 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80034a6:	4b1e      	ldr	r3, [pc, #120]	@ (8003520 <HAL_RCC_GetSysClockFreq+0x108>)
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	f003 0303 	and.w	r3, r3, #3
 80034ae:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d003      	beq.n	80034be <HAL_RCC_GetSysClockFreq+0xa6>
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	2b03      	cmp	r3, #3
 80034ba:	d003      	beq.n	80034c4 <HAL_RCC_GetSysClockFreq+0xac>
 80034bc:	e005      	b.n	80034ca <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80034be:	4b1a      	ldr	r3, [pc, #104]	@ (8003528 <HAL_RCC_GetSysClockFreq+0x110>)
 80034c0:	617b      	str	r3, [r7, #20]
      break;
 80034c2:	e005      	b.n	80034d0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80034c4:	4b19      	ldr	r3, [pc, #100]	@ (800352c <HAL_RCC_GetSysClockFreq+0x114>)
 80034c6:	617b      	str	r3, [r7, #20]
      break;
 80034c8:	e002      	b.n	80034d0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	617b      	str	r3, [r7, #20]
      break;
 80034ce:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80034d0:	4b13      	ldr	r3, [pc, #76]	@ (8003520 <HAL_RCC_GetSysClockFreq+0x108>)
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	091b      	lsrs	r3, r3, #4
 80034d6:	f003 0307 	and.w	r3, r3, #7
 80034da:	3301      	adds	r3, #1
 80034dc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80034de:	4b10      	ldr	r3, [pc, #64]	@ (8003520 <HAL_RCC_GetSysClockFreq+0x108>)
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	0a1b      	lsrs	r3, r3, #8
 80034e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	fb03 f202 	mul.w	r2, r3, r2
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80034f4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80034f6:	4b0a      	ldr	r3, [pc, #40]	@ (8003520 <HAL_RCC_GetSysClockFreq+0x108>)
 80034f8:	68db      	ldr	r3, [r3, #12]
 80034fa:	0e5b      	lsrs	r3, r3, #25
 80034fc:	f003 0303 	and.w	r3, r3, #3
 8003500:	3301      	adds	r3, #1
 8003502:	005b      	lsls	r3, r3, #1
 8003504:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003506:	697a      	ldr	r2, [r7, #20]
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	fbb2 f3f3 	udiv	r3, r2, r3
 800350e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003510:	69bb      	ldr	r3, [r7, #24]
}
 8003512:	4618      	mov	r0, r3
 8003514:	3724      	adds	r7, #36	@ 0x24
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	40021000 	.word	0x40021000
 8003524:	0800a9a0 	.word	0x0800a9a0
 8003528:	00f42400 	.word	0x00f42400
 800352c:	007a1200 	.word	0x007a1200

08003530 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003534:	4b03      	ldr	r3, [pc, #12]	@ (8003544 <HAL_RCC_GetHCLKFreq+0x14>)
 8003536:	681b      	ldr	r3, [r3, #0]
}
 8003538:	4618      	mov	r0, r3
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr
 8003542:	bf00      	nop
 8003544:	20000000 	.word	0x20000000

08003548 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800354c:	f7ff fff0 	bl	8003530 <HAL_RCC_GetHCLKFreq>
 8003550:	4602      	mov	r2, r0
 8003552:	4b06      	ldr	r3, [pc, #24]	@ (800356c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	0a1b      	lsrs	r3, r3, #8
 8003558:	f003 0307 	and.w	r3, r3, #7
 800355c:	4904      	ldr	r1, [pc, #16]	@ (8003570 <HAL_RCC_GetPCLK1Freq+0x28>)
 800355e:	5ccb      	ldrb	r3, [r1, r3]
 8003560:	f003 031f 	and.w	r3, r3, #31
 8003564:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003568:	4618      	mov	r0, r3
 800356a:	bd80      	pop	{r7, pc}
 800356c:	40021000 	.word	0x40021000
 8003570:	0800a998 	.word	0x0800a998

08003574 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003578:	f7ff ffda 	bl	8003530 <HAL_RCC_GetHCLKFreq>
 800357c:	4602      	mov	r2, r0
 800357e:	4b06      	ldr	r3, [pc, #24]	@ (8003598 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	0adb      	lsrs	r3, r3, #11
 8003584:	f003 0307 	and.w	r3, r3, #7
 8003588:	4904      	ldr	r1, [pc, #16]	@ (800359c <HAL_RCC_GetPCLK2Freq+0x28>)
 800358a:	5ccb      	ldrb	r3, [r1, r3]
 800358c:	f003 031f 	and.w	r3, r3, #31
 8003590:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003594:	4618      	mov	r0, r3
 8003596:	bd80      	pop	{r7, pc}
 8003598:	40021000 	.word	0x40021000
 800359c:	0800a998 	.word	0x0800a998

080035a0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	220f      	movs	r2, #15
 80035ae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80035b0:	4b12      	ldr	r3, [pc, #72]	@ (80035fc <HAL_RCC_GetClockConfig+0x5c>)
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	f003 0203 	and.w	r2, r3, #3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80035bc:	4b0f      	ldr	r3, [pc, #60]	@ (80035fc <HAL_RCC_GetClockConfig+0x5c>)
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80035c8:	4b0c      	ldr	r3, [pc, #48]	@ (80035fc <HAL_RCC_GetClockConfig+0x5c>)
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80035d4:	4b09      	ldr	r3, [pc, #36]	@ (80035fc <HAL_RCC_GetClockConfig+0x5c>)
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	08db      	lsrs	r3, r3, #3
 80035da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80035e2:	4b07      	ldr	r3, [pc, #28]	@ (8003600 <HAL_RCC_GetClockConfig+0x60>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0207 	and.w	r2, r3, #7
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	601a      	str	r2, [r3, #0]
}
 80035ee:	bf00      	nop
 80035f0:	370c      	adds	r7, #12
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	40021000 	.word	0x40021000
 8003600:	40022000 	.word	0x40022000

08003604 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b086      	sub	sp, #24
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800360c:	2300      	movs	r3, #0
 800360e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003610:	4b2a      	ldr	r3, [pc, #168]	@ (80036bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003612:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003614:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d003      	beq.n	8003624 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800361c:	f7ff f9bc 	bl	8002998 <HAL_PWREx_GetVoltageRange>
 8003620:	6178      	str	r0, [r7, #20]
 8003622:	e014      	b.n	800364e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003624:	4b25      	ldr	r3, [pc, #148]	@ (80036bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003628:	4a24      	ldr	r2, [pc, #144]	@ (80036bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800362a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800362e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003630:	4b22      	ldr	r3, [pc, #136]	@ (80036bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003632:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003634:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003638:	60fb      	str	r3, [r7, #12]
 800363a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800363c:	f7ff f9ac 	bl	8002998 <HAL_PWREx_GetVoltageRange>
 8003640:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003642:	4b1e      	ldr	r3, [pc, #120]	@ (80036bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003646:	4a1d      	ldr	r2, [pc, #116]	@ (80036bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003648:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800364c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003654:	d10b      	bne.n	800366e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2b80      	cmp	r3, #128	@ 0x80
 800365a:	d919      	bls.n	8003690 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003660:	d902      	bls.n	8003668 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003662:	2302      	movs	r3, #2
 8003664:	613b      	str	r3, [r7, #16]
 8003666:	e013      	b.n	8003690 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003668:	2301      	movs	r3, #1
 800366a:	613b      	str	r3, [r7, #16]
 800366c:	e010      	b.n	8003690 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2b80      	cmp	r3, #128	@ 0x80
 8003672:	d902      	bls.n	800367a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003674:	2303      	movs	r3, #3
 8003676:	613b      	str	r3, [r7, #16]
 8003678:	e00a      	b.n	8003690 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2b80      	cmp	r3, #128	@ 0x80
 800367e:	d102      	bne.n	8003686 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003680:	2302      	movs	r3, #2
 8003682:	613b      	str	r3, [r7, #16]
 8003684:	e004      	b.n	8003690 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2b70      	cmp	r3, #112	@ 0x70
 800368a:	d101      	bne.n	8003690 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800368c:	2301      	movs	r3, #1
 800368e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003690:	4b0b      	ldr	r3, [pc, #44]	@ (80036c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f023 0207 	bic.w	r2, r3, #7
 8003698:	4909      	ldr	r1, [pc, #36]	@ (80036c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	4313      	orrs	r3, r2
 800369e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80036a0:	4b07      	ldr	r3, [pc, #28]	@ (80036c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0307 	and.w	r3, r3, #7
 80036a8:	693a      	ldr	r2, [r7, #16]
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d001      	beq.n	80036b2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e000      	b.n	80036b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80036b2:	2300      	movs	r3, #0
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3718      	adds	r7, #24
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	40021000 	.word	0x40021000
 80036c0:	40022000 	.word	0x40022000

080036c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b086      	sub	sp, #24
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80036cc:	2300      	movs	r3, #0
 80036ce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80036d0:	2300      	movs	r3, #0
 80036d2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d041      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80036e4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80036e8:	d02a      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80036ea:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80036ee:	d824      	bhi.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80036f0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80036f4:	d008      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80036f6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80036fa:	d81e      	bhi.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d00a      	beq.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003700:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003704:	d010      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003706:	e018      	b.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003708:	4b86      	ldr	r3, [pc, #536]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	4a85      	ldr	r2, [pc, #532]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800370e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003712:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003714:	e015      	b.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	3304      	adds	r3, #4
 800371a:	2100      	movs	r1, #0
 800371c:	4618      	mov	r0, r3
 800371e:	f001 f829 	bl	8004774 <RCCEx_PLLSAI1_Config>
 8003722:	4603      	mov	r3, r0
 8003724:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003726:	e00c      	b.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	3320      	adds	r3, #32
 800372c:	2100      	movs	r1, #0
 800372e:	4618      	mov	r0, r3
 8003730:	f001 f914 	bl	800495c <RCCEx_PLLSAI2_Config>
 8003734:	4603      	mov	r3, r0
 8003736:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003738:	e003      	b.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	74fb      	strb	r3, [r7, #19]
      break;
 800373e:	e000      	b.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003740:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003742:	7cfb      	ldrb	r3, [r7, #19]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d10b      	bne.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003748:	4b76      	ldr	r3, [pc, #472]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800374a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800374e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003756:	4973      	ldr	r1, [pc, #460]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003758:	4313      	orrs	r3, r2
 800375a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800375e:	e001      	b.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003760:	7cfb      	ldrb	r3, [r7, #19]
 8003762:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800376c:	2b00      	cmp	r3, #0
 800376e:	d041      	beq.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003774:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003778:	d02a      	beq.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800377a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800377e:	d824      	bhi.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003780:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003784:	d008      	beq.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003786:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800378a:	d81e      	bhi.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0x106>
 800378c:	2b00      	cmp	r3, #0
 800378e:	d00a      	beq.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003790:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003794:	d010      	beq.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003796:	e018      	b.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003798:	4b62      	ldr	r3, [pc, #392]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	4a61      	ldr	r2, [pc, #388]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800379e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037a2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80037a4:	e015      	b.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	3304      	adds	r3, #4
 80037aa:	2100      	movs	r1, #0
 80037ac:	4618      	mov	r0, r3
 80037ae:	f000 ffe1 	bl	8004774 <RCCEx_PLLSAI1_Config>
 80037b2:	4603      	mov	r3, r0
 80037b4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80037b6:	e00c      	b.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	3320      	adds	r3, #32
 80037bc:	2100      	movs	r1, #0
 80037be:	4618      	mov	r0, r3
 80037c0:	f001 f8cc 	bl	800495c <RCCEx_PLLSAI2_Config>
 80037c4:	4603      	mov	r3, r0
 80037c6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80037c8:	e003      	b.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	74fb      	strb	r3, [r7, #19]
      break;
 80037ce:	e000      	b.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80037d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037d2:	7cfb      	ldrb	r3, [r7, #19]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d10b      	bne.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80037d8:	4b52      	ldr	r3, [pc, #328]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037de:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80037e6:	494f      	ldr	r1, [pc, #316]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037e8:	4313      	orrs	r3, r2
 80037ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80037ee:	e001      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037f0:	7cfb      	ldrb	r3, [r7, #19]
 80037f2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	f000 80a0 	beq.w	8003942 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003802:	2300      	movs	r3, #0
 8003804:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003806:	4b47      	ldr	r3, [pc, #284]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800380a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d101      	bne.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003812:	2301      	movs	r3, #1
 8003814:	e000      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003816:	2300      	movs	r3, #0
 8003818:	2b00      	cmp	r3, #0
 800381a:	d00d      	beq.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800381c:	4b41      	ldr	r3, [pc, #260]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800381e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003820:	4a40      	ldr	r2, [pc, #256]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003822:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003826:	6593      	str	r3, [r2, #88]	@ 0x58
 8003828:	4b3e      	ldr	r3, [pc, #248]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800382a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800382c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003830:	60bb      	str	r3, [r7, #8]
 8003832:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003834:	2301      	movs	r3, #1
 8003836:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003838:	4b3b      	ldr	r3, [pc, #236]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a3a      	ldr	r2, [pc, #232]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800383e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003842:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003844:	f7fd ff56 	bl	80016f4 <HAL_GetTick>
 8003848:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800384a:	e009      	b.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800384c:	f7fd ff52 	bl	80016f4 <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	2b02      	cmp	r3, #2
 8003858:	d902      	bls.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	74fb      	strb	r3, [r7, #19]
        break;
 800385e:	e005      	b.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003860:	4b31      	ldr	r3, [pc, #196]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003868:	2b00      	cmp	r3, #0
 800386a:	d0ef      	beq.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800386c:	7cfb      	ldrb	r3, [r7, #19]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d15c      	bne.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003872:	4b2c      	ldr	r3, [pc, #176]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003874:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003878:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800387c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d01f      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800388a:	697a      	ldr	r2, [r7, #20]
 800388c:	429a      	cmp	r2, r3
 800388e:	d019      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003890:	4b24      	ldr	r3, [pc, #144]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003892:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003896:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800389a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800389c:	4b21      	ldr	r3, [pc, #132]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800389e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038a2:	4a20      	ldr	r2, [pc, #128]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80038ac:	4b1d      	ldr	r3, [pc, #116]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038b2:	4a1c      	ldr	r2, [pc, #112]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80038bc:	4a19      	ldr	r2, [pc, #100]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	f003 0301 	and.w	r3, r3, #1
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d016      	beq.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ce:	f7fd ff11 	bl	80016f4 <HAL_GetTick>
 80038d2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038d4:	e00b      	b.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038d6:	f7fd ff0d 	bl	80016f4 <HAL_GetTick>
 80038da:	4602      	mov	r2, r0
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	1ad3      	subs	r3, r2, r3
 80038e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d902      	bls.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80038e8:	2303      	movs	r3, #3
 80038ea:	74fb      	strb	r3, [r7, #19]
            break;
 80038ec:	e006      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038f4:	f003 0302 	and.w	r3, r3, #2
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d0ec      	beq.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80038fc:	7cfb      	ldrb	r3, [r7, #19]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d10c      	bne.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003902:	4b08      	ldr	r3, [pc, #32]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003904:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003908:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003912:	4904      	ldr	r1, [pc, #16]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003914:	4313      	orrs	r3, r2
 8003916:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800391a:	e009      	b.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800391c:	7cfb      	ldrb	r3, [r7, #19]
 800391e:	74bb      	strb	r3, [r7, #18]
 8003920:	e006      	b.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003922:	bf00      	nop
 8003924:	40021000 	.word	0x40021000
 8003928:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800392c:	7cfb      	ldrb	r3, [r7, #19]
 800392e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003930:	7c7b      	ldrb	r3, [r7, #17]
 8003932:	2b01      	cmp	r3, #1
 8003934:	d105      	bne.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003936:	4b9e      	ldr	r3, [pc, #632]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800393a:	4a9d      	ldr	r2, [pc, #628]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800393c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003940:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0301 	and.w	r3, r3, #1
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00a      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800394e:	4b98      	ldr	r3, [pc, #608]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003950:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003954:	f023 0203 	bic.w	r2, r3, #3
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800395c:	4994      	ldr	r1, [pc, #592]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800395e:	4313      	orrs	r3, r2
 8003960:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 0302 	and.w	r3, r3, #2
 800396c:	2b00      	cmp	r3, #0
 800396e:	d00a      	beq.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003970:	4b8f      	ldr	r3, [pc, #572]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003976:	f023 020c 	bic.w	r2, r3, #12
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800397e:	498c      	ldr	r1, [pc, #560]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003980:	4313      	orrs	r3, r2
 8003982:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0304 	and.w	r3, r3, #4
 800398e:	2b00      	cmp	r3, #0
 8003990:	d00a      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003992:	4b87      	ldr	r3, [pc, #540]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003994:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003998:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a0:	4983      	ldr	r1, [pc, #524]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039a2:	4313      	orrs	r3, r2
 80039a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 0308 	and.w	r3, r3, #8
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d00a      	beq.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80039b4:	4b7e      	ldr	r3, [pc, #504]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039ba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039c2:	497b      	ldr	r1, [pc, #492]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0310 	and.w	r3, r3, #16
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d00a      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80039d6:	4b76      	ldr	r3, [pc, #472]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039e4:	4972      	ldr	r1, [pc, #456]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039e6:	4313      	orrs	r3, r2
 80039e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0320 	and.w	r3, r3, #32
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d00a      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80039f8:	4b6d      	ldr	r3, [pc, #436]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039fe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a06:	496a      	ldr	r1, [pc, #424]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d00a      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a1a:	4b65      	ldr	r3, [pc, #404]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a20:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a28:	4961      	ldr	r1, [pc, #388]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d00a      	beq.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003a3c:	4b5c      	ldr	r3, [pc, #368]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a42:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a4a:	4959      	ldr	r1, [pc, #356]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d00a      	beq.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a5e:	4b54      	ldr	r3, [pc, #336]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a64:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a6c:	4950      	ldr	r1, [pc, #320]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d00a      	beq.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003a80:	4b4b      	ldr	r3, [pc, #300]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a86:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a8e:	4948      	ldr	r1, [pc, #288]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a90:	4313      	orrs	r3, r2
 8003a92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d00a      	beq.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003aa2:	4b43      	ldr	r3, [pc, #268]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aa8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ab0:	493f      	ldr	r1, [pc, #252]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d028      	beq.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ac4:	4b3a      	ldr	r3, [pc, #232]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ad2:	4937      	ldr	r1, [pc, #220]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ade:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ae2:	d106      	bne.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ae4:	4b32      	ldr	r3, [pc, #200]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	4a31      	ldr	r2, [pc, #196]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003aee:	60d3      	str	r3, [r2, #12]
 8003af0:	e011      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003af6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003afa:	d10c      	bne.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	3304      	adds	r3, #4
 8003b00:	2101      	movs	r1, #1
 8003b02:	4618      	mov	r0, r3
 8003b04:	f000 fe36 	bl	8004774 <RCCEx_PLLSAI1_Config>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003b0c:	7cfb      	ldrb	r3, [r7, #19]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d001      	beq.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003b12:	7cfb      	ldrb	r3, [r7, #19]
 8003b14:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d028      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003b22:	4b23      	ldr	r3, [pc, #140]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b28:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b30:	491f      	ldr	r1, [pc, #124]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b32:	4313      	orrs	r3, r2
 8003b34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b40:	d106      	bne.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b42:	4b1b      	ldr	r3, [pc, #108]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	4a1a      	ldr	r2, [pc, #104]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b48:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003b4c:	60d3      	str	r3, [r2, #12]
 8003b4e:	e011      	b.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b54:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003b58:	d10c      	bne.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	3304      	adds	r3, #4
 8003b5e:	2101      	movs	r1, #1
 8003b60:	4618      	mov	r0, r3
 8003b62:	f000 fe07 	bl	8004774 <RCCEx_PLLSAI1_Config>
 8003b66:	4603      	mov	r3, r0
 8003b68:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b6a:	7cfb      	ldrb	r3, [r7, #19]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d001      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003b70:	7cfb      	ldrb	r3, [r7, #19]
 8003b72:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d02b      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003b80:	4b0b      	ldr	r3, [pc, #44]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b86:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b8e:	4908      	ldr	r1, [pc, #32]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b90:	4313      	orrs	r3, r2
 8003b92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b9e:	d109      	bne.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ba0:	4b03      	ldr	r3, [pc, #12]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	4a02      	ldr	r2, [pc, #8]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ba6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003baa:	60d3      	str	r3, [r2, #12]
 8003bac:	e014      	b.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003bae:	bf00      	nop
 8003bb0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bb8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003bbc:	d10c      	bne.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	3304      	adds	r3, #4
 8003bc2:	2101      	movs	r1, #1
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f000 fdd5 	bl	8004774 <RCCEx_PLLSAI1_Config>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003bce:	7cfb      	ldrb	r3, [r7, #19]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d001      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003bd4:	7cfb      	ldrb	r3, [r7, #19]
 8003bd6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d02f      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003be4:	4b2b      	ldr	r3, [pc, #172]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bea:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003bf2:	4928      	ldr	r1, [pc, #160]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003bfe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c02:	d10d      	bne.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	3304      	adds	r3, #4
 8003c08:	2102      	movs	r1, #2
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f000 fdb2 	bl	8004774 <RCCEx_PLLSAI1_Config>
 8003c10:	4603      	mov	r3, r0
 8003c12:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c14:	7cfb      	ldrb	r3, [r7, #19]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d014      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003c1a:	7cfb      	ldrb	r3, [r7, #19]
 8003c1c:	74bb      	strb	r3, [r7, #18]
 8003c1e:	e011      	b.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c28:	d10c      	bne.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	3320      	adds	r3, #32
 8003c2e:	2102      	movs	r1, #2
 8003c30:	4618      	mov	r0, r3
 8003c32:	f000 fe93 	bl	800495c <RCCEx_PLLSAI2_Config>
 8003c36:	4603      	mov	r3, r0
 8003c38:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c3a:	7cfb      	ldrb	r3, [r7, #19]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d001      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003c40:	7cfb      	ldrb	r3, [r7, #19]
 8003c42:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d00a      	beq.n	8003c66 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003c50:	4b10      	ldr	r3, [pc, #64]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c56:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c5e:	490d      	ldr	r1, [pc, #52]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c60:	4313      	orrs	r3, r2
 8003c62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d00b      	beq.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003c72:	4b08      	ldr	r3, [pc, #32]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c78:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c82:	4904      	ldr	r1, [pc, #16]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c84:	4313      	orrs	r3, r2
 8003c86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003c8a:	7cbb      	ldrb	r3, [r7, #18]
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3718      	adds	r7, #24
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	40021000 	.word	0x40021000

08003c98 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b088      	sub	sp, #32
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003caa:	d13e      	bne.n	8003d2a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8003cac:	4bb2      	ldr	r3, [pc, #712]	@ (8003f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003cae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cb6:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cbe:	d028      	beq.n	8003d12 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cc6:	f200 8542 	bhi.w	800474e <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cd0:	d005      	beq.n	8003cde <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cd8:	d00e      	beq.n	8003cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8003cda:	f000 bd38 	b.w	800474e <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003cde:	4ba6      	ldr	r3, [pc, #664]	@ (8003f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003ce0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ce4:	f003 0302 	and.w	r3, r3, #2
 8003ce8:	2b02      	cmp	r3, #2
 8003cea:	f040 8532 	bne.w	8004752 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8003cee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003cf2:	61fb      	str	r3, [r7, #28]
      break;
 8003cf4:	f000 bd2d 	b.w	8004752 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003cf8:	4b9f      	ldr	r3, [pc, #636]	@ (8003f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003cfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cfe:	f003 0302 	and.w	r3, r3, #2
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	f040 8527 	bne.w	8004756 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8003d08:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003d0c:	61fb      	str	r3, [r7, #28]
      break;
 8003d0e:	f000 bd22 	b.w	8004756 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003d12:	4b99      	ldr	r3, [pc, #612]	@ (8003f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d1e:	f040 851c 	bne.w	800475a <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8003d22:	4b96      	ldr	r3, [pc, #600]	@ (8003f7c <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8003d24:	61fb      	str	r3, [r7, #28]
      break;
 8003d26:	f000 bd18 	b.w	800475a <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d2a:	4b93      	ldr	r3, [pc, #588]	@ (8003f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	f003 0303 	and.w	r3, r3, #3
 8003d32:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	2b03      	cmp	r3, #3
 8003d38:	d036      	beq.n	8003da8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	2b03      	cmp	r3, #3
 8003d3e:	d840      	bhi.n	8003dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d003      	beq.n	8003d4e <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	2b02      	cmp	r3, #2
 8003d4a:	d020      	beq.n	8003d8e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8003d4c:	e039      	b.n	8003dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003d4e:	4b8a      	ldr	r3, [pc, #552]	@ (8003f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 0302 	and.w	r3, r3, #2
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d116      	bne.n	8003d88 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003d5a:	4b87      	ldr	r3, [pc, #540]	@ (8003f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0308 	and.w	r3, r3, #8
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d005      	beq.n	8003d72 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8003d66:	4b84      	ldr	r3, [pc, #528]	@ (8003f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	091b      	lsrs	r3, r3, #4
 8003d6c:	f003 030f 	and.w	r3, r3, #15
 8003d70:	e005      	b.n	8003d7e <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8003d72:	4b81      	ldr	r3, [pc, #516]	@ (8003f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003d74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d78:	0a1b      	lsrs	r3, r3, #8
 8003d7a:	f003 030f 	and.w	r3, r3, #15
 8003d7e:	4a80      	ldr	r2, [pc, #512]	@ (8003f80 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8003d80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d84:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003d86:	e01f      	b.n	8003dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	61bb      	str	r3, [r7, #24]
      break;
 8003d8c:	e01c      	b.n	8003dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003d8e:	4b7a      	ldr	r3, [pc, #488]	@ (8003f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d9a:	d102      	bne.n	8003da2 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8003d9c:	4b79      	ldr	r3, [pc, #484]	@ (8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8003d9e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003da0:	e012      	b.n	8003dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003da2:	2300      	movs	r3, #0
 8003da4:	61bb      	str	r3, [r7, #24]
      break;
 8003da6:	e00f      	b.n	8003dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003da8:	4b73      	ldr	r3, [pc, #460]	@ (8003f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003db0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003db4:	d102      	bne.n	8003dbc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8003db6:	4b74      	ldr	r3, [pc, #464]	@ (8003f88 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003db8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003dba:	e005      	b.n	8003dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	61bb      	str	r3, [r7, #24]
      break;
 8003dc0:	e002      	b.n	8003dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	61bb      	str	r3, [r7, #24]
      break;
 8003dc6:	bf00      	nop
    }

    switch(PeriphClk)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003dce:	f000 80dd 	beq.w	8003f8c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003dd8:	f200 84c1 	bhi.w	800475e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003de2:	f000 80d3 	beq.w	8003f8c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003dec:	f200 84b7 	bhi.w	800475e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003df6:	f000 835f 	beq.w	80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e00:	f200 84ad 	bhi.w	800475e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e0a:	f000 847e 	beq.w	800470a <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e14:	f200 84a3 	bhi.w	800475e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e1e:	f000 82cd 	beq.w	80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e28:	f200 8499 	bhi.w	800475e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e32:	f000 80ab 	beq.w	8003f8c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e3c:	f200 848f 	bhi.w	800475e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e46:	f000 8090 	beq.w	8003f6a <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e50:	f200 8485 	bhi.w	800475e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e5a:	d07f      	beq.n	8003f5c <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e62:	f200 847c 	bhi.w	800475e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e6c:	f000 8403 	beq.w	8004676 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e76:	f200 8472 	bhi.w	800475e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e80:	f000 83af 	beq.w	80045e2 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e8a:	f200 8468 	bhi.w	800475e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e94:	f000 8379 	beq.w	800458a <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e9e:	f200 845e 	bhi.w	800475e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2b80      	cmp	r3, #128	@ 0x80
 8003ea6:	f000 8344 	beq.w	8004532 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2b80      	cmp	r3, #128	@ 0x80
 8003eae:	f200 8456 	bhi.w	800475e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2b20      	cmp	r3, #32
 8003eb6:	d84b      	bhi.n	8003f50 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	f000 844f 	beq.w	800475e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	2b1f      	cmp	r3, #31
 8003ec6:	f200 844a 	bhi.w	800475e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003eca:	a201      	add	r2, pc, #4	@ (adr r2, 8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8003ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ed0:	080040b9 	.word	0x080040b9
 8003ed4:	08004127 	.word	0x08004127
 8003ed8:	0800475f 	.word	0x0800475f
 8003edc:	080041bb 	.word	0x080041bb
 8003ee0:	0800475f 	.word	0x0800475f
 8003ee4:	0800475f 	.word	0x0800475f
 8003ee8:	0800475f 	.word	0x0800475f
 8003eec:	08004241 	.word	0x08004241
 8003ef0:	0800475f 	.word	0x0800475f
 8003ef4:	0800475f 	.word	0x0800475f
 8003ef8:	0800475f 	.word	0x0800475f
 8003efc:	0800475f 	.word	0x0800475f
 8003f00:	0800475f 	.word	0x0800475f
 8003f04:	0800475f 	.word	0x0800475f
 8003f08:	0800475f 	.word	0x0800475f
 8003f0c:	080042b9 	.word	0x080042b9
 8003f10:	0800475f 	.word	0x0800475f
 8003f14:	0800475f 	.word	0x0800475f
 8003f18:	0800475f 	.word	0x0800475f
 8003f1c:	0800475f 	.word	0x0800475f
 8003f20:	0800475f 	.word	0x0800475f
 8003f24:	0800475f 	.word	0x0800475f
 8003f28:	0800475f 	.word	0x0800475f
 8003f2c:	0800475f 	.word	0x0800475f
 8003f30:	0800475f 	.word	0x0800475f
 8003f34:	0800475f 	.word	0x0800475f
 8003f38:	0800475f 	.word	0x0800475f
 8003f3c:	0800475f 	.word	0x0800475f
 8003f40:	0800475f 	.word	0x0800475f
 8003f44:	0800475f 	.word	0x0800475f
 8003f48:	0800475f 	.word	0x0800475f
 8003f4c:	0800433b 	.word	0x0800433b
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2b40      	cmp	r3, #64	@ 0x40
 8003f54:	f000 82c1 	beq.w	80044da <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8003f58:	f000 bc01 	b.w	800475e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003f5c:	69b9      	ldr	r1, [r7, #24]
 8003f5e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003f62:	f000 fdd9 	bl	8004b18 <RCCEx_GetSAIxPeriphCLKFreq>
 8003f66:	61f8      	str	r0, [r7, #28]
      break;
 8003f68:	e3fa      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8003f6a:	69b9      	ldr	r1, [r7, #24]
 8003f6c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003f70:	f000 fdd2 	bl	8004b18 <RCCEx_GetSAIxPeriphCLKFreq>
 8003f74:	61f8      	str	r0, [r7, #28]
      break;
 8003f76:	e3f3      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8003f78:	40021000 	.word	0x40021000
 8003f7c:	0003d090 	.word	0x0003d090
 8003f80:	0800a9a0 	.word	0x0800a9a0
 8003f84:	00f42400 	.word	0x00f42400
 8003f88:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8003f8c:	4ba9      	ldr	r3, [pc, #676]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f92:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8003f96:	613b      	str	r3, [r7, #16]
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003f9e:	d00c      	beq.n	8003fba <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003fa6:	d87f      	bhi.n	80040a8 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003fae:	d04e      	beq.n	800404e <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003fb6:	d01d      	beq.n	8003ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8003fb8:	e076      	b.n	80040a8 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003fba:	4b9e      	ldr	r3, [pc, #632]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0302 	and.w	r3, r3, #2
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	d172      	bne.n	80040ac <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003fc6:	4b9b      	ldr	r3, [pc, #620]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0308 	and.w	r3, r3, #8
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d005      	beq.n	8003fde <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8003fd2:	4b98      	ldr	r3, [pc, #608]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	091b      	lsrs	r3, r3, #4
 8003fd8:	f003 030f 	and.w	r3, r3, #15
 8003fdc:	e005      	b.n	8003fea <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 8003fde:	4b95      	ldr	r3, [pc, #596]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003fe0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fe4:	0a1b      	lsrs	r3, r3, #8
 8003fe6:	f003 030f 	and.w	r3, r3, #15
 8003fea:	4a93      	ldr	r2, [pc, #588]	@ (8004238 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8003fec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ff0:	61fb      	str	r3, [r7, #28]
          break;
 8003ff2:	e05b      	b.n	80040ac <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003ff4:	4b8f      	ldr	r3, [pc, #572]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ffc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004000:	d156      	bne.n	80040b0 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8004002:	4b8c      	ldr	r3, [pc, #560]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004004:	68db      	ldr	r3, [r3, #12]
 8004006:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800400a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800400e:	d14f      	bne.n	80040b0 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004010:	4b88      	ldr	r3, [pc, #544]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	0a1b      	lsrs	r3, r3, #8
 8004016:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800401a:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800401c:	69bb      	ldr	r3, [r7, #24]
 800401e:	68fa      	ldr	r2, [r7, #12]
 8004020:	fb03 f202 	mul.w	r2, r3, r2
 8004024:	4b83      	ldr	r3, [pc, #524]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	091b      	lsrs	r3, r3, #4
 800402a:	f003 0307 	and.w	r3, r3, #7
 800402e:	3301      	adds	r3, #1
 8004030:	fbb2 f3f3 	udiv	r3, r2, r3
 8004034:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8004036:	4b7f      	ldr	r3, [pc, #508]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004038:	68db      	ldr	r3, [r3, #12]
 800403a:	0d5b      	lsrs	r3, r3, #21
 800403c:	f003 0303 	and.w	r3, r3, #3
 8004040:	3301      	adds	r3, #1
 8004042:	005b      	lsls	r3, r3, #1
 8004044:	69ba      	ldr	r2, [r7, #24]
 8004046:	fbb2 f3f3 	udiv	r3, r2, r3
 800404a:	61fb      	str	r3, [r7, #28]
          break;
 800404c:	e030      	b.n	80040b0 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800404e:	4b79      	ldr	r3, [pc, #484]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004056:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800405a:	d12b      	bne.n	80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800405c:	4b75      	ldr	r3, [pc, #468]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800405e:	691b      	ldr	r3, [r3, #16]
 8004060:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004064:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004068:	d124      	bne.n	80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800406a:	4b72      	ldr	r3, [pc, #456]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800406c:	691b      	ldr	r3, [r3, #16]
 800406e:	0a1b      	lsrs	r3, r3, #8
 8004070:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004074:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	68fa      	ldr	r2, [r7, #12]
 800407a:	fb03 f202 	mul.w	r2, r3, r2
 800407e:	4b6d      	ldr	r3, [pc, #436]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	091b      	lsrs	r3, r3, #4
 8004084:	f003 0307 	and.w	r3, r3, #7
 8004088:	3301      	adds	r3, #1
 800408a:	fbb2 f3f3 	udiv	r3, r2, r3
 800408e:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8004090:	4b68      	ldr	r3, [pc, #416]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004092:	691b      	ldr	r3, [r3, #16]
 8004094:	0d5b      	lsrs	r3, r3, #21
 8004096:	f003 0303 	and.w	r3, r3, #3
 800409a:	3301      	adds	r3, #1
 800409c:	005b      	lsls	r3, r3, #1
 800409e:	69ba      	ldr	r2, [r7, #24]
 80040a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040a4:	61fb      	str	r3, [r7, #28]
          break;
 80040a6:	e005      	b.n	80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 80040a8:	bf00      	nop
 80040aa:	e359      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80040ac:	bf00      	nop
 80040ae:	e357      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80040b0:	bf00      	nop
 80040b2:	e355      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80040b4:	bf00      	nop
        break;
 80040b6:	e353      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80040b8:	4b5e      	ldr	r3, [pc, #376]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80040ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040be:	f003 0303 	and.w	r3, r3, #3
 80040c2:	613b      	str	r3, [r7, #16]
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	2b03      	cmp	r3, #3
 80040c8:	d827      	bhi.n	800411a <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 80040ca:	a201      	add	r2, pc, #4	@ (adr r2, 80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 80040cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040d0:	080040e1 	.word	0x080040e1
 80040d4:	080040e9 	.word	0x080040e9
 80040d8:	080040f1 	.word	0x080040f1
 80040dc:	08004105 	.word	0x08004105
          frequency = HAL_RCC_GetPCLK2Freq();
 80040e0:	f7ff fa48 	bl	8003574 <HAL_RCC_GetPCLK2Freq>
 80040e4:	61f8      	str	r0, [r7, #28]
          break;
 80040e6:	e01d      	b.n	8004124 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 80040e8:	f7ff f996 	bl	8003418 <HAL_RCC_GetSysClockFreq>
 80040ec:	61f8      	str	r0, [r7, #28]
          break;
 80040ee:	e019      	b.n	8004124 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80040f0:	4b50      	ldr	r3, [pc, #320]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040fc:	d10f      	bne.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 80040fe:	4b4f      	ldr	r3, [pc, #316]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004100:	61fb      	str	r3, [r7, #28]
          break;
 8004102:	e00c      	b.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004104:	4b4b      	ldr	r3, [pc, #300]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004106:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800410a:	f003 0302 	and.w	r3, r3, #2
 800410e:	2b02      	cmp	r3, #2
 8004110:	d107      	bne.n	8004122 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8004112:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004116:	61fb      	str	r3, [r7, #28]
          break;
 8004118:	e003      	b.n	8004122 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 800411a:	bf00      	nop
 800411c:	e320      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800411e:	bf00      	nop
 8004120:	e31e      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004122:	bf00      	nop
        break;
 8004124:	e31c      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004126:	4b43      	ldr	r3, [pc, #268]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004128:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800412c:	f003 030c 	and.w	r3, r3, #12
 8004130:	613b      	str	r3, [r7, #16]
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	2b0c      	cmp	r3, #12
 8004136:	d83a      	bhi.n	80041ae <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8004138:	a201      	add	r2, pc, #4	@ (adr r2, 8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 800413a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800413e:	bf00      	nop
 8004140:	08004175 	.word	0x08004175
 8004144:	080041af 	.word	0x080041af
 8004148:	080041af 	.word	0x080041af
 800414c:	080041af 	.word	0x080041af
 8004150:	0800417d 	.word	0x0800417d
 8004154:	080041af 	.word	0x080041af
 8004158:	080041af 	.word	0x080041af
 800415c:	080041af 	.word	0x080041af
 8004160:	08004185 	.word	0x08004185
 8004164:	080041af 	.word	0x080041af
 8004168:	080041af 	.word	0x080041af
 800416c:	080041af 	.word	0x080041af
 8004170:	08004199 	.word	0x08004199
          frequency = HAL_RCC_GetPCLK1Freq();
 8004174:	f7ff f9e8 	bl	8003548 <HAL_RCC_GetPCLK1Freq>
 8004178:	61f8      	str	r0, [r7, #28]
          break;
 800417a:	e01d      	b.n	80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 800417c:	f7ff f94c 	bl	8003418 <HAL_RCC_GetSysClockFreq>
 8004180:	61f8      	str	r0, [r7, #28]
          break;
 8004182:	e019      	b.n	80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004184:	4b2b      	ldr	r3, [pc, #172]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800418c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004190:	d10f      	bne.n	80041b2 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 8004192:	4b2a      	ldr	r3, [pc, #168]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004194:	61fb      	str	r3, [r7, #28]
          break;
 8004196:	e00c      	b.n	80041b2 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004198:	4b26      	ldr	r3, [pc, #152]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800419a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800419e:	f003 0302 	and.w	r3, r3, #2
 80041a2:	2b02      	cmp	r3, #2
 80041a4:	d107      	bne.n	80041b6 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 80041a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041aa:	61fb      	str	r3, [r7, #28]
          break;
 80041ac:	e003      	b.n	80041b6 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 80041ae:	bf00      	nop
 80041b0:	e2d6      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80041b2:	bf00      	nop
 80041b4:	e2d4      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80041b6:	bf00      	nop
        break;
 80041b8:	e2d2      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80041ba:	4b1e      	ldr	r3, [pc, #120]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80041bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80041c4:	613b      	str	r3, [r7, #16]
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	2b30      	cmp	r3, #48	@ 0x30
 80041ca:	d021      	beq.n	8004210 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	2b30      	cmp	r3, #48	@ 0x30
 80041d0:	d829      	bhi.n	8004226 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	2b20      	cmp	r3, #32
 80041d6:	d011      	beq.n	80041fc <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	2b20      	cmp	r3, #32
 80041dc:	d823      	bhi.n	8004226 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d003      	beq.n	80041ec <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	2b10      	cmp	r3, #16
 80041e8:	d004      	beq.n	80041f4 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 80041ea:	e01c      	b.n	8004226 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 80041ec:	f7ff f9ac 	bl	8003548 <HAL_RCC_GetPCLK1Freq>
 80041f0:	61f8      	str	r0, [r7, #28]
          break;
 80041f2:	e01d      	b.n	8004230 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 80041f4:	f7ff f910 	bl	8003418 <HAL_RCC_GetSysClockFreq>
 80041f8:	61f8      	str	r0, [r7, #28]
          break;
 80041fa:	e019      	b.n	8004230 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80041fc:	4b0d      	ldr	r3, [pc, #52]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004204:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004208:	d10f      	bne.n	800422a <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 800420a:	4b0c      	ldr	r3, [pc, #48]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800420c:	61fb      	str	r3, [r7, #28]
          break;
 800420e:	e00c      	b.n	800422a <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004210:	4b08      	ldr	r3, [pc, #32]	@ (8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004212:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004216:	f003 0302 	and.w	r3, r3, #2
 800421a:	2b02      	cmp	r3, #2
 800421c:	d107      	bne.n	800422e <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 800421e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004222:	61fb      	str	r3, [r7, #28]
          break;
 8004224:	e003      	b.n	800422e <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8004226:	bf00      	nop
 8004228:	e29a      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800422a:	bf00      	nop
 800422c:	e298      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800422e:	bf00      	nop
        break;
 8004230:	e296      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004232:	bf00      	nop
 8004234:	40021000 	.word	0x40021000
 8004238:	0800a9a0 	.word	0x0800a9a0
 800423c:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004240:	4b9b      	ldr	r3, [pc, #620]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004246:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800424a:	613b      	str	r3, [r7, #16]
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004250:	d021      	beq.n	8004296 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	2bc0      	cmp	r3, #192	@ 0xc0
 8004256:	d829      	bhi.n	80042ac <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	2b80      	cmp	r3, #128	@ 0x80
 800425c:	d011      	beq.n	8004282 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	2b80      	cmp	r3, #128	@ 0x80
 8004262:	d823      	bhi.n	80042ac <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d003      	beq.n	8004272 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	2b40      	cmp	r3, #64	@ 0x40
 800426e:	d004      	beq.n	800427a <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8004270:	e01c      	b.n	80042ac <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004272:	f7ff f969 	bl	8003548 <HAL_RCC_GetPCLK1Freq>
 8004276:	61f8      	str	r0, [r7, #28]
          break;
 8004278:	e01d      	b.n	80042b6 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 800427a:	f7ff f8cd 	bl	8003418 <HAL_RCC_GetSysClockFreq>
 800427e:	61f8      	str	r0, [r7, #28]
          break;
 8004280:	e019      	b.n	80042b6 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004282:	4b8b      	ldr	r3, [pc, #556]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800428a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800428e:	d10f      	bne.n	80042b0 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8004290:	4b88      	ldr	r3, [pc, #544]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004292:	61fb      	str	r3, [r7, #28]
          break;
 8004294:	e00c      	b.n	80042b0 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004296:	4b86      	ldr	r3, [pc, #536]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004298:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800429c:	f003 0302 	and.w	r3, r3, #2
 80042a0:	2b02      	cmp	r3, #2
 80042a2:	d107      	bne.n	80042b4 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 80042a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042a8:	61fb      	str	r3, [r7, #28]
          break;
 80042aa:	e003      	b.n	80042b4 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 80042ac:	bf00      	nop
 80042ae:	e257      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80042b0:	bf00      	nop
 80042b2:	e255      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80042b4:	bf00      	nop
        break;
 80042b6:	e253      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80042b8:	4b7d      	ldr	r3, [pc, #500]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80042ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042c2:	613b      	str	r3, [r7, #16]
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042ca:	d025      	beq.n	8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042d2:	d82c      	bhi.n	800432e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042da:	d013      	beq.n	8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042e2:	d824      	bhi.n	800432e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d004      	beq.n	80042f4 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042f0:	d004      	beq.n	80042fc <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 80042f2:	e01c      	b.n	800432e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 80042f4:	f7ff f928 	bl	8003548 <HAL_RCC_GetPCLK1Freq>
 80042f8:	61f8      	str	r0, [r7, #28]
          break;
 80042fa:	e01d      	b.n	8004338 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 80042fc:	f7ff f88c 	bl	8003418 <HAL_RCC_GetSysClockFreq>
 8004300:	61f8      	str	r0, [r7, #28]
          break;
 8004302:	e019      	b.n	8004338 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004304:	4b6a      	ldr	r3, [pc, #424]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800430c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004310:	d10f      	bne.n	8004332 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8004312:	4b68      	ldr	r3, [pc, #416]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004314:	61fb      	str	r3, [r7, #28]
          break;
 8004316:	e00c      	b.n	8004332 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004318:	4b65      	ldr	r3, [pc, #404]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800431a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800431e:	f003 0302 	and.w	r3, r3, #2
 8004322:	2b02      	cmp	r3, #2
 8004324:	d107      	bne.n	8004336 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8004326:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800432a:	61fb      	str	r3, [r7, #28]
          break;
 800432c:	e003      	b.n	8004336 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 800432e:	bf00      	nop
 8004330:	e216      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004332:	bf00      	nop
 8004334:	e214      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004336:	bf00      	nop
        break;
 8004338:	e212      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800433a:	4b5d      	ldr	r3, [pc, #372]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800433c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004340:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004344:	613b      	str	r3, [r7, #16]
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800434c:	d025      	beq.n	800439a <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004354:	d82c      	bhi.n	80043b0 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800435c:	d013      	beq.n	8004386 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004364:	d824      	bhi.n	80043b0 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d004      	beq.n	8004376 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004372:	d004      	beq.n	800437e <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8004374:	e01c      	b.n	80043b0 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004376:	f7ff f8e7 	bl	8003548 <HAL_RCC_GetPCLK1Freq>
 800437a:	61f8      	str	r0, [r7, #28]
          break;
 800437c:	e01d      	b.n	80043ba <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 800437e:	f7ff f84b 	bl	8003418 <HAL_RCC_GetSysClockFreq>
 8004382:	61f8      	str	r0, [r7, #28]
          break;
 8004384:	e019      	b.n	80043ba <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004386:	4b4a      	ldr	r3, [pc, #296]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800438e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004392:	d10f      	bne.n	80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8004394:	4b47      	ldr	r3, [pc, #284]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004396:	61fb      	str	r3, [r7, #28]
          break;
 8004398:	e00c      	b.n	80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800439a:	4b45      	ldr	r3, [pc, #276]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800439c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043a0:	f003 0302 	and.w	r3, r3, #2
 80043a4:	2b02      	cmp	r3, #2
 80043a6:	d107      	bne.n	80043b8 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 80043a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80043ac:	61fb      	str	r3, [r7, #28]
          break;
 80043ae:	e003      	b.n	80043b8 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 80043b0:	bf00      	nop
 80043b2:	e1d5      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80043b4:	bf00      	nop
 80043b6:	e1d3      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80043b8:	bf00      	nop
        break;
 80043ba:	e1d1      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80043bc:	4b3c      	ldr	r3, [pc, #240]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80043be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043c2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80043c6:	613b      	str	r3, [r7, #16]
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80043ce:	d00c      	beq.n	80043ea <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80043d6:	d864      	bhi.n	80044a2 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80043de:	d008      	beq.n	80043f2 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043e6:	d030      	beq.n	800444a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 80043e8:	e05b      	b.n	80044a2 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 80043ea:	f7ff f815 	bl	8003418 <HAL_RCC_GetSysClockFreq>
 80043ee:	61f8      	str	r0, [r7, #28]
          break;
 80043f0:	e05c      	b.n	80044ac <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 80043f2:	4b2f      	ldr	r3, [pc, #188]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043fe:	d152      	bne.n	80044a6 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8004400:	4b2b      	ldr	r3, [pc, #172]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004402:	691b      	ldr	r3, [r3, #16]
 8004404:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004408:	2b00      	cmp	r3, #0
 800440a:	d04c      	beq.n	80044a6 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800440c:	4b28      	ldr	r3, [pc, #160]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800440e:	691b      	ldr	r3, [r3, #16]
 8004410:	0a1b      	lsrs	r3, r3, #8
 8004412:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004416:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004418:	69bb      	ldr	r3, [r7, #24]
 800441a:	68fa      	ldr	r2, [r7, #12]
 800441c:	fb03 f202 	mul.w	r2, r3, r2
 8004420:	4b23      	ldr	r3, [pc, #140]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	091b      	lsrs	r3, r3, #4
 8004426:	f003 0307 	and.w	r3, r3, #7
 800442a:	3301      	adds	r3, #1
 800442c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004430:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8004432:	4b1f      	ldr	r3, [pc, #124]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004434:	691b      	ldr	r3, [r3, #16]
 8004436:	0e5b      	lsrs	r3, r3, #25
 8004438:	f003 0303 	and.w	r3, r3, #3
 800443c:	3301      	adds	r3, #1
 800443e:	005b      	lsls	r3, r3, #1
 8004440:	69ba      	ldr	r2, [r7, #24]
 8004442:	fbb2 f3f3 	udiv	r3, r2, r3
 8004446:	61fb      	str	r3, [r7, #28]
          break;
 8004448:	e02d      	b.n	80044a6 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 800444a:	4b19      	ldr	r3, [pc, #100]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004452:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004456:	d128      	bne.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8004458:	4b15      	ldr	r3, [pc, #84]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800445a:	695b      	ldr	r3, [r3, #20]
 800445c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d022      	beq.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004464:	4b12      	ldr	r3, [pc, #72]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004466:	695b      	ldr	r3, [r3, #20]
 8004468:	0a1b      	lsrs	r3, r3, #8
 800446a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800446e:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004470:	69bb      	ldr	r3, [r7, #24]
 8004472:	68fa      	ldr	r2, [r7, #12]
 8004474:	fb03 f202 	mul.w	r2, r3, r2
 8004478:	4b0d      	ldr	r3, [pc, #52]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800447a:	68db      	ldr	r3, [r3, #12]
 800447c:	091b      	lsrs	r3, r3, #4
 800447e:	f003 0307 	and.w	r3, r3, #7
 8004482:	3301      	adds	r3, #1
 8004484:	fbb2 f3f3 	udiv	r3, r2, r3
 8004488:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 800448a:	4b09      	ldr	r3, [pc, #36]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800448c:	695b      	ldr	r3, [r3, #20]
 800448e:	0e5b      	lsrs	r3, r3, #25
 8004490:	f003 0303 	and.w	r3, r3, #3
 8004494:	3301      	adds	r3, #1
 8004496:	005b      	lsls	r3, r3, #1
 8004498:	69ba      	ldr	r2, [r7, #24]
 800449a:	fbb2 f3f3 	udiv	r3, r2, r3
 800449e:	61fb      	str	r3, [r7, #28]
          break;
 80044a0:	e003      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 80044a2:	bf00      	nop
 80044a4:	e15c      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80044a6:	bf00      	nop
 80044a8:	e15a      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80044aa:	bf00      	nop
        break;
 80044ac:	e158      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80044ae:	bf00      	nop
 80044b0:	40021000 	.word	0x40021000
 80044b4:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80044b8:	4b9d      	ldr	r3, [pc, #628]	@ (8004730 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80044ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80044c2:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d103      	bne.n	80044d2 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 80044ca:	f7ff f853 	bl	8003574 <HAL_RCC_GetPCLK2Freq>
 80044ce:	61f8      	str	r0, [r7, #28]
        break;
 80044d0:	e146      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 80044d2:	f7fe ffa1 	bl	8003418 <HAL_RCC_GetSysClockFreq>
 80044d6:	61f8      	str	r0, [r7, #28]
        break;
 80044d8:	e142      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80044da:	4b95      	ldr	r3, [pc, #596]	@ (8004730 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80044dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044e0:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80044e4:	613b      	str	r3, [r7, #16]
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044ec:	d013      	beq.n	8004516 <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044f4:	d819      	bhi.n	800452a <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d004      	beq.n	8004506 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004502:	d004      	beq.n	800450e <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8004504:	e011      	b.n	800452a <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004506:	f7ff f81f 	bl	8003548 <HAL_RCC_GetPCLK1Freq>
 800450a:	61f8      	str	r0, [r7, #28]
          break;
 800450c:	e010      	b.n	8004530 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 800450e:	f7fe ff83 	bl	8003418 <HAL_RCC_GetSysClockFreq>
 8004512:	61f8      	str	r0, [r7, #28]
          break;
 8004514:	e00c      	b.n	8004530 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004516:	4b86      	ldr	r3, [pc, #536]	@ (8004730 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800451e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004522:	d104      	bne.n	800452e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8004524:	4b83      	ldr	r3, [pc, #524]	@ (8004734 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004526:	61fb      	str	r3, [r7, #28]
          break;
 8004528:	e001      	b.n	800452e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 800452a:	bf00      	nop
 800452c:	e118      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800452e:	bf00      	nop
        break;
 8004530:	e116      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004532:	4b7f      	ldr	r3, [pc, #508]	@ (8004730 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004534:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004538:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800453c:	613b      	str	r3, [r7, #16]
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004544:	d013      	beq.n	800456e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800454c:	d819      	bhi.n	8004582 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d004      	beq.n	800455e <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800455a:	d004      	beq.n	8004566 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 800455c:	e011      	b.n	8004582 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 800455e:	f7fe fff3 	bl	8003548 <HAL_RCC_GetPCLK1Freq>
 8004562:	61f8      	str	r0, [r7, #28]
          break;
 8004564:	e010      	b.n	8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004566:	f7fe ff57 	bl	8003418 <HAL_RCC_GetSysClockFreq>
 800456a:	61f8      	str	r0, [r7, #28]
          break;
 800456c:	e00c      	b.n	8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800456e:	4b70      	ldr	r3, [pc, #448]	@ (8004730 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004576:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800457a:	d104      	bne.n	8004586 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 800457c:	4b6d      	ldr	r3, [pc, #436]	@ (8004734 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800457e:	61fb      	str	r3, [r7, #28]
          break;
 8004580:	e001      	b.n	8004586 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8004582:	bf00      	nop
 8004584:	e0ec      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004586:	bf00      	nop
        break;
 8004588:	e0ea      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800458a:	4b69      	ldr	r3, [pc, #420]	@ (8004730 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800458c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004590:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004594:	613b      	str	r3, [r7, #16]
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800459c:	d013      	beq.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80045a4:	d819      	bhi.n	80045da <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d004      	beq.n	80045b6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045b2:	d004      	beq.n	80045be <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 80045b4:	e011      	b.n	80045da <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 80045b6:	f7fe ffc7 	bl	8003548 <HAL_RCC_GetPCLK1Freq>
 80045ba:	61f8      	str	r0, [r7, #28]
          break;
 80045bc:	e010      	b.n	80045e0 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 80045be:	f7fe ff2b 	bl	8003418 <HAL_RCC_GetSysClockFreq>
 80045c2:	61f8      	str	r0, [r7, #28]
          break;
 80045c4:	e00c      	b.n	80045e0 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80045c6:	4b5a      	ldr	r3, [pc, #360]	@ (8004730 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045d2:	d104      	bne.n	80045de <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 80045d4:	4b57      	ldr	r3, [pc, #348]	@ (8004734 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80045d6:	61fb      	str	r3, [r7, #28]
          break;
 80045d8:	e001      	b.n	80045de <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 80045da:	bf00      	nop
 80045dc:	e0c0      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80045de:	bf00      	nop
        break;
 80045e0:	e0be      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80045e2:	4b53      	ldr	r3, [pc, #332]	@ (8004730 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80045e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045e8:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80045ec:	613b      	str	r3, [r7, #16]
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80045f4:	d02c      	beq.n	8004650 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80045fc:	d833      	bhi.n	8004666 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004604:	d01a      	beq.n	800463c <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800460c:	d82b      	bhi.n	8004666 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d004      	beq.n	800461e <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800461a:	d004      	beq.n	8004626 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 800461c:	e023      	b.n	8004666 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 800461e:	f7fe ff93 	bl	8003548 <HAL_RCC_GetPCLK1Freq>
 8004622:	61f8      	str	r0, [r7, #28]
          break;
 8004624:	e026      	b.n	8004674 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004626:	4b42      	ldr	r3, [pc, #264]	@ (8004730 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004628:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800462c:	f003 0302 	and.w	r3, r3, #2
 8004630:	2b02      	cmp	r3, #2
 8004632:	d11a      	bne.n	800466a <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8004634:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004638:	61fb      	str	r3, [r7, #28]
          break;
 800463a:	e016      	b.n	800466a <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800463c:	4b3c      	ldr	r3, [pc, #240]	@ (8004730 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004644:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004648:	d111      	bne.n	800466e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 800464a:	4b3a      	ldr	r3, [pc, #232]	@ (8004734 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800464c:	61fb      	str	r3, [r7, #28]
          break;
 800464e:	e00e      	b.n	800466e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004650:	4b37      	ldr	r3, [pc, #220]	@ (8004730 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004652:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004656:	f003 0302 	and.w	r3, r3, #2
 800465a:	2b02      	cmp	r3, #2
 800465c:	d109      	bne.n	8004672 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 800465e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004662:	61fb      	str	r3, [r7, #28]
          break;
 8004664:	e005      	b.n	8004672 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8004666:	bf00      	nop
 8004668:	e07a      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800466a:	bf00      	nop
 800466c:	e078      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800466e:	bf00      	nop
 8004670:	e076      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004672:	bf00      	nop
        break;
 8004674:	e074      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004676:	4b2e      	ldr	r3, [pc, #184]	@ (8004730 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004678:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800467c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004680:	613b      	str	r3, [r7, #16]
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004688:	d02c      	beq.n	80046e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004690:	d833      	bhi.n	80046fa <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004698:	d01a      	beq.n	80046d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80046a0:	d82b      	bhi.n	80046fa <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d004      	beq.n	80046b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80046ae:	d004      	beq.n	80046ba <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 80046b0:	e023      	b.n	80046fa <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 80046b2:	f7fe ff49 	bl	8003548 <HAL_RCC_GetPCLK1Freq>
 80046b6:	61f8      	str	r0, [r7, #28]
          break;
 80046b8:	e026      	b.n	8004708 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80046ba:	4b1d      	ldr	r3, [pc, #116]	@ (8004730 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80046bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046c0:	f003 0302 	and.w	r3, r3, #2
 80046c4:	2b02      	cmp	r3, #2
 80046c6:	d11a      	bne.n	80046fe <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 80046c8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80046cc:	61fb      	str	r3, [r7, #28]
          break;
 80046ce:	e016      	b.n	80046fe <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80046d0:	4b17      	ldr	r3, [pc, #92]	@ (8004730 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046dc:	d111      	bne.n	8004702 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 80046de:	4b15      	ldr	r3, [pc, #84]	@ (8004734 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80046e0:	61fb      	str	r3, [r7, #28]
          break;
 80046e2:	e00e      	b.n	8004702 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80046e4:	4b12      	ldr	r3, [pc, #72]	@ (8004730 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80046e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046ea:	f003 0302 	and.w	r3, r3, #2
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d109      	bne.n	8004706 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 80046f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046f6:	61fb      	str	r3, [r7, #28]
          break;
 80046f8:	e005      	b.n	8004706 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 80046fa:	bf00      	nop
 80046fc:	e030      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80046fe:	bf00      	nop
 8004700:	e02e      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004702:	bf00      	nop
 8004704:	e02c      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004706:	bf00      	nop
        break;
 8004708:	e02a      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800470a:	4b09      	ldr	r3, [pc, #36]	@ (8004730 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800470c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004710:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004714:	613b      	str	r3, [r7, #16]
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d004      	beq.n	8004726 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004722:	d009      	beq.n	8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8004724:	e012      	b.n	800474c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004726:	f7fe ff0f 	bl	8003548 <HAL_RCC_GetPCLK1Freq>
 800472a:	61f8      	str	r0, [r7, #28]
          break;
 800472c:	e00e      	b.n	800474c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 800472e:	bf00      	nop
 8004730:	40021000 	.word	0x40021000
 8004734:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004738:	4b0c      	ldr	r3, [pc, #48]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004740:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004744:	d101      	bne.n	800474a <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8004746:	4b0a      	ldr	r3, [pc, #40]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8004748:	61fb      	str	r3, [r7, #28]
          break;
 800474a:	bf00      	nop
        break;
 800474c:	e008      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800474e:	bf00      	nop
 8004750:	e006      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004752:	bf00      	nop
 8004754:	e004      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004756:	bf00      	nop
 8004758:	e002      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800475a:	bf00      	nop
 800475c:	e000      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800475e:	bf00      	nop
    }
  }

  return(frequency);
 8004760:	69fb      	ldr	r3, [r7, #28]
}
 8004762:	4618      	mov	r0, r3
 8004764:	3720      	adds	r7, #32
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	40021000 	.word	0x40021000
 8004770:	00f42400 	.word	0x00f42400

08004774 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b084      	sub	sp, #16
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800477e:	2300      	movs	r3, #0
 8004780:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004782:	4b75      	ldr	r3, [pc, #468]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	f003 0303 	and.w	r3, r3, #3
 800478a:	2b00      	cmp	r3, #0
 800478c:	d018      	beq.n	80047c0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800478e:	4b72      	ldr	r3, [pc, #456]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004790:	68db      	ldr	r3, [r3, #12]
 8004792:	f003 0203 	and.w	r2, r3, #3
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	429a      	cmp	r2, r3
 800479c:	d10d      	bne.n	80047ba <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
       ||
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d009      	beq.n	80047ba <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80047a6:	4b6c      	ldr	r3, [pc, #432]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047a8:	68db      	ldr	r3, [r3, #12]
 80047aa:	091b      	lsrs	r3, r3, #4
 80047ac:	f003 0307 	and.w	r3, r3, #7
 80047b0:	1c5a      	adds	r2, r3, #1
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	685b      	ldr	r3, [r3, #4]
       ||
 80047b6:	429a      	cmp	r2, r3
 80047b8:	d047      	beq.n	800484a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	73fb      	strb	r3, [r7, #15]
 80047be:	e044      	b.n	800484a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2b03      	cmp	r3, #3
 80047c6:	d018      	beq.n	80047fa <RCCEx_PLLSAI1_Config+0x86>
 80047c8:	2b03      	cmp	r3, #3
 80047ca:	d825      	bhi.n	8004818 <RCCEx_PLLSAI1_Config+0xa4>
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d002      	beq.n	80047d6 <RCCEx_PLLSAI1_Config+0x62>
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d009      	beq.n	80047e8 <RCCEx_PLLSAI1_Config+0x74>
 80047d4:	e020      	b.n	8004818 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80047d6:	4b60      	ldr	r3, [pc, #384]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 0302 	and.w	r3, r3, #2
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d11d      	bne.n	800481e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047e6:	e01a      	b.n	800481e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80047e8:	4b5b      	ldr	r3, [pc, #364]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d116      	bne.n	8004822 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047f8:	e013      	b.n	8004822 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80047fa:	4b57      	ldr	r3, [pc, #348]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d10f      	bne.n	8004826 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004806:	4b54      	ldr	r3, [pc, #336]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800480e:	2b00      	cmp	r3, #0
 8004810:	d109      	bne.n	8004826 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004816:	e006      	b.n	8004826 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	73fb      	strb	r3, [r7, #15]
      break;
 800481c:	e004      	b.n	8004828 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800481e:	bf00      	nop
 8004820:	e002      	b.n	8004828 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004822:	bf00      	nop
 8004824:	e000      	b.n	8004828 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004826:	bf00      	nop
    }

    if(status == HAL_OK)
 8004828:	7bfb      	ldrb	r3, [r7, #15]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d10d      	bne.n	800484a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800482e:	4b4a      	ldr	r3, [pc, #296]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004830:	68db      	ldr	r3, [r3, #12]
 8004832:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6819      	ldr	r1, [r3, #0]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	3b01      	subs	r3, #1
 8004840:	011b      	lsls	r3, r3, #4
 8004842:	430b      	orrs	r3, r1
 8004844:	4944      	ldr	r1, [pc, #272]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004846:	4313      	orrs	r3, r2
 8004848:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800484a:	7bfb      	ldrb	r3, [r7, #15]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d17d      	bne.n	800494c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004850:	4b41      	ldr	r3, [pc, #260]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a40      	ldr	r2, [pc, #256]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004856:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800485a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800485c:	f7fc ff4a 	bl	80016f4 <HAL_GetTick>
 8004860:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004862:	e009      	b.n	8004878 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004864:	f7fc ff46 	bl	80016f4 <HAL_GetTick>
 8004868:	4602      	mov	r2, r0
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	2b02      	cmp	r3, #2
 8004870:	d902      	bls.n	8004878 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004872:	2303      	movs	r3, #3
 8004874:	73fb      	strb	r3, [r7, #15]
        break;
 8004876:	e005      	b.n	8004884 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004878:	4b37      	ldr	r3, [pc, #220]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004880:	2b00      	cmp	r3, #0
 8004882:	d1ef      	bne.n	8004864 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004884:	7bfb      	ldrb	r3, [r7, #15]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d160      	bne.n	800494c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d111      	bne.n	80048b4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004890:	4b31      	ldr	r3, [pc, #196]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004892:	691b      	ldr	r3, [r3, #16]
 8004894:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004898:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	6892      	ldr	r2, [r2, #8]
 80048a0:	0211      	lsls	r1, r2, #8
 80048a2:	687a      	ldr	r2, [r7, #4]
 80048a4:	68d2      	ldr	r2, [r2, #12]
 80048a6:	0912      	lsrs	r2, r2, #4
 80048a8:	0452      	lsls	r2, r2, #17
 80048aa:	430a      	orrs	r2, r1
 80048ac:	492a      	ldr	r1, [pc, #168]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048ae:	4313      	orrs	r3, r2
 80048b0:	610b      	str	r3, [r1, #16]
 80048b2:	e027      	b.n	8004904 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d112      	bne.n	80048e0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048ba:	4b27      	ldr	r3, [pc, #156]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80048c2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80048c6:	687a      	ldr	r2, [r7, #4]
 80048c8:	6892      	ldr	r2, [r2, #8]
 80048ca:	0211      	lsls	r1, r2, #8
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	6912      	ldr	r2, [r2, #16]
 80048d0:	0852      	lsrs	r2, r2, #1
 80048d2:	3a01      	subs	r2, #1
 80048d4:	0552      	lsls	r2, r2, #21
 80048d6:	430a      	orrs	r2, r1
 80048d8:	491f      	ldr	r1, [pc, #124]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048da:	4313      	orrs	r3, r2
 80048dc:	610b      	str	r3, [r1, #16]
 80048de:	e011      	b.n	8004904 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048e0:	4b1d      	ldr	r3, [pc, #116]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048e2:	691b      	ldr	r3, [r3, #16]
 80048e4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80048e8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80048ec:	687a      	ldr	r2, [r7, #4]
 80048ee:	6892      	ldr	r2, [r2, #8]
 80048f0:	0211      	lsls	r1, r2, #8
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	6952      	ldr	r2, [r2, #20]
 80048f6:	0852      	lsrs	r2, r2, #1
 80048f8:	3a01      	subs	r2, #1
 80048fa:	0652      	lsls	r2, r2, #25
 80048fc:	430a      	orrs	r2, r1
 80048fe:	4916      	ldr	r1, [pc, #88]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004900:	4313      	orrs	r3, r2
 8004902:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004904:	4b14      	ldr	r3, [pc, #80]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a13      	ldr	r2, [pc, #76]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 800490a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800490e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004910:	f7fc fef0 	bl	80016f4 <HAL_GetTick>
 8004914:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004916:	e009      	b.n	800492c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004918:	f7fc feec 	bl	80016f4 <HAL_GetTick>
 800491c:	4602      	mov	r2, r0
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	2b02      	cmp	r3, #2
 8004924:	d902      	bls.n	800492c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	73fb      	strb	r3, [r7, #15]
          break;
 800492a:	e005      	b.n	8004938 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800492c:	4b0a      	ldr	r3, [pc, #40]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d0ef      	beq.n	8004918 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004938:	7bfb      	ldrb	r3, [r7, #15]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d106      	bne.n	800494c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800493e:	4b06      	ldr	r3, [pc, #24]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004940:	691a      	ldr	r2, [r3, #16]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	699b      	ldr	r3, [r3, #24]
 8004946:	4904      	ldr	r1, [pc, #16]	@ (8004958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004948:	4313      	orrs	r3, r2
 800494a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800494c:	7bfb      	ldrb	r3, [r7, #15]
}
 800494e:	4618      	mov	r0, r3
 8004950:	3710      	adds	r7, #16
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}
 8004956:	bf00      	nop
 8004958:	40021000 	.word	0x40021000

0800495c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b084      	sub	sp, #16
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
 8004964:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004966:	2300      	movs	r3, #0
 8004968:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800496a:	4b6a      	ldr	r3, [pc, #424]	@ (8004b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	f003 0303 	and.w	r3, r3, #3
 8004972:	2b00      	cmp	r3, #0
 8004974:	d018      	beq.n	80049a8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004976:	4b67      	ldr	r3, [pc, #412]	@ (8004b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004978:	68db      	ldr	r3, [r3, #12]
 800497a:	f003 0203 	and.w	r2, r3, #3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	429a      	cmp	r2, r3
 8004984:	d10d      	bne.n	80049a2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
       ||
 800498a:	2b00      	cmp	r3, #0
 800498c:	d009      	beq.n	80049a2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800498e:	4b61      	ldr	r3, [pc, #388]	@ (8004b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004990:	68db      	ldr	r3, [r3, #12]
 8004992:	091b      	lsrs	r3, r3, #4
 8004994:	f003 0307 	and.w	r3, r3, #7
 8004998:	1c5a      	adds	r2, r3, #1
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	685b      	ldr	r3, [r3, #4]
       ||
 800499e:	429a      	cmp	r2, r3
 80049a0:	d047      	beq.n	8004a32 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	73fb      	strb	r3, [r7, #15]
 80049a6:	e044      	b.n	8004a32 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	2b03      	cmp	r3, #3
 80049ae:	d018      	beq.n	80049e2 <RCCEx_PLLSAI2_Config+0x86>
 80049b0:	2b03      	cmp	r3, #3
 80049b2:	d825      	bhi.n	8004a00 <RCCEx_PLLSAI2_Config+0xa4>
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d002      	beq.n	80049be <RCCEx_PLLSAI2_Config+0x62>
 80049b8:	2b02      	cmp	r3, #2
 80049ba:	d009      	beq.n	80049d0 <RCCEx_PLLSAI2_Config+0x74>
 80049bc:	e020      	b.n	8004a00 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80049be:	4b55      	ldr	r3, [pc, #340]	@ (8004b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0302 	and.w	r3, r3, #2
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d11d      	bne.n	8004a06 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049ce:	e01a      	b.n	8004a06 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80049d0:	4b50      	ldr	r3, [pc, #320]	@ (8004b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d116      	bne.n	8004a0a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049e0:	e013      	b.n	8004a0a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80049e2:	4b4c      	ldr	r3, [pc, #304]	@ (8004b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d10f      	bne.n	8004a0e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80049ee:	4b49      	ldr	r3, [pc, #292]	@ (8004b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d109      	bne.n	8004a0e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80049fe:	e006      	b.n	8004a0e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	73fb      	strb	r3, [r7, #15]
      break;
 8004a04:	e004      	b.n	8004a10 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004a06:	bf00      	nop
 8004a08:	e002      	b.n	8004a10 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004a0a:	bf00      	nop
 8004a0c:	e000      	b.n	8004a10 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004a0e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004a10:	7bfb      	ldrb	r3, [r7, #15]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d10d      	bne.n	8004a32 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004a16:	4b3f      	ldr	r3, [pc, #252]	@ (8004b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6819      	ldr	r1, [r3, #0]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	3b01      	subs	r3, #1
 8004a28:	011b      	lsls	r3, r3, #4
 8004a2a:	430b      	orrs	r3, r1
 8004a2c:	4939      	ldr	r1, [pc, #228]	@ (8004b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004a32:	7bfb      	ldrb	r3, [r7, #15]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d167      	bne.n	8004b08 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004a38:	4b36      	ldr	r3, [pc, #216]	@ (8004b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a35      	ldr	r2, [pc, #212]	@ (8004b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a3e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a42:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a44:	f7fc fe56 	bl	80016f4 <HAL_GetTick>
 8004a48:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004a4a:	e009      	b.n	8004a60 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004a4c:	f7fc fe52 	bl	80016f4 <HAL_GetTick>
 8004a50:	4602      	mov	r2, r0
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	1ad3      	subs	r3, r2, r3
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d902      	bls.n	8004a60 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	73fb      	strb	r3, [r7, #15]
        break;
 8004a5e:	e005      	b.n	8004a6c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004a60:	4b2c      	ldr	r3, [pc, #176]	@ (8004b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d1ef      	bne.n	8004a4c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004a6c:	7bfb      	ldrb	r3, [r7, #15]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d14a      	bne.n	8004b08 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d111      	bne.n	8004a9c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004a78:	4b26      	ldr	r3, [pc, #152]	@ (8004b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a7a:	695b      	ldr	r3, [r3, #20]
 8004a7c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004a80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a84:	687a      	ldr	r2, [r7, #4]
 8004a86:	6892      	ldr	r2, [r2, #8]
 8004a88:	0211      	lsls	r1, r2, #8
 8004a8a:	687a      	ldr	r2, [r7, #4]
 8004a8c:	68d2      	ldr	r2, [r2, #12]
 8004a8e:	0912      	lsrs	r2, r2, #4
 8004a90:	0452      	lsls	r2, r2, #17
 8004a92:	430a      	orrs	r2, r1
 8004a94:	491f      	ldr	r1, [pc, #124]	@ (8004b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a96:	4313      	orrs	r3, r2
 8004a98:	614b      	str	r3, [r1, #20]
 8004a9a:	e011      	b.n	8004ac0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004a9c:	4b1d      	ldr	r3, [pc, #116]	@ (8004b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a9e:	695b      	ldr	r3, [r3, #20]
 8004aa0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004aa4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004aa8:	687a      	ldr	r2, [r7, #4]
 8004aaa:	6892      	ldr	r2, [r2, #8]
 8004aac:	0211      	lsls	r1, r2, #8
 8004aae:	687a      	ldr	r2, [r7, #4]
 8004ab0:	6912      	ldr	r2, [r2, #16]
 8004ab2:	0852      	lsrs	r2, r2, #1
 8004ab4:	3a01      	subs	r2, #1
 8004ab6:	0652      	lsls	r2, r2, #25
 8004ab8:	430a      	orrs	r2, r1
 8004aba:	4916      	ldr	r1, [pc, #88]	@ (8004b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004abc:	4313      	orrs	r3, r2
 8004abe:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004ac0:	4b14      	ldr	r3, [pc, #80]	@ (8004b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a13      	ldr	r2, [pc, #76]	@ (8004b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ac6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004aca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004acc:	f7fc fe12 	bl	80016f4 <HAL_GetTick>
 8004ad0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004ad2:	e009      	b.n	8004ae8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004ad4:	f7fc fe0e 	bl	80016f4 <HAL_GetTick>
 8004ad8:	4602      	mov	r2, r0
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	1ad3      	subs	r3, r2, r3
 8004ade:	2b02      	cmp	r3, #2
 8004ae0:	d902      	bls.n	8004ae8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	73fb      	strb	r3, [r7, #15]
          break;
 8004ae6:	e005      	b.n	8004af4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8004b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d0ef      	beq.n	8004ad4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004af4:	7bfb      	ldrb	r3, [r7, #15]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d106      	bne.n	8004b08 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004afa:	4b06      	ldr	r3, [pc, #24]	@ (8004b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004afc:	695a      	ldr	r2, [r3, #20]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	4904      	ldr	r1, [pc, #16]	@ (8004b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b04:	4313      	orrs	r3, r2
 8004b06:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3710      	adds	r7, #16
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	40021000 	.word	0x40021000

08004b18 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b089      	sub	sp, #36	@ 0x24
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8004b22:	2300      	movs	r3, #0
 8004b24:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8004b26:	2300      	movs	r3, #0
 8004b28:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b34:	d10c      	bne.n	8004b50 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8004b36:	4b6e      	ldr	r3, [pc, #440]	@ (8004cf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b3c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8004b40:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8004b42:	69bb      	ldr	r3, [r7, #24]
 8004b44:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004b48:	d112      	bne.n	8004b70 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004b4a:	4b6a      	ldr	r3, [pc, #424]	@ (8004cf4 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8004b4c:	61fb      	str	r3, [r7, #28]
 8004b4e:	e00f      	b.n	8004b70 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b56:	d10b      	bne.n	8004b70 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8004b58:	4b65      	ldr	r3, [pc, #404]	@ (8004cf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b5e:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8004b62:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8004b64:	69bb      	ldr	r3, [r7, #24]
 8004b66:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004b6a:	d101      	bne.n	8004b70 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8004b6c:	4b61      	ldr	r3, [pc, #388]	@ (8004cf4 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8004b6e:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	f040 80b4 	bne.w	8004ce0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8004b7c:	69bb      	ldr	r3, [r7, #24]
 8004b7e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004b82:	d003      	beq.n	8004b8c <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8004b84:	69bb      	ldr	r3, [r7, #24]
 8004b86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004b8a:	d135      	bne.n	8004bf8 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004b8c:	4b58      	ldr	r3, [pc, #352]	@ (8004cf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b94:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004b98:	f040 80a1 	bne.w	8004cde <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8004b9c:	4b54      	ldr	r3, [pc, #336]	@ (8004cf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004b9e:	68db      	ldr	r3, [r3, #12]
 8004ba0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	f000 809a 	beq.w	8004cde <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004baa:	4b51      	ldr	r3, [pc, #324]	@ (8004cf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	091b      	lsrs	r3, r3, #4
 8004bb0:	f003 0307 	and.w	r3, r3, #7
 8004bb4:	3301      	adds	r3, #1
 8004bb6:	693a      	ldr	r2, [r7, #16]
 8004bb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bbc:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004bbe:	4b4c      	ldr	r3, [pc, #304]	@ (8004cf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004bc0:	68db      	ldr	r3, [r3, #12]
 8004bc2:	0a1b      	lsrs	r3, r3, #8
 8004bc4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bc8:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d10a      	bne.n	8004be6 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8004bd0:	4b47      	ldr	r3, [pc, #284]	@ (8004cf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d002      	beq.n	8004be2 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8004bdc:	2311      	movs	r3, #17
 8004bde:	617b      	str	r3, [r7, #20]
 8004be0:	e001      	b.n	8004be6 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8004be2:	2307      	movs	r3, #7
 8004be4:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	68fa      	ldr	r2, [r7, #12]
 8004bea:	fb03 f202 	mul.w	r2, r3, r2
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bf4:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004bf6:	e072      	b.n	8004cde <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8004bf8:	69bb      	ldr	r3, [r7, #24]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d133      	bne.n	8004c66 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8004bfe:	4b3c      	ldr	r3, [pc, #240]	@ (8004cf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c06:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c0a:	d169      	bne.n	8004ce0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8004c0c:	4b38      	ldr	r3, [pc, #224]	@ (8004cf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004c0e:	691b      	ldr	r3, [r3, #16]
 8004c10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d063      	beq.n	8004ce0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004c18:	4b35      	ldr	r3, [pc, #212]	@ (8004cf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	091b      	lsrs	r3, r3, #4
 8004c1e:	f003 0307 	and.w	r3, r3, #7
 8004c22:	3301      	adds	r3, #1
 8004c24:	693a      	ldr	r2, [r7, #16]
 8004c26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c2a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004c2c:	4b30      	ldr	r3, [pc, #192]	@ (8004cf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004c2e:	691b      	ldr	r3, [r3, #16]
 8004c30:	0a1b      	lsrs	r3, r3, #8
 8004c32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c36:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d10a      	bne.n	8004c54 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8004c3e:	4b2c      	ldr	r3, [pc, #176]	@ (8004cf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004c40:	691b      	ldr	r3, [r3, #16]
 8004c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d002      	beq.n	8004c50 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8004c4a:	2311      	movs	r3, #17
 8004c4c:	617b      	str	r3, [r7, #20]
 8004c4e:	e001      	b.n	8004c54 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8004c50:	2307      	movs	r3, #7
 8004c52:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	68fa      	ldr	r2, [r7, #12]
 8004c58:	fb03 f202 	mul.w	r2, r3, r2
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c62:	61fb      	str	r3, [r7, #28]
 8004c64:	e03c      	b.n	8004ce0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8004c66:	69bb      	ldr	r3, [r7, #24]
 8004c68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c6c:	d003      	beq.n	8004c76 <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8004c6e:	69bb      	ldr	r3, [r7, #24]
 8004c70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c74:	d134      	bne.n	8004ce0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8004c76:	4b1e      	ldr	r3, [pc, #120]	@ (8004cf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004c7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c82:	d12d      	bne.n	8004ce0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8004c84:	4b1a      	ldr	r3, [pc, #104]	@ (8004cf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004c86:	695b      	ldr	r3, [r3, #20]
 8004c88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d027      	beq.n	8004ce0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004c90:	4b17      	ldr	r3, [pc, #92]	@ (8004cf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004c92:	68db      	ldr	r3, [r3, #12]
 8004c94:	091b      	lsrs	r3, r3, #4
 8004c96:	f003 0307 	and.w	r3, r3, #7
 8004c9a:	3301      	adds	r3, #1
 8004c9c:	693a      	ldr	r2, [r7, #16]
 8004c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ca2:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004ca4:	4b12      	ldr	r3, [pc, #72]	@ (8004cf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004ca6:	695b      	ldr	r3, [r3, #20]
 8004ca8:	0a1b      	lsrs	r3, r3, #8
 8004caa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cae:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d10a      	bne.n	8004ccc <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8004cb6:	4b0e      	ldr	r3, [pc, #56]	@ (8004cf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004cb8:	695b      	ldr	r3, [r3, #20]
 8004cba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d002      	beq.n	8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8004cc2:	2311      	movs	r3, #17
 8004cc4:	617b      	str	r3, [r7, #20]
 8004cc6:	e001      	b.n	8004ccc <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8004cc8:	2307      	movs	r3, #7
 8004cca:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	68fa      	ldr	r2, [r7, #12]
 8004cd0:	fb03 f202 	mul.w	r2, r3, r2
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cda:	61fb      	str	r3, [r7, #28]
 8004cdc:	e000      	b.n	8004ce0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004cde:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8004ce0:	69fb      	ldr	r3, [r7, #28]
}
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	3724      	adds	r7, #36	@ 0x24
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr
 8004cee:	bf00      	nop
 8004cf0:	40021000 	.word	0x40021000
 8004cf4:	001fff68 	.word	0x001fff68

08004cf8 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b086      	sub	sp, #24
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	607a      	str	r2, [r7, #4]
 8004d04:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	2b02      	cmp	r3, #2
 8004d0a:	d904      	bls.n	8004d16 <HAL_SAI_InitProtocol+0x1e>
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	3b03      	subs	r3, #3
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	d812      	bhi.n	8004d3a <HAL_SAI_InitProtocol+0x42>
 8004d14:	e008      	b.n	8004d28 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	687a      	ldr	r2, [r7, #4]
 8004d1a:	68b9      	ldr	r1, [r7, #8]
 8004d1c:	68f8      	ldr	r0, [r7, #12]
 8004d1e:	f000 fba3 	bl	8005468 <SAI_InitI2S>
 8004d22:	4603      	mov	r3, r0
 8004d24:	75fb      	strb	r3, [r7, #23]
      break;
 8004d26:	e00b      	b.n	8004d40 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	687a      	ldr	r2, [r7, #4]
 8004d2c:	68b9      	ldr	r1, [r7, #8]
 8004d2e:	68f8      	ldr	r0, [r7, #12]
 8004d30:	f000 fc4c 	bl	80055cc <SAI_InitPCM>
 8004d34:	4603      	mov	r3, r0
 8004d36:	75fb      	strb	r3, [r7, #23]
      break;
 8004d38:	e002      	b.n	8004d40 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	75fb      	strb	r3, [r7, #23]
      break;
 8004d3e:	bf00      	nop
  }

  if (status == HAL_OK)
 8004d40:	7dfb      	ldrb	r3, [r7, #23]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d104      	bne.n	8004d50 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 8004d46:	68f8      	ldr	r0, [r7, #12]
 8004d48:	f000 f808 	bl	8004d5c <HAL_SAI_Init>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004d50:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	3718      	adds	r7, #24
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}
	...

08004d5c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b088      	sub	sp, #32
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d101      	bne.n	8004d6e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e155      	b.n	800501a <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d106      	bne.n	8004d88 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f7fc f87a 	bl	8000e7c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f000 fca1 	bl	80056d0 <SAI_Disable>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d001      	beq.n	8004d98 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e140      	b.n	800501a <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2202      	movs	r2, #2
 8004d9c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	68db      	ldr	r3, [r3, #12]
 8004da4:	2b02      	cmp	r3, #2
 8004da6:	d00c      	beq.n	8004dc2 <HAL_SAI_Init+0x66>
 8004da8:	2b02      	cmp	r3, #2
 8004daa:	d80d      	bhi.n	8004dc8 <HAL_SAI_Init+0x6c>
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d002      	beq.n	8004db6 <HAL_SAI_Init+0x5a>
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d003      	beq.n	8004dbc <HAL_SAI_Init+0x60>
 8004db4:	e008      	b.n	8004dc8 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8004db6:	2300      	movs	r3, #0
 8004db8:	61fb      	str	r3, [r7, #28]
      break;
 8004dba:	e008      	b.n	8004dce <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8004dbc:	2310      	movs	r3, #16
 8004dbe:	61fb      	str	r3, [r7, #28]
      break;
 8004dc0:	e005      	b.n	8004dce <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8004dc2:	2320      	movs	r3, #32
 8004dc4:	61fb      	str	r3, [r7, #28]
      break;
 8004dc6:	e002      	b.n	8004dce <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	61fb      	str	r3, [r7, #28]
      break;
 8004dcc:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	2b03      	cmp	r3, #3
 8004dd4:	d81d      	bhi.n	8004e12 <HAL_SAI_Init+0xb6>
 8004dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8004ddc <HAL_SAI_Init+0x80>)
 8004dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ddc:	08004ded 	.word	0x08004ded
 8004de0:	08004df3 	.word	0x08004df3
 8004de4:	08004dfb 	.word	0x08004dfb
 8004de8:	08004e03 	.word	0x08004e03
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8004dec:	2300      	movs	r3, #0
 8004dee:	617b      	str	r3, [r7, #20]
      break;
 8004df0:	e012      	b.n	8004e18 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8004df2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004df6:	617b      	str	r3, [r7, #20]
      break;
 8004df8:	e00e      	b.n	8004e18 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004dfa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004dfe:	617b      	str	r3, [r7, #20]
      break;
 8004e00:	e00a      	b.n	8004e18 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004e02:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004e06:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	f043 0301 	orr.w	r3, r3, #1
 8004e0e:	61fb      	str	r3, [r7, #28]
      break;
 8004e10:	e002      	b.n	8004e18 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8004e12:	2300      	movs	r3, #0
 8004e14:	617b      	str	r3, [r7, #20]
      break;
 8004e16:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a81      	ldr	r2, [pc, #516]	@ (8005024 <HAL_SAI_Init+0x2c8>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d004      	beq.n	8004e2c <HAL_SAI_Init+0xd0>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a80      	ldr	r2, [pc, #512]	@ (8005028 <HAL_SAI_Init+0x2cc>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d103      	bne.n	8004e34 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8004e2c:	4a7f      	ldr	r2, [pc, #508]	@ (800502c <HAL_SAI_Init+0x2d0>)
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	6013      	str	r3, [r2, #0]
 8004e32:	e002      	b.n	8004e3a <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8004e34:	4a7e      	ldr	r2, [pc, #504]	@ (8005030 <HAL_SAI_Init+0x2d4>)
 8004e36:	69fb      	ldr	r3, [r7, #28]
 8004e38:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	69db      	ldr	r3, [r3, #28]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d041      	beq.n	8004ec6 <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a77      	ldr	r2, [pc, #476]	@ (8005024 <HAL_SAI_Init+0x2c8>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d004      	beq.n	8004e56 <HAL_SAI_Init+0xfa>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a75      	ldr	r2, [pc, #468]	@ (8005028 <HAL_SAI_Init+0x2cc>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d105      	bne.n	8004e62 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8004e56:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004e5a:	f7fe ff1d 	bl	8003c98 <HAL_RCCEx_GetPeriphCLKFreq>
 8004e5e:	6138      	str	r0, [r7, #16]
 8004e60:	e004      	b.n	8004e6c <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8004e62:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004e66:	f7fe ff17 	bl	8003c98 <HAL_RCCEx_GetPeriphCLKFreq>
 8004e6a:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8004e6c:	693a      	ldr	r2, [r7, #16]
 8004e6e:	4613      	mov	r3, r2
 8004e70:	009b      	lsls	r3, r3, #2
 8004e72:	4413      	add	r3, r2
 8004e74:	005b      	lsls	r3, r3, #1
 8004e76:	461a      	mov	r2, r3
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	69db      	ldr	r3, [r3, #28]
 8004e7c:	025b      	lsls	r3, r3, #9
 8004e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e82:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	4a6b      	ldr	r2, [pc, #428]	@ (8005034 <HAL_SAI_Init+0x2d8>)
 8004e88:	fba2 2303 	umull	r2, r3, r2, r3
 8004e8c:	08da      	lsrs	r2, r3, #3
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8004e92:	68f9      	ldr	r1, [r7, #12]
 8004e94:	4b67      	ldr	r3, [pc, #412]	@ (8005034 <HAL_SAI_Init+0x2d8>)
 8004e96:	fba3 2301 	umull	r2, r3, r3, r1
 8004e9a:	08da      	lsrs	r2, r3, #3
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	4413      	add	r3, r2
 8004ea2:	005b      	lsls	r3, r3, #1
 8004ea4:	1aca      	subs	r2, r1, r3
 8004ea6:	2a08      	cmp	r2, #8
 8004ea8:	d904      	bls.n	8004eb4 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a1b      	ldr	r3, [r3, #32]
 8004eae:	1c5a      	adds	r2, r3, #1
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eb8:	2b04      	cmp	r3, #4
 8004eba:	d104      	bne.n	8004ec6 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6a1b      	ldr	r3, [r3, #32]
 8004ec0:	085a      	lsrs	r2, r3, #1
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d003      	beq.n	8004ed6 <HAL_SAI_Init+0x17a>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d109      	bne.n	8004eea <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eda:	2b01      	cmp	r3, #1
 8004edc:	d101      	bne.n	8004ee2 <HAL_SAI_Init+0x186>
 8004ede:	2300      	movs	r3, #0
 8004ee0:	e001      	b.n	8004ee6 <HAL_SAI_Init+0x18a>
 8004ee2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004ee6:	61bb      	str	r3, [r7, #24]
 8004ee8:	e008      	b.n	8004efc <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d102      	bne.n	8004ef8 <HAL_SAI_Init+0x19c>
 8004ef2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004ef6:	e000      	b.n	8004efa <HAL_SAI_Init+0x19e>
 8004ef8:	2300      	movs	r3, #0
 8004efa:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	6819      	ldr	r1, [r3, #0]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681a      	ldr	r2, [r3, #0]
 8004f06:	4b4c      	ldr	r3, [pc, #304]	@ (8005038 <HAL_SAI_Init+0x2dc>)
 8004f08:	400b      	ands	r3, r1
 8004f0a:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	6819      	ldr	r1, [r3, #0]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	685a      	ldr	r2, [r3, #4]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f1a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004f20:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f26:	431a      	orrs	r2, r3
 8004f28:	69bb      	ldr	r3, [r7, #24]
 8004f2a:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8004f34:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	691b      	ldr	r3, [r3, #16]
 8004f3a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004f40:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a1b      	ldr	r3, [r3, #32]
 8004f46:	051b      	lsls	r3, r3, #20
 8004f48:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	430a      	orrs	r2, r1
 8004f50:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	6812      	ldr	r2, [r2, #0]
 8004f5c:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8004f60:	f023 030f 	bic.w	r3, r3, #15
 8004f64:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	6859      	ldr	r1, [r3, #4]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	699a      	ldr	r2, [r3, #24]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f74:	431a      	orrs	r2, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f7a:	431a      	orrs	r2, r3
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	430a      	orrs	r2, r1
 8004f82:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	6899      	ldr	r1, [r3, #8]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	4b2b      	ldr	r3, [pc, #172]	@ (800503c <HAL_SAI_Init+0x2e0>)
 8004f90:	400b      	ands	r3, r1
 8004f92:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	6899      	ldr	r1, [r3, #8]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f9e:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004fa4:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8004faa:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8004fb0:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fb6:	3b01      	subs	r3, #1
 8004fb8:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8004fba:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	430a      	orrs	r2, r1
 8004fc2:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	68d9      	ldr	r1, [r3, #12]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8004fd2:	400b      	ands	r3, r1
 8004fd4:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	68d9      	ldr	r1, [r3, #12]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fe4:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fea:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004fec:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ff2:	3b01      	subs	r3, #1
 8004ff4:	021b      	lsls	r3, r3, #8
 8004ff6:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	430a      	orrs	r2, r1
 8004ffe:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2200      	movs	r2, #0
 8005004:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2201      	movs	r2, #1
 800500c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2200      	movs	r2, #0
 8005014:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8005018:	2300      	movs	r3, #0
}
 800501a:	4618      	mov	r0, r3
 800501c:	3720      	adds	r7, #32
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}
 8005022:	bf00      	nop
 8005024:	40015404 	.word	0x40015404
 8005028:	40015424 	.word	0x40015424
 800502c:	40015400 	.word	0x40015400
 8005030:	40015800 	.word	0x40015800
 8005034:	cccccccd 	.word	0xcccccccd
 8005038:	ff05c010 	.word	0xff05c010
 800503c:	fff88000 	.word	0xfff88000

08005040 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b084      	sub	sp, #16
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005048:	2300      	movs	r3, #0
 800504a:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005052:	2b01      	cmp	r3, #1
 8005054:	d101      	bne.n	800505a <HAL_SAI_Abort+0x1a>
 8005056:	2302      	movs	r3, #2
 8005058:	e053      	b.n	8005102 <HAL_SAI_Abort+0xc2>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2201      	movs	r2, #1
 800505e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f000 fb34 	bl	80056d0 <SAI_Disable>
 8005068:	4603      	mov	r3, r0
 800506a:	2b00      	cmp	r3, #0
 800506c:	d001      	beq.n	8005072 <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800507c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005080:	d125      	bne.n	80050ce <HAL_SAI_Abort+0x8e>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	681a      	ldr	r2, [r3, #0]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005090:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005098:	b2db      	uxtb	r3, r3
 800509a:	2b12      	cmp	r3, #18
 800509c:	d108      	bne.n	80050b0 <HAL_SAI_Abort+0x70>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d004      	beq.n	80050b0 <HAL_SAI_Abort+0x70>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmatx);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050aa:	4618      	mov	r0, r3
 80050ac:	f7fc fcc8 	bl	8001a40 <HAL_DMA_Abort>
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80050b6:	b2db      	uxtb	r3, r3
 80050b8:	2b22      	cmp	r3, #34	@ 0x22
 80050ba:	d108      	bne.n	80050ce <HAL_SAI_Abort+0x8e>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d004      	beq.n	80050ce <HAL_SAI_Abort+0x8e>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmarx);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050c8:	4618      	mov	r0, r3
 80050ca:	f7fc fcb9 	bl	8001a40 <HAL_DMA_Abort>
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	2200      	movs	r2, #0
 80050d4:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f04f 32ff 	mov.w	r2, #4294967295
 80050de:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	685a      	ldr	r2, [r3, #4]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f042 0208 	orr.w	r2, r2, #8
 80050ee:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2200      	movs	r2, #0
 80050fc:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 8005100:	7bfb      	ldrb	r3, [r7, #15]
}
 8005102:	4618      	mov	r0, r3
 8005104:	3710      	adds	r7, #16
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
	...

0800510c <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b086      	sub	sp, #24
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800511a:	b2db      	uxtb	r3, r3
 800511c:	2b00      	cmp	r3, #0
 800511e:	f000 8192 	beq.w	8005446 <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	695b      	ldr	r3, [r3, #20]
 8005128:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	691b      	ldr	r3, [r3, #16]
 8005130:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	f003 0308 	and.w	r3, r3, #8
 8005140:	2b00      	cmp	r3, #0
 8005142:	d009      	beq.n	8005158 <HAL_SAI_IRQHandler+0x4c>
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	f003 0308 	and.w	r3, r3, #8
 800514a:	2b00      	cmp	r3, #0
 800514c:	d004      	beq.n	8005158 <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	4798      	blx	r3
 8005156:	e176      	b.n	8005446 <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	f003 0301 	and.w	r3, r3, #1
 800515e:	2b00      	cmp	r3, #0
 8005160:	d01e      	beq.n	80051a0 <HAL_SAI_IRQHandler+0x94>
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	f003 0301 	and.w	r3, r3, #1
 8005168:	2b00      	cmp	r3, #0
 800516a:	d019      	beq.n	80051a0 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	2201      	movs	r2, #1
 8005172:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800517a:	b2db      	uxtb	r3, r3
 800517c:	2b22      	cmp	r3, #34	@ 0x22
 800517e:	d101      	bne.n	8005184 <HAL_SAI_IRQHandler+0x78>
 8005180:	2301      	movs	r3, #1
 8005182:	e000      	b.n	8005186 <HAL_SAI_IRQHandler+0x7a>
 8005184:	2302      	movs	r3, #2
 8005186:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	431a      	orrs	r2, r3
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f000 f95b 	bl	8005454 <HAL_SAI_ErrorCallback>
 800519e:	e152      	b.n	8005446 <HAL_SAI_IRQHandler+0x33a>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	f003 0302 	and.w	r3, r3, #2
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d011      	beq.n	80051ce <HAL_SAI_IRQHandler+0xc2>
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	f003 0302 	and.w	r3, r3, #2
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d00c      	beq.n	80051ce <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2202      	movs	r2, #2
 80051ba:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	f000 8140 	beq.w	8005446 <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051ca:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 80051cc:	e13b      	b.n	8005446 <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	f003 0320 	and.w	r3, r3, #32
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d055      	beq.n	8005284 <HAL_SAI_IRQHandler+0x178>
 80051d8:	693b      	ldr	r3, [r7, #16]
 80051da:	f003 0320 	and.w	r3, r3, #32
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d050      	beq.n	8005284 <HAL_SAI_IRQHandler+0x178>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	2220      	movs	r2, #32
 80051e8:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051f0:	f043 0204 	orr.w	r2, r3, #4
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005200:	2b00      	cmp	r3, #0
 8005202:	d038      	beq.n	8005276 <HAL_SAI_IRQHandler+0x16a>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005208:	2b00      	cmp	r3, #0
 800520a:	d016      	beq.n	800523a <HAL_SAI_IRQHandler+0x12e>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005210:	4a8f      	ldr	r2, [pc, #572]	@ (8005450 <HAL_SAI_IRQHandler+0x344>)
 8005212:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005218:	4618      	mov	r0, r3
 800521a:	f7fc fc4f 	bl	8001abc <HAL_DMA_Abort_IT>
 800521e:	4603      	mov	r3, r0
 8005220:	2b00      	cmp	r3, #0
 8005222:	d00a      	beq.n	800523a <HAL_SAI_IRQHandler+0x12e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800522a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005234:	6878      	ldr	r0, [r7, #4]
 8005236:	f000 f90d 	bl	8005454 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800523e:	2b00      	cmp	r3, #0
 8005240:	f000 80fc 	beq.w	800543c <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005248:	4a81      	ldr	r2, [pc, #516]	@ (8005450 <HAL_SAI_IRQHandler+0x344>)
 800524a:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005250:	4618      	mov	r0, r3
 8005252:	f7fc fc33 	bl	8001abc <HAL_DMA_Abort_IT>
 8005256:	4603      	mov	r3, r0
 8005258:	2b00      	cmp	r3, #0
 800525a:	f000 80ef 	beq.w	800543c <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005264:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f000 f8f0 	bl	8005454 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005274:	e0e2      	b.n	800543c <HAL_SAI_IRQHandler+0x330>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f7ff fee2 	bl	8005040 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	f000 f8e9 	bl	8005454 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005282:	e0db      	b.n	800543c <HAL_SAI_IRQHandler+0x330>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800528a:	2b00      	cmp	r3, #0
 800528c:	d055      	beq.n	800533a <HAL_SAI_IRQHandler+0x22e>
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005294:	2b00      	cmp	r3, #0
 8005296:	d050      	beq.n	800533a <HAL_SAI_IRQHandler+0x22e>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	2240      	movs	r2, #64	@ 0x40
 800529e:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052a6:	f043 0208 	orr.w	r2, r3, #8
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d038      	beq.n	800532c <HAL_SAI_IRQHandler+0x220>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d016      	beq.n	80052f0 <HAL_SAI_IRQHandler+0x1e4>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052c6:	4a62      	ldr	r2, [pc, #392]	@ (8005450 <HAL_SAI_IRQHandler+0x344>)
 80052c8:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052ce:	4618      	mov	r0, r3
 80052d0:	f7fc fbf4 	bl	8001abc <HAL_DMA_Abort_IT>
 80052d4:	4603      	mov	r3, r0
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d00a      	beq.n	80052f0 <HAL_SAI_IRQHandler+0x1e4>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052e0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 f8b2 	bl	8005454 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	f000 80a3 	beq.w	8005440 <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052fe:	4a54      	ldr	r2, [pc, #336]	@ (8005450 <HAL_SAI_IRQHandler+0x344>)
 8005300:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005306:	4618      	mov	r0, r3
 8005308:	f7fc fbd8 	bl	8001abc <HAL_DMA_Abort_IT>
 800530c:	4603      	mov	r3, r0
 800530e:	2b00      	cmp	r3, #0
 8005310:	f000 8096 	beq.w	8005440 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800531a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005324:	6878      	ldr	r0, [r7, #4]
 8005326:	f000 f895 	bl	8005454 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800532a:	e089      	b.n	8005440 <HAL_SAI_IRQHandler+0x334>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f7ff fe87 	bl	8005040 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f000 f88e 	bl	8005454 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005338:	e082      	b.n	8005440 <HAL_SAI_IRQHandler+0x334>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	f003 0304 	and.w	r3, r3, #4
 8005340:	2b00      	cmp	r3, #0
 8005342:	d061      	beq.n	8005408 <HAL_SAI_IRQHandler+0x2fc>
 8005344:	693b      	ldr	r3, [r7, #16]
 8005346:	f003 0304 	and.w	r3, r3, #4
 800534a:	2b00      	cmp	r3, #0
 800534c:	d05c      	beq.n	8005408 <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	2204      	movs	r2, #4
 8005354:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800535c:	f043 0220 	orr.w	r2, r3, #32
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800536c:	2b00      	cmp	r3, #0
 800536e:	d036      	beq.n	80053de <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005374:	2b00      	cmp	r3, #0
 8005376:	d016      	beq.n	80053a6 <HAL_SAI_IRQHandler+0x29a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800537c:	4a34      	ldr	r2, [pc, #208]	@ (8005450 <HAL_SAI_IRQHandler+0x344>)
 800537e:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005384:	4618      	mov	r0, r3
 8005386:	f7fc fb99 	bl	8001abc <HAL_DMA_Abort_IT>
 800538a:	4603      	mov	r3, r0
 800538c:	2b00      	cmp	r3, #0
 800538e:	d00a      	beq.n	80053a6 <HAL_SAI_IRQHandler+0x29a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005396:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f000 f857 	bl	8005454 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d04a      	beq.n	8005444 <HAL_SAI_IRQHandler+0x338>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053b2:	4a27      	ldr	r2, [pc, #156]	@ (8005450 <HAL_SAI_IRQHandler+0x344>)
 80053b4:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053ba:	4618      	mov	r0, r3
 80053bc:	f7fc fb7e 	bl	8001abc <HAL_DMA_Abort_IT>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d03e      	beq.n	8005444 <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053cc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 f83c 	bl	8005454 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80053dc:	e032      	b.n	8005444 <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	2200      	movs	r2, #0
 80053e4:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f04f 32ff 	mov.w	r2, #4294967295
 80053ee:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2200      	movs	r2, #0
 80053fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f000 f827 	bl	8005454 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005406:	e01d      	b.n	8005444 <HAL_SAI_IRQHandler+0x338>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	f003 0310 	and.w	r3, r3, #16
 800540e:	2b00      	cmp	r3, #0
 8005410:	d019      	beq.n	8005446 <HAL_SAI_IRQHandler+0x33a>
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	f003 0310 	and.w	r3, r3, #16
 8005418:	2b00      	cmp	r3, #0
 800541a:	d014      	beq.n	8005446 <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2210      	movs	r2, #16
 8005422:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800542a:	f043 0210 	orr.w	r2, r3, #16
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005434:	6878      	ldr	r0, [r7, #4]
 8005436:	f000 f80d 	bl	8005454 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800543a:	e004      	b.n	8005446 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800543c:	bf00      	nop
 800543e:	e002      	b.n	8005446 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005440:	bf00      	nop
 8005442:	e000      	b.n	8005446 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005444:	bf00      	nop
}
 8005446:	bf00      	nop
 8005448:	3718      	adds	r7, #24
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}
 800544e:	bf00      	nop
 8005450:	08005745 	.word	0x08005745

08005454 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8005454:	b480      	push	{r7}
 8005456:	b083      	sub	sp, #12
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800545c:	bf00      	nop
 800545e:	370c      	adds	r7, #12
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr

08005468 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005468:	b480      	push	{r7}
 800546a:	b087      	sub	sp, #28
 800546c:	af00      	add	r7, sp, #0
 800546e:	60f8      	str	r0, [r7, #12]
 8005470:	60b9      	str	r1, [r7, #8]
 8005472:	607a      	str	r2, [r7, #4]
 8005474:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005476:	2300      	movs	r3, #0
 8005478:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2200      	movs	r2, #0
 800547e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2200      	movs	r2, #0
 8005484:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d003      	beq.n	8005496 <SAI_InitI2S+0x2e>
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	2b02      	cmp	r3, #2
 8005494:	d103      	bne.n	800549e <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2200      	movs	r2, #0
 800549a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800549c:	e002      	b.n	80054a4 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2201      	movs	r2, #1
 80054a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80054aa:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80054b2:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2200      	movs	r2, #0
 80054b8:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	683a      	ldr	r2, [r7, #0]
 80054be:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	f003 0301 	and.w	r3, r3, #1
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d001      	beq.n	80054ce <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e077      	b.n	80055be <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d107      	bne.n	80054e4 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2200      	movs	r2, #0
 80054d8:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80054e0:	651a      	str	r2, [r3, #80]	@ 0x50
 80054e2:	e006      	b.n	80054f2 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80054ea:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2200      	movs	r2, #0
 80054f0:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2b03      	cmp	r3, #3
 80054f6:	d84f      	bhi.n	8005598 <SAI_InitI2S+0x130>
 80054f8:	a201      	add	r2, pc, #4	@ (adr r2, 8005500 <SAI_InitI2S+0x98>)
 80054fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054fe:	bf00      	nop
 8005500:	08005511 	.word	0x08005511
 8005504:	08005533 	.word	0x08005533
 8005508:	08005555 	.word	0x08005555
 800550c:	08005577 	.word	0x08005577
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2280      	movs	r2, #128	@ 0x80
 8005514:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	085b      	lsrs	r3, r3, #1
 800551a:	015a      	lsls	r2, r3, #5
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	085b      	lsrs	r3, r3, #1
 8005524:	011a      	lsls	r2, r3, #4
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2240      	movs	r2, #64	@ 0x40
 800552e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005530:	e035      	b.n	800559e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2280      	movs	r2, #128	@ 0x80
 8005536:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	085b      	lsrs	r3, r3, #1
 800553c:	019a      	lsls	r2, r3, #6
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	085b      	lsrs	r3, r3, #1
 8005546:	015a      	lsls	r2, r3, #5
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	2280      	movs	r2, #128	@ 0x80
 8005550:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005552:	e024      	b.n	800559e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	22c0      	movs	r2, #192	@ 0xc0
 8005558:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	085b      	lsrs	r3, r3, #1
 800555e:	019a      	lsls	r2, r3, #6
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	085b      	lsrs	r3, r3, #1
 8005568:	015a      	lsls	r2, r3, #5
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2280      	movs	r2, #128	@ 0x80
 8005572:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005574:	e013      	b.n	800559e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	22e0      	movs	r2, #224	@ 0xe0
 800557a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	085b      	lsrs	r3, r3, #1
 8005580:	019a      	lsls	r2, r3, #6
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	085b      	lsrs	r3, r3, #1
 800558a:	015a      	lsls	r2, r3, #5
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2280      	movs	r2, #128	@ 0x80
 8005594:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005596:	e002      	b.n	800559e <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	75fb      	strb	r3, [r7, #23]
      break;
 800559c:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	2b02      	cmp	r3, #2
 80055a2:	d10b      	bne.n	80055bc <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d102      	bne.n	80055b0 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2210      	movs	r2, #16
 80055ae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2b02      	cmp	r3, #2
 80055b4:	d102      	bne.n	80055bc <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2208      	movs	r2, #8
 80055ba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 80055bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80055be:	4618      	mov	r0, r3
 80055c0:	371c      	adds	r7, #28
 80055c2:	46bd      	mov	sp, r7
 80055c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c8:	4770      	bx	lr
 80055ca:	bf00      	nop

080055cc <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b087      	sub	sp, #28
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	60f8      	str	r0, [r7, #12]
 80055d4:	60b9      	str	r1, [r7, #8]
 80055d6:	607a      	str	r2, [r7, #4]
 80055d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055da:	2300      	movs	r3, #0
 80055dc:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2200      	movs	r2, #0
 80055e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2200      	movs	r2, #0
 80055e8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d003      	beq.n	80055fa <SAI_InitPCM+0x2e>
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	2b02      	cmp	r3, #2
 80055f8:	d103      	bne.n	8005602 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2201      	movs	r2, #1
 80055fe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005600:	e002      	b.n	8005608 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2200      	movs	r2, #0
 8005606:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2200      	movs	r2, #0
 800560c:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005614:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800561c:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2200      	movs	r2, #0
 8005622:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	683a      	ldr	r2, [r7, #0]
 8005628:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005630:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	2b04      	cmp	r3, #4
 8005636:	d103      	bne.n	8005640 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2201      	movs	r2, #1
 800563c:	645a      	str	r2, [r3, #68]	@ 0x44
 800563e:	e002      	b.n	8005646 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	220d      	movs	r2, #13
 8005644:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2b03      	cmp	r3, #3
 800564a:	d837      	bhi.n	80056bc <SAI_InitPCM+0xf0>
 800564c:	a201      	add	r2, pc, #4	@ (adr r2, 8005654 <SAI_InitPCM+0x88>)
 800564e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005652:	bf00      	nop
 8005654:	08005665 	.word	0x08005665
 8005658:	0800567b 	.word	0x0800567b
 800565c:	08005691 	.word	0x08005691
 8005660:	080056a7 	.word	0x080056a7
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2280      	movs	r2, #128	@ 0x80
 8005668:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	011a      	lsls	r2, r3, #4
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2240      	movs	r2, #64	@ 0x40
 8005676:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005678:	e023      	b.n	80056c2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2280      	movs	r2, #128	@ 0x80
 800567e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	015a      	lsls	r2, r3, #5
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2280      	movs	r2, #128	@ 0x80
 800568c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800568e:	e018      	b.n	80056c2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	22c0      	movs	r2, #192	@ 0xc0
 8005694:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	015a      	lsls	r2, r3, #5
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2280      	movs	r2, #128	@ 0x80
 80056a2:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80056a4:	e00d      	b.n	80056c2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	22e0      	movs	r2, #224	@ 0xe0
 80056aa:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	015a      	lsls	r2, r3, #5
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2280      	movs	r2, #128	@ 0x80
 80056b8:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80056ba:	e002      	b.n	80056c2 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 80056bc:	2301      	movs	r3, #1
 80056be:	75fb      	strb	r3, [r7, #23]
      break;
 80056c0:	bf00      	nop
  }

  return status;
 80056c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80056c4:	4618      	mov	r0, r3
 80056c6:	371c      	adds	r7, #28
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr

080056d0 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b085      	sub	sp, #20
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80056d8:	4b18      	ldr	r3, [pc, #96]	@ (800573c <SAI_Disable+0x6c>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a18      	ldr	r2, [pc, #96]	@ (8005740 <SAI_Disable+0x70>)
 80056de:	fba2 2303 	umull	r2, r3, r2, r3
 80056e2:	0b1b      	lsrs	r3, r3, #12
 80056e4:	009b      	lsls	r3, r3, #2
 80056e6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80056e8:	2300      	movs	r3, #0
 80056ea:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80056fa:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d10a      	bne.n	8005718 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005708:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8005712:	2303      	movs	r3, #3
 8005714:	72fb      	strb	r3, [r7, #11]
      break;
 8005716:	e009      	b.n	800572c <SAI_Disable+0x5c>
    }
    count--;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	3b01      	subs	r3, #1
 800571c:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005728:	2b00      	cmp	r3, #0
 800572a:	d1e7      	bne.n	80056fc <SAI_Disable+0x2c>

  return status;
 800572c:	7afb      	ldrb	r3, [r7, #11]
}
 800572e:	4618      	mov	r0, r3
 8005730:	3714      	adds	r7, #20
 8005732:	46bd      	mov	sp, r7
 8005734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005738:	4770      	bx	lr
 800573a:	bf00      	nop
 800573c:	20000000 	.word	0x20000000
 8005740:	95cbec1b 	.word	0x95cbec1b

08005744 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b084      	sub	sp, #16
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005750:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005760:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	2200      	movs	r2, #0
 8005768:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f04f 32ff 	mov.w	r2, #4294967295
 8005772:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800577a:	2b20      	cmp	r3, #32
 800577c:	d00a      	beq.n	8005794 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800577e:	68f8      	ldr	r0, [r7, #12]
 8005780:	f7ff ffa6 	bl	80056d0 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	685a      	ldr	r2, [r3, #4]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f042 0208 	orr.w	r2, r2, #8
 8005792:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2200      	movs	r2, #0
 80057a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80057a4:	68f8      	ldr	r0, [r7, #12]
 80057a6:	f7ff fe55 	bl	8005454 <HAL_SAI_ErrorCallback>
#endif
}
 80057aa:	bf00      	nop
 80057ac:	3710      	adds	r7, #16
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bd80      	pop	{r7, pc}

080057b2 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80057b2:	b580      	push	{r7, lr}
 80057b4:	b084      	sub	sp, #16
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d101      	bne.n	80057c4 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80057c0:	2301      	movs	r3, #1
 80057c2:	e095      	b.n	80058f0 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d108      	bne.n	80057de <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80057d4:	d009      	beq.n	80057ea <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2200      	movs	r2, #0
 80057da:	61da      	str	r2, [r3, #28]
 80057dc:	e005      	b.n	80057ea <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2200      	movs	r2, #0
 80057e2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2200      	movs	r2, #0
 80057e8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80057f6:	b2db      	uxtb	r3, r3
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d106      	bne.n	800580a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2200      	movs	r2, #0
 8005800:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f7fb fc83 	bl	8001110 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2202      	movs	r2, #2
 800580e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005820:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800582a:	d902      	bls.n	8005832 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800582c:	2300      	movs	r3, #0
 800582e:	60fb      	str	r3, [r7, #12]
 8005830:	e002      	b.n	8005838 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005832:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005836:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	68db      	ldr	r3, [r3, #12]
 800583c:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005840:	d007      	beq.n	8005852 <HAL_SPI_Init+0xa0>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800584a:	d002      	beq.n	8005852 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2200      	movs	r2, #0
 8005850:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005862:	431a      	orrs	r2, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	691b      	ldr	r3, [r3, #16]
 8005868:	f003 0302 	and.w	r3, r3, #2
 800586c:	431a      	orrs	r2, r3
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	695b      	ldr	r3, [r3, #20]
 8005872:	f003 0301 	and.w	r3, r3, #1
 8005876:	431a      	orrs	r2, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	699b      	ldr	r3, [r3, #24]
 800587c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005880:	431a      	orrs	r2, r3
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	69db      	ldr	r3, [r3, #28]
 8005886:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800588a:	431a      	orrs	r2, r3
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6a1b      	ldr	r3, [r3, #32]
 8005890:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005894:	ea42 0103 	orr.w	r1, r2, r3
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800589c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	430a      	orrs	r2, r1
 80058a6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	699b      	ldr	r3, [r3, #24]
 80058ac:	0c1b      	lsrs	r3, r3, #16
 80058ae:	f003 0204 	and.w	r2, r3, #4
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b6:	f003 0310 	and.w	r3, r3, #16
 80058ba:	431a      	orrs	r2, r3
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058c0:	f003 0308 	and.w	r3, r3, #8
 80058c4:	431a      	orrs	r2, r3
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	68db      	ldr	r3, [r3, #12]
 80058ca:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80058ce:	ea42 0103 	orr.w	r1, r2, r3
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	430a      	orrs	r2, r1
 80058de:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2200      	movs	r2, #0
 80058e4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2201      	movs	r2, #1
 80058ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80058ee:	2300      	movs	r3, #0
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	3710      	adds	r7, #16
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}

080058f8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b088      	sub	sp, #32
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	60f8      	str	r0, [r7, #12]
 8005900:	60b9      	str	r1, [r7, #8]
 8005902:	603b      	str	r3, [r7, #0]
 8005904:	4613      	mov	r3, r2
 8005906:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005908:	f7fb fef4 	bl	80016f4 <HAL_GetTick>
 800590c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800590e:	88fb      	ldrh	r3, [r7, #6]
 8005910:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005918:	b2db      	uxtb	r3, r3
 800591a:	2b01      	cmp	r3, #1
 800591c:	d001      	beq.n	8005922 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800591e:	2302      	movs	r3, #2
 8005920:	e15c      	b.n	8005bdc <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d002      	beq.n	800592e <HAL_SPI_Transmit+0x36>
 8005928:	88fb      	ldrh	r3, [r7, #6]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d101      	bne.n	8005932 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800592e:	2301      	movs	r3, #1
 8005930:	e154      	b.n	8005bdc <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005938:	2b01      	cmp	r3, #1
 800593a:	d101      	bne.n	8005940 <HAL_SPI_Transmit+0x48>
 800593c:	2302      	movs	r3, #2
 800593e:	e14d      	b.n	8005bdc <HAL_SPI_Transmit+0x2e4>
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2203      	movs	r2, #3
 800594c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2200      	movs	r2, #0
 8005954:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	68ba      	ldr	r2, [r7, #8]
 800595a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	88fa      	ldrh	r2, [r7, #6]
 8005960:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	88fa      	ldrh	r2, [r7, #6]
 8005966:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2200      	movs	r2, #0
 800596c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2200      	movs	r2, #0
 8005972:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2200      	movs	r2, #0
 800597a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2200      	movs	r2, #0
 8005982:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2200      	movs	r2, #0
 8005988:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005992:	d10f      	bne.n	80059b4 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059a2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80059b2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059be:	2b40      	cmp	r3, #64	@ 0x40
 80059c0:	d007      	beq.n	80059d2 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80059d0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	68db      	ldr	r3, [r3, #12]
 80059d6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80059da:	d952      	bls.n	8005a82 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d002      	beq.n	80059ea <HAL_SPI_Transmit+0xf2>
 80059e4:	8b7b      	ldrh	r3, [r7, #26]
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	d145      	bne.n	8005a76 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059ee:	881a      	ldrh	r2, [r3, #0]
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059fa:	1c9a      	adds	r2, r3, #2
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a04:	b29b      	uxth	r3, r3
 8005a06:	3b01      	subs	r3, #1
 8005a08:	b29a      	uxth	r2, r3
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005a0e:	e032      	b.n	8005a76 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	f003 0302 	and.w	r3, r3, #2
 8005a1a:	2b02      	cmp	r3, #2
 8005a1c:	d112      	bne.n	8005a44 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a22:	881a      	ldrh	r2, [r3, #0]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a2e:	1c9a      	adds	r2, r3, #2
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	3b01      	subs	r3, #1
 8005a3c:	b29a      	uxth	r2, r3
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005a42:	e018      	b.n	8005a76 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a44:	f7fb fe56 	bl	80016f4 <HAL_GetTick>
 8005a48:	4602      	mov	r2, r0
 8005a4a:	69fb      	ldr	r3, [r7, #28]
 8005a4c:	1ad3      	subs	r3, r2, r3
 8005a4e:	683a      	ldr	r2, [r7, #0]
 8005a50:	429a      	cmp	r2, r3
 8005a52:	d803      	bhi.n	8005a5c <HAL_SPI_Transmit+0x164>
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a5a:	d102      	bne.n	8005a62 <HAL_SPI_Transmit+0x16a>
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d109      	bne.n	8005a76 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2201      	movs	r2, #1
 8005a66:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005a72:	2303      	movs	r3, #3
 8005a74:	e0b2      	b.n	8005bdc <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a7a:	b29b      	uxth	r3, r3
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d1c7      	bne.n	8005a10 <HAL_SPI_Transmit+0x118>
 8005a80:	e083      	b.n	8005b8a <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d002      	beq.n	8005a90 <HAL_SPI_Transmit+0x198>
 8005a8a:	8b7b      	ldrh	r3, [r7, #26]
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d177      	bne.n	8005b80 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a94:	b29b      	uxth	r3, r3
 8005a96:	2b01      	cmp	r3, #1
 8005a98:	d912      	bls.n	8005ac0 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a9e:	881a      	ldrh	r2, [r3, #0]
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aaa:	1c9a      	adds	r2, r3, #2
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ab4:	b29b      	uxth	r3, r3
 8005ab6:	3b02      	subs	r3, #2
 8005ab8:	b29a      	uxth	r2, r3
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005abe:	e05f      	b.n	8005b80 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	330c      	adds	r3, #12
 8005aca:	7812      	ldrb	r2, [r2, #0]
 8005acc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ad2:	1c5a      	adds	r2, r3, #1
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005adc:	b29b      	uxth	r3, r3
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	b29a      	uxth	r2, r3
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005ae6:	e04b      	b.n	8005b80 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	f003 0302 	and.w	r3, r3, #2
 8005af2:	2b02      	cmp	r3, #2
 8005af4:	d12b      	bne.n	8005b4e <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005afa:	b29b      	uxth	r3, r3
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d912      	bls.n	8005b26 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b04:	881a      	ldrh	r2, [r3, #0]
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b10:	1c9a      	adds	r2, r3, #2
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b1a:	b29b      	uxth	r3, r3
 8005b1c:	3b02      	subs	r3, #2
 8005b1e:	b29a      	uxth	r2, r3
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005b24:	e02c      	b.n	8005b80 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	330c      	adds	r3, #12
 8005b30:	7812      	ldrb	r2, [r2, #0]
 8005b32:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b38:	1c5a      	adds	r2, r3, #1
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b42:	b29b      	uxth	r3, r3
 8005b44:	3b01      	subs	r3, #1
 8005b46:	b29a      	uxth	r2, r3
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005b4c:	e018      	b.n	8005b80 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b4e:	f7fb fdd1 	bl	80016f4 <HAL_GetTick>
 8005b52:	4602      	mov	r2, r0
 8005b54:	69fb      	ldr	r3, [r7, #28]
 8005b56:	1ad3      	subs	r3, r2, r3
 8005b58:	683a      	ldr	r2, [r7, #0]
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d803      	bhi.n	8005b66 <HAL_SPI_Transmit+0x26e>
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b64:	d102      	bne.n	8005b6c <HAL_SPI_Transmit+0x274>
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d109      	bne.n	8005b80 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2200      	movs	r2, #0
 8005b78:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005b7c:	2303      	movs	r3, #3
 8005b7e:	e02d      	b.n	8005bdc <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b84:	b29b      	uxth	r3, r3
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d1ae      	bne.n	8005ae8 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b8a:	69fa      	ldr	r2, [r7, #28]
 8005b8c:	6839      	ldr	r1, [r7, #0]
 8005b8e:	68f8      	ldr	r0, [r7, #12]
 8005b90:	f000 f946 	bl	8005e20 <SPI_EndRxTxTransaction>
 8005b94:	4603      	mov	r3, r0
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d002      	beq.n	8005ba0 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2220      	movs	r2, #32
 8005b9e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d10a      	bne.n	8005bbe <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ba8:	2300      	movs	r3, #0
 8005baa:	617b      	str	r3, [r7, #20]
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	68db      	ldr	r3, [r3, #12]
 8005bb2:	617b      	str	r3, [r7, #20]
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	617b      	str	r3, [r7, #20]
 8005bbc:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d001      	beq.n	8005bda <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e000      	b.n	8005bdc <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005bda:	2300      	movs	r3, #0
  }
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3720      	adds	r7, #32
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd80      	pop	{r7, pc}

08005be4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b088      	sub	sp, #32
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	60f8      	str	r0, [r7, #12]
 8005bec:	60b9      	str	r1, [r7, #8]
 8005bee:	603b      	str	r3, [r7, #0]
 8005bf0:	4613      	mov	r3, r2
 8005bf2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005bf4:	f7fb fd7e 	bl	80016f4 <HAL_GetTick>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bfc:	1a9b      	subs	r3, r3, r2
 8005bfe:	683a      	ldr	r2, [r7, #0]
 8005c00:	4413      	add	r3, r2
 8005c02:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005c04:	f7fb fd76 	bl	80016f4 <HAL_GetTick>
 8005c08:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005c0a:	4b39      	ldr	r3, [pc, #228]	@ (8005cf0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	015b      	lsls	r3, r3, #5
 8005c10:	0d1b      	lsrs	r3, r3, #20
 8005c12:	69fa      	ldr	r2, [r7, #28]
 8005c14:	fb02 f303 	mul.w	r3, r2, r3
 8005c18:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c1a:	e054      	b.n	8005cc6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c22:	d050      	beq.n	8005cc6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c24:	f7fb fd66 	bl	80016f4 <HAL_GetTick>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	1ad3      	subs	r3, r2, r3
 8005c2e:	69fa      	ldr	r2, [r7, #28]
 8005c30:	429a      	cmp	r2, r3
 8005c32:	d902      	bls.n	8005c3a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d13d      	bne.n	8005cb6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	685a      	ldr	r2, [r3, #4]
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005c48:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c52:	d111      	bne.n	8005c78 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c5c:	d004      	beq.n	8005c68 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c66:	d107      	bne.n	8005c78 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681a      	ldr	r2, [r3, #0]
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c76:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c80:	d10f      	bne.n	8005ca2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c90:	601a      	str	r2, [r3, #0]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005ca0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2200      	movs	r2, #0
 8005cae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	e017      	b.n	8005ce6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d101      	bne.n	8005cc0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	3b01      	subs	r3, #1
 8005cc4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	689a      	ldr	r2, [r3, #8]
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	4013      	ands	r3, r2
 8005cd0:	68ba      	ldr	r2, [r7, #8]
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	bf0c      	ite	eq
 8005cd6:	2301      	moveq	r3, #1
 8005cd8:	2300      	movne	r3, #0
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	461a      	mov	r2, r3
 8005cde:	79fb      	ldrb	r3, [r7, #7]
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	d19b      	bne.n	8005c1c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005ce4:	2300      	movs	r3, #0
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	3720      	adds	r7, #32
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}
 8005cee:	bf00      	nop
 8005cf0:	20000000 	.word	0x20000000

08005cf4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b08a      	sub	sp, #40	@ 0x28
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	60f8      	str	r0, [r7, #12]
 8005cfc:	60b9      	str	r1, [r7, #8]
 8005cfe:	607a      	str	r2, [r7, #4]
 8005d00:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005d02:	2300      	movs	r3, #0
 8005d04:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005d06:	f7fb fcf5 	bl	80016f4 <HAL_GetTick>
 8005d0a:	4602      	mov	r2, r0
 8005d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d0e:	1a9b      	subs	r3, r3, r2
 8005d10:	683a      	ldr	r2, [r7, #0]
 8005d12:	4413      	add	r3, r2
 8005d14:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005d16:	f7fb fced 	bl	80016f4 <HAL_GetTick>
 8005d1a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	330c      	adds	r3, #12
 8005d22:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005d24:	4b3d      	ldr	r3, [pc, #244]	@ (8005e1c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	4613      	mov	r3, r2
 8005d2a:	009b      	lsls	r3, r3, #2
 8005d2c:	4413      	add	r3, r2
 8005d2e:	00da      	lsls	r2, r3, #3
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	0d1b      	lsrs	r3, r3, #20
 8005d34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d36:	fb02 f303 	mul.w	r3, r2, r3
 8005d3a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005d3c:	e060      	b.n	8005e00 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005d44:	d107      	bne.n	8005d56 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d104      	bne.n	8005d56 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005d4c:	69fb      	ldr	r3, [r7, #28]
 8005d4e:	781b      	ldrb	r3, [r3, #0]
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005d54:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d5c:	d050      	beq.n	8005e00 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d5e:	f7fb fcc9 	bl	80016f4 <HAL_GetTick>
 8005d62:	4602      	mov	r2, r0
 8005d64:	6a3b      	ldr	r3, [r7, #32]
 8005d66:	1ad3      	subs	r3, r2, r3
 8005d68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d6a:	429a      	cmp	r2, r3
 8005d6c:	d902      	bls.n	8005d74 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d13d      	bne.n	8005df0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	685a      	ldr	r2, [r3, #4]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005d82:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d8c:	d111      	bne.n	8005db2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d96:	d004      	beq.n	8005da2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005da0:	d107      	bne.n	8005db2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	681a      	ldr	r2, [r3, #0]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005db0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005db6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dba:	d10f      	bne.n	8005ddc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681a      	ldr	r2, [r3, #0]
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005dca:	601a      	str	r2, [r3, #0]
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	681a      	ldr	r2, [r3, #0]
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005dda:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2201      	movs	r2, #1
 8005de0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2200      	movs	r2, #0
 8005de8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005dec:	2303      	movs	r3, #3
 8005dee:	e010      	b.n	8005e12 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005df0:	69bb      	ldr	r3, [r7, #24]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d101      	bne.n	8005dfa <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005df6:	2300      	movs	r3, #0
 8005df8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005dfa:	69bb      	ldr	r3, [r7, #24]
 8005dfc:	3b01      	subs	r3, #1
 8005dfe:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	689a      	ldr	r2, [r3, #8]
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	4013      	ands	r3, r2
 8005e0a:	687a      	ldr	r2, [r7, #4]
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d196      	bne.n	8005d3e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005e10:	2300      	movs	r3, #0
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3728      	adds	r7, #40	@ 0x28
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
 8005e1a:	bf00      	nop
 8005e1c:	20000000 	.word	0x20000000

08005e20 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b086      	sub	sp, #24
 8005e24:	af02      	add	r7, sp, #8
 8005e26:	60f8      	str	r0, [r7, #12]
 8005e28:	60b9      	str	r1, [r7, #8]
 8005e2a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	9300      	str	r3, [sp, #0]
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	2200      	movs	r2, #0
 8005e34:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005e38:	68f8      	ldr	r0, [r7, #12]
 8005e3a:	f7ff ff5b 	bl	8005cf4 <SPI_WaitFifoStateUntilTimeout>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d007      	beq.n	8005e54 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e48:	f043 0220 	orr.w	r2, r3, #32
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005e50:	2303      	movs	r3, #3
 8005e52:	e027      	b.n	8005ea4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	9300      	str	r3, [sp, #0]
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	2180      	movs	r1, #128	@ 0x80
 8005e5e:	68f8      	ldr	r0, [r7, #12]
 8005e60:	f7ff fec0 	bl	8005be4 <SPI_WaitFlagStateUntilTimeout>
 8005e64:	4603      	mov	r3, r0
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d007      	beq.n	8005e7a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e6e:	f043 0220 	orr.w	r2, r3, #32
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005e76:	2303      	movs	r3, #3
 8005e78:	e014      	b.n	8005ea4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	9300      	str	r3, [sp, #0]
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	2200      	movs	r2, #0
 8005e82:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005e86:	68f8      	ldr	r0, [r7, #12]
 8005e88:	f7ff ff34 	bl	8005cf4 <SPI_WaitFifoStateUntilTimeout>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d007      	beq.n	8005ea2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e96:	f043 0220 	orr.w	r2, r3, #32
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005e9e:	2303      	movs	r3, #3
 8005ea0:	e000      	b.n	8005ea4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005ea2:	2300      	movs	r3, #0
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	3710      	adds	r7, #16
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}

08005eac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b082      	sub	sp, #8
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d101      	bne.n	8005ebe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	e049      	b.n	8005f52 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ec4:	b2db      	uxtb	r3, r3
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d106      	bne.n	8005ed8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f000 f841 	bl	8005f5a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2202      	movs	r2, #2
 8005edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	3304      	adds	r3, #4
 8005ee8:	4619      	mov	r1, r3
 8005eea:	4610      	mov	r0, r2
 8005eec:	f000 f9e0 	bl	80062b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2201      	movs	r2, #1
 8005efc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2201      	movs	r2, #1
 8005f14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2201      	movs	r2, #1
 8005f34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3708      	adds	r7, #8
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}

08005f5a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005f5a:	b480      	push	{r7}
 8005f5c:	b083      	sub	sp, #12
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005f62:	bf00      	nop
 8005f64:	370c      	adds	r7, #12
 8005f66:	46bd      	mov	sp, r7
 8005f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6c:	4770      	bx	lr
	...

08005f70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b085      	sub	sp, #20
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f7e:	b2db      	uxtb	r3, r3
 8005f80:	2b01      	cmp	r3, #1
 8005f82:	d001      	beq.n	8005f88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	e04f      	b.n	8006028 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2202      	movs	r2, #2
 8005f8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	68da      	ldr	r2, [r3, #12]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f042 0201 	orr.w	r2, r2, #1
 8005f9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a23      	ldr	r2, [pc, #140]	@ (8006034 <HAL_TIM_Base_Start_IT+0xc4>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d01d      	beq.n	8005fe6 <HAL_TIM_Base_Start_IT+0x76>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fb2:	d018      	beq.n	8005fe6 <HAL_TIM_Base_Start_IT+0x76>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a1f      	ldr	r2, [pc, #124]	@ (8006038 <HAL_TIM_Base_Start_IT+0xc8>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d013      	beq.n	8005fe6 <HAL_TIM_Base_Start_IT+0x76>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a1e      	ldr	r2, [pc, #120]	@ (800603c <HAL_TIM_Base_Start_IT+0xcc>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d00e      	beq.n	8005fe6 <HAL_TIM_Base_Start_IT+0x76>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a1c      	ldr	r2, [pc, #112]	@ (8006040 <HAL_TIM_Base_Start_IT+0xd0>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d009      	beq.n	8005fe6 <HAL_TIM_Base_Start_IT+0x76>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4a1b      	ldr	r2, [pc, #108]	@ (8006044 <HAL_TIM_Base_Start_IT+0xd4>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d004      	beq.n	8005fe6 <HAL_TIM_Base_Start_IT+0x76>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a19      	ldr	r2, [pc, #100]	@ (8006048 <HAL_TIM_Base_Start_IT+0xd8>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d115      	bne.n	8006012 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	689a      	ldr	r2, [r3, #8]
 8005fec:	4b17      	ldr	r3, [pc, #92]	@ (800604c <HAL_TIM_Base_Start_IT+0xdc>)
 8005fee:	4013      	ands	r3, r2
 8005ff0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2b06      	cmp	r3, #6
 8005ff6:	d015      	beq.n	8006024 <HAL_TIM_Base_Start_IT+0xb4>
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ffe:	d011      	beq.n	8006024 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f042 0201 	orr.w	r2, r2, #1
 800600e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006010:	e008      	b.n	8006024 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	681a      	ldr	r2, [r3, #0]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f042 0201 	orr.w	r2, r2, #1
 8006020:	601a      	str	r2, [r3, #0]
 8006022:	e000      	b.n	8006026 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006024:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006026:	2300      	movs	r3, #0
}
 8006028:	4618      	mov	r0, r3
 800602a:	3714      	adds	r7, #20
 800602c:	46bd      	mov	sp, r7
 800602e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006032:	4770      	bx	lr
 8006034:	40012c00 	.word	0x40012c00
 8006038:	40000400 	.word	0x40000400
 800603c:	40000800 	.word	0x40000800
 8006040:	40000c00 	.word	0x40000c00
 8006044:	40013400 	.word	0x40013400
 8006048:	40014000 	.word	0x40014000
 800604c:	00010007 	.word	0x00010007

08006050 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b084      	sub	sp, #16
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	68db      	ldr	r3, [r3, #12]
 800605e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	691b      	ldr	r3, [r3, #16]
 8006066:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	f003 0302 	and.w	r3, r3, #2
 800606e:	2b00      	cmp	r3, #0
 8006070:	d020      	beq.n	80060b4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	f003 0302 	and.w	r3, r3, #2
 8006078:	2b00      	cmp	r3, #0
 800607a:	d01b      	beq.n	80060b4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f06f 0202 	mvn.w	r2, #2
 8006084:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2201      	movs	r2, #1
 800608a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	699b      	ldr	r3, [r3, #24]
 8006092:	f003 0303 	and.w	r3, r3, #3
 8006096:	2b00      	cmp	r3, #0
 8006098:	d003      	beq.n	80060a2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f000 f8e9 	bl	8006272 <HAL_TIM_IC_CaptureCallback>
 80060a0:	e005      	b.n	80060ae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f000 f8db 	bl	800625e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060a8:	6878      	ldr	r0, [r7, #4]
 80060aa:	f000 f8ec 	bl	8006286 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2200      	movs	r2, #0
 80060b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	f003 0304 	and.w	r3, r3, #4
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d020      	beq.n	8006100 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	f003 0304 	and.w	r3, r3, #4
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d01b      	beq.n	8006100 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f06f 0204 	mvn.w	r2, #4
 80060d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2202      	movs	r2, #2
 80060d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	699b      	ldr	r3, [r3, #24]
 80060de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d003      	beq.n	80060ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f000 f8c3 	bl	8006272 <HAL_TIM_IC_CaptureCallback>
 80060ec:	e005      	b.n	80060fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f000 f8b5 	bl	800625e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f000 f8c6 	bl	8006286 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	f003 0308 	and.w	r3, r3, #8
 8006106:	2b00      	cmp	r3, #0
 8006108:	d020      	beq.n	800614c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	f003 0308 	and.w	r3, r3, #8
 8006110:	2b00      	cmp	r3, #0
 8006112:	d01b      	beq.n	800614c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f06f 0208 	mvn.w	r2, #8
 800611c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2204      	movs	r2, #4
 8006122:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	69db      	ldr	r3, [r3, #28]
 800612a:	f003 0303 	and.w	r3, r3, #3
 800612e:	2b00      	cmp	r3, #0
 8006130:	d003      	beq.n	800613a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006132:	6878      	ldr	r0, [r7, #4]
 8006134:	f000 f89d 	bl	8006272 <HAL_TIM_IC_CaptureCallback>
 8006138:	e005      	b.n	8006146 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f000 f88f 	bl	800625e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006140:	6878      	ldr	r0, [r7, #4]
 8006142:	f000 f8a0 	bl	8006286 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2200      	movs	r2, #0
 800614a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	f003 0310 	and.w	r3, r3, #16
 8006152:	2b00      	cmp	r3, #0
 8006154:	d020      	beq.n	8006198 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	f003 0310 	and.w	r3, r3, #16
 800615c:	2b00      	cmp	r3, #0
 800615e:	d01b      	beq.n	8006198 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f06f 0210 	mvn.w	r2, #16
 8006168:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2208      	movs	r2, #8
 800616e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	69db      	ldr	r3, [r3, #28]
 8006176:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800617a:	2b00      	cmp	r3, #0
 800617c:	d003      	beq.n	8006186 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f000 f877 	bl	8006272 <HAL_TIM_IC_CaptureCallback>
 8006184:	e005      	b.n	8006192 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f000 f869 	bl	800625e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f000 f87a 	bl	8006286 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	f003 0301 	and.w	r3, r3, #1
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d00c      	beq.n	80061bc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	f003 0301 	and.w	r3, r3, #1
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d007      	beq.n	80061bc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f06f 0201 	mvn.w	r2, #1
 80061b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f7fa fde8 	bl	8000d8c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d104      	bne.n	80061d0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d00c      	beq.n	80061ea <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d007      	beq.n	80061ea <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80061e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f000 f913 	bl	8006410 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d00c      	beq.n	800620e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d007      	beq.n	800620e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006206:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f000 f90b 	bl	8006424 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006214:	2b00      	cmp	r3, #0
 8006216:	d00c      	beq.n	8006232 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800621e:	2b00      	cmp	r3, #0
 8006220:	d007      	beq.n	8006232 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800622a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f000 f834 	bl	800629a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	f003 0320 	and.w	r3, r3, #32
 8006238:	2b00      	cmp	r3, #0
 800623a:	d00c      	beq.n	8006256 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f003 0320 	and.w	r3, r3, #32
 8006242:	2b00      	cmp	r3, #0
 8006244:	d007      	beq.n	8006256 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f06f 0220 	mvn.w	r2, #32
 800624e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f000 f8d3 	bl	80063fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006256:	bf00      	nop
 8006258:	3710      	adds	r7, #16
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}

0800625e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800625e:	b480      	push	{r7}
 8006260:	b083      	sub	sp, #12
 8006262:	af00      	add	r7, sp, #0
 8006264:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006266:	bf00      	nop
 8006268:	370c      	adds	r7, #12
 800626a:	46bd      	mov	sp, r7
 800626c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006270:	4770      	bx	lr

08006272 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006272:	b480      	push	{r7}
 8006274:	b083      	sub	sp, #12
 8006276:	af00      	add	r7, sp, #0
 8006278:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800627a:	bf00      	nop
 800627c:	370c      	adds	r7, #12
 800627e:	46bd      	mov	sp, r7
 8006280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006284:	4770      	bx	lr

08006286 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006286:	b480      	push	{r7}
 8006288:	b083      	sub	sp, #12
 800628a:	af00      	add	r7, sp, #0
 800628c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800628e:	bf00      	nop
 8006290:	370c      	adds	r7, #12
 8006292:	46bd      	mov	sp, r7
 8006294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006298:	4770      	bx	lr

0800629a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800629a:	b480      	push	{r7}
 800629c:	b083      	sub	sp, #12
 800629e:	af00      	add	r7, sp, #0
 80062a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80062a2:	bf00      	nop
 80062a4:	370c      	adds	r7, #12
 80062a6:	46bd      	mov	sp, r7
 80062a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ac:	4770      	bx	lr
	...

080062b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80062b0:	b480      	push	{r7}
 80062b2:	b085      	sub	sp, #20
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
 80062b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	4a46      	ldr	r2, [pc, #280]	@ (80063dc <TIM_Base_SetConfig+0x12c>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d013      	beq.n	80062f0 <TIM_Base_SetConfig+0x40>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062ce:	d00f      	beq.n	80062f0 <TIM_Base_SetConfig+0x40>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	4a43      	ldr	r2, [pc, #268]	@ (80063e0 <TIM_Base_SetConfig+0x130>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d00b      	beq.n	80062f0 <TIM_Base_SetConfig+0x40>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	4a42      	ldr	r2, [pc, #264]	@ (80063e4 <TIM_Base_SetConfig+0x134>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d007      	beq.n	80062f0 <TIM_Base_SetConfig+0x40>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	4a41      	ldr	r2, [pc, #260]	@ (80063e8 <TIM_Base_SetConfig+0x138>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d003      	beq.n	80062f0 <TIM_Base_SetConfig+0x40>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	4a40      	ldr	r2, [pc, #256]	@ (80063ec <TIM_Base_SetConfig+0x13c>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d108      	bne.n	8006302 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	68fa      	ldr	r2, [r7, #12]
 80062fe:	4313      	orrs	r3, r2
 8006300:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	4a35      	ldr	r2, [pc, #212]	@ (80063dc <TIM_Base_SetConfig+0x12c>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d01f      	beq.n	800634a <TIM_Base_SetConfig+0x9a>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006310:	d01b      	beq.n	800634a <TIM_Base_SetConfig+0x9a>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	4a32      	ldr	r2, [pc, #200]	@ (80063e0 <TIM_Base_SetConfig+0x130>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d017      	beq.n	800634a <TIM_Base_SetConfig+0x9a>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	4a31      	ldr	r2, [pc, #196]	@ (80063e4 <TIM_Base_SetConfig+0x134>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d013      	beq.n	800634a <TIM_Base_SetConfig+0x9a>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	4a30      	ldr	r2, [pc, #192]	@ (80063e8 <TIM_Base_SetConfig+0x138>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d00f      	beq.n	800634a <TIM_Base_SetConfig+0x9a>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	4a2f      	ldr	r2, [pc, #188]	@ (80063ec <TIM_Base_SetConfig+0x13c>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d00b      	beq.n	800634a <TIM_Base_SetConfig+0x9a>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	4a2e      	ldr	r2, [pc, #184]	@ (80063f0 <TIM_Base_SetConfig+0x140>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d007      	beq.n	800634a <TIM_Base_SetConfig+0x9a>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	4a2d      	ldr	r2, [pc, #180]	@ (80063f4 <TIM_Base_SetConfig+0x144>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d003      	beq.n	800634a <TIM_Base_SetConfig+0x9a>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	4a2c      	ldr	r2, [pc, #176]	@ (80063f8 <TIM_Base_SetConfig+0x148>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d108      	bne.n	800635c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006350:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	68db      	ldr	r3, [r3, #12]
 8006356:	68fa      	ldr	r2, [r7, #12]
 8006358:	4313      	orrs	r3, r2
 800635a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	695b      	ldr	r3, [r3, #20]
 8006366:	4313      	orrs	r3, r2
 8006368:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	68fa      	ldr	r2, [r7, #12]
 800636e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	689a      	ldr	r2, [r3, #8]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	681a      	ldr	r2, [r3, #0]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	4a16      	ldr	r2, [pc, #88]	@ (80063dc <TIM_Base_SetConfig+0x12c>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d00f      	beq.n	80063a8 <TIM_Base_SetConfig+0xf8>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	4a18      	ldr	r2, [pc, #96]	@ (80063ec <TIM_Base_SetConfig+0x13c>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d00b      	beq.n	80063a8 <TIM_Base_SetConfig+0xf8>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	4a17      	ldr	r2, [pc, #92]	@ (80063f0 <TIM_Base_SetConfig+0x140>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d007      	beq.n	80063a8 <TIM_Base_SetConfig+0xf8>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	4a16      	ldr	r2, [pc, #88]	@ (80063f4 <TIM_Base_SetConfig+0x144>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d003      	beq.n	80063a8 <TIM_Base_SetConfig+0xf8>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	4a15      	ldr	r2, [pc, #84]	@ (80063f8 <TIM_Base_SetConfig+0x148>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d103      	bne.n	80063b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	691a      	ldr	r2, [r3, #16]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2201      	movs	r2, #1
 80063b4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	691b      	ldr	r3, [r3, #16]
 80063ba:	f003 0301 	and.w	r3, r3, #1
 80063be:	2b01      	cmp	r3, #1
 80063c0:	d105      	bne.n	80063ce <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	691b      	ldr	r3, [r3, #16]
 80063c6:	f023 0201 	bic.w	r2, r3, #1
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	611a      	str	r2, [r3, #16]
  }
}
 80063ce:	bf00      	nop
 80063d0:	3714      	adds	r7, #20
 80063d2:	46bd      	mov	sp, r7
 80063d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d8:	4770      	bx	lr
 80063da:	bf00      	nop
 80063dc:	40012c00 	.word	0x40012c00
 80063e0:	40000400 	.word	0x40000400
 80063e4:	40000800 	.word	0x40000800
 80063e8:	40000c00 	.word	0x40000c00
 80063ec:	40013400 	.word	0x40013400
 80063f0:	40014000 	.word	0x40014000
 80063f4:	40014400 	.word	0x40014400
 80063f8:	40014800 	.word	0x40014800

080063fc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b083      	sub	sp, #12
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006404:	bf00      	nop
 8006406:	370c      	adds	r7, #12
 8006408:	46bd      	mov	sp, r7
 800640a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640e:	4770      	bx	lr

08006410 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006410:	b480      	push	{r7}
 8006412:	b083      	sub	sp, #12
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006418:	bf00      	nop
 800641a:	370c      	adds	r7, #12
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr

08006424 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006424:	b480      	push	{r7}
 8006426:	b083      	sub	sp, #12
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800642c:	bf00      	nop
 800642e:	370c      	adds	r7, #12
 8006430:	46bd      	mov	sp, r7
 8006432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006436:	4770      	bx	lr

08006438 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b082      	sub	sp, #8
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d101      	bne.n	800644a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006446:	2301      	movs	r3, #1
 8006448:	e040      	b.n	80064cc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800644e:	2b00      	cmp	r3, #0
 8006450:	d106      	bne.n	8006460 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2200      	movs	r2, #0
 8006456:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f7fb f888 	bl	8001570 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2224      	movs	r2, #36	@ 0x24
 8006464:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f022 0201 	bic.w	r2, r2, #1
 8006474:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800647a:	2b00      	cmp	r3, #0
 800647c:	d002      	beq.n	8006484 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f000 ff58 	bl	8007334 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f000 fc9d 	bl	8006dc4 <UART_SetConfig>
 800648a:	4603      	mov	r3, r0
 800648c:	2b01      	cmp	r3, #1
 800648e:	d101      	bne.n	8006494 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006490:	2301      	movs	r3, #1
 8006492:	e01b      	b.n	80064cc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	685a      	ldr	r2, [r3, #4]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80064a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	689a      	ldr	r2, [r3, #8]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80064b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f042 0201 	orr.w	r2, r2, #1
 80064c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f000 ffd7 	bl	8007478 <UART_CheckIdleState>
 80064ca:	4603      	mov	r3, r0
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	3708      	adds	r7, #8
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}

080064d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b08a      	sub	sp, #40	@ 0x28
 80064d8:	af02      	add	r7, sp, #8
 80064da:	60f8      	str	r0, [r7, #12]
 80064dc:	60b9      	str	r1, [r7, #8]
 80064de:	603b      	str	r3, [r7, #0]
 80064e0:	4613      	mov	r3, r2
 80064e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80064e8:	2b20      	cmp	r3, #32
 80064ea:	d177      	bne.n	80065dc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d002      	beq.n	80064f8 <HAL_UART_Transmit+0x24>
 80064f2:	88fb      	ldrh	r3, [r7, #6]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d101      	bne.n	80064fc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80064f8:	2301      	movs	r3, #1
 80064fa:	e070      	b.n	80065de <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2200      	movs	r2, #0
 8006500:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2221      	movs	r2, #33	@ 0x21
 8006508:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800650a:	f7fb f8f3 	bl	80016f4 <HAL_GetTick>
 800650e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	88fa      	ldrh	r2, [r7, #6]
 8006514:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	88fa      	ldrh	r2, [r7, #6]
 800651c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006528:	d108      	bne.n	800653c <HAL_UART_Transmit+0x68>
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	691b      	ldr	r3, [r3, #16]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d104      	bne.n	800653c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006532:	2300      	movs	r3, #0
 8006534:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	61bb      	str	r3, [r7, #24]
 800653a:	e003      	b.n	8006544 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006540:	2300      	movs	r3, #0
 8006542:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006544:	e02f      	b.n	80065a6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	9300      	str	r3, [sp, #0]
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	2200      	movs	r2, #0
 800654e:	2180      	movs	r1, #128	@ 0x80
 8006550:	68f8      	ldr	r0, [r7, #12]
 8006552:	f001 f839 	bl	80075c8 <UART_WaitOnFlagUntilTimeout>
 8006556:	4603      	mov	r3, r0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d004      	beq.n	8006566 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2220      	movs	r2, #32
 8006560:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006562:	2303      	movs	r3, #3
 8006564:	e03b      	b.n	80065de <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006566:	69fb      	ldr	r3, [r7, #28]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d10b      	bne.n	8006584 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800656c:	69bb      	ldr	r3, [r7, #24]
 800656e:	881a      	ldrh	r2, [r3, #0]
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006578:	b292      	uxth	r2, r2
 800657a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800657c:	69bb      	ldr	r3, [r7, #24]
 800657e:	3302      	adds	r3, #2
 8006580:	61bb      	str	r3, [r7, #24]
 8006582:	e007      	b.n	8006594 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006584:	69fb      	ldr	r3, [r7, #28]
 8006586:	781a      	ldrb	r2, [r3, #0]
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800658e:	69fb      	ldr	r3, [r7, #28]
 8006590:	3301      	adds	r3, #1
 8006592:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800659a:	b29b      	uxth	r3, r3
 800659c:	3b01      	subs	r3, #1
 800659e:	b29a      	uxth	r2, r3
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80065ac:	b29b      	uxth	r3, r3
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d1c9      	bne.n	8006546 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	9300      	str	r3, [sp, #0]
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	2200      	movs	r2, #0
 80065ba:	2140      	movs	r1, #64	@ 0x40
 80065bc:	68f8      	ldr	r0, [r7, #12]
 80065be:	f001 f803 	bl	80075c8 <UART_WaitOnFlagUntilTimeout>
 80065c2:	4603      	mov	r3, r0
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d004      	beq.n	80065d2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2220      	movs	r2, #32
 80065cc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80065ce:	2303      	movs	r3, #3
 80065d0:	e005      	b.n	80065de <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2220      	movs	r2, #32
 80065d6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80065d8:	2300      	movs	r3, #0
 80065da:	e000      	b.n	80065de <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80065dc:	2302      	movs	r3, #2
  }
}
 80065de:	4618      	mov	r0, r3
 80065e0:	3720      	adds	r7, #32
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}

080065e6 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065e6:	b580      	push	{r7, lr}
 80065e8:	b08a      	sub	sp, #40	@ 0x28
 80065ea:	af02      	add	r7, sp, #8
 80065ec:	60f8      	str	r0, [r7, #12]
 80065ee:	60b9      	str	r1, [r7, #8]
 80065f0:	603b      	str	r3, [r7, #0]
 80065f2:	4613      	mov	r3, r2
 80065f4:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80065fc:	2b20      	cmp	r3, #32
 80065fe:	f040 80b6 	bne.w	800676e <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d002      	beq.n	800660e <HAL_UART_Receive+0x28>
 8006608:	88fb      	ldrh	r3, [r7, #6]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d101      	bne.n	8006612 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800660e:	2301      	movs	r3, #1
 8006610:	e0ae      	b.n	8006770 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2200      	movs	r2, #0
 8006616:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2222      	movs	r2, #34	@ 0x22
 800661e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2200      	movs	r2, #0
 8006626:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006628:	f7fb f864 	bl	80016f4 <HAL_GetTick>
 800662c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	88fa      	ldrh	r2, [r7, #6]
 8006632:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	88fa      	ldrh	r2, [r7, #6]
 800663a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006646:	d10e      	bne.n	8006666 <HAL_UART_Receive+0x80>
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	691b      	ldr	r3, [r3, #16]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d105      	bne.n	800665c <HAL_UART_Receive+0x76>
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006656:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800665a:	e02d      	b.n	80066b8 <HAL_UART_Receive+0xd2>
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	22ff      	movs	r2, #255	@ 0xff
 8006660:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006664:	e028      	b.n	80066b8 <HAL_UART_Receive+0xd2>
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d10d      	bne.n	800668a <HAL_UART_Receive+0xa4>
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d104      	bne.n	8006680 <HAL_UART_Receive+0x9a>
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	22ff      	movs	r2, #255	@ 0xff
 800667a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800667e:	e01b      	b.n	80066b8 <HAL_UART_Receive+0xd2>
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	227f      	movs	r2, #127	@ 0x7f
 8006684:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006688:	e016      	b.n	80066b8 <HAL_UART_Receive+0xd2>
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	689b      	ldr	r3, [r3, #8]
 800668e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006692:	d10d      	bne.n	80066b0 <HAL_UART_Receive+0xca>
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	691b      	ldr	r3, [r3, #16]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d104      	bne.n	80066a6 <HAL_UART_Receive+0xc0>
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	227f      	movs	r2, #127	@ 0x7f
 80066a0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80066a4:	e008      	b.n	80066b8 <HAL_UART_Receive+0xd2>
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	223f      	movs	r2, #63	@ 0x3f
 80066aa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80066ae:	e003      	b.n	80066b8 <HAL_UART_Receive+0xd2>
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	2200      	movs	r2, #0
 80066b4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80066be:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066c8:	d108      	bne.n	80066dc <HAL_UART_Receive+0xf6>
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	691b      	ldr	r3, [r3, #16]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d104      	bne.n	80066dc <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80066d2:	2300      	movs	r3, #0
 80066d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	61bb      	str	r3, [r7, #24]
 80066da:	e003      	b.n	80066e4 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80066e0:	2300      	movs	r3, #0
 80066e2:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80066e4:	e037      	b.n	8006756 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	9300      	str	r3, [sp, #0]
 80066ea:	697b      	ldr	r3, [r7, #20]
 80066ec:	2200      	movs	r2, #0
 80066ee:	2120      	movs	r1, #32
 80066f0:	68f8      	ldr	r0, [r7, #12]
 80066f2:	f000 ff69 	bl	80075c8 <UART_WaitOnFlagUntilTimeout>
 80066f6:	4603      	mov	r3, r0
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d005      	beq.n	8006708 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2220      	movs	r2, #32
 8006700:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8006704:	2303      	movs	r3, #3
 8006706:	e033      	b.n	8006770 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8006708:	69fb      	ldr	r3, [r7, #28]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d10c      	bne.n	8006728 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006714:	b29a      	uxth	r2, r3
 8006716:	8a7b      	ldrh	r3, [r7, #18]
 8006718:	4013      	ands	r3, r2
 800671a:	b29a      	uxth	r2, r3
 800671c:	69bb      	ldr	r3, [r7, #24]
 800671e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006720:	69bb      	ldr	r3, [r7, #24]
 8006722:	3302      	adds	r3, #2
 8006724:	61bb      	str	r3, [r7, #24]
 8006726:	e00d      	b.n	8006744 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800672e:	b29b      	uxth	r3, r3
 8006730:	b2da      	uxtb	r2, r3
 8006732:	8a7b      	ldrh	r3, [r7, #18]
 8006734:	b2db      	uxtb	r3, r3
 8006736:	4013      	ands	r3, r2
 8006738:	b2da      	uxtb	r2, r3
 800673a:	69fb      	ldr	r3, [r7, #28]
 800673c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800673e:	69fb      	ldr	r3, [r7, #28]
 8006740:	3301      	adds	r3, #1
 8006742:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800674a:	b29b      	uxth	r3, r3
 800674c:	3b01      	subs	r3, #1
 800674e:	b29a      	uxth	r2, r3
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800675c:	b29b      	uxth	r3, r3
 800675e:	2b00      	cmp	r3, #0
 8006760:	d1c1      	bne.n	80066e6 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2220      	movs	r2, #32
 8006766:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 800676a:	2300      	movs	r3, #0
 800676c:	e000      	b.n	8006770 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800676e:	2302      	movs	r3, #2
  }
}
 8006770:	4618      	mov	r0, r3
 8006772:	3720      	adds	r7, #32
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}

08006778 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b0ba      	sub	sp, #232	@ 0xe8
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	69db      	ldr	r3, [r3, #28]
 8006786:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	689b      	ldr	r3, [r3, #8]
 800679a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800679e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80067a2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80067a6:	4013      	ands	r3, r2
 80067a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80067ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d115      	bne.n	80067e0 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80067b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067b8:	f003 0320 	and.w	r3, r3, #32
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d00f      	beq.n	80067e0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80067c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067c4:	f003 0320 	and.w	r3, r3, #32
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d009      	beq.n	80067e0 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	f000 82ca 	beq.w	8006d6a <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	4798      	blx	r3
      }
      return;
 80067de:	e2c4      	b.n	8006d6a <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80067e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	f000 8117 	beq.w	8006a18 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80067ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067ee:	f003 0301 	and.w	r3, r3, #1
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d106      	bne.n	8006804 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80067f6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80067fa:	4b85      	ldr	r3, [pc, #532]	@ (8006a10 <HAL_UART_IRQHandler+0x298>)
 80067fc:	4013      	ands	r3, r2
 80067fe:	2b00      	cmp	r3, #0
 8006800:	f000 810a 	beq.w	8006a18 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006804:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006808:	f003 0301 	and.w	r3, r3, #1
 800680c:	2b00      	cmp	r3, #0
 800680e:	d011      	beq.n	8006834 <HAL_UART_IRQHandler+0xbc>
 8006810:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006814:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006818:	2b00      	cmp	r3, #0
 800681a:	d00b      	beq.n	8006834 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	2201      	movs	r2, #1
 8006822:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800682a:	f043 0201 	orr.w	r2, r3, #1
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006834:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006838:	f003 0302 	and.w	r3, r3, #2
 800683c:	2b00      	cmp	r3, #0
 800683e:	d011      	beq.n	8006864 <HAL_UART_IRQHandler+0xec>
 8006840:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006844:	f003 0301 	and.w	r3, r3, #1
 8006848:	2b00      	cmp	r3, #0
 800684a:	d00b      	beq.n	8006864 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	2202      	movs	r2, #2
 8006852:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800685a:	f043 0204 	orr.w	r2, r3, #4
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006864:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006868:	f003 0304 	and.w	r3, r3, #4
 800686c:	2b00      	cmp	r3, #0
 800686e:	d011      	beq.n	8006894 <HAL_UART_IRQHandler+0x11c>
 8006870:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006874:	f003 0301 	and.w	r3, r3, #1
 8006878:	2b00      	cmp	r3, #0
 800687a:	d00b      	beq.n	8006894 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	2204      	movs	r2, #4
 8006882:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800688a:	f043 0202 	orr.w	r2, r3, #2
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006894:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006898:	f003 0308 	and.w	r3, r3, #8
 800689c:	2b00      	cmp	r3, #0
 800689e:	d017      	beq.n	80068d0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80068a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068a4:	f003 0320 	and.w	r3, r3, #32
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d105      	bne.n	80068b8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80068ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068b0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d00b      	beq.n	80068d0 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	2208      	movs	r2, #8
 80068be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068c6:	f043 0208 	orr.w	r2, r3, #8
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80068d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d012      	beq.n	8006902 <HAL_UART_IRQHandler+0x18a>
 80068dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d00c      	beq.n	8006902 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80068f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068f8:	f043 0220 	orr.w	r2, r3, #32
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006908:	2b00      	cmp	r3, #0
 800690a:	f000 8230 	beq.w	8006d6e <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800690e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006912:	f003 0320 	and.w	r3, r3, #32
 8006916:	2b00      	cmp	r3, #0
 8006918:	d00d      	beq.n	8006936 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800691a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800691e:	f003 0320 	and.w	r3, r3, #32
 8006922:	2b00      	cmp	r3, #0
 8006924:	d007      	beq.n	8006936 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800692a:	2b00      	cmp	r3, #0
 800692c:	d003      	beq.n	8006936 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800693c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	689b      	ldr	r3, [r3, #8]
 8006946:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800694a:	2b40      	cmp	r3, #64	@ 0x40
 800694c:	d005      	beq.n	800695a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800694e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006952:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006956:	2b00      	cmp	r3, #0
 8006958:	d04f      	beq.n	80069fa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 fea1 	bl	80076a2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800696a:	2b40      	cmp	r3, #64	@ 0x40
 800696c:	d141      	bne.n	80069f2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	3308      	adds	r3, #8
 8006974:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006978:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800697c:	e853 3f00 	ldrex	r3, [r3]
 8006980:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006984:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006988:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800698c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	3308      	adds	r3, #8
 8006996:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800699a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800699e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80069a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80069aa:	e841 2300 	strex	r3, r2, [r1]
 80069ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80069b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d1d9      	bne.n	800696e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d013      	beq.n	80069ea <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069c6:	4a13      	ldr	r2, [pc, #76]	@ (8006a14 <HAL_UART_IRQHandler+0x29c>)
 80069c8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069ce:	4618      	mov	r0, r3
 80069d0:	f7fb f874 	bl	8001abc <HAL_DMA_Abort_IT>
 80069d4:	4603      	mov	r3, r0
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d017      	beq.n	8006a0a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069e0:	687a      	ldr	r2, [r7, #4]
 80069e2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80069e4:	4610      	mov	r0, r2
 80069e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069e8:	e00f      	b.n	8006a0a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80069ea:	6878      	ldr	r0, [r7, #4]
 80069ec:	f000 f9d4 	bl	8006d98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069f0:	e00b      	b.n	8006a0a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f000 f9d0 	bl	8006d98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069f8:	e007      	b.n	8006a0a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f000 f9cc 	bl	8006d98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2200      	movs	r2, #0
 8006a04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006a08:	e1b1      	b.n	8006d6e <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a0a:	bf00      	nop
    return;
 8006a0c:	e1af      	b.n	8006d6e <HAL_UART_IRQHandler+0x5f6>
 8006a0e:	bf00      	nop
 8006a10:	04000120 	.word	0x04000120
 8006a14:	0800776b 	.word	0x0800776b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	f040 816a 	bne.w	8006cf6 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006a22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a26:	f003 0310 	and.w	r3, r3, #16
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	f000 8163 	beq.w	8006cf6 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006a30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a34:	f003 0310 	and.w	r3, r3, #16
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	f000 815c 	beq.w	8006cf6 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	2210      	movs	r2, #16
 8006a44:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	689b      	ldr	r3, [r3, #8]
 8006a4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a50:	2b40      	cmp	r3, #64	@ 0x40
 8006a52:	f040 80d4 	bne.w	8006bfe <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006a62:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	f000 80ad 	beq.w	8006bc6 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006a72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a76:	429a      	cmp	r2, r3
 8006a78:	f080 80a5 	bcs.w	8006bc6 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a82:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f003 0320 	and.w	r3, r3, #32
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	f040 8086 	bne.w	8006ba4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aa0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006aa4:	e853 3f00 	ldrex	r3, [r3]
 8006aa8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006aac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006ab0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ab4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	461a      	mov	r2, r3
 8006abe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006ac2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006ac6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aca:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006ace:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006ad2:	e841 2300 	strex	r3, r2, [r1]
 8006ad6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006ada:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d1da      	bne.n	8006a98 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	3308      	adds	r3, #8
 8006ae8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006aec:	e853 3f00 	ldrex	r3, [r3]
 8006af0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006af2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006af4:	f023 0301 	bic.w	r3, r3, #1
 8006af8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	3308      	adds	r3, #8
 8006b02:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006b06:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006b0a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b0c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006b0e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006b12:	e841 2300 	strex	r3, r2, [r1]
 8006b16:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006b18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d1e1      	bne.n	8006ae2 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	3308      	adds	r3, #8
 8006b24:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006b28:	e853 3f00 	ldrex	r3, [r3]
 8006b2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006b2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b34:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	3308      	adds	r3, #8
 8006b3e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006b42:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006b44:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b46:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006b48:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006b4a:	e841 2300 	strex	r3, r2, [r1]
 8006b4e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006b50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d1e3      	bne.n	8006b1e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2220      	movs	r2, #32
 8006b5a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2200      	movs	r2, #0
 8006b62:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b6c:	e853 3f00 	ldrex	r3, [r3]
 8006b70:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006b72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b74:	f023 0310 	bic.w	r3, r3, #16
 8006b78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	461a      	mov	r2, r3
 8006b82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006b86:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006b88:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b8a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006b8c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006b8e:	e841 2300 	strex	r3, r2, [r1]
 8006b92:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006b94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d1e4      	bne.n	8006b64 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	f7fa ff4e 	bl	8001a40 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2202      	movs	r2, #2
 8006ba8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006bb6:	b29b      	uxth	r3, r3
 8006bb8:	1ad3      	subs	r3, r2, r3
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	4619      	mov	r1, r3
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f000 f8f4 	bl	8006dac <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006bc4:	e0d5      	b.n	8006d72 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006bcc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	f040 80ce 	bne.w	8006d72 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f003 0320 	and.w	r3, r3, #32
 8006be2:	2b20      	cmp	r3, #32
 8006be4:	f040 80c5 	bne.w	8006d72 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2202      	movs	r2, #2
 8006bec:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006bf4:	4619      	mov	r1, r3
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	f000 f8d8 	bl	8006dac <HAL_UARTEx_RxEventCallback>
      return;
 8006bfc:	e0b9      	b.n	8006d72 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006c0a:	b29b      	uxth	r3, r3
 8006c0c:	1ad3      	subs	r3, r2, r3
 8006c0e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	f000 80ab 	beq.w	8006d76 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8006c20:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	f000 80a6 	beq.w	8006d76 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c32:	e853 3f00 	ldrex	r3, [r3]
 8006c36:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c3a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c3e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	461a      	mov	r2, r3
 8006c48:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006c4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c4e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c50:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c54:	e841 2300 	strex	r3, r2, [r1]
 8006c58:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d1e4      	bne.n	8006c2a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	3308      	adds	r3, #8
 8006c66:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c6a:	e853 3f00 	ldrex	r3, [r3]
 8006c6e:	623b      	str	r3, [r7, #32]
   return(result);
 8006c70:	6a3b      	ldr	r3, [r7, #32]
 8006c72:	f023 0301 	bic.w	r3, r3, #1
 8006c76:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	3308      	adds	r3, #8
 8006c80:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006c84:	633a      	str	r2, [r7, #48]	@ 0x30
 8006c86:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c8c:	e841 2300 	strex	r3, r2, [r1]
 8006c90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d1e3      	bne.n	8006c60 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2220      	movs	r2, #32
 8006c9c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2200      	movs	r2, #0
 8006caa:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb2:	693b      	ldr	r3, [r7, #16]
 8006cb4:	e853 3f00 	ldrex	r3, [r3]
 8006cb8:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	f023 0310 	bic.w	r3, r3, #16
 8006cc0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	461a      	mov	r2, r3
 8006cca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006cce:	61fb      	str	r3, [r7, #28]
 8006cd0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cd2:	69b9      	ldr	r1, [r7, #24]
 8006cd4:	69fa      	ldr	r2, [r7, #28]
 8006cd6:	e841 2300 	strex	r3, r2, [r1]
 8006cda:	617b      	str	r3, [r7, #20]
   return(result);
 8006cdc:	697b      	ldr	r3, [r7, #20]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d1e4      	bne.n	8006cac <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2202      	movs	r2, #2
 8006ce6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006ce8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006cec:	4619      	mov	r1, r3
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f000 f85c 	bl	8006dac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006cf4:	e03f      	b.n	8006d76 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006cf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cfa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d00e      	beq.n	8006d20 <HAL_UART_IRQHandler+0x5a8>
 8006d02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d008      	beq.n	8006d20 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006d16:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	f000 fd66 	bl	80077ea <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006d1e:	e02d      	b.n	8006d7c <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006d20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d00e      	beq.n	8006d4a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006d2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d008      	beq.n	8006d4a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d01c      	beq.n	8006d7a <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d44:	6878      	ldr	r0, [r7, #4]
 8006d46:	4798      	blx	r3
    }
    return;
 8006d48:	e017      	b.n	8006d7a <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006d4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d012      	beq.n	8006d7c <HAL_UART_IRQHandler+0x604>
 8006d56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d00c      	beq.n	8006d7c <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f000 fd17 	bl	8007796 <UART_EndTransmit_IT>
    return;
 8006d68:	e008      	b.n	8006d7c <HAL_UART_IRQHandler+0x604>
      return;
 8006d6a:	bf00      	nop
 8006d6c:	e006      	b.n	8006d7c <HAL_UART_IRQHandler+0x604>
    return;
 8006d6e:	bf00      	nop
 8006d70:	e004      	b.n	8006d7c <HAL_UART_IRQHandler+0x604>
      return;
 8006d72:	bf00      	nop
 8006d74:	e002      	b.n	8006d7c <HAL_UART_IRQHandler+0x604>
      return;
 8006d76:	bf00      	nop
 8006d78:	e000      	b.n	8006d7c <HAL_UART_IRQHandler+0x604>
    return;
 8006d7a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006d7c:	37e8      	adds	r7, #232	@ 0xe8
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bd80      	pop	{r7, pc}
 8006d82:	bf00      	nop

08006d84 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b083      	sub	sp, #12
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006d8c:	bf00      	nop
 8006d8e:	370c      	adds	r7, #12
 8006d90:	46bd      	mov	sp, r7
 8006d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d96:	4770      	bx	lr

08006d98 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b083      	sub	sp, #12
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006da0:	bf00      	nop
 8006da2:	370c      	adds	r7, #12
 8006da4:	46bd      	mov	sp, r7
 8006da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006daa:	4770      	bx	lr

08006dac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006dac:	b480      	push	{r7}
 8006dae:	b083      	sub	sp, #12
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
 8006db4:	460b      	mov	r3, r1
 8006db6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006db8:	bf00      	nop
 8006dba:	370c      	adds	r7, #12
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc2:	4770      	bx	lr

08006dc4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006dc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006dc8:	b08a      	sub	sp, #40	@ 0x28
 8006dca:	af00      	add	r7, sp, #0
 8006dcc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	689a      	ldr	r2, [r3, #8]
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	691b      	ldr	r3, [r3, #16]
 8006ddc:	431a      	orrs	r2, r3
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	695b      	ldr	r3, [r3, #20]
 8006de2:	431a      	orrs	r2, r3
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	69db      	ldr	r3, [r3, #28]
 8006de8:	4313      	orrs	r3, r2
 8006dea:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	681a      	ldr	r2, [r3, #0]
 8006df2:	4ba4      	ldr	r3, [pc, #656]	@ (8007084 <UART_SetConfig+0x2c0>)
 8006df4:	4013      	ands	r3, r2
 8006df6:	68fa      	ldr	r2, [r7, #12]
 8006df8:	6812      	ldr	r2, [r2, #0]
 8006dfa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006dfc:	430b      	orrs	r3, r1
 8006dfe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	68da      	ldr	r2, [r3, #12]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	430a      	orrs	r2, r1
 8006e14:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	699b      	ldr	r3, [r3, #24]
 8006e1a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a99      	ldr	r2, [pc, #612]	@ (8007088 <UART_SetConfig+0x2c4>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d004      	beq.n	8006e30 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	6a1b      	ldr	r3, [r3, #32]
 8006e2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e40:	430a      	orrs	r2, r1
 8006e42:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a90      	ldr	r2, [pc, #576]	@ (800708c <UART_SetConfig+0x2c8>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d126      	bne.n	8006e9c <UART_SetConfig+0xd8>
 8006e4e:	4b90      	ldr	r3, [pc, #576]	@ (8007090 <UART_SetConfig+0x2cc>)
 8006e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e54:	f003 0303 	and.w	r3, r3, #3
 8006e58:	2b03      	cmp	r3, #3
 8006e5a:	d81b      	bhi.n	8006e94 <UART_SetConfig+0xd0>
 8006e5c:	a201      	add	r2, pc, #4	@ (adr r2, 8006e64 <UART_SetConfig+0xa0>)
 8006e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e62:	bf00      	nop
 8006e64:	08006e75 	.word	0x08006e75
 8006e68:	08006e85 	.word	0x08006e85
 8006e6c:	08006e7d 	.word	0x08006e7d
 8006e70:	08006e8d 	.word	0x08006e8d
 8006e74:	2301      	movs	r3, #1
 8006e76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e7a:	e116      	b.n	80070aa <UART_SetConfig+0x2e6>
 8006e7c:	2302      	movs	r3, #2
 8006e7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e82:	e112      	b.n	80070aa <UART_SetConfig+0x2e6>
 8006e84:	2304      	movs	r3, #4
 8006e86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e8a:	e10e      	b.n	80070aa <UART_SetConfig+0x2e6>
 8006e8c:	2308      	movs	r3, #8
 8006e8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e92:	e10a      	b.n	80070aa <UART_SetConfig+0x2e6>
 8006e94:	2310      	movs	r3, #16
 8006e96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e9a:	e106      	b.n	80070aa <UART_SetConfig+0x2e6>
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a7c      	ldr	r2, [pc, #496]	@ (8007094 <UART_SetConfig+0x2d0>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d138      	bne.n	8006f18 <UART_SetConfig+0x154>
 8006ea6:	4b7a      	ldr	r3, [pc, #488]	@ (8007090 <UART_SetConfig+0x2cc>)
 8006ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006eac:	f003 030c 	and.w	r3, r3, #12
 8006eb0:	2b0c      	cmp	r3, #12
 8006eb2:	d82d      	bhi.n	8006f10 <UART_SetConfig+0x14c>
 8006eb4:	a201      	add	r2, pc, #4	@ (adr r2, 8006ebc <UART_SetConfig+0xf8>)
 8006eb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eba:	bf00      	nop
 8006ebc:	08006ef1 	.word	0x08006ef1
 8006ec0:	08006f11 	.word	0x08006f11
 8006ec4:	08006f11 	.word	0x08006f11
 8006ec8:	08006f11 	.word	0x08006f11
 8006ecc:	08006f01 	.word	0x08006f01
 8006ed0:	08006f11 	.word	0x08006f11
 8006ed4:	08006f11 	.word	0x08006f11
 8006ed8:	08006f11 	.word	0x08006f11
 8006edc:	08006ef9 	.word	0x08006ef9
 8006ee0:	08006f11 	.word	0x08006f11
 8006ee4:	08006f11 	.word	0x08006f11
 8006ee8:	08006f11 	.word	0x08006f11
 8006eec:	08006f09 	.word	0x08006f09
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ef6:	e0d8      	b.n	80070aa <UART_SetConfig+0x2e6>
 8006ef8:	2302      	movs	r3, #2
 8006efa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006efe:	e0d4      	b.n	80070aa <UART_SetConfig+0x2e6>
 8006f00:	2304      	movs	r3, #4
 8006f02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f06:	e0d0      	b.n	80070aa <UART_SetConfig+0x2e6>
 8006f08:	2308      	movs	r3, #8
 8006f0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f0e:	e0cc      	b.n	80070aa <UART_SetConfig+0x2e6>
 8006f10:	2310      	movs	r3, #16
 8006f12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f16:	e0c8      	b.n	80070aa <UART_SetConfig+0x2e6>
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a5e      	ldr	r2, [pc, #376]	@ (8007098 <UART_SetConfig+0x2d4>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d125      	bne.n	8006f6e <UART_SetConfig+0x1aa>
 8006f22:	4b5b      	ldr	r3, [pc, #364]	@ (8007090 <UART_SetConfig+0x2cc>)
 8006f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f28:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006f2c:	2b30      	cmp	r3, #48	@ 0x30
 8006f2e:	d016      	beq.n	8006f5e <UART_SetConfig+0x19a>
 8006f30:	2b30      	cmp	r3, #48	@ 0x30
 8006f32:	d818      	bhi.n	8006f66 <UART_SetConfig+0x1a2>
 8006f34:	2b20      	cmp	r3, #32
 8006f36:	d00a      	beq.n	8006f4e <UART_SetConfig+0x18a>
 8006f38:	2b20      	cmp	r3, #32
 8006f3a:	d814      	bhi.n	8006f66 <UART_SetConfig+0x1a2>
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d002      	beq.n	8006f46 <UART_SetConfig+0x182>
 8006f40:	2b10      	cmp	r3, #16
 8006f42:	d008      	beq.n	8006f56 <UART_SetConfig+0x192>
 8006f44:	e00f      	b.n	8006f66 <UART_SetConfig+0x1a2>
 8006f46:	2300      	movs	r3, #0
 8006f48:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f4c:	e0ad      	b.n	80070aa <UART_SetConfig+0x2e6>
 8006f4e:	2302      	movs	r3, #2
 8006f50:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f54:	e0a9      	b.n	80070aa <UART_SetConfig+0x2e6>
 8006f56:	2304      	movs	r3, #4
 8006f58:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f5c:	e0a5      	b.n	80070aa <UART_SetConfig+0x2e6>
 8006f5e:	2308      	movs	r3, #8
 8006f60:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f64:	e0a1      	b.n	80070aa <UART_SetConfig+0x2e6>
 8006f66:	2310      	movs	r3, #16
 8006f68:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f6c:	e09d      	b.n	80070aa <UART_SetConfig+0x2e6>
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a4a      	ldr	r2, [pc, #296]	@ (800709c <UART_SetConfig+0x2d8>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d125      	bne.n	8006fc4 <UART_SetConfig+0x200>
 8006f78:	4b45      	ldr	r3, [pc, #276]	@ (8007090 <UART_SetConfig+0x2cc>)
 8006f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f7e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006f82:	2bc0      	cmp	r3, #192	@ 0xc0
 8006f84:	d016      	beq.n	8006fb4 <UART_SetConfig+0x1f0>
 8006f86:	2bc0      	cmp	r3, #192	@ 0xc0
 8006f88:	d818      	bhi.n	8006fbc <UART_SetConfig+0x1f8>
 8006f8a:	2b80      	cmp	r3, #128	@ 0x80
 8006f8c:	d00a      	beq.n	8006fa4 <UART_SetConfig+0x1e0>
 8006f8e:	2b80      	cmp	r3, #128	@ 0x80
 8006f90:	d814      	bhi.n	8006fbc <UART_SetConfig+0x1f8>
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d002      	beq.n	8006f9c <UART_SetConfig+0x1d8>
 8006f96:	2b40      	cmp	r3, #64	@ 0x40
 8006f98:	d008      	beq.n	8006fac <UART_SetConfig+0x1e8>
 8006f9a:	e00f      	b.n	8006fbc <UART_SetConfig+0x1f8>
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fa2:	e082      	b.n	80070aa <UART_SetConfig+0x2e6>
 8006fa4:	2302      	movs	r3, #2
 8006fa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006faa:	e07e      	b.n	80070aa <UART_SetConfig+0x2e6>
 8006fac:	2304      	movs	r3, #4
 8006fae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fb2:	e07a      	b.n	80070aa <UART_SetConfig+0x2e6>
 8006fb4:	2308      	movs	r3, #8
 8006fb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fba:	e076      	b.n	80070aa <UART_SetConfig+0x2e6>
 8006fbc:	2310      	movs	r3, #16
 8006fbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fc2:	e072      	b.n	80070aa <UART_SetConfig+0x2e6>
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a35      	ldr	r2, [pc, #212]	@ (80070a0 <UART_SetConfig+0x2dc>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d12a      	bne.n	8007024 <UART_SetConfig+0x260>
 8006fce:	4b30      	ldr	r3, [pc, #192]	@ (8007090 <UART_SetConfig+0x2cc>)
 8006fd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fd4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fd8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006fdc:	d01a      	beq.n	8007014 <UART_SetConfig+0x250>
 8006fde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006fe2:	d81b      	bhi.n	800701c <UART_SetConfig+0x258>
 8006fe4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006fe8:	d00c      	beq.n	8007004 <UART_SetConfig+0x240>
 8006fea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006fee:	d815      	bhi.n	800701c <UART_SetConfig+0x258>
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d003      	beq.n	8006ffc <UART_SetConfig+0x238>
 8006ff4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ff8:	d008      	beq.n	800700c <UART_SetConfig+0x248>
 8006ffa:	e00f      	b.n	800701c <UART_SetConfig+0x258>
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007002:	e052      	b.n	80070aa <UART_SetConfig+0x2e6>
 8007004:	2302      	movs	r3, #2
 8007006:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800700a:	e04e      	b.n	80070aa <UART_SetConfig+0x2e6>
 800700c:	2304      	movs	r3, #4
 800700e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007012:	e04a      	b.n	80070aa <UART_SetConfig+0x2e6>
 8007014:	2308      	movs	r3, #8
 8007016:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800701a:	e046      	b.n	80070aa <UART_SetConfig+0x2e6>
 800701c:	2310      	movs	r3, #16
 800701e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007022:	e042      	b.n	80070aa <UART_SetConfig+0x2e6>
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a17      	ldr	r2, [pc, #92]	@ (8007088 <UART_SetConfig+0x2c4>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d13a      	bne.n	80070a4 <UART_SetConfig+0x2e0>
 800702e:	4b18      	ldr	r3, [pc, #96]	@ (8007090 <UART_SetConfig+0x2cc>)
 8007030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007034:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007038:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800703c:	d01a      	beq.n	8007074 <UART_SetConfig+0x2b0>
 800703e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007042:	d81b      	bhi.n	800707c <UART_SetConfig+0x2b8>
 8007044:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007048:	d00c      	beq.n	8007064 <UART_SetConfig+0x2a0>
 800704a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800704e:	d815      	bhi.n	800707c <UART_SetConfig+0x2b8>
 8007050:	2b00      	cmp	r3, #0
 8007052:	d003      	beq.n	800705c <UART_SetConfig+0x298>
 8007054:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007058:	d008      	beq.n	800706c <UART_SetConfig+0x2a8>
 800705a:	e00f      	b.n	800707c <UART_SetConfig+0x2b8>
 800705c:	2300      	movs	r3, #0
 800705e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007062:	e022      	b.n	80070aa <UART_SetConfig+0x2e6>
 8007064:	2302      	movs	r3, #2
 8007066:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800706a:	e01e      	b.n	80070aa <UART_SetConfig+0x2e6>
 800706c:	2304      	movs	r3, #4
 800706e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007072:	e01a      	b.n	80070aa <UART_SetConfig+0x2e6>
 8007074:	2308      	movs	r3, #8
 8007076:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800707a:	e016      	b.n	80070aa <UART_SetConfig+0x2e6>
 800707c:	2310      	movs	r3, #16
 800707e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007082:	e012      	b.n	80070aa <UART_SetConfig+0x2e6>
 8007084:	efff69f3 	.word	0xefff69f3
 8007088:	40008000 	.word	0x40008000
 800708c:	40013800 	.word	0x40013800
 8007090:	40021000 	.word	0x40021000
 8007094:	40004400 	.word	0x40004400
 8007098:	40004800 	.word	0x40004800
 800709c:	40004c00 	.word	0x40004c00
 80070a0:	40005000 	.word	0x40005000
 80070a4:	2310      	movs	r3, #16
 80070a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4a9f      	ldr	r2, [pc, #636]	@ (800732c <UART_SetConfig+0x568>)
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d17a      	bne.n	80071aa <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80070b4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80070b8:	2b08      	cmp	r3, #8
 80070ba:	d824      	bhi.n	8007106 <UART_SetConfig+0x342>
 80070bc:	a201      	add	r2, pc, #4	@ (adr r2, 80070c4 <UART_SetConfig+0x300>)
 80070be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070c2:	bf00      	nop
 80070c4:	080070e9 	.word	0x080070e9
 80070c8:	08007107 	.word	0x08007107
 80070cc:	080070f1 	.word	0x080070f1
 80070d0:	08007107 	.word	0x08007107
 80070d4:	080070f7 	.word	0x080070f7
 80070d8:	08007107 	.word	0x08007107
 80070dc:	08007107 	.word	0x08007107
 80070e0:	08007107 	.word	0x08007107
 80070e4:	080070ff 	.word	0x080070ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070e8:	f7fc fa2e 	bl	8003548 <HAL_RCC_GetPCLK1Freq>
 80070ec:	61f8      	str	r0, [r7, #28]
        break;
 80070ee:	e010      	b.n	8007112 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80070f0:	4b8f      	ldr	r3, [pc, #572]	@ (8007330 <UART_SetConfig+0x56c>)
 80070f2:	61fb      	str	r3, [r7, #28]
        break;
 80070f4:	e00d      	b.n	8007112 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070f6:	f7fc f98f 	bl	8003418 <HAL_RCC_GetSysClockFreq>
 80070fa:	61f8      	str	r0, [r7, #28]
        break;
 80070fc:	e009      	b.n	8007112 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007102:	61fb      	str	r3, [r7, #28]
        break;
 8007104:	e005      	b.n	8007112 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007106:	2300      	movs	r3, #0
 8007108:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800710a:	2301      	movs	r3, #1
 800710c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007110:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007112:	69fb      	ldr	r3, [r7, #28]
 8007114:	2b00      	cmp	r3, #0
 8007116:	f000 80fb 	beq.w	8007310 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	685a      	ldr	r2, [r3, #4]
 800711e:	4613      	mov	r3, r2
 8007120:	005b      	lsls	r3, r3, #1
 8007122:	4413      	add	r3, r2
 8007124:	69fa      	ldr	r2, [r7, #28]
 8007126:	429a      	cmp	r2, r3
 8007128:	d305      	bcc.n	8007136 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007130:	69fa      	ldr	r2, [r7, #28]
 8007132:	429a      	cmp	r2, r3
 8007134:	d903      	bls.n	800713e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007136:	2301      	movs	r3, #1
 8007138:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800713c:	e0e8      	b.n	8007310 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800713e:	69fb      	ldr	r3, [r7, #28]
 8007140:	2200      	movs	r2, #0
 8007142:	461c      	mov	r4, r3
 8007144:	4615      	mov	r5, r2
 8007146:	f04f 0200 	mov.w	r2, #0
 800714a:	f04f 0300 	mov.w	r3, #0
 800714e:	022b      	lsls	r3, r5, #8
 8007150:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007154:	0222      	lsls	r2, r4, #8
 8007156:	68f9      	ldr	r1, [r7, #12]
 8007158:	6849      	ldr	r1, [r1, #4]
 800715a:	0849      	lsrs	r1, r1, #1
 800715c:	2000      	movs	r0, #0
 800715e:	4688      	mov	r8, r1
 8007160:	4681      	mov	r9, r0
 8007162:	eb12 0a08 	adds.w	sl, r2, r8
 8007166:	eb43 0b09 	adc.w	fp, r3, r9
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	2200      	movs	r2, #0
 8007170:	603b      	str	r3, [r7, #0]
 8007172:	607a      	str	r2, [r7, #4]
 8007174:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007178:	4650      	mov	r0, sl
 800717a:	4659      	mov	r1, fp
 800717c:	f7f9 f878 	bl	8000270 <__aeabi_uldivmod>
 8007180:	4602      	mov	r2, r0
 8007182:	460b      	mov	r3, r1
 8007184:	4613      	mov	r3, r2
 8007186:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007188:	69bb      	ldr	r3, [r7, #24]
 800718a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800718e:	d308      	bcc.n	80071a2 <UART_SetConfig+0x3de>
 8007190:	69bb      	ldr	r3, [r7, #24]
 8007192:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007196:	d204      	bcs.n	80071a2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	69ba      	ldr	r2, [r7, #24]
 800719e:	60da      	str	r2, [r3, #12]
 80071a0:	e0b6      	b.n	8007310 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80071a2:	2301      	movs	r3, #1
 80071a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80071a8:	e0b2      	b.n	8007310 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	69db      	ldr	r3, [r3, #28]
 80071ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071b2:	d15e      	bne.n	8007272 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80071b4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80071b8:	2b08      	cmp	r3, #8
 80071ba:	d828      	bhi.n	800720e <UART_SetConfig+0x44a>
 80071bc:	a201      	add	r2, pc, #4	@ (adr r2, 80071c4 <UART_SetConfig+0x400>)
 80071be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071c2:	bf00      	nop
 80071c4:	080071e9 	.word	0x080071e9
 80071c8:	080071f1 	.word	0x080071f1
 80071cc:	080071f9 	.word	0x080071f9
 80071d0:	0800720f 	.word	0x0800720f
 80071d4:	080071ff 	.word	0x080071ff
 80071d8:	0800720f 	.word	0x0800720f
 80071dc:	0800720f 	.word	0x0800720f
 80071e0:	0800720f 	.word	0x0800720f
 80071e4:	08007207 	.word	0x08007207
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80071e8:	f7fc f9ae 	bl	8003548 <HAL_RCC_GetPCLK1Freq>
 80071ec:	61f8      	str	r0, [r7, #28]
        break;
 80071ee:	e014      	b.n	800721a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80071f0:	f7fc f9c0 	bl	8003574 <HAL_RCC_GetPCLK2Freq>
 80071f4:	61f8      	str	r0, [r7, #28]
        break;
 80071f6:	e010      	b.n	800721a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80071f8:	4b4d      	ldr	r3, [pc, #308]	@ (8007330 <UART_SetConfig+0x56c>)
 80071fa:	61fb      	str	r3, [r7, #28]
        break;
 80071fc:	e00d      	b.n	800721a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80071fe:	f7fc f90b 	bl	8003418 <HAL_RCC_GetSysClockFreq>
 8007202:	61f8      	str	r0, [r7, #28]
        break;
 8007204:	e009      	b.n	800721a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007206:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800720a:	61fb      	str	r3, [r7, #28]
        break;
 800720c:	e005      	b.n	800721a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800720e:	2300      	movs	r3, #0
 8007210:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007212:	2301      	movs	r3, #1
 8007214:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007218:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800721a:	69fb      	ldr	r3, [r7, #28]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d077      	beq.n	8007310 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007220:	69fb      	ldr	r3, [r7, #28]
 8007222:	005a      	lsls	r2, r3, #1
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	085b      	lsrs	r3, r3, #1
 800722a:	441a      	add	r2, r3
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	fbb2 f3f3 	udiv	r3, r2, r3
 8007234:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007236:	69bb      	ldr	r3, [r7, #24]
 8007238:	2b0f      	cmp	r3, #15
 800723a:	d916      	bls.n	800726a <UART_SetConfig+0x4a6>
 800723c:	69bb      	ldr	r3, [r7, #24]
 800723e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007242:	d212      	bcs.n	800726a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007244:	69bb      	ldr	r3, [r7, #24]
 8007246:	b29b      	uxth	r3, r3
 8007248:	f023 030f 	bic.w	r3, r3, #15
 800724c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800724e:	69bb      	ldr	r3, [r7, #24]
 8007250:	085b      	lsrs	r3, r3, #1
 8007252:	b29b      	uxth	r3, r3
 8007254:	f003 0307 	and.w	r3, r3, #7
 8007258:	b29a      	uxth	r2, r3
 800725a:	8afb      	ldrh	r3, [r7, #22]
 800725c:	4313      	orrs	r3, r2
 800725e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	8afa      	ldrh	r2, [r7, #22]
 8007266:	60da      	str	r2, [r3, #12]
 8007268:	e052      	b.n	8007310 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800726a:	2301      	movs	r3, #1
 800726c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007270:	e04e      	b.n	8007310 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007272:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007276:	2b08      	cmp	r3, #8
 8007278:	d827      	bhi.n	80072ca <UART_SetConfig+0x506>
 800727a:	a201      	add	r2, pc, #4	@ (adr r2, 8007280 <UART_SetConfig+0x4bc>)
 800727c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007280:	080072a5 	.word	0x080072a5
 8007284:	080072ad 	.word	0x080072ad
 8007288:	080072b5 	.word	0x080072b5
 800728c:	080072cb 	.word	0x080072cb
 8007290:	080072bb 	.word	0x080072bb
 8007294:	080072cb 	.word	0x080072cb
 8007298:	080072cb 	.word	0x080072cb
 800729c:	080072cb 	.word	0x080072cb
 80072a0:	080072c3 	.word	0x080072c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072a4:	f7fc f950 	bl	8003548 <HAL_RCC_GetPCLK1Freq>
 80072a8:	61f8      	str	r0, [r7, #28]
        break;
 80072aa:	e014      	b.n	80072d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80072ac:	f7fc f962 	bl	8003574 <HAL_RCC_GetPCLK2Freq>
 80072b0:	61f8      	str	r0, [r7, #28]
        break;
 80072b2:	e010      	b.n	80072d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072b4:	4b1e      	ldr	r3, [pc, #120]	@ (8007330 <UART_SetConfig+0x56c>)
 80072b6:	61fb      	str	r3, [r7, #28]
        break;
 80072b8:	e00d      	b.n	80072d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80072ba:	f7fc f8ad 	bl	8003418 <HAL_RCC_GetSysClockFreq>
 80072be:	61f8      	str	r0, [r7, #28]
        break;
 80072c0:	e009      	b.n	80072d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80072c6:	61fb      	str	r3, [r7, #28]
        break;
 80072c8:	e005      	b.n	80072d6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80072ca:	2300      	movs	r3, #0
 80072cc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80072ce:	2301      	movs	r3, #1
 80072d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80072d4:	bf00      	nop
    }

    if (pclk != 0U)
 80072d6:	69fb      	ldr	r3, [r7, #28]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d019      	beq.n	8007310 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	085a      	lsrs	r2, r3, #1
 80072e2:	69fb      	ldr	r3, [r7, #28]
 80072e4:	441a      	add	r2, r3
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80072ee:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80072f0:	69bb      	ldr	r3, [r7, #24]
 80072f2:	2b0f      	cmp	r3, #15
 80072f4:	d909      	bls.n	800730a <UART_SetConfig+0x546>
 80072f6:	69bb      	ldr	r3, [r7, #24]
 80072f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072fc:	d205      	bcs.n	800730a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80072fe:	69bb      	ldr	r3, [r7, #24]
 8007300:	b29a      	uxth	r2, r3
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	60da      	str	r2, [r3, #12]
 8007308:	e002      	b.n	8007310 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2200      	movs	r2, #0
 8007314:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	2200      	movs	r2, #0
 800731a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800731c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007320:	4618      	mov	r0, r3
 8007322:	3728      	adds	r7, #40	@ 0x28
 8007324:	46bd      	mov	sp, r7
 8007326:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800732a:	bf00      	nop
 800732c:	40008000 	.word	0x40008000
 8007330:	00f42400 	.word	0x00f42400

08007334 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007334:	b480      	push	{r7}
 8007336:	b083      	sub	sp, #12
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007340:	f003 0308 	and.w	r3, r3, #8
 8007344:	2b00      	cmp	r3, #0
 8007346:	d00a      	beq.n	800735e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	430a      	orrs	r2, r1
 800735c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007362:	f003 0301 	and.w	r3, r3, #1
 8007366:	2b00      	cmp	r3, #0
 8007368:	d00a      	beq.n	8007380 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	685b      	ldr	r3, [r3, #4]
 8007370:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	430a      	orrs	r2, r1
 800737e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007384:	f003 0302 	and.w	r3, r3, #2
 8007388:	2b00      	cmp	r3, #0
 800738a:	d00a      	beq.n	80073a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	430a      	orrs	r2, r1
 80073a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073a6:	f003 0304 	and.w	r3, r3, #4
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d00a      	beq.n	80073c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	430a      	orrs	r2, r1
 80073c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073c8:	f003 0310 	and.w	r3, r3, #16
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d00a      	beq.n	80073e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	689b      	ldr	r3, [r3, #8]
 80073d6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	430a      	orrs	r2, r1
 80073e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073ea:	f003 0320 	and.w	r3, r3, #32
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d00a      	beq.n	8007408 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	430a      	orrs	r2, r1
 8007406:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800740c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007410:	2b00      	cmp	r3, #0
 8007412:	d01a      	beq.n	800744a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	430a      	orrs	r2, r1
 8007428:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800742e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007432:	d10a      	bne.n	800744a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	430a      	orrs	r2, r1
 8007448:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800744e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007452:	2b00      	cmp	r3, #0
 8007454:	d00a      	beq.n	800746c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	430a      	orrs	r2, r1
 800746a:	605a      	str	r2, [r3, #4]
  }
}
 800746c:	bf00      	nop
 800746e:	370c      	adds	r7, #12
 8007470:	46bd      	mov	sp, r7
 8007472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007476:	4770      	bx	lr

08007478 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b098      	sub	sp, #96	@ 0x60
 800747c:	af02      	add	r7, sp, #8
 800747e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2200      	movs	r2, #0
 8007484:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007488:	f7fa f934 	bl	80016f4 <HAL_GetTick>
 800748c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f003 0308 	and.w	r3, r3, #8
 8007498:	2b08      	cmp	r3, #8
 800749a:	d12e      	bne.n	80074fa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800749c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80074a0:	9300      	str	r3, [sp, #0]
 80074a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074a4:	2200      	movs	r2, #0
 80074a6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f000 f88c 	bl	80075c8 <UART_WaitOnFlagUntilTimeout>
 80074b0:	4603      	mov	r3, r0
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d021      	beq.n	80074fa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074be:	e853 3f00 	ldrex	r3, [r3]
 80074c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80074c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80074ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	461a      	mov	r2, r3
 80074d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80074d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80074d6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80074da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80074dc:	e841 2300 	strex	r3, r2, [r1]
 80074e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80074e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d1e6      	bne.n	80074b6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2220      	movs	r2, #32
 80074ec:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2200      	movs	r2, #0
 80074f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074f6:	2303      	movs	r3, #3
 80074f8:	e062      	b.n	80075c0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f003 0304 	and.w	r3, r3, #4
 8007504:	2b04      	cmp	r3, #4
 8007506:	d149      	bne.n	800759c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007508:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800750c:	9300      	str	r3, [sp, #0]
 800750e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007510:	2200      	movs	r2, #0
 8007512:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	f000 f856 	bl	80075c8 <UART_WaitOnFlagUntilTimeout>
 800751c:	4603      	mov	r3, r0
 800751e:	2b00      	cmp	r3, #0
 8007520:	d03c      	beq.n	800759c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800752a:	e853 3f00 	ldrex	r3, [r3]
 800752e:	623b      	str	r3, [r7, #32]
   return(result);
 8007530:	6a3b      	ldr	r3, [r7, #32]
 8007532:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007536:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	461a      	mov	r2, r3
 800753e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007540:	633b      	str	r3, [r7, #48]	@ 0x30
 8007542:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007544:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007546:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007548:	e841 2300 	strex	r3, r2, [r1]
 800754c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800754e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007550:	2b00      	cmp	r3, #0
 8007552:	d1e6      	bne.n	8007522 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	3308      	adds	r3, #8
 800755a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800755c:	693b      	ldr	r3, [r7, #16]
 800755e:	e853 3f00 	ldrex	r3, [r3]
 8007562:	60fb      	str	r3, [r7, #12]
   return(result);
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	f023 0301 	bic.w	r3, r3, #1
 800756a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	3308      	adds	r3, #8
 8007572:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007574:	61fa      	str	r2, [r7, #28]
 8007576:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007578:	69b9      	ldr	r1, [r7, #24]
 800757a:	69fa      	ldr	r2, [r7, #28]
 800757c:	e841 2300 	strex	r3, r2, [r1]
 8007580:	617b      	str	r3, [r7, #20]
   return(result);
 8007582:	697b      	ldr	r3, [r7, #20]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d1e5      	bne.n	8007554 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2220      	movs	r2, #32
 800758c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2200      	movs	r2, #0
 8007594:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007598:	2303      	movs	r3, #3
 800759a:	e011      	b.n	80075c0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2220      	movs	r2, #32
 80075a0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2220      	movs	r2, #32
 80075a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2200      	movs	r2, #0
 80075ae:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2200      	movs	r2, #0
 80075b4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2200      	movs	r2, #0
 80075ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80075be:	2300      	movs	r3, #0
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	3758      	adds	r7, #88	@ 0x58
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd80      	pop	{r7, pc}

080075c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b084      	sub	sp, #16
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	60f8      	str	r0, [r7, #12]
 80075d0:	60b9      	str	r1, [r7, #8]
 80075d2:	603b      	str	r3, [r7, #0]
 80075d4:	4613      	mov	r3, r2
 80075d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075d8:	e04f      	b.n	800767a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075da:	69bb      	ldr	r3, [r7, #24]
 80075dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075e0:	d04b      	beq.n	800767a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075e2:	f7fa f887 	bl	80016f4 <HAL_GetTick>
 80075e6:	4602      	mov	r2, r0
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	1ad3      	subs	r3, r2, r3
 80075ec:	69ba      	ldr	r2, [r7, #24]
 80075ee:	429a      	cmp	r2, r3
 80075f0:	d302      	bcc.n	80075f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80075f2:	69bb      	ldr	r3, [r7, #24]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d101      	bne.n	80075fc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80075f8:	2303      	movs	r3, #3
 80075fa:	e04e      	b.n	800769a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f003 0304 	and.w	r3, r3, #4
 8007606:	2b00      	cmp	r3, #0
 8007608:	d037      	beq.n	800767a <UART_WaitOnFlagUntilTimeout+0xb2>
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	2b80      	cmp	r3, #128	@ 0x80
 800760e:	d034      	beq.n	800767a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	2b40      	cmp	r3, #64	@ 0x40
 8007614:	d031      	beq.n	800767a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	69db      	ldr	r3, [r3, #28]
 800761c:	f003 0308 	and.w	r3, r3, #8
 8007620:	2b08      	cmp	r3, #8
 8007622:	d110      	bne.n	8007646 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	2208      	movs	r2, #8
 800762a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800762c:	68f8      	ldr	r0, [r7, #12]
 800762e:	f000 f838 	bl	80076a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2208      	movs	r2, #8
 8007636:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	2200      	movs	r2, #0
 800763e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007642:	2301      	movs	r3, #1
 8007644:	e029      	b.n	800769a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	69db      	ldr	r3, [r3, #28]
 800764c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007650:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007654:	d111      	bne.n	800767a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800765e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007660:	68f8      	ldr	r0, [r7, #12]
 8007662:	f000 f81e 	bl	80076a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2220      	movs	r2, #32
 800766a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	2200      	movs	r2, #0
 8007672:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007676:	2303      	movs	r3, #3
 8007678:	e00f      	b.n	800769a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	69da      	ldr	r2, [r3, #28]
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	4013      	ands	r3, r2
 8007684:	68ba      	ldr	r2, [r7, #8]
 8007686:	429a      	cmp	r2, r3
 8007688:	bf0c      	ite	eq
 800768a:	2301      	moveq	r3, #1
 800768c:	2300      	movne	r3, #0
 800768e:	b2db      	uxtb	r3, r3
 8007690:	461a      	mov	r2, r3
 8007692:	79fb      	ldrb	r3, [r7, #7]
 8007694:	429a      	cmp	r2, r3
 8007696:	d0a0      	beq.n	80075da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007698:	2300      	movs	r3, #0
}
 800769a:	4618      	mov	r0, r3
 800769c:	3710      	adds	r7, #16
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}

080076a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80076a2:	b480      	push	{r7}
 80076a4:	b095      	sub	sp, #84	@ 0x54
 80076a6:	af00      	add	r7, sp, #0
 80076a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076b2:	e853 3f00 	ldrex	r3, [r3]
 80076b6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80076b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	461a      	mov	r2, r3
 80076c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80076ca:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80076ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80076d0:	e841 2300 	strex	r3, r2, [r1]
 80076d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80076d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d1e6      	bne.n	80076aa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	3308      	adds	r3, #8
 80076e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e4:	6a3b      	ldr	r3, [r7, #32]
 80076e6:	e853 3f00 	ldrex	r3, [r3]
 80076ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80076ec:	69fb      	ldr	r3, [r7, #28]
 80076ee:	f023 0301 	bic.w	r3, r3, #1
 80076f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	3308      	adds	r3, #8
 80076fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80076fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80076fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007700:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007702:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007704:	e841 2300 	strex	r3, r2, [r1]
 8007708:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800770a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800770c:	2b00      	cmp	r3, #0
 800770e:	d1e5      	bne.n	80076dc <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007714:	2b01      	cmp	r3, #1
 8007716:	d118      	bne.n	800774a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	e853 3f00 	ldrex	r3, [r3]
 8007724:	60bb      	str	r3, [r7, #8]
   return(result);
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	f023 0310 	bic.w	r3, r3, #16
 800772c:	647b      	str	r3, [r7, #68]	@ 0x44
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	461a      	mov	r2, r3
 8007734:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007736:	61bb      	str	r3, [r7, #24]
 8007738:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773a:	6979      	ldr	r1, [r7, #20]
 800773c:	69ba      	ldr	r2, [r7, #24]
 800773e:	e841 2300 	strex	r3, r2, [r1]
 8007742:	613b      	str	r3, [r7, #16]
   return(result);
 8007744:	693b      	ldr	r3, [r7, #16]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d1e6      	bne.n	8007718 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2220      	movs	r2, #32
 800774e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2200      	movs	r2, #0
 8007756:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2200      	movs	r2, #0
 800775c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800775e:	bf00      	nop
 8007760:	3754      	adds	r7, #84	@ 0x54
 8007762:	46bd      	mov	sp, r7
 8007764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007768:	4770      	bx	lr

0800776a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800776a:	b580      	push	{r7, lr}
 800776c:	b084      	sub	sp, #16
 800776e:	af00      	add	r7, sp, #0
 8007770:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007776:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	2200      	movs	r2, #0
 800777c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	2200      	movs	r2, #0
 8007784:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007788:	68f8      	ldr	r0, [r7, #12]
 800778a:	f7ff fb05 	bl	8006d98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800778e:	bf00      	nop
 8007790:	3710      	adds	r7, #16
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}

08007796 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007796:	b580      	push	{r7, lr}
 8007798:	b088      	sub	sp, #32
 800779a:	af00      	add	r7, sp, #0
 800779c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	e853 3f00 	ldrex	r3, [r3]
 80077aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077b2:	61fb      	str	r3, [r7, #28]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	461a      	mov	r2, r3
 80077ba:	69fb      	ldr	r3, [r7, #28]
 80077bc:	61bb      	str	r3, [r7, #24]
 80077be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c0:	6979      	ldr	r1, [r7, #20]
 80077c2:	69ba      	ldr	r2, [r7, #24]
 80077c4:	e841 2300 	strex	r3, r2, [r1]
 80077c8:	613b      	str	r3, [r7, #16]
   return(result);
 80077ca:	693b      	ldr	r3, [r7, #16]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d1e6      	bne.n	800779e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2220      	movs	r2, #32
 80077d4:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2200      	movs	r2, #0
 80077da:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	f7ff fad1 	bl	8006d84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077e2:	bf00      	nop
 80077e4:	3720      	adds	r7, #32
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}

080077ea <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80077ea:	b480      	push	{r7}
 80077ec:	b083      	sub	sp, #12
 80077ee:	af00      	add	r7, sp, #0
 80077f0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80077f2:	bf00      	nop
 80077f4:	370c      	adds	r7, #12
 80077f6:	46bd      	mov	sp, r7
 80077f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fc:	4770      	bx	lr

080077fe <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80077fe:	b480      	push	{r7}
 8007800:	b085      	sub	sp, #20
 8007802:	af00      	add	r7, sp, #0
 8007804:	4603      	mov	r3, r0
 8007806:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007808:	2300      	movs	r3, #0
 800780a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800780c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007810:	2b84      	cmp	r3, #132	@ 0x84
 8007812:	d005      	beq.n	8007820 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007814:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	4413      	add	r3, r2
 800781c:	3303      	adds	r3, #3
 800781e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007820:	68fb      	ldr	r3, [r7, #12]
}
 8007822:	4618      	mov	r0, r3
 8007824:	3714      	adds	r7, #20
 8007826:	46bd      	mov	sp, r7
 8007828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782c:	4770      	bx	lr

0800782e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800782e:	b580      	push	{r7, lr}
 8007830:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007832:	f000 fb8d 	bl	8007f50 <vTaskStartScheduler>
  
  return osOK;
 8007836:	2300      	movs	r3, #0
}
 8007838:	4618      	mov	r0, r3
 800783a:	bd80      	pop	{r7, pc}

0800783c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800783c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800783e:	b089      	sub	sp, #36	@ 0x24
 8007840:	af04      	add	r7, sp, #16
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	695b      	ldr	r3, [r3, #20]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d020      	beq.n	8007890 <osThreadCreate+0x54>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	699b      	ldr	r3, [r3, #24]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d01c      	beq.n	8007890 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	685c      	ldr	r4, [r3, #4]
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	691e      	ldr	r6, [r3, #16]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007868:	4618      	mov	r0, r3
 800786a:	f7ff ffc8 	bl	80077fe <makeFreeRtosPriority>
 800786e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	695b      	ldr	r3, [r3, #20]
 8007874:	687a      	ldr	r2, [r7, #4]
 8007876:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007878:	9202      	str	r2, [sp, #8]
 800787a:	9301      	str	r3, [sp, #4]
 800787c:	9100      	str	r1, [sp, #0]
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	4632      	mov	r2, r6
 8007882:	4629      	mov	r1, r5
 8007884:	4620      	mov	r0, r4
 8007886:	f000 f8ed 	bl	8007a64 <xTaskCreateStatic>
 800788a:	4603      	mov	r3, r0
 800788c:	60fb      	str	r3, [r7, #12]
 800788e:	e01c      	b.n	80078ca <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	685c      	ldr	r4, [r3, #4]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800789c:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80078a4:	4618      	mov	r0, r3
 80078a6:	f7ff ffaa 	bl	80077fe <makeFreeRtosPriority>
 80078aa:	4602      	mov	r2, r0
 80078ac:	f107 030c 	add.w	r3, r7, #12
 80078b0:	9301      	str	r3, [sp, #4]
 80078b2:	9200      	str	r2, [sp, #0]
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	4632      	mov	r2, r6
 80078b8:	4629      	mov	r1, r5
 80078ba:	4620      	mov	r0, r4
 80078bc:	f000 f932 	bl	8007b24 <xTaskCreate>
 80078c0:	4603      	mov	r3, r0
 80078c2:	2b01      	cmp	r3, #1
 80078c4:	d001      	beq.n	80078ca <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80078c6:	2300      	movs	r3, #0
 80078c8:	e000      	b.n	80078cc <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80078ca:	68fb      	ldr	r3, [r7, #12]
}
 80078cc:	4618      	mov	r0, r3
 80078ce:	3714      	adds	r7, #20
 80078d0:	46bd      	mov	sp, r7
 80078d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080078d4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b084      	sub	sp, #16
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d001      	beq.n	80078ea <osDelay+0x16>
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	e000      	b.n	80078ec <osDelay+0x18>
 80078ea:	2301      	movs	r3, #1
 80078ec:	4618      	mov	r0, r3
 80078ee:	f000 faf9 	bl	8007ee4 <vTaskDelay>
  
  return osOK;
 80078f2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	3710      	adds	r7, #16
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bd80      	pop	{r7, pc}

080078fc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80078fc:	b480      	push	{r7}
 80078fe:	b083      	sub	sp, #12
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	f103 0208 	add.w	r2, r3, #8
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	f04f 32ff 	mov.w	r2, #4294967295
 8007914:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f103 0208 	add.w	r2, r3, #8
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	f103 0208 	add.w	r2, r3, #8
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2200      	movs	r2, #0
 800792e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007930:	bf00      	nop
 8007932:	370c      	adds	r7, #12
 8007934:	46bd      	mov	sp, r7
 8007936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793a:	4770      	bx	lr

0800793c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800793c:	b480      	push	{r7}
 800793e:	b083      	sub	sp, #12
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2200      	movs	r2, #0
 8007948:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800794a:	bf00      	nop
 800794c:	370c      	adds	r7, #12
 800794e:	46bd      	mov	sp, r7
 8007950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007954:	4770      	bx	lr

08007956 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007956:	b480      	push	{r7}
 8007958:	b085      	sub	sp, #20
 800795a:	af00      	add	r7, sp, #0
 800795c:	6078      	str	r0, [r7, #4]
 800795e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	68fa      	ldr	r2, [r7, #12]
 800796a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	689a      	ldr	r2, [r3, #8]
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	689b      	ldr	r3, [r3, #8]
 8007978:	683a      	ldr	r2, [r7, #0]
 800797a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	683a      	ldr	r2, [r7, #0]
 8007980:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	687a      	ldr	r2, [r7, #4]
 8007986:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	1c5a      	adds	r2, r3, #1
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	601a      	str	r2, [r3, #0]
}
 8007992:	bf00      	nop
 8007994:	3714      	adds	r7, #20
 8007996:	46bd      	mov	sp, r7
 8007998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799c:	4770      	bx	lr

0800799e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800799e:	b480      	push	{r7}
 80079a0:	b085      	sub	sp, #20
 80079a2:	af00      	add	r7, sp, #0
 80079a4:	6078      	str	r0, [r7, #4]
 80079a6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80079ae:	68bb      	ldr	r3, [r7, #8]
 80079b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079b4:	d103      	bne.n	80079be <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	691b      	ldr	r3, [r3, #16]
 80079ba:	60fb      	str	r3, [r7, #12]
 80079bc:	e00c      	b.n	80079d8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	3308      	adds	r3, #8
 80079c2:	60fb      	str	r3, [r7, #12]
 80079c4:	e002      	b.n	80079cc <vListInsert+0x2e>
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	685b      	ldr	r3, [r3, #4]
 80079ca:	60fb      	str	r3, [r7, #12]
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	68ba      	ldr	r2, [r7, #8]
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d2f6      	bcs.n	80079c6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	685a      	ldr	r2, [r3, #4]
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	685b      	ldr	r3, [r3, #4]
 80079e4:	683a      	ldr	r2, [r7, #0]
 80079e6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	68fa      	ldr	r2, [r7, #12]
 80079ec:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	683a      	ldr	r2, [r7, #0]
 80079f2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	687a      	ldr	r2, [r7, #4]
 80079f8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	1c5a      	adds	r2, r3, #1
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	601a      	str	r2, [r3, #0]
}
 8007a04:	bf00      	nop
 8007a06:	3714      	adds	r7, #20
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0e:	4770      	bx	lr

08007a10 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007a10:	b480      	push	{r7}
 8007a12:	b085      	sub	sp, #20
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	691b      	ldr	r3, [r3, #16]
 8007a1c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	687a      	ldr	r2, [r7, #4]
 8007a24:	6892      	ldr	r2, [r2, #8]
 8007a26:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	689b      	ldr	r3, [r3, #8]
 8007a2c:	687a      	ldr	r2, [r7, #4]
 8007a2e:	6852      	ldr	r2, [r2, #4]
 8007a30:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	685b      	ldr	r3, [r3, #4]
 8007a36:	687a      	ldr	r2, [r7, #4]
 8007a38:	429a      	cmp	r2, r3
 8007a3a:	d103      	bne.n	8007a44 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	689a      	ldr	r2, [r3, #8]
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2200      	movs	r2, #0
 8007a48:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	1e5a      	subs	r2, r3, #1
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
}
 8007a58:	4618      	mov	r0, r3
 8007a5a:	3714      	adds	r7, #20
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a62:	4770      	bx	lr

08007a64 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b08e      	sub	sp, #56	@ 0x38
 8007a68:	af04      	add	r7, sp, #16
 8007a6a:	60f8      	str	r0, [r7, #12]
 8007a6c:	60b9      	str	r1, [r7, #8]
 8007a6e:	607a      	str	r2, [r7, #4]
 8007a70:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007a72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d10b      	bne.n	8007a90 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007a78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a7c:	f383 8811 	msr	BASEPRI, r3
 8007a80:	f3bf 8f6f 	isb	sy
 8007a84:	f3bf 8f4f 	dsb	sy
 8007a88:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007a8a:	bf00      	nop
 8007a8c:	bf00      	nop
 8007a8e:	e7fd      	b.n	8007a8c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d10b      	bne.n	8007aae <xTaskCreateStatic+0x4a>
	__asm volatile
 8007a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a9a:	f383 8811 	msr	BASEPRI, r3
 8007a9e:	f3bf 8f6f 	isb	sy
 8007aa2:	f3bf 8f4f 	dsb	sy
 8007aa6:	61fb      	str	r3, [r7, #28]
}
 8007aa8:	bf00      	nop
 8007aaa:	bf00      	nop
 8007aac:	e7fd      	b.n	8007aaa <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007aae:	23a0      	movs	r3, #160	@ 0xa0
 8007ab0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	2ba0      	cmp	r3, #160	@ 0xa0
 8007ab6:	d00b      	beq.n	8007ad0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007ab8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007abc:	f383 8811 	msr	BASEPRI, r3
 8007ac0:	f3bf 8f6f 	isb	sy
 8007ac4:	f3bf 8f4f 	dsb	sy
 8007ac8:	61bb      	str	r3, [r7, #24]
}
 8007aca:	bf00      	nop
 8007acc:	bf00      	nop
 8007ace:	e7fd      	b.n	8007acc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007ad0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d01e      	beq.n	8007b16 <xTaskCreateStatic+0xb2>
 8007ad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d01b      	beq.n	8007b16 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ae0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ae4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007ae6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aea:	2202      	movs	r2, #2
 8007aec:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007af0:	2300      	movs	r3, #0
 8007af2:	9303      	str	r3, [sp, #12]
 8007af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007af6:	9302      	str	r3, [sp, #8]
 8007af8:	f107 0314 	add.w	r3, r7, #20
 8007afc:	9301      	str	r3, [sp, #4]
 8007afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b00:	9300      	str	r3, [sp, #0]
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	687a      	ldr	r2, [r7, #4]
 8007b06:	68b9      	ldr	r1, [r7, #8]
 8007b08:	68f8      	ldr	r0, [r7, #12]
 8007b0a:	f000 f851 	bl	8007bb0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007b0e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007b10:	f000 f8ee 	bl	8007cf0 <prvAddNewTaskToReadyList>
 8007b14:	e001      	b.n	8007b1a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007b16:	2300      	movs	r3, #0
 8007b18:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007b1a:	697b      	ldr	r3, [r7, #20]
	}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	3728      	adds	r7, #40	@ 0x28
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}

08007b24 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b08c      	sub	sp, #48	@ 0x30
 8007b28:	af04      	add	r7, sp, #16
 8007b2a:	60f8      	str	r0, [r7, #12]
 8007b2c:	60b9      	str	r1, [r7, #8]
 8007b2e:	603b      	str	r3, [r7, #0]
 8007b30:	4613      	mov	r3, r2
 8007b32:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007b34:	88fb      	ldrh	r3, [r7, #6]
 8007b36:	009b      	lsls	r3, r3, #2
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f000 ff8d 	bl	8008a58 <pvPortMalloc>
 8007b3e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d00e      	beq.n	8007b64 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007b46:	20a0      	movs	r0, #160	@ 0xa0
 8007b48:	f000 ff86 	bl	8008a58 <pvPortMalloc>
 8007b4c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007b4e:	69fb      	ldr	r3, [r7, #28]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d003      	beq.n	8007b5c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007b54:	69fb      	ldr	r3, [r7, #28]
 8007b56:	697a      	ldr	r2, [r7, #20]
 8007b58:	631a      	str	r2, [r3, #48]	@ 0x30
 8007b5a:	e005      	b.n	8007b68 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007b5c:	6978      	ldr	r0, [r7, #20]
 8007b5e:	f001 f849 	bl	8008bf4 <vPortFree>
 8007b62:	e001      	b.n	8007b68 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007b64:	2300      	movs	r3, #0
 8007b66:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007b68:	69fb      	ldr	r3, [r7, #28]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d017      	beq.n	8007b9e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007b6e:	69fb      	ldr	r3, [r7, #28]
 8007b70:	2200      	movs	r2, #0
 8007b72:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007b76:	88fa      	ldrh	r2, [r7, #6]
 8007b78:	2300      	movs	r3, #0
 8007b7a:	9303      	str	r3, [sp, #12]
 8007b7c:	69fb      	ldr	r3, [r7, #28]
 8007b7e:	9302      	str	r3, [sp, #8]
 8007b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b82:	9301      	str	r3, [sp, #4]
 8007b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b86:	9300      	str	r3, [sp, #0]
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	68b9      	ldr	r1, [r7, #8]
 8007b8c:	68f8      	ldr	r0, [r7, #12]
 8007b8e:	f000 f80f 	bl	8007bb0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007b92:	69f8      	ldr	r0, [r7, #28]
 8007b94:	f000 f8ac 	bl	8007cf0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007b98:	2301      	movs	r3, #1
 8007b9a:	61bb      	str	r3, [r7, #24]
 8007b9c:	e002      	b.n	8007ba4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8007ba2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007ba4:	69bb      	ldr	r3, [r7, #24]
	}
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	3720      	adds	r7, #32
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}
	...

08007bb0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b088      	sub	sp, #32
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	60f8      	str	r0, [r7, #12]
 8007bb8:	60b9      	str	r1, [r7, #8]
 8007bba:	607a      	str	r2, [r7, #4]
 8007bbc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007bc8:	3b01      	subs	r3, #1
 8007bca:	009b      	lsls	r3, r3, #2
 8007bcc:	4413      	add	r3, r2
 8007bce:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007bd0:	69bb      	ldr	r3, [r7, #24]
 8007bd2:	f023 0307 	bic.w	r3, r3, #7
 8007bd6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007bd8:	69bb      	ldr	r3, [r7, #24]
 8007bda:	f003 0307 	and.w	r3, r3, #7
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d00b      	beq.n	8007bfa <prvInitialiseNewTask+0x4a>
	__asm volatile
 8007be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be6:	f383 8811 	msr	BASEPRI, r3
 8007bea:	f3bf 8f6f 	isb	sy
 8007bee:	f3bf 8f4f 	dsb	sy
 8007bf2:	617b      	str	r3, [r7, #20]
}
 8007bf4:	bf00      	nop
 8007bf6:	bf00      	nop
 8007bf8:	e7fd      	b.n	8007bf6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d01f      	beq.n	8007c40 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007c00:	2300      	movs	r3, #0
 8007c02:	61fb      	str	r3, [r7, #28]
 8007c04:	e012      	b.n	8007c2c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007c06:	68ba      	ldr	r2, [r7, #8]
 8007c08:	69fb      	ldr	r3, [r7, #28]
 8007c0a:	4413      	add	r3, r2
 8007c0c:	7819      	ldrb	r1, [r3, #0]
 8007c0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c10:	69fb      	ldr	r3, [r7, #28]
 8007c12:	4413      	add	r3, r2
 8007c14:	3334      	adds	r3, #52	@ 0x34
 8007c16:	460a      	mov	r2, r1
 8007c18:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007c1a:	68ba      	ldr	r2, [r7, #8]
 8007c1c:	69fb      	ldr	r3, [r7, #28]
 8007c1e:	4413      	add	r3, r2
 8007c20:	781b      	ldrb	r3, [r3, #0]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d006      	beq.n	8007c34 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007c26:	69fb      	ldr	r3, [r7, #28]
 8007c28:	3301      	adds	r3, #1
 8007c2a:	61fb      	str	r3, [r7, #28]
 8007c2c:	69fb      	ldr	r3, [r7, #28]
 8007c2e:	2b0f      	cmp	r3, #15
 8007c30:	d9e9      	bls.n	8007c06 <prvInitialiseNewTask+0x56>
 8007c32:	e000      	b.n	8007c36 <prvInitialiseNewTask+0x86>
			{
				break;
 8007c34:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c38:	2200      	movs	r2, #0
 8007c3a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007c3e:	e003      	b.n	8007c48 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c42:	2200      	movs	r2, #0
 8007c44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007c48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c4a:	2b06      	cmp	r3, #6
 8007c4c:	d901      	bls.n	8007c52 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007c4e:	2306      	movs	r3, #6
 8007c50:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c56:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c5c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c60:	2200      	movs	r2, #0
 8007c62:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c66:	3304      	adds	r3, #4
 8007c68:	4618      	mov	r0, r3
 8007c6a:	f7ff fe67 	bl	800793c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c70:	3318      	adds	r3, #24
 8007c72:	4618      	mov	r0, r3
 8007c74:	f7ff fe62 	bl	800793c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c7c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c80:	f1c3 0207 	rsb	r2, r3, #7
 8007c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c86:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c8c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c90:	2200      	movs	r2, #0
 8007c92:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca0:	334c      	adds	r3, #76	@ 0x4c
 8007ca2:	224c      	movs	r2, #76	@ 0x4c
 8007ca4:	2100      	movs	r1, #0
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	f001 fddc 	bl	8009864 <memset>
 8007cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cae:	4a0d      	ldr	r2, [pc, #52]	@ (8007ce4 <prvInitialiseNewTask+0x134>)
 8007cb0:	651a      	str	r2, [r3, #80]	@ 0x50
 8007cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cb4:	4a0c      	ldr	r2, [pc, #48]	@ (8007ce8 <prvInitialiseNewTask+0x138>)
 8007cb6:	655a      	str	r2, [r3, #84]	@ 0x54
 8007cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cba:	4a0c      	ldr	r2, [pc, #48]	@ (8007cec <prvInitialiseNewTask+0x13c>)
 8007cbc:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007cbe:	683a      	ldr	r2, [r7, #0]
 8007cc0:	68f9      	ldr	r1, [r7, #12]
 8007cc2:	69b8      	ldr	r0, [r7, #24]
 8007cc4:	f000 fcba 	bl	800863c <pxPortInitialiseStack>
 8007cc8:	4602      	mov	r2, r0
 8007cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ccc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007cce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d002      	beq.n	8007cda <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007cd8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007cda:	bf00      	nop
 8007cdc:	3720      	adds	r7, #32
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}
 8007ce2:	bf00      	nop
 8007ce4:	200016ec 	.word	0x200016ec
 8007ce8:	20001754 	.word	0x20001754
 8007cec:	200017bc 	.word	0x200017bc

08007cf0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b082      	sub	sp, #8
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007cf8:	f000 fdce 	bl	8008898 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007cfc:	4b2a      	ldr	r3, [pc, #168]	@ (8007da8 <prvAddNewTaskToReadyList+0xb8>)
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	3301      	adds	r3, #1
 8007d02:	4a29      	ldr	r2, [pc, #164]	@ (8007da8 <prvAddNewTaskToReadyList+0xb8>)
 8007d04:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007d06:	4b29      	ldr	r3, [pc, #164]	@ (8007dac <prvAddNewTaskToReadyList+0xbc>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d109      	bne.n	8007d22 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007d0e:	4a27      	ldr	r2, [pc, #156]	@ (8007dac <prvAddNewTaskToReadyList+0xbc>)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007d14:	4b24      	ldr	r3, [pc, #144]	@ (8007da8 <prvAddNewTaskToReadyList+0xb8>)
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	2b01      	cmp	r3, #1
 8007d1a:	d110      	bne.n	8007d3e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007d1c:	f000 fb64 	bl	80083e8 <prvInitialiseTaskLists>
 8007d20:	e00d      	b.n	8007d3e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007d22:	4b23      	ldr	r3, [pc, #140]	@ (8007db0 <prvAddNewTaskToReadyList+0xc0>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d109      	bne.n	8007d3e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007d2a:	4b20      	ldr	r3, [pc, #128]	@ (8007dac <prvAddNewTaskToReadyList+0xbc>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d34:	429a      	cmp	r2, r3
 8007d36:	d802      	bhi.n	8007d3e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007d38:	4a1c      	ldr	r2, [pc, #112]	@ (8007dac <prvAddNewTaskToReadyList+0xbc>)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007d3e:	4b1d      	ldr	r3, [pc, #116]	@ (8007db4 <prvAddNewTaskToReadyList+0xc4>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	3301      	adds	r3, #1
 8007d44:	4a1b      	ldr	r2, [pc, #108]	@ (8007db4 <prvAddNewTaskToReadyList+0xc4>)
 8007d46:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	409a      	lsls	r2, r3
 8007d50:	4b19      	ldr	r3, [pc, #100]	@ (8007db8 <prvAddNewTaskToReadyList+0xc8>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4313      	orrs	r3, r2
 8007d56:	4a18      	ldr	r2, [pc, #96]	@ (8007db8 <prvAddNewTaskToReadyList+0xc8>)
 8007d58:	6013      	str	r3, [r2, #0]
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d5e:	4613      	mov	r3, r2
 8007d60:	009b      	lsls	r3, r3, #2
 8007d62:	4413      	add	r3, r2
 8007d64:	009b      	lsls	r3, r3, #2
 8007d66:	4a15      	ldr	r2, [pc, #84]	@ (8007dbc <prvAddNewTaskToReadyList+0xcc>)
 8007d68:	441a      	add	r2, r3
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	3304      	adds	r3, #4
 8007d6e:	4619      	mov	r1, r3
 8007d70:	4610      	mov	r0, r2
 8007d72:	f7ff fdf0 	bl	8007956 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007d76:	f000 fdc1 	bl	80088fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007db0 <prvAddNewTaskToReadyList+0xc0>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d00e      	beq.n	8007da0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007d82:	4b0a      	ldr	r3, [pc, #40]	@ (8007dac <prvAddNewTaskToReadyList+0xbc>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d8c:	429a      	cmp	r2, r3
 8007d8e:	d207      	bcs.n	8007da0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007d90:	4b0b      	ldr	r3, [pc, #44]	@ (8007dc0 <prvAddNewTaskToReadyList+0xd0>)
 8007d92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d96:	601a      	str	r2, [r3, #0]
 8007d98:	f3bf 8f4f 	dsb	sy
 8007d9c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007da0:	bf00      	nop
 8007da2:	3708      	adds	r7, #8
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}
 8007da8:	20000ae0 	.word	0x20000ae0
 8007dac:	200009e0 	.word	0x200009e0
 8007db0:	20000aec 	.word	0x20000aec
 8007db4:	20000afc 	.word	0x20000afc
 8007db8:	20000ae8 	.word	0x20000ae8
 8007dbc:	200009e4 	.word	0x200009e4
 8007dc0:	e000ed04 	.word	0xe000ed04

08007dc4 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b084      	sub	sp, #16
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8007dcc:	f000 fd64 	bl	8008898 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d102      	bne.n	8007ddc <vTaskDelete+0x18>
 8007dd6:	4b39      	ldr	r3, [pc, #228]	@ (8007ebc <vTaskDelete+0xf8>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	e000      	b.n	8007dde <vTaskDelete+0x1a>
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	3304      	adds	r3, #4
 8007de4:	4618      	mov	r0, r3
 8007de6:	f7ff fe13 	bl	8007a10 <uxListRemove>
 8007dea:	4603      	mov	r3, r0
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d115      	bne.n	8007e1c <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007df4:	4932      	ldr	r1, [pc, #200]	@ (8007ec0 <vTaskDelete+0xfc>)
 8007df6:	4613      	mov	r3, r2
 8007df8:	009b      	lsls	r3, r3, #2
 8007dfa:	4413      	add	r3, r2
 8007dfc:	009b      	lsls	r3, r3, #2
 8007dfe:	440b      	add	r3, r1
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d10a      	bne.n	8007e1c <vTaskDelete+0x58>
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e10:	43da      	mvns	r2, r3
 8007e12:	4b2c      	ldr	r3, [pc, #176]	@ (8007ec4 <vTaskDelete+0x100>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	4013      	ands	r3, r2
 8007e18:	4a2a      	ldr	r2, [pc, #168]	@ (8007ec4 <vTaskDelete+0x100>)
 8007e1a:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d004      	beq.n	8007e2e <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	3318      	adds	r3, #24
 8007e28:	4618      	mov	r0, r3
 8007e2a:	f7ff fdf1 	bl	8007a10 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8007e2e:	4b26      	ldr	r3, [pc, #152]	@ (8007ec8 <vTaskDelete+0x104>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	3301      	adds	r3, #1
 8007e34:	4a24      	ldr	r2, [pc, #144]	@ (8007ec8 <vTaskDelete+0x104>)
 8007e36:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8007e38:	4b20      	ldr	r3, [pc, #128]	@ (8007ebc <vTaskDelete+0xf8>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	68fa      	ldr	r2, [r7, #12]
 8007e3e:	429a      	cmp	r2, r3
 8007e40:	d10b      	bne.n	8007e5a <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	3304      	adds	r3, #4
 8007e46:	4619      	mov	r1, r3
 8007e48:	4820      	ldr	r0, [pc, #128]	@ (8007ecc <vTaskDelete+0x108>)
 8007e4a:	f7ff fd84 	bl	8007956 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8007e4e:	4b20      	ldr	r3, [pc, #128]	@ (8007ed0 <vTaskDelete+0x10c>)
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	3301      	adds	r3, #1
 8007e54:	4a1e      	ldr	r2, [pc, #120]	@ (8007ed0 <vTaskDelete+0x10c>)
 8007e56:	6013      	str	r3, [r2, #0]
 8007e58:	e009      	b.n	8007e6e <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8007e5a:	4b1e      	ldr	r3, [pc, #120]	@ (8007ed4 <vTaskDelete+0x110>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	3b01      	subs	r3, #1
 8007e60:	4a1c      	ldr	r2, [pc, #112]	@ (8007ed4 <vTaskDelete+0x110>)
 8007e62:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8007e64:	68f8      	ldr	r0, [r7, #12]
 8007e66:	f000 fb2d 	bl	80084c4 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8007e6a:	f000 fb61 	bl	8008530 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8007e6e:	f000 fd45 	bl	80088fc <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8007e72:	4b19      	ldr	r3, [pc, #100]	@ (8007ed8 <vTaskDelete+0x114>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d01c      	beq.n	8007eb4 <vTaskDelete+0xf0>
		{
			if( pxTCB == pxCurrentTCB )
 8007e7a:	4b10      	ldr	r3, [pc, #64]	@ (8007ebc <vTaskDelete+0xf8>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	68fa      	ldr	r2, [r7, #12]
 8007e80:	429a      	cmp	r2, r3
 8007e82:	d117      	bne.n	8007eb4 <vTaskDelete+0xf0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8007e84:	4b15      	ldr	r3, [pc, #84]	@ (8007edc <vTaskDelete+0x118>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d00b      	beq.n	8007ea4 <vTaskDelete+0xe0>
	__asm volatile
 8007e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e90:	f383 8811 	msr	BASEPRI, r3
 8007e94:	f3bf 8f6f 	isb	sy
 8007e98:	f3bf 8f4f 	dsb	sy
 8007e9c:	60bb      	str	r3, [r7, #8]
}
 8007e9e:	bf00      	nop
 8007ea0:	bf00      	nop
 8007ea2:	e7fd      	b.n	8007ea0 <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 8007ea4:	4b0e      	ldr	r3, [pc, #56]	@ (8007ee0 <vTaskDelete+0x11c>)
 8007ea6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007eaa:	601a      	str	r2, [r3, #0]
 8007eac:	f3bf 8f4f 	dsb	sy
 8007eb0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007eb4:	bf00      	nop
 8007eb6:	3710      	adds	r7, #16
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}
 8007ebc:	200009e0 	.word	0x200009e0
 8007ec0:	200009e4 	.word	0x200009e4
 8007ec4:	20000ae8 	.word	0x20000ae8
 8007ec8:	20000afc 	.word	0x20000afc
 8007ecc:	20000ab4 	.word	0x20000ab4
 8007ed0:	20000ac8 	.word	0x20000ac8
 8007ed4:	20000ae0 	.word	0x20000ae0
 8007ed8:	20000aec 	.word	0x20000aec
 8007edc:	20000b08 	.word	0x20000b08
 8007ee0:	e000ed04 	.word	0xe000ed04

08007ee4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b084      	sub	sp, #16
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007eec:	2300      	movs	r3, #0
 8007eee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d018      	beq.n	8007f28 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007ef6:	4b14      	ldr	r3, [pc, #80]	@ (8007f48 <vTaskDelay+0x64>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d00b      	beq.n	8007f16 <vTaskDelay+0x32>
	__asm volatile
 8007efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f02:	f383 8811 	msr	BASEPRI, r3
 8007f06:	f3bf 8f6f 	isb	sy
 8007f0a:	f3bf 8f4f 	dsb	sy
 8007f0e:	60bb      	str	r3, [r7, #8]
}
 8007f10:	bf00      	nop
 8007f12:	bf00      	nop
 8007f14:	e7fd      	b.n	8007f12 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007f16:	f000 f885 	bl	8008024 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007f1a:	2100      	movs	r1, #0
 8007f1c:	6878      	ldr	r0, [r7, #4]
 8007f1e:	f000 fb27 	bl	8008570 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007f22:	f000 f88d 	bl	8008040 <xTaskResumeAll>
 8007f26:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d107      	bne.n	8007f3e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007f2e:	4b07      	ldr	r3, [pc, #28]	@ (8007f4c <vTaskDelay+0x68>)
 8007f30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f34:	601a      	str	r2, [r3, #0]
 8007f36:	f3bf 8f4f 	dsb	sy
 8007f3a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007f3e:	bf00      	nop
 8007f40:	3710      	adds	r7, #16
 8007f42:	46bd      	mov	sp, r7
 8007f44:	bd80      	pop	{r7, pc}
 8007f46:	bf00      	nop
 8007f48:	20000b08 	.word	0x20000b08
 8007f4c:	e000ed04 	.word	0xe000ed04

08007f50 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b08a      	sub	sp, #40	@ 0x28
 8007f54:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007f56:	2300      	movs	r3, #0
 8007f58:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007f5e:	463a      	mov	r2, r7
 8007f60:	1d39      	adds	r1, r7, #4
 8007f62:	f107 0308 	add.w	r3, r7, #8
 8007f66:	4618      	mov	r0, r3
 8007f68:	f7f8 fb20 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007f6c:	6839      	ldr	r1, [r7, #0]
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	68ba      	ldr	r2, [r7, #8]
 8007f72:	9202      	str	r2, [sp, #8]
 8007f74:	9301      	str	r3, [sp, #4]
 8007f76:	2300      	movs	r3, #0
 8007f78:	9300      	str	r3, [sp, #0]
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	460a      	mov	r2, r1
 8007f7e:	4921      	ldr	r1, [pc, #132]	@ (8008004 <vTaskStartScheduler+0xb4>)
 8007f80:	4821      	ldr	r0, [pc, #132]	@ (8008008 <vTaskStartScheduler+0xb8>)
 8007f82:	f7ff fd6f 	bl	8007a64 <xTaskCreateStatic>
 8007f86:	4603      	mov	r3, r0
 8007f88:	4a20      	ldr	r2, [pc, #128]	@ (800800c <vTaskStartScheduler+0xbc>)
 8007f8a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007f8c:	4b1f      	ldr	r3, [pc, #124]	@ (800800c <vTaskStartScheduler+0xbc>)
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d002      	beq.n	8007f9a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007f94:	2301      	movs	r3, #1
 8007f96:	617b      	str	r3, [r7, #20]
 8007f98:	e001      	b.n	8007f9e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	d11b      	bne.n	8007fdc <vTaskStartScheduler+0x8c>
	__asm volatile
 8007fa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fa8:	f383 8811 	msr	BASEPRI, r3
 8007fac:	f3bf 8f6f 	isb	sy
 8007fb0:	f3bf 8f4f 	dsb	sy
 8007fb4:	613b      	str	r3, [r7, #16]
}
 8007fb6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007fb8:	4b15      	ldr	r3, [pc, #84]	@ (8008010 <vTaskStartScheduler+0xc0>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	334c      	adds	r3, #76	@ 0x4c
 8007fbe:	4a15      	ldr	r2, [pc, #84]	@ (8008014 <vTaskStartScheduler+0xc4>)
 8007fc0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007fc2:	4b15      	ldr	r3, [pc, #84]	@ (8008018 <vTaskStartScheduler+0xc8>)
 8007fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8007fc8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007fca:	4b14      	ldr	r3, [pc, #80]	@ (800801c <vTaskStartScheduler+0xcc>)
 8007fcc:	2201      	movs	r2, #1
 8007fce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007fd0:	4b13      	ldr	r3, [pc, #76]	@ (8008020 <vTaskStartScheduler+0xd0>)
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007fd6:	f000 fbbb 	bl	8008750 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007fda:	e00f      	b.n	8007ffc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fe2:	d10b      	bne.n	8007ffc <vTaskStartScheduler+0xac>
	__asm volatile
 8007fe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fe8:	f383 8811 	msr	BASEPRI, r3
 8007fec:	f3bf 8f6f 	isb	sy
 8007ff0:	f3bf 8f4f 	dsb	sy
 8007ff4:	60fb      	str	r3, [r7, #12]
}
 8007ff6:	bf00      	nop
 8007ff8:	bf00      	nop
 8007ffa:	e7fd      	b.n	8007ff8 <vTaskStartScheduler+0xa8>
}
 8007ffc:	bf00      	nop
 8007ffe:	3718      	adds	r7, #24
 8008000:	46bd      	mov	sp, r7
 8008002:	bd80      	pop	{r7, pc}
 8008004:	0800a8fc 	.word	0x0800a8fc
 8008008:	080083b9 	.word	0x080083b9
 800800c:	20000b04 	.word	0x20000b04
 8008010:	200009e0 	.word	0x200009e0
 8008014:	20000028 	.word	0x20000028
 8008018:	20000b00 	.word	0x20000b00
 800801c:	20000aec 	.word	0x20000aec
 8008020:	20000ae4 	.word	0x20000ae4

08008024 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008024:	b480      	push	{r7}
 8008026:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008028:	4b04      	ldr	r3, [pc, #16]	@ (800803c <vTaskSuspendAll+0x18>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	3301      	adds	r3, #1
 800802e:	4a03      	ldr	r2, [pc, #12]	@ (800803c <vTaskSuspendAll+0x18>)
 8008030:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008032:	bf00      	nop
 8008034:	46bd      	mov	sp, r7
 8008036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803a:	4770      	bx	lr
 800803c:	20000b08 	.word	0x20000b08

08008040 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b084      	sub	sp, #16
 8008044:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008046:	2300      	movs	r3, #0
 8008048:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800804a:	2300      	movs	r3, #0
 800804c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800804e:	4b42      	ldr	r3, [pc, #264]	@ (8008158 <xTaskResumeAll+0x118>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d10b      	bne.n	800806e <xTaskResumeAll+0x2e>
	__asm volatile
 8008056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800805a:	f383 8811 	msr	BASEPRI, r3
 800805e:	f3bf 8f6f 	isb	sy
 8008062:	f3bf 8f4f 	dsb	sy
 8008066:	603b      	str	r3, [r7, #0]
}
 8008068:	bf00      	nop
 800806a:	bf00      	nop
 800806c:	e7fd      	b.n	800806a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800806e:	f000 fc13 	bl	8008898 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008072:	4b39      	ldr	r3, [pc, #228]	@ (8008158 <xTaskResumeAll+0x118>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	3b01      	subs	r3, #1
 8008078:	4a37      	ldr	r2, [pc, #220]	@ (8008158 <xTaskResumeAll+0x118>)
 800807a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800807c:	4b36      	ldr	r3, [pc, #216]	@ (8008158 <xTaskResumeAll+0x118>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d161      	bne.n	8008148 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008084:	4b35      	ldr	r3, [pc, #212]	@ (800815c <xTaskResumeAll+0x11c>)
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d05d      	beq.n	8008148 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800808c:	e02e      	b.n	80080ec <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800808e:	4b34      	ldr	r3, [pc, #208]	@ (8008160 <xTaskResumeAll+0x120>)
 8008090:	68db      	ldr	r3, [r3, #12]
 8008092:	68db      	ldr	r3, [r3, #12]
 8008094:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	3318      	adds	r3, #24
 800809a:	4618      	mov	r0, r3
 800809c:	f7ff fcb8 	bl	8007a10 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	3304      	adds	r3, #4
 80080a4:	4618      	mov	r0, r3
 80080a6:	f7ff fcb3 	bl	8007a10 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080ae:	2201      	movs	r2, #1
 80080b0:	409a      	lsls	r2, r3
 80080b2:	4b2c      	ldr	r3, [pc, #176]	@ (8008164 <xTaskResumeAll+0x124>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	4313      	orrs	r3, r2
 80080b8:	4a2a      	ldr	r2, [pc, #168]	@ (8008164 <xTaskResumeAll+0x124>)
 80080ba:	6013      	str	r3, [r2, #0]
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080c0:	4613      	mov	r3, r2
 80080c2:	009b      	lsls	r3, r3, #2
 80080c4:	4413      	add	r3, r2
 80080c6:	009b      	lsls	r3, r3, #2
 80080c8:	4a27      	ldr	r2, [pc, #156]	@ (8008168 <xTaskResumeAll+0x128>)
 80080ca:	441a      	add	r2, r3
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	3304      	adds	r3, #4
 80080d0:	4619      	mov	r1, r3
 80080d2:	4610      	mov	r0, r2
 80080d4:	f7ff fc3f 	bl	8007956 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080dc:	4b23      	ldr	r3, [pc, #140]	@ (800816c <xTaskResumeAll+0x12c>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080e2:	429a      	cmp	r2, r3
 80080e4:	d302      	bcc.n	80080ec <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80080e6:	4b22      	ldr	r3, [pc, #136]	@ (8008170 <xTaskResumeAll+0x130>)
 80080e8:	2201      	movs	r2, #1
 80080ea:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80080ec:	4b1c      	ldr	r3, [pc, #112]	@ (8008160 <xTaskResumeAll+0x120>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d1cc      	bne.n	800808e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d001      	beq.n	80080fe <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80080fa:	f000 fa19 	bl	8008530 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80080fe:	4b1d      	ldr	r3, [pc, #116]	@ (8008174 <xTaskResumeAll+0x134>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d010      	beq.n	800812c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800810a:	f000 f837 	bl	800817c <xTaskIncrementTick>
 800810e:	4603      	mov	r3, r0
 8008110:	2b00      	cmp	r3, #0
 8008112:	d002      	beq.n	800811a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008114:	4b16      	ldr	r3, [pc, #88]	@ (8008170 <xTaskResumeAll+0x130>)
 8008116:	2201      	movs	r2, #1
 8008118:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	3b01      	subs	r3, #1
 800811e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d1f1      	bne.n	800810a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008126:	4b13      	ldr	r3, [pc, #76]	@ (8008174 <xTaskResumeAll+0x134>)
 8008128:	2200      	movs	r2, #0
 800812a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800812c:	4b10      	ldr	r3, [pc, #64]	@ (8008170 <xTaskResumeAll+0x130>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d009      	beq.n	8008148 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008134:	2301      	movs	r3, #1
 8008136:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008138:	4b0f      	ldr	r3, [pc, #60]	@ (8008178 <xTaskResumeAll+0x138>)
 800813a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800813e:	601a      	str	r2, [r3, #0]
 8008140:	f3bf 8f4f 	dsb	sy
 8008144:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008148:	f000 fbd8 	bl	80088fc <vPortExitCritical>

	return xAlreadyYielded;
 800814c:	68bb      	ldr	r3, [r7, #8]
}
 800814e:	4618      	mov	r0, r3
 8008150:	3710      	adds	r7, #16
 8008152:	46bd      	mov	sp, r7
 8008154:	bd80      	pop	{r7, pc}
 8008156:	bf00      	nop
 8008158:	20000b08 	.word	0x20000b08
 800815c:	20000ae0 	.word	0x20000ae0
 8008160:	20000aa0 	.word	0x20000aa0
 8008164:	20000ae8 	.word	0x20000ae8
 8008168:	200009e4 	.word	0x200009e4
 800816c:	200009e0 	.word	0x200009e0
 8008170:	20000af4 	.word	0x20000af4
 8008174:	20000af0 	.word	0x20000af0
 8008178:	e000ed04 	.word	0xe000ed04

0800817c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b086      	sub	sp, #24
 8008180:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008182:	2300      	movs	r3, #0
 8008184:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008186:	4b4f      	ldr	r3, [pc, #316]	@ (80082c4 <xTaskIncrementTick+0x148>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	2b00      	cmp	r3, #0
 800818c:	f040 808f 	bne.w	80082ae <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008190:	4b4d      	ldr	r3, [pc, #308]	@ (80082c8 <xTaskIncrementTick+0x14c>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	3301      	adds	r3, #1
 8008196:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008198:	4a4b      	ldr	r2, [pc, #300]	@ (80082c8 <xTaskIncrementTick+0x14c>)
 800819a:	693b      	ldr	r3, [r7, #16]
 800819c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800819e:	693b      	ldr	r3, [r7, #16]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d121      	bne.n	80081e8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80081a4:	4b49      	ldr	r3, [pc, #292]	@ (80082cc <xTaskIncrementTick+0x150>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d00b      	beq.n	80081c6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80081ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081b2:	f383 8811 	msr	BASEPRI, r3
 80081b6:	f3bf 8f6f 	isb	sy
 80081ba:	f3bf 8f4f 	dsb	sy
 80081be:	603b      	str	r3, [r7, #0]
}
 80081c0:	bf00      	nop
 80081c2:	bf00      	nop
 80081c4:	e7fd      	b.n	80081c2 <xTaskIncrementTick+0x46>
 80081c6:	4b41      	ldr	r3, [pc, #260]	@ (80082cc <xTaskIncrementTick+0x150>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	60fb      	str	r3, [r7, #12]
 80081cc:	4b40      	ldr	r3, [pc, #256]	@ (80082d0 <xTaskIncrementTick+0x154>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	4a3e      	ldr	r2, [pc, #248]	@ (80082cc <xTaskIncrementTick+0x150>)
 80081d2:	6013      	str	r3, [r2, #0]
 80081d4:	4a3e      	ldr	r2, [pc, #248]	@ (80082d0 <xTaskIncrementTick+0x154>)
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	6013      	str	r3, [r2, #0]
 80081da:	4b3e      	ldr	r3, [pc, #248]	@ (80082d4 <xTaskIncrementTick+0x158>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	3301      	adds	r3, #1
 80081e0:	4a3c      	ldr	r2, [pc, #240]	@ (80082d4 <xTaskIncrementTick+0x158>)
 80081e2:	6013      	str	r3, [r2, #0]
 80081e4:	f000 f9a4 	bl	8008530 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80081e8:	4b3b      	ldr	r3, [pc, #236]	@ (80082d8 <xTaskIncrementTick+0x15c>)
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	693a      	ldr	r2, [r7, #16]
 80081ee:	429a      	cmp	r2, r3
 80081f0:	d348      	bcc.n	8008284 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80081f2:	4b36      	ldr	r3, [pc, #216]	@ (80082cc <xTaskIncrementTick+0x150>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d104      	bne.n	8008206 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081fc:	4b36      	ldr	r3, [pc, #216]	@ (80082d8 <xTaskIncrementTick+0x15c>)
 80081fe:	f04f 32ff 	mov.w	r2, #4294967295
 8008202:	601a      	str	r2, [r3, #0]
					break;
 8008204:	e03e      	b.n	8008284 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008206:	4b31      	ldr	r3, [pc, #196]	@ (80082cc <xTaskIncrementTick+0x150>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	68db      	ldr	r3, [r3, #12]
 800820c:	68db      	ldr	r3, [r3, #12]
 800820e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	685b      	ldr	r3, [r3, #4]
 8008214:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008216:	693a      	ldr	r2, [r7, #16]
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	429a      	cmp	r2, r3
 800821c:	d203      	bcs.n	8008226 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800821e:	4a2e      	ldr	r2, [pc, #184]	@ (80082d8 <xTaskIncrementTick+0x15c>)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008224:	e02e      	b.n	8008284 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	3304      	adds	r3, #4
 800822a:	4618      	mov	r0, r3
 800822c:	f7ff fbf0 	bl	8007a10 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008234:	2b00      	cmp	r3, #0
 8008236:	d004      	beq.n	8008242 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	3318      	adds	r3, #24
 800823c:	4618      	mov	r0, r3
 800823e:	f7ff fbe7 	bl	8007a10 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008242:	68bb      	ldr	r3, [r7, #8]
 8008244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008246:	2201      	movs	r2, #1
 8008248:	409a      	lsls	r2, r3
 800824a:	4b24      	ldr	r3, [pc, #144]	@ (80082dc <xTaskIncrementTick+0x160>)
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	4313      	orrs	r3, r2
 8008250:	4a22      	ldr	r2, [pc, #136]	@ (80082dc <xTaskIncrementTick+0x160>)
 8008252:	6013      	str	r3, [r2, #0]
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008258:	4613      	mov	r3, r2
 800825a:	009b      	lsls	r3, r3, #2
 800825c:	4413      	add	r3, r2
 800825e:	009b      	lsls	r3, r3, #2
 8008260:	4a1f      	ldr	r2, [pc, #124]	@ (80082e0 <xTaskIncrementTick+0x164>)
 8008262:	441a      	add	r2, r3
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	3304      	adds	r3, #4
 8008268:	4619      	mov	r1, r3
 800826a:	4610      	mov	r0, r2
 800826c:	f7ff fb73 	bl	8007956 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008274:	4b1b      	ldr	r3, [pc, #108]	@ (80082e4 <xTaskIncrementTick+0x168>)
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800827a:	429a      	cmp	r2, r3
 800827c:	d3b9      	bcc.n	80081f2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800827e:	2301      	movs	r3, #1
 8008280:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008282:	e7b6      	b.n	80081f2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008284:	4b17      	ldr	r3, [pc, #92]	@ (80082e4 <xTaskIncrementTick+0x168>)
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800828a:	4915      	ldr	r1, [pc, #84]	@ (80082e0 <xTaskIncrementTick+0x164>)
 800828c:	4613      	mov	r3, r2
 800828e:	009b      	lsls	r3, r3, #2
 8008290:	4413      	add	r3, r2
 8008292:	009b      	lsls	r3, r3, #2
 8008294:	440b      	add	r3, r1
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	2b01      	cmp	r3, #1
 800829a:	d901      	bls.n	80082a0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800829c:	2301      	movs	r3, #1
 800829e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80082a0:	4b11      	ldr	r3, [pc, #68]	@ (80082e8 <xTaskIncrementTick+0x16c>)
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d007      	beq.n	80082b8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80082a8:	2301      	movs	r3, #1
 80082aa:	617b      	str	r3, [r7, #20]
 80082ac:	e004      	b.n	80082b8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80082ae:	4b0f      	ldr	r3, [pc, #60]	@ (80082ec <xTaskIncrementTick+0x170>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	3301      	adds	r3, #1
 80082b4:	4a0d      	ldr	r2, [pc, #52]	@ (80082ec <xTaskIncrementTick+0x170>)
 80082b6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80082b8:	697b      	ldr	r3, [r7, #20]
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	3718      	adds	r7, #24
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}
 80082c2:	bf00      	nop
 80082c4:	20000b08 	.word	0x20000b08
 80082c8:	20000ae4 	.word	0x20000ae4
 80082cc:	20000a98 	.word	0x20000a98
 80082d0:	20000a9c 	.word	0x20000a9c
 80082d4:	20000af8 	.word	0x20000af8
 80082d8:	20000b00 	.word	0x20000b00
 80082dc:	20000ae8 	.word	0x20000ae8
 80082e0:	200009e4 	.word	0x200009e4
 80082e4:	200009e0 	.word	0x200009e0
 80082e8:	20000af4 	.word	0x20000af4
 80082ec:	20000af0 	.word	0x20000af0

080082f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80082f0:	b480      	push	{r7}
 80082f2:	b087      	sub	sp, #28
 80082f4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80082f6:	4b2a      	ldr	r3, [pc, #168]	@ (80083a0 <vTaskSwitchContext+0xb0>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d003      	beq.n	8008306 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80082fe:	4b29      	ldr	r3, [pc, #164]	@ (80083a4 <vTaskSwitchContext+0xb4>)
 8008300:	2201      	movs	r2, #1
 8008302:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008304:	e045      	b.n	8008392 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8008306:	4b27      	ldr	r3, [pc, #156]	@ (80083a4 <vTaskSwitchContext+0xb4>)
 8008308:	2200      	movs	r2, #0
 800830a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800830c:	4b26      	ldr	r3, [pc, #152]	@ (80083a8 <vTaskSwitchContext+0xb8>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	fab3 f383 	clz	r3, r3
 8008318:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800831a:	7afb      	ldrb	r3, [r7, #11]
 800831c:	f1c3 031f 	rsb	r3, r3, #31
 8008320:	617b      	str	r3, [r7, #20]
 8008322:	4922      	ldr	r1, [pc, #136]	@ (80083ac <vTaskSwitchContext+0xbc>)
 8008324:	697a      	ldr	r2, [r7, #20]
 8008326:	4613      	mov	r3, r2
 8008328:	009b      	lsls	r3, r3, #2
 800832a:	4413      	add	r3, r2
 800832c:	009b      	lsls	r3, r3, #2
 800832e:	440b      	add	r3, r1
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d10b      	bne.n	800834e <vTaskSwitchContext+0x5e>
	__asm volatile
 8008336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800833a:	f383 8811 	msr	BASEPRI, r3
 800833e:	f3bf 8f6f 	isb	sy
 8008342:	f3bf 8f4f 	dsb	sy
 8008346:	607b      	str	r3, [r7, #4]
}
 8008348:	bf00      	nop
 800834a:	bf00      	nop
 800834c:	e7fd      	b.n	800834a <vTaskSwitchContext+0x5a>
 800834e:	697a      	ldr	r2, [r7, #20]
 8008350:	4613      	mov	r3, r2
 8008352:	009b      	lsls	r3, r3, #2
 8008354:	4413      	add	r3, r2
 8008356:	009b      	lsls	r3, r3, #2
 8008358:	4a14      	ldr	r2, [pc, #80]	@ (80083ac <vTaskSwitchContext+0xbc>)
 800835a:	4413      	add	r3, r2
 800835c:	613b      	str	r3, [r7, #16]
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	685b      	ldr	r3, [r3, #4]
 8008362:	685a      	ldr	r2, [r3, #4]
 8008364:	693b      	ldr	r3, [r7, #16]
 8008366:	605a      	str	r2, [r3, #4]
 8008368:	693b      	ldr	r3, [r7, #16]
 800836a:	685a      	ldr	r2, [r3, #4]
 800836c:	693b      	ldr	r3, [r7, #16]
 800836e:	3308      	adds	r3, #8
 8008370:	429a      	cmp	r2, r3
 8008372:	d104      	bne.n	800837e <vTaskSwitchContext+0x8e>
 8008374:	693b      	ldr	r3, [r7, #16]
 8008376:	685b      	ldr	r3, [r3, #4]
 8008378:	685a      	ldr	r2, [r3, #4]
 800837a:	693b      	ldr	r3, [r7, #16]
 800837c:	605a      	str	r2, [r3, #4]
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	685b      	ldr	r3, [r3, #4]
 8008382:	68db      	ldr	r3, [r3, #12]
 8008384:	4a0a      	ldr	r2, [pc, #40]	@ (80083b0 <vTaskSwitchContext+0xc0>)
 8008386:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008388:	4b09      	ldr	r3, [pc, #36]	@ (80083b0 <vTaskSwitchContext+0xc0>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	334c      	adds	r3, #76	@ 0x4c
 800838e:	4a09      	ldr	r2, [pc, #36]	@ (80083b4 <vTaskSwitchContext+0xc4>)
 8008390:	6013      	str	r3, [r2, #0]
}
 8008392:	bf00      	nop
 8008394:	371c      	adds	r7, #28
 8008396:	46bd      	mov	sp, r7
 8008398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839c:	4770      	bx	lr
 800839e:	bf00      	nop
 80083a0:	20000b08 	.word	0x20000b08
 80083a4:	20000af4 	.word	0x20000af4
 80083a8:	20000ae8 	.word	0x20000ae8
 80083ac:	200009e4 	.word	0x200009e4
 80083b0:	200009e0 	.word	0x200009e0
 80083b4:	20000028 	.word	0x20000028

080083b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b082      	sub	sp, #8
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80083c0:	f000 f852 	bl	8008468 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80083c4:	4b06      	ldr	r3, [pc, #24]	@ (80083e0 <prvIdleTask+0x28>)
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	2b01      	cmp	r3, #1
 80083ca:	d9f9      	bls.n	80083c0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80083cc:	4b05      	ldr	r3, [pc, #20]	@ (80083e4 <prvIdleTask+0x2c>)
 80083ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083d2:	601a      	str	r2, [r3, #0]
 80083d4:	f3bf 8f4f 	dsb	sy
 80083d8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80083dc:	e7f0      	b.n	80083c0 <prvIdleTask+0x8>
 80083de:	bf00      	nop
 80083e0:	200009e4 	.word	0x200009e4
 80083e4:	e000ed04 	.word	0xe000ed04

080083e8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b082      	sub	sp, #8
 80083ec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80083ee:	2300      	movs	r3, #0
 80083f0:	607b      	str	r3, [r7, #4]
 80083f2:	e00c      	b.n	800840e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80083f4:	687a      	ldr	r2, [r7, #4]
 80083f6:	4613      	mov	r3, r2
 80083f8:	009b      	lsls	r3, r3, #2
 80083fa:	4413      	add	r3, r2
 80083fc:	009b      	lsls	r3, r3, #2
 80083fe:	4a12      	ldr	r2, [pc, #72]	@ (8008448 <prvInitialiseTaskLists+0x60>)
 8008400:	4413      	add	r3, r2
 8008402:	4618      	mov	r0, r3
 8008404:	f7ff fa7a 	bl	80078fc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	3301      	adds	r3, #1
 800840c:	607b      	str	r3, [r7, #4]
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2b06      	cmp	r3, #6
 8008412:	d9ef      	bls.n	80083f4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008414:	480d      	ldr	r0, [pc, #52]	@ (800844c <prvInitialiseTaskLists+0x64>)
 8008416:	f7ff fa71 	bl	80078fc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800841a:	480d      	ldr	r0, [pc, #52]	@ (8008450 <prvInitialiseTaskLists+0x68>)
 800841c:	f7ff fa6e 	bl	80078fc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008420:	480c      	ldr	r0, [pc, #48]	@ (8008454 <prvInitialiseTaskLists+0x6c>)
 8008422:	f7ff fa6b 	bl	80078fc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008426:	480c      	ldr	r0, [pc, #48]	@ (8008458 <prvInitialiseTaskLists+0x70>)
 8008428:	f7ff fa68 	bl	80078fc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800842c:	480b      	ldr	r0, [pc, #44]	@ (800845c <prvInitialiseTaskLists+0x74>)
 800842e:	f7ff fa65 	bl	80078fc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008432:	4b0b      	ldr	r3, [pc, #44]	@ (8008460 <prvInitialiseTaskLists+0x78>)
 8008434:	4a05      	ldr	r2, [pc, #20]	@ (800844c <prvInitialiseTaskLists+0x64>)
 8008436:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008438:	4b0a      	ldr	r3, [pc, #40]	@ (8008464 <prvInitialiseTaskLists+0x7c>)
 800843a:	4a05      	ldr	r2, [pc, #20]	@ (8008450 <prvInitialiseTaskLists+0x68>)
 800843c:	601a      	str	r2, [r3, #0]
}
 800843e:	bf00      	nop
 8008440:	3708      	adds	r7, #8
 8008442:	46bd      	mov	sp, r7
 8008444:	bd80      	pop	{r7, pc}
 8008446:	bf00      	nop
 8008448:	200009e4 	.word	0x200009e4
 800844c:	20000a70 	.word	0x20000a70
 8008450:	20000a84 	.word	0x20000a84
 8008454:	20000aa0 	.word	0x20000aa0
 8008458:	20000ab4 	.word	0x20000ab4
 800845c:	20000acc 	.word	0x20000acc
 8008460:	20000a98 	.word	0x20000a98
 8008464:	20000a9c 	.word	0x20000a9c

08008468 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b082      	sub	sp, #8
 800846c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800846e:	e019      	b.n	80084a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008470:	f000 fa12 	bl	8008898 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008474:	4b10      	ldr	r3, [pc, #64]	@ (80084b8 <prvCheckTasksWaitingTermination+0x50>)
 8008476:	68db      	ldr	r3, [r3, #12]
 8008478:	68db      	ldr	r3, [r3, #12]
 800847a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	3304      	adds	r3, #4
 8008480:	4618      	mov	r0, r3
 8008482:	f7ff fac5 	bl	8007a10 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008486:	4b0d      	ldr	r3, [pc, #52]	@ (80084bc <prvCheckTasksWaitingTermination+0x54>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	3b01      	subs	r3, #1
 800848c:	4a0b      	ldr	r2, [pc, #44]	@ (80084bc <prvCheckTasksWaitingTermination+0x54>)
 800848e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008490:	4b0b      	ldr	r3, [pc, #44]	@ (80084c0 <prvCheckTasksWaitingTermination+0x58>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	3b01      	subs	r3, #1
 8008496:	4a0a      	ldr	r2, [pc, #40]	@ (80084c0 <prvCheckTasksWaitingTermination+0x58>)
 8008498:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800849a:	f000 fa2f 	bl	80088fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800849e:	6878      	ldr	r0, [r7, #4]
 80084a0:	f000 f810 	bl	80084c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80084a4:	4b06      	ldr	r3, [pc, #24]	@ (80084c0 <prvCheckTasksWaitingTermination+0x58>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d1e1      	bne.n	8008470 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80084ac:	bf00      	nop
 80084ae:	bf00      	nop
 80084b0:	3708      	adds	r7, #8
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bd80      	pop	{r7, pc}
 80084b6:	bf00      	nop
 80084b8:	20000ab4 	.word	0x20000ab4
 80084bc:	20000ae0 	.word	0x20000ae0
 80084c0:	20000ac8 	.word	0x20000ac8

080084c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b084      	sub	sp, #16
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	334c      	adds	r3, #76	@ 0x4c
 80084d0:	4618      	mov	r0, r3
 80084d2:	f001 f9df 	bl	8009894 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d108      	bne.n	80084f2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084e4:	4618      	mov	r0, r3
 80084e6:	f000 fb85 	bl	8008bf4 <vPortFree>
				vPortFree( pxTCB );
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f000 fb82 	bl	8008bf4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80084f0:	e019      	b.n	8008526 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	d103      	bne.n	8008504 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f000 fb79 	bl	8008bf4 <vPortFree>
	}
 8008502:	e010      	b.n	8008526 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800850a:	2b02      	cmp	r3, #2
 800850c:	d00b      	beq.n	8008526 <prvDeleteTCB+0x62>
	__asm volatile
 800850e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008512:	f383 8811 	msr	BASEPRI, r3
 8008516:	f3bf 8f6f 	isb	sy
 800851a:	f3bf 8f4f 	dsb	sy
 800851e:	60fb      	str	r3, [r7, #12]
}
 8008520:	bf00      	nop
 8008522:	bf00      	nop
 8008524:	e7fd      	b.n	8008522 <prvDeleteTCB+0x5e>
	}
 8008526:	bf00      	nop
 8008528:	3710      	adds	r7, #16
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}
	...

08008530 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008530:	b480      	push	{r7}
 8008532:	b083      	sub	sp, #12
 8008534:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008536:	4b0c      	ldr	r3, [pc, #48]	@ (8008568 <prvResetNextTaskUnblockTime+0x38>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d104      	bne.n	800854a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008540:	4b0a      	ldr	r3, [pc, #40]	@ (800856c <prvResetNextTaskUnblockTime+0x3c>)
 8008542:	f04f 32ff 	mov.w	r2, #4294967295
 8008546:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008548:	e008      	b.n	800855c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800854a:	4b07      	ldr	r3, [pc, #28]	@ (8008568 <prvResetNextTaskUnblockTime+0x38>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	68db      	ldr	r3, [r3, #12]
 8008550:	68db      	ldr	r3, [r3, #12]
 8008552:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	685b      	ldr	r3, [r3, #4]
 8008558:	4a04      	ldr	r2, [pc, #16]	@ (800856c <prvResetNextTaskUnblockTime+0x3c>)
 800855a:	6013      	str	r3, [r2, #0]
}
 800855c:	bf00      	nop
 800855e:	370c      	adds	r7, #12
 8008560:	46bd      	mov	sp, r7
 8008562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008566:	4770      	bx	lr
 8008568:	20000a98 	.word	0x20000a98
 800856c:	20000b00 	.word	0x20000b00

08008570 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b084      	sub	sp, #16
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
 8008578:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800857a:	4b29      	ldr	r3, [pc, #164]	@ (8008620 <prvAddCurrentTaskToDelayedList+0xb0>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008580:	4b28      	ldr	r3, [pc, #160]	@ (8008624 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	3304      	adds	r3, #4
 8008586:	4618      	mov	r0, r3
 8008588:	f7ff fa42 	bl	8007a10 <uxListRemove>
 800858c:	4603      	mov	r3, r0
 800858e:	2b00      	cmp	r3, #0
 8008590:	d10b      	bne.n	80085aa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008592:	4b24      	ldr	r3, [pc, #144]	@ (8008624 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008598:	2201      	movs	r2, #1
 800859a:	fa02 f303 	lsl.w	r3, r2, r3
 800859e:	43da      	mvns	r2, r3
 80085a0:	4b21      	ldr	r3, [pc, #132]	@ (8008628 <prvAddCurrentTaskToDelayedList+0xb8>)
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	4013      	ands	r3, r2
 80085a6:	4a20      	ldr	r2, [pc, #128]	@ (8008628 <prvAddCurrentTaskToDelayedList+0xb8>)
 80085a8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085b0:	d10a      	bne.n	80085c8 <prvAddCurrentTaskToDelayedList+0x58>
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d007      	beq.n	80085c8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80085b8:	4b1a      	ldr	r3, [pc, #104]	@ (8008624 <prvAddCurrentTaskToDelayedList+0xb4>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	3304      	adds	r3, #4
 80085be:	4619      	mov	r1, r3
 80085c0:	481a      	ldr	r0, [pc, #104]	@ (800862c <prvAddCurrentTaskToDelayedList+0xbc>)
 80085c2:	f7ff f9c8 	bl	8007956 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80085c6:	e026      	b.n	8008616 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80085c8:	68fa      	ldr	r2, [r7, #12]
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	4413      	add	r3, r2
 80085ce:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80085d0:	4b14      	ldr	r3, [pc, #80]	@ (8008624 <prvAddCurrentTaskToDelayedList+0xb4>)
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	68ba      	ldr	r2, [r7, #8]
 80085d6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80085d8:	68ba      	ldr	r2, [r7, #8]
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	429a      	cmp	r2, r3
 80085de:	d209      	bcs.n	80085f4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80085e0:	4b13      	ldr	r3, [pc, #76]	@ (8008630 <prvAddCurrentTaskToDelayedList+0xc0>)
 80085e2:	681a      	ldr	r2, [r3, #0]
 80085e4:	4b0f      	ldr	r3, [pc, #60]	@ (8008624 <prvAddCurrentTaskToDelayedList+0xb4>)
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	3304      	adds	r3, #4
 80085ea:	4619      	mov	r1, r3
 80085ec:	4610      	mov	r0, r2
 80085ee:	f7ff f9d6 	bl	800799e <vListInsert>
}
 80085f2:	e010      	b.n	8008616 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80085f4:	4b0f      	ldr	r3, [pc, #60]	@ (8008634 <prvAddCurrentTaskToDelayedList+0xc4>)
 80085f6:	681a      	ldr	r2, [r3, #0]
 80085f8:	4b0a      	ldr	r3, [pc, #40]	@ (8008624 <prvAddCurrentTaskToDelayedList+0xb4>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	3304      	adds	r3, #4
 80085fe:	4619      	mov	r1, r3
 8008600:	4610      	mov	r0, r2
 8008602:	f7ff f9cc 	bl	800799e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008606:	4b0c      	ldr	r3, [pc, #48]	@ (8008638 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	68ba      	ldr	r2, [r7, #8]
 800860c:	429a      	cmp	r2, r3
 800860e:	d202      	bcs.n	8008616 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008610:	4a09      	ldr	r2, [pc, #36]	@ (8008638 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	6013      	str	r3, [r2, #0]
}
 8008616:	bf00      	nop
 8008618:	3710      	adds	r7, #16
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}
 800861e:	bf00      	nop
 8008620:	20000ae4 	.word	0x20000ae4
 8008624:	200009e0 	.word	0x200009e0
 8008628:	20000ae8 	.word	0x20000ae8
 800862c:	20000acc 	.word	0x20000acc
 8008630:	20000a9c 	.word	0x20000a9c
 8008634:	20000a98 	.word	0x20000a98
 8008638:	20000b00 	.word	0x20000b00

0800863c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800863c:	b480      	push	{r7}
 800863e:	b085      	sub	sp, #20
 8008640:	af00      	add	r7, sp, #0
 8008642:	60f8      	str	r0, [r7, #12]
 8008644:	60b9      	str	r1, [r7, #8]
 8008646:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	3b04      	subs	r3, #4
 800864c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008654:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	3b04      	subs	r3, #4
 800865a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	f023 0201 	bic.w	r2, r3, #1
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	3b04      	subs	r3, #4
 800866a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800866c:	4a0c      	ldr	r2, [pc, #48]	@ (80086a0 <pxPortInitialiseStack+0x64>)
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	3b14      	subs	r3, #20
 8008676:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008678:	687a      	ldr	r2, [r7, #4]
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	3b04      	subs	r3, #4
 8008682:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	f06f 0202 	mvn.w	r2, #2
 800868a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	3b20      	subs	r3, #32
 8008690:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008692:	68fb      	ldr	r3, [r7, #12]
}
 8008694:	4618      	mov	r0, r3
 8008696:	3714      	adds	r7, #20
 8008698:	46bd      	mov	sp, r7
 800869a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869e:	4770      	bx	lr
 80086a0:	080086a5 	.word	0x080086a5

080086a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80086a4:	b480      	push	{r7}
 80086a6:	b085      	sub	sp, #20
 80086a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80086aa:	2300      	movs	r3, #0
 80086ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80086ae:	4b13      	ldr	r3, [pc, #76]	@ (80086fc <prvTaskExitError+0x58>)
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086b6:	d00b      	beq.n	80086d0 <prvTaskExitError+0x2c>
	__asm volatile
 80086b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086bc:	f383 8811 	msr	BASEPRI, r3
 80086c0:	f3bf 8f6f 	isb	sy
 80086c4:	f3bf 8f4f 	dsb	sy
 80086c8:	60fb      	str	r3, [r7, #12]
}
 80086ca:	bf00      	nop
 80086cc:	bf00      	nop
 80086ce:	e7fd      	b.n	80086cc <prvTaskExitError+0x28>
	__asm volatile
 80086d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086d4:	f383 8811 	msr	BASEPRI, r3
 80086d8:	f3bf 8f6f 	isb	sy
 80086dc:	f3bf 8f4f 	dsb	sy
 80086e0:	60bb      	str	r3, [r7, #8]
}
 80086e2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80086e4:	bf00      	nop
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d0fc      	beq.n	80086e6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80086ec:	bf00      	nop
 80086ee:	bf00      	nop
 80086f0:	3714      	adds	r7, #20
 80086f2:	46bd      	mov	sp, r7
 80086f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f8:	4770      	bx	lr
 80086fa:	bf00      	nop
 80086fc:	2000000c 	.word	0x2000000c

08008700 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008700:	4b07      	ldr	r3, [pc, #28]	@ (8008720 <pxCurrentTCBConst2>)
 8008702:	6819      	ldr	r1, [r3, #0]
 8008704:	6808      	ldr	r0, [r1, #0]
 8008706:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800870a:	f380 8809 	msr	PSP, r0
 800870e:	f3bf 8f6f 	isb	sy
 8008712:	f04f 0000 	mov.w	r0, #0
 8008716:	f380 8811 	msr	BASEPRI, r0
 800871a:	4770      	bx	lr
 800871c:	f3af 8000 	nop.w

08008720 <pxCurrentTCBConst2>:
 8008720:	200009e0 	.word	0x200009e0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008724:	bf00      	nop
 8008726:	bf00      	nop

08008728 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008728:	4808      	ldr	r0, [pc, #32]	@ (800874c <prvPortStartFirstTask+0x24>)
 800872a:	6800      	ldr	r0, [r0, #0]
 800872c:	6800      	ldr	r0, [r0, #0]
 800872e:	f380 8808 	msr	MSP, r0
 8008732:	f04f 0000 	mov.w	r0, #0
 8008736:	f380 8814 	msr	CONTROL, r0
 800873a:	b662      	cpsie	i
 800873c:	b661      	cpsie	f
 800873e:	f3bf 8f4f 	dsb	sy
 8008742:	f3bf 8f6f 	isb	sy
 8008746:	df00      	svc	0
 8008748:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800874a:	bf00      	nop
 800874c:	e000ed08 	.word	0xe000ed08

08008750 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b086      	sub	sp, #24
 8008754:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008756:	4b47      	ldr	r3, [pc, #284]	@ (8008874 <xPortStartScheduler+0x124>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	4a47      	ldr	r2, [pc, #284]	@ (8008878 <xPortStartScheduler+0x128>)
 800875c:	4293      	cmp	r3, r2
 800875e:	d10b      	bne.n	8008778 <xPortStartScheduler+0x28>
	__asm volatile
 8008760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008764:	f383 8811 	msr	BASEPRI, r3
 8008768:	f3bf 8f6f 	isb	sy
 800876c:	f3bf 8f4f 	dsb	sy
 8008770:	613b      	str	r3, [r7, #16]
}
 8008772:	bf00      	nop
 8008774:	bf00      	nop
 8008776:	e7fd      	b.n	8008774 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008778:	4b3e      	ldr	r3, [pc, #248]	@ (8008874 <xPortStartScheduler+0x124>)
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	4a3f      	ldr	r2, [pc, #252]	@ (800887c <xPortStartScheduler+0x12c>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d10b      	bne.n	800879a <xPortStartScheduler+0x4a>
	__asm volatile
 8008782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008786:	f383 8811 	msr	BASEPRI, r3
 800878a:	f3bf 8f6f 	isb	sy
 800878e:	f3bf 8f4f 	dsb	sy
 8008792:	60fb      	str	r3, [r7, #12]
}
 8008794:	bf00      	nop
 8008796:	bf00      	nop
 8008798:	e7fd      	b.n	8008796 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800879a:	4b39      	ldr	r3, [pc, #228]	@ (8008880 <xPortStartScheduler+0x130>)
 800879c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800879e:	697b      	ldr	r3, [r7, #20]
 80087a0:	781b      	ldrb	r3, [r3, #0]
 80087a2:	b2db      	uxtb	r3, r3
 80087a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80087a6:	697b      	ldr	r3, [r7, #20]
 80087a8:	22ff      	movs	r2, #255	@ 0xff
 80087aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80087ac:	697b      	ldr	r3, [r7, #20]
 80087ae:	781b      	ldrb	r3, [r3, #0]
 80087b0:	b2db      	uxtb	r3, r3
 80087b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80087b4:	78fb      	ldrb	r3, [r7, #3]
 80087b6:	b2db      	uxtb	r3, r3
 80087b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80087bc:	b2da      	uxtb	r2, r3
 80087be:	4b31      	ldr	r3, [pc, #196]	@ (8008884 <xPortStartScheduler+0x134>)
 80087c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80087c2:	4b31      	ldr	r3, [pc, #196]	@ (8008888 <xPortStartScheduler+0x138>)
 80087c4:	2207      	movs	r2, #7
 80087c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80087c8:	e009      	b.n	80087de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80087ca:	4b2f      	ldr	r3, [pc, #188]	@ (8008888 <xPortStartScheduler+0x138>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	3b01      	subs	r3, #1
 80087d0:	4a2d      	ldr	r2, [pc, #180]	@ (8008888 <xPortStartScheduler+0x138>)
 80087d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80087d4:	78fb      	ldrb	r3, [r7, #3]
 80087d6:	b2db      	uxtb	r3, r3
 80087d8:	005b      	lsls	r3, r3, #1
 80087da:	b2db      	uxtb	r3, r3
 80087dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80087de:	78fb      	ldrb	r3, [r7, #3]
 80087e0:	b2db      	uxtb	r3, r3
 80087e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087e6:	2b80      	cmp	r3, #128	@ 0x80
 80087e8:	d0ef      	beq.n	80087ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80087ea:	4b27      	ldr	r3, [pc, #156]	@ (8008888 <xPortStartScheduler+0x138>)
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f1c3 0307 	rsb	r3, r3, #7
 80087f2:	2b04      	cmp	r3, #4
 80087f4:	d00b      	beq.n	800880e <xPortStartScheduler+0xbe>
	__asm volatile
 80087f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087fa:	f383 8811 	msr	BASEPRI, r3
 80087fe:	f3bf 8f6f 	isb	sy
 8008802:	f3bf 8f4f 	dsb	sy
 8008806:	60bb      	str	r3, [r7, #8]
}
 8008808:	bf00      	nop
 800880a:	bf00      	nop
 800880c:	e7fd      	b.n	800880a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800880e:	4b1e      	ldr	r3, [pc, #120]	@ (8008888 <xPortStartScheduler+0x138>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	021b      	lsls	r3, r3, #8
 8008814:	4a1c      	ldr	r2, [pc, #112]	@ (8008888 <xPortStartScheduler+0x138>)
 8008816:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008818:	4b1b      	ldr	r3, [pc, #108]	@ (8008888 <xPortStartScheduler+0x138>)
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008820:	4a19      	ldr	r2, [pc, #100]	@ (8008888 <xPortStartScheduler+0x138>)
 8008822:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	b2da      	uxtb	r2, r3
 8008828:	697b      	ldr	r3, [r7, #20]
 800882a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800882c:	4b17      	ldr	r3, [pc, #92]	@ (800888c <xPortStartScheduler+0x13c>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	4a16      	ldr	r2, [pc, #88]	@ (800888c <xPortStartScheduler+0x13c>)
 8008832:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008836:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008838:	4b14      	ldr	r3, [pc, #80]	@ (800888c <xPortStartScheduler+0x13c>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	4a13      	ldr	r2, [pc, #76]	@ (800888c <xPortStartScheduler+0x13c>)
 800883e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008842:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008844:	f000 f8da 	bl	80089fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008848:	4b11      	ldr	r3, [pc, #68]	@ (8008890 <xPortStartScheduler+0x140>)
 800884a:	2200      	movs	r2, #0
 800884c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800884e:	f000 f8f9 	bl	8008a44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008852:	4b10      	ldr	r3, [pc, #64]	@ (8008894 <xPortStartScheduler+0x144>)
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4a0f      	ldr	r2, [pc, #60]	@ (8008894 <xPortStartScheduler+0x144>)
 8008858:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800885c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800885e:	f7ff ff63 	bl	8008728 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008862:	f7ff fd45 	bl	80082f0 <vTaskSwitchContext>
	prvTaskExitError();
 8008866:	f7ff ff1d 	bl	80086a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800886a:	2300      	movs	r3, #0
}
 800886c:	4618      	mov	r0, r3
 800886e:	3718      	adds	r7, #24
 8008870:	46bd      	mov	sp, r7
 8008872:	bd80      	pop	{r7, pc}
 8008874:	e000ed00 	.word	0xe000ed00
 8008878:	410fc271 	.word	0x410fc271
 800887c:	410fc270 	.word	0x410fc270
 8008880:	e000e400 	.word	0xe000e400
 8008884:	20000b0c 	.word	0x20000b0c
 8008888:	20000b10 	.word	0x20000b10
 800888c:	e000ed20 	.word	0xe000ed20
 8008890:	2000000c 	.word	0x2000000c
 8008894:	e000ef34 	.word	0xe000ef34

08008898 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008898:	b480      	push	{r7}
 800889a:	b083      	sub	sp, #12
 800889c:	af00      	add	r7, sp, #0
	__asm volatile
 800889e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088a2:	f383 8811 	msr	BASEPRI, r3
 80088a6:	f3bf 8f6f 	isb	sy
 80088aa:	f3bf 8f4f 	dsb	sy
 80088ae:	607b      	str	r3, [r7, #4]
}
 80088b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80088b2:	4b10      	ldr	r3, [pc, #64]	@ (80088f4 <vPortEnterCritical+0x5c>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	3301      	adds	r3, #1
 80088b8:	4a0e      	ldr	r2, [pc, #56]	@ (80088f4 <vPortEnterCritical+0x5c>)
 80088ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80088bc:	4b0d      	ldr	r3, [pc, #52]	@ (80088f4 <vPortEnterCritical+0x5c>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d110      	bne.n	80088e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80088c4:	4b0c      	ldr	r3, [pc, #48]	@ (80088f8 <vPortEnterCritical+0x60>)
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	b2db      	uxtb	r3, r3
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d00b      	beq.n	80088e6 <vPortEnterCritical+0x4e>
	__asm volatile
 80088ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088d2:	f383 8811 	msr	BASEPRI, r3
 80088d6:	f3bf 8f6f 	isb	sy
 80088da:	f3bf 8f4f 	dsb	sy
 80088de:	603b      	str	r3, [r7, #0]
}
 80088e0:	bf00      	nop
 80088e2:	bf00      	nop
 80088e4:	e7fd      	b.n	80088e2 <vPortEnterCritical+0x4a>
	}
}
 80088e6:	bf00      	nop
 80088e8:	370c      	adds	r7, #12
 80088ea:	46bd      	mov	sp, r7
 80088ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f0:	4770      	bx	lr
 80088f2:	bf00      	nop
 80088f4:	2000000c 	.word	0x2000000c
 80088f8:	e000ed04 	.word	0xe000ed04

080088fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80088fc:	b480      	push	{r7}
 80088fe:	b083      	sub	sp, #12
 8008900:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008902:	4b12      	ldr	r3, [pc, #72]	@ (800894c <vPortExitCritical+0x50>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d10b      	bne.n	8008922 <vPortExitCritical+0x26>
	__asm volatile
 800890a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800890e:	f383 8811 	msr	BASEPRI, r3
 8008912:	f3bf 8f6f 	isb	sy
 8008916:	f3bf 8f4f 	dsb	sy
 800891a:	607b      	str	r3, [r7, #4]
}
 800891c:	bf00      	nop
 800891e:	bf00      	nop
 8008920:	e7fd      	b.n	800891e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008922:	4b0a      	ldr	r3, [pc, #40]	@ (800894c <vPortExitCritical+0x50>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	3b01      	subs	r3, #1
 8008928:	4a08      	ldr	r2, [pc, #32]	@ (800894c <vPortExitCritical+0x50>)
 800892a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800892c:	4b07      	ldr	r3, [pc, #28]	@ (800894c <vPortExitCritical+0x50>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d105      	bne.n	8008940 <vPortExitCritical+0x44>
 8008934:	2300      	movs	r3, #0
 8008936:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800893e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008940:	bf00      	nop
 8008942:	370c      	adds	r7, #12
 8008944:	46bd      	mov	sp, r7
 8008946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894a:	4770      	bx	lr
 800894c:	2000000c 	.word	0x2000000c

08008950 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008950:	f3ef 8009 	mrs	r0, PSP
 8008954:	f3bf 8f6f 	isb	sy
 8008958:	4b15      	ldr	r3, [pc, #84]	@ (80089b0 <pxCurrentTCBConst>)
 800895a:	681a      	ldr	r2, [r3, #0]
 800895c:	f01e 0f10 	tst.w	lr, #16
 8008960:	bf08      	it	eq
 8008962:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008966:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800896a:	6010      	str	r0, [r2, #0]
 800896c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008970:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008974:	f380 8811 	msr	BASEPRI, r0
 8008978:	f3bf 8f4f 	dsb	sy
 800897c:	f3bf 8f6f 	isb	sy
 8008980:	f7ff fcb6 	bl	80082f0 <vTaskSwitchContext>
 8008984:	f04f 0000 	mov.w	r0, #0
 8008988:	f380 8811 	msr	BASEPRI, r0
 800898c:	bc09      	pop	{r0, r3}
 800898e:	6819      	ldr	r1, [r3, #0]
 8008990:	6808      	ldr	r0, [r1, #0]
 8008992:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008996:	f01e 0f10 	tst.w	lr, #16
 800899a:	bf08      	it	eq
 800899c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80089a0:	f380 8809 	msr	PSP, r0
 80089a4:	f3bf 8f6f 	isb	sy
 80089a8:	4770      	bx	lr
 80089aa:	bf00      	nop
 80089ac:	f3af 8000 	nop.w

080089b0 <pxCurrentTCBConst>:
 80089b0:	200009e0 	.word	0x200009e0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80089b4:	bf00      	nop
 80089b6:	bf00      	nop

080089b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b082      	sub	sp, #8
 80089bc:	af00      	add	r7, sp, #0
	__asm volatile
 80089be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089c2:	f383 8811 	msr	BASEPRI, r3
 80089c6:	f3bf 8f6f 	isb	sy
 80089ca:	f3bf 8f4f 	dsb	sy
 80089ce:	607b      	str	r3, [r7, #4]
}
 80089d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80089d2:	f7ff fbd3 	bl	800817c <xTaskIncrementTick>
 80089d6:	4603      	mov	r3, r0
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d003      	beq.n	80089e4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80089dc:	4b06      	ldr	r3, [pc, #24]	@ (80089f8 <SysTick_Handler+0x40>)
 80089de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089e2:	601a      	str	r2, [r3, #0]
 80089e4:	2300      	movs	r3, #0
 80089e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	f383 8811 	msr	BASEPRI, r3
}
 80089ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80089f0:	bf00      	nop
 80089f2:	3708      	adds	r7, #8
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bd80      	pop	{r7, pc}
 80089f8:	e000ed04 	.word	0xe000ed04

080089fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80089fc:	b480      	push	{r7}
 80089fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008a00:	4b0b      	ldr	r3, [pc, #44]	@ (8008a30 <vPortSetupTimerInterrupt+0x34>)
 8008a02:	2200      	movs	r2, #0
 8008a04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008a06:	4b0b      	ldr	r3, [pc, #44]	@ (8008a34 <vPortSetupTimerInterrupt+0x38>)
 8008a08:	2200      	movs	r2, #0
 8008a0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008a0c:	4b0a      	ldr	r3, [pc, #40]	@ (8008a38 <vPortSetupTimerInterrupt+0x3c>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4a0a      	ldr	r2, [pc, #40]	@ (8008a3c <vPortSetupTimerInterrupt+0x40>)
 8008a12:	fba2 2303 	umull	r2, r3, r2, r3
 8008a16:	099b      	lsrs	r3, r3, #6
 8008a18:	4a09      	ldr	r2, [pc, #36]	@ (8008a40 <vPortSetupTimerInterrupt+0x44>)
 8008a1a:	3b01      	subs	r3, #1
 8008a1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008a1e:	4b04      	ldr	r3, [pc, #16]	@ (8008a30 <vPortSetupTimerInterrupt+0x34>)
 8008a20:	2207      	movs	r2, #7
 8008a22:	601a      	str	r2, [r3, #0]
}
 8008a24:	bf00      	nop
 8008a26:	46bd      	mov	sp, r7
 8008a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2c:	4770      	bx	lr
 8008a2e:	bf00      	nop
 8008a30:	e000e010 	.word	0xe000e010
 8008a34:	e000e018 	.word	0xe000e018
 8008a38:	20000000 	.word	0x20000000
 8008a3c:	10624dd3 	.word	0x10624dd3
 8008a40:	e000e014 	.word	0xe000e014

08008a44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008a44:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008a54 <vPortEnableVFP+0x10>
 8008a48:	6801      	ldr	r1, [r0, #0]
 8008a4a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008a4e:	6001      	str	r1, [r0, #0]
 8008a50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008a52:	bf00      	nop
 8008a54:	e000ed88 	.word	0xe000ed88

08008a58 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b08a      	sub	sp, #40	@ 0x28
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008a60:	2300      	movs	r3, #0
 8008a62:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008a64:	f7ff fade 	bl	8008024 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008a68:	4b5c      	ldr	r3, [pc, #368]	@ (8008bdc <pvPortMalloc+0x184>)
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d101      	bne.n	8008a74 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008a70:	f000 f924 	bl	8008cbc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008a74:	4b5a      	ldr	r3, [pc, #360]	@ (8008be0 <pvPortMalloc+0x188>)
 8008a76:	681a      	ldr	r2, [r3, #0]
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	4013      	ands	r3, r2
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	f040 8095 	bne.w	8008bac <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d01e      	beq.n	8008ac6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008a88:	2208      	movs	r2, #8
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	4413      	add	r3, r2
 8008a8e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	f003 0307 	and.w	r3, r3, #7
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d015      	beq.n	8008ac6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f023 0307 	bic.w	r3, r3, #7
 8008aa0:	3308      	adds	r3, #8
 8008aa2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	f003 0307 	and.w	r3, r3, #7
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d00b      	beq.n	8008ac6 <pvPortMalloc+0x6e>
	__asm volatile
 8008aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ab2:	f383 8811 	msr	BASEPRI, r3
 8008ab6:	f3bf 8f6f 	isb	sy
 8008aba:	f3bf 8f4f 	dsb	sy
 8008abe:	617b      	str	r3, [r7, #20]
}
 8008ac0:	bf00      	nop
 8008ac2:	bf00      	nop
 8008ac4:	e7fd      	b.n	8008ac2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d06f      	beq.n	8008bac <pvPortMalloc+0x154>
 8008acc:	4b45      	ldr	r3, [pc, #276]	@ (8008be4 <pvPortMalloc+0x18c>)
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	687a      	ldr	r2, [r7, #4]
 8008ad2:	429a      	cmp	r2, r3
 8008ad4:	d86a      	bhi.n	8008bac <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008ad6:	4b44      	ldr	r3, [pc, #272]	@ (8008be8 <pvPortMalloc+0x190>)
 8008ad8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008ada:	4b43      	ldr	r3, [pc, #268]	@ (8008be8 <pvPortMalloc+0x190>)
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008ae0:	e004      	b.n	8008aec <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ae4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aee:	685b      	ldr	r3, [r3, #4]
 8008af0:	687a      	ldr	r2, [r7, #4]
 8008af2:	429a      	cmp	r2, r3
 8008af4:	d903      	bls.n	8008afe <pvPortMalloc+0xa6>
 8008af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d1f1      	bne.n	8008ae2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008afe:	4b37      	ldr	r3, [pc, #220]	@ (8008bdc <pvPortMalloc+0x184>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b04:	429a      	cmp	r2, r3
 8008b06:	d051      	beq.n	8008bac <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008b08:	6a3b      	ldr	r3, [r7, #32]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	2208      	movs	r2, #8
 8008b0e:	4413      	add	r3, r2
 8008b10:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b14:	681a      	ldr	r2, [r3, #0]
 8008b16:	6a3b      	ldr	r3, [r7, #32]
 8008b18:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b1c:	685a      	ldr	r2, [r3, #4]
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	1ad2      	subs	r2, r2, r3
 8008b22:	2308      	movs	r3, #8
 8008b24:	005b      	lsls	r3, r3, #1
 8008b26:	429a      	cmp	r2, r3
 8008b28:	d920      	bls.n	8008b6c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008b2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	4413      	add	r3, r2
 8008b30:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008b32:	69bb      	ldr	r3, [r7, #24]
 8008b34:	f003 0307 	and.w	r3, r3, #7
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d00b      	beq.n	8008b54 <pvPortMalloc+0xfc>
	__asm volatile
 8008b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b40:	f383 8811 	msr	BASEPRI, r3
 8008b44:	f3bf 8f6f 	isb	sy
 8008b48:	f3bf 8f4f 	dsb	sy
 8008b4c:	613b      	str	r3, [r7, #16]
}
 8008b4e:	bf00      	nop
 8008b50:	bf00      	nop
 8008b52:	e7fd      	b.n	8008b50 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b56:	685a      	ldr	r2, [r3, #4]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	1ad2      	subs	r2, r2, r3
 8008b5c:	69bb      	ldr	r3, [r7, #24]
 8008b5e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b62:	687a      	ldr	r2, [r7, #4]
 8008b64:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008b66:	69b8      	ldr	r0, [r7, #24]
 8008b68:	f000 f90a 	bl	8008d80 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008b6c:	4b1d      	ldr	r3, [pc, #116]	@ (8008be4 <pvPortMalloc+0x18c>)
 8008b6e:	681a      	ldr	r2, [r3, #0]
 8008b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b72:	685b      	ldr	r3, [r3, #4]
 8008b74:	1ad3      	subs	r3, r2, r3
 8008b76:	4a1b      	ldr	r2, [pc, #108]	@ (8008be4 <pvPortMalloc+0x18c>)
 8008b78:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008b7a:	4b1a      	ldr	r3, [pc, #104]	@ (8008be4 <pvPortMalloc+0x18c>)
 8008b7c:	681a      	ldr	r2, [r3, #0]
 8008b7e:	4b1b      	ldr	r3, [pc, #108]	@ (8008bec <pvPortMalloc+0x194>)
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	429a      	cmp	r2, r3
 8008b84:	d203      	bcs.n	8008b8e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008b86:	4b17      	ldr	r3, [pc, #92]	@ (8008be4 <pvPortMalloc+0x18c>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	4a18      	ldr	r2, [pc, #96]	@ (8008bec <pvPortMalloc+0x194>)
 8008b8c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b90:	685a      	ldr	r2, [r3, #4]
 8008b92:	4b13      	ldr	r3, [pc, #76]	@ (8008be0 <pvPortMalloc+0x188>)
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	431a      	orrs	r2, r3
 8008b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b9a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008ba2:	4b13      	ldr	r3, [pc, #76]	@ (8008bf0 <pvPortMalloc+0x198>)
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	3301      	adds	r3, #1
 8008ba8:	4a11      	ldr	r2, [pc, #68]	@ (8008bf0 <pvPortMalloc+0x198>)
 8008baa:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008bac:	f7ff fa48 	bl	8008040 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008bb0:	69fb      	ldr	r3, [r7, #28]
 8008bb2:	f003 0307 	and.w	r3, r3, #7
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d00b      	beq.n	8008bd2 <pvPortMalloc+0x17a>
	__asm volatile
 8008bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bbe:	f383 8811 	msr	BASEPRI, r3
 8008bc2:	f3bf 8f6f 	isb	sy
 8008bc6:	f3bf 8f4f 	dsb	sy
 8008bca:	60fb      	str	r3, [r7, #12]
}
 8008bcc:	bf00      	nop
 8008bce:	bf00      	nop
 8008bd0:	e7fd      	b.n	8008bce <pvPortMalloc+0x176>
	return pvReturn;
 8008bd2:	69fb      	ldr	r3, [r7, #28]
}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	3728      	adds	r7, #40	@ 0x28
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	bd80      	pop	{r7, pc}
 8008bdc:	200016d4 	.word	0x200016d4
 8008be0:	200016e8 	.word	0x200016e8
 8008be4:	200016d8 	.word	0x200016d8
 8008be8:	200016cc 	.word	0x200016cc
 8008bec:	200016dc 	.word	0x200016dc
 8008bf0:	200016e0 	.word	0x200016e0

08008bf4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b086      	sub	sp, #24
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d04f      	beq.n	8008ca6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008c06:	2308      	movs	r3, #8
 8008c08:	425b      	negs	r3, r3
 8008c0a:	697a      	ldr	r2, [r7, #20]
 8008c0c:	4413      	add	r3, r2
 8008c0e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008c10:	697b      	ldr	r3, [r7, #20]
 8008c12:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008c14:	693b      	ldr	r3, [r7, #16]
 8008c16:	685a      	ldr	r2, [r3, #4]
 8008c18:	4b25      	ldr	r3, [pc, #148]	@ (8008cb0 <vPortFree+0xbc>)
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	4013      	ands	r3, r2
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d10b      	bne.n	8008c3a <vPortFree+0x46>
	__asm volatile
 8008c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c26:	f383 8811 	msr	BASEPRI, r3
 8008c2a:	f3bf 8f6f 	isb	sy
 8008c2e:	f3bf 8f4f 	dsb	sy
 8008c32:	60fb      	str	r3, [r7, #12]
}
 8008c34:	bf00      	nop
 8008c36:	bf00      	nop
 8008c38:	e7fd      	b.n	8008c36 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008c3a:	693b      	ldr	r3, [r7, #16]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d00b      	beq.n	8008c5a <vPortFree+0x66>
	__asm volatile
 8008c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c46:	f383 8811 	msr	BASEPRI, r3
 8008c4a:	f3bf 8f6f 	isb	sy
 8008c4e:	f3bf 8f4f 	dsb	sy
 8008c52:	60bb      	str	r3, [r7, #8]
}
 8008c54:	bf00      	nop
 8008c56:	bf00      	nop
 8008c58:	e7fd      	b.n	8008c56 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008c5a:	693b      	ldr	r3, [r7, #16]
 8008c5c:	685a      	ldr	r2, [r3, #4]
 8008c5e:	4b14      	ldr	r3, [pc, #80]	@ (8008cb0 <vPortFree+0xbc>)
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	4013      	ands	r3, r2
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d01e      	beq.n	8008ca6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008c68:	693b      	ldr	r3, [r7, #16]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d11a      	bne.n	8008ca6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008c70:	693b      	ldr	r3, [r7, #16]
 8008c72:	685a      	ldr	r2, [r3, #4]
 8008c74:	4b0e      	ldr	r3, [pc, #56]	@ (8008cb0 <vPortFree+0xbc>)
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	43db      	mvns	r3, r3
 8008c7a:	401a      	ands	r2, r3
 8008c7c:	693b      	ldr	r3, [r7, #16]
 8008c7e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008c80:	f7ff f9d0 	bl	8008024 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008c84:	693b      	ldr	r3, [r7, #16]
 8008c86:	685a      	ldr	r2, [r3, #4]
 8008c88:	4b0a      	ldr	r3, [pc, #40]	@ (8008cb4 <vPortFree+0xc0>)
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	4413      	add	r3, r2
 8008c8e:	4a09      	ldr	r2, [pc, #36]	@ (8008cb4 <vPortFree+0xc0>)
 8008c90:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008c92:	6938      	ldr	r0, [r7, #16]
 8008c94:	f000 f874 	bl	8008d80 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008c98:	4b07      	ldr	r3, [pc, #28]	@ (8008cb8 <vPortFree+0xc4>)
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	3301      	adds	r3, #1
 8008c9e:	4a06      	ldr	r2, [pc, #24]	@ (8008cb8 <vPortFree+0xc4>)
 8008ca0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008ca2:	f7ff f9cd 	bl	8008040 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008ca6:	bf00      	nop
 8008ca8:	3718      	adds	r7, #24
 8008caa:	46bd      	mov	sp, r7
 8008cac:	bd80      	pop	{r7, pc}
 8008cae:	bf00      	nop
 8008cb0:	200016e8 	.word	0x200016e8
 8008cb4:	200016d8 	.word	0x200016d8
 8008cb8:	200016e4 	.word	0x200016e4

08008cbc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008cbc:	b480      	push	{r7}
 8008cbe:	b085      	sub	sp, #20
 8008cc0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008cc2:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8008cc6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008cc8:	4b27      	ldr	r3, [pc, #156]	@ (8008d68 <prvHeapInit+0xac>)
 8008cca:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	f003 0307 	and.w	r3, r3, #7
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d00c      	beq.n	8008cf0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	3307      	adds	r3, #7
 8008cda:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	f023 0307 	bic.w	r3, r3, #7
 8008ce2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008ce4:	68ba      	ldr	r2, [r7, #8]
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	1ad3      	subs	r3, r2, r3
 8008cea:	4a1f      	ldr	r2, [pc, #124]	@ (8008d68 <prvHeapInit+0xac>)
 8008cec:	4413      	add	r3, r2
 8008cee:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008cf4:	4a1d      	ldr	r2, [pc, #116]	@ (8008d6c <prvHeapInit+0xb0>)
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008cfa:	4b1c      	ldr	r3, [pc, #112]	@ (8008d6c <prvHeapInit+0xb0>)
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	68ba      	ldr	r2, [r7, #8]
 8008d04:	4413      	add	r3, r2
 8008d06:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008d08:	2208      	movs	r2, #8
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	1a9b      	subs	r3, r3, r2
 8008d0e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	f023 0307 	bic.w	r3, r3, #7
 8008d16:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	4a15      	ldr	r2, [pc, #84]	@ (8008d70 <prvHeapInit+0xb4>)
 8008d1c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008d1e:	4b14      	ldr	r3, [pc, #80]	@ (8008d70 <prvHeapInit+0xb4>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	2200      	movs	r2, #0
 8008d24:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008d26:	4b12      	ldr	r3, [pc, #72]	@ (8008d70 <prvHeapInit+0xb4>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	68fa      	ldr	r2, [r7, #12]
 8008d36:	1ad2      	subs	r2, r2, r3
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008d3c:	4b0c      	ldr	r3, [pc, #48]	@ (8008d70 <prvHeapInit+0xb4>)
 8008d3e:	681a      	ldr	r2, [r3, #0]
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	685b      	ldr	r3, [r3, #4]
 8008d48:	4a0a      	ldr	r2, [pc, #40]	@ (8008d74 <prvHeapInit+0xb8>)
 8008d4a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008d4c:	683b      	ldr	r3, [r7, #0]
 8008d4e:	685b      	ldr	r3, [r3, #4]
 8008d50:	4a09      	ldr	r2, [pc, #36]	@ (8008d78 <prvHeapInit+0xbc>)
 8008d52:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008d54:	4b09      	ldr	r3, [pc, #36]	@ (8008d7c <prvHeapInit+0xc0>)
 8008d56:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008d5a:	601a      	str	r2, [r3, #0]
}
 8008d5c:	bf00      	nop
 8008d5e:	3714      	adds	r7, #20
 8008d60:	46bd      	mov	sp, r7
 8008d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d66:	4770      	bx	lr
 8008d68:	20000b14 	.word	0x20000b14
 8008d6c:	200016cc 	.word	0x200016cc
 8008d70:	200016d4 	.word	0x200016d4
 8008d74:	200016dc 	.word	0x200016dc
 8008d78:	200016d8 	.word	0x200016d8
 8008d7c:	200016e8 	.word	0x200016e8

08008d80 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008d80:	b480      	push	{r7}
 8008d82:	b085      	sub	sp, #20
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008d88:	4b28      	ldr	r3, [pc, #160]	@ (8008e2c <prvInsertBlockIntoFreeList+0xac>)
 8008d8a:	60fb      	str	r3, [r7, #12]
 8008d8c:	e002      	b.n	8008d94 <prvInsertBlockIntoFreeList+0x14>
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	60fb      	str	r3, [r7, #12]
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	687a      	ldr	r2, [r7, #4]
 8008d9a:	429a      	cmp	r2, r3
 8008d9c:	d8f7      	bhi.n	8008d8e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	685b      	ldr	r3, [r3, #4]
 8008da6:	68ba      	ldr	r2, [r7, #8]
 8008da8:	4413      	add	r3, r2
 8008daa:	687a      	ldr	r2, [r7, #4]
 8008dac:	429a      	cmp	r2, r3
 8008dae:	d108      	bne.n	8008dc2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	685a      	ldr	r2, [r3, #4]
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	685b      	ldr	r3, [r3, #4]
 8008db8:	441a      	add	r2, r3
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	685b      	ldr	r3, [r3, #4]
 8008dca:	68ba      	ldr	r2, [r7, #8]
 8008dcc:	441a      	add	r2, r3
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	429a      	cmp	r2, r3
 8008dd4:	d118      	bne.n	8008e08 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681a      	ldr	r2, [r3, #0]
 8008dda:	4b15      	ldr	r3, [pc, #84]	@ (8008e30 <prvInsertBlockIntoFreeList+0xb0>)
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	429a      	cmp	r2, r3
 8008de0:	d00d      	beq.n	8008dfe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	685a      	ldr	r2, [r3, #4]
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	685b      	ldr	r3, [r3, #4]
 8008dec:	441a      	add	r2, r3
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	681a      	ldr	r2, [r3, #0]
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	601a      	str	r2, [r3, #0]
 8008dfc:	e008      	b.n	8008e10 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008dfe:	4b0c      	ldr	r3, [pc, #48]	@ (8008e30 <prvInsertBlockIntoFreeList+0xb0>)
 8008e00:	681a      	ldr	r2, [r3, #0]
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	601a      	str	r2, [r3, #0]
 8008e06:	e003      	b.n	8008e10 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	681a      	ldr	r2, [r3, #0]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008e10:	68fa      	ldr	r2, [r7, #12]
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	429a      	cmp	r2, r3
 8008e16:	d002      	beq.n	8008e1e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	687a      	ldr	r2, [r7, #4]
 8008e1c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008e1e:	bf00      	nop
 8008e20:	3714      	adds	r7, #20
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr
 8008e2a:	bf00      	nop
 8008e2c:	200016cc 	.word	0x200016cc
 8008e30:	200016d4 	.word	0x200016d4

08008e34 <MCP23S17_Init>:
#include "drv_led.h"
#include "spi.h"

uint8_t etat_des_LEDs = 0xff;

void MCP23S17_Init( void){
 8008e34:	b580      	push	{r7, lr}
 8008e36:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET); //reset High
 8008e38:	2201      	movs	r2, #1
 8008e3a:	2101      	movs	r1, #1
 8008e3c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008e40:	f7f9 f8d6 	bl	8001ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);	//CS High
 8008e44:	2201      	movs	r2, #1
 8008e46:	2180      	movs	r1, #128	@ 0x80
 8008e48:	480a      	ldr	r0, [pc, #40]	@ (8008e74 <MCP23S17_Init+0x40>)
 8008e4a:	f7f9 f8d1 	bl	8001ff0 <HAL_GPIO_WritePin>

	// Configurer tous les GPIO comme sorties
	MCP23S17_Write(IODIRA, 0x00);
 8008e4e:	2100      	movs	r1, #0
 8008e50:	2000      	movs	r0, #0
 8008e52:	f000 f811 	bl	8008e78 <MCP23S17_Write>
	MCP23S17_Write(IODIRB, 0x00);
 8008e56:	2100      	movs	r1, #0
 8008e58:	2001      	movs	r0, #1
 8008e5a:	f000 f80d 	bl	8008e78 <MCP23S17_Write>

	// Eteindre toutes les led
	MCP23S17_Write(MCPGPIOA, 0xff);
 8008e5e:	21ff      	movs	r1, #255	@ 0xff
 8008e60:	2012      	movs	r0, #18
 8008e62:	f000 f809 	bl	8008e78 <MCP23S17_Write>
	MCP23S17_Write(MCPGPIOB, 0xff);
 8008e66:	21ff      	movs	r1, #255	@ 0xff
 8008e68:	2013      	movs	r0, #19
 8008e6a:	f000 f805 	bl	8008e78 <MCP23S17_Write>
}
 8008e6e:	bf00      	nop
 8008e70:	bd80      	pop	{r7, pc}
 8008e72:	bf00      	nop
 8008e74:	48000400 	.word	0x48000400

08008e78 <MCP23S17_Write>:

// Fonction pour écrire dans un registre du MCP23S17
void MCP23S17_Write( uint8_t reg, uint8_t value) {
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b084      	sub	sp, #16
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	4603      	mov	r3, r0
 8008e80:	460a      	mov	r2, r1
 8008e82:	71fb      	strb	r3, [r7, #7]
 8008e84:	4613      	mov	r3, r2
 8008e86:	71bb      	strb	r3, [r7, #6]
	uint8_t data[3] = {MCP23S17_ADDR_WRITE, reg, value};
 8008e88:	2340      	movs	r3, #64	@ 0x40
 8008e8a:	733b      	strb	r3, [r7, #12]
 8008e8c:	79fb      	ldrb	r3, [r7, #7]
 8008e8e:	737b      	strb	r3, [r7, #13]
 8008e90:	79bb      	ldrb	r3, [r7, #6]
 8008e92:	73bb      	strb	r3, [r7, #14]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET); // CS Low
 8008e94:	2200      	movs	r2, #0
 8008e96:	2180      	movs	r1, #128	@ 0x80
 8008e98:	4809      	ldr	r0, [pc, #36]	@ (8008ec0 <MCP23S17_Write+0x48>)
 8008e9a:	f7f9 f8a9 	bl	8001ff0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, data, 3, HAL_MAX_DELAY);
 8008e9e:	f107 010c 	add.w	r1, r7, #12
 8008ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8008ea6:	2203      	movs	r2, #3
 8008ea8:	4806      	ldr	r0, [pc, #24]	@ (8008ec4 <MCP23S17_Write+0x4c>)
 8008eaa:	f7fc fd25 	bl	80058f8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);   // CS High
 8008eae:	2201      	movs	r2, #1
 8008eb0:	2180      	movs	r1, #128	@ 0x80
 8008eb2:	4803      	ldr	r0, [pc, #12]	@ (8008ec0 <MCP23S17_Write+0x48>)
 8008eb4:	f7f9 f89c 	bl	8001ff0 <HAL_GPIO_WritePin>
}
 8008eb8:	bf00      	nop
 8008eba:	3710      	adds	r7, #16
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	bd80      	pop	{r7, pc}
 8008ec0:	48000400 	.word	0x48000400
 8008ec4:	200008a0 	.word	0x200008a0

08008ec8 <drv_led>:

uint8_t drv_led(uint8_t led_num, uint8_t gpio)
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b082      	sub	sp, #8
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	4603      	mov	r3, r0
 8008ed0:	460a      	mov	r2, r1
 8008ed2:	71fb      	strb	r3, [r7, #7]
 8008ed4:	4613      	mov	r3, r2
 8008ed6:	71bb      	strb	r3, [r7, #6]
	MCP23S17_Init();
 8008ed8:	f7ff ffac 	bl	8008e34 <MCP23S17_Init>

	if((led_num>=0 && led_num<=7)!=0){
 8008edc:	79fb      	ldrb	r3, [r7, #7]
 8008ede:	2b07      	cmp	r3, #7
 8008ee0:	d80c      	bhi.n	8008efc <drv_led+0x34>
		etat_des_LEDs ^= (1 << led_num);
 8008ee2:	79fb      	ldrb	r3, [r7, #7]
 8008ee4:	2201      	movs	r2, #1
 8008ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8008eea:	b25a      	sxtb	r2, r3
 8008eec:	4b09      	ldr	r3, [pc, #36]	@ (8008f14 <drv_led+0x4c>)
 8008eee:	781b      	ldrb	r3, [r3, #0]
 8008ef0:	b25b      	sxtb	r3, r3
 8008ef2:	4053      	eors	r3, r2
 8008ef4:	b25b      	sxtb	r3, r3
 8008ef6:	b2da      	uxtb	r2, r3
 8008ef8:	4b06      	ldr	r3, [pc, #24]	@ (8008f14 <drv_led+0x4c>)
 8008efa:	701a      	strb	r2, [r3, #0]
	}
	// Allumer la LED (GPB0 à HIGH)
	MCP23S17_Write(gpio, etat_des_LEDs);
 8008efc:	4b05      	ldr	r3, [pc, #20]	@ (8008f14 <drv_led+0x4c>)
 8008efe:	781a      	ldrb	r2, [r3, #0]
 8008f00:	79bb      	ldrb	r3, [r7, #6]
 8008f02:	4611      	mov	r1, r2
 8008f04:	4618      	mov	r0, r3
 8008f06:	f7ff ffb7 	bl	8008e78 <MCP23S17_Write>
	return 0;
 8008f0a:	2300      	movs	r3, #0
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	3708      	adds	r7, #8
 8008f10:	46bd      	mov	sp, r7
 8008f12:	bd80      	pop	{r7, pc}
 8008f14:	20000010 	.word	0x20000010

08008f18 <drv_uart2_receive>:
#include "main.h"
#include "drv_uart2.h"
#include "usart.h"

uint8_t drv_uart2_receive(char * pData, uint16_t size)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b082      	sub	sp, #8
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
 8008f20:	460b      	mov	r3, r1
 8008f22:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive(&huart2, (uint8_t*)(pData), size, HAL_MAX_DELAY);
 8008f24:	887a      	ldrh	r2, [r7, #2]
 8008f26:	f04f 33ff 	mov.w	r3, #4294967295
 8008f2a:	6879      	ldr	r1, [r7, #4]
 8008f2c:	4803      	ldr	r0, [pc, #12]	@ (8008f3c <drv_uart2_receive+0x24>)
 8008f2e:	f7fd fb5a 	bl	80065e6 <HAL_UART_Receive>

	return 0;	// Life's too short for error management
 8008f32:	2300      	movs	r3, #0
}
 8008f34:	4618      	mov	r0, r3
 8008f36:	3708      	adds	r7, #8
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	bd80      	pop	{r7, pc}
 8008f3c:	20000954 	.word	0x20000954

08008f40 <drv_uart2_transmit>:

uint8_t drv_uart2_transmit(const char * pData, uint16_t size)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b082      	sub	sp, #8
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
 8008f48:	460b      	mov	r3, r1
 8008f4a:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 8008f4c:	887a      	ldrh	r2, [r7, #2]
 8008f4e:	f04f 33ff 	mov.w	r3, #4294967295
 8008f52:	6879      	ldr	r1, [r7, #4]
 8008f54:	4803      	ldr	r0, [pc, #12]	@ (8008f64 <drv_uart2_transmit+0x24>)
 8008f56:	f7fd fabd 	bl	80064d4 <HAL_UART_Transmit>

	return 0;	// Srsly, don't do that kids
 8008f5a:	2300      	movs	r3, #0
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	3708      	adds	r7, #8
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}
 8008f64:	20000954 	.word	0x20000954

08008f68 <sh_help>:
static int uart_write(char * s, uint16_t size) {
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
	return size;
}

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 8008f68:	b590      	push	{r4, r7, lr}
 8008f6a:	b089      	sub	sp, #36	@ 0x24
 8008f6c:	af02      	add	r7, sp, #8
 8008f6e:	60f8      	str	r0, [r7, #12]
 8008f70:	60b9      	str	r1, [r7, #8]
 8008f72:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8008f74:	2300      	movs	r3, #0
 8008f76:	617b      	str	r3, [r7, #20]
 8008f78:	e029      	b.n	8008fce <sh_help+0x66>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->func_list[i].c, h_shell->func_list[i].description);
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8008f80:	68f9      	ldr	r1, [r7, #12]
 8008f82:	697a      	ldr	r2, [r7, #20]
 8008f84:	4613      	mov	r3, r2
 8008f86:	005b      	lsls	r3, r3, #1
 8008f88:	4413      	add	r3, r2
 8008f8a:	009b      	lsls	r3, r3, #2
 8008f8c:	440b      	add	r3, r1
 8008f8e:	3304      	adds	r3, #4
 8008f90:	781b      	ldrb	r3, [r3, #0]
 8008f92:	461c      	mov	r4, r3
 8008f94:	68f9      	ldr	r1, [r7, #12]
 8008f96:	697a      	ldr	r2, [r7, #20]
 8008f98:	4613      	mov	r3, r2
 8008f9a:	005b      	lsls	r3, r3, #1
 8008f9c:	4413      	add	r3, r2
 8008f9e:	009b      	lsls	r3, r3, #2
 8008fa0:	440b      	add	r3, r1
 8008fa2:	330c      	adds	r3, #12
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	9300      	str	r3, [sp, #0]
 8008fa8:	4623      	mov	r3, r4
 8008faa:	4a0e      	ldr	r2, [pc, #56]	@ (8008fe4 <sh_help+0x7c>)
 8008fac:	2128      	movs	r1, #40	@ 0x28
 8008fae:	f000 fb4d 	bl	800964c <sniprintf>
 8008fb2:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 8008fba:	68fa      	ldr	r2, [r7, #12]
 8008fbc:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8008fc0:	6939      	ldr	r1, [r7, #16]
 8008fc2:	b289      	uxth	r1, r1
 8008fc4:	4610      	mov	r0, r2
 8008fc6:	4798      	blx	r3
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8008fc8:	697b      	ldr	r3, [r7, #20]
 8008fca:	3301      	adds	r3, #1
 8008fcc:	617b      	str	r3, [r7, #20]
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	697a      	ldr	r2, [r7, #20]
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	dbd0      	blt.n	8008f7a <sh_help+0x12>
	}

	return 0;
 8008fd8:	2300      	movs	r3, #0
}
 8008fda:	4618      	mov	r0, r3
 8008fdc:	371c      	adds	r7, #28
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bd90      	pop	{r4, r7, pc}
 8008fe2:	bf00      	nop
 8008fe4:	0800a904 	.word	0x0800a904

08008fe8 <shell_init>:

void shell_init(h_shell_t * h_shell) {
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b084      	sub	sp, #16
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
	int size = 0;
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	601a      	str	r2, [r3, #0]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8009000:	4a16      	ldr	r2, [pc, #88]	@ (800905c <shell_init+0x74>)
 8009002:	2128      	movs	r1, #40	@ 0x28
 8009004:	4618      	mov	r0, r3
 8009006:	f000 fb21 	bl	800964c <sniprintf>
 800900a:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 8009012:	687a      	ldr	r2, [r7, #4]
 8009014:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8009018:	68f9      	ldr	r1, [r7, #12]
 800901a:	b289      	uxth	r1, r1
 800901c:	4610      	mov	r0, r2
 800901e:	4798      	blx	r3

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Correction TD (v0.2.1 du coup?)\r\n");
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8009026:	4a0e      	ldr	r2, [pc, #56]	@ (8009060 <shell_init+0x78>)
 8009028:	2128      	movs	r1, #40	@ 0x28
 800902a:	4618      	mov	r0, r3
 800902c:	f000 fb0e 	bl	800964c <sniprintf>
 8009030:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 8009038:	687a      	ldr	r2, [r7, #4]
 800903a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800903e:	68f9      	ldr	r1, [r7, #12]
 8009040:	b289      	uxth	r1, r1
 8009042:	4610      	mov	r0, r2
 8009044:	4798      	blx	r3

	shell_add(h_shell, 'h', sh_help, "Help");
 8009046:	4b07      	ldr	r3, [pc, #28]	@ (8009064 <shell_init+0x7c>)
 8009048:	4a07      	ldr	r2, [pc, #28]	@ (8009068 <shell_init+0x80>)
 800904a:	2168      	movs	r1, #104	@ 0x68
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f000 f80d 	bl	800906c <shell_add>
}
 8009052:	bf00      	nop
 8009054:	3710      	adds	r7, #16
 8009056:	46bd      	mov	sp, r7
 8009058:	bd80      	pop	{r7, pc}
 800905a:	bf00      	nop
 800905c:	0800a910 	.word	0x0800a910
 8009060:	0800a938 	.word	0x0800a938
 8009064:	0800a95c 	.word	0x0800a95c
 8009068:	08008f69 	.word	0x08008f69

0800906c <shell_add>:

int shell_add(h_shell_t * h_shell, char c, shell_func_pointer_t pfunc, char * description) {
 800906c:	b480      	push	{r7}
 800906e:	b085      	sub	sp, #20
 8009070:	af00      	add	r7, sp, #0
 8009072:	60f8      	str	r0, [r7, #12]
 8009074:	607a      	str	r2, [r7, #4]
 8009076:	603b      	str	r3, [r7, #0]
 8009078:	460b      	mov	r3, r1
 800907a:	72fb      	strb	r3, [r7, #11]
	if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	2b3f      	cmp	r3, #63	@ 0x3f
 8009082:	dc27      	bgt.n	80090d4 <shell_add+0x68>
		h_shell->func_list[h_shell->func_list_size].c = c;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681a      	ldr	r2, [r3, #0]
 8009088:	68f9      	ldr	r1, [r7, #12]
 800908a:	4613      	mov	r3, r2
 800908c:	005b      	lsls	r3, r3, #1
 800908e:	4413      	add	r3, r2
 8009090:	009b      	lsls	r3, r3, #2
 8009092:	440b      	add	r3, r1
 8009094:	3304      	adds	r3, #4
 8009096:	7afa      	ldrb	r2, [r7, #11]
 8009098:	701a      	strb	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].func = pfunc;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	681a      	ldr	r2, [r3, #0]
 800909e:	68f9      	ldr	r1, [r7, #12]
 80090a0:	4613      	mov	r3, r2
 80090a2:	005b      	lsls	r3, r3, #1
 80090a4:	4413      	add	r3, r2
 80090a6:	009b      	lsls	r3, r3, #2
 80090a8:	440b      	add	r3, r1
 80090aa:	3308      	adds	r3, #8
 80090ac:	687a      	ldr	r2, [r7, #4]
 80090ae:	601a      	str	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].description = description;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681a      	ldr	r2, [r3, #0]
 80090b4:	68f9      	ldr	r1, [r7, #12]
 80090b6:	4613      	mov	r3, r2
 80090b8:	005b      	lsls	r3, r3, #1
 80090ba:	4413      	add	r3, r2
 80090bc:	009b      	lsls	r3, r3, #2
 80090be:	440b      	add	r3, r1
 80090c0:	330c      	adds	r3, #12
 80090c2:	683a      	ldr	r2, [r7, #0]
 80090c4:	601a      	str	r2, [r3, #0]
		h_shell->func_list_size++;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	1c5a      	adds	r2, r3, #1
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	601a      	str	r2, [r3, #0]
		return 0;
 80090d0:	2300      	movs	r3, #0
 80090d2:	e001      	b.n	80090d8 <shell_add+0x6c>
	}

	return -1;
 80090d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80090d8:	4618      	mov	r0, r3
 80090da:	3714      	adds	r7, #20
 80090dc:	46bd      	mov	sp, r7
 80090de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e2:	4770      	bx	lr

080090e4 <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b090      	sub	sp, #64	@ 0x40
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
 80090ec:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	781b      	ldrb	r3, [r3, #0]
 80090f2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 80090f6:	2300      	movs	r3, #0
 80090f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80090fa:	e041      	b.n	8009180 <shell_exec+0x9c>
		if (h_shell->func_list[i].c == c) {
 80090fc:	6879      	ldr	r1, [r7, #4]
 80090fe:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009100:	4613      	mov	r3, r2
 8009102:	005b      	lsls	r3, r3, #1
 8009104:	4413      	add	r3, r2
 8009106:	009b      	lsls	r3, r3, #2
 8009108:	440b      	add	r3, r1
 800910a:	3304      	adds	r3, #4
 800910c:	781b      	ldrb	r3, [r3, #0]
 800910e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8009112:	429a      	cmp	r2, r3
 8009114:	d131      	bne.n	800917a <shell_exec+0x96>
			argc = 1;
 8009116:	2301      	movs	r3, #1
 8009118:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	637b      	str	r3, [r7, #52]	@ 0x34
 8009122:	e013      	b.n	800914c <shell_exec+0x68>
				if(*p == ' ') {
 8009124:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009126:	781b      	ldrb	r3, [r3, #0]
 8009128:	2b20      	cmp	r3, #32
 800912a:	d10c      	bne.n	8009146 <shell_exec+0x62>
					*p = '\0';
 800912c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800912e:	2200      	movs	r2, #0
 8009130:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8009132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009134:	1c5a      	adds	r2, r3, #1
 8009136:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009138:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800913a:	3201      	adds	r2, #1
 800913c:	009b      	lsls	r3, r3, #2
 800913e:	3340      	adds	r3, #64	@ 0x40
 8009140:	443b      	add	r3, r7
 8009142:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8009146:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009148:	3301      	adds	r3, #1
 800914a:	637b      	str	r3, [r7, #52]	@ 0x34
 800914c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800914e:	781b      	ldrb	r3, [r3, #0]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d002      	beq.n	800915a <shell_exec+0x76>
 8009154:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009156:	2b07      	cmp	r3, #7
 8009158:	dde4      	ble.n	8009124 <shell_exec+0x40>
				}
			}

			return h_shell->func_list[i].func(h_shell, argc, argv);
 800915a:	6879      	ldr	r1, [r7, #4]
 800915c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800915e:	4613      	mov	r3, r2
 8009160:	005b      	lsls	r3, r3, #1
 8009162:	4413      	add	r3, r2
 8009164:	009b      	lsls	r3, r3, #2
 8009166:	440b      	add	r3, r1
 8009168:	3308      	adds	r3, #8
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f107 020c 	add.w	r2, r7, #12
 8009170:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009172:	6878      	ldr	r0, [r7, #4]
 8009174:	4798      	blx	r3
 8009176:	4603      	mov	r3, r0
 8009178:	e01d      	b.n	80091b6 <shell_exec+0xd2>
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 800917a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800917c:	3301      	adds	r3, #1
 800917e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009186:	429a      	cmp	r2, r3
 8009188:	dbb8      	blt.n	80090fc <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8009190:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009194:	4a0a      	ldr	r2, [pc, #40]	@ (80091c0 <shell_exec+0xdc>)
 8009196:	2128      	movs	r1, #40	@ 0x28
 8009198:	f000 fa58 	bl	800964c <sniprintf>
 800919c:	62f8      	str	r0, [r7, #44]	@ 0x2c
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 80091a4:	687a      	ldr	r2, [r7, #4]
 80091a6:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80091aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80091ac:	b289      	uxth	r1, r1
 80091ae:	4610      	mov	r0, r2
 80091b0:	4798      	blx	r3
	return -1;
 80091b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80091b6:	4618      	mov	r0, r3
 80091b8:	3740      	adds	r7, #64	@ 0x40
 80091ba:	46bd      	mov	sp, r7
 80091bc:	bd80      	pop	{r7, pc}
 80091be:	bf00      	nop
 80091c0:	0800a964 	.word	0x0800a964

080091c4 <shell_run>:

static char backspace[] = "\b \b";
static char prompt[] = "> ";

int shell_run(h_shell_t * h_shell) {
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b086      	sub	sp, #24
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
	int reading = 0;
 80091cc:	2300      	movs	r3, #0
 80091ce:	617b      	str	r3, [r7, #20]
	int pos = 0;
 80091d0:	2300      	movs	r3, #0
 80091d2:	613b      	str	r3, [r7, #16]

	while (1) {
		h_shell->drv.transmit(prompt, 2);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 80091da:	2102      	movs	r1, #2
 80091dc:	483a      	ldr	r0, [pc, #232]	@ (80092c8 <shell_run+0x104>)
 80091de:	4798      	blx	r3
		reading = 1;
 80091e0:	2301      	movs	r3, #1
 80091e2:	617b      	str	r3, [r7, #20]

		while(reading) {
 80091e4:	e064      	b.n	80092b0 <shell_run+0xec>
			char c;
			h_shell->drv.receive(&c, 1);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 80091ec:	f107 020b 	add.w	r2, r7, #11
 80091f0:	2101      	movs	r1, #1
 80091f2:	4610      	mov	r0, r2
 80091f4:	4798      	blx	r3
			int size;

			switch (c) {
 80091f6:	7afb      	ldrb	r3, [r7, #11]
 80091f8:	2b08      	cmp	r3, #8
 80091fa:	d036      	beq.n	800926a <shell_run+0xa6>
 80091fc:	2b0d      	cmp	r3, #13
 80091fe:	d141      	bne.n	8009284 <shell_run+0xc0>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8009206:	4a31      	ldr	r2, [pc, #196]	@ (80092cc <shell_run+0x108>)
 8009208:	2128      	movs	r1, #40	@ 0x28
 800920a:	4618      	mov	r0, r3
 800920c:	f000 fa1e 	bl	800964c <sniprintf>
 8009210:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 8009218:	687a      	ldr	r2, [r7, #4]
 800921a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800921e:	68f9      	ldr	r1, [r7, #12]
 8009220:	b289      	uxth	r1, r1
 8009222:	4610      	mov	r0, r2
 8009224:	4798      	blx	r3
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 8009226:	693b      	ldr	r3, [r7, #16]
 8009228:	1c5a      	adds	r2, r3, #1
 800922a:	613a      	str	r2, [r7, #16]
 800922c:	687a      	ldr	r2, [r7, #4]
 800922e:	4413      	add	r3, r2
 8009230:	2200      	movs	r2, #0
 8009232:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8009242:	4a23      	ldr	r2, [pc, #140]	@ (80092d0 <shell_run+0x10c>)
 8009244:	2128      	movs	r1, #40	@ 0x28
 8009246:	f000 fa01 	bl	800964c <sniprintf>
 800924a:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 8009252:	687a      	ldr	r2, [r7, #4]
 8009254:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8009258:	68f9      	ldr	r1, [r7, #12]
 800925a:	b289      	uxth	r1, r1
 800925c:	4610      	mov	r0, r2
 800925e:	4798      	blx	r3
				reading = 0;        //exit read loop
 8009260:	2300      	movs	r3, #0
 8009262:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 8009264:	2300      	movs	r3, #0
 8009266:	613b      	str	r3, [r7, #16]
				break;
 8009268:	e022      	b.n	80092b0 <shell_run+0xec>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 800926a:	693b      	ldr	r3, [r7, #16]
 800926c:	2b00      	cmp	r3, #0
 800926e:	dd1e      	ble.n	80092ae <shell_run+0xea>
					pos--;          //remove it in buffer
 8009270:	693b      	ldr	r3, [r7, #16]
 8009272:	3b01      	subs	r3, #1
 8009274:	613b      	str	r3, [r7, #16]

					h_shell->drv.transmit(backspace, 3);	// delete the char on the terminal
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 800927c:	2103      	movs	r1, #3
 800927e:	4815      	ldr	r0, [pc, #84]	@ (80092d4 <shell_run+0x110>)
 8009280:	4798      	blx	r3
				}
				break;
 8009282:	e014      	b.n	80092ae <shell_run+0xea>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 8009284:	693b      	ldr	r3, [r7, #16]
 8009286:	2b27      	cmp	r3, #39	@ 0x27
 8009288:	dc12      	bgt.n	80092b0 <shell_run+0xec>
					h_shell->drv.transmit(&c, 1);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 8009290:	f107 020b 	add.w	r2, r7, #11
 8009294:	2101      	movs	r1, #1
 8009296:	4610      	mov	r0, r2
 8009298:	4798      	blx	r3
					h_shell->cmd_buffer[pos++] = c; //store
 800929a:	693b      	ldr	r3, [r7, #16]
 800929c:	1c5a      	adds	r2, r3, #1
 800929e:	613a      	str	r2, [r7, #16]
 80092a0:	7af9      	ldrb	r1, [r7, #11]
 80092a2:	687a      	ldr	r2, [r7, #4]
 80092a4:	4413      	add	r3, r2
 80092a6:	460a      	mov	r2, r1
 80092a8:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
 80092ac:	e000      	b.n	80092b0 <shell_run+0xec>
				break;
 80092ae:	bf00      	nop
		while(reading) {
 80092b0:	697b      	ldr	r3, [r7, #20]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d197      	bne.n	80091e6 <shell_run+0x22>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 80092bc:	4619      	mov	r1, r3
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	f7ff ff10 	bl	80090e4 <shell_exec>
		h_shell->drv.transmit(prompt, 2);
 80092c4:	e786      	b.n	80091d4 <shell_run+0x10>
 80092c6:	bf00      	nop
 80092c8:	20000018 	.word	0x20000018
 80092cc:	0800a97c 	.word	0x0800a97c
 80092d0:	0800a980 	.word	0x0800a980
 80092d4:	20000014 	.word	0x20000014

080092d8 <atoi>:
 80092d8:	220a      	movs	r2, #10
 80092da:	2100      	movs	r1, #0
 80092dc:	f000 b87a 	b.w	80093d4 <strtol>

080092e0 <_strtol_l.constprop.0>:
 80092e0:	2b24      	cmp	r3, #36	@ 0x24
 80092e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092e6:	4686      	mov	lr, r0
 80092e8:	4690      	mov	r8, r2
 80092ea:	d801      	bhi.n	80092f0 <_strtol_l.constprop.0+0x10>
 80092ec:	2b01      	cmp	r3, #1
 80092ee:	d106      	bne.n	80092fe <_strtol_l.constprop.0+0x1e>
 80092f0:	f000 fb5c 	bl	80099ac <__errno>
 80092f4:	2316      	movs	r3, #22
 80092f6:	6003      	str	r3, [r0, #0]
 80092f8:	2000      	movs	r0, #0
 80092fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092fe:	4834      	ldr	r0, [pc, #208]	@ (80093d0 <_strtol_l.constprop.0+0xf0>)
 8009300:	460d      	mov	r5, r1
 8009302:	462a      	mov	r2, r5
 8009304:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009308:	5d06      	ldrb	r6, [r0, r4]
 800930a:	f016 0608 	ands.w	r6, r6, #8
 800930e:	d1f8      	bne.n	8009302 <_strtol_l.constprop.0+0x22>
 8009310:	2c2d      	cmp	r4, #45	@ 0x2d
 8009312:	d12d      	bne.n	8009370 <_strtol_l.constprop.0+0x90>
 8009314:	782c      	ldrb	r4, [r5, #0]
 8009316:	2601      	movs	r6, #1
 8009318:	1c95      	adds	r5, r2, #2
 800931a:	f033 0210 	bics.w	r2, r3, #16
 800931e:	d109      	bne.n	8009334 <_strtol_l.constprop.0+0x54>
 8009320:	2c30      	cmp	r4, #48	@ 0x30
 8009322:	d12a      	bne.n	800937a <_strtol_l.constprop.0+0x9a>
 8009324:	782a      	ldrb	r2, [r5, #0]
 8009326:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800932a:	2a58      	cmp	r2, #88	@ 0x58
 800932c:	d125      	bne.n	800937a <_strtol_l.constprop.0+0x9a>
 800932e:	786c      	ldrb	r4, [r5, #1]
 8009330:	2310      	movs	r3, #16
 8009332:	3502      	adds	r5, #2
 8009334:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009338:	f10c 3cff 	add.w	ip, ip, #4294967295
 800933c:	2200      	movs	r2, #0
 800933e:	fbbc f9f3 	udiv	r9, ip, r3
 8009342:	4610      	mov	r0, r2
 8009344:	fb03 ca19 	mls	sl, r3, r9, ip
 8009348:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800934c:	2f09      	cmp	r7, #9
 800934e:	d81b      	bhi.n	8009388 <_strtol_l.constprop.0+0xa8>
 8009350:	463c      	mov	r4, r7
 8009352:	42a3      	cmp	r3, r4
 8009354:	dd27      	ble.n	80093a6 <_strtol_l.constprop.0+0xc6>
 8009356:	1c57      	adds	r7, r2, #1
 8009358:	d007      	beq.n	800936a <_strtol_l.constprop.0+0x8a>
 800935a:	4581      	cmp	r9, r0
 800935c:	d320      	bcc.n	80093a0 <_strtol_l.constprop.0+0xc0>
 800935e:	d101      	bne.n	8009364 <_strtol_l.constprop.0+0x84>
 8009360:	45a2      	cmp	sl, r4
 8009362:	db1d      	blt.n	80093a0 <_strtol_l.constprop.0+0xc0>
 8009364:	fb00 4003 	mla	r0, r0, r3, r4
 8009368:	2201      	movs	r2, #1
 800936a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800936e:	e7eb      	b.n	8009348 <_strtol_l.constprop.0+0x68>
 8009370:	2c2b      	cmp	r4, #43	@ 0x2b
 8009372:	bf04      	itt	eq
 8009374:	782c      	ldrbeq	r4, [r5, #0]
 8009376:	1c95      	addeq	r5, r2, #2
 8009378:	e7cf      	b.n	800931a <_strtol_l.constprop.0+0x3a>
 800937a:	2b00      	cmp	r3, #0
 800937c:	d1da      	bne.n	8009334 <_strtol_l.constprop.0+0x54>
 800937e:	2c30      	cmp	r4, #48	@ 0x30
 8009380:	bf0c      	ite	eq
 8009382:	2308      	moveq	r3, #8
 8009384:	230a      	movne	r3, #10
 8009386:	e7d5      	b.n	8009334 <_strtol_l.constprop.0+0x54>
 8009388:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800938c:	2f19      	cmp	r7, #25
 800938e:	d801      	bhi.n	8009394 <_strtol_l.constprop.0+0xb4>
 8009390:	3c37      	subs	r4, #55	@ 0x37
 8009392:	e7de      	b.n	8009352 <_strtol_l.constprop.0+0x72>
 8009394:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009398:	2f19      	cmp	r7, #25
 800939a:	d804      	bhi.n	80093a6 <_strtol_l.constprop.0+0xc6>
 800939c:	3c57      	subs	r4, #87	@ 0x57
 800939e:	e7d8      	b.n	8009352 <_strtol_l.constprop.0+0x72>
 80093a0:	f04f 32ff 	mov.w	r2, #4294967295
 80093a4:	e7e1      	b.n	800936a <_strtol_l.constprop.0+0x8a>
 80093a6:	1c53      	adds	r3, r2, #1
 80093a8:	d108      	bne.n	80093bc <_strtol_l.constprop.0+0xdc>
 80093aa:	2322      	movs	r3, #34	@ 0x22
 80093ac:	f8ce 3000 	str.w	r3, [lr]
 80093b0:	4660      	mov	r0, ip
 80093b2:	f1b8 0f00 	cmp.w	r8, #0
 80093b6:	d0a0      	beq.n	80092fa <_strtol_l.constprop.0+0x1a>
 80093b8:	1e69      	subs	r1, r5, #1
 80093ba:	e006      	b.n	80093ca <_strtol_l.constprop.0+0xea>
 80093bc:	b106      	cbz	r6, 80093c0 <_strtol_l.constprop.0+0xe0>
 80093be:	4240      	negs	r0, r0
 80093c0:	f1b8 0f00 	cmp.w	r8, #0
 80093c4:	d099      	beq.n	80092fa <_strtol_l.constprop.0+0x1a>
 80093c6:	2a00      	cmp	r2, #0
 80093c8:	d1f6      	bne.n	80093b8 <_strtol_l.constprop.0+0xd8>
 80093ca:	f8c8 1000 	str.w	r1, [r8]
 80093ce:	e794      	b.n	80092fa <_strtol_l.constprop.0+0x1a>
 80093d0:	0800a9d1 	.word	0x0800a9d1

080093d4 <strtol>:
 80093d4:	4613      	mov	r3, r2
 80093d6:	460a      	mov	r2, r1
 80093d8:	4601      	mov	r1, r0
 80093da:	4802      	ldr	r0, [pc, #8]	@ (80093e4 <strtol+0x10>)
 80093dc:	6800      	ldr	r0, [r0, #0]
 80093de:	f7ff bf7f 	b.w	80092e0 <_strtol_l.constprop.0>
 80093e2:	bf00      	nop
 80093e4:	20000028 	.word	0x20000028

080093e8 <std>:
 80093e8:	2300      	movs	r3, #0
 80093ea:	b510      	push	{r4, lr}
 80093ec:	4604      	mov	r4, r0
 80093ee:	e9c0 3300 	strd	r3, r3, [r0]
 80093f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80093f6:	6083      	str	r3, [r0, #8]
 80093f8:	8181      	strh	r1, [r0, #12]
 80093fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80093fc:	81c2      	strh	r2, [r0, #14]
 80093fe:	6183      	str	r3, [r0, #24]
 8009400:	4619      	mov	r1, r3
 8009402:	2208      	movs	r2, #8
 8009404:	305c      	adds	r0, #92	@ 0x5c
 8009406:	f000 fa2d 	bl	8009864 <memset>
 800940a:	4b0d      	ldr	r3, [pc, #52]	@ (8009440 <std+0x58>)
 800940c:	6263      	str	r3, [r4, #36]	@ 0x24
 800940e:	4b0d      	ldr	r3, [pc, #52]	@ (8009444 <std+0x5c>)
 8009410:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009412:	4b0d      	ldr	r3, [pc, #52]	@ (8009448 <std+0x60>)
 8009414:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009416:	4b0d      	ldr	r3, [pc, #52]	@ (800944c <std+0x64>)
 8009418:	6323      	str	r3, [r4, #48]	@ 0x30
 800941a:	4b0d      	ldr	r3, [pc, #52]	@ (8009450 <std+0x68>)
 800941c:	6224      	str	r4, [r4, #32]
 800941e:	429c      	cmp	r4, r3
 8009420:	d006      	beq.n	8009430 <std+0x48>
 8009422:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009426:	4294      	cmp	r4, r2
 8009428:	d002      	beq.n	8009430 <std+0x48>
 800942a:	33d0      	adds	r3, #208	@ 0xd0
 800942c:	429c      	cmp	r4, r3
 800942e:	d105      	bne.n	800943c <std+0x54>
 8009430:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009434:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009438:	f000 bae2 	b.w	8009a00 <__retarget_lock_init_recursive>
 800943c:	bd10      	pop	{r4, pc}
 800943e:	bf00      	nop
 8009440:	080096b5 	.word	0x080096b5
 8009444:	080096d7 	.word	0x080096d7
 8009448:	0800970f 	.word	0x0800970f
 800944c:	08009733 	.word	0x08009733
 8009450:	200016ec 	.word	0x200016ec

08009454 <stdio_exit_handler>:
 8009454:	4a02      	ldr	r2, [pc, #8]	@ (8009460 <stdio_exit_handler+0xc>)
 8009456:	4903      	ldr	r1, [pc, #12]	@ (8009464 <stdio_exit_handler+0x10>)
 8009458:	4803      	ldr	r0, [pc, #12]	@ (8009468 <stdio_exit_handler+0x14>)
 800945a:	f000 b869 	b.w	8009530 <_fwalk_sglue>
 800945e:	bf00      	nop
 8009460:	2000001c 	.word	0x2000001c
 8009464:	0800a56d 	.word	0x0800a56d
 8009468:	2000002c 	.word	0x2000002c

0800946c <cleanup_stdio>:
 800946c:	6841      	ldr	r1, [r0, #4]
 800946e:	4b0c      	ldr	r3, [pc, #48]	@ (80094a0 <cleanup_stdio+0x34>)
 8009470:	4299      	cmp	r1, r3
 8009472:	b510      	push	{r4, lr}
 8009474:	4604      	mov	r4, r0
 8009476:	d001      	beq.n	800947c <cleanup_stdio+0x10>
 8009478:	f001 f878 	bl	800a56c <_fflush_r>
 800947c:	68a1      	ldr	r1, [r4, #8]
 800947e:	4b09      	ldr	r3, [pc, #36]	@ (80094a4 <cleanup_stdio+0x38>)
 8009480:	4299      	cmp	r1, r3
 8009482:	d002      	beq.n	800948a <cleanup_stdio+0x1e>
 8009484:	4620      	mov	r0, r4
 8009486:	f001 f871 	bl	800a56c <_fflush_r>
 800948a:	68e1      	ldr	r1, [r4, #12]
 800948c:	4b06      	ldr	r3, [pc, #24]	@ (80094a8 <cleanup_stdio+0x3c>)
 800948e:	4299      	cmp	r1, r3
 8009490:	d004      	beq.n	800949c <cleanup_stdio+0x30>
 8009492:	4620      	mov	r0, r4
 8009494:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009498:	f001 b868 	b.w	800a56c <_fflush_r>
 800949c:	bd10      	pop	{r4, pc}
 800949e:	bf00      	nop
 80094a0:	200016ec 	.word	0x200016ec
 80094a4:	20001754 	.word	0x20001754
 80094a8:	200017bc 	.word	0x200017bc

080094ac <global_stdio_init.part.0>:
 80094ac:	b510      	push	{r4, lr}
 80094ae:	4b0b      	ldr	r3, [pc, #44]	@ (80094dc <global_stdio_init.part.0+0x30>)
 80094b0:	4c0b      	ldr	r4, [pc, #44]	@ (80094e0 <global_stdio_init.part.0+0x34>)
 80094b2:	4a0c      	ldr	r2, [pc, #48]	@ (80094e4 <global_stdio_init.part.0+0x38>)
 80094b4:	601a      	str	r2, [r3, #0]
 80094b6:	4620      	mov	r0, r4
 80094b8:	2200      	movs	r2, #0
 80094ba:	2104      	movs	r1, #4
 80094bc:	f7ff ff94 	bl	80093e8 <std>
 80094c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80094c4:	2201      	movs	r2, #1
 80094c6:	2109      	movs	r1, #9
 80094c8:	f7ff ff8e 	bl	80093e8 <std>
 80094cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80094d0:	2202      	movs	r2, #2
 80094d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094d6:	2112      	movs	r1, #18
 80094d8:	f7ff bf86 	b.w	80093e8 <std>
 80094dc:	20001824 	.word	0x20001824
 80094e0:	200016ec 	.word	0x200016ec
 80094e4:	08009455 	.word	0x08009455

080094e8 <__sfp_lock_acquire>:
 80094e8:	4801      	ldr	r0, [pc, #4]	@ (80094f0 <__sfp_lock_acquire+0x8>)
 80094ea:	f000 ba8a 	b.w	8009a02 <__retarget_lock_acquire_recursive>
 80094ee:	bf00      	nop
 80094f0:	2000182d 	.word	0x2000182d

080094f4 <__sfp_lock_release>:
 80094f4:	4801      	ldr	r0, [pc, #4]	@ (80094fc <__sfp_lock_release+0x8>)
 80094f6:	f000 ba85 	b.w	8009a04 <__retarget_lock_release_recursive>
 80094fa:	bf00      	nop
 80094fc:	2000182d 	.word	0x2000182d

08009500 <__sinit>:
 8009500:	b510      	push	{r4, lr}
 8009502:	4604      	mov	r4, r0
 8009504:	f7ff fff0 	bl	80094e8 <__sfp_lock_acquire>
 8009508:	6a23      	ldr	r3, [r4, #32]
 800950a:	b11b      	cbz	r3, 8009514 <__sinit+0x14>
 800950c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009510:	f7ff bff0 	b.w	80094f4 <__sfp_lock_release>
 8009514:	4b04      	ldr	r3, [pc, #16]	@ (8009528 <__sinit+0x28>)
 8009516:	6223      	str	r3, [r4, #32]
 8009518:	4b04      	ldr	r3, [pc, #16]	@ (800952c <__sinit+0x2c>)
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d1f5      	bne.n	800950c <__sinit+0xc>
 8009520:	f7ff ffc4 	bl	80094ac <global_stdio_init.part.0>
 8009524:	e7f2      	b.n	800950c <__sinit+0xc>
 8009526:	bf00      	nop
 8009528:	0800946d 	.word	0x0800946d
 800952c:	20001824 	.word	0x20001824

08009530 <_fwalk_sglue>:
 8009530:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009534:	4607      	mov	r7, r0
 8009536:	4688      	mov	r8, r1
 8009538:	4614      	mov	r4, r2
 800953a:	2600      	movs	r6, #0
 800953c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009540:	f1b9 0901 	subs.w	r9, r9, #1
 8009544:	d505      	bpl.n	8009552 <_fwalk_sglue+0x22>
 8009546:	6824      	ldr	r4, [r4, #0]
 8009548:	2c00      	cmp	r4, #0
 800954a:	d1f7      	bne.n	800953c <_fwalk_sglue+0xc>
 800954c:	4630      	mov	r0, r6
 800954e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009552:	89ab      	ldrh	r3, [r5, #12]
 8009554:	2b01      	cmp	r3, #1
 8009556:	d907      	bls.n	8009568 <_fwalk_sglue+0x38>
 8009558:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800955c:	3301      	adds	r3, #1
 800955e:	d003      	beq.n	8009568 <_fwalk_sglue+0x38>
 8009560:	4629      	mov	r1, r5
 8009562:	4638      	mov	r0, r7
 8009564:	47c0      	blx	r8
 8009566:	4306      	orrs	r6, r0
 8009568:	3568      	adds	r5, #104	@ 0x68
 800956a:	e7e9      	b.n	8009540 <_fwalk_sglue+0x10>

0800956c <iprintf>:
 800956c:	b40f      	push	{r0, r1, r2, r3}
 800956e:	b507      	push	{r0, r1, r2, lr}
 8009570:	4906      	ldr	r1, [pc, #24]	@ (800958c <iprintf+0x20>)
 8009572:	ab04      	add	r3, sp, #16
 8009574:	6808      	ldr	r0, [r1, #0]
 8009576:	f853 2b04 	ldr.w	r2, [r3], #4
 800957a:	6881      	ldr	r1, [r0, #8]
 800957c:	9301      	str	r3, [sp, #4]
 800957e:	f000 fccb 	bl	8009f18 <_vfiprintf_r>
 8009582:	b003      	add	sp, #12
 8009584:	f85d eb04 	ldr.w	lr, [sp], #4
 8009588:	b004      	add	sp, #16
 800958a:	4770      	bx	lr
 800958c:	20000028 	.word	0x20000028

08009590 <_puts_r>:
 8009590:	6a03      	ldr	r3, [r0, #32]
 8009592:	b570      	push	{r4, r5, r6, lr}
 8009594:	6884      	ldr	r4, [r0, #8]
 8009596:	4605      	mov	r5, r0
 8009598:	460e      	mov	r6, r1
 800959a:	b90b      	cbnz	r3, 80095a0 <_puts_r+0x10>
 800959c:	f7ff ffb0 	bl	8009500 <__sinit>
 80095a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80095a2:	07db      	lsls	r3, r3, #31
 80095a4:	d405      	bmi.n	80095b2 <_puts_r+0x22>
 80095a6:	89a3      	ldrh	r3, [r4, #12]
 80095a8:	0598      	lsls	r0, r3, #22
 80095aa:	d402      	bmi.n	80095b2 <_puts_r+0x22>
 80095ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80095ae:	f000 fa28 	bl	8009a02 <__retarget_lock_acquire_recursive>
 80095b2:	89a3      	ldrh	r3, [r4, #12]
 80095b4:	0719      	lsls	r1, r3, #28
 80095b6:	d502      	bpl.n	80095be <_puts_r+0x2e>
 80095b8:	6923      	ldr	r3, [r4, #16]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d135      	bne.n	800962a <_puts_r+0x9a>
 80095be:	4621      	mov	r1, r4
 80095c0:	4628      	mov	r0, r5
 80095c2:	f000 f8f9 	bl	80097b8 <__swsetup_r>
 80095c6:	b380      	cbz	r0, 800962a <_puts_r+0x9a>
 80095c8:	f04f 35ff 	mov.w	r5, #4294967295
 80095cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80095ce:	07da      	lsls	r2, r3, #31
 80095d0:	d405      	bmi.n	80095de <_puts_r+0x4e>
 80095d2:	89a3      	ldrh	r3, [r4, #12]
 80095d4:	059b      	lsls	r3, r3, #22
 80095d6:	d402      	bmi.n	80095de <_puts_r+0x4e>
 80095d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80095da:	f000 fa13 	bl	8009a04 <__retarget_lock_release_recursive>
 80095de:	4628      	mov	r0, r5
 80095e0:	bd70      	pop	{r4, r5, r6, pc}
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	da04      	bge.n	80095f0 <_puts_r+0x60>
 80095e6:	69a2      	ldr	r2, [r4, #24]
 80095e8:	429a      	cmp	r2, r3
 80095ea:	dc17      	bgt.n	800961c <_puts_r+0x8c>
 80095ec:	290a      	cmp	r1, #10
 80095ee:	d015      	beq.n	800961c <_puts_r+0x8c>
 80095f0:	6823      	ldr	r3, [r4, #0]
 80095f2:	1c5a      	adds	r2, r3, #1
 80095f4:	6022      	str	r2, [r4, #0]
 80095f6:	7019      	strb	r1, [r3, #0]
 80095f8:	68a3      	ldr	r3, [r4, #8]
 80095fa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80095fe:	3b01      	subs	r3, #1
 8009600:	60a3      	str	r3, [r4, #8]
 8009602:	2900      	cmp	r1, #0
 8009604:	d1ed      	bne.n	80095e2 <_puts_r+0x52>
 8009606:	2b00      	cmp	r3, #0
 8009608:	da11      	bge.n	800962e <_puts_r+0x9e>
 800960a:	4622      	mov	r2, r4
 800960c:	210a      	movs	r1, #10
 800960e:	4628      	mov	r0, r5
 8009610:	f000 f893 	bl	800973a <__swbuf_r>
 8009614:	3001      	adds	r0, #1
 8009616:	d0d7      	beq.n	80095c8 <_puts_r+0x38>
 8009618:	250a      	movs	r5, #10
 800961a:	e7d7      	b.n	80095cc <_puts_r+0x3c>
 800961c:	4622      	mov	r2, r4
 800961e:	4628      	mov	r0, r5
 8009620:	f000 f88b 	bl	800973a <__swbuf_r>
 8009624:	3001      	adds	r0, #1
 8009626:	d1e7      	bne.n	80095f8 <_puts_r+0x68>
 8009628:	e7ce      	b.n	80095c8 <_puts_r+0x38>
 800962a:	3e01      	subs	r6, #1
 800962c:	e7e4      	b.n	80095f8 <_puts_r+0x68>
 800962e:	6823      	ldr	r3, [r4, #0]
 8009630:	1c5a      	adds	r2, r3, #1
 8009632:	6022      	str	r2, [r4, #0]
 8009634:	220a      	movs	r2, #10
 8009636:	701a      	strb	r2, [r3, #0]
 8009638:	e7ee      	b.n	8009618 <_puts_r+0x88>
	...

0800963c <puts>:
 800963c:	4b02      	ldr	r3, [pc, #8]	@ (8009648 <puts+0xc>)
 800963e:	4601      	mov	r1, r0
 8009640:	6818      	ldr	r0, [r3, #0]
 8009642:	f7ff bfa5 	b.w	8009590 <_puts_r>
 8009646:	bf00      	nop
 8009648:	20000028 	.word	0x20000028

0800964c <sniprintf>:
 800964c:	b40c      	push	{r2, r3}
 800964e:	b530      	push	{r4, r5, lr}
 8009650:	4b17      	ldr	r3, [pc, #92]	@ (80096b0 <sniprintf+0x64>)
 8009652:	1e0c      	subs	r4, r1, #0
 8009654:	681d      	ldr	r5, [r3, #0]
 8009656:	b09d      	sub	sp, #116	@ 0x74
 8009658:	da08      	bge.n	800966c <sniprintf+0x20>
 800965a:	238b      	movs	r3, #139	@ 0x8b
 800965c:	602b      	str	r3, [r5, #0]
 800965e:	f04f 30ff 	mov.w	r0, #4294967295
 8009662:	b01d      	add	sp, #116	@ 0x74
 8009664:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009668:	b002      	add	sp, #8
 800966a:	4770      	bx	lr
 800966c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009670:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009674:	bf14      	ite	ne
 8009676:	f104 33ff 	addne.w	r3, r4, #4294967295
 800967a:	4623      	moveq	r3, r4
 800967c:	9304      	str	r3, [sp, #16]
 800967e:	9307      	str	r3, [sp, #28]
 8009680:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009684:	9002      	str	r0, [sp, #8]
 8009686:	9006      	str	r0, [sp, #24]
 8009688:	f8ad 3016 	strh.w	r3, [sp, #22]
 800968c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800968e:	ab21      	add	r3, sp, #132	@ 0x84
 8009690:	a902      	add	r1, sp, #8
 8009692:	4628      	mov	r0, r5
 8009694:	9301      	str	r3, [sp, #4]
 8009696:	f000 fb19 	bl	8009ccc <_svfiprintf_r>
 800969a:	1c43      	adds	r3, r0, #1
 800969c:	bfbc      	itt	lt
 800969e:	238b      	movlt	r3, #139	@ 0x8b
 80096a0:	602b      	strlt	r3, [r5, #0]
 80096a2:	2c00      	cmp	r4, #0
 80096a4:	d0dd      	beq.n	8009662 <sniprintf+0x16>
 80096a6:	9b02      	ldr	r3, [sp, #8]
 80096a8:	2200      	movs	r2, #0
 80096aa:	701a      	strb	r2, [r3, #0]
 80096ac:	e7d9      	b.n	8009662 <sniprintf+0x16>
 80096ae:	bf00      	nop
 80096b0:	20000028 	.word	0x20000028

080096b4 <__sread>:
 80096b4:	b510      	push	{r4, lr}
 80096b6:	460c      	mov	r4, r1
 80096b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096bc:	f000 f952 	bl	8009964 <_read_r>
 80096c0:	2800      	cmp	r0, #0
 80096c2:	bfab      	itete	ge
 80096c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80096c6:	89a3      	ldrhlt	r3, [r4, #12]
 80096c8:	181b      	addge	r3, r3, r0
 80096ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80096ce:	bfac      	ite	ge
 80096d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80096d2:	81a3      	strhlt	r3, [r4, #12]
 80096d4:	bd10      	pop	{r4, pc}

080096d6 <__swrite>:
 80096d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096da:	461f      	mov	r7, r3
 80096dc:	898b      	ldrh	r3, [r1, #12]
 80096de:	05db      	lsls	r3, r3, #23
 80096e0:	4605      	mov	r5, r0
 80096e2:	460c      	mov	r4, r1
 80096e4:	4616      	mov	r6, r2
 80096e6:	d505      	bpl.n	80096f4 <__swrite+0x1e>
 80096e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096ec:	2302      	movs	r3, #2
 80096ee:	2200      	movs	r2, #0
 80096f0:	f000 f926 	bl	8009940 <_lseek_r>
 80096f4:	89a3      	ldrh	r3, [r4, #12]
 80096f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80096fe:	81a3      	strh	r3, [r4, #12]
 8009700:	4632      	mov	r2, r6
 8009702:	463b      	mov	r3, r7
 8009704:	4628      	mov	r0, r5
 8009706:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800970a:	f000 b93d 	b.w	8009988 <_write_r>

0800970e <__sseek>:
 800970e:	b510      	push	{r4, lr}
 8009710:	460c      	mov	r4, r1
 8009712:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009716:	f000 f913 	bl	8009940 <_lseek_r>
 800971a:	1c43      	adds	r3, r0, #1
 800971c:	89a3      	ldrh	r3, [r4, #12]
 800971e:	bf15      	itete	ne
 8009720:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009722:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009726:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800972a:	81a3      	strheq	r3, [r4, #12]
 800972c:	bf18      	it	ne
 800972e:	81a3      	strhne	r3, [r4, #12]
 8009730:	bd10      	pop	{r4, pc}

08009732 <__sclose>:
 8009732:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009736:	f000 b89d 	b.w	8009874 <_close_r>

0800973a <__swbuf_r>:
 800973a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800973c:	460e      	mov	r6, r1
 800973e:	4614      	mov	r4, r2
 8009740:	4605      	mov	r5, r0
 8009742:	b118      	cbz	r0, 800974c <__swbuf_r+0x12>
 8009744:	6a03      	ldr	r3, [r0, #32]
 8009746:	b90b      	cbnz	r3, 800974c <__swbuf_r+0x12>
 8009748:	f7ff feda 	bl	8009500 <__sinit>
 800974c:	69a3      	ldr	r3, [r4, #24]
 800974e:	60a3      	str	r3, [r4, #8]
 8009750:	89a3      	ldrh	r3, [r4, #12]
 8009752:	071a      	lsls	r2, r3, #28
 8009754:	d501      	bpl.n	800975a <__swbuf_r+0x20>
 8009756:	6923      	ldr	r3, [r4, #16]
 8009758:	b943      	cbnz	r3, 800976c <__swbuf_r+0x32>
 800975a:	4621      	mov	r1, r4
 800975c:	4628      	mov	r0, r5
 800975e:	f000 f82b 	bl	80097b8 <__swsetup_r>
 8009762:	b118      	cbz	r0, 800976c <__swbuf_r+0x32>
 8009764:	f04f 37ff 	mov.w	r7, #4294967295
 8009768:	4638      	mov	r0, r7
 800976a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800976c:	6823      	ldr	r3, [r4, #0]
 800976e:	6922      	ldr	r2, [r4, #16]
 8009770:	1a98      	subs	r0, r3, r2
 8009772:	6963      	ldr	r3, [r4, #20]
 8009774:	b2f6      	uxtb	r6, r6
 8009776:	4283      	cmp	r3, r0
 8009778:	4637      	mov	r7, r6
 800977a:	dc05      	bgt.n	8009788 <__swbuf_r+0x4e>
 800977c:	4621      	mov	r1, r4
 800977e:	4628      	mov	r0, r5
 8009780:	f000 fef4 	bl	800a56c <_fflush_r>
 8009784:	2800      	cmp	r0, #0
 8009786:	d1ed      	bne.n	8009764 <__swbuf_r+0x2a>
 8009788:	68a3      	ldr	r3, [r4, #8]
 800978a:	3b01      	subs	r3, #1
 800978c:	60a3      	str	r3, [r4, #8]
 800978e:	6823      	ldr	r3, [r4, #0]
 8009790:	1c5a      	adds	r2, r3, #1
 8009792:	6022      	str	r2, [r4, #0]
 8009794:	701e      	strb	r6, [r3, #0]
 8009796:	6962      	ldr	r2, [r4, #20]
 8009798:	1c43      	adds	r3, r0, #1
 800979a:	429a      	cmp	r2, r3
 800979c:	d004      	beq.n	80097a8 <__swbuf_r+0x6e>
 800979e:	89a3      	ldrh	r3, [r4, #12]
 80097a0:	07db      	lsls	r3, r3, #31
 80097a2:	d5e1      	bpl.n	8009768 <__swbuf_r+0x2e>
 80097a4:	2e0a      	cmp	r6, #10
 80097a6:	d1df      	bne.n	8009768 <__swbuf_r+0x2e>
 80097a8:	4621      	mov	r1, r4
 80097aa:	4628      	mov	r0, r5
 80097ac:	f000 fede 	bl	800a56c <_fflush_r>
 80097b0:	2800      	cmp	r0, #0
 80097b2:	d0d9      	beq.n	8009768 <__swbuf_r+0x2e>
 80097b4:	e7d6      	b.n	8009764 <__swbuf_r+0x2a>
	...

080097b8 <__swsetup_r>:
 80097b8:	b538      	push	{r3, r4, r5, lr}
 80097ba:	4b29      	ldr	r3, [pc, #164]	@ (8009860 <__swsetup_r+0xa8>)
 80097bc:	4605      	mov	r5, r0
 80097be:	6818      	ldr	r0, [r3, #0]
 80097c0:	460c      	mov	r4, r1
 80097c2:	b118      	cbz	r0, 80097cc <__swsetup_r+0x14>
 80097c4:	6a03      	ldr	r3, [r0, #32]
 80097c6:	b90b      	cbnz	r3, 80097cc <__swsetup_r+0x14>
 80097c8:	f7ff fe9a 	bl	8009500 <__sinit>
 80097cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097d0:	0719      	lsls	r1, r3, #28
 80097d2:	d422      	bmi.n	800981a <__swsetup_r+0x62>
 80097d4:	06da      	lsls	r2, r3, #27
 80097d6:	d407      	bmi.n	80097e8 <__swsetup_r+0x30>
 80097d8:	2209      	movs	r2, #9
 80097da:	602a      	str	r2, [r5, #0]
 80097dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097e0:	81a3      	strh	r3, [r4, #12]
 80097e2:	f04f 30ff 	mov.w	r0, #4294967295
 80097e6:	e033      	b.n	8009850 <__swsetup_r+0x98>
 80097e8:	0758      	lsls	r0, r3, #29
 80097ea:	d512      	bpl.n	8009812 <__swsetup_r+0x5a>
 80097ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80097ee:	b141      	cbz	r1, 8009802 <__swsetup_r+0x4a>
 80097f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80097f4:	4299      	cmp	r1, r3
 80097f6:	d002      	beq.n	80097fe <__swsetup_r+0x46>
 80097f8:	4628      	mov	r0, r5
 80097fa:	f000 f913 	bl	8009a24 <_free_r>
 80097fe:	2300      	movs	r3, #0
 8009800:	6363      	str	r3, [r4, #52]	@ 0x34
 8009802:	89a3      	ldrh	r3, [r4, #12]
 8009804:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009808:	81a3      	strh	r3, [r4, #12]
 800980a:	2300      	movs	r3, #0
 800980c:	6063      	str	r3, [r4, #4]
 800980e:	6923      	ldr	r3, [r4, #16]
 8009810:	6023      	str	r3, [r4, #0]
 8009812:	89a3      	ldrh	r3, [r4, #12]
 8009814:	f043 0308 	orr.w	r3, r3, #8
 8009818:	81a3      	strh	r3, [r4, #12]
 800981a:	6923      	ldr	r3, [r4, #16]
 800981c:	b94b      	cbnz	r3, 8009832 <__swsetup_r+0x7a>
 800981e:	89a3      	ldrh	r3, [r4, #12]
 8009820:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009824:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009828:	d003      	beq.n	8009832 <__swsetup_r+0x7a>
 800982a:	4621      	mov	r1, r4
 800982c:	4628      	mov	r0, r5
 800982e:	f000 feeb 	bl	800a608 <__smakebuf_r>
 8009832:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009836:	f013 0201 	ands.w	r2, r3, #1
 800983a:	d00a      	beq.n	8009852 <__swsetup_r+0x9a>
 800983c:	2200      	movs	r2, #0
 800983e:	60a2      	str	r2, [r4, #8]
 8009840:	6962      	ldr	r2, [r4, #20]
 8009842:	4252      	negs	r2, r2
 8009844:	61a2      	str	r2, [r4, #24]
 8009846:	6922      	ldr	r2, [r4, #16]
 8009848:	b942      	cbnz	r2, 800985c <__swsetup_r+0xa4>
 800984a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800984e:	d1c5      	bne.n	80097dc <__swsetup_r+0x24>
 8009850:	bd38      	pop	{r3, r4, r5, pc}
 8009852:	0799      	lsls	r1, r3, #30
 8009854:	bf58      	it	pl
 8009856:	6962      	ldrpl	r2, [r4, #20]
 8009858:	60a2      	str	r2, [r4, #8]
 800985a:	e7f4      	b.n	8009846 <__swsetup_r+0x8e>
 800985c:	2000      	movs	r0, #0
 800985e:	e7f7      	b.n	8009850 <__swsetup_r+0x98>
 8009860:	20000028 	.word	0x20000028

08009864 <memset>:
 8009864:	4402      	add	r2, r0
 8009866:	4603      	mov	r3, r0
 8009868:	4293      	cmp	r3, r2
 800986a:	d100      	bne.n	800986e <memset+0xa>
 800986c:	4770      	bx	lr
 800986e:	f803 1b01 	strb.w	r1, [r3], #1
 8009872:	e7f9      	b.n	8009868 <memset+0x4>

08009874 <_close_r>:
 8009874:	b538      	push	{r3, r4, r5, lr}
 8009876:	4d06      	ldr	r5, [pc, #24]	@ (8009890 <_close_r+0x1c>)
 8009878:	2300      	movs	r3, #0
 800987a:	4604      	mov	r4, r0
 800987c:	4608      	mov	r0, r1
 800987e:	602b      	str	r3, [r5, #0]
 8009880:	f7f7 fdc9 	bl	8001416 <_close>
 8009884:	1c43      	adds	r3, r0, #1
 8009886:	d102      	bne.n	800988e <_close_r+0x1a>
 8009888:	682b      	ldr	r3, [r5, #0]
 800988a:	b103      	cbz	r3, 800988e <_close_r+0x1a>
 800988c:	6023      	str	r3, [r4, #0]
 800988e:	bd38      	pop	{r3, r4, r5, pc}
 8009890:	20001828 	.word	0x20001828

08009894 <_reclaim_reent>:
 8009894:	4b29      	ldr	r3, [pc, #164]	@ (800993c <_reclaim_reent+0xa8>)
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	4283      	cmp	r3, r0
 800989a:	b570      	push	{r4, r5, r6, lr}
 800989c:	4604      	mov	r4, r0
 800989e:	d04b      	beq.n	8009938 <_reclaim_reent+0xa4>
 80098a0:	69c3      	ldr	r3, [r0, #28]
 80098a2:	b1ab      	cbz	r3, 80098d0 <_reclaim_reent+0x3c>
 80098a4:	68db      	ldr	r3, [r3, #12]
 80098a6:	b16b      	cbz	r3, 80098c4 <_reclaim_reent+0x30>
 80098a8:	2500      	movs	r5, #0
 80098aa:	69e3      	ldr	r3, [r4, #28]
 80098ac:	68db      	ldr	r3, [r3, #12]
 80098ae:	5959      	ldr	r1, [r3, r5]
 80098b0:	2900      	cmp	r1, #0
 80098b2:	d13b      	bne.n	800992c <_reclaim_reent+0x98>
 80098b4:	3504      	adds	r5, #4
 80098b6:	2d80      	cmp	r5, #128	@ 0x80
 80098b8:	d1f7      	bne.n	80098aa <_reclaim_reent+0x16>
 80098ba:	69e3      	ldr	r3, [r4, #28]
 80098bc:	4620      	mov	r0, r4
 80098be:	68d9      	ldr	r1, [r3, #12]
 80098c0:	f000 f8b0 	bl	8009a24 <_free_r>
 80098c4:	69e3      	ldr	r3, [r4, #28]
 80098c6:	6819      	ldr	r1, [r3, #0]
 80098c8:	b111      	cbz	r1, 80098d0 <_reclaim_reent+0x3c>
 80098ca:	4620      	mov	r0, r4
 80098cc:	f000 f8aa 	bl	8009a24 <_free_r>
 80098d0:	6961      	ldr	r1, [r4, #20]
 80098d2:	b111      	cbz	r1, 80098da <_reclaim_reent+0x46>
 80098d4:	4620      	mov	r0, r4
 80098d6:	f000 f8a5 	bl	8009a24 <_free_r>
 80098da:	69e1      	ldr	r1, [r4, #28]
 80098dc:	b111      	cbz	r1, 80098e4 <_reclaim_reent+0x50>
 80098de:	4620      	mov	r0, r4
 80098e0:	f000 f8a0 	bl	8009a24 <_free_r>
 80098e4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80098e6:	b111      	cbz	r1, 80098ee <_reclaim_reent+0x5a>
 80098e8:	4620      	mov	r0, r4
 80098ea:	f000 f89b 	bl	8009a24 <_free_r>
 80098ee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80098f0:	b111      	cbz	r1, 80098f8 <_reclaim_reent+0x64>
 80098f2:	4620      	mov	r0, r4
 80098f4:	f000 f896 	bl	8009a24 <_free_r>
 80098f8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80098fa:	b111      	cbz	r1, 8009902 <_reclaim_reent+0x6e>
 80098fc:	4620      	mov	r0, r4
 80098fe:	f000 f891 	bl	8009a24 <_free_r>
 8009902:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009904:	b111      	cbz	r1, 800990c <_reclaim_reent+0x78>
 8009906:	4620      	mov	r0, r4
 8009908:	f000 f88c 	bl	8009a24 <_free_r>
 800990c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800990e:	b111      	cbz	r1, 8009916 <_reclaim_reent+0x82>
 8009910:	4620      	mov	r0, r4
 8009912:	f000 f887 	bl	8009a24 <_free_r>
 8009916:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009918:	b111      	cbz	r1, 8009920 <_reclaim_reent+0x8c>
 800991a:	4620      	mov	r0, r4
 800991c:	f000 f882 	bl	8009a24 <_free_r>
 8009920:	6a23      	ldr	r3, [r4, #32]
 8009922:	b14b      	cbz	r3, 8009938 <_reclaim_reent+0xa4>
 8009924:	4620      	mov	r0, r4
 8009926:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800992a:	4718      	bx	r3
 800992c:	680e      	ldr	r6, [r1, #0]
 800992e:	4620      	mov	r0, r4
 8009930:	f000 f878 	bl	8009a24 <_free_r>
 8009934:	4631      	mov	r1, r6
 8009936:	e7bb      	b.n	80098b0 <_reclaim_reent+0x1c>
 8009938:	bd70      	pop	{r4, r5, r6, pc}
 800993a:	bf00      	nop
 800993c:	20000028 	.word	0x20000028

08009940 <_lseek_r>:
 8009940:	b538      	push	{r3, r4, r5, lr}
 8009942:	4d07      	ldr	r5, [pc, #28]	@ (8009960 <_lseek_r+0x20>)
 8009944:	4604      	mov	r4, r0
 8009946:	4608      	mov	r0, r1
 8009948:	4611      	mov	r1, r2
 800994a:	2200      	movs	r2, #0
 800994c:	602a      	str	r2, [r5, #0]
 800994e:	461a      	mov	r2, r3
 8009950:	f7f7 fd88 	bl	8001464 <_lseek>
 8009954:	1c43      	adds	r3, r0, #1
 8009956:	d102      	bne.n	800995e <_lseek_r+0x1e>
 8009958:	682b      	ldr	r3, [r5, #0]
 800995a:	b103      	cbz	r3, 800995e <_lseek_r+0x1e>
 800995c:	6023      	str	r3, [r4, #0]
 800995e:	bd38      	pop	{r3, r4, r5, pc}
 8009960:	20001828 	.word	0x20001828

08009964 <_read_r>:
 8009964:	b538      	push	{r3, r4, r5, lr}
 8009966:	4d07      	ldr	r5, [pc, #28]	@ (8009984 <_read_r+0x20>)
 8009968:	4604      	mov	r4, r0
 800996a:	4608      	mov	r0, r1
 800996c:	4611      	mov	r1, r2
 800996e:	2200      	movs	r2, #0
 8009970:	602a      	str	r2, [r5, #0]
 8009972:	461a      	mov	r2, r3
 8009974:	f7f7 fd16 	bl	80013a4 <_read>
 8009978:	1c43      	adds	r3, r0, #1
 800997a:	d102      	bne.n	8009982 <_read_r+0x1e>
 800997c:	682b      	ldr	r3, [r5, #0]
 800997e:	b103      	cbz	r3, 8009982 <_read_r+0x1e>
 8009980:	6023      	str	r3, [r4, #0]
 8009982:	bd38      	pop	{r3, r4, r5, pc}
 8009984:	20001828 	.word	0x20001828

08009988 <_write_r>:
 8009988:	b538      	push	{r3, r4, r5, lr}
 800998a:	4d07      	ldr	r5, [pc, #28]	@ (80099a8 <_write_r+0x20>)
 800998c:	4604      	mov	r4, r0
 800998e:	4608      	mov	r0, r1
 8009990:	4611      	mov	r1, r2
 8009992:	2200      	movs	r2, #0
 8009994:	602a      	str	r2, [r5, #0]
 8009996:	461a      	mov	r2, r3
 8009998:	f7f7 fd21 	bl	80013de <_write>
 800999c:	1c43      	adds	r3, r0, #1
 800999e:	d102      	bne.n	80099a6 <_write_r+0x1e>
 80099a0:	682b      	ldr	r3, [r5, #0]
 80099a2:	b103      	cbz	r3, 80099a6 <_write_r+0x1e>
 80099a4:	6023      	str	r3, [r4, #0]
 80099a6:	bd38      	pop	{r3, r4, r5, pc}
 80099a8:	20001828 	.word	0x20001828

080099ac <__errno>:
 80099ac:	4b01      	ldr	r3, [pc, #4]	@ (80099b4 <__errno+0x8>)
 80099ae:	6818      	ldr	r0, [r3, #0]
 80099b0:	4770      	bx	lr
 80099b2:	bf00      	nop
 80099b4:	20000028 	.word	0x20000028

080099b8 <__libc_init_array>:
 80099b8:	b570      	push	{r4, r5, r6, lr}
 80099ba:	4d0d      	ldr	r5, [pc, #52]	@ (80099f0 <__libc_init_array+0x38>)
 80099bc:	4c0d      	ldr	r4, [pc, #52]	@ (80099f4 <__libc_init_array+0x3c>)
 80099be:	1b64      	subs	r4, r4, r5
 80099c0:	10a4      	asrs	r4, r4, #2
 80099c2:	2600      	movs	r6, #0
 80099c4:	42a6      	cmp	r6, r4
 80099c6:	d109      	bne.n	80099dc <__libc_init_array+0x24>
 80099c8:	4d0b      	ldr	r5, [pc, #44]	@ (80099f8 <__libc_init_array+0x40>)
 80099ca:	4c0c      	ldr	r4, [pc, #48]	@ (80099fc <__libc_init_array+0x44>)
 80099cc:	f000 feda 	bl	800a784 <_init>
 80099d0:	1b64      	subs	r4, r4, r5
 80099d2:	10a4      	asrs	r4, r4, #2
 80099d4:	2600      	movs	r6, #0
 80099d6:	42a6      	cmp	r6, r4
 80099d8:	d105      	bne.n	80099e6 <__libc_init_array+0x2e>
 80099da:	bd70      	pop	{r4, r5, r6, pc}
 80099dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80099e0:	4798      	blx	r3
 80099e2:	3601      	adds	r6, #1
 80099e4:	e7ee      	b.n	80099c4 <__libc_init_array+0xc>
 80099e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80099ea:	4798      	blx	r3
 80099ec:	3601      	adds	r6, #1
 80099ee:	e7f2      	b.n	80099d6 <__libc_init_array+0x1e>
 80099f0:	0800ab0c 	.word	0x0800ab0c
 80099f4:	0800ab0c 	.word	0x0800ab0c
 80099f8:	0800ab0c 	.word	0x0800ab0c
 80099fc:	0800ab10 	.word	0x0800ab10

08009a00 <__retarget_lock_init_recursive>:
 8009a00:	4770      	bx	lr

08009a02 <__retarget_lock_acquire_recursive>:
 8009a02:	4770      	bx	lr

08009a04 <__retarget_lock_release_recursive>:
 8009a04:	4770      	bx	lr

08009a06 <memcpy>:
 8009a06:	440a      	add	r2, r1
 8009a08:	4291      	cmp	r1, r2
 8009a0a:	f100 33ff 	add.w	r3, r0, #4294967295
 8009a0e:	d100      	bne.n	8009a12 <memcpy+0xc>
 8009a10:	4770      	bx	lr
 8009a12:	b510      	push	{r4, lr}
 8009a14:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a18:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a1c:	4291      	cmp	r1, r2
 8009a1e:	d1f9      	bne.n	8009a14 <memcpy+0xe>
 8009a20:	bd10      	pop	{r4, pc}
	...

08009a24 <_free_r>:
 8009a24:	b538      	push	{r3, r4, r5, lr}
 8009a26:	4605      	mov	r5, r0
 8009a28:	2900      	cmp	r1, #0
 8009a2a:	d041      	beq.n	8009ab0 <_free_r+0x8c>
 8009a2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a30:	1f0c      	subs	r4, r1, #4
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	bfb8      	it	lt
 8009a36:	18e4      	addlt	r4, r4, r3
 8009a38:	f000 f8e0 	bl	8009bfc <__malloc_lock>
 8009a3c:	4a1d      	ldr	r2, [pc, #116]	@ (8009ab4 <_free_r+0x90>)
 8009a3e:	6813      	ldr	r3, [r2, #0]
 8009a40:	b933      	cbnz	r3, 8009a50 <_free_r+0x2c>
 8009a42:	6063      	str	r3, [r4, #4]
 8009a44:	6014      	str	r4, [r2, #0]
 8009a46:	4628      	mov	r0, r5
 8009a48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a4c:	f000 b8dc 	b.w	8009c08 <__malloc_unlock>
 8009a50:	42a3      	cmp	r3, r4
 8009a52:	d908      	bls.n	8009a66 <_free_r+0x42>
 8009a54:	6820      	ldr	r0, [r4, #0]
 8009a56:	1821      	adds	r1, r4, r0
 8009a58:	428b      	cmp	r3, r1
 8009a5a:	bf01      	itttt	eq
 8009a5c:	6819      	ldreq	r1, [r3, #0]
 8009a5e:	685b      	ldreq	r3, [r3, #4]
 8009a60:	1809      	addeq	r1, r1, r0
 8009a62:	6021      	streq	r1, [r4, #0]
 8009a64:	e7ed      	b.n	8009a42 <_free_r+0x1e>
 8009a66:	461a      	mov	r2, r3
 8009a68:	685b      	ldr	r3, [r3, #4]
 8009a6a:	b10b      	cbz	r3, 8009a70 <_free_r+0x4c>
 8009a6c:	42a3      	cmp	r3, r4
 8009a6e:	d9fa      	bls.n	8009a66 <_free_r+0x42>
 8009a70:	6811      	ldr	r1, [r2, #0]
 8009a72:	1850      	adds	r0, r2, r1
 8009a74:	42a0      	cmp	r0, r4
 8009a76:	d10b      	bne.n	8009a90 <_free_r+0x6c>
 8009a78:	6820      	ldr	r0, [r4, #0]
 8009a7a:	4401      	add	r1, r0
 8009a7c:	1850      	adds	r0, r2, r1
 8009a7e:	4283      	cmp	r3, r0
 8009a80:	6011      	str	r1, [r2, #0]
 8009a82:	d1e0      	bne.n	8009a46 <_free_r+0x22>
 8009a84:	6818      	ldr	r0, [r3, #0]
 8009a86:	685b      	ldr	r3, [r3, #4]
 8009a88:	6053      	str	r3, [r2, #4]
 8009a8a:	4408      	add	r0, r1
 8009a8c:	6010      	str	r0, [r2, #0]
 8009a8e:	e7da      	b.n	8009a46 <_free_r+0x22>
 8009a90:	d902      	bls.n	8009a98 <_free_r+0x74>
 8009a92:	230c      	movs	r3, #12
 8009a94:	602b      	str	r3, [r5, #0]
 8009a96:	e7d6      	b.n	8009a46 <_free_r+0x22>
 8009a98:	6820      	ldr	r0, [r4, #0]
 8009a9a:	1821      	adds	r1, r4, r0
 8009a9c:	428b      	cmp	r3, r1
 8009a9e:	bf04      	itt	eq
 8009aa0:	6819      	ldreq	r1, [r3, #0]
 8009aa2:	685b      	ldreq	r3, [r3, #4]
 8009aa4:	6063      	str	r3, [r4, #4]
 8009aa6:	bf04      	itt	eq
 8009aa8:	1809      	addeq	r1, r1, r0
 8009aaa:	6021      	streq	r1, [r4, #0]
 8009aac:	6054      	str	r4, [r2, #4]
 8009aae:	e7ca      	b.n	8009a46 <_free_r+0x22>
 8009ab0:	bd38      	pop	{r3, r4, r5, pc}
 8009ab2:	bf00      	nop
 8009ab4:	20001834 	.word	0x20001834

08009ab8 <sbrk_aligned>:
 8009ab8:	b570      	push	{r4, r5, r6, lr}
 8009aba:	4e0f      	ldr	r6, [pc, #60]	@ (8009af8 <sbrk_aligned+0x40>)
 8009abc:	460c      	mov	r4, r1
 8009abe:	6831      	ldr	r1, [r6, #0]
 8009ac0:	4605      	mov	r5, r0
 8009ac2:	b911      	cbnz	r1, 8009aca <sbrk_aligned+0x12>
 8009ac4:	f000 fe18 	bl	800a6f8 <_sbrk_r>
 8009ac8:	6030      	str	r0, [r6, #0]
 8009aca:	4621      	mov	r1, r4
 8009acc:	4628      	mov	r0, r5
 8009ace:	f000 fe13 	bl	800a6f8 <_sbrk_r>
 8009ad2:	1c43      	adds	r3, r0, #1
 8009ad4:	d103      	bne.n	8009ade <sbrk_aligned+0x26>
 8009ad6:	f04f 34ff 	mov.w	r4, #4294967295
 8009ada:	4620      	mov	r0, r4
 8009adc:	bd70      	pop	{r4, r5, r6, pc}
 8009ade:	1cc4      	adds	r4, r0, #3
 8009ae0:	f024 0403 	bic.w	r4, r4, #3
 8009ae4:	42a0      	cmp	r0, r4
 8009ae6:	d0f8      	beq.n	8009ada <sbrk_aligned+0x22>
 8009ae8:	1a21      	subs	r1, r4, r0
 8009aea:	4628      	mov	r0, r5
 8009aec:	f000 fe04 	bl	800a6f8 <_sbrk_r>
 8009af0:	3001      	adds	r0, #1
 8009af2:	d1f2      	bne.n	8009ada <sbrk_aligned+0x22>
 8009af4:	e7ef      	b.n	8009ad6 <sbrk_aligned+0x1e>
 8009af6:	bf00      	nop
 8009af8:	20001830 	.word	0x20001830

08009afc <_malloc_r>:
 8009afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b00:	1ccd      	adds	r5, r1, #3
 8009b02:	f025 0503 	bic.w	r5, r5, #3
 8009b06:	3508      	adds	r5, #8
 8009b08:	2d0c      	cmp	r5, #12
 8009b0a:	bf38      	it	cc
 8009b0c:	250c      	movcc	r5, #12
 8009b0e:	2d00      	cmp	r5, #0
 8009b10:	4606      	mov	r6, r0
 8009b12:	db01      	blt.n	8009b18 <_malloc_r+0x1c>
 8009b14:	42a9      	cmp	r1, r5
 8009b16:	d904      	bls.n	8009b22 <_malloc_r+0x26>
 8009b18:	230c      	movs	r3, #12
 8009b1a:	6033      	str	r3, [r6, #0]
 8009b1c:	2000      	movs	r0, #0
 8009b1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b22:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009bf8 <_malloc_r+0xfc>
 8009b26:	f000 f869 	bl	8009bfc <__malloc_lock>
 8009b2a:	f8d8 3000 	ldr.w	r3, [r8]
 8009b2e:	461c      	mov	r4, r3
 8009b30:	bb44      	cbnz	r4, 8009b84 <_malloc_r+0x88>
 8009b32:	4629      	mov	r1, r5
 8009b34:	4630      	mov	r0, r6
 8009b36:	f7ff ffbf 	bl	8009ab8 <sbrk_aligned>
 8009b3a:	1c43      	adds	r3, r0, #1
 8009b3c:	4604      	mov	r4, r0
 8009b3e:	d158      	bne.n	8009bf2 <_malloc_r+0xf6>
 8009b40:	f8d8 4000 	ldr.w	r4, [r8]
 8009b44:	4627      	mov	r7, r4
 8009b46:	2f00      	cmp	r7, #0
 8009b48:	d143      	bne.n	8009bd2 <_malloc_r+0xd6>
 8009b4a:	2c00      	cmp	r4, #0
 8009b4c:	d04b      	beq.n	8009be6 <_malloc_r+0xea>
 8009b4e:	6823      	ldr	r3, [r4, #0]
 8009b50:	4639      	mov	r1, r7
 8009b52:	4630      	mov	r0, r6
 8009b54:	eb04 0903 	add.w	r9, r4, r3
 8009b58:	f000 fdce 	bl	800a6f8 <_sbrk_r>
 8009b5c:	4581      	cmp	r9, r0
 8009b5e:	d142      	bne.n	8009be6 <_malloc_r+0xea>
 8009b60:	6821      	ldr	r1, [r4, #0]
 8009b62:	1a6d      	subs	r5, r5, r1
 8009b64:	4629      	mov	r1, r5
 8009b66:	4630      	mov	r0, r6
 8009b68:	f7ff ffa6 	bl	8009ab8 <sbrk_aligned>
 8009b6c:	3001      	adds	r0, #1
 8009b6e:	d03a      	beq.n	8009be6 <_malloc_r+0xea>
 8009b70:	6823      	ldr	r3, [r4, #0]
 8009b72:	442b      	add	r3, r5
 8009b74:	6023      	str	r3, [r4, #0]
 8009b76:	f8d8 3000 	ldr.w	r3, [r8]
 8009b7a:	685a      	ldr	r2, [r3, #4]
 8009b7c:	bb62      	cbnz	r2, 8009bd8 <_malloc_r+0xdc>
 8009b7e:	f8c8 7000 	str.w	r7, [r8]
 8009b82:	e00f      	b.n	8009ba4 <_malloc_r+0xa8>
 8009b84:	6822      	ldr	r2, [r4, #0]
 8009b86:	1b52      	subs	r2, r2, r5
 8009b88:	d420      	bmi.n	8009bcc <_malloc_r+0xd0>
 8009b8a:	2a0b      	cmp	r2, #11
 8009b8c:	d917      	bls.n	8009bbe <_malloc_r+0xc2>
 8009b8e:	1961      	adds	r1, r4, r5
 8009b90:	42a3      	cmp	r3, r4
 8009b92:	6025      	str	r5, [r4, #0]
 8009b94:	bf18      	it	ne
 8009b96:	6059      	strne	r1, [r3, #4]
 8009b98:	6863      	ldr	r3, [r4, #4]
 8009b9a:	bf08      	it	eq
 8009b9c:	f8c8 1000 	streq.w	r1, [r8]
 8009ba0:	5162      	str	r2, [r4, r5]
 8009ba2:	604b      	str	r3, [r1, #4]
 8009ba4:	4630      	mov	r0, r6
 8009ba6:	f000 f82f 	bl	8009c08 <__malloc_unlock>
 8009baa:	f104 000b 	add.w	r0, r4, #11
 8009bae:	1d23      	adds	r3, r4, #4
 8009bb0:	f020 0007 	bic.w	r0, r0, #7
 8009bb4:	1ac2      	subs	r2, r0, r3
 8009bb6:	bf1c      	itt	ne
 8009bb8:	1a1b      	subne	r3, r3, r0
 8009bba:	50a3      	strne	r3, [r4, r2]
 8009bbc:	e7af      	b.n	8009b1e <_malloc_r+0x22>
 8009bbe:	6862      	ldr	r2, [r4, #4]
 8009bc0:	42a3      	cmp	r3, r4
 8009bc2:	bf0c      	ite	eq
 8009bc4:	f8c8 2000 	streq.w	r2, [r8]
 8009bc8:	605a      	strne	r2, [r3, #4]
 8009bca:	e7eb      	b.n	8009ba4 <_malloc_r+0xa8>
 8009bcc:	4623      	mov	r3, r4
 8009bce:	6864      	ldr	r4, [r4, #4]
 8009bd0:	e7ae      	b.n	8009b30 <_malloc_r+0x34>
 8009bd2:	463c      	mov	r4, r7
 8009bd4:	687f      	ldr	r7, [r7, #4]
 8009bd6:	e7b6      	b.n	8009b46 <_malloc_r+0x4a>
 8009bd8:	461a      	mov	r2, r3
 8009bda:	685b      	ldr	r3, [r3, #4]
 8009bdc:	42a3      	cmp	r3, r4
 8009bde:	d1fb      	bne.n	8009bd8 <_malloc_r+0xdc>
 8009be0:	2300      	movs	r3, #0
 8009be2:	6053      	str	r3, [r2, #4]
 8009be4:	e7de      	b.n	8009ba4 <_malloc_r+0xa8>
 8009be6:	230c      	movs	r3, #12
 8009be8:	6033      	str	r3, [r6, #0]
 8009bea:	4630      	mov	r0, r6
 8009bec:	f000 f80c 	bl	8009c08 <__malloc_unlock>
 8009bf0:	e794      	b.n	8009b1c <_malloc_r+0x20>
 8009bf2:	6005      	str	r5, [r0, #0]
 8009bf4:	e7d6      	b.n	8009ba4 <_malloc_r+0xa8>
 8009bf6:	bf00      	nop
 8009bf8:	20001834 	.word	0x20001834

08009bfc <__malloc_lock>:
 8009bfc:	4801      	ldr	r0, [pc, #4]	@ (8009c04 <__malloc_lock+0x8>)
 8009bfe:	f7ff bf00 	b.w	8009a02 <__retarget_lock_acquire_recursive>
 8009c02:	bf00      	nop
 8009c04:	2000182c 	.word	0x2000182c

08009c08 <__malloc_unlock>:
 8009c08:	4801      	ldr	r0, [pc, #4]	@ (8009c10 <__malloc_unlock+0x8>)
 8009c0a:	f7ff befb 	b.w	8009a04 <__retarget_lock_release_recursive>
 8009c0e:	bf00      	nop
 8009c10:	2000182c 	.word	0x2000182c

08009c14 <__ssputs_r>:
 8009c14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c18:	688e      	ldr	r6, [r1, #8]
 8009c1a:	461f      	mov	r7, r3
 8009c1c:	42be      	cmp	r6, r7
 8009c1e:	680b      	ldr	r3, [r1, #0]
 8009c20:	4682      	mov	sl, r0
 8009c22:	460c      	mov	r4, r1
 8009c24:	4690      	mov	r8, r2
 8009c26:	d82d      	bhi.n	8009c84 <__ssputs_r+0x70>
 8009c28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009c2c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009c30:	d026      	beq.n	8009c80 <__ssputs_r+0x6c>
 8009c32:	6965      	ldr	r5, [r4, #20]
 8009c34:	6909      	ldr	r1, [r1, #16]
 8009c36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c3a:	eba3 0901 	sub.w	r9, r3, r1
 8009c3e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c42:	1c7b      	adds	r3, r7, #1
 8009c44:	444b      	add	r3, r9
 8009c46:	106d      	asrs	r5, r5, #1
 8009c48:	429d      	cmp	r5, r3
 8009c4a:	bf38      	it	cc
 8009c4c:	461d      	movcc	r5, r3
 8009c4e:	0553      	lsls	r3, r2, #21
 8009c50:	d527      	bpl.n	8009ca2 <__ssputs_r+0x8e>
 8009c52:	4629      	mov	r1, r5
 8009c54:	f7ff ff52 	bl	8009afc <_malloc_r>
 8009c58:	4606      	mov	r6, r0
 8009c5a:	b360      	cbz	r0, 8009cb6 <__ssputs_r+0xa2>
 8009c5c:	6921      	ldr	r1, [r4, #16]
 8009c5e:	464a      	mov	r2, r9
 8009c60:	f7ff fed1 	bl	8009a06 <memcpy>
 8009c64:	89a3      	ldrh	r3, [r4, #12]
 8009c66:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009c6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c6e:	81a3      	strh	r3, [r4, #12]
 8009c70:	6126      	str	r6, [r4, #16]
 8009c72:	6165      	str	r5, [r4, #20]
 8009c74:	444e      	add	r6, r9
 8009c76:	eba5 0509 	sub.w	r5, r5, r9
 8009c7a:	6026      	str	r6, [r4, #0]
 8009c7c:	60a5      	str	r5, [r4, #8]
 8009c7e:	463e      	mov	r6, r7
 8009c80:	42be      	cmp	r6, r7
 8009c82:	d900      	bls.n	8009c86 <__ssputs_r+0x72>
 8009c84:	463e      	mov	r6, r7
 8009c86:	6820      	ldr	r0, [r4, #0]
 8009c88:	4632      	mov	r2, r6
 8009c8a:	4641      	mov	r1, r8
 8009c8c:	f000 fcf8 	bl	800a680 <memmove>
 8009c90:	68a3      	ldr	r3, [r4, #8]
 8009c92:	1b9b      	subs	r3, r3, r6
 8009c94:	60a3      	str	r3, [r4, #8]
 8009c96:	6823      	ldr	r3, [r4, #0]
 8009c98:	4433      	add	r3, r6
 8009c9a:	6023      	str	r3, [r4, #0]
 8009c9c:	2000      	movs	r0, #0
 8009c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ca2:	462a      	mov	r2, r5
 8009ca4:	f000 fd38 	bl	800a718 <_realloc_r>
 8009ca8:	4606      	mov	r6, r0
 8009caa:	2800      	cmp	r0, #0
 8009cac:	d1e0      	bne.n	8009c70 <__ssputs_r+0x5c>
 8009cae:	6921      	ldr	r1, [r4, #16]
 8009cb0:	4650      	mov	r0, sl
 8009cb2:	f7ff feb7 	bl	8009a24 <_free_r>
 8009cb6:	230c      	movs	r3, #12
 8009cb8:	f8ca 3000 	str.w	r3, [sl]
 8009cbc:	89a3      	ldrh	r3, [r4, #12]
 8009cbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cc2:	81a3      	strh	r3, [r4, #12]
 8009cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8009cc8:	e7e9      	b.n	8009c9e <__ssputs_r+0x8a>
	...

08009ccc <_svfiprintf_r>:
 8009ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cd0:	4698      	mov	r8, r3
 8009cd2:	898b      	ldrh	r3, [r1, #12]
 8009cd4:	061b      	lsls	r3, r3, #24
 8009cd6:	b09d      	sub	sp, #116	@ 0x74
 8009cd8:	4607      	mov	r7, r0
 8009cda:	460d      	mov	r5, r1
 8009cdc:	4614      	mov	r4, r2
 8009cde:	d510      	bpl.n	8009d02 <_svfiprintf_r+0x36>
 8009ce0:	690b      	ldr	r3, [r1, #16]
 8009ce2:	b973      	cbnz	r3, 8009d02 <_svfiprintf_r+0x36>
 8009ce4:	2140      	movs	r1, #64	@ 0x40
 8009ce6:	f7ff ff09 	bl	8009afc <_malloc_r>
 8009cea:	6028      	str	r0, [r5, #0]
 8009cec:	6128      	str	r0, [r5, #16]
 8009cee:	b930      	cbnz	r0, 8009cfe <_svfiprintf_r+0x32>
 8009cf0:	230c      	movs	r3, #12
 8009cf2:	603b      	str	r3, [r7, #0]
 8009cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8009cf8:	b01d      	add	sp, #116	@ 0x74
 8009cfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cfe:	2340      	movs	r3, #64	@ 0x40
 8009d00:	616b      	str	r3, [r5, #20]
 8009d02:	2300      	movs	r3, #0
 8009d04:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d06:	2320      	movs	r3, #32
 8009d08:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009d0c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d10:	2330      	movs	r3, #48	@ 0x30
 8009d12:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009eb0 <_svfiprintf_r+0x1e4>
 8009d16:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009d1a:	f04f 0901 	mov.w	r9, #1
 8009d1e:	4623      	mov	r3, r4
 8009d20:	469a      	mov	sl, r3
 8009d22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d26:	b10a      	cbz	r2, 8009d2c <_svfiprintf_r+0x60>
 8009d28:	2a25      	cmp	r2, #37	@ 0x25
 8009d2a:	d1f9      	bne.n	8009d20 <_svfiprintf_r+0x54>
 8009d2c:	ebba 0b04 	subs.w	fp, sl, r4
 8009d30:	d00b      	beq.n	8009d4a <_svfiprintf_r+0x7e>
 8009d32:	465b      	mov	r3, fp
 8009d34:	4622      	mov	r2, r4
 8009d36:	4629      	mov	r1, r5
 8009d38:	4638      	mov	r0, r7
 8009d3a:	f7ff ff6b 	bl	8009c14 <__ssputs_r>
 8009d3e:	3001      	adds	r0, #1
 8009d40:	f000 80a7 	beq.w	8009e92 <_svfiprintf_r+0x1c6>
 8009d44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d46:	445a      	add	r2, fp
 8009d48:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d4a:	f89a 3000 	ldrb.w	r3, [sl]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	f000 809f 	beq.w	8009e92 <_svfiprintf_r+0x1c6>
 8009d54:	2300      	movs	r3, #0
 8009d56:	f04f 32ff 	mov.w	r2, #4294967295
 8009d5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d5e:	f10a 0a01 	add.w	sl, sl, #1
 8009d62:	9304      	str	r3, [sp, #16]
 8009d64:	9307      	str	r3, [sp, #28]
 8009d66:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d6a:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d6c:	4654      	mov	r4, sl
 8009d6e:	2205      	movs	r2, #5
 8009d70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d74:	484e      	ldr	r0, [pc, #312]	@ (8009eb0 <_svfiprintf_r+0x1e4>)
 8009d76:	f7f6 fa2b 	bl	80001d0 <memchr>
 8009d7a:	9a04      	ldr	r2, [sp, #16]
 8009d7c:	b9d8      	cbnz	r0, 8009db6 <_svfiprintf_r+0xea>
 8009d7e:	06d0      	lsls	r0, r2, #27
 8009d80:	bf44      	itt	mi
 8009d82:	2320      	movmi	r3, #32
 8009d84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d88:	0711      	lsls	r1, r2, #28
 8009d8a:	bf44      	itt	mi
 8009d8c:	232b      	movmi	r3, #43	@ 0x2b
 8009d8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d92:	f89a 3000 	ldrb.w	r3, [sl]
 8009d96:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d98:	d015      	beq.n	8009dc6 <_svfiprintf_r+0xfa>
 8009d9a:	9a07      	ldr	r2, [sp, #28]
 8009d9c:	4654      	mov	r4, sl
 8009d9e:	2000      	movs	r0, #0
 8009da0:	f04f 0c0a 	mov.w	ip, #10
 8009da4:	4621      	mov	r1, r4
 8009da6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009daa:	3b30      	subs	r3, #48	@ 0x30
 8009dac:	2b09      	cmp	r3, #9
 8009dae:	d94b      	bls.n	8009e48 <_svfiprintf_r+0x17c>
 8009db0:	b1b0      	cbz	r0, 8009de0 <_svfiprintf_r+0x114>
 8009db2:	9207      	str	r2, [sp, #28]
 8009db4:	e014      	b.n	8009de0 <_svfiprintf_r+0x114>
 8009db6:	eba0 0308 	sub.w	r3, r0, r8
 8009dba:	fa09 f303 	lsl.w	r3, r9, r3
 8009dbe:	4313      	orrs	r3, r2
 8009dc0:	9304      	str	r3, [sp, #16]
 8009dc2:	46a2      	mov	sl, r4
 8009dc4:	e7d2      	b.n	8009d6c <_svfiprintf_r+0xa0>
 8009dc6:	9b03      	ldr	r3, [sp, #12]
 8009dc8:	1d19      	adds	r1, r3, #4
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	9103      	str	r1, [sp, #12]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	bfbb      	ittet	lt
 8009dd2:	425b      	neglt	r3, r3
 8009dd4:	f042 0202 	orrlt.w	r2, r2, #2
 8009dd8:	9307      	strge	r3, [sp, #28]
 8009dda:	9307      	strlt	r3, [sp, #28]
 8009ddc:	bfb8      	it	lt
 8009dde:	9204      	strlt	r2, [sp, #16]
 8009de0:	7823      	ldrb	r3, [r4, #0]
 8009de2:	2b2e      	cmp	r3, #46	@ 0x2e
 8009de4:	d10a      	bne.n	8009dfc <_svfiprintf_r+0x130>
 8009de6:	7863      	ldrb	r3, [r4, #1]
 8009de8:	2b2a      	cmp	r3, #42	@ 0x2a
 8009dea:	d132      	bne.n	8009e52 <_svfiprintf_r+0x186>
 8009dec:	9b03      	ldr	r3, [sp, #12]
 8009dee:	1d1a      	adds	r2, r3, #4
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	9203      	str	r2, [sp, #12]
 8009df4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009df8:	3402      	adds	r4, #2
 8009dfa:	9305      	str	r3, [sp, #20]
 8009dfc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009ec0 <_svfiprintf_r+0x1f4>
 8009e00:	7821      	ldrb	r1, [r4, #0]
 8009e02:	2203      	movs	r2, #3
 8009e04:	4650      	mov	r0, sl
 8009e06:	f7f6 f9e3 	bl	80001d0 <memchr>
 8009e0a:	b138      	cbz	r0, 8009e1c <_svfiprintf_r+0x150>
 8009e0c:	9b04      	ldr	r3, [sp, #16]
 8009e0e:	eba0 000a 	sub.w	r0, r0, sl
 8009e12:	2240      	movs	r2, #64	@ 0x40
 8009e14:	4082      	lsls	r2, r0
 8009e16:	4313      	orrs	r3, r2
 8009e18:	3401      	adds	r4, #1
 8009e1a:	9304      	str	r3, [sp, #16]
 8009e1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e20:	4824      	ldr	r0, [pc, #144]	@ (8009eb4 <_svfiprintf_r+0x1e8>)
 8009e22:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009e26:	2206      	movs	r2, #6
 8009e28:	f7f6 f9d2 	bl	80001d0 <memchr>
 8009e2c:	2800      	cmp	r0, #0
 8009e2e:	d036      	beq.n	8009e9e <_svfiprintf_r+0x1d2>
 8009e30:	4b21      	ldr	r3, [pc, #132]	@ (8009eb8 <_svfiprintf_r+0x1ec>)
 8009e32:	bb1b      	cbnz	r3, 8009e7c <_svfiprintf_r+0x1b0>
 8009e34:	9b03      	ldr	r3, [sp, #12]
 8009e36:	3307      	adds	r3, #7
 8009e38:	f023 0307 	bic.w	r3, r3, #7
 8009e3c:	3308      	adds	r3, #8
 8009e3e:	9303      	str	r3, [sp, #12]
 8009e40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e42:	4433      	add	r3, r6
 8009e44:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e46:	e76a      	b.n	8009d1e <_svfiprintf_r+0x52>
 8009e48:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e4c:	460c      	mov	r4, r1
 8009e4e:	2001      	movs	r0, #1
 8009e50:	e7a8      	b.n	8009da4 <_svfiprintf_r+0xd8>
 8009e52:	2300      	movs	r3, #0
 8009e54:	3401      	adds	r4, #1
 8009e56:	9305      	str	r3, [sp, #20]
 8009e58:	4619      	mov	r1, r3
 8009e5a:	f04f 0c0a 	mov.w	ip, #10
 8009e5e:	4620      	mov	r0, r4
 8009e60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e64:	3a30      	subs	r2, #48	@ 0x30
 8009e66:	2a09      	cmp	r2, #9
 8009e68:	d903      	bls.n	8009e72 <_svfiprintf_r+0x1a6>
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d0c6      	beq.n	8009dfc <_svfiprintf_r+0x130>
 8009e6e:	9105      	str	r1, [sp, #20]
 8009e70:	e7c4      	b.n	8009dfc <_svfiprintf_r+0x130>
 8009e72:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e76:	4604      	mov	r4, r0
 8009e78:	2301      	movs	r3, #1
 8009e7a:	e7f0      	b.n	8009e5e <_svfiprintf_r+0x192>
 8009e7c:	ab03      	add	r3, sp, #12
 8009e7e:	9300      	str	r3, [sp, #0]
 8009e80:	462a      	mov	r2, r5
 8009e82:	4b0e      	ldr	r3, [pc, #56]	@ (8009ebc <_svfiprintf_r+0x1f0>)
 8009e84:	a904      	add	r1, sp, #16
 8009e86:	4638      	mov	r0, r7
 8009e88:	f3af 8000 	nop.w
 8009e8c:	1c42      	adds	r2, r0, #1
 8009e8e:	4606      	mov	r6, r0
 8009e90:	d1d6      	bne.n	8009e40 <_svfiprintf_r+0x174>
 8009e92:	89ab      	ldrh	r3, [r5, #12]
 8009e94:	065b      	lsls	r3, r3, #25
 8009e96:	f53f af2d 	bmi.w	8009cf4 <_svfiprintf_r+0x28>
 8009e9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009e9c:	e72c      	b.n	8009cf8 <_svfiprintf_r+0x2c>
 8009e9e:	ab03      	add	r3, sp, #12
 8009ea0:	9300      	str	r3, [sp, #0]
 8009ea2:	462a      	mov	r2, r5
 8009ea4:	4b05      	ldr	r3, [pc, #20]	@ (8009ebc <_svfiprintf_r+0x1f0>)
 8009ea6:	a904      	add	r1, sp, #16
 8009ea8:	4638      	mov	r0, r7
 8009eaa:	f000 f9bb 	bl	800a224 <_printf_i>
 8009eae:	e7ed      	b.n	8009e8c <_svfiprintf_r+0x1c0>
 8009eb0:	0800aad1 	.word	0x0800aad1
 8009eb4:	0800aadb 	.word	0x0800aadb
 8009eb8:	00000000 	.word	0x00000000
 8009ebc:	08009c15 	.word	0x08009c15
 8009ec0:	0800aad7 	.word	0x0800aad7

08009ec4 <__sfputc_r>:
 8009ec4:	6893      	ldr	r3, [r2, #8]
 8009ec6:	3b01      	subs	r3, #1
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	b410      	push	{r4}
 8009ecc:	6093      	str	r3, [r2, #8]
 8009ece:	da08      	bge.n	8009ee2 <__sfputc_r+0x1e>
 8009ed0:	6994      	ldr	r4, [r2, #24]
 8009ed2:	42a3      	cmp	r3, r4
 8009ed4:	db01      	blt.n	8009eda <__sfputc_r+0x16>
 8009ed6:	290a      	cmp	r1, #10
 8009ed8:	d103      	bne.n	8009ee2 <__sfputc_r+0x1e>
 8009eda:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ede:	f7ff bc2c 	b.w	800973a <__swbuf_r>
 8009ee2:	6813      	ldr	r3, [r2, #0]
 8009ee4:	1c58      	adds	r0, r3, #1
 8009ee6:	6010      	str	r0, [r2, #0]
 8009ee8:	7019      	strb	r1, [r3, #0]
 8009eea:	4608      	mov	r0, r1
 8009eec:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ef0:	4770      	bx	lr

08009ef2 <__sfputs_r>:
 8009ef2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ef4:	4606      	mov	r6, r0
 8009ef6:	460f      	mov	r7, r1
 8009ef8:	4614      	mov	r4, r2
 8009efa:	18d5      	adds	r5, r2, r3
 8009efc:	42ac      	cmp	r4, r5
 8009efe:	d101      	bne.n	8009f04 <__sfputs_r+0x12>
 8009f00:	2000      	movs	r0, #0
 8009f02:	e007      	b.n	8009f14 <__sfputs_r+0x22>
 8009f04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f08:	463a      	mov	r2, r7
 8009f0a:	4630      	mov	r0, r6
 8009f0c:	f7ff ffda 	bl	8009ec4 <__sfputc_r>
 8009f10:	1c43      	adds	r3, r0, #1
 8009f12:	d1f3      	bne.n	8009efc <__sfputs_r+0xa>
 8009f14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009f18 <_vfiprintf_r>:
 8009f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f1c:	460d      	mov	r5, r1
 8009f1e:	b09d      	sub	sp, #116	@ 0x74
 8009f20:	4614      	mov	r4, r2
 8009f22:	4698      	mov	r8, r3
 8009f24:	4606      	mov	r6, r0
 8009f26:	b118      	cbz	r0, 8009f30 <_vfiprintf_r+0x18>
 8009f28:	6a03      	ldr	r3, [r0, #32]
 8009f2a:	b90b      	cbnz	r3, 8009f30 <_vfiprintf_r+0x18>
 8009f2c:	f7ff fae8 	bl	8009500 <__sinit>
 8009f30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f32:	07d9      	lsls	r1, r3, #31
 8009f34:	d405      	bmi.n	8009f42 <_vfiprintf_r+0x2a>
 8009f36:	89ab      	ldrh	r3, [r5, #12]
 8009f38:	059a      	lsls	r2, r3, #22
 8009f3a:	d402      	bmi.n	8009f42 <_vfiprintf_r+0x2a>
 8009f3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f3e:	f7ff fd60 	bl	8009a02 <__retarget_lock_acquire_recursive>
 8009f42:	89ab      	ldrh	r3, [r5, #12]
 8009f44:	071b      	lsls	r3, r3, #28
 8009f46:	d501      	bpl.n	8009f4c <_vfiprintf_r+0x34>
 8009f48:	692b      	ldr	r3, [r5, #16]
 8009f4a:	b99b      	cbnz	r3, 8009f74 <_vfiprintf_r+0x5c>
 8009f4c:	4629      	mov	r1, r5
 8009f4e:	4630      	mov	r0, r6
 8009f50:	f7ff fc32 	bl	80097b8 <__swsetup_r>
 8009f54:	b170      	cbz	r0, 8009f74 <_vfiprintf_r+0x5c>
 8009f56:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f58:	07dc      	lsls	r4, r3, #31
 8009f5a:	d504      	bpl.n	8009f66 <_vfiprintf_r+0x4e>
 8009f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f60:	b01d      	add	sp, #116	@ 0x74
 8009f62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f66:	89ab      	ldrh	r3, [r5, #12]
 8009f68:	0598      	lsls	r0, r3, #22
 8009f6a:	d4f7      	bmi.n	8009f5c <_vfiprintf_r+0x44>
 8009f6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f6e:	f7ff fd49 	bl	8009a04 <__retarget_lock_release_recursive>
 8009f72:	e7f3      	b.n	8009f5c <_vfiprintf_r+0x44>
 8009f74:	2300      	movs	r3, #0
 8009f76:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f78:	2320      	movs	r3, #32
 8009f7a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009f7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f82:	2330      	movs	r3, #48	@ 0x30
 8009f84:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a134 <_vfiprintf_r+0x21c>
 8009f88:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009f8c:	f04f 0901 	mov.w	r9, #1
 8009f90:	4623      	mov	r3, r4
 8009f92:	469a      	mov	sl, r3
 8009f94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f98:	b10a      	cbz	r2, 8009f9e <_vfiprintf_r+0x86>
 8009f9a:	2a25      	cmp	r2, #37	@ 0x25
 8009f9c:	d1f9      	bne.n	8009f92 <_vfiprintf_r+0x7a>
 8009f9e:	ebba 0b04 	subs.w	fp, sl, r4
 8009fa2:	d00b      	beq.n	8009fbc <_vfiprintf_r+0xa4>
 8009fa4:	465b      	mov	r3, fp
 8009fa6:	4622      	mov	r2, r4
 8009fa8:	4629      	mov	r1, r5
 8009faa:	4630      	mov	r0, r6
 8009fac:	f7ff ffa1 	bl	8009ef2 <__sfputs_r>
 8009fb0:	3001      	adds	r0, #1
 8009fb2:	f000 80a7 	beq.w	800a104 <_vfiprintf_r+0x1ec>
 8009fb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009fb8:	445a      	add	r2, fp
 8009fba:	9209      	str	r2, [sp, #36]	@ 0x24
 8009fbc:	f89a 3000 	ldrb.w	r3, [sl]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	f000 809f 	beq.w	800a104 <_vfiprintf_r+0x1ec>
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8009fcc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009fd0:	f10a 0a01 	add.w	sl, sl, #1
 8009fd4:	9304      	str	r3, [sp, #16]
 8009fd6:	9307      	str	r3, [sp, #28]
 8009fd8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009fdc:	931a      	str	r3, [sp, #104]	@ 0x68
 8009fde:	4654      	mov	r4, sl
 8009fe0:	2205      	movs	r2, #5
 8009fe2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fe6:	4853      	ldr	r0, [pc, #332]	@ (800a134 <_vfiprintf_r+0x21c>)
 8009fe8:	f7f6 f8f2 	bl	80001d0 <memchr>
 8009fec:	9a04      	ldr	r2, [sp, #16]
 8009fee:	b9d8      	cbnz	r0, 800a028 <_vfiprintf_r+0x110>
 8009ff0:	06d1      	lsls	r1, r2, #27
 8009ff2:	bf44      	itt	mi
 8009ff4:	2320      	movmi	r3, #32
 8009ff6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ffa:	0713      	lsls	r3, r2, #28
 8009ffc:	bf44      	itt	mi
 8009ffe:	232b      	movmi	r3, #43	@ 0x2b
 800a000:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a004:	f89a 3000 	ldrb.w	r3, [sl]
 800a008:	2b2a      	cmp	r3, #42	@ 0x2a
 800a00a:	d015      	beq.n	800a038 <_vfiprintf_r+0x120>
 800a00c:	9a07      	ldr	r2, [sp, #28]
 800a00e:	4654      	mov	r4, sl
 800a010:	2000      	movs	r0, #0
 800a012:	f04f 0c0a 	mov.w	ip, #10
 800a016:	4621      	mov	r1, r4
 800a018:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a01c:	3b30      	subs	r3, #48	@ 0x30
 800a01e:	2b09      	cmp	r3, #9
 800a020:	d94b      	bls.n	800a0ba <_vfiprintf_r+0x1a2>
 800a022:	b1b0      	cbz	r0, 800a052 <_vfiprintf_r+0x13a>
 800a024:	9207      	str	r2, [sp, #28]
 800a026:	e014      	b.n	800a052 <_vfiprintf_r+0x13a>
 800a028:	eba0 0308 	sub.w	r3, r0, r8
 800a02c:	fa09 f303 	lsl.w	r3, r9, r3
 800a030:	4313      	orrs	r3, r2
 800a032:	9304      	str	r3, [sp, #16]
 800a034:	46a2      	mov	sl, r4
 800a036:	e7d2      	b.n	8009fde <_vfiprintf_r+0xc6>
 800a038:	9b03      	ldr	r3, [sp, #12]
 800a03a:	1d19      	adds	r1, r3, #4
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	9103      	str	r1, [sp, #12]
 800a040:	2b00      	cmp	r3, #0
 800a042:	bfbb      	ittet	lt
 800a044:	425b      	neglt	r3, r3
 800a046:	f042 0202 	orrlt.w	r2, r2, #2
 800a04a:	9307      	strge	r3, [sp, #28]
 800a04c:	9307      	strlt	r3, [sp, #28]
 800a04e:	bfb8      	it	lt
 800a050:	9204      	strlt	r2, [sp, #16]
 800a052:	7823      	ldrb	r3, [r4, #0]
 800a054:	2b2e      	cmp	r3, #46	@ 0x2e
 800a056:	d10a      	bne.n	800a06e <_vfiprintf_r+0x156>
 800a058:	7863      	ldrb	r3, [r4, #1]
 800a05a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a05c:	d132      	bne.n	800a0c4 <_vfiprintf_r+0x1ac>
 800a05e:	9b03      	ldr	r3, [sp, #12]
 800a060:	1d1a      	adds	r2, r3, #4
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	9203      	str	r2, [sp, #12]
 800a066:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a06a:	3402      	adds	r4, #2
 800a06c:	9305      	str	r3, [sp, #20]
 800a06e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a144 <_vfiprintf_r+0x22c>
 800a072:	7821      	ldrb	r1, [r4, #0]
 800a074:	2203      	movs	r2, #3
 800a076:	4650      	mov	r0, sl
 800a078:	f7f6 f8aa 	bl	80001d0 <memchr>
 800a07c:	b138      	cbz	r0, 800a08e <_vfiprintf_r+0x176>
 800a07e:	9b04      	ldr	r3, [sp, #16]
 800a080:	eba0 000a 	sub.w	r0, r0, sl
 800a084:	2240      	movs	r2, #64	@ 0x40
 800a086:	4082      	lsls	r2, r0
 800a088:	4313      	orrs	r3, r2
 800a08a:	3401      	adds	r4, #1
 800a08c:	9304      	str	r3, [sp, #16]
 800a08e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a092:	4829      	ldr	r0, [pc, #164]	@ (800a138 <_vfiprintf_r+0x220>)
 800a094:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a098:	2206      	movs	r2, #6
 800a09a:	f7f6 f899 	bl	80001d0 <memchr>
 800a09e:	2800      	cmp	r0, #0
 800a0a0:	d03f      	beq.n	800a122 <_vfiprintf_r+0x20a>
 800a0a2:	4b26      	ldr	r3, [pc, #152]	@ (800a13c <_vfiprintf_r+0x224>)
 800a0a4:	bb1b      	cbnz	r3, 800a0ee <_vfiprintf_r+0x1d6>
 800a0a6:	9b03      	ldr	r3, [sp, #12]
 800a0a8:	3307      	adds	r3, #7
 800a0aa:	f023 0307 	bic.w	r3, r3, #7
 800a0ae:	3308      	adds	r3, #8
 800a0b0:	9303      	str	r3, [sp, #12]
 800a0b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0b4:	443b      	add	r3, r7
 800a0b6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0b8:	e76a      	b.n	8009f90 <_vfiprintf_r+0x78>
 800a0ba:	fb0c 3202 	mla	r2, ip, r2, r3
 800a0be:	460c      	mov	r4, r1
 800a0c0:	2001      	movs	r0, #1
 800a0c2:	e7a8      	b.n	800a016 <_vfiprintf_r+0xfe>
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	3401      	adds	r4, #1
 800a0c8:	9305      	str	r3, [sp, #20]
 800a0ca:	4619      	mov	r1, r3
 800a0cc:	f04f 0c0a 	mov.w	ip, #10
 800a0d0:	4620      	mov	r0, r4
 800a0d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a0d6:	3a30      	subs	r2, #48	@ 0x30
 800a0d8:	2a09      	cmp	r2, #9
 800a0da:	d903      	bls.n	800a0e4 <_vfiprintf_r+0x1cc>
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d0c6      	beq.n	800a06e <_vfiprintf_r+0x156>
 800a0e0:	9105      	str	r1, [sp, #20]
 800a0e2:	e7c4      	b.n	800a06e <_vfiprintf_r+0x156>
 800a0e4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a0e8:	4604      	mov	r4, r0
 800a0ea:	2301      	movs	r3, #1
 800a0ec:	e7f0      	b.n	800a0d0 <_vfiprintf_r+0x1b8>
 800a0ee:	ab03      	add	r3, sp, #12
 800a0f0:	9300      	str	r3, [sp, #0]
 800a0f2:	462a      	mov	r2, r5
 800a0f4:	4b12      	ldr	r3, [pc, #72]	@ (800a140 <_vfiprintf_r+0x228>)
 800a0f6:	a904      	add	r1, sp, #16
 800a0f8:	4630      	mov	r0, r6
 800a0fa:	f3af 8000 	nop.w
 800a0fe:	4607      	mov	r7, r0
 800a100:	1c78      	adds	r0, r7, #1
 800a102:	d1d6      	bne.n	800a0b2 <_vfiprintf_r+0x19a>
 800a104:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a106:	07d9      	lsls	r1, r3, #31
 800a108:	d405      	bmi.n	800a116 <_vfiprintf_r+0x1fe>
 800a10a:	89ab      	ldrh	r3, [r5, #12]
 800a10c:	059a      	lsls	r2, r3, #22
 800a10e:	d402      	bmi.n	800a116 <_vfiprintf_r+0x1fe>
 800a110:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a112:	f7ff fc77 	bl	8009a04 <__retarget_lock_release_recursive>
 800a116:	89ab      	ldrh	r3, [r5, #12]
 800a118:	065b      	lsls	r3, r3, #25
 800a11a:	f53f af1f 	bmi.w	8009f5c <_vfiprintf_r+0x44>
 800a11e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a120:	e71e      	b.n	8009f60 <_vfiprintf_r+0x48>
 800a122:	ab03      	add	r3, sp, #12
 800a124:	9300      	str	r3, [sp, #0]
 800a126:	462a      	mov	r2, r5
 800a128:	4b05      	ldr	r3, [pc, #20]	@ (800a140 <_vfiprintf_r+0x228>)
 800a12a:	a904      	add	r1, sp, #16
 800a12c:	4630      	mov	r0, r6
 800a12e:	f000 f879 	bl	800a224 <_printf_i>
 800a132:	e7e4      	b.n	800a0fe <_vfiprintf_r+0x1e6>
 800a134:	0800aad1 	.word	0x0800aad1
 800a138:	0800aadb 	.word	0x0800aadb
 800a13c:	00000000 	.word	0x00000000
 800a140:	08009ef3 	.word	0x08009ef3
 800a144:	0800aad7 	.word	0x0800aad7

0800a148 <_printf_common>:
 800a148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a14c:	4616      	mov	r6, r2
 800a14e:	4698      	mov	r8, r3
 800a150:	688a      	ldr	r2, [r1, #8]
 800a152:	690b      	ldr	r3, [r1, #16]
 800a154:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a158:	4293      	cmp	r3, r2
 800a15a:	bfb8      	it	lt
 800a15c:	4613      	movlt	r3, r2
 800a15e:	6033      	str	r3, [r6, #0]
 800a160:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a164:	4607      	mov	r7, r0
 800a166:	460c      	mov	r4, r1
 800a168:	b10a      	cbz	r2, 800a16e <_printf_common+0x26>
 800a16a:	3301      	adds	r3, #1
 800a16c:	6033      	str	r3, [r6, #0]
 800a16e:	6823      	ldr	r3, [r4, #0]
 800a170:	0699      	lsls	r1, r3, #26
 800a172:	bf42      	ittt	mi
 800a174:	6833      	ldrmi	r3, [r6, #0]
 800a176:	3302      	addmi	r3, #2
 800a178:	6033      	strmi	r3, [r6, #0]
 800a17a:	6825      	ldr	r5, [r4, #0]
 800a17c:	f015 0506 	ands.w	r5, r5, #6
 800a180:	d106      	bne.n	800a190 <_printf_common+0x48>
 800a182:	f104 0a19 	add.w	sl, r4, #25
 800a186:	68e3      	ldr	r3, [r4, #12]
 800a188:	6832      	ldr	r2, [r6, #0]
 800a18a:	1a9b      	subs	r3, r3, r2
 800a18c:	42ab      	cmp	r3, r5
 800a18e:	dc26      	bgt.n	800a1de <_printf_common+0x96>
 800a190:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a194:	6822      	ldr	r2, [r4, #0]
 800a196:	3b00      	subs	r3, #0
 800a198:	bf18      	it	ne
 800a19a:	2301      	movne	r3, #1
 800a19c:	0692      	lsls	r2, r2, #26
 800a19e:	d42b      	bmi.n	800a1f8 <_printf_common+0xb0>
 800a1a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a1a4:	4641      	mov	r1, r8
 800a1a6:	4638      	mov	r0, r7
 800a1a8:	47c8      	blx	r9
 800a1aa:	3001      	adds	r0, #1
 800a1ac:	d01e      	beq.n	800a1ec <_printf_common+0xa4>
 800a1ae:	6823      	ldr	r3, [r4, #0]
 800a1b0:	6922      	ldr	r2, [r4, #16]
 800a1b2:	f003 0306 	and.w	r3, r3, #6
 800a1b6:	2b04      	cmp	r3, #4
 800a1b8:	bf02      	ittt	eq
 800a1ba:	68e5      	ldreq	r5, [r4, #12]
 800a1bc:	6833      	ldreq	r3, [r6, #0]
 800a1be:	1aed      	subeq	r5, r5, r3
 800a1c0:	68a3      	ldr	r3, [r4, #8]
 800a1c2:	bf0c      	ite	eq
 800a1c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a1c8:	2500      	movne	r5, #0
 800a1ca:	4293      	cmp	r3, r2
 800a1cc:	bfc4      	itt	gt
 800a1ce:	1a9b      	subgt	r3, r3, r2
 800a1d0:	18ed      	addgt	r5, r5, r3
 800a1d2:	2600      	movs	r6, #0
 800a1d4:	341a      	adds	r4, #26
 800a1d6:	42b5      	cmp	r5, r6
 800a1d8:	d11a      	bne.n	800a210 <_printf_common+0xc8>
 800a1da:	2000      	movs	r0, #0
 800a1dc:	e008      	b.n	800a1f0 <_printf_common+0xa8>
 800a1de:	2301      	movs	r3, #1
 800a1e0:	4652      	mov	r2, sl
 800a1e2:	4641      	mov	r1, r8
 800a1e4:	4638      	mov	r0, r7
 800a1e6:	47c8      	blx	r9
 800a1e8:	3001      	adds	r0, #1
 800a1ea:	d103      	bne.n	800a1f4 <_printf_common+0xac>
 800a1ec:	f04f 30ff 	mov.w	r0, #4294967295
 800a1f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1f4:	3501      	adds	r5, #1
 800a1f6:	e7c6      	b.n	800a186 <_printf_common+0x3e>
 800a1f8:	18e1      	adds	r1, r4, r3
 800a1fa:	1c5a      	adds	r2, r3, #1
 800a1fc:	2030      	movs	r0, #48	@ 0x30
 800a1fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a202:	4422      	add	r2, r4
 800a204:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a208:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a20c:	3302      	adds	r3, #2
 800a20e:	e7c7      	b.n	800a1a0 <_printf_common+0x58>
 800a210:	2301      	movs	r3, #1
 800a212:	4622      	mov	r2, r4
 800a214:	4641      	mov	r1, r8
 800a216:	4638      	mov	r0, r7
 800a218:	47c8      	blx	r9
 800a21a:	3001      	adds	r0, #1
 800a21c:	d0e6      	beq.n	800a1ec <_printf_common+0xa4>
 800a21e:	3601      	adds	r6, #1
 800a220:	e7d9      	b.n	800a1d6 <_printf_common+0x8e>
	...

0800a224 <_printf_i>:
 800a224:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a228:	7e0f      	ldrb	r7, [r1, #24]
 800a22a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a22c:	2f78      	cmp	r7, #120	@ 0x78
 800a22e:	4691      	mov	r9, r2
 800a230:	4680      	mov	r8, r0
 800a232:	460c      	mov	r4, r1
 800a234:	469a      	mov	sl, r3
 800a236:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a23a:	d807      	bhi.n	800a24c <_printf_i+0x28>
 800a23c:	2f62      	cmp	r7, #98	@ 0x62
 800a23e:	d80a      	bhi.n	800a256 <_printf_i+0x32>
 800a240:	2f00      	cmp	r7, #0
 800a242:	f000 80d2 	beq.w	800a3ea <_printf_i+0x1c6>
 800a246:	2f58      	cmp	r7, #88	@ 0x58
 800a248:	f000 80b9 	beq.w	800a3be <_printf_i+0x19a>
 800a24c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a250:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a254:	e03a      	b.n	800a2cc <_printf_i+0xa8>
 800a256:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a25a:	2b15      	cmp	r3, #21
 800a25c:	d8f6      	bhi.n	800a24c <_printf_i+0x28>
 800a25e:	a101      	add	r1, pc, #4	@ (adr r1, 800a264 <_printf_i+0x40>)
 800a260:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a264:	0800a2bd 	.word	0x0800a2bd
 800a268:	0800a2d1 	.word	0x0800a2d1
 800a26c:	0800a24d 	.word	0x0800a24d
 800a270:	0800a24d 	.word	0x0800a24d
 800a274:	0800a24d 	.word	0x0800a24d
 800a278:	0800a24d 	.word	0x0800a24d
 800a27c:	0800a2d1 	.word	0x0800a2d1
 800a280:	0800a24d 	.word	0x0800a24d
 800a284:	0800a24d 	.word	0x0800a24d
 800a288:	0800a24d 	.word	0x0800a24d
 800a28c:	0800a24d 	.word	0x0800a24d
 800a290:	0800a3d1 	.word	0x0800a3d1
 800a294:	0800a2fb 	.word	0x0800a2fb
 800a298:	0800a38b 	.word	0x0800a38b
 800a29c:	0800a24d 	.word	0x0800a24d
 800a2a0:	0800a24d 	.word	0x0800a24d
 800a2a4:	0800a3f3 	.word	0x0800a3f3
 800a2a8:	0800a24d 	.word	0x0800a24d
 800a2ac:	0800a2fb 	.word	0x0800a2fb
 800a2b0:	0800a24d 	.word	0x0800a24d
 800a2b4:	0800a24d 	.word	0x0800a24d
 800a2b8:	0800a393 	.word	0x0800a393
 800a2bc:	6833      	ldr	r3, [r6, #0]
 800a2be:	1d1a      	adds	r2, r3, #4
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	6032      	str	r2, [r6, #0]
 800a2c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a2c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a2cc:	2301      	movs	r3, #1
 800a2ce:	e09d      	b.n	800a40c <_printf_i+0x1e8>
 800a2d0:	6833      	ldr	r3, [r6, #0]
 800a2d2:	6820      	ldr	r0, [r4, #0]
 800a2d4:	1d19      	adds	r1, r3, #4
 800a2d6:	6031      	str	r1, [r6, #0]
 800a2d8:	0606      	lsls	r6, r0, #24
 800a2da:	d501      	bpl.n	800a2e0 <_printf_i+0xbc>
 800a2dc:	681d      	ldr	r5, [r3, #0]
 800a2de:	e003      	b.n	800a2e8 <_printf_i+0xc4>
 800a2e0:	0645      	lsls	r5, r0, #25
 800a2e2:	d5fb      	bpl.n	800a2dc <_printf_i+0xb8>
 800a2e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a2e8:	2d00      	cmp	r5, #0
 800a2ea:	da03      	bge.n	800a2f4 <_printf_i+0xd0>
 800a2ec:	232d      	movs	r3, #45	@ 0x2d
 800a2ee:	426d      	negs	r5, r5
 800a2f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a2f4:	4859      	ldr	r0, [pc, #356]	@ (800a45c <_printf_i+0x238>)
 800a2f6:	230a      	movs	r3, #10
 800a2f8:	e011      	b.n	800a31e <_printf_i+0xfa>
 800a2fa:	6821      	ldr	r1, [r4, #0]
 800a2fc:	6833      	ldr	r3, [r6, #0]
 800a2fe:	0608      	lsls	r0, r1, #24
 800a300:	f853 5b04 	ldr.w	r5, [r3], #4
 800a304:	d402      	bmi.n	800a30c <_printf_i+0xe8>
 800a306:	0649      	lsls	r1, r1, #25
 800a308:	bf48      	it	mi
 800a30a:	b2ad      	uxthmi	r5, r5
 800a30c:	2f6f      	cmp	r7, #111	@ 0x6f
 800a30e:	4853      	ldr	r0, [pc, #332]	@ (800a45c <_printf_i+0x238>)
 800a310:	6033      	str	r3, [r6, #0]
 800a312:	bf14      	ite	ne
 800a314:	230a      	movne	r3, #10
 800a316:	2308      	moveq	r3, #8
 800a318:	2100      	movs	r1, #0
 800a31a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a31e:	6866      	ldr	r6, [r4, #4]
 800a320:	60a6      	str	r6, [r4, #8]
 800a322:	2e00      	cmp	r6, #0
 800a324:	bfa2      	ittt	ge
 800a326:	6821      	ldrge	r1, [r4, #0]
 800a328:	f021 0104 	bicge.w	r1, r1, #4
 800a32c:	6021      	strge	r1, [r4, #0]
 800a32e:	b90d      	cbnz	r5, 800a334 <_printf_i+0x110>
 800a330:	2e00      	cmp	r6, #0
 800a332:	d04b      	beq.n	800a3cc <_printf_i+0x1a8>
 800a334:	4616      	mov	r6, r2
 800a336:	fbb5 f1f3 	udiv	r1, r5, r3
 800a33a:	fb03 5711 	mls	r7, r3, r1, r5
 800a33e:	5dc7      	ldrb	r7, [r0, r7]
 800a340:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a344:	462f      	mov	r7, r5
 800a346:	42bb      	cmp	r3, r7
 800a348:	460d      	mov	r5, r1
 800a34a:	d9f4      	bls.n	800a336 <_printf_i+0x112>
 800a34c:	2b08      	cmp	r3, #8
 800a34e:	d10b      	bne.n	800a368 <_printf_i+0x144>
 800a350:	6823      	ldr	r3, [r4, #0]
 800a352:	07df      	lsls	r7, r3, #31
 800a354:	d508      	bpl.n	800a368 <_printf_i+0x144>
 800a356:	6923      	ldr	r3, [r4, #16]
 800a358:	6861      	ldr	r1, [r4, #4]
 800a35a:	4299      	cmp	r1, r3
 800a35c:	bfde      	ittt	le
 800a35e:	2330      	movle	r3, #48	@ 0x30
 800a360:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a364:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a368:	1b92      	subs	r2, r2, r6
 800a36a:	6122      	str	r2, [r4, #16]
 800a36c:	f8cd a000 	str.w	sl, [sp]
 800a370:	464b      	mov	r3, r9
 800a372:	aa03      	add	r2, sp, #12
 800a374:	4621      	mov	r1, r4
 800a376:	4640      	mov	r0, r8
 800a378:	f7ff fee6 	bl	800a148 <_printf_common>
 800a37c:	3001      	adds	r0, #1
 800a37e:	d14a      	bne.n	800a416 <_printf_i+0x1f2>
 800a380:	f04f 30ff 	mov.w	r0, #4294967295
 800a384:	b004      	add	sp, #16
 800a386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a38a:	6823      	ldr	r3, [r4, #0]
 800a38c:	f043 0320 	orr.w	r3, r3, #32
 800a390:	6023      	str	r3, [r4, #0]
 800a392:	4833      	ldr	r0, [pc, #204]	@ (800a460 <_printf_i+0x23c>)
 800a394:	2778      	movs	r7, #120	@ 0x78
 800a396:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a39a:	6823      	ldr	r3, [r4, #0]
 800a39c:	6831      	ldr	r1, [r6, #0]
 800a39e:	061f      	lsls	r7, r3, #24
 800a3a0:	f851 5b04 	ldr.w	r5, [r1], #4
 800a3a4:	d402      	bmi.n	800a3ac <_printf_i+0x188>
 800a3a6:	065f      	lsls	r7, r3, #25
 800a3a8:	bf48      	it	mi
 800a3aa:	b2ad      	uxthmi	r5, r5
 800a3ac:	6031      	str	r1, [r6, #0]
 800a3ae:	07d9      	lsls	r1, r3, #31
 800a3b0:	bf44      	itt	mi
 800a3b2:	f043 0320 	orrmi.w	r3, r3, #32
 800a3b6:	6023      	strmi	r3, [r4, #0]
 800a3b8:	b11d      	cbz	r5, 800a3c2 <_printf_i+0x19e>
 800a3ba:	2310      	movs	r3, #16
 800a3bc:	e7ac      	b.n	800a318 <_printf_i+0xf4>
 800a3be:	4827      	ldr	r0, [pc, #156]	@ (800a45c <_printf_i+0x238>)
 800a3c0:	e7e9      	b.n	800a396 <_printf_i+0x172>
 800a3c2:	6823      	ldr	r3, [r4, #0]
 800a3c4:	f023 0320 	bic.w	r3, r3, #32
 800a3c8:	6023      	str	r3, [r4, #0]
 800a3ca:	e7f6      	b.n	800a3ba <_printf_i+0x196>
 800a3cc:	4616      	mov	r6, r2
 800a3ce:	e7bd      	b.n	800a34c <_printf_i+0x128>
 800a3d0:	6833      	ldr	r3, [r6, #0]
 800a3d2:	6825      	ldr	r5, [r4, #0]
 800a3d4:	6961      	ldr	r1, [r4, #20]
 800a3d6:	1d18      	adds	r0, r3, #4
 800a3d8:	6030      	str	r0, [r6, #0]
 800a3da:	062e      	lsls	r6, r5, #24
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	d501      	bpl.n	800a3e4 <_printf_i+0x1c0>
 800a3e0:	6019      	str	r1, [r3, #0]
 800a3e2:	e002      	b.n	800a3ea <_printf_i+0x1c6>
 800a3e4:	0668      	lsls	r0, r5, #25
 800a3e6:	d5fb      	bpl.n	800a3e0 <_printf_i+0x1bc>
 800a3e8:	8019      	strh	r1, [r3, #0]
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	6123      	str	r3, [r4, #16]
 800a3ee:	4616      	mov	r6, r2
 800a3f0:	e7bc      	b.n	800a36c <_printf_i+0x148>
 800a3f2:	6833      	ldr	r3, [r6, #0]
 800a3f4:	1d1a      	adds	r2, r3, #4
 800a3f6:	6032      	str	r2, [r6, #0]
 800a3f8:	681e      	ldr	r6, [r3, #0]
 800a3fa:	6862      	ldr	r2, [r4, #4]
 800a3fc:	2100      	movs	r1, #0
 800a3fe:	4630      	mov	r0, r6
 800a400:	f7f5 fee6 	bl	80001d0 <memchr>
 800a404:	b108      	cbz	r0, 800a40a <_printf_i+0x1e6>
 800a406:	1b80      	subs	r0, r0, r6
 800a408:	6060      	str	r0, [r4, #4]
 800a40a:	6863      	ldr	r3, [r4, #4]
 800a40c:	6123      	str	r3, [r4, #16]
 800a40e:	2300      	movs	r3, #0
 800a410:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a414:	e7aa      	b.n	800a36c <_printf_i+0x148>
 800a416:	6923      	ldr	r3, [r4, #16]
 800a418:	4632      	mov	r2, r6
 800a41a:	4649      	mov	r1, r9
 800a41c:	4640      	mov	r0, r8
 800a41e:	47d0      	blx	sl
 800a420:	3001      	adds	r0, #1
 800a422:	d0ad      	beq.n	800a380 <_printf_i+0x15c>
 800a424:	6823      	ldr	r3, [r4, #0]
 800a426:	079b      	lsls	r3, r3, #30
 800a428:	d413      	bmi.n	800a452 <_printf_i+0x22e>
 800a42a:	68e0      	ldr	r0, [r4, #12]
 800a42c:	9b03      	ldr	r3, [sp, #12]
 800a42e:	4298      	cmp	r0, r3
 800a430:	bfb8      	it	lt
 800a432:	4618      	movlt	r0, r3
 800a434:	e7a6      	b.n	800a384 <_printf_i+0x160>
 800a436:	2301      	movs	r3, #1
 800a438:	4632      	mov	r2, r6
 800a43a:	4649      	mov	r1, r9
 800a43c:	4640      	mov	r0, r8
 800a43e:	47d0      	blx	sl
 800a440:	3001      	adds	r0, #1
 800a442:	d09d      	beq.n	800a380 <_printf_i+0x15c>
 800a444:	3501      	adds	r5, #1
 800a446:	68e3      	ldr	r3, [r4, #12]
 800a448:	9903      	ldr	r1, [sp, #12]
 800a44a:	1a5b      	subs	r3, r3, r1
 800a44c:	42ab      	cmp	r3, r5
 800a44e:	dcf2      	bgt.n	800a436 <_printf_i+0x212>
 800a450:	e7eb      	b.n	800a42a <_printf_i+0x206>
 800a452:	2500      	movs	r5, #0
 800a454:	f104 0619 	add.w	r6, r4, #25
 800a458:	e7f5      	b.n	800a446 <_printf_i+0x222>
 800a45a:	bf00      	nop
 800a45c:	0800aae2 	.word	0x0800aae2
 800a460:	0800aaf3 	.word	0x0800aaf3

0800a464 <__sflush_r>:
 800a464:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a46c:	0716      	lsls	r6, r2, #28
 800a46e:	4605      	mov	r5, r0
 800a470:	460c      	mov	r4, r1
 800a472:	d454      	bmi.n	800a51e <__sflush_r+0xba>
 800a474:	684b      	ldr	r3, [r1, #4]
 800a476:	2b00      	cmp	r3, #0
 800a478:	dc02      	bgt.n	800a480 <__sflush_r+0x1c>
 800a47a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	dd48      	ble.n	800a512 <__sflush_r+0xae>
 800a480:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a482:	2e00      	cmp	r6, #0
 800a484:	d045      	beq.n	800a512 <__sflush_r+0xae>
 800a486:	2300      	movs	r3, #0
 800a488:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a48c:	682f      	ldr	r7, [r5, #0]
 800a48e:	6a21      	ldr	r1, [r4, #32]
 800a490:	602b      	str	r3, [r5, #0]
 800a492:	d030      	beq.n	800a4f6 <__sflush_r+0x92>
 800a494:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a496:	89a3      	ldrh	r3, [r4, #12]
 800a498:	0759      	lsls	r1, r3, #29
 800a49a:	d505      	bpl.n	800a4a8 <__sflush_r+0x44>
 800a49c:	6863      	ldr	r3, [r4, #4]
 800a49e:	1ad2      	subs	r2, r2, r3
 800a4a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a4a2:	b10b      	cbz	r3, 800a4a8 <__sflush_r+0x44>
 800a4a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a4a6:	1ad2      	subs	r2, r2, r3
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a4ac:	6a21      	ldr	r1, [r4, #32]
 800a4ae:	4628      	mov	r0, r5
 800a4b0:	47b0      	blx	r6
 800a4b2:	1c43      	adds	r3, r0, #1
 800a4b4:	89a3      	ldrh	r3, [r4, #12]
 800a4b6:	d106      	bne.n	800a4c6 <__sflush_r+0x62>
 800a4b8:	6829      	ldr	r1, [r5, #0]
 800a4ba:	291d      	cmp	r1, #29
 800a4bc:	d82b      	bhi.n	800a516 <__sflush_r+0xb2>
 800a4be:	4a2a      	ldr	r2, [pc, #168]	@ (800a568 <__sflush_r+0x104>)
 800a4c0:	410a      	asrs	r2, r1
 800a4c2:	07d6      	lsls	r6, r2, #31
 800a4c4:	d427      	bmi.n	800a516 <__sflush_r+0xb2>
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	6062      	str	r2, [r4, #4]
 800a4ca:	04d9      	lsls	r1, r3, #19
 800a4cc:	6922      	ldr	r2, [r4, #16]
 800a4ce:	6022      	str	r2, [r4, #0]
 800a4d0:	d504      	bpl.n	800a4dc <__sflush_r+0x78>
 800a4d2:	1c42      	adds	r2, r0, #1
 800a4d4:	d101      	bne.n	800a4da <__sflush_r+0x76>
 800a4d6:	682b      	ldr	r3, [r5, #0]
 800a4d8:	b903      	cbnz	r3, 800a4dc <__sflush_r+0x78>
 800a4da:	6560      	str	r0, [r4, #84]	@ 0x54
 800a4dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a4de:	602f      	str	r7, [r5, #0]
 800a4e0:	b1b9      	cbz	r1, 800a512 <__sflush_r+0xae>
 800a4e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a4e6:	4299      	cmp	r1, r3
 800a4e8:	d002      	beq.n	800a4f0 <__sflush_r+0x8c>
 800a4ea:	4628      	mov	r0, r5
 800a4ec:	f7ff fa9a 	bl	8009a24 <_free_r>
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	6363      	str	r3, [r4, #52]	@ 0x34
 800a4f4:	e00d      	b.n	800a512 <__sflush_r+0xae>
 800a4f6:	2301      	movs	r3, #1
 800a4f8:	4628      	mov	r0, r5
 800a4fa:	47b0      	blx	r6
 800a4fc:	4602      	mov	r2, r0
 800a4fe:	1c50      	adds	r0, r2, #1
 800a500:	d1c9      	bne.n	800a496 <__sflush_r+0x32>
 800a502:	682b      	ldr	r3, [r5, #0]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d0c6      	beq.n	800a496 <__sflush_r+0x32>
 800a508:	2b1d      	cmp	r3, #29
 800a50a:	d001      	beq.n	800a510 <__sflush_r+0xac>
 800a50c:	2b16      	cmp	r3, #22
 800a50e:	d11e      	bne.n	800a54e <__sflush_r+0xea>
 800a510:	602f      	str	r7, [r5, #0]
 800a512:	2000      	movs	r0, #0
 800a514:	e022      	b.n	800a55c <__sflush_r+0xf8>
 800a516:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a51a:	b21b      	sxth	r3, r3
 800a51c:	e01b      	b.n	800a556 <__sflush_r+0xf2>
 800a51e:	690f      	ldr	r7, [r1, #16]
 800a520:	2f00      	cmp	r7, #0
 800a522:	d0f6      	beq.n	800a512 <__sflush_r+0xae>
 800a524:	0793      	lsls	r3, r2, #30
 800a526:	680e      	ldr	r6, [r1, #0]
 800a528:	bf08      	it	eq
 800a52a:	694b      	ldreq	r3, [r1, #20]
 800a52c:	600f      	str	r7, [r1, #0]
 800a52e:	bf18      	it	ne
 800a530:	2300      	movne	r3, #0
 800a532:	eba6 0807 	sub.w	r8, r6, r7
 800a536:	608b      	str	r3, [r1, #8]
 800a538:	f1b8 0f00 	cmp.w	r8, #0
 800a53c:	dde9      	ble.n	800a512 <__sflush_r+0xae>
 800a53e:	6a21      	ldr	r1, [r4, #32]
 800a540:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a542:	4643      	mov	r3, r8
 800a544:	463a      	mov	r2, r7
 800a546:	4628      	mov	r0, r5
 800a548:	47b0      	blx	r6
 800a54a:	2800      	cmp	r0, #0
 800a54c:	dc08      	bgt.n	800a560 <__sflush_r+0xfc>
 800a54e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a552:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a556:	81a3      	strh	r3, [r4, #12]
 800a558:	f04f 30ff 	mov.w	r0, #4294967295
 800a55c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a560:	4407      	add	r7, r0
 800a562:	eba8 0800 	sub.w	r8, r8, r0
 800a566:	e7e7      	b.n	800a538 <__sflush_r+0xd4>
 800a568:	dfbffffe 	.word	0xdfbffffe

0800a56c <_fflush_r>:
 800a56c:	b538      	push	{r3, r4, r5, lr}
 800a56e:	690b      	ldr	r3, [r1, #16]
 800a570:	4605      	mov	r5, r0
 800a572:	460c      	mov	r4, r1
 800a574:	b913      	cbnz	r3, 800a57c <_fflush_r+0x10>
 800a576:	2500      	movs	r5, #0
 800a578:	4628      	mov	r0, r5
 800a57a:	bd38      	pop	{r3, r4, r5, pc}
 800a57c:	b118      	cbz	r0, 800a586 <_fflush_r+0x1a>
 800a57e:	6a03      	ldr	r3, [r0, #32]
 800a580:	b90b      	cbnz	r3, 800a586 <_fflush_r+0x1a>
 800a582:	f7fe ffbd 	bl	8009500 <__sinit>
 800a586:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d0f3      	beq.n	800a576 <_fflush_r+0xa>
 800a58e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a590:	07d0      	lsls	r0, r2, #31
 800a592:	d404      	bmi.n	800a59e <_fflush_r+0x32>
 800a594:	0599      	lsls	r1, r3, #22
 800a596:	d402      	bmi.n	800a59e <_fflush_r+0x32>
 800a598:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a59a:	f7ff fa32 	bl	8009a02 <__retarget_lock_acquire_recursive>
 800a59e:	4628      	mov	r0, r5
 800a5a0:	4621      	mov	r1, r4
 800a5a2:	f7ff ff5f 	bl	800a464 <__sflush_r>
 800a5a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a5a8:	07da      	lsls	r2, r3, #31
 800a5aa:	4605      	mov	r5, r0
 800a5ac:	d4e4      	bmi.n	800a578 <_fflush_r+0xc>
 800a5ae:	89a3      	ldrh	r3, [r4, #12]
 800a5b0:	059b      	lsls	r3, r3, #22
 800a5b2:	d4e1      	bmi.n	800a578 <_fflush_r+0xc>
 800a5b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a5b6:	f7ff fa25 	bl	8009a04 <__retarget_lock_release_recursive>
 800a5ba:	e7dd      	b.n	800a578 <_fflush_r+0xc>

0800a5bc <__swhatbuf_r>:
 800a5bc:	b570      	push	{r4, r5, r6, lr}
 800a5be:	460c      	mov	r4, r1
 800a5c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5c4:	2900      	cmp	r1, #0
 800a5c6:	b096      	sub	sp, #88	@ 0x58
 800a5c8:	4615      	mov	r5, r2
 800a5ca:	461e      	mov	r6, r3
 800a5cc:	da0d      	bge.n	800a5ea <__swhatbuf_r+0x2e>
 800a5ce:	89a3      	ldrh	r3, [r4, #12]
 800a5d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a5d4:	f04f 0100 	mov.w	r1, #0
 800a5d8:	bf14      	ite	ne
 800a5da:	2340      	movne	r3, #64	@ 0x40
 800a5dc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a5e0:	2000      	movs	r0, #0
 800a5e2:	6031      	str	r1, [r6, #0]
 800a5e4:	602b      	str	r3, [r5, #0]
 800a5e6:	b016      	add	sp, #88	@ 0x58
 800a5e8:	bd70      	pop	{r4, r5, r6, pc}
 800a5ea:	466a      	mov	r2, sp
 800a5ec:	f000 f862 	bl	800a6b4 <_fstat_r>
 800a5f0:	2800      	cmp	r0, #0
 800a5f2:	dbec      	blt.n	800a5ce <__swhatbuf_r+0x12>
 800a5f4:	9901      	ldr	r1, [sp, #4]
 800a5f6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a5fa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a5fe:	4259      	negs	r1, r3
 800a600:	4159      	adcs	r1, r3
 800a602:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a606:	e7eb      	b.n	800a5e0 <__swhatbuf_r+0x24>

0800a608 <__smakebuf_r>:
 800a608:	898b      	ldrh	r3, [r1, #12]
 800a60a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a60c:	079d      	lsls	r5, r3, #30
 800a60e:	4606      	mov	r6, r0
 800a610:	460c      	mov	r4, r1
 800a612:	d507      	bpl.n	800a624 <__smakebuf_r+0x1c>
 800a614:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a618:	6023      	str	r3, [r4, #0]
 800a61a:	6123      	str	r3, [r4, #16]
 800a61c:	2301      	movs	r3, #1
 800a61e:	6163      	str	r3, [r4, #20]
 800a620:	b003      	add	sp, #12
 800a622:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a624:	ab01      	add	r3, sp, #4
 800a626:	466a      	mov	r2, sp
 800a628:	f7ff ffc8 	bl	800a5bc <__swhatbuf_r>
 800a62c:	9f00      	ldr	r7, [sp, #0]
 800a62e:	4605      	mov	r5, r0
 800a630:	4639      	mov	r1, r7
 800a632:	4630      	mov	r0, r6
 800a634:	f7ff fa62 	bl	8009afc <_malloc_r>
 800a638:	b948      	cbnz	r0, 800a64e <__smakebuf_r+0x46>
 800a63a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a63e:	059a      	lsls	r2, r3, #22
 800a640:	d4ee      	bmi.n	800a620 <__smakebuf_r+0x18>
 800a642:	f023 0303 	bic.w	r3, r3, #3
 800a646:	f043 0302 	orr.w	r3, r3, #2
 800a64a:	81a3      	strh	r3, [r4, #12]
 800a64c:	e7e2      	b.n	800a614 <__smakebuf_r+0xc>
 800a64e:	89a3      	ldrh	r3, [r4, #12]
 800a650:	6020      	str	r0, [r4, #0]
 800a652:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a656:	81a3      	strh	r3, [r4, #12]
 800a658:	9b01      	ldr	r3, [sp, #4]
 800a65a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a65e:	b15b      	cbz	r3, 800a678 <__smakebuf_r+0x70>
 800a660:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a664:	4630      	mov	r0, r6
 800a666:	f000 f837 	bl	800a6d8 <_isatty_r>
 800a66a:	b128      	cbz	r0, 800a678 <__smakebuf_r+0x70>
 800a66c:	89a3      	ldrh	r3, [r4, #12]
 800a66e:	f023 0303 	bic.w	r3, r3, #3
 800a672:	f043 0301 	orr.w	r3, r3, #1
 800a676:	81a3      	strh	r3, [r4, #12]
 800a678:	89a3      	ldrh	r3, [r4, #12]
 800a67a:	431d      	orrs	r5, r3
 800a67c:	81a5      	strh	r5, [r4, #12]
 800a67e:	e7cf      	b.n	800a620 <__smakebuf_r+0x18>

0800a680 <memmove>:
 800a680:	4288      	cmp	r0, r1
 800a682:	b510      	push	{r4, lr}
 800a684:	eb01 0402 	add.w	r4, r1, r2
 800a688:	d902      	bls.n	800a690 <memmove+0x10>
 800a68a:	4284      	cmp	r4, r0
 800a68c:	4623      	mov	r3, r4
 800a68e:	d807      	bhi.n	800a6a0 <memmove+0x20>
 800a690:	1e43      	subs	r3, r0, #1
 800a692:	42a1      	cmp	r1, r4
 800a694:	d008      	beq.n	800a6a8 <memmove+0x28>
 800a696:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a69a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a69e:	e7f8      	b.n	800a692 <memmove+0x12>
 800a6a0:	4402      	add	r2, r0
 800a6a2:	4601      	mov	r1, r0
 800a6a4:	428a      	cmp	r2, r1
 800a6a6:	d100      	bne.n	800a6aa <memmove+0x2a>
 800a6a8:	bd10      	pop	{r4, pc}
 800a6aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a6ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a6b2:	e7f7      	b.n	800a6a4 <memmove+0x24>

0800a6b4 <_fstat_r>:
 800a6b4:	b538      	push	{r3, r4, r5, lr}
 800a6b6:	4d07      	ldr	r5, [pc, #28]	@ (800a6d4 <_fstat_r+0x20>)
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	4604      	mov	r4, r0
 800a6bc:	4608      	mov	r0, r1
 800a6be:	4611      	mov	r1, r2
 800a6c0:	602b      	str	r3, [r5, #0]
 800a6c2:	f7f6 feb4 	bl	800142e <_fstat>
 800a6c6:	1c43      	adds	r3, r0, #1
 800a6c8:	d102      	bne.n	800a6d0 <_fstat_r+0x1c>
 800a6ca:	682b      	ldr	r3, [r5, #0]
 800a6cc:	b103      	cbz	r3, 800a6d0 <_fstat_r+0x1c>
 800a6ce:	6023      	str	r3, [r4, #0]
 800a6d0:	bd38      	pop	{r3, r4, r5, pc}
 800a6d2:	bf00      	nop
 800a6d4:	20001828 	.word	0x20001828

0800a6d8 <_isatty_r>:
 800a6d8:	b538      	push	{r3, r4, r5, lr}
 800a6da:	4d06      	ldr	r5, [pc, #24]	@ (800a6f4 <_isatty_r+0x1c>)
 800a6dc:	2300      	movs	r3, #0
 800a6de:	4604      	mov	r4, r0
 800a6e0:	4608      	mov	r0, r1
 800a6e2:	602b      	str	r3, [r5, #0]
 800a6e4:	f7f6 feb3 	bl	800144e <_isatty>
 800a6e8:	1c43      	adds	r3, r0, #1
 800a6ea:	d102      	bne.n	800a6f2 <_isatty_r+0x1a>
 800a6ec:	682b      	ldr	r3, [r5, #0]
 800a6ee:	b103      	cbz	r3, 800a6f2 <_isatty_r+0x1a>
 800a6f0:	6023      	str	r3, [r4, #0]
 800a6f2:	bd38      	pop	{r3, r4, r5, pc}
 800a6f4:	20001828 	.word	0x20001828

0800a6f8 <_sbrk_r>:
 800a6f8:	b538      	push	{r3, r4, r5, lr}
 800a6fa:	4d06      	ldr	r5, [pc, #24]	@ (800a714 <_sbrk_r+0x1c>)
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	4604      	mov	r4, r0
 800a700:	4608      	mov	r0, r1
 800a702:	602b      	str	r3, [r5, #0]
 800a704:	f7f6 febc 	bl	8001480 <_sbrk>
 800a708:	1c43      	adds	r3, r0, #1
 800a70a:	d102      	bne.n	800a712 <_sbrk_r+0x1a>
 800a70c:	682b      	ldr	r3, [r5, #0]
 800a70e:	b103      	cbz	r3, 800a712 <_sbrk_r+0x1a>
 800a710:	6023      	str	r3, [r4, #0]
 800a712:	bd38      	pop	{r3, r4, r5, pc}
 800a714:	20001828 	.word	0x20001828

0800a718 <_realloc_r>:
 800a718:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a71c:	4680      	mov	r8, r0
 800a71e:	4615      	mov	r5, r2
 800a720:	460c      	mov	r4, r1
 800a722:	b921      	cbnz	r1, 800a72e <_realloc_r+0x16>
 800a724:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a728:	4611      	mov	r1, r2
 800a72a:	f7ff b9e7 	b.w	8009afc <_malloc_r>
 800a72e:	b92a      	cbnz	r2, 800a73c <_realloc_r+0x24>
 800a730:	f7ff f978 	bl	8009a24 <_free_r>
 800a734:	2400      	movs	r4, #0
 800a736:	4620      	mov	r0, r4
 800a738:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a73c:	f000 f81a 	bl	800a774 <_malloc_usable_size_r>
 800a740:	4285      	cmp	r5, r0
 800a742:	4606      	mov	r6, r0
 800a744:	d802      	bhi.n	800a74c <_realloc_r+0x34>
 800a746:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a74a:	d8f4      	bhi.n	800a736 <_realloc_r+0x1e>
 800a74c:	4629      	mov	r1, r5
 800a74e:	4640      	mov	r0, r8
 800a750:	f7ff f9d4 	bl	8009afc <_malloc_r>
 800a754:	4607      	mov	r7, r0
 800a756:	2800      	cmp	r0, #0
 800a758:	d0ec      	beq.n	800a734 <_realloc_r+0x1c>
 800a75a:	42b5      	cmp	r5, r6
 800a75c:	462a      	mov	r2, r5
 800a75e:	4621      	mov	r1, r4
 800a760:	bf28      	it	cs
 800a762:	4632      	movcs	r2, r6
 800a764:	f7ff f94f 	bl	8009a06 <memcpy>
 800a768:	4621      	mov	r1, r4
 800a76a:	4640      	mov	r0, r8
 800a76c:	f7ff f95a 	bl	8009a24 <_free_r>
 800a770:	463c      	mov	r4, r7
 800a772:	e7e0      	b.n	800a736 <_realloc_r+0x1e>

0800a774 <_malloc_usable_size_r>:
 800a774:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a778:	1f18      	subs	r0, r3, #4
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	bfbc      	itt	lt
 800a77e:	580b      	ldrlt	r3, [r1, r0]
 800a780:	18c0      	addlt	r0, r0, r3
 800a782:	4770      	bx	lr

0800a784 <_init>:
 800a784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a786:	bf00      	nop
 800a788:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a78a:	bc08      	pop	{r3}
 800a78c:	469e      	mov	lr, r3
 800a78e:	4770      	bx	lr

0800a790 <_fini>:
 800a790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a792:	bf00      	nop
 800a794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a796:	bc08      	pop	{r3}
 800a798:	469e      	mov	lr, r3
 800a79a:	4770      	bx	lr
