<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\TangNano\tv80Tests\impl\gwsynthesis\tv80Tests.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\TangNano\tv80Tests\src\tv80Tests.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 26 14:56:58 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1344</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>888</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>231</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">69.063(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-432.795</td>
<td>231</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.479</td>
<td>core/IR_1_s0/Q</td>
<td>core/IncDecZ_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.444</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.473</td>
<td>core/IR_6_s0/Q</td>
<td>core/F_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.438</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.393</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_0_s1/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.156</td>
<td>core/IR_0_s0/Q</td>
<td>core/A_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.121</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.082</td>
<td>core/IR_6_s0/Q</td>
<td>core/F_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.047</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.074</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_0_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.039</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.999</td>
<td>core/IR_0_s0/Q</td>
<td>core/A_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.964</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.997</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_0_s0/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.868</td>
<td>core/IR_0_s0/Q</td>
<td>core/A_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.833</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.779</td>
<td>core/IR_6_s0/Q</td>
<td>core/F_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.744</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-3.622</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsL_RegsL_0_0_s0/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.622</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsL_RegsL_0_0_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-3.616</td>
<td>core/IR_0_s0/Q</td>
<td>core/A_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.581</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.610</td>
<td>core/IR_6_s0/Q</td>
<td>core/F_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.575</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.570</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_1_s1/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.535</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.549</td>
<td>core/IR_6_s0/Q</td>
<td>core/F_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.514</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.545</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsL_RegsL_0_1_s1/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.510</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.544</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_1_s0/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.510</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-3.537</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_1_s0/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.502</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-3.530</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsL_RegsL_0_0_s1/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.495</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-3.418</td>
<td>core/IR_0_s0/Q</td>
<td>core/A_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.383</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-3.395</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsL_RegsL_0_1_s1/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-3.337</td>
<td>core/IR_6_s0/Q</td>
<td>core/F_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.302</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-3.334</td>
<td>core/IR_0_s0/Q</td>
<td>core/A_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.299</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-3.323</td>
<td>core/IR_0_s0/Q</td>
<td>core/A_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.288</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.427</td>
<td>core/R_5_s0/Q</td>
<td>core/R_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>2</td>
<td>0.428</td>
<td>core/R_1_s0/Q</td>
<td>core/R_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>3</td>
<td>0.428</td>
<td>core/R_4_s0/Q</td>
<td>core/R_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>4</td>
<td>0.542</td>
<td>core/R_6_s0/Q</td>
<td>core/R_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>5</td>
<td>0.552</td>
<td>core/ACC_0_s0/Q</td>
<td>core/I_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.563</td>
</tr>
<tr>
<td>6</td>
<td>0.554</td>
<td>core/PC_3_s0/Q</td>
<td>core/HaltPC_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>7</td>
<td>0.554</td>
<td>core/PC_8_s0/Q</td>
<td>core/HaltPC_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>8</td>
<td>0.554</td>
<td>core/PC_7_s0/Q</td>
<td>core/HaltPC_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>9</td>
<td>0.555</td>
<td>core/ACC_3_s0/Q</td>
<td>core/Ap_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.566</td>
</tr>
<tr>
<td>10</td>
<td>0.557</td>
<td>core/ACC_0_s0/Q</td>
<td>core/Ap_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>11</td>
<td>0.557</td>
<td>core/Alternate_s1/Q</td>
<td>core/Alternate_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>12</td>
<td>0.559</td>
<td>core/tstate_2_s0/Q</td>
<td>core/tstate_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>13</td>
<td>0.559</td>
<td>core/ACC_2_s0/Q</td>
<td>core/R_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>14</td>
<td>0.559</td>
<td>core/ACC_2_s0/Q</td>
<td>core/Ap_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>15</td>
<td>0.559</td>
<td>core/tstate_1_s0/Q</td>
<td>core/tstate_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>16</td>
<td>0.560</td>
<td>core/R_0_s0/Q</td>
<td>core/R_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>17</td>
<td>0.560</td>
<td>core/R_3_s0/Q</td>
<td>core/R_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>18</td>
<td>0.562</td>
<td>core/tstate_3_s0/Q</td>
<td>core/tstate_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>19</td>
<td>0.564</td>
<td>core/PC_1_s0/Q</td>
<td>core/HaltPC_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.575</td>
</tr>
<tr>
<td>20</td>
<td>0.613</td>
<td>core/tstate_0_s0/Q</td>
<td>core/tstate_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.624</td>
</tr>
<tr>
<td>21</td>
<td>0.616</td>
<td>core/IR_3_s0/Q</td>
<td>core/TmpAddr_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>22</td>
<td>0.626</td>
<td>core/mcycle_6_s0/Q</td>
<td>core/mcycle_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.637</td>
</tr>
<tr>
<td>23</td>
<td>0.658</td>
<td>core/Auto_Wait_t2_s0/Q</td>
<td>core/Auto_Wait_t1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.669</td>
</tr>
<tr>
<td>24</td>
<td>0.659</td>
<td>core/tstate_5_s0/Q</td>
<td>core/tstate_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.670</td>
</tr>
<tr>
<td>25</td>
<td>0.664</td>
<td>core/Auto_Wait_t1_s0/Q</td>
<td>core/Auto_Wait_t2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.675</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td>2</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>iorq_n_s2</td>
</tr>
<tr>
<td>3</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>di_reg_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>di_reg_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>core/PC_11_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>core/HaltPC_11_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>core/TmpAddr_11_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>core/Fp_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>core/IntE_FF2_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>core/IntE_FF1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/IncDecZ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R25C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.790</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>core/mcode/SetEI_Z_s0/I1</td>
</tr>
<tr>
<td>8.345</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/SetEI_Z_s0/F</td>
</tr>
<tr>
<td>9.358</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>core/mcode/mcycles_d_2_s9/I3</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C14[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s9/F</td>
</tr>
<tr>
<td>10.499</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>n82_s16/I2</td>
</tr>
<tr>
<td>10.870</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C10[1][A]</td>
<td style=" background: #97FFFF;">n82_s16/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td>core/RegAddrA_0_s18/I0</td>
</tr>
<tr>
<td>11.249</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s18/F</td>
</tr>
<tr>
<td>11.254</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td>core/RegAddrA_0_s11/I0</td>
</tr>
<tr>
<td>11.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C10[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>12.464</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>core/n1853_s5/I1</td>
</tr>
<tr>
<td>12.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C12[0][B]</td>
<td style=" background: #97FFFF;">core/n1853_s5/F</td>
</tr>
<tr>
<td>13.577</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_0_s9/I3</td>
</tr>
<tr>
<td>13.948</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s9/F</td>
</tr>
<tr>
<td>13.952</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>core/RegAddrA_0_s7/I2</td>
</tr>
<tr>
<td>14.323</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s7/F</td>
</tr>
<tr>
<td>15.021</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[0]</td>
</tr>
<tr>
<td>15.538</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>16.198</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.747</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.782</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.888</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>16.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>16.923</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>16.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>16.958</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>16.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][B]</td>
<td>core/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>16.994</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>16.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][A]</td>
<td>core/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>17.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>17.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][B]</td>
<td>core/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>17.064</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>17.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[2][A]</td>
<td>core/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>17.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>17.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[2][B]</td>
<td>core/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>17.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>17.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[0][A]</td>
<td>core/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>17.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[12]_1_s/COUT</td>
</tr>
<tr>
<td>17.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[0][B]</td>
<td>core/ID16[13]_1_s/CIN</td>
</tr>
<tr>
<td>17.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[13]_1_s/COUT</td>
</tr>
<tr>
<td>17.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>core/ID16[14]_1_s/CIN</td>
</tr>
<tr>
<td>17.675</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[14]_1_s/SUM</td>
</tr>
<tr>
<td>17.833</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[2][B]</td>
<td>core/n1853_s6/I2</td>
</tr>
<tr>
<td>18.350</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[2][B]</td>
<td style=" background: #97FFFF;">core/n1853_s6/F</td>
</tr>
<tr>
<td>18.764</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[0][A]</td>
<td>core/n1853_s3/I2</td>
</tr>
<tr>
<td>19.135</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C17[0][A]</td>
<td style=" background: #97FFFF;">core/n1853_s3/F</td>
</tr>
<tr>
<td>19.305</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>core/n1853_s1/I3</td>
</tr>
<tr>
<td>19.676</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">core/n1853_s1/F</td>
</tr>
<tr>
<td>20.575</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>core/n1853_s0/I1</td>
</tr>
<tr>
<td>20.946</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">core/n1853_s0/F</td>
</tr>
<tr>
<td>20.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td style=" font-weight:bold;">core/IncDecZ_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>core/IncDecZ_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>core/IncDecZ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.004, 48.486%; route: 7.209, 49.907%; tC2Q: 0.232, 1.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/F_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[2][A]</td>
<td>core/IR_6_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R18C8[2][A]</td>
<td style=" font-weight:bold;">core/IR_6_s0/Q</td>
</tr>
<tr>
<td>7.524</td>
<td>0.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>core/n358_s2/I1</td>
</tr>
<tr>
<td>8.079</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">core/n358_s2/F</td>
</tr>
<tr>
<td>9.294</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[2][A]</td>
<td>core/mcode/Set_Addr_To_Z_1_s29/I3</td>
</tr>
<tr>
<td>9.843</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C15[2][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s29/F</td>
</tr>
<tr>
<td>9.846</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[2][B]</td>
<td>core/mcode/Set_Addr_To_Z_1_s37/I3</td>
</tr>
<tr>
<td>10.308</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C15[2][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s37/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>core/n147_s7/I2</td>
</tr>
<tr>
<td>11.052</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">core/n147_s7/F</td>
</tr>
<tr>
<td>11.225</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[0][A]</td>
<td>core/mcode/tstates_1_s5/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_1_s5/F</td>
</tr>
<tr>
<td>12.533</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[3][A]</td>
<td>core/last_tstate_s19/I3</td>
</tr>
<tr>
<td>13.088</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C8[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s19/F</td>
</tr>
<tr>
<td>13.485</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][B]</td>
<td>core/last_tstate_s17/I0</td>
</tr>
<tr>
<td>13.938</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C8[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s17/F</td>
</tr>
<tr>
<td>14.189</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>core/mcode/tstates_0_s0/I3</td>
</tr>
<tr>
<td>14.738</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s0/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[3][B]</td>
<td>core/last_tstate_s34/I2</td>
</tr>
<tr>
<td>15.112</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[3][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s34/F</td>
</tr>
<tr>
<td>15.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td>core/last_tstate_s31/I1</td>
</tr>
<tr>
<td>15.215</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s31/O</td>
</tr>
<tr>
<td>15.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>15.318</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s13/O</td>
</tr>
<tr>
<td>16.057</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[0][B]</td>
<td>core/F_1_s11/I0</td>
</tr>
<tr>
<td>16.510</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C7[0][B]</td>
<td style=" background: #97FFFF;">core/F_1_s11/F</td>
</tr>
<tr>
<td>17.436</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>core/F_1_s8/I1</td>
</tr>
<tr>
<td>17.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">core/F_1_s8/F</td>
</tr>
<tr>
<td>18.367</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][B]</td>
<td>core/F_1_s7/I1</td>
</tr>
<tr>
<td>18.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C11[0][B]</td>
<td style=" background: #97FFFF;">core/F_1_s7/F</td>
</tr>
<tr>
<td>19.339</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[3][A]</td>
<td>core/F_1_s5/I1</td>
</tr>
<tr>
<td>19.888</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C10[3][A]</td>
<td style=" background: #97FFFF;">core/F_1_s5/F</td>
</tr>
<tr>
<td>20.062</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td>core/F_4_s6/I3</td>
</tr>
<tr>
<td>20.611</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" background: #97FFFF;">core/F_4_s6/F</td>
</tr>
<tr>
<td>20.939</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[2][B]</td>
<td style=" font-weight:bold;">core/F_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[2][B]</td>
<td>core/F_4_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C10[2][B]</td>
<td>core/F_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.346, 50.881%; route: 6.860, 47.512%; tC2Q: 0.232, 1.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R25C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.790</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>core/mcode/SetEI_Z_s0/I1</td>
</tr>
<tr>
<td>8.345</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/SetEI_Z_s0/F</td>
</tr>
<tr>
<td>9.358</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>core/mcode/mcycles_d_2_s9/I3</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C14[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s9/F</td>
</tr>
<tr>
<td>10.499</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>n82_s16/I2</td>
</tr>
<tr>
<td>10.870</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C10[1][A]</td>
<td style=" background: #97FFFF;">n82_s16/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td>core/RegAddrA_0_s18/I0</td>
</tr>
<tr>
<td>11.249</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s18/F</td>
</tr>
<tr>
<td>11.254</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td>core/RegAddrA_0_s11/I0</td>
</tr>
<tr>
<td>11.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C10[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>12.464</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>core/n1853_s5/I1</td>
</tr>
<tr>
<td>12.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C12[0][B]</td>
<td style=" background: #97FFFF;">core/n1853_s5/F</td>
</tr>
<tr>
<td>13.577</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_0_s9/I3</td>
</tr>
<tr>
<td>13.948</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s9/F</td>
</tr>
<tr>
<td>13.952</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>core/RegAddrA_0_s7/I2</td>
</tr>
<tr>
<td>14.323</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s7/F</td>
</tr>
<tr>
<td>15.021</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[0]</td>
</tr>
<tr>
<td>15.538</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>16.198</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.747</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.782</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.888</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>16.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>16.923</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>16.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>16.958</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>16.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][B]</td>
<td>core/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>16.994</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>16.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][A]</td>
<td>core/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>17.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>17.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][B]</td>
<td>core/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>17.064</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>17.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[2][A]</td>
<td>core/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>17.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>17.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[2][B]</td>
<td>core/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>17.569</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C17[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/SUM</td>
</tr>
<tr>
<td>18.258</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>core/RegDIH_3_s2/I1</td>
</tr>
<tr>
<td>18.711</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_3_s2/F</td>
</tr>
<tr>
<td>19.395</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>core/RegDIH_3_s0/I1</td>
</tr>
<tr>
<td>19.848</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_3_s0/F</td>
</tr>
<tr>
<td>20.860</td>
<td>1.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_0_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18</td>
<td>core/regs/RegsH_RegsH_0_0_s1/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C18</td>
<td>core/regs/RegsH_RegsH_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.174, 42.998%; route: 7.953, 55.386%; tC2Q: 0.232, 1.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/A_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>core/IR_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>59</td>
<td>R25C7[0][A]</td>
<td style=" font-weight:bold;">core/IR_0_s0/Q</td>
</tr>
<tr>
<td>7.723</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[0][A]</td>
<td>core/n3350_s1/I0</td>
</tr>
<tr>
<td>8.240</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R23C6[0][A]</td>
<td style=" background: #97FFFF;">core/n3350_s1/F</td>
</tr>
<tr>
<td>10.266</td>
<td>2.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>core/n374_s12/I2</td>
</tr>
<tr>
<td>10.719</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">core/n374_s12/F</td>
</tr>
<tr>
<td>11.132</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>core/n374_s8/I0</td>
</tr>
<tr>
<td>11.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">core/n374_s8/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[2][B]</td>
<td>core/n977_s10/I0</td>
</tr>
<tr>
<td>12.859</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[2][B]</td>
<td style=" background: #97FFFF;">core/n977_s10/F</td>
</tr>
<tr>
<td>12.860</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[2][A]</td>
<td>core/n977_s6/I0</td>
</tr>
<tr>
<td>13.377</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R21C9[2][A]</td>
<td style=" background: #97FFFF;">core/n977_s6/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>core/n1840_s3/I3</td>
</tr>
<tr>
<td>14.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">core/n1840_s3/F</td>
</tr>
<tr>
<td>15.108</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>core/n440_s13/I2</td>
</tr>
<tr>
<td>15.625</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">core/n440_s13/F</td>
</tr>
<tr>
<td>16.837</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>core/n444_s11/S0</td>
</tr>
<tr>
<td>17.088</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">core/n444_s11/O</td>
</tr>
<tr>
<td>18.049</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][B]</td>
<td>core/n970_s6/I0</td>
</tr>
<tr>
<td>18.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][B]</td>
<td style=" background: #97FFFF;">core/n970_s6/F</td>
</tr>
<tr>
<td>19.017</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>core/n970_s3/I0</td>
</tr>
<tr>
<td>19.566</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">core/n970_s3/F</td>
</tr>
<tr>
<td>19.567</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>core/n970_s0/I2</td>
</tr>
<tr>
<td>19.938</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">core/n970_s0/F</td>
</tr>
<tr>
<td>20.622</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">core/A_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>core/A_11_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>core/A_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.351, 37.894%; route: 8.538, 60.463%; tC2Q: 0.232, 1.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/F_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[2][A]</td>
<td>core/IR_6_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R18C8[2][A]</td>
<td style=" font-weight:bold;">core/IR_6_s0/Q</td>
</tr>
<tr>
<td>7.524</td>
<td>0.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>core/n358_s2/I1</td>
</tr>
<tr>
<td>8.079</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">core/n358_s2/F</td>
</tr>
<tr>
<td>9.294</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[2][A]</td>
<td>core/mcode/Set_Addr_To_Z_1_s29/I3</td>
</tr>
<tr>
<td>9.843</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C15[2][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s29/F</td>
</tr>
<tr>
<td>9.846</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[2][B]</td>
<td>core/mcode/Set_Addr_To_Z_1_s37/I3</td>
</tr>
<tr>
<td>10.308</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C15[2][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s37/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>core/n147_s7/I2</td>
</tr>
<tr>
<td>11.052</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">core/n147_s7/F</td>
</tr>
<tr>
<td>11.225</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[0][A]</td>
<td>core/mcode/tstates_1_s5/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_1_s5/F</td>
</tr>
<tr>
<td>12.533</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[3][A]</td>
<td>core/last_tstate_s19/I3</td>
</tr>
<tr>
<td>13.088</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C8[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s19/F</td>
</tr>
<tr>
<td>13.485</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][B]</td>
<td>core/last_tstate_s17/I0</td>
</tr>
<tr>
<td>13.938</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C8[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s17/F</td>
</tr>
<tr>
<td>14.189</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>core/mcode/tstates_0_s0/I3</td>
</tr>
<tr>
<td>14.738</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s0/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[3][B]</td>
<td>core/last_tstate_s34/I2</td>
</tr>
<tr>
<td>15.112</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[3][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s34/F</td>
</tr>
<tr>
<td>15.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td>core/last_tstate_s31/I1</td>
</tr>
<tr>
<td>15.215</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s31/O</td>
</tr>
<tr>
<td>15.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>15.318</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s13/O</td>
</tr>
<tr>
<td>16.305</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>core/n1254_s12/I1</td>
</tr>
<tr>
<td>16.822</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C11[2][A]</td>
<td style=" background: #97FFFF;">core/n1254_s12/F</td>
</tr>
<tr>
<td>17.418</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[2][B]</td>
<td>core/F_6_s3/I2</td>
</tr>
<tr>
<td>17.988</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C10[2][B]</td>
<td style=" background: #97FFFF;">core/F_6_s3/F</td>
</tr>
<tr>
<td>18.160</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td>core/F_6_s2/I2</td>
</tr>
<tr>
<td>18.613</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C11[3][A]</td>
<td style=" background: #97FFFF;">core/F_6_s2/F</td>
</tr>
<tr>
<td>19.035</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>core/F_7_s6/I3</td>
</tr>
<tr>
<td>19.584</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">core/F_7_s6/F</td>
</tr>
<tr>
<td>19.758</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][B]</td>
<td>core/F_2_s7/I3</td>
</tr>
<tr>
<td>20.220</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][B]</td>
<td style=" background: #97FFFF;">core/F_2_s7/F</td>
</tr>
<tr>
<td>20.548</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" font-weight:bold;">core/F_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>core/F_2_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>core/F_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.274, 51.784%; route: 6.541, 46.565%; tC2Q: 0.232, 1.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R25C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.790</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>core/mcode/SetEI_Z_s0/I1</td>
</tr>
<tr>
<td>8.345</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/SetEI_Z_s0/F</td>
</tr>
<tr>
<td>9.358</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>core/mcode/mcycles_d_2_s9/I3</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C14[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s9/F</td>
</tr>
<tr>
<td>10.499</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>n82_s16/I2</td>
</tr>
<tr>
<td>10.870</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C10[1][A]</td>
<td style=" background: #97FFFF;">n82_s16/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td>core/RegAddrA_0_s18/I0</td>
</tr>
<tr>
<td>11.249</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s18/F</td>
</tr>
<tr>
<td>11.254</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td>core/RegAddrA_0_s11/I0</td>
</tr>
<tr>
<td>11.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C10[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>12.464</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>core/n1853_s5/I1</td>
</tr>
<tr>
<td>12.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C12[0][B]</td>
<td style=" background: #97FFFF;">core/n1853_s5/F</td>
</tr>
<tr>
<td>13.577</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_0_s9/I3</td>
</tr>
<tr>
<td>13.948</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s9/F</td>
</tr>
<tr>
<td>13.952</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>core/RegAddrA_0_s7/I2</td>
</tr>
<tr>
<td>14.323</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s7/F</td>
</tr>
<tr>
<td>15.021</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[0]</td>
</tr>
<tr>
<td>15.538</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>16.198</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.747</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.782</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.888</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>16.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>16.923</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>16.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>16.958</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>16.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][B]</td>
<td>core/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>16.994</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>16.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][A]</td>
<td>core/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>17.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>17.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][B]</td>
<td>core/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>17.064</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>17.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[2][A]</td>
<td>core/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>17.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>17.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[2][B]</td>
<td>core/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>17.569</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C17[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/SUM</td>
</tr>
<tr>
<td>18.258</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>core/RegDIH_3_s2/I1</td>
</tr>
<tr>
<td>18.711</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_3_s2/F</td>
</tr>
<tr>
<td>19.395</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>core/RegDIH_3_s0/I1</td>
</tr>
<tr>
<td>19.848</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_3_s0/F</td>
</tr>
<tr>
<td>20.541</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16</td>
<td>core/regs/RegsH_RegsH_0_0_s/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C16</td>
<td>core/regs/RegsH_RegsH_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.174, 43.976%; route: 7.633, 54.371%; tC2Q: 0.232, 1.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/A_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>core/IR_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>59</td>
<td>R25C7[0][A]</td>
<td style=" font-weight:bold;">core/IR_0_s0/Q</td>
</tr>
<tr>
<td>7.723</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[0][A]</td>
<td>core/n3350_s1/I0</td>
</tr>
<tr>
<td>8.240</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R23C6[0][A]</td>
<td style=" background: #97FFFF;">core/n3350_s1/F</td>
</tr>
<tr>
<td>10.266</td>
<td>2.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>core/n374_s12/I2</td>
</tr>
<tr>
<td>10.719</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">core/n374_s12/F</td>
</tr>
<tr>
<td>11.132</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>core/n374_s8/I0</td>
</tr>
<tr>
<td>11.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">core/n374_s8/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[2][B]</td>
<td>core/n977_s10/I0</td>
</tr>
<tr>
<td>12.859</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[2][B]</td>
<td style=" background: #97FFFF;">core/n977_s10/F</td>
</tr>
<tr>
<td>12.860</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[2][A]</td>
<td>core/n977_s6/I0</td>
</tr>
<tr>
<td>13.377</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R21C9[2][A]</td>
<td style=" background: #97FFFF;">core/n977_s6/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>core/n1840_s3/I3</td>
</tr>
<tr>
<td>14.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">core/n1840_s3/F</td>
</tr>
<tr>
<td>15.108</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>core/n440_s13/I2</td>
</tr>
<tr>
<td>15.625</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">core/n440_s13/F</td>
</tr>
<tr>
<td>16.837</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>core/n455_s11/S0</td>
</tr>
<tr>
<td>17.088</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">core/n455_s11/O</td>
</tr>
<tr>
<td>17.491</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>core/n981_s7/I1</td>
</tr>
<tr>
<td>18.046</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td style=" background: #97FFFF;">core/n981_s7/F</td>
</tr>
<tr>
<td>18.443</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>core/n981_s2/I1</td>
</tr>
<tr>
<td>18.992</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td style=" background: #97FFFF;">core/n981_s2/F</td>
</tr>
<tr>
<td>18.993</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>core/n981_s0/I1</td>
</tr>
<tr>
<td>19.510</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" background: #97FFFF;">core/n981_s0/F</td>
</tr>
<tr>
<td>20.465</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT22[B]</td>
<td style=" font-weight:bold;">core/A_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT22[B]</td>
<td>core/A_0_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT22[B]</td>
<td>core/A_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.497, 39.366%; route: 8.235, 58.972%; tC2Q: 0.232, 1.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R25C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.790</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>core/mcode/SetEI_Z_s0/I1</td>
</tr>
<tr>
<td>8.345</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/SetEI_Z_s0/F</td>
</tr>
<tr>
<td>9.358</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>core/mcode/mcycles_d_2_s9/I3</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C14[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s9/F</td>
</tr>
<tr>
<td>10.499</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>n82_s16/I2</td>
</tr>
<tr>
<td>10.870</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C10[1][A]</td>
<td style=" background: #97FFFF;">n82_s16/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td>core/RegAddrA_0_s18/I0</td>
</tr>
<tr>
<td>11.249</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s18/F</td>
</tr>
<tr>
<td>11.254</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td>core/RegAddrA_0_s11/I0</td>
</tr>
<tr>
<td>11.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C10[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>12.464</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>core/n1853_s5/I1</td>
</tr>
<tr>
<td>12.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C12[0][B]</td>
<td style=" background: #97FFFF;">core/n1853_s5/F</td>
</tr>
<tr>
<td>13.577</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_0_s9/I3</td>
</tr>
<tr>
<td>13.948</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s9/F</td>
</tr>
<tr>
<td>13.952</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>core/RegAddrA_0_s7/I2</td>
</tr>
<tr>
<td>14.323</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s7/F</td>
</tr>
<tr>
<td>15.021</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[0]</td>
</tr>
<tr>
<td>15.538</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>16.198</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.747</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.782</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.888</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>16.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>16.923</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>16.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>16.958</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>16.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][B]</td>
<td>core/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>16.994</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>16.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][A]</td>
<td>core/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>17.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>17.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][B]</td>
<td>core/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>17.064</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>17.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[2][A]</td>
<td>core/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>17.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>17.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[2][B]</td>
<td>core/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>17.569</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C17[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/SUM</td>
</tr>
<tr>
<td>18.258</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>core/RegDIH_3_s2/I1</td>
</tr>
<tr>
<td>18.711</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_3_s2/F</td>
</tr>
<tr>
<td>19.395</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>core/RegDIH_3_s0/I1</td>
</tr>
<tr>
<td>19.848</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_3_s0/F</td>
</tr>
<tr>
<td>20.464</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_0_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15</td>
<td>core/regs/RegsH_RegsH_0_0_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C15</td>
<td>core/regs/RegsH_RegsH_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.174, 44.218%; route: 7.557, 54.121%; tC2Q: 0.232, 1.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/A_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>core/IR_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>59</td>
<td>R25C7[0][A]</td>
<td style=" font-weight:bold;">core/IR_0_s0/Q</td>
</tr>
<tr>
<td>7.723</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[0][A]</td>
<td>core/n3350_s1/I0</td>
</tr>
<tr>
<td>8.240</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R23C6[0][A]</td>
<td style=" background: #97FFFF;">core/n3350_s1/F</td>
</tr>
<tr>
<td>10.266</td>
<td>2.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>core/n374_s12/I2</td>
</tr>
<tr>
<td>10.719</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">core/n374_s12/F</td>
</tr>
<tr>
<td>11.132</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>core/n374_s8/I0</td>
</tr>
<tr>
<td>11.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">core/n374_s8/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[2][B]</td>
<td>core/n977_s10/I0</td>
</tr>
<tr>
<td>12.859</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[2][B]</td>
<td style=" background: #97FFFF;">core/n977_s10/F</td>
</tr>
<tr>
<td>12.860</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[2][A]</td>
<td>core/n977_s6/I0</td>
</tr>
<tr>
<td>13.377</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R21C9[2][A]</td>
<td style=" background: #97FFFF;">core/n977_s6/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>core/n1840_s3/I3</td>
</tr>
<tr>
<td>14.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">core/n1840_s3/F</td>
</tr>
<tr>
<td>15.108</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>core/n440_s13/I2</td>
</tr>
<tr>
<td>15.625</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">core/n440_s13/F</td>
</tr>
<tr>
<td>16.346</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td>core/n447_s11/S0</td>
</tr>
<tr>
<td>16.597</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">core/n447_s11/O</td>
</tr>
<tr>
<td>17.258</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>core/n973_s6/I1</td>
</tr>
<tr>
<td>17.813</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">core/n973_s6/F</td>
</tr>
<tr>
<td>18.210</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][B]</td>
<td>core/n973_s1/I1</td>
</tr>
<tr>
<td>18.759</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[1][B]</td>
<td style=" background: #97FFFF;">core/n973_s1/F</td>
</tr>
<tr>
<td>18.932</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>core/n973_s0/I0</td>
</tr>
<tr>
<td>19.303</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td style=" background: #97FFFF;">core/n973_s0/F</td>
</tr>
<tr>
<td>20.334</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[B]</td>
<td style=" font-weight:bold;">core/A_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[B]</td>
<td>core/A_8_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[B]</td>
<td>core/A_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.351, 38.682%; route: 8.250, 59.641%; tC2Q: 0.232, 1.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/F_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[2][A]</td>
<td>core/IR_6_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R18C8[2][A]</td>
<td style=" font-weight:bold;">core/IR_6_s0/Q</td>
</tr>
<tr>
<td>7.524</td>
<td>0.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>core/n358_s2/I1</td>
</tr>
<tr>
<td>8.079</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">core/n358_s2/F</td>
</tr>
<tr>
<td>9.294</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[2][A]</td>
<td>core/mcode/Set_Addr_To_Z_1_s29/I3</td>
</tr>
<tr>
<td>9.843</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C15[2][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s29/F</td>
</tr>
<tr>
<td>9.846</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[2][B]</td>
<td>core/mcode/Set_Addr_To_Z_1_s37/I3</td>
</tr>
<tr>
<td>10.308</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C15[2][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s37/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>core/n147_s7/I2</td>
</tr>
<tr>
<td>11.052</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">core/n147_s7/F</td>
</tr>
<tr>
<td>11.225</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[0][A]</td>
<td>core/mcode/tstates_1_s5/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_1_s5/F</td>
</tr>
<tr>
<td>12.533</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[3][A]</td>
<td>core/last_tstate_s19/I3</td>
</tr>
<tr>
<td>13.088</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C8[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s19/F</td>
</tr>
<tr>
<td>13.485</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][B]</td>
<td>core/last_tstate_s17/I0</td>
</tr>
<tr>
<td>13.938</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C8[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s17/F</td>
</tr>
<tr>
<td>14.189</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>core/mcode/tstates_0_s0/I3</td>
</tr>
<tr>
<td>14.738</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s0/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[3][B]</td>
<td>core/last_tstate_s34/I2</td>
</tr>
<tr>
<td>15.112</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[3][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s34/F</td>
</tr>
<tr>
<td>15.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td>core/last_tstate_s31/I1</td>
</tr>
<tr>
<td>15.215</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s31/O</td>
</tr>
<tr>
<td>15.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>15.318</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s13/O</td>
</tr>
<tr>
<td>16.057</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[0][B]</td>
<td>core/F_1_s11/I0</td>
</tr>
<tr>
<td>16.510</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C7[0][B]</td>
<td style=" background: #97FFFF;">core/F_1_s11/F</td>
</tr>
<tr>
<td>17.436</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>core/F_1_s8/I1</td>
</tr>
<tr>
<td>17.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">core/F_1_s8/F</td>
</tr>
<tr>
<td>18.367</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][B]</td>
<td>core/F_1_s7/I1</td>
</tr>
<tr>
<td>18.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C11[0][B]</td>
<td style=" background: #97FFFF;">core/F_1_s7/F</td>
</tr>
<tr>
<td>19.339</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[3][A]</td>
<td>core/F_1_s5/I1</td>
</tr>
<tr>
<td>19.888</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C10[3][A]</td>
<td style=" background: #97FFFF;">core/F_1_s5/F</td>
</tr>
<tr>
<td>20.246</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td style=" font-weight:bold;">core/F_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>core/F_1_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>core/F_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.797, 49.453%; route: 6.715, 48.859%; tC2Q: 0.232, 1.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsL_RegsL_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R25C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.790</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>core/mcode/SetEI_Z_s0/I1</td>
</tr>
<tr>
<td>8.345</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/SetEI_Z_s0/F</td>
</tr>
<tr>
<td>9.358</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>core/mcode/mcycles_d_2_s9/I3</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C14[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s9/F</td>
</tr>
<tr>
<td>10.499</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>n82_s16/I2</td>
</tr>
<tr>
<td>10.870</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C10[1][A]</td>
<td style=" background: #97FFFF;">n82_s16/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td>core/RegAddrA_0_s18/I0</td>
</tr>
<tr>
<td>11.249</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s18/F</td>
</tr>
<tr>
<td>11.254</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td>core/RegAddrA_0_s11/I0</td>
</tr>
<tr>
<td>11.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C10[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>12.464</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>core/n1853_s5/I1</td>
</tr>
<tr>
<td>12.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C12[0][B]</td>
<td style=" background: #97FFFF;">core/n1853_s5/F</td>
</tr>
<tr>
<td>13.577</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_0_s9/I3</td>
</tr>
<tr>
<td>13.948</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s9/F</td>
</tr>
<tr>
<td>13.952</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>core/RegAddrA_0_s7/I2</td>
</tr>
<tr>
<td>14.323</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s7/F</td>
</tr>
<tr>
<td>15.021</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[0]</td>
</tr>
<tr>
<td>15.538</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>16.198</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.747</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.782</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>17.288</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/SUM</td>
</tr>
<tr>
<td>17.296</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[3][B]</td>
<td>core/RegDIL_3_s1/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIL_3_s1/F</td>
</tr>
<tr>
<td>18.535</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td>core/RegDIL_3_s0/I1</td>
</tr>
<tr>
<td>19.052</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C15[0][B]</td>
<td style=" background: #97FFFF;">core/RegDIL_3_s0/F</td>
</tr>
<tr>
<td>20.089</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20</td>
<td style=" font-weight:bold;">core/regs/RegsL_RegsL_0_0_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20</td>
<td>core/regs/RegsL_RegsL_0_0_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C20</td>
<td>core/regs/RegsL_RegsL_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.058, 44.587%; route: 7.297, 53.705%; tC2Q: 0.232, 1.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsL_RegsL_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R25C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.790</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>core/mcode/SetEI_Z_s0/I1</td>
</tr>
<tr>
<td>8.345</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/SetEI_Z_s0/F</td>
</tr>
<tr>
<td>9.358</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>core/mcode/mcycles_d_2_s9/I3</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C14[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s9/F</td>
</tr>
<tr>
<td>10.499</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>n82_s16/I2</td>
</tr>
<tr>
<td>10.870</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C10[1][A]</td>
<td style=" background: #97FFFF;">n82_s16/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td>core/RegAddrA_0_s18/I0</td>
</tr>
<tr>
<td>11.249</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s18/F</td>
</tr>
<tr>
<td>11.254</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td>core/RegAddrA_0_s11/I0</td>
</tr>
<tr>
<td>11.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C10[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>12.464</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>core/n1853_s5/I1</td>
</tr>
<tr>
<td>12.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C12[0][B]</td>
<td style=" background: #97FFFF;">core/n1853_s5/F</td>
</tr>
<tr>
<td>13.577</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_0_s9/I3</td>
</tr>
<tr>
<td>13.948</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s9/F</td>
</tr>
<tr>
<td>13.952</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>core/RegAddrA_0_s7/I2</td>
</tr>
<tr>
<td>14.323</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s7/F</td>
</tr>
<tr>
<td>15.021</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[0]</td>
</tr>
<tr>
<td>15.538</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>16.198</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.747</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.782</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>17.288</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/SUM</td>
</tr>
<tr>
<td>17.296</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[3][B]</td>
<td>core/RegDIL_3_s1/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIL_3_s1/F</td>
</tr>
<tr>
<td>18.535</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td>core/RegDIL_3_s0/I1</td>
</tr>
<tr>
<td>19.052</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C15[0][B]</td>
<td style=" background: #97FFFF;">core/RegDIL_3_s0/F</td>
</tr>
<tr>
<td>20.089</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17</td>
<td style=" font-weight:bold;">core/regs/RegsL_RegsL_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17</td>
<td>core/regs/RegsL_RegsL_0_0_s/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C17</td>
<td>core/regs/RegsL_RegsL_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.058, 44.587%; route: 7.297, 53.705%; tC2Q: 0.232, 1.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/A_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>core/IR_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>59</td>
<td>R25C7[0][A]</td>
<td style=" font-weight:bold;">core/IR_0_s0/Q</td>
</tr>
<tr>
<td>7.723</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[0][A]</td>
<td>core/n3350_s1/I0</td>
</tr>
<tr>
<td>8.240</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R23C6[0][A]</td>
<td style=" background: #97FFFF;">core/n3350_s1/F</td>
</tr>
<tr>
<td>10.266</td>
<td>2.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>core/n374_s12/I2</td>
</tr>
<tr>
<td>10.719</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">core/n374_s12/F</td>
</tr>
<tr>
<td>11.132</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>core/n374_s8/I0</td>
</tr>
<tr>
<td>11.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">core/n374_s8/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[2][B]</td>
<td>core/n977_s10/I0</td>
</tr>
<tr>
<td>12.859</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[2][B]</td>
<td style=" background: #97FFFF;">core/n977_s10/F</td>
</tr>
<tr>
<td>12.860</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[2][A]</td>
<td>core/n977_s6/I0</td>
</tr>
<tr>
<td>13.377</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R21C9[2][A]</td>
<td style=" background: #97FFFF;">core/n977_s6/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>core/n1840_s3/I3</td>
</tr>
<tr>
<td>14.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">core/n1840_s3/F</td>
</tr>
<tr>
<td>15.108</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>core/n440_s13/I2</td>
</tr>
<tr>
<td>15.625</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">core/n440_s13/F</td>
</tr>
<tr>
<td>16.599</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[0][A]</td>
<td>core/n442_s11/S0</td>
</tr>
<tr>
<td>16.850</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C13[0][A]</td>
<td style=" background: #97FFFF;">core/n442_s11/O</td>
</tr>
<tr>
<td>17.103</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>core/n968_s8/I0</td>
</tr>
<tr>
<td>17.620</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td style=" background: #97FFFF;">core/n968_s8/F</td>
</tr>
<tr>
<td>18.017</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td>core/n968_s3/I0</td>
</tr>
<tr>
<td>18.566</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td style=" background: #97FFFF;">core/n968_s3/F</td>
</tr>
<tr>
<td>18.739</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>core/n968_s0/I2</td>
</tr>
<tr>
<td>19.294</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">core/n968_s0/F</td>
</tr>
<tr>
<td>20.083</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT20[A]</td>
<td style=" font-weight:bold;">core/A_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>core/A_13_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT20[A]</td>
<td>core/A_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.497, 40.474%; route: 7.852, 57.817%; tC2Q: 0.232, 1.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/F_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[2][A]</td>
<td>core/IR_6_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R18C8[2][A]</td>
<td style=" font-weight:bold;">core/IR_6_s0/Q</td>
</tr>
<tr>
<td>7.524</td>
<td>0.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>core/n358_s2/I1</td>
</tr>
<tr>
<td>8.079</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">core/n358_s2/F</td>
</tr>
<tr>
<td>9.294</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[2][A]</td>
<td>core/mcode/Set_Addr_To_Z_1_s29/I3</td>
</tr>
<tr>
<td>9.843</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C15[2][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s29/F</td>
</tr>
<tr>
<td>9.846</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[2][B]</td>
<td>core/mcode/Set_Addr_To_Z_1_s37/I3</td>
</tr>
<tr>
<td>10.308</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C15[2][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s37/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>core/n147_s7/I2</td>
</tr>
<tr>
<td>11.052</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">core/n147_s7/F</td>
</tr>
<tr>
<td>11.225</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[0][A]</td>
<td>core/mcode/tstates_1_s5/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_1_s5/F</td>
</tr>
<tr>
<td>12.533</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[3][A]</td>
<td>core/last_tstate_s19/I3</td>
</tr>
<tr>
<td>13.088</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C8[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s19/F</td>
</tr>
<tr>
<td>13.485</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][B]</td>
<td>core/last_tstate_s17/I0</td>
</tr>
<tr>
<td>13.938</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C8[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s17/F</td>
</tr>
<tr>
<td>14.189</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>core/mcode/tstates_0_s0/I3</td>
</tr>
<tr>
<td>14.738</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s0/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[3][B]</td>
<td>core/last_tstate_s34/I2</td>
</tr>
<tr>
<td>15.112</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[3][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s34/F</td>
</tr>
<tr>
<td>15.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td>core/last_tstate_s31/I1</td>
</tr>
<tr>
<td>15.215</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s31/O</td>
</tr>
<tr>
<td>15.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>15.318</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s13/O</td>
</tr>
<tr>
<td>16.305</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>core/n1254_s12/I1</td>
</tr>
<tr>
<td>16.854</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R18C11[2][A]</td>
<td style=" background: #97FFFF;">core/n1254_s12/F</td>
</tr>
<tr>
<td>17.036</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>core/n1451_s28/I3</td>
</tr>
<tr>
<td>17.606</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">core/n1451_s28/F</td>
</tr>
<tr>
<td>17.778</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[0][A]</td>
<td>core/n1451_s17/I2</td>
</tr>
<tr>
<td>18.333</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C10[0][A]</td>
<td style=" background: #97FFFF;">core/n1451_s17/F</td>
</tr>
<tr>
<td>18.580</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td>core/n1451_s11/I3</td>
</tr>
<tr>
<td>18.951</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">core/n1451_s11/F</td>
</tr>
<tr>
<td>18.956</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[3][B]</td>
<td>core/n1451_s8/I3</td>
</tr>
<tr>
<td>19.526</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C10[3][B]</td>
<td style=" background: #97FFFF;">core/n1451_s8/F</td>
</tr>
<tr>
<td>19.527</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>core/n1451_s6/I1</td>
</tr>
<tr>
<td>20.076</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" background: #97FFFF;">core/n1451_s6/F</td>
</tr>
<tr>
<td>20.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" font-weight:bold;">core/F_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>core/F_2_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>core/F_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.887, 58.101%; route: 5.456, 40.190%; tC2Q: 0.232, 1.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R25C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.790</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>core/mcode/SetEI_Z_s0/I1</td>
</tr>
<tr>
<td>8.345</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/SetEI_Z_s0/F</td>
</tr>
<tr>
<td>9.358</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>core/mcode/mcycles_d_2_s9/I3</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C14[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s9/F</td>
</tr>
<tr>
<td>10.499</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>n82_s16/I2</td>
</tr>
<tr>
<td>10.870</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C10[1][A]</td>
<td style=" background: #97FFFF;">n82_s16/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td>core/RegAddrA_0_s18/I0</td>
</tr>
<tr>
<td>11.249</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s18/F</td>
</tr>
<tr>
<td>11.254</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td>core/RegAddrA_0_s11/I0</td>
</tr>
<tr>
<td>11.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C10[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>12.464</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>core/n1853_s5/I1</td>
</tr>
<tr>
<td>12.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C12[0][B]</td>
<td style=" background: #97FFFF;">core/n1853_s5/F</td>
</tr>
<tr>
<td>13.577</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_0_s9/I3</td>
</tr>
<tr>
<td>13.948</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s9/F</td>
</tr>
<tr>
<td>13.952</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>core/RegAddrA_0_s7/I2</td>
</tr>
<tr>
<td>14.323</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s7/F</td>
</tr>
<tr>
<td>15.021</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[0]</td>
</tr>
<tr>
<td>15.538</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>16.198</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.747</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.782</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.888</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>16.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>16.923</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>16.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>16.958</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>16.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][B]</td>
<td>core/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>16.994</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>16.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][A]</td>
<td>core/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>17.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>17.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][B]</td>
<td>core/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>17.064</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>17.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[2][A]</td>
<td>core/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>17.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>17.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[2][B]</td>
<td>core/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>17.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>17.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[0][A]</td>
<td>core/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>17.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[12]_1_s/COUT</td>
</tr>
<tr>
<td>17.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[0][B]</td>
<td>core/ID16[13]_1_s/CIN</td>
</tr>
<tr>
<td>17.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[13]_1_s/COUT</td>
</tr>
<tr>
<td>17.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>core/ID16[14]_1_s/CIN</td>
</tr>
<tr>
<td>17.675</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[14]_1_s/SUM</td>
</tr>
<tr>
<td>18.363</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>core/RegDIH_6_s1/I1</td>
</tr>
<tr>
<td>18.825</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_6_s1/F</td>
</tr>
<tr>
<td>18.827</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[3][A]</td>
<td>core/RegDIH_6_s0/I0</td>
</tr>
<tr>
<td>19.344</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C16[3][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>20.036</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_1_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19</td>
<td>core/regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C19</td>
<td>core/regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.353, 46.934%; route: 6.951, 51.352%; tC2Q: 0.232, 1.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/F_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[2][A]</td>
<td>core/IR_6_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R18C8[2][A]</td>
<td style=" font-weight:bold;">core/IR_6_s0/Q</td>
</tr>
<tr>
<td>7.524</td>
<td>0.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>core/n358_s2/I1</td>
</tr>
<tr>
<td>8.079</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">core/n358_s2/F</td>
</tr>
<tr>
<td>9.294</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[2][A]</td>
<td>core/mcode/Set_Addr_To_Z_1_s29/I3</td>
</tr>
<tr>
<td>9.843</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C15[2][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s29/F</td>
</tr>
<tr>
<td>9.846</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[2][B]</td>
<td>core/mcode/Set_Addr_To_Z_1_s37/I3</td>
</tr>
<tr>
<td>10.308</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C15[2][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s37/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>core/n147_s7/I2</td>
</tr>
<tr>
<td>11.052</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">core/n147_s7/F</td>
</tr>
<tr>
<td>11.225</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[0][A]</td>
<td>core/mcode/tstates_1_s5/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_1_s5/F</td>
</tr>
<tr>
<td>12.533</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[3][A]</td>
<td>core/last_tstate_s19/I3</td>
</tr>
<tr>
<td>13.088</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C8[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s19/F</td>
</tr>
<tr>
<td>13.485</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][B]</td>
<td>core/last_tstate_s17/I0</td>
</tr>
<tr>
<td>13.938</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C8[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s17/F</td>
</tr>
<tr>
<td>14.189</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>core/mcode/tstates_0_s0/I3</td>
</tr>
<tr>
<td>14.738</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s0/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[3][B]</td>
<td>core/last_tstate_s34/I2</td>
</tr>
<tr>
<td>15.112</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[3][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s34/F</td>
</tr>
<tr>
<td>15.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td>core/last_tstate_s31/I1</td>
</tr>
<tr>
<td>15.215</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s31/O</td>
</tr>
<tr>
<td>15.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>15.318</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s13/O</td>
</tr>
<tr>
<td>16.057</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[0][B]</td>
<td>core/F_1_s11/I0</td>
</tr>
<tr>
<td>16.510</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C7[0][B]</td>
<td style=" background: #97FFFF;">core/F_1_s11/F</td>
</tr>
<tr>
<td>17.436</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>core/F_1_s8/I1</td>
</tr>
<tr>
<td>17.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">core/F_1_s8/F</td>
</tr>
<tr>
<td>18.367</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>core/F_5_s7/I1</td>
</tr>
<tr>
<td>18.916</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">core/F_5_s7/F</td>
</tr>
<tr>
<td>19.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>core/F_5_s6/I0</td>
</tr>
<tr>
<td>19.658</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C11[1][A]</td>
<td style=" background: #97FFFF;">core/F_5_s6/F</td>
</tr>
<tr>
<td>20.016</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[2][B]</td>
<td style=" font-weight:bold;">core/F_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[2][B]</td>
<td>core/F_5_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12[2][B]</td>
<td>core/F_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.812, 50.406%; route: 6.470, 47.878%; tC2Q: 0.232, 1.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R25C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.790</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>core/mcode/SetEI_Z_s0/I1</td>
</tr>
<tr>
<td>8.345</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/SetEI_Z_s0/F</td>
</tr>
<tr>
<td>9.358</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>core/mcode/mcycles_d_2_s9/I3</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C14[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s9/F</td>
</tr>
<tr>
<td>10.499</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>n82_s16/I2</td>
</tr>
<tr>
<td>10.870</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C10[1][A]</td>
<td style=" background: #97FFFF;">n82_s16/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td>core/RegAddrA_0_s18/I0</td>
</tr>
<tr>
<td>11.249</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s18/F</td>
</tr>
<tr>
<td>11.254</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td>core/RegAddrA_0_s11/I0</td>
</tr>
<tr>
<td>11.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C10[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>12.464</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>core/n1853_s5/I1</td>
</tr>
<tr>
<td>12.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C12[0][B]</td>
<td style=" background: #97FFFF;">core/n1853_s5/F</td>
</tr>
<tr>
<td>13.577</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_0_s9/I3</td>
</tr>
<tr>
<td>13.948</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s9/F</td>
</tr>
<tr>
<td>13.952</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>core/RegAddrA_0_s7/I2</td>
</tr>
<tr>
<td>14.323</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s7/F</td>
</tr>
<tr>
<td>15.021</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[0]</td>
</tr>
<tr>
<td>15.538</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>16.198</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.747</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.782</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.888</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>16.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>16.923</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>16.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>17.393</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/SUM</td>
</tr>
<tr>
<td>17.839</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>core/RegDIL_6_s1/I1</td>
</tr>
<tr>
<td>18.301</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIL_6_s1/F</td>
</tr>
<tr>
<td>18.302</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>core/RegDIL_6_s0/I0</td>
</tr>
<tr>
<td>18.819</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">core/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>20.011</td>
<td>1.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20</td>
<td style=" font-weight:bold;">core/regs/RegsL_RegsL_0_1_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20</td>
<td>core/regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C20</td>
<td>core/regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.071, 44.937%; route: 7.207, 53.346%; tC2Q: 0.232, 1.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R25C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.790</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>core/mcode/SetEI_Z_s0/I1</td>
</tr>
<tr>
<td>8.345</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/SetEI_Z_s0/F</td>
</tr>
<tr>
<td>9.358</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>core/mcode/mcycles_d_2_s9/I3</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C14[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s9/F</td>
</tr>
<tr>
<td>10.499</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>n82_s16/I2</td>
</tr>
<tr>
<td>10.870</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C10[1][A]</td>
<td style=" background: #97FFFF;">n82_s16/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td>core/RegAddrA_0_s18/I0</td>
</tr>
<tr>
<td>11.249</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s18/F</td>
</tr>
<tr>
<td>11.254</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td>core/RegAddrA_0_s11/I0</td>
</tr>
<tr>
<td>11.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C10[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>12.464</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>core/n1853_s5/I1</td>
</tr>
<tr>
<td>12.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C12[0][B]</td>
<td style=" background: #97FFFF;">core/n1853_s5/F</td>
</tr>
<tr>
<td>13.577</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_0_s9/I3</td>
</tr>
<tr>
<td>13.948</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s9/F</td>
</tr>
<tr>
<td>13.952</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>core/RegAddrA_0_s7/I2</td>
</tr>
<tr>
<td>14.323</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s7/F</td>
</tr>
<tr>
<td>15.021</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[0]</td>
</tr>
<tr>
<td>15.538</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>16.198</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.747</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.782</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.888</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>16.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>16.923</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>16.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>16.958</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>16.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][B]</td>
<td>core/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>16.994</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>16.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][A]</td>
<td>core/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>17.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>17.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][B]</td>
<td>core/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>17.064</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>17.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[2][A]</td>
<td>core/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>17.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>17.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[2][B]</td>
<td>core/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>17.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>17.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[0][A]</td>
<td>core/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>17.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[12]_1_s/COUT</td>
</tr>
<tr>
<td>17.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[0][B]</td>
<td>core/ID16[13]_1_s/CIN</td>
</tr>
<tr>
<td>17.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[13]_1_s/COUT</td>
</tr>
<tr>
<td>17.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>core/ID16[14]_1_s/CIN</td>
</tr>
<tr>
<td>17.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[14]_1_s/COUT</td>
</tr>
<tr>
<td>17.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td>core/ID16[15]_1_s/CIN</td>
</tr>
<tr>
<td>17.710</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[15]_1_s/SUM</td>
</tr>
<tr>
<td>17.885</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[1][B]</td>
<td>core/RegDIH_7_s2/I1</td>
</tr>
<tr>
<td>18.338</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C19[1][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_7_s2/F</td>
</tr>
<tr>
<td>18.585</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][A]</td>
<td>core/RegDIH_7_s0/I1</td>
</tr>
<tr>
<td>19.102</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C19[3][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>20.011</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16</td>
<td>core/regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C16</td>
<td>core/regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.379, 47.217%; route: 6.899, 51.066%; tC2Q: 0.232, 1.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R25C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.790</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>core/mcode/SetEI_Z_s0/I1</td>
</tr>
<tr>
<td>8.345</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/SetEI_Z_s0/F</td>
</tr>
<tr>
<td>9.358</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>core/mcode/mcycles_d_2_s9/I3</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C14[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s9/F</td>
</tr>
<tr>
<td>10.499</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>n82_s16/I2</td>
</tr>
<tr>
<td>10.870</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C10[1][A]</td>
<td style=" background: #97FFFF;">n82_s16/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td>core/RegAddrA_0_s18/I0</td>
</tr>
<tr>
<td>11.249</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s18/F</td>
</tr>
<tr>
<td>11.254</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td>core/RegAddrA_0_s11/I0</td>
</tr>
<tr>
<td>11.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C10[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>12.464</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>core/n1853_s5/I1</td>
</tr>
<tr>
<td>12.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C12[0][B]</td>
<td style=" background: #97FFFF;">core/n1853_s5/F</td>
</tr>
<tr>
<td>13.577</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_0_s9/I3</td>
</tr>
<tr>
<td>13.948</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s9/F</td>
</tr>
<tr>
<td>13.952</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>core/RegAddrA_0_s7/I2</td>
</tr>
<tr>
<td>14.323</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s7/F</td>
</tr>
<tr>
<td>15.021</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[0]</td>
</tr>
<tr>
<td>15.538</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>16.198</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.747</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.782</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.888</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>16.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>16.923</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>16.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>16.958</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>16.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][B]</td>
<td>core/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>16.994</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>16.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][A]</td>
<td>core/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>17.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>17.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][B]</td>
<td>core/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>17.064</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>17.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[2][A]</td>
<td>core/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>17.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>17.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[2][B]</td>
<td>core/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>17.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>17.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[0][A]</td>
<td>core/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>17.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[12]_1_s/COUT</td>
</tr>
<tr>
<td>17.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C18[0][B]</td>
<td>core/ID16[13]_1_s/CIN</td>
</tr>
<tr>
<td>17.640</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C18[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[13]_1_s/SUM</td>
</tr>
<tr>
<td>18.041</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[3][A]</td>
<td>core/RegDIH_5_s2/I1</td>
</tr>
<tr>
<td>18.611</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[3][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_5_s2/F</td>
</tr>
<tr>
<td>18.783</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[3][B]</td>
<td>core/RegDIH_5_s0/I1</td>
</tr>
<tr>
<td>19.338</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C18[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>20.003</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_1_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16</td>
<td>core/regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C16</td>
<td>core/regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.463, 47.869%; route: 6.807, 50.413%; tC2Q: 0.232, 1.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsL_RegsL_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R25C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.790</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>core/mcode/SetEI_Z_s0/I1</td>
</tr>
<tr>
<td>8.345</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/SetEI_Z_s0/F</td>
</tr>
<tr>
<td>9.358</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>core/mcode/mcycles_d_2_s9/I3</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C14[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s9/F</td>
</tr>
<tr>
<td>10.499</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>n82_s16/I2</td>
</tr>
<tr>
<td>10.870</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C10[1][A]</td>
<td style=" background: #97FFFF;">n82_s16/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td>core/RegAddrA_0_s18/I0</td>
</tr>
<tr>
<td>11.249</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s18/F</td>
</tr>
<tr>
<td>11.254</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td>core/RegAddrA_0_s11/I0</td>
</tr>
<tr>
<td>11.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C10[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>12.464</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>core/n1853_s5/I1</td>
</tr>
<tr>
<td>12.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C12[0][B]</td>
<td style=" background: #97FFFF;">core/n1853_s5/F</td>
</tr>
<tr>
<td>13.577</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_0_s9/I3</td>
</tr>
<tr>
<td>13.948</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s9/F</td>
</tr>
<tr>
<td>13.952</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>core/RegAddrA_0_s7/I2</td>
</tr>
<tr>
<td>14.323</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s7/F</td>
</tr>
<tr>
<td>15.021</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[0]</td>
</tr>
<tr>
<td>15.538</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>16.198</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.747</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.782</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>17.288</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/SUM</td>
</tr>
<tr>
<td>17.296</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[3][B]</td>
<td>core/RegDIL_3_s1/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIL_3_s1/F</td>
</tr>
<tr>
<td>18.535</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td>core/RegDIL_3_s0/I1</td>
</tr>
<tr>
<td>19.052</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C15[0][B]</td>
<td style=" background: #97FFFF;">core/RegDIL_3_s0/F</td>
</tr>
<tr>
<td>19.996</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19</td>
<td style=" font-weight:bold;">core/regs/RegsL_RegsL_0_0_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19</td>
<td>core/regs/RegsL_RegsL_0_0_s1/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C19</td>
<td>core/regs/RegsL_RegsL_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.058, 44.894%; route: 7.204, 53.387%; tC2Q: 0.232, 1.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/A_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>core/IR_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>59</td>
<td>R25C7[0][A]</td>
<td style=" font-weight:bold;">core/IR_0_s0/Q</td>
</tr>
<tr>
<td>7.723</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[0][A]</td>
<td>core/n3350_s1/I0</td>
</tr>
<tr>
<td>8.240</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R23C6[0][A]</td>
<td style=" background: #97FFFF;">core/n3350_s1/F</td>
</tr>
<tr>
<td>10.266</td>
<td>2.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>core/n374_s12/I2</td>
</tr>
<tr>
<td>10.719</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">core/n374_s12/F</td>
</tr>
<tr>
<td>11.132</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>core/n374_s8/I0</td>
</tr>
<tr>
<td>11.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">core/n374_s8/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[2][B]</td>
<td>core/n977_s10/I0</td>
</tr>
<tr>
<td>12.859</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[2][B]</td>
<td style=" background: #97FFFF;">core/n977_s10/F</td>
</tr>
<tr>
<td>12.860</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[2][A]</td>
<td>core/n977_s6/I0</td>
</tr>
<tr>
<td>13.377</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R21C9[2][A]</td>
<td style=" background: #97FFFF;">core/n977_s6/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>core/n1840_s3/I3</td>
</tr>
<tr>
<td>14.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">core/n1840_s3/F</td>
</tr>
<tr>
<td>15.108</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>core/n440_s13/I2</td>
</tr>
<tr>
<td>15.625</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">core/n440_s13/F</td>
</tr>
<tr>
<td>16.814</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>core/n443_s11/S0</td>
</tr>
<tr>
<td>17.083</td>
<td>0.269</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">core/n443_s11/O</td>
</tr>
<tr>
<td>17.261</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>core/n969_s6/I0</td>
</tr>
<tr>
<td>17.714</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">core/n969_s6/F</td>
</tr>
<tr>
<td>18.127</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>core/n969_s2/I1</td>
</tr>
<tr>
<td>18.676</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">core/n969_s2/F</td>
</tr>
<tr>
<td>18.849</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>core/n969_s0/I1</td>
</tr>
<tr>
<td>19.366</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">core/n969_s0/F</td>
</tr>
<tr>
<td>19.884</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[B]</td>
<td style=" font-weight:bold;">core/A_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[B]</td>
<td>core/A_12_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[B]</td>
<td>core/A_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.413, 40.448%; route: 7.738, 57.819%; tC2Q: 0.232, 1.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R25C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.790</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>core/mcode/SetEI_Z_s0/I1</td>
</tr>
<tr>
<td>8.345</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/SetEI_Z_s0/F</td>
</tr>
<tr>
<td>9.358</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>core/mcode/mcycles_d_2_s9/I3</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C14[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s9/F</td>
</tr>
<tr>
<td>10.499</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>n82_s16/I2</td>
</tr>
<tr>
<td>10.870</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C10[1][A]</td>
<td style=" background: #97FFFF;">n82_s16/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td>core/RegAddrA_0_s18/I0</td>
</tr>
<tr>
<td>11.249</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s18/F</td>
</tr>
<tr>
<td>11.254</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][B]</td>
<td>core/RegAddrA_0_s11/I0</td>
</tr>
<tr>
<td>11.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C10[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>12.464</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>core/n1853_s5/I1</td>
</tr>
<tr>
<td>12.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C12[0][B]</td>
<td style=" background: #97FFFF;">core/n1853_s5/F</td>
</tr>
<tr>
<td>13.577</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_0_s9/I3</td>
</tr>
<tr>
<td>13.948</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s9/F</td>
</tr>
<tr>
<td>13.952</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>core/RegAddrA_0_s7/I2</td>
</tr>
<tr>
<td>14.323</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s7/F</td>
</tr>
<tr>
<td>15.021</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C19</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[0]</td>
</tr>
<tr>
<td>15.538</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>16.198</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.747</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.782</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.853</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>17.323</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/SUM</td>
</tr>
<tr>
<td>17.498</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][B]</td>
<td>core/RegDIL_4_s1/I1</td>
</tr>
<tr>
<td>17.960</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C16[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIL_4_s1/F</td>
</tr>
<tr>
<td>18.132</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[3][B]</td>
<td>core/RegDIL_4_s0/I0</td>
</tr>
<tr>
<td>18.687</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R23C16[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIL_4_s0/F</td>
</tr>
<tr>
<td>19.861</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20</td>
<td style=" font-weight:bold;">core/regs/RegsL_RegsL_0_1_s1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20</td>
<td>core/regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C20</td>
<td>core/regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.039, 45.200%; route: 7.089, 53.064%; tC2Q: 0.232, 1.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/F_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[2][A]</td>
<td>core/IR_6_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R18C8[2][A]</td>
<td style=" font-weight:bold;">core/IR_6_s0/Q</td>
</tr>
<tr>
<td>7.524</td>
<td>0.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>core/n358_s2/I1</td>
</tr>
<tr>
<td>8.079</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">core/n358_s2/F</td>
</tr>
<tr>
<td>9.294</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[2][A]</td>
<td>core/mcode/Set_Addr_To_Z_1_s29/I3</td>
</tr>
<tr>
<td>9.843</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C15[2][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s29/F</td>
</tr>
<tr>
<td>9.846</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[2][B]</td>
<td>core/mcode/Set_Addr_To_Z_1_s37/I3</td>
</tr>
<tr>
<td>10.308</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C15[2][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s37/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>core/n147_s7/I2</td>
</tr>
<tr>
<td>11.052</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">core/n147_s7/F</td>
</tr>
<tr>
<td>11.225</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[0][A]</td>
<td>core/mcode/tstates_1_s5/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_1_s5/F</td>
</tr>
<tr>
<td>12.533</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[3][A]</td>
<td>core/last_tstate_s19/I3</td>
</tr>
<tr>
<td>13.088</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C8[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s19/F</td>
</tr>
<tr>
<td>13.485</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][B]</td>
<td>core/last_tstate_s17/I0</td>
</tr>
<tr>
<td>13.938</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C8[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s17/F</td>
</tr>
<tr>
<td>14.189</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>core/mcode/tstates_0_s0/I3</td>
</tr>
<tr>
<td>14.738</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s0/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[3][B]</td>
<td>core/last_tstate_s34/I2</td>
</tr>
<tr>
<td>15.112</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[3][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s34/F</td>
</tr>
<tr>
<td>15.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td>core/last_tstate_s31/I1</td>
</tr>
<tr>
<td>15.215</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s31/O</td>
</tr>
<tr>
<td>15.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>15.318</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s13/O</td>
</tr>
<tr>
<td>16.057</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[0][B]</td>
<td>core/F_1_s11/I0</td>
</tr>
<tr>
<td>16.510</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C7[0][B]</td>
<td style=" background: #97FFFF;">core/F_1_s11/F</td>
</tr>
<tr>
<td>17.436</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>core/F_1_s8/I1</td>
</tr>
<tr>
<td>17.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">core/F_1_s8/F</td>
</tr>
<tr>
<td>18.367</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>core/F_5_s7/I1</td>
</tr>
<tr>
<td>18.916</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">core/F_5_s7/F</td>
</tr>
<tr>
<td>19.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>core/F_5_s6/I0</td>
</tr>
<tr>
<td>19.658</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C11[1][A]</td>
<td style=" background: #97FFFF;">core/F_5_s6/F</td>
</tr>
<tr>
<td>19.804</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[2][B]</td>
<td style=" font-weight:bold;">core/F_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[2][B]</td>
<td>core/F_3_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C11[2][B]</td>
<td>core/F_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.812, 51.209%; route: 6.258, 47.047%; tC2Q: 0.232, 1.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/A_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>core/IR_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>59</td>
<td>R25C7[0][A]</td>
<td style=" font-weight:bold;">core/IR_0_s0/Q</td>
</tr>
<tr>
<td>7.723</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[0][A]</td>
<td>core/n3350_s1/I0</td>
</tr>
<tr>
<td>8.240</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R23C6[0][A]</td>
<td style=" background: #97FFFF;">core/n3350_s1/F</td>
</tr>
<tr>
<td>10.266</td>
<td>2.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>core/n374_s12/I2</td>
</tr>
<tr>
<td>10.719</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">core/n374_s12/F</td>
</tr>
<tr>
<td>11.132</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>core/n374_s8/I0</td>
</tr>
<tr>
<td>11.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">core/n374_s8/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[2][B]</td>
<td>core/n977_s10/I0</td>
</tr>
<tr>
<td>12.859</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[2][B]</td>
<td style=" background: #97FFFF;">core/n977_s10/F</td>
</tr>
<tr>
<td>12.860</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[2][A]</td>
<td>core/n977_s6/I0</td>
</tr>
<tr>
<td>13.377</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R21C9[2][A]</td>
<td style=" background: #97FFFF;">core/n977_s6/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>core/n1840_s3/I3</td>
</tr>
<tr>
<td>14.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">core/n1840_s3/F</td>
</tr>
<tr>
<td>15.108</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>core/n440_s13/I2</td>
</tr>
<tr>
<td>15.625</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">core/n440_s13/F</td>
</tr>
<tr>
<td>16.837</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>core/n451_s11/S0</td>
</tr>
<tr>
<td>17.106</td>
<td>0.269</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">core/n451_s11/O</td>
</tr>
<tr>
<td>17.284</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>core/n977_s7/I0</td>
</tr>
<tr>
<td>17.854</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" background: #97FFFF;">core/n977_s7/F</td>
</tr>
<tr>
<td>18.027</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>core/n977_s3/I0</td>
</tr>
<tr>
<td>18.576</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td style=" background: #97FFFF;">core/n977_s3/F</td>
</tr>
<tr>
<td>18.577</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>core/n977_s0/I2</td>
</tr>
<tr>
<td>19.132</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td style=" background: #97FFFF;">core/n977_s0/F</td>
</tr>
<tr>
<td>19.800</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT12[B]</td>
<td style=" font-weight:bold;">core/A_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT12[B]</td>
<td>core/A_4_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT12[B]</td>
<td>core/A_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.568, 41.869%; route: 7.499, 56.387%; tC2Q: 0.232, 1.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/A_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>core/IR_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>59</td>
<td>R25C7[0][A]</td>
<td style=" font-weight:bold;">core/IR_0_s0/Q</td>
</tr>
<tr>
<td>7.723</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[0][A]</td>
<td>core/n3350_s1/I0</td>
</tr>
<tr>
<td>8.240</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R23C6[0][A]</td>
<td style=" background: #97FFFF;">core/n3350_s1/F</td>
</tr>
<tr>
<td>10.266</td>
<td>2.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>core/n374_s12/I2</td>
</tr>
<tr>
<td>10.719</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">core/n374_s12/F</td>
</tr>
<tr>
<td>11.132</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>core/n374_s8/I0</td>
</tr>
<tr>
<td>11.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">core/n374_s8/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[2][B]</td>
<td>core/n977_s10/I0</td>
</tr>
<tr>
<td>12.859</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[2][B]</td>
<td style=" background: #97FFFF;">core/n977_s10/F</td>
</tr>
<tr>
<td>12.860</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[2][A]</td>
<td>core/n977_s6/I0</td>
</tr>
<tr>
<td>13.377</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R21C9[2][A]</td>
<td style=" background: #97FFFF;">core/n977_s6/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>core/n1840_s3/I3</td>
</tr>
<tr>
<td>14.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">core/n1840_s3/F</td>
</tr>
<tr>
<td>15.108</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>core/n440_s13/I2</td>
</tr>
<tr>
<td>15.625</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">core/n440_s13/F</td>
</tr>
<tr>
<td>16.837</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>core/n445_s11/S0</td>
</tr>
<tr>
<td>17.106</td>
<td>0.269</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">core/n445_s11/O</td>
</tr>
<tr>
<td>17.284</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>core/n971_s6/I1</td>
</tr>
<tr>
<td>17.746</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">core/n971_s6/F</td>
</tr>
<tr>
<td>17.747</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>core/n971_s1/I2</td>
</tr>
<tr>
<td>18.264</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">core/n971_s1/F</td>
</tr>
<tr>
<td>18.754</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>core/n971_s0/I0</td>
</tr>
<tr>
<td>19.271</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">core/n971_s0/F</td>
</tr>
<tr>
<td>19.789</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT16[B]</td>
<td style=" font-weight:bold;">core/A_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT16[B]</td>
<td>core/A_10_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT16[B]</td>
<td>core/A_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.390, 40.562%; route: 7.666, 57.692%; tC2Q: 0.232, 1.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/R_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/R_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>core/R_5_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">core/R_5_s0/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>core/n983_s0/I2</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" background: #97FFFF;">core/n983_s0/F</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">core/R_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>core/R_5_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>core/R_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/R_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/R_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>core/R_1_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">core/R_1_s0/Q</td>
</tr>
<tr>
<td>4.845</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>core/n987_s0/I2</td>
</tr>
<tr>
<td>5.077</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">core/n987_s0/F</td>
</tr>
<tr>
<td>5.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">core/R_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>core/R_1_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>core/R_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/R_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/R_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>core/R_4_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C19[0][A]</td>
<td style=" font-weight:bold;">core/R_4_s0/Q</td>
</tr>
<tr>
<td>4.845</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>core/n984_s0/I1</td>
</tr>
<tr>
<td>5.077</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">core/n984_s0/F</td>
</tr>
<tr>
<td>5.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" font-weight:bold;">core/R_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>core/R_4_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>core/R_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/R_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/R_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>core/R_6_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C19[0][B]</td>
<td style=" font-weight:bold;">core/R_6_s0/Q</td>
</tr>
<tr>
<td>4.959</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>core/n982_s0/I2</td>
</tr>
<tr>
<td>5.191</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td style=" background: #97FFFF;">core/n982_s0/F</td>
</tr>
<tr>
<td>5.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td style=" font-weight:bold;">core/R_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>core/R_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>core/R_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.934%; route: 0.120, 21.736%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/ACC_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/I_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>core/ACC_0_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C20[2][B]</td>
<td style=" font-weight:bold;">core/ACC_0_s0/Q</td>
</tr>
<tr>
<td>5.201</td>
<td>0.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td style=" font-weight:bold;">core/I_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>core/I_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>core/I_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.362, 64.304%; tC2Q: 0.201, 35.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/PC_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/HaltPC_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>core/PC_3_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R7C13[1][A]</td>
<td style=" font-weight:bold;">core/PC_3_s0/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>0.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" font-weight:bold;">core/HaltPC_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>core/HaltPC_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>core/HaltPC_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 64.408%; tC2Q: 0.201, 35.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/PC_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/HaltPC_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>core/PC_8_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R7C18[0][B]</td>
<td style=" font-weight:bold;">core/PC_8_s0/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>0.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" font-weight:bold;">core/HaltPC_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>core/HaltPC_8_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>core/HaltPC_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 64.408%; tC2Q: 0.201, 35.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/PC_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/HaltPC_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>core/PC_7_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">core/PC_7_s0/Q</td>
</tr>
<tr>
<td>5.203</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">core/HaltPC_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>core/HaltPC_7_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>core/HaltPC_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 64.255%; tC2Q: 0.202, 35.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/ACC_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Ap_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>core/ACC_3_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[2][A]</td>
<td style=" font-weight:bold;">core/ACC_3_s0/Q</td>
</tr>
<tr>
<td>5.204</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">core/Ap_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>core/Ap_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>core/Ap_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.365, 64.510%; tC2Q: 0.201, 35.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/ACC_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Ap_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>core/ACC_0_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C20[2][B]</td>
<td style=" font-weight:bold;">core/ACC_0_s0/Q</td>
</tr>
<tr>
<td>5.206</td>
<td>0.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[2][B]</td>
<td style=" font-weight:bold;">core/Ap_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[2][B]</td>
<td>core/Ap_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C21[2][B]</td>
<td>core/Ap_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.367, 64.613%; tC2Q: 0.201, 35.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/Alternate_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Alternate_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>core/Alternate_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">core/Alternate_s1/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>core/n1606_s2/I0</td>
</tr>
<tr>
<td>5.206</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">core/n1606_s2/F</td>
</tr>
<tr>
<td>5.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td style=" font-weight:bold;">core/Alternate_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>core/Alternate_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>core/Alternate_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/tstate_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/tstate_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td>core/tstate_2_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R13C7[1][B]</td>
<td style=" font-weight:bold;">core/tstate_2_s0/Q</td>
</tr>
<tr>
<td>4.975</td>
<td>0.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td>core/n2447_s2/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">core/n2447_s2/F</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" font-weight:bold;">core/tstate_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td>core/tstate_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C7[2][A]</td>
<td>core/tstate_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.717%; route: 0.137, 24.006%; tC2Q: 0.201, 35.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/ACC_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/R_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>core/ACC_2_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C19[2][A]</td>
<td style=" font-weight:bold;">core/ACC_2_s0/Q</td>
</tr>
<tr>
<td>4.976</td>
<td>0.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td>core/n986_s0/I0</td>
</tr>
<tr>
<td>5.208</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td style=" background: #97FFFF;">core/n986_s0/F</td>
</tr>
<tr>
<td>5.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td style=" font-weight:bold;">core/R_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td>core/R_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[1][B]</td>
<td>core/R_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.707%; route: 0.137, 24.025%; tC2Q: 0.201, 35.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/ACC_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Ap_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>core/ACC_2_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C19[2][A]</td>
<td style=" font-weight:bold;">core/ACC_2_s0/Q</td>
</tr>
<tr>
<td>5.208</td>
<td>0.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">core/Ap_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>core/Ap_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>core/Ap_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 64.732%; tC2Q: 0.201, 35.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/tstate_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/tstate_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[2][B]</td>
<td>core/tstate_1_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R13C6[2][B]</td>
<td style=" font-weight:bold;">core/tstate_1_s0/Q</td>
</tr>
<tr>
<td>4.976</td>
<td>0.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td>core/n2448_s2/I1</td>
</tr>
<tr>
<td>5.208</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">core/n2448_s2/F</td>
</tr>
<tr>
<td>5.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" font-weight:bold;">core/tstate_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td>core/tstate_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C7[1][B]</td>
<td>core/tstate_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.677%; route: 0.137, 24.082%; tC2Q: 0.201, 35.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/R_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/R_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td>core/R_0_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C21[1][B]</td>
<td style=" font-weight:bold;">core/R_0_s0/Q</td>
</tr>
<tr>
<td>4.845</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td>core/n988_s0/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td style=" background: #97FFFF;">core/n988_s0/F</td>
</tr>
<tr>
<td>5.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td style=" font-weight:bold;">core/R_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td>core/R_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C21[1][B]</td>
<td>core/R_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.760%; route: 0.005, 0.856%; tC2Q: 0.202, 35.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/R_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/R_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td>core/R_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C21[0][B]</td>
<td style=" font-weight:bold;">core/R_3_s0/Q</td>
</tr>
<tr>
<td>4.845</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td>core/n985_s0/I2</td>
</tr>
<tr>
<td>5.209</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" background: #97FFFF;">core/n985_s0/F</td>
</tr>
<tr>
<td>5.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" font-weight:bold;">core/R_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td>core/R_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C21[0][B]</td>
<td>core/R_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.760%; route: 0.005, 0.856%; tC2Q: 0.202, 35.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/tstate_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/tstate_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td>core/tstate_3_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R13C7[2][A]</td>
<td style=" font-weight:bold;">core/tstate_3_s0/Q</td>
</tr>
<tr>
<td>4.978</td>
<td>0.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>core/n2446_s2/I1</td>
</tr>
<tr>
<td>5.210</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">core/n2446_s2/F</td>
</tr>
<tr>
<td>5.210</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td style=" font-weight:bold;">core/tstate_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>core/tstate_4_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>core/tstate_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.511%; route: 0.140, 24.392%; tC2Q: 0.201, 35.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/PC_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/HaltPC_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>core/PC_1_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C9[1][B]</td>
<td style=" font-weight:bold;">core/PC_1_s0/Q</td>
</tr>
<tr>
<td>5.213</td>
<td>0.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">core/HaltPC_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>core/HaltPC_1_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>core/HaltPC_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.374, 65.045%; tC2Q: 0.201, 34.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/tstate_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/tstate_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>core/tstate_0_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C7[0][A]</td>
<td style=" font-weight:bold;">core/tstate_0_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][B]</td>
<td>core/n2449_s1/I1</td>
</tr>
<tr>
<td>5.262</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][B]</td>
<td style=" background: #97FFFF;">core/n2449_s1/F</td>
</tr>
<tr>
<td>5.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][B]</td>
<td style=" font-weight:bold;">core/tstate_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[2][B]</td>
<td>core/tstate_1_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C6[2][B]</td>
<td>core/tstate_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.464%; route: 0.133, 21.331%; tC2Q: 0.201, 32.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/TmpAddr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[2][A]</td>
<td>core/IR_3_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C8[2][A]</td>
<td style=" font-weight:bold;">core/IR_3_s0/Q</td>
</tr>
<tr>
<td>4.970</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td>core/n1196_s8/I1</td>
</tr>
<tr>
<td>5.202</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">core/n1196_s8/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td>core/n1196_s5/I1</td>
</tr>
<tr>
<td>5.254</td>
<td>0.052</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">core/n1196_s5/O</td>
</tr>
<tr>
<td>5.264</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" font-weight:bold;">core/TmpAddr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td>core/TmpAddr_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C9[1][A]</td>
<td>core/TmpAddr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.284, 45.321%; route: 0.142, 22.602%; tC2Q: 0.201, 32.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/mcycle_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/mcycle_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>core/mcycle_6_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">core/mcycle_6_s0/Q</td>
</tr>
<tr>
<td>4.985</td>
<td>0.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>core/n2394_s2/I3</td>
</tr>
<tr>
<td>5.275</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">core/n2394_s2/F</td>
</tr>
<tr>
<td>5.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" font-weight:bold;">core/mcycle_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>core/mcycle_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>core/mcycle_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 45.508%; route: 0.146, 22.950%; tC2Q: 0.201, 31.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/Auto_Wait_t2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Auto_Wait_t1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>core/Auto_Wait_t2_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C6[0][A]</td>
<td style=" font-weight:bold;">core/Auto_Wait_t2_s0/Q</td>
</tr>
<tr>
<td>4.962</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td>core/n2247_s2/I0</td>
</tr>
<tr>
<td>5.306</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td style=" background: #97FFFF;">core/n2247_s2/F</td>
</tr>
<tr>
<td>5.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td style=" font-weight:bold;">core/Auto_Wait_t1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td>core/Auto_Wait_t1_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C6[0][B]</td>
<td>core/Auto_Wait_t1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.445%; route: 0.124, 18.495%; tC2Q: 0.201, 30.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/tstate_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/tstate_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td>core/tstate_5_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td style=" font-weight:bold;">core/tstate_5_s0/Q</td>
</tr>
<tr>
<td>4.964</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td>core/n2444_s2/I1</td>
</tr>
<tr>
<td>5.308</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td style=" background: #97FFFF;">core/n2444_s2/F</td>
</tr>
<tr>
<td>5.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td style=" font-weight:bold;">core/tstate_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td>core/tstate_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C6[2][A]</td>
<td>core/tstate_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.330%; route: 0.125, 18.678%; tC2Q: 0.201, 29.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/Auto_Wait_t1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Auto_Wait_t2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td>core/Auto_Wait_t1_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C6[0][B]</td>
<td style=" font-weight:bold;">core/Auto_Wait_t1_s0/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>core/n2249_s1/I1</td>
</tr>
<tr>
<td>5.313</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td style=" background: #97FFFF;">core/n2249_s1/F</td>
</tr>
<tr>
<td>5.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td style=" font-weight:bold;">core/Auto_Wait_t2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>core/Auto_Wait_t2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>core/Auto_Wait_t2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 50.946%; route: 0.130, 19.286%; tC2Q: 0.201, 29.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>wr_n_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>wr_n_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>wr_n_s2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>iorq_n_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>iorq_n_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>iorq_n_s2/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>di_reg_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>di_reg_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>di_reg_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>di_reg_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>di_reg_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>di_reg_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>core/PC_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>core/PC_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>core/PC_11_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>core/HaltPC_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>core/HaltPC_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>core/HaltPC_11_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>core/TmpAddr_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>core/TmpAddr_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>core/TmpAddr_11_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>core/Fp_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>core/Fp_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>core/Fp_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>core/IntE_FF2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>core/IntE_FF2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>core/IntE_FF2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>core/IntE_FF1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>core/IntE_FF1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>core/IntE_FF1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>276</td>
<td>clk_d</td>
<td>-4.479</td>
<td>2.274</td>
</tr>
<tr>
<td>94</td>
<td>mcycle_Z[0]</td>
<td>-3.971</td>
<td>2.468</td>
</tr>
<tr>
<td>74</td>
<td>core/ClkEn</td>
<td>4.107</td>
<td>2.129</td>
</tr>
<tr>
<td>73</td>
<td>IR[1]</td>
<td>-4.479</td>
<td>2.693</td>
</tr>
<tr>
<td>72</td>
<td>mcycle[1]</td>
<td>-4.176</td>
<td>2.505</td>
</tr>
<tr>
<td>69</td>
<td>IR[3]</td>
<td>-4.447</td>
<td>2.314</td>
</tr>
<tr>
<td>68</td>
<td>IR[4]</td>
<td>-4.375</td>
<td>1.644</td>
</tr>
<tr>
<td>65</td>
<td>IR[5]</td>
<td>-4.459</td>
<td>2.186</td>
</tr>
<tr>
<td>65</td>
<td>ISet[1]</td>
<td>-3.396</td>
<td>2.307</td>
</tr>
<tr>
<td>62</td>
<td>IR[2]</td>
<td>-4.359</td>
<td>2.217</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C43</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C52</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C34</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C35</td>
<td>100.00%</td>
</tr>
<tr>
<td>R21C34</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 10 -waveform {0 5} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
