//
//  VHDL_Gen.cpp
//  DST
//
//  Created by Chad Cooper on 11/29/18.
//  Copyright Â© 2018 Chad Cooper. All rights reserved.
//

#include "VHDL_Gen.hpp"

void generateDataPath(){
//      A data path consists of three parts:
//          (1) entity: primary inputs/outputs + reset, start & clock ports
//          (2) component declaration: assign componenets from AUDI library
//          (3) architecture: structural netlist of registers, adders, subtractors, multipliers, dividers, and multiplexors
    
}
