<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p643" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_643{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_643{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_643{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_643{left:70px;bottom:1084px;}
#t5_643{left:96px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#t6_643{left:613px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t7_643{left:96px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t8_643{left:96px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t9_643{left:180px;bottom:1054px;}
#ta_643{left:194px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_643{left:96px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_643{left:70px;bottom:1011px;}
#td_643{left:96px;bottom:1014px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_643{left:633px;bottom:1014px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tf_643{left:96px;bottom:998px;letter-spacing:-0.13px;word-spacing:-1.27px;}
#tg_643{left:96px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#th_643{left:183px;bottom:981px;}
#ti_643{left:196px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_643{left:96px;bottom:964px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tk_643{left:70px;bottom:938px;}
#tl_643{left:96px;bottom:941px;letter-spacing:-0.15px;word-spacing:-1.04px;}
#tm_643{left:637px;bottom:941px;letter-spacing:-0.13px;word-spacing:-1.06px;}
#tn_643{left:96px;bottom:924px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_643{left:96px;bottom:907px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_643{left:96px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_643{left:96px;bottom:874px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_643{left:70px;bottom:847px;}
#ts_643{left:96px;bottom:851px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_643{left:498px;bottom:851px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tu_643{left:96px;bottom:834px;letter-spacing:-0.15px;word-spacing:-1.22px;}
#tv_643{left:96px;bottom:817px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#tw_643{left:70px;bottom:791px;}
#tx_643{left:96px;bottom:794px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ty_643{left:424px;bottom:794px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_643{left:96px;bottom:778px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t10_643{left:96px;bottom:761px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_643{left:96px;bottom:744px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t12_643{left:96px;bottom:721px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_643{left:96px;bottom:704px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t14_643{left:96px;bottom:681px;letter-spacing:-0.16px;word-spacing:-0.53px;}
#t15_643{left:96px;bottom:664px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t16_643{left:70px;bottom:638px;}
#t17_643{left:96px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_643{left:735px;bottom:642px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t19_643{left:96px;bottom:625px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#t1a_643{left:96px;bottom:608px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_643{left:339px;bottom:608px;}
#t1c_643{left:352px;bottom:608px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t1d_643{left:96px;bottom:591px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1e_643{left:148px;bottom:567px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1f_643{left:148px;bottom:550px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#t1g_643{left:148px;bottom:533px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_643{left:148px;bottom:516px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1i_643{left:96px;bottom:493px;letter-spacing:-0.18px;word-spacing:-0.89px;}
#t1j_643{left:496px;bottom:493px;}
#t1k_643{left:508px;bottom:493px;letter-spacing:-0.13px;word-spacing:-0.95px;}
#t1l_643{left:96px;bottom:477px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1m_643{left:148px;bottom:452px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1n_643{left:148px;bottom:435px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#t1o_643{left:148px;bottom:419px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1p_643{left:148px;bottom:402px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1q_643{left:70px;bottom:375px;}
#t1r_643{left:96px;bottom:379px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1s_643{left:691px;bottom:379px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1t_643{left:96px;bottom:362px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#t1u_643{left:96px;bottom:345px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1v_643{left:148px;bottom:321px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1w_643{left:148px;bottom:304px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1x_643{left:148px;bottom:287px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1y_643{left:148px;bottom:270px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1z_643{left:70px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t20_643{left:236px;bottom:246px;}
#t21_643{left:249px;bottom:246px;letter-spacing:-0.13px;word-spacing:-0.72px;}
#t22_643{left:678px;bottom:246px;}
#t23_643{left:691px;bottom:246px;letter-spacing:-0.12px;word-spacing:-0.75px;}
#t24_643{left:70px;bottom:229px;letter-spacing:-0.15px;word-spacing:-0.46px;}

.s1_643{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_643{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_643{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_643{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_643{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_643{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts643" type="text/css" >

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg643Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg643" style="-webkit-user-select: none;"><object width="935" height="1210" data="643/643.svg" type="image/svg+xml" id="pdf643" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_643" class="t s1_643">Vol. 3B </span><span id="t2_643" class="t s1_643">18-5 </span>
<span id="t3_643" class="t s2_643">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_643" class="t s3_643">• </span><span id="t5_643" class="t s4_643">L0 through L3 (local breakpoint enable) flags (bits 0, 2, 4, and 6) — </span><span id="t6_643" class="t s5_643">Enables (when set) the breakpoint </span>
<span id="t7_643" class="t s5_643">condition for the associated breakpoint for the current task. When a breakpoint condition is detected and its </span>
<span id="t8_643" class="t s5_643">associated L</span><span id="t9_643" class="t s6_643">n </span><span id="ta_643" class="t s5_643">flag is set, a debug exception is generated. The processor automatically clears these flags on </span>
<span id="tb_643" class="t s5_643">every task switch to avoid unwanted breakpoint conditions in the new task. </span>
<span id="tc_643" class="t s3_643">• </span><span id="td_643" class="t s4_643">G0 through G3 (global breakpoint enable) flags (bits 1, 3, 5, and 7) — </span><span id="te_643" class="t s5_643">Enables (when set) the </span>
<span id="tf_643" class="t s5_643">breakpoint condition for the associated breakpoint for all tasks. When a breakpoint condition is detected and its </span>
<span id="tg_643" class="t s5_643">associated G</span><span id="th_643" class="t s6_643">n </span><span id="ti_643" class="t s5_643">flag is set, a debug exception is generated. The processor does not clear these flags on a task </span>
<span id="tj_643" class="t s5_643">switch, allowing a breakpoint to be enabled for all tasks. </span>
<span id="tk_643" class="t s3_643">• </span><span id="tl_643" class="t s4_643">LE and GE (local and global exact breakpoint enable) flags (bits 8, 9) — </span><span id="tm_643" class="t s5_643">This feature is not supported in </span>
<span id="tn_643" class="t s5_643">the P6 family processors, later IA-32 processors, and Intel 64 processors. When set, these flags cause the </span>
<span id="to_643" class="t s5_643">processor to detect the exact instruction that caused a data breakpoint condition. For backward and forward </span>
<span id="tp_643" class="t s5_643">compatibility with other Intel processors, we recommend that the LE and GE flags be set to 1 if exact </span>
<span id="tq_643" class="t s5_643">breakpoints are required. </span>
<span id="tr_643" class="t s3_643">• </span><span id="ts_643" class="t s4_643">RTM (restricted transactional memory) flag (bit 11) </span><span id="tt_643" class="t s5_643">— Enables (when set) advanced debugging of RTM </span>
<span id="tu_643" class="t s5_643">transactional regions (see Section 18.3.3). This advanced debugging is enabled only if IA32_DEBUGCTL.RTM is </span>
<span id="tv_643" class="t s5_643">also set. </span>
<span id="tw_643" class="t s3_643">• </span><span id="tx_643" class="t s4_643">GD (general detect enable) flag (bit 13) — </span><span id="ty_643" class="t s5_643">Enables (when set) debug-register protection, which causes a </span>
<span id="tz_643" class="t s5_643">debug exception to be generated prior to any MOV instruction that accesses a debug register. When such a </span>
<span id="t10_643" class="t s5_643">condition is detected, the BD flag in debug status register DR6 is set prior to generating the exception. This </span>
<span id="t11_643" class="t s5_643">condition is provided to support in-circuit emulators. </span>
<span id="t12_643" class="t s5_643">When the emulator needs to access the debug registers, emulator software can set the GD flag to prevent </span>
<span id="t13_643" class="t s5_643">interference from the program currently executing on the processor. </span>
<span id="t14_643" class="t s5_643">The processor clears the GD flag upon entering to the debug exception handler, to allow the handler access to </span>
<span id="t15_643" class="t s5_643">the debug registers. </span>
<span id="t16_643" class="t s3_643">• </span><span id="t17_643" class="t s4_643">R/W0 through R/W3 (read/write) fields (bits 16, 17, 20, 21, 24, 25, 28, and 29) — </span><span id="t18_643" class="t s5_643">Specifies the </span>
<span id="t19_643" class="t s5_643">breakpoint condition for the corresponding breakpoint. The DE (debug extensions) flag in control register CR4 </span>
<span id="t1a_643" class="t s5_643">determines how the bits in the R/W</span><span id="t1b_643" class="t s6_643">n </span><span id="t1c_643" class="t s5_643">fields are interpreted. When the DE flag is set, the processor interprets </span>
<span id="t1d_643" class="t s5_643">bits as follows: </span>
<span id="t1e_643" class="t s5_643">00 — Break on instruction execution only. </span>
<span id="t1f_643" class="t s5_643">01 — Break on data writes only. </span>
<span id="t1g_643" class="t s5_643">10 — Break on I/O reads or writes. </span>
<span id="t1h_643" class="t s5_643">11 — Break on data reads or writes but not instruction fetches. </span>
<span id="t1i_643" class="t s5_643">When the DE flag is clear, the processor interprets the R/W</span><span id="t1j_643" class="t s6_643">n </span><span id="t1k_643" class="t s5_643">bits the same as for the Intel386™ and Intel486™ </span>
<span id="t1l_643" class="t s5_643">processors, which is as follows: </span>
<span id="t1m_643" class="t s5_643">00 — Break on instruction execution only. </span>
<span id="t1n_643" class="t s5_643">01 — Break on data writes only. </span>
<span id="t1o_643" class="t s5_643">10 — Undefined. </span>
<span id="t1p_643" class="t s5_643">11 — Break on data reads or writes but not instruction fetches. </span>
<span id="t1q_643" class="t s3_643">• </span><span id="t1r_643" class="t s4_643">LEN0 through LEN3 (Length) fields (bits 18, 19, 22, 23, 26, 27, 30, and 31) — </span><span id="t1s_643" class="t s5_643">Specify the size of the </span>
<span id="t1t_643" class="t s5_643">memory location at the address specified in the corresponding breakpoint address register (DR0 through DR3). </span>
<span id="t1u_643" class="t s5_643">These fields are interpreted as follows: </span>
<span id="t1v_643" class="t s5_643">00 — 1-byte length. </span>
<span id="t1w_643" class="t s5_643">01 — 2-byte length. </span>
<span id="t1x_643" class="t s5_643">10 — Undefined (or 8 byte length, see note below). </span>
<span id="t1y_643" class="t s5_643">11 — 4-byte length. </span>
<span id="t1z_643" class="t s5_643">If the corresponding RW</span><span id="t20_643" class="t s6_643">n </span><span id="t21_643" class="t s5_643">field in register DR7 is 00 (instruction execution), then the LEN</span><span id="t22_643" class="t s6_643">n </span><span id="t23_643" class="t s5_643">field should also be 00. </span>
<span id="t24_643" class="t s5_643">The effect of using other lengths is undefined. See Section 18.2.5, “Breakpoint Field Recognition,” below. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
