#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat May 21 17:49:50 2022
# Process ID: 13588
# Current directory: C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20172 C:\Users\Ziyueshi\Desktop\大二下\数字设计\实验3\dig_clock\dig_clock.xpr
# Log file: C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/vivado.log
# Journal file: C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv w ]
add_files C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv
close [ open C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv w ]
add_files C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv
close [ open C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv w ]
add_files C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv
close [ open C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv w ]
add_files C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv
close [ open C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv w ]
add_files C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv
close [ open C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_sec.sv w ]
add_files C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_sec.sv
update_compile_order -fileset sources_1
update_ip_catalog
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name bin2bcd -vendor xilinx.com -library user -version 1.0 -module_name bin2bcd_0 -dir c:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1
generate_target {instantiation_template} [get_files c:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd_0.xci]
catch { config_ip_cache -export [get_ips -all bin2bcd_0] }
export_ip_user_files -of_objects [get_files c:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd_0.xci]
launch_runs -jobs 3 bin2bcd_0_synth_1
export_simulation -of_objects [get_files c:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd_0.xci] -directory C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.ip_user_files -ipstatic_source_dir C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.cache/compile_simlib/modelsim} {questa=C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.cache/compile_simlib/questa} {riviera=C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.cache/compile_simlib/riviera} {activehdl=C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs bin2bcd_0_synth_1]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv w ]
add_files -fileset sim_1 C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source dig_clock_tb.tcl
close_sim
launch_simulation
source dig_clock_tb.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
update_compile_order -fileset sources_1
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 3}
add_wave {{/dig_clock_tb/d0/clock/enableclock}} 
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
run all
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sec_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
relaunch_sim
close_sim
launch_simulation
source sec_tb.tcl
run all
close_sim
launch_simulation
source sec_tb.tcl
run all
relaunch_sim
run all
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top dig_clock_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
run all
close_sim
launch_simulation
source dig_clock_tb.tcl
run all
close_sim
launch_simulation
source dig_clock_tb.tcl
run all
run all
close_sim
reset_run bin2bcd_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
reset_run bin2bcd_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run bin2bcd_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
