Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon May 21 19:03:18 2018
| Host         : Jack-GL552VW running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+-------------------+-------------------------------+------------------+----------------+
|           Clock Signal          |   Enable Signal   |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+---------------------------------+-------------------+-------------------------------+------------------+----------------+
|  clk_wiz_0_inst/position_reg[0] |                   |                               |                1 |              1 |
|  lopt_1                         |                   | rst_IBUF                      |                2 |              2 |
|  clk_wiz_0_inst/position_reg[0] | FSM_inst/E[0]     | rst_IBUF                      |                2 |              8 |
|  lopt_1                         |                   |                               |                7 |             10 |
|  lopt_1                         |                   | vga_inst/pixel_cnt[9]_i_1_n_0 |                6 |             10 |
|  lopt_1                         | vga_inst/line_cnt | vga_inst/line_cnt[9]_i_1_n_0  |                3 |             10 |
|  clk_IBUF_BUFG                  |                   |                               |                6 |             22 |
+---------------------------------+-------------------+-------------------------------+------------------+----------------+


