#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001710aba46a0 .scope module, "cpu" "cpu" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
v000001710b62f790_0 .net "ALUIn2", 31 0, v000001710b62f5b0_0;  1 drivers
v000001710b630190_0 .net "ALUSrc", 0 0, L_000001710b6d8d70;  1 drivers
v000001710b62f830_0 .net "ALUctr", 2 0, L_000001710b6e0c00;  1 drivers
v000001710b62fdd0_0 .net "ALUout", 31 0, v000001710b526c00_0;  1 drivers
o000001710b58c0d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001710b62e070_0 .net "DataOut", 31 0, o000001710b58c0d8;  0 drivers
v000001710b62dfd0_0 .net "ExtOp", 0 0, L_000001710b6d76b0;  1 drivers
v000001710b62f470_0 .net "Imm16", 15 0, L_000001710b62f150;  1 drivers
v000001710b62f510_0 .net "Imm32", 31 0, L_000001710b6e0660;  1 drivers
o000001710b58cf18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001710b62f8d0_0 .net "Inst", 31 0, o000001710b58cf18;  0 drivers
o000001710b58be08 .functor BUFZ 1, C4<z>; HiZ drive
v000001710b6302d0_0 .net "MemToReg", 0 0, o000001710b58be08;  0 drivers
v000001710b62e7f0_0 .net "MemWr", 0 0, L_000001710b6dfbc0;  1 drivers
v000001710b62f970_0 .net "Rd", 4 0, L_000001710b62e110;  1 drivers
v000001710b62de90_0 .net "RegDst", 0 0, L_000001710b326630;  1 drivers
v000001710b62e390_0 .net "RegWr", 0 0, L_000001710b6d8d00;  1 drivers
v000001710b62eed0_0 .net "Rs", 4 0, L_000001710b62fa10;  1 drivers
v000001710b62e890_0 .net "Rt", 4 0, L_000001710b62f650;  1 drivers
v000001710b62ef70_0 .net "Rw", 4 0, L_000001710b6e0200;  1 drivers
L_000001710b687ea0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001710b62f010_0 .net/2u *"_ivl_14", 30 0, L_000001710b687ea0;  1 drivers
o000001710b3d8978 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001710b62db70_0 .net "busA", 31 0, o000001710b3d8978;  0 drivers
o000001710b58c288 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001710b62fe70_0 .net "busB", 31 0, o000001710b58c288;  0 drivers
v000001710b62dc10_0 .net "busW", 31 0, v000001710b62d670_0;  1 drivers
o000001710b58c2b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001710b62dcb0_0 .net "clk", 0 0, o000001710b58c2b8;  0 drivers
v000001710b62e570_0 .net "cout", 0 0, v000001710b5288c0_0;  1 drivers
v000001710b62dd50_0 .net "equal", 0 0, v000001710b52c6a0_0;  1 drivers
v000001710b62e930_0 .net "nPC_sel", 0 0, L_000001710b6d7cd0;  1 drivers
v000001710b62f0b0_0 .net "ovf", 0 0, v000001710b52ac60_0;  1 drivers
v000001710b62e6b0_0 .net "shamt", 4 0, L_000001710b62fc90;  1 drivers
v000001710b62ddf0_0 .net "sign", 0 0, L_000001710b704380;  1 drivers
L_000001710b62f650 .part o000001710b58cf18, 21, 5;
L_000001710b62fa10 .part o000001710b58cf18, 16, 5;
L_000001710b62e110 .part o000001710b58cf18, 11, 5;
L_000001710b62f150 .part o000001710b58cf18, 0, 16;
L_000001710b62fc90 .part o000001710b58cf18, 6, 5;
L_000001710b6e02a0 .part o000001710b58cf18, 26, 6;
L_000001710b6e07a0 .part o000001710b58cf18, 0, 6;
L_000001710b6e08e0 .concat [ 1 31 0 0], L_000001710b6d8d70, L_000001710b687ea0;
L_000001710b704380 .part v000001710b526c00_0, 31, 1;
S_000001710aba4830 .scope module, "alu1" "ALU" 2 37, 3 12 0, S_000001710aba46a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ctrl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /INPUT 5 "shamt";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "ovf";
    .port_info 6 /OUTPUT 1 "ze";
    .port_info 7 /OUTPUT 32 "R";
L_000001710b6d8520 .functor BUFZ 5, L_000001710b62fc90, C4<00000>, C4<00000>, C4<00000>;
v000001710b60ba70_0 .net "A", 31 0, o000001710b3d8978;  alias, 0 drivers
v000001710b60d190_0 .net "B", 31 0, v000001710b62f5b0_0;  alias, 1 drivers
v000001710b60bb10_0 .net "R", 31 0, v000001710b526c00_0;  alias, 1 drivers
L_000001710b687fc0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001710b60b930_0 .net/2u *"_ivl_13", 26 0, L_000001710b687fc0;  1 drivers
v000001710b60c1f0_0 .net *"_ivl_9", 4 0, L_000001710b6d8520;  1 drivers
v000001710b60b250_0 .net "and_z", 31 0, L_000001710b7788e0;  1 drivers
v000001710b60afd0_0 .net "and_ze", 0 0, L_000001710b771b10;  1 drivers
v000001710b60bc50_0 .net "cout", 0 0, v000001710b5288c0_0;  alias, 1 drivers
v000001710b60d2d0_0 .net "ctrl", 2 0, L_000001710b6e0c00;  alias, 1 drivers
v000001710b60bd90_0 .net "fa_cout", 0 0, L_000001710b754db0;  1 drivers
v000001710b60c510_0 .net "fa_ovf", 0 0, L_000001710b754cd0;  1 drivers
v000001710b60ce70_0 .net "fa_ucout", 0 0, L_000001710b759f80;  1 drivers
v000001710b60acb0_0 .net "fa_uovf", 0 0, L_000001710b75aca0;  1 drivers
v000001710b60c5b0_0 .net "fa_uz", 31 0, L_000001710b6eade0;  1 drivers
v000001710b60bed0_0 .net "fa_uze", 0 0, L_000001710b75bb80;  1 drivers
v000001710b60c290_0 .net "fa_z", 31 0, L_000001710b6e4c60;  1 drivers
v000001710b60adf0_0 .net "fa_ze", 0 0, L_000001710b7576d0;  1 drivers
v000001710b60b750_0 .net "or_z", 31 0, L_000001710b7732b0;  1 drivers
v000001710b60cab0_0 .net "or_ze", 0 0, L_000001710b772520;  1 drivers
v000001710b60b2f0_0 .net "ovf", 0 0, v000001710b52ac60_0;  alias, 1 drivers
v000001710b60c650_0 .net "shamt", 4 0, L_000001710b62fc90;  alias, 1 drivers
v000001710b60b4d0_0 .net "shiftL", 31 0, L_000001710b6e0020;  1 drivers
v000001710b60bf70_0 .net "sll_R", 31 0, L_000001710b6ff420;  1 drivers
v000001710b60c150_0 .net "sll_ze", 0 0, L_000001710b7971e0;  1 drivers
v000001710b60cb50_0 .net "slt_R", 31 0, L_000001710b6fa2e0;  1 drivers
v000001710b60ae90_0 .net "slt_ovf", 0 0, L_000001710b78f370;  1 drivers
v000001710b60b390_0 .net "slt_signed_R", 31 0, L_000001710b6fea20;  1 drivers
v000001710b60c330_0 .net "slt_signed_ovf", 0 0, L_000001710b794a80;  1 drivers
v000001710b60b890_0 .net "slt_signed_ze", 0 0, L_000001710b798210;  1 drivers
v000001710b60c790_0 .net "slt_ze", 0 0, L_000001710b796e60;  1 drivers
v000001710b60c8d0_0 .net "sub_borrow", 0 0, L_000001710b778560;  1 drivers
v000001710b60cbf0_0 .net "sub_ovf", 0 0, L_000001710b7778b0;  1 drivers
v000001710b60cc90_0 .net "sub_z", 31 0, L_000001710b6ef480;  1 drivers
v000001710b60cd30_0 .net "sub_ze", 0 0, L_000001710b779600;  1 drivers
L_000001710b687ee8 .functor BUFT 1, C4<00000000000000000000000000111010>, C4<0>, C4<0>, C4<0>;
v000001710b60f530_0 .net "temp", 31 0, L_000001710b687ee8;  1 drivers
L_000001710b687f78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001710b60fa30_0 .net "temp_cout", 0 0, L_000001710b687f78;  1 drivers
L_000001710b687f30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001710b60e3b0_0 .net "temp_ze", 0 0, L_000001710b687f30;  1 drivers
v000001710b60e270_0 .net "ze", 0 0, v000001710b52c6a0_0;  alias, 1 drivers
L_000001710b6e0020 .concat8 [ 5 27 0 0], L_000001710b6d8520, L_000001710b687fc0;
S_000001710abc5550 .scope module, "FA" "full_adder_32bit" 3 59, 4 1 0, S_000001710aba4830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x";
    .port_info 1 /INPUT 32 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "z";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "ovf";
L_000001710b754db0 .functor BUFZ 1, L_000001710b755440, C4<0>, C4<0>, C4<0>;
L_000001710b688008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001710b438a20_0 .net "cin", 0 0, L_000001710b688008;  1 drivers
v000001710b439c40_0 .net "cout", 0 0, L_000001710b754db0;  alias, 1 drivers
v000001710b439ce0_0 .net "ovf", 0 0, L_000001710b754cd0;  alias, 1 drivers
v000001710b439560_0 .net "t", 31 1, L_000001710b6e6a60;  1 drivers
v000001710b439740_0 .net "t_out", 0 0, L_000001710b755440;  1 drivers
v000001710b438fc0_0 .net "x", 31 0, o000001710b3d8978;  alias, 0 drivers
v000001710b4392e0_0 .net "y", 31 0, v000001710b62f5b0_0;  alias, 1 drivers
v000001710b43b0e0_0 .net "z", 31 0, L_000001710b6e4c60;  alias, 1 drivers
L_000001710b6e17e0 .part o000001710b3d8978, 1, 1;
L_000001710b6e00c0 .part v000001710b62f5b0_0, 1, 1;
L_000001710b6dfda0 .part L_000001710b6e6a60, 0, 1;
L_000001710b6e0160 .part o000001710b3d8978, 2, 1;
L_000001710b6e0e80 .part v000001710b62f5b0_0, 2, 1;
L_000001710b6e0340 .part L_000001710b6e6a60, 1, 1;
L_000001710b6e2280 .part o000001710b3d8978, 3, 1;
L_000001710b6e1060 .part v000001710b62f5b0_0, 3, 1;
L_000001710b6e0ac0 .part L_000001710b6e6a60, 2, 1;
L_000001710b6e0700 .part o000001710b3d8978, 4, 1;
L_000001710b6e12e0 .part v000001710b62f5b0_0, 4, 1;
L_000001710b6dfc60 .part L_000001710b6e6a60, 3, 1;
L_000001710b6e14c0 .part o000001710b3d8978, 5, 1;
L_000001710b6e1560 .part v000001710b62f5b0_0, 5, 1;
L_000001710b6e1600 .part L_000001710b6e6a60, 4, 1;
L_000001710b6dfd00 .part o000001710b3d8978, 6, 1;
L_000001710b6e1740 .part v000001710b62f5b0_0, 6, 1;
L_000001710b6e1880 .part L_000001710b6e6a60, 5, 1;
L_000001710b6e19c0 .part o000001710b3d8978, 7, 1;
L_000001710b6e1920 .part v000001710b62f5b0_0, 7, 1;
L_000001710b6e1b00 .part L_000001710b6e6a60, 6, 1;
L_000001710b6e1ba0 .part o000001710b3d8978, 8, 1;
L_000001710b6e1c40 .part v000001710b62f5b0_0, 8, 1;
L_000001710b6e1ce0 .part L_000001710b6e6a60, 7, 1;
L_000001710b6e1d80 .part o000001710b3d8978, 9, 1;
L_000001710b6e1e20 .part v000001710b62f5b0_0, 9, 1;
L_000001710b6e1ec0 .part L_000001710b6e6a60, 8, 1;
L_000001710b6e1f60 .part o000001710b3d8978, 10, 1;
L_000001710b6e4260 .part v000001710b62f5b0_0, 10, 1;
L_000001710b6e3680 .part L_000001710b6e6a60, 9, 1;
L_000001710b6e3540 .part o000001710b3d8978, 11, 1;
L_000001710b6e3900 .part v000001710b62f5b0_0, 11, 1;
L_000001710b6e35e0 .part L_000001710b6e6a60, 10, 1;
L_000001710b6e2be0 .part o000001710b3d8978, 12, 1;
L_000001710b6e4580 .part v000001710b62f5b0_0, 12, 1;
L_000001710b6e2a00 .part L_000001710b6e6a60, 11, 1;
L_000001710b6e3220 .part o000001710b3d8978, 13, 1;
L_000001710b6e2c80 .part v000001710b62f5b0_0, 13, 1;
L_000001710b6e3360 .part L_000001710b6e6a60, 12, 1;
L_000001710b6e48a0 .part o000001710b3d8978, 14, 1;
L_000001710b6e2820 .part v000001710b62f5b0_0, 14, 1;
L_000001710b6e3180 .part L_000001710b6e6a60, 13, 1;
L_000001710b6e2dc0 .part o000001710b3d8978, 15, 1;
L_000001710b6e4300 .part v000001710b62f5b0_0, 15, 1;
L_000001710b6e4800 .part L_000001710b6e6a60, 14, 1;
L_000001710b6e2e60 .part o000001710b3d8978, 16, 1;
L_000001710b6e4940 .part v000001710b62f5b0_0, 16, 1;
L_000001710b6e4760 .part L_000001710b6e6a60, 15, 1;
L_000001710b6e4620 .part o000001710b3d8978, 17, 1;
L_000001710b6e28c0 .part v000001710b62f5b0_0, 17, 1;
L_000001710b6e44e0 .part L_000001710b6e6a60, 16, 1;
L_000001710b6e25a0 .part o000001710b3d8978, 18, 1;
L_000001710b6e49e0 .part v000001710b62f5b0_0, 18, 1;
L_000001710b6e2aa0 .part L_000001710b6e6a60, 17, 1;
L_000001710b6e39a0 .part o000001710b3d8978, 19, 1;
L_000001710b6e2780 .part v000001710b62f5b0_0, 19, 1;
L_000001710b6e23c0 .part L_000001710b6e6a60, 18, 1;
L_000001710b6e2960 .part o000001710b3d8978, 20, 1;
L_000001710b6e2f00 .part v000001710b62f5b0_0, 20, 1;
L_000001710b6e4a80 .part L_000001710b6e6a60, 19, 1;
L_000001710b6e3a40 .part o000001710b3d8978, 21, 1;
L_000001710b6e2fa0 .part v000001710b62f5b0_0, 21, 1;
L_000001710b6e32c0 .part L_000001710b6e6a60, 20, 1;
L_000001710b6e2b40 .part o000001710b3d8978, 22, 1;
L_000001710b6e3720 .part v000001710b62f5b0_0, 22, 1;
L_000001710b6e2320 .part L_000001710b6e6a60, 21, 1;
L_000001710b6e2500 .part o000001710b3d8978, 23, 1;
L_000001710b6e3400 .part v000001710b62f5b0_0, 23, 1;
L_000001710b6e3040 .part L_000001710b6e6a60, 22, 1;
L_000001710b6e46c0 .part o000001710b3d8978, 24, 1;
L_000001710b6e2d20 .part v000001710b62f5b0_0, 24, 1;
L_000001710b6e4440 .part L_000001710b6e6a60, 23, 1;
L_000001710b6e2460 .part o000001710b3d8978, 25, 1;
L_000001710b6e43a0 .part v000001710b62f5b0_0, 25, 1;
L_000001710b6e2640 .part L_000001710b6e6a60, 24, 1;
L_000001710b6e26e0 .part o000001710b3d8978, 26, 1;
L_000001710b6e30e0 .part v000001710b62f5b0_0, 26, 1;
L_000001710b6e3ae0 .part L_000001710b6e6a60, 25, 1;
L_000001710b6e34a0 .part o000001710b3d8978, 27, 1;
L_000001710b6e37c0 .part v000001710b62f5b0_0, 27, 1;
L_000001710b6e3860 .part L_000001710b6e6a60, 26, 1;
L_000001710b6e3b80 .part o000001710b3d8978, 28, 1;
L_000001710b6e3c20 .part v000001710b62f5b0_0, 28, 1;
L_000001710b6e3cc0 .part L_000001710b6e6a60, 27, 1;
L_000001710b6e3d60 .part o000001710b3d8978, 29, 1;
L_000001710b6e3e00 .part v000001710b62f5b0_0, 29, 1;
L_000001710b6e3ea0 .part L_000001710b6e6a60, 28, 1;
L_000001710b6e3f40 .part o000001710b3d8978, 30, 1;
L_000001710b6e3fe0 .part v000001710b62f5b0_0, 30, 1;
L_000001710b6e4080 .part L_000001710b6e6a60, 29, 1;
L_000001710b6e4120 .part o000001710b3d8978, 0, 1;
L_000001710b6e41c0 .part v000001710b62f5b0_0, 0, 1;
LS_000001710b6e6a60_0_0 .concat8 [ 1 1 1 1], L_000001710b754c60, L_000001710b6d8670, L_000001710b6d8600, L_000001710b6d7b80;
LS_000001710b6e6a60_0_4 .concat8 [ 1 1 1 1], L_000001710b6d7fe0, L_000001710b6d8210, L_000001710b6d9c50, L_000001710b6d9cc0;
LS_000001710b6e6a60_0_8 .concat8 [ 1 1 1 1], L_000001710b6d9320, L_000001710b6d9710, L_000001710b6d99b0, L_000001710b6d9080;
LS_000001710b6e6a60_0_12 .concat8 [ 1 1 1 1], L_000001710b6d97f0, L_000001710b6d2b00, L_000001710b6d2240, L_000001710b6d2e10;
LS_000001710b6e6a60_0_16 .concat8 [ 1 1 1 1], L_000001710b6d30b0, L_000001710b6d2a90, L_000001710b6d2cc0, L_000001710b6d3510;
LS_000001710b6e6a60_0_20 .concat8 [ 1 1 1 1], L_000001710b6d2710, L_000001710b6d2ef0, L_000001710b6d3350, L_000001710b6d3040;
LS_000001710b6e6a60_0_24 .concat8 [ 1 1 1 1], L_000001710b6d37b0, L_000001710b6d1f30, L_000001710b7548e0, L_000001710b756010;
LS_000001710b6e6a60_0_28 .concat8 [ 1 1 1 0], L_000001710b754b10, L_000001710b754bf0, L_000001710b755210;
LS_000001710b6e6a60_1_0 .concat8 [ 4 4 4 4], LS_000001710b6e6a60_0_0, LS_000001710b6e6a60_0_4, LS_000001710b6e6a60_0_8, LS_000001710b6e6a60_0_12;
LS_000001710b6e6a60_1_4 .concat8 [ 4 4 4 3], LS_000001710b6e6a60_0_16, LS_000001710b6e6a60_0_20, LS_000001710b6e6a60_0_24, LS_000001710b6e6a60_0_28;
L_000001710b6e6a60 .concat8 [ 16 15 0 0], LS_000001710b6e6a60_1_0, LS_000001710b6e6a60_1_4;
L_000001710b6e5520 .part o000001710b3d8978, 31, 1;
L_000001710b6e71e0 .part v000001710b62f5b0_0, 31, 1;
L_000001710b6e6ba0 .part L_000001710b6e6a60, 30, 1;
LS_000001710b6e4c60_0_0 .concat8 [ 1 1 1 1], L_000001710b754aa0, L_000001710b6d8280, L_000001710b6d72c0, L_000001710b6d7e90;
LS_000001710b6e4c60_0_4 .concat8 [ 1 1 1 1], L_000001710b6d73a0, L_000001710b6d8130, L_000001710b6d82f0, L_000001710b6d94e0;
LS_000001710b6e4c60_0_8 .concat8 [ 1 1 1 1], L_000001710b6d9d30, L_000001710b6d8f30, L_000001710b6d9390, L_000001710b6d9010;
LS_000001710b6e4c60_0_12 .concat8 [ 1 1 1 1], L_000001710b6d9470, L_000001710b6d9860, L_000001710b6d25c0, L_000001710b6d27f0;
LS_000001710b6e4c60_0_16 .concat8 [ 1 1 1 1], L_000001710b6d21d0, L_000001710b6d26a0, L_000001710b6d2630, L_000001710b6d3660;
LS_000001710b6e4c60_0_20 .concat8 [ 1 1 1 1], L_000001710b6d20f0, L_000001710b6d35f0, L_000001710b6d3430, L_000001710b6d2fd0;
LS_000001710b6e4c60_0_24 .concat8 [ 1 1 1 1], L_000001710b6d34a0, L_000001710b6d2780, L_000001710b6d28d0, L_000001710b755ec0;
LS_000001710b6e4c60_0_28 .concat8 [ 1 1 1 1], L_000001710b754fe0, L_000001710b754f70, L_000001710b755600, L_000001710b754d40;
LS_000001710b6e4c60_1_0 .concat8 [ 4 4 4 4], LS_000001710b6e4c60_0_0, LS_000001710b6e4c60_0_4, LS_000001710b6e4c60_0_8, LS_000001710b6e4c60_0_12;
LS_000001710b6e4c60_1_4 .concat8 [ 4 4 4 4], LS_000001710b6e4c60_0_16, LS_000001710b6e4c60_0_20, LS_000001710b6e4c60_0_24, LS_000001710b6e4c60_0_28;
L_000001710b6e4c60 .concat8 [ 16 16 0 0], LS_000001710b6e4c60_1_0, LS_000001710b6e4c60_1_4;
L_000001710b6e70a0 .part L_000001710b6e6a60, 30, 1;
S_000001710abc56e0 .scope module, "fa0_map" "full_adder_1bit" 4 14, 5 4 0, S_000001710abc5550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b3b1c10_0 .net "and0", 0 0, L_000001710b755f30;  1 drivers
v000001710b3b1530_0 .net "and1", 0 0, L_000001710b754a30;  1 drivers
v000001710b3b2250_0 .net "c", 0 0, L_000001710b688008;  alias, 1 drivers
v000001710b3b0450_0 .net "cout", 0 0, L_000001710b754c60;  1 drivers
v000001710b3b1170_0 .net "x", 0 0, L_000001710b6e4120;  1 drivers
v000001710b3b0c70_0 .net "xor0", 0 0, L_000001710b754560;  1 drivers
v000001710b3b0bd0_0 .net "y", 0 0, L_000001710b6e41c0;  1 drivers
v000001710b3b0d10_0 .net "z", 0 0, L_000001710b754aa0;  1 drivers
S_000001710abc5870 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710abc56e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b755f30 .functor AND 1, L_000001710b6e4120, L_000001710b6e41c0, C4<1>, C4<1>;
v000001710b3b0590_0 .net "x", 0 0, L_000001710b6e4120;  alias, 1 drivers
v000001710b3b0090_0 .net "y", 0 0, L_000001710b6e41c0;  alias, 1 drivers
v000001710b3b03b0_0 .net "z", 0 0, L_000001710b755f30;  alias, 1 drivers
S_000001710ab9ed70 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710abc56e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b754a30 .functor AND 1, L_000001710b754560, L_000001710b688008, C4<1>, C4<1>;
v000001710b3b1350_0 .net "x", 0 0, L_000001710b754560;  alias, 1 drivers
v000001710b3b1850_0 .net "y", 0 0, L_000001710b688008;  alias, 1 drivers
v000001710b3b22f0_0 .net "z", 0 0, L_000001710b754a30;  alias, 1 drivers
S_000001710ab9ef00 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710abc56e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b754c60 .functor OR 1, L_000001710b755f30, L_000001710b754a30, C4<0>, C4<0>;
v000001710b3b0ef0_0 .net "x", 0 0, L_000001710b755f30;  alias, 1 drivers
v000001710b3b1a30_0 .net "y", 0 0, L_000001710b754a30;  alias, 1 drivers
v000001710b3b1210_0 .net "z", 0 0, L_000001710b754c60;  alias, 1 drivers
S_000001710ab9f090 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710abc56e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b754560 .functor XOR 1, L_000001710b6e4120, L_000001710b6e41c0, C4<0>, C4<0>;
v000001710b3b1030_0 .net "x", 0 0, L_000001710b6e4120;  alias, 1 drivers
v000001710b3b09f0_0 .net "y", 0 0, L_000001710b6e41c0;  alias, 1 drivers
v000001710b3b1b70_0 .net "z", 0 0, L_000001710b754560;  alias, 1 drivers
S_000001710ac5d9c0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710abc56e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b754aa0 .functor XOR 1, L_000001710b754560, L_000001710b688008, C4<0>, C4<0>;
v000001710b3b1ad0_0 .net "x", 0 0, L_000001710b754560;  alias, 1 drivers
v000001710b3b21b0_0 .net "y", 0 0, L_000001710b688008;  alias, 1 drivers
v000001710b3b2430_0 .net "z", 0 0, L_000001710b754aa0;  alias, 1 drivers
S_000001710ac5db50 .scope module, "fa2_map" "full_adder_1bit" 4 21, 5 4 0, S_000001710abc5550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b3b18f0_0 .net "and0", 0 0, L_000001710b755e50;  1 drivers
v000001710b3afe10_0 .net "and1", 0 0, L_000001710b755360;  1 drivers
v000001710b3b10d0_0 .net "c", 0 0, L_000001710b6e6ba0;  1 drivers
v000001710b3b0e50_0 .net "cout", 0 0, L_000001710b755440;  alias, 1 drivers
v000001710b3b0630_0 .net "x", 0 0, L_000001710b6e5520;  1 drivers
v000001710b3b1990_0 .net "xor0", 0 0, L_000001710b755750;  1 drivers
v000001710b3b1490_0 .net "y", 0 0, L_000001710b6e71e0;  1 drivers
v000001710b3b06d0_0 .net "z", 0 0, L_000001710b754d40;  1 drivers
S_000001710ac5dce0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710ac5db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b755e50 .functor AND 1, L_000001710b6e5520, L_000001710b6e71e0, C4<1>, C4<1>;
v000001710b3b0a90_0 .net "x", 0 0, L_000001710b6e5520;  alias, 1 drivers
v000001710b3b1df0_0 .net "y", 0 0, L_000001710b6e71e0;  alias, 1 drivers
v000001710b3b2070_0 .net "z", 0 0, L_000001710b755e50;  alias, 1 drivers
S_000001710abc0230 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710ac5db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b755360 .functor AND 1, L_000001710b755750, L_000001710b6e6ba0, C4<1>, C4<1>;
v000001710b3b0db0_0 .net "x", 0 0, L_000001710b755750;  alias, 1 drivers
v000001710b3b13f0_0 .net "y", 0 0, L_000001710b6e6ba0;  alias, 1 drivers
v000001710b3afd70_0 .net "z", 0 0, L_000001710b755360;  alias, 1 drivers
S_000001710abc03c0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710ac5db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b755440 .functor OR 1, L_000001710b755e50, L_000001710b755360, C4<0>, C4<0>;
v000001710b3b2390_0 .net "x", 0 0, L_000001710b755e50;  alias, 1 drivers
v000001710b3b04f0_0 .net "y", 0 0, L_000001710b755360;  alias, 1 drivers
v000001710b3b01d0_0 .net "z", 0 0, L_000001710b755440;  alias, 1 drivers
S_000001710abc0550 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710ac5db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b755750 .functor XOR 1, L_000001710b6e5520, L_000001710b6e71e0, C4<0>, C4<0>;
v000001710b3b0270_0 .net "x", 0 0, L_000001710b6e5520;  alias, 1 drivers
v000001710b3afcd0_0 .net "y", 0 0, L_000001710b6e71e0;  alias, 1 drivers
v000001710b3b12b0_0 .net "z", 0 0, L_000001710b755750;  alias, 1 drivers
S_000001710ab95d20 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710ac5db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b754d40 .functor XOR 1, L_000001710b755750, L_000001710b6e6ba0, C4<0>, C4<0>;
v000001710b3b2110_0 .net "x", 0 0, L_000001710b755750;  alias, 1 drivers
v000001710b3b0310_0 .net "y", 0 0, L_000001710b6e6ba0;  alias, 1 drivers
v000001710b3b0b30_0 .net "z", 0 0, L_000001710b754d40;  alias, 1 drivers
S_000001710ab95eb0 .scope generate, "genblk1[1]" "genblk1[1]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34d120 .param/l "i" 0 4 17, +C4<01>;
S_000001710ab96040 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710ab95eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b3b0130_0 .net "and0", 0 0, L_000001710b6d7e20;  1 drivers
v000001710b3b2bb0_0 .net "and1", 0 0, L_000001710b6d7870;  1 drivers
v000001710b3b4870_0 .net "c", 0 0, L_000001710b6dfda0;  1 drivers
v000001710b3b3a10_0 .net "cout", 0 0, L_000001710b6d8670;  1 drivers
v000001710b3b2cf0_0 .net "x", 0 0, L_000001710b6e17e0;  1 drivers
v000001710b3b3b50_0 .net "xor0", 0 0, L_000001710b6d7720;  1 drivers
v000001710b3b2930_0 .net "y", 0 0, L_000001710b6e00c0;  1 drivers
v000001710b3b4050_0 .net "z", 0 0, L_000001710b6d8280;  1 drivers
S_000001710b41e3f0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710ab96040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7e20 .functor AND 1, L_000001710b6e17e0, L_000001710b6e00c0, C4<1>, C4<1>;
v000001710b3b15d0_0 .net "x", 0 0, L_000001710b6e17e0;  alias, 1 drivers
v000001710b3afeb0_0 .net "y", 0 0, L_000001710b6e00c0;  alias, 1 drivers
v000001710b3b1cb0_0 .net "z", 0 0, L_000001710b6d7e20;  alias, 1 drivers
S_000001710b41e580 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710ab96040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7870 .functor AND 1, L_000001710b6d7720, L_000001710b6dfda0, C4<1>, C4<1>;
v000001710b3b1670_0 .net "x", 0 0, L_000001710b6d7720;  alias, 1 drivers
v000001710b3b1710_0 .net "y", 0 0, L_000001710b6dfda0;  alias, 1 drivers
v000001710b3b1f30_0 .net "z", 0 0, L_000001710b6d7870;  alias, 1 drivers
S_000001710b41ea30 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710ab96040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8670 .functor OR 1, L_000001710b6d7e20, L_000001710b6d7870, C4<0>, C4<0>;
v000001710b3b17b0_0 .net "x", 0 0, L_000001710b6d7e20;  alias, 1 drivers
v000001710b3aff50_0 .net "y", 0 0, L_000001710b6d7870;  alias, 1 drivers
v000001710b3b0810_0 .net "z", 0 0, L_000001710b6d8670;  alias, 1 drivers
S_000001710b41e710 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710ab96040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7720 .functor XOR 1, L_000001710b6e17e0, L_000001710b6e00c0, C4<0>, C4<0>;
v000001710b3b0770_0 .net "x", 0 0, L_000001710b6e17e0;  alias, 1 drivers
v000001710b3b08b0_0 .net "y", 0 0, L_000001710b6e00c0;  alias, 1 drivers
v000001710b3b1d50_0 .net "z", 0 0, L_000001710b6d7720;  alias, 1 drivers
S_000001710b41e260 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710ab96040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8280 .functor XOR 1, L_000001710b6d7720, L_000001710b6dfda0, C4<0>, C4<0>;
v000001710b3b1e90_0 .net "x", 0 0, L_000001710b6d7720;  alias, 1 drivers
v000001710b3afff0_0 .net "y", 0 0, L_000001710b6dfda0;  alias, 1 drivers
v000001710b3b1fd0_0 .net "z", 0 0, L_000001710b6d8280;  alias, 1 drivers
S_000001710b41e8a0 .scope generate, "genblk1[2]" "genblk1[2]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34cda0 .param/l "i" 0 4 17, +C4<010>;
S_000001710b41ebc0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b41e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b3b49b0_0 .net "and0", 0 0, L_000001710b6d8590;  1 drivers
v000001710b3b2a70_0 .net "and1", 0 0, L_000001710b6d7790;  1 drivers
v000001710b3b45f0_0 .net "c", 0 0, L_000001710b6e0340;  1 drivers
v000001710b3b27f0_0 .net "cout", 0 0, L_000001710b6d8600;  1 drivers
v000001710b3b4370_0 .net "x", 0 0, L_000001710b6e0160;  1 drivers
v000001710b3b3c90_0 .net "xor0", 0 0, L_000001710b6d7aa0;  1 drivers
v000001710b3b4910_0 .net "y", 0 0, L_000001710b6e0e80;  1 drivers
v000001710b3b3e70_0 .net "z", 0 0, L_000001710b6d72c0;  1 drivers
S_000001710b41ed50 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b41ebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8590 .functor AND 1, L_000001710b6e0160, L_000001710b6e0e80, C4<1>, C4<1>;
v000001710b3b3f10_0 .net "x", 0 0, L_000001710b6e0160;  alias, 1 drivers
v000001710b3b3510_0 .net "y", 0 0, L_000001710b6e0e80;  alias, 1 drivers
v000001710b3b3790_0 .net "z", 0 0, L_000001710b6d8590;  alias, 1 drivers
S_000001710b41eee0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b41ebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7790 .functor AND 1, L_000001710b6d7aa0, L_000001710b6e0340, C4<1>, C4<1>;
v000001710b3b40f0_0 .net "x", 0 0, L_000001710b6d7aa0;  alias, 1 drivers
v000001710b3b38d0_0 .net "y", 0 0, L_000001710b6e0340;  alias, 1 drivers
v000001710b3b4410_0 .net "z", 0 0, L_000001710b6d7790;  alias, 1 drivers
S_000001710b41e0d0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b41ebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8600 .functor OR 1, L_000001710b6d8590, L_000001710b6d7790, C4<0>, C4<0>;
v000001710b3b42d0_0 .net "x", 0 0, L_000001710b6d8590;  alias, 1 drivers
v000001710b3b3830_0 .net "y", 0 0, L_000001710b6d7790;  alias, 1 drivers
v000001710b3b35b0_0 .net "z", 0 0, L_000001710b6d8600;  alias, 1 drivers
S_000001710b4209e0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b41ebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7aa0 .functor XOR 1, L_000001710b6e0160, L_000001710b6e0e80, C4<0>, C4<0>;
v000001710b3b4190_0 .net "x", 0 0, L_000001710b6e0160;  alias, 1 drivers
v000001710b3b3ab0_0 .net "y", 0 0, L_000001710b6e0e80;  alias, 1 drivers
v000001710b3b4a50_0 .net "z", 0 0, L_000001710b6d7aa0;  alias, 1 drivers
S_000001710b420b70 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b41ebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d72c0 .functor XOR 1, L_000001710b6d7aa0, L_000001710b6e0340, C4<0>, C4<0>;
v000001710b3b2d90_0 .net "x", 0 0, L_000001710b6d7aa0;  alias, 1 drivers
v000001710b3b3bf0_0 .net "y", 0 0, L_000001710b6e0340;  alias, 1 drivers
v000001710b3b4230_0 .net "z", 0 0, L_000001710b6d72c0;  alias, 1 drivers
S_000001710b41fa40 .scope generate, "genblk1[3]" "genblk1[3]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34c6e0 .param/l "i" 0 4 17, +C4<011>;
S_000001710b41f0e0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b41fa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b3b3d30_0 .net "and0", 0 0, L_000001710b6d7b10;  1 drivers
v000001710b3b30b0_0 .net "and1", 0 0, L_000001710b6d7f70;  1 drivers
v000001710b3b3150_0 .net "c", 0 0, L_000001710b6e0ac0;  1 drivers
v000001710b3b2890_0 .net "cout", 0 0, L_000001710b6d7b80;  1 drivers
v000001710b3b3dd0_0 .net "x", 0 0, L_000001710b6e2280;  1 drivers
v000001710b3b2610_0 .net "xor0", 0 0, L_000001710b6d78e0;  1 drivers
v000001710b3b3fb0_0 .net "y", 0 0, L_000001710b6e1060;  1 drivers
v000001710b3b2ed0_0 .net "z", 0 0, L_000001710b6d7e90;  1 drivers
S_000001710b420d00 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b41f0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7b10 .functor AND 1, L_000001710b6e2280, L_000001710b6e1060, C4<1>, C4<1>;
v000001710b3b4af0_0 .net "x", 0 0, L_000001710b6e2280;  alias, 1 drivers
v000001710b3b2c50_0 .net "y", 0 0, L_000001710b6e1060;  alias, 1 drivers
v000001710b3b4690_0 .net "z", 0 0, L_000001710b6d7b10;  alias, 1 drivers
S_000001710b420080 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b41f0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7f70 .functor AND 1, L_000001710b6d78e0, L_000001710b6e0ac0, C4<1>, C4<1>;
v000001710b3b4b90_0 .net "x", 0 0, L_000001710b6d78e0;  alias, 1 drivers
v000001710b3b2f70_0 .net "y", 0 0, L_000001710b6e0ac0;  alias, 1 drivers
v000001710b3b4c30_0 .net "z", 0 0, L_000001710b6d7f70;  alias, 1 drivers
S_000001710b420e90 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b41f0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7b80 .functor OR 1, L_000001710b6d7b10, L_000001710b6d7f70, C4<0>, C4<0>;
v000001710b3b24d0_0 .net "x", 0 0, L_000001710b6d7b10;  alias, 1 drivers
v000001710b3b3970_0 .net "y", 0 0, L_000001710b6d7f70;  alias, 1 drivers
v000001710b3b4730_0 .net "z", 0 0, L_000001710b6d7b80;  alias, 1 drivers
S_000001710b420530 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b41f0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d78e0 .functor XOR 1, L_000001710b6e2280, L_000001710b6e1060, C4<0>, C4<0>;
v000001710b3b29d0_0 .net "x", 0 0, L_000001710b6e2280;  alias, 1 drivers
v000001710b3b3290_0 .net "y", 0 0, L_000001710b6e1060;  alias, 1 drivers
v000001710b3b2b10_0 .net "z", 0 0, L_000001710b6d78e0;  alias, 1 drivers
S_000001710b41f270 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b41f0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7e90 .functor XOR 1, L_000001710b6d78e0, L_000001710b6e0ac0, C4<0>, C4<0>;
v000001710b3b2570_0 .net "x", 0 0, L_000001710b6d78e0;  alias, 1 drivers
v000001710b3b2e30_0 .net "y", 0 0, L_000001710b6e0ac0;  alias, 1 drivers
v000001710b3b44b0_0 .net "z", 0 0, L_000001710b6d7e90;  alias, 1 drivers
S_000001710b41f400 .scope generate, "genblk1[4]" "genblk1[4]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34d4e0 .param/l "i" 0 4 17, +C4<0100>;
S_000001710b41f590 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b41f400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b3b6ad0_0 .net "and0", 0 0, L_000001710b6d7c60;  1 drivers
v000001710b3b5630_0 .net "and1", 0 0, L_000001710b6d8c20;  1 drivers
v000001710b3b4f50_0 .net "c", 0 0, L_000001710b6dfc60;  1 drivers
v000001710b3b5db0_0 .net "cout", 0 0, L_000001710b6d7fe0;  1 drivers
v000001710b3b5770_0 .net "x", 0 0, L_000001710b6e0700;  1 drivers
v000001710b3b6170_0 .net "xor0", 0 0, L_000001710b6d7330;  1 drivers
v000001710b3b6670_0 .net "y", 0 0, L_000001710b6e12e0;  1 drivers
v000001710b3b5f90_0 .net "z", 0 0, L_000001710b6d73a0;  1 drivers
S_000001710b41f720 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b41f590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7c60 .functor AND 1, L_000001710b6e0700, L_000001710b6e12e0, C4<1>, C4<1>;
v000001710b3b4550_0 .net "x", 0 0, L_000001710b6e0700;  alias, 1 drivers
v000001710b3b47d0_0 .net "y", 0 0, L_000001710b6e12e0;  alias, 1 drivers
v000001710b3b26b0_0 .net "z", 0 0, L_000001710b6d7c60;  alias, 1 drivers
S_000001710b420210 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b41f590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8c20 .functor AND 1, L_000001710b6d7330, L_000001710b6dfc60, C4<1>, C4<1>;
v000001710b3b2750_0 .net "x", 0 0, L_000001710b6d7330;  alias, 1 drivers
v000001710b3b3010_0 .net "y", 0 0, L_000001710b6dfc60;  alias, 1 drivers
v000001710b3b31f0_0 .net "z", 0 0, L_000001710b6d8c20;  alias, 1 drivers
S_000001710b41f8b0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b41f590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7fe0 .functor OR 1, L_000001710b6d7c60, L_000001710b6d8c20, C4<0>, C4<0>;
v000001710b3b3650_0 .net "x", 0 0, L_000001710b6d7c60;  alias, 1 drivers
v000001710b3b3330_0 .net "y", 0 0, L_000001710b6d8c20;  alias, 1 drivers
v000001710b3b33d0_0 .net "z", 0 0, L_000001710b6d7fe0;  alias, 1 drivers
S_000001710b41fbd0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b41f590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7330 .functor XOR 1, L_000001710b6e0700, L_000001710b6e12e0, C4<0>, C4<0>;
v000001710b3b3470_0 .net "x", 0 0, L_000001710b6e0700;  alias, 1 drivers
v000001710b3b36f0_0 .net "y", 0 0, L_000001710b6e12e0;  alias, 1 drivers
v000001710b3b60d0_0 .net "z", 0 0, L_000001710b6d7330;  alias, 1 drivers
S_000001710b41fd60 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b41f590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d73a0 .functor XOR 1, L_000001710b6d7330, L_000001710b6dfc60, C4<0>, C4<0>;
v000001710b3b56d0_0 .net "x", 0 0, L_000001710b6d7330;  alias, 1 drivers
v000001710b3b4eb0_0 .net "y", 0 0, L_000001710b6dfc60;  alias, 1 drivers
v000001710b3b7250_0 .net "z", 0 0, L_000001710b6d73a0;  alias, 1 drivers
S_000001710b41fef0 .scope generate, "genblk1[5]" "genblk1[5]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34de20 .param/l "i" 0 4 17, +C4<0101>;
S_000001710b4203a0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b41fef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b3b5810_0 .net "and0", 0 0, L_000001710b6d81a0;  1 drivers
v000001710b3b7430_0 .net "and1", 0 0, L_000001710b6d8750;  1 drivers
v000001710b3b58b0_0 .net "c", 0 0, L_000001710b6e1600;  1 drivers
v000001710b3b5950_0 .net "cout", 0 0, L_000001710b6d8210;  1 drivers
v000001710b3b5e50_0 .net "x", 0 0, L_000001710b6e14c0;  1 drivers
v000001710b3b6350_0 .net "xor0", 0 0, L_000001710b6d80c0;  1 drivers
v000001710b3b4cd0_0 .net "y", 0 0, L_000001710b6e1560;  1 drivers
v000001710b3b5b30_0 .net "z", 0 0, L_000001710b6d8130;  1 drivers
S_000001710b4206c0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4203a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d81a0 .functor AND 1, L_000001710b6e14c0, L_000001710b6e1560, C4<1>, C4<1>;
v000001710b3b53b0_0 .net "x", 0 0, L_000001710b6e14c0;  alias, 1 drivers
v000001710b3b7070_0 .net "y", 0 0, L_000001710b6e1560;  alias, 1 drivers
v000001710b3b6210_0 .net "z", 0 0, L_000001710b6d81a0;  alias, 1 drivers
S_000001710b420850 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4203a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8750 .functor AND 1, L_000001710b6d80c0, L_000001710b6e1600, C4<1>, C4<1>;
v000001710b3b72f0_0 .net "x", 0 0, L_000001710b6d80c0;  alias, 1 drivers
v000001710b3b71b0_0 .net "y", 0 0, L_000001710b6e1600;  alias, 1 drivers
v000001710b3b5270_0 .net "z", 0 0, L_000001710b6d8750;  alias, 1 drivers
S_000001710b421d70 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4203a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8210 .functor OR 1, L_000001710b6d81a0, L_000001710b6d8750, C4<0>, C4<0>;
v000001710b3b67b0_0 .net "x", 0 0, L_000001710b6d81a0;  alias, 1 drivers
v000001710b3b5450_0 .net "y", 0 0, L_000001710b6d8750;  alias, 1 drivers
v000001710b3b7110_0 .net "z", 0 0, L_000001710b6d8210;  alias, 1 drivers
S_000001710b422b80 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4203a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d80c0 .functor XOR 1, L_000001710b6e14c0, L_000001710b6e1560, C4<0>, C4<0>;
v000001710b3b4ff0_0 .net "x", 0 0, L_000001710b6e14c0;  alias, 1 drivers
v000001710b3b6850_0 .net "y", 0 0, L_000001710b6e1560;  alias, 1 drivers
v000001710b3b62b0_0 .net "z", 0 0, L_000001710b6d80c0;  alias, 1 drivers
S_000001710b4215a0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4203a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8130 .functor XOR 1, L_000001710b6d80c0, L_000001710b6e1600, C4<0>, C4<0>;
v000001710b3b7390_0 .net "x", 0 0, L_000001710b6d80c0;  alias, 1 drivers
v000001710b3b6b70_0 .net "y", 0 0, L_000001710b6e1600;  alias, 1 drivers
v000001710b3b6530_0 .net "z", 0 0, L_000001710b6d8130;  alias, 1 drivers
S_000001710b4223b0 .scope generate, "genblk1[6]" "genblk1[6]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34db60 .param/l "i" 0 4 17, +C4<0110>;
S_000001710b421410 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b4223b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b3b5d10_0 .net "and0", 0 0, L_000001710b6d86e0;  1 drivers
v000001710b3b5090_0 .net "and1", 0 0, L_000001710b6d87c0;  1 drivers
v000001710b3b6a30_0 .net "c", 0 0, L_000001710b6e1880;  1 drivers
v000001710b3b5ef0_0 .net "cout", 0 0, L_000001710b6d9c50;  1 drivers
v000001710b3b5130_0 .net "x", 0 0, L_000001710b6dfd00;  1 drivers
v000001710b3b51d0_0 .net "xor0", 0 0, L_000001710b6d8050;  1 drivers
v000001710b3b6710_0 .net "y", 0 0, L_000001710b6e1740;  1 drivers
v000001710b3b6c10_0 .net "z", 0 0, L_000001710b6d82f0;  1 drivers
S_000001710b421f00 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b421410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d86e0 .functor AND 1, L_000001710b6dfd00, L_000001710b6e1740, C4<1>, C4<1>;
v000001710b3b68f0_0 .net "x", 0 0, L_000001710b6dfd00;  alias, 1 drivers
v000001710b3b4d70_0 .net "y", 0 0, L_000001710b6e1740;  alias, 1 drivers
v000001710b3b6030_0 .net "z", 0 0, L_000001710b6d86e0;  alias, 1 drivers
S_000001710b422860 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b421410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d87c0 .functor AND 1, L_000001710b6d8050, L_000001710b6e1880, C4<1>, C4<1>;
v000001710b3b54f0_0 .net "x", 0 0, L_000001710b6d8050;  alias, 1 drivers
v000001710b3b63f0_0 .net "y", 0 0, L_000001710b6e1880;  alias, 1 drivers
v000001710b3b59f0_0 .net "z", 0 0, L_000001710b6d87c0;  alias, 1 drivers
S_000001710b422ea0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b421410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9c50 .functor OR 1, L_000001710b6d86e0, L_000001710b6d87c0, C4<0>, C4<0>;
v000001710b3b6490_0 .net "x", 0 0, L_000001710b6d86e0;  alias, 1 drivers
v000001710b3b5590_0 .net "y", 0 0, L_000001710b6d87c0;  alias, 1 drivers
v000001710b3b5bd0_0 .net "z", 0 0, L_000001710b6d9c50;  alias, 1 drivers
S_000001710b422540 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b421410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8050 .functor XOR 1, L_000001710b6dfd00, L_000001710b6e1740, C4<0>, C4<0>;
v000001710b3b5a90_0 .net "x", 0 0, L_000001710b6dfd00;  alias, 1 drivers
v000001710b3b6990_0 .net "y", 0 0, L_000001710b6e1740;  alias, 1 drivers
v000001710b3b5310_0 .net "z", 0 0, L_000001710b6d8050;  alias, 1 drivers
S_000001710b4218c0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b421410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d82f0 .functor XOR 1, L_000001710b6d8050, L_000001710b6e1880, C4<0>, C4<0>;
v000001710b3b5c70_0 .net "x", 0 0, L_000001710b6d8050;  alias, 1 drivers
v000001710b3b65d0_0 .net "y", 0 0, L_000001710b6e1880;  alias, 1 drivers
v000001710b3b4e10_0 .net "z", 0 0, L_000001710b6d82f0;  alias, 1 drivers
S_000001710b422d10 .scope generate, "genblk1[7]" "genblk1[7]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34d9e0 .param/l "i" 0 4 17, +C4<0111>;
S_000001710b4210f0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b422d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b3b7890_0 .net "and0", 0 0, L_000001710b6d9b70;  1 drivers
v000001710b3b8330_0 .net "and1", 0 0, L_000001710b6d9b00;  1 drivers
v000001710b3b7a70_0 .net "c", 0 0, L_000001710b6e1b00;  1 drivers
v000001710b3b7cf0_0 .net "cout", 0 0, L_000001710b6d9cc0;  1 drivers
v000001710b3b8150_0 .net "x", 0 0, L_000001710b6e19c0;  1 drivers
v000001710b3b77f0_0 .net "xor0", 0 0, L_000001710b6d92b0;  1 drivers
v000001710b3b7930_0 .net "y", 0 0, L_000001710b6e1920;  1 drivers
v000001710b3b8010_0 .net "z", 0 0, L_000001710b6d94e0;  1 drivers
S_000001710b421280 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4210f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9b70 .functor AND 1, L_000001710b6e19c0, L_000001710b6e1920, C4<1>, C4<1>;
v000001710b3b6cb0_0 .net "x", 0 0, L_000001710b6e19c0;  alias, 1 drivers
v000001710b3b6d50_0 .net "y", 0 0, L_000001710b6e1920;  alias, 1 drivers
v000001710b3b6df0_0 .net "z", 0 0, L_000001710b6d9b70;  alias, 1 drivers
S_000001710b422090 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4210f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9b00 .functor AND 1, L_000001710b6d92b0, L_000001710b6e1b00, C4<1>, C4<1>;
v000001710b3b6e90_0 .net "x", 0 0, L_000001710b6d92b0;  alias, 1 drivers
v000001710b3b6f30_0 .net "y", 0 0, L_000001710b6e1b00;  alias, 1 drivers
v000001710b3b6fd0_0 .net "z", 0 0, L_000001710b6d9b00;  alias, 1 drivers
S_000001710b421730 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4210f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9cc0 .functor OR 1, L_000001710b6d9b70, L_000001710b6d9b00, C4<0>, C4<0>;
v000001710b3b74d0_0 .net "x", 0 0, L_000001710b6d9b70;  alias, 1 drivers
v000001710b3b79d0_0 .net "y", 0 0, L_000001710b6d9b00;  alias, 1 drivers
v000001710b3b7ed0_0 .net "z", 0 0, L_000001710b6d9cc0;  alias, 1 drivers
S_000001710b421a50 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4210f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d92b0 .functor XOR 1, L_000001710b6e19c0, L_000001710b6e1920, C4<0>, C4<0>;
v000001710b3b7b10_0 .net "x", 0 0, L_000001710b6e19c0;  alias, 1 drivers
v000001710b3b76b0_0 .net "y", 0 0, L_000001710b6e1920;  alias, 1 drivers
v000001710b3b7570_0 .net "z", 0 0, L_000001710b6d92b0;  alias, 1 drivers
S_000001710b4226d0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4210f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d94e0 .functor XOR 1, L_000001710b6d92b0, L_000001710b6e1b00, C4<0>, C4<0>;
v000001710b3b81f0_0 .net "x", 0 0, L_000001710b6d92b0;  alias, 1 drivers
v000001710b3b7750_0 .net "y", 0 0, L_000001710b6e1b00;  alias, 1 drivers
v000001710b3b7d90_0 .net "z", 0 0, L_000001710b6d94e0;  alias, 1 drivers
S_000001710b421be0 .scope generate, "genblk1[8]" "genblk1[8]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34d160 .param/l "i" 0 4 17, +C4<01000>;
S_000001710b422220 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b421be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b3aa870_0 .net "and0", 0 0, L_000001710b6d98d0;  1 drivers
v000001710b3a90b0_0 .net "and1", 0 0, L_000001710b6d8ec0;  1 drivers
v000001710b3a96f0_0 .net "c", 0 0, L_000001710b6e1ce0;  1 drivers
v000001710b3a9790_0 .net "cout", 0 0, L_000001710b6d9320;  1 drivers
v000001710b3a86b0_0 .net "x", 0 0, L_000001710b6e1ba0;  1 drivers
v000001710b3aa050_0 .net "xor0", 0 0, L_000001710b6d8e50;  1 drivers
v000001710b3a9830_0 .net "y", 0 0, L_000001710b6e1c40;  1 drivers
v000001710b3a98d0_0 .net "z", 0 0, L_000001710b6d9d30;  1 drivers
S_000001710b4229f0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b422220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d98d0 .functor AND 1, L_000001710b6e1ba0, L_000001710b6e1c40, C4<1>, C4<1>;
v000001710b3b7610_0 .net "x", 0 0, L_000001710b6e1ba0;  alias, 1 drivers
v000001710b3b7f70_0 .net "y", 0 0, L_000001710b6e1c40;  alias, 1 drivers
v000001710b3b7bb0_0 .net "z", 0 0, L_000001710b6d98d0;  alias, 1 drivers
S_000001710b423a60 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b422220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8ec0 .functor AND 1, L_000001710b6d8e50, L_000001710b6e1ce0, C4<1>, C4<1>;
v000001710b3b7e30_0 .net "x", 0 0, L_000001710b6d8e50;  alias, 1 drivers
v000001710b3b7c50_0 .net "y", 0 0, L_000001710b6e1ce0;  alias, 1 drivers
v000001710b3b80b0_0 .net "z", 0 0, L_000001710b6d8ec0;  alias, 1 drivers
S_000001710b424b90 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b422220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9320 .functor OR 1, L_000001710b6d98d0, L_000001710b6d8ec0, C4<0>, C4<0>;
v000001710b3b8290_0 .net "x", 0 0, L_000001710b6d98d0;  alias, 1 drivers
v000001710b3a9510_0 .net "y", 0 0, L_000001710b6d8ec0;  alias, 1 drivers
v000001710b3a93d0_0 .net "z", 0 0, L_000001710b6d9320;  alias, 1 drivers
S_000001710b423740 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b422220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8e50 .functor XOR 1, L_000001710b6e1ba0, L_000001710b6e1c40, C4<0>, C4<0>;
v000001710b3a8930_0 .net "x", 0 0, L_000001710b6e1ba0;  alias, 1 drivers
v000001710b3aac30_0 .net "y", 0 0, L_000001710b6e1c40;  alias, 1 drivers
v000001710b3aaaf0_0 .net "z", 0 0, L_000001710b6d8e50;  alias, 1 drivers
S_000001710b423f10 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b422220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9d30 .functor XOR 1, L_000001710b6d8e50, L_000001710b6e1ce0, C4<0>, C4<0>;
v000001710b3a87f0_0 .net "x", 0 0, L_000001710b6d8e50;  alias, 1 drivers
v000001710b3a9970_0 .net "y", 0 0, L_000001710b6e1ce0;  alias, 1 drivers
v000001710b3a8bb0_0 .net "z", 0 0, L_000001710b6d9d30;  alias, 1 drivers
S_000001710b424eb0 .scope generate, "genblk1[9]" "genblk1[9]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34da20 .param/l "i" 0 4 17, +C4<01001>;
S_000001710b424870 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b424eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b3a9470_0 .net "and0", 0 0, L_000001710b6d9550;  1 drivers
v000001710b3a8570_0 .net "and1", 0 0, L_000001710b6d96a0;  1 drivers
v000001710b3aa230_0 .net "c", 0 0, L_000001710b6e1ec0;  1 drivers
v000001710b3a8ed0_0 .net "cout", 0 0, L_000001710b6d9710;  1 drivers
v000001710b3a84d0_0 .net "x", 0 0, L_000001710b6e1d80;  1 drivers
v000001710b3aa9b0_0 .net "xor0", 0 0, L_000001710b6d9be0;  1 drivers
v000001710b3a9dd0_0 .net "y", 0 0, L_000001710b6e1e20;  1 drivers
v000001710b3a9ab0_0 .net "z", 0 0, L_000001710b6d8f30;  1 drivers
S_000001710b423420 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b424870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9550 .functor AND 1, L_000001710b6e1d80, L_000001710b6e1e20, C4<1>, C4<1>;
v000001710b3a8f70_0 .net "x", 0 0, L_000001710b6e1d80;  alias, 1 drivers
v000001710b3aab90_0 .net "y", 0 0, L_000001710b6e1e20;  alias, 1 drivers
v000001710b3a8e30_0 .net "z", 0 0, L_000001710b6d9550;  alias, 1 drivers
S_000001710b423290 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b424870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d96a0 .functor AND 1, L_000001710b6d9be0, L_000001710b6e1ec0, C4<1>, C4<1>;
v000001710b3a9b50_0 .net "x", 0 0, L_000001710b6d9be0;  alias, 1 drivers
v000001710b3aa5f0_0 .net "y", 0 0, L_000001710b6e1ec0;  alias, 1 drivers
v000001710b3a9bf0_0 .net "z", 0 0, L_000001710b6d96a0;  alias, 1 drivers
S_000001710b423100 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b424870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9710 .functor OR 1, L_000001710b6d9550, L_000001710b6d96a0, C4<0>, C4<0>;
v000001710b3a8cf0_0 .net "x", 0 0, L_000001710b6d9550;  alias, 1 drivers
v000001710b3aaa50_0 .net "y", 0 0, L_000001710b6d96a0;  alias, 1 drivers
v000001710b3aa0f0_0 .net "z", 0 0, L_000001710b6d9710;  alias, 1 drivers
S_000001710b424a00 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b424870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9be0 .functor XOR 1, L_000001710b6e1d80, L_000001710b6e1e20, C4<0>, C4<0>;
v000001710b3a8d90_0 .net "x", 0 0, L_000001710b6e1d80;  alias, 1 drivers
v000001710b3aa190_0 .net "y", 0 0, L_000001710b6e1e20;  alias, 1 drivers
v000001710b3a8b10_0 .net "z", 0 0, L_000001710b6d9be0;  alias, 1 drivers
S_000001710b423d80 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b424870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8f30 .functor XOR 1, L_000001710b6d9be0, L_000001710b6e1ec0, C4<0>, C4<0>;
v000001710b3a8c50_0 .net "x", 0 0, L_000001710b6d9be0;  alias, 1 drivers
v000001710b3a9d30_0 .net "y", 0 0, L_000001710b6e1ec0;  alias, 1 drivers
v000001710b3aa910_0 .net "z", 0 0, L_000001710b6d8f30;  alias, 1 drivers
S_000001710b4235b0 .scope generate, "genblk1[10]" "genblk1[10]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34daa0 .param/l "i" 0 4 17, +C4<01010>;
S_000001710b4240a0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b4235b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b3a8a70_0 .net "and0", 0 0, L_000001710b6d9780;  1 drivers
v000001710b3a9a10_0 .net "and1", 0 0, L_000001710b6d8fa0;  1 drivers
v000001710b3a95b0_0 .net "c", 0 0, L_000001710b6e3680;  1 drivers
v000001710b3a9650_0 .net "cout", 0 0, L_000001710b6d99b0;  1 drivers
v000001710b3a8610_0 .net "x", 0 0, L_000001710b6e1f60;  1 drivers
v000001710b3a9c90_0 .net "xor0", 0 0, L_000001710b6d9940;  1 drivers
v000001710b3a9f10_0 .net "y", 0 0, L_000001710b6e4260;  1 drivers
v000001710b3a9fb0_0 .net "z", 0 0, L_000001710b6d9390;  1 drivers
S_000001710b424230 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4240a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9780 .functor AND 1, L_000001710b6e1f60, L_000001710b6e4260, C4<1>, C4<1>;
v000001710b3a9010_0 .net "x", 0 0, L_000001710b6e1f60;  alias, 1 drivers
v000001710b3aa2d0_0 .net "y", 0 0, L_000001710b6e4260;  alias, 1 drivers
v000001710b3a9150_0 .net "z", 0 0, L_000001710b6d9780;  alias, 1 drivers
S_000001710b424d20 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4240a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8fa0 .functor AND 1, L_000001710b6d9940, L_000001710b6e3680, C4<1>, C4<1>;
v000001710b3a9e70_0 .net "x", 0 0, L_000001710b6d9940;  alias, 1 drivers
v000001710b3aa690_0 .net "y", 0 0, L_000001710b6e3680;  alias, 1 drivers
v000001710b3a91f0_0 .net "z", 0 0, L_000001710b6d8fa0;  alias, 1 drivers
S_000001710b4238d0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4240a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d99b0 .functor OR 1, L_000001710b6d9780, L_000001710b6d8fa0, C4<0>, C4<0>;
v000001710b3aa410_0 .net "x", 0 0, L_000001710b6d9780;  alias, 1 drivers
v000001710b3aa730_0 .net "y", 0 0, L_000001710b6d8fa0;  alias, 1 drivers
v000001710b3a8890_0 .net "z", 0 0, L_000001710b6d99b0;  alias, 1 drivers
S_000001710b424550 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4240a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9940 .functor XOR 1, L_000001710b6e1f60, L_000001710b6e4260, C4<0>, C4<0>;
v000001710b3a9290_0 .net "x", 0 0, L_000001710b6e1f60;  alias, 1 drivers
v000001710b3a8750_0 .net "y", 0 0, L_000001710b6e4260;  alias, 1 drivers
v000001710b3aa550_0 .net "z", 0 0, L_000001710b6d9940;  alias, 1 drivers
S_000001710b4243c0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4240a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9390 .functor XOR 1, L_000001710b6d9940, L_000001710b6e3680, C4<0>, C4<0>;
v000001710b3a9330_0 .net "x", 0 0, L_000001710b6d9940;  alias, 1 drivers
v000001710b3a89d0_0 .net "y", 0 0, L_000001710b6e3680;  alias, 1 drivers
v000001710b3aa7d0_0 .net "z", 0 0, L_000001710b6d9390;  alias, 1 drivers
S_000001710b4246e0 .scope generate, "genblk1[11]" "genblk1[11]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34dca0 .param/l "i" 0 4 17, +C4<01011>;
S_000001710b423bf0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b4246e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b429840_0 .net "and0", 0 0, L_000001710b6d9a90;  1 drivers
v000001710b427180_0 .net "and1", 0 0, L_000001710b6d9400;  1 drivers
v000001710b427b80_0 .net "c", 0 0, L_000001710b6e35e0;  1 drivers
v000001710b428260_0 .net "cout", 0 0, L_000001710b6d9080;  1 drivers
v000001710b428080_0 .net "x", 0 0, L_000001710b6e3540;  1 drivers
v000001710b427220_0 .net "xor0", 0 0, L_000001710b6d9a20;  1 drivers
v000001710b429160_0 .net "y", 0 0, L_000001710b6e3900;  1 drivers
v000001710b428da0_0 .net "z", 0 0, L_000001710b6d9010;  1 drivers
S_000001710b425110 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b423bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9a90 .functor AND 1, L_000001710b6e3540, L_000001710b6e3900, C4<1>, C4<1>;
v000001710b3aa370_0 .net "x", 0 0, L_000001710b6e3540;  alias, 1 drivers
v000001710b3aa4b0_0 .net "y", 0 0, L_000001710b6e3900;  alias, 1 drivers
v000001710b4279a0_0 .net "z", 0 0, L_000001710b6d9a90;  alias, 1 drivers
S_000001710b425c00 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b423bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9400 .functor AND 1, L_000001710b6d9a20, L_000001710b6e35e0, C4<1>, C4<1>;
v000001710b4281c0_0 .net "x", 0 0, L_000001710b6d9a20;  alias, 1 drivers
v000001710b429020_0 .net "y", 0 0, L_000001710b6e35e0;  alias, 1 drivers
v000001710b4274a0_0 .net "z", 0 0, L_000001710b6d9400;  alias, 1 drivers
S_000001710b4260b0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b423bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9080 .functor OR 1, L_000001710b6d9a90, L_000001710b6d9400, C4<0>, C4<0>;
v000001710b428b20_0 .net "x", 0 0, L_000001710b6d9a90;  alias, 1 drivers
v000001710b428a80_0 .net "y", 0 0, L_000001710b6d9400;  alias, 1 drivers
v000001710b4272c0_0 .net "z", 0 0, L_000001710b6d9080;  alias, 1 drivers
S_000001710b425750 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b423bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9a20 .functor XOR 1, L_000001710b6e3540, L_000001710b6e3900, C4<0>, C4<0>;
v000001710b428d00_0 .net "x", 0 0, L_000001710b6e3540;  alias, 1 drivers
v000001710b429520_0 .net "y", 0 0, L_000001710b6e3900;  alias, 1 drivers
v000001710b428440_0 .net "z", 0 0, L_000001710b6d9a20;  alias, 1 drivers
S_000001710b426a10 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b423bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9010 .functor XOR 1, L_000001710b6d9a20, L_000001710b6e35e0, C4<0>, C4<0>;
v000001710b427a40_0 .net "x", 0 0, L_000001710b6d9a20;  alias, 1 drivers
v000001710b428760_0 .net "y", 0 0, L_000001710b6e35e0;  alias, 1 drivers
v000001710b427d60_0 .net "z", 0 0, L_000001710b6d9010;  alias, 1 drivers
S_000001710b426ec0 .scope generate, "genblk1[12]" "genblk1[12]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34dd60 .param/l "i" 0 4 17, +C4<01100>;
S_000001710b4263d0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b426ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b429700_0 .net "and0", 0 0, L_000001710b6d90f0;  1 drivers
v000001710b4298e0_0 .net "and1", 0 0, L_000001710b6d95c0;  1 drivers
v000001710b428ee0_0 .net "c", 0 0, L_000001710b6e2a00;  1 drivers
v000001710b428f80_0 .net "cout", 0 0, L_000001710b6d97f0;  1 drivers
v000001710b428120_0 .net "x", 0 0, L_000001710b6e2be0;  1 drivers
v000001710b427360_0 .net "xor0", 0 0, L_000001710b6d9630;  1 drivers
v000001710b427900_0 .net "y", 0 0, L_000001710b6e4580;  1 drivers
v000001710b4292a0_0 .net "z", 0 0, L_000001710b6d9470;  1 drivers
S_000001710b4255c0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4263d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d90f0 .functor AND 1, L_000001710b6e2be0, L_000001710b6e4580, C4<1>, C4<1>;
v000001710b428bc0_0 .net "x", 0 0, L_000001710b6e2be0;  alias, 1 drivers
v000001710b427e00_0 .net "y", 0 0, L_000001710b6e4580;  alias, 1 drivers
v000001710b427c20_0 .net "z", 0 0, L_000001710b6d90f0;  alias, 1 drivers
S_000001710b426560 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4263d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d95c0 .functor AND 1, L_000001710b6d9630, L_000001710b6e2a00, C4<1>, C4<1>;
v000001710b427fe0_0 .net "x", 0 0, L_000001710b6d9630;  alias, 1 drivers
v000001710b4297a0_0 .net "y", 0 0, L_000001710b6e2a00;  alias, 1 drivers
v000001710b428c60_0 .net "z", 0 0, L_000001710b6d95c0;  alias, 1 drivers
S_000001710b426240 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4263d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d97f0 .functor OR 1, L_000001710b6d90f0, L_000001710b6d95c0, C4<0>, C4<0>;
v000001710b429660_0 .net "x", 0 0, L_000001710b6d90f0;  alias, 1 drivers
v000001710b4290c0_0 .net "y", 0 0, L_000001710b6d95c0;  alias, 1 drivers
v000001710b429200_0 .net "z", 0 0, L_000001710b6d97f0;  alias, 1 drivers
S_000001710b4266f0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4263d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9630 .functor XOR 1, L_000001710b6e2be0, L_000001710b6e4580, C4<0>, C4<0>;
v000001710b427ae0_0 .net "x", 0 0, L_000001710b6e2be0;  alias, 1 drivers
v000001710b4283a0_0 .net "y", 0 0, L_000001710b6e4580;  alias, 1 drivers
v000001710b427ea0_0 .net "z", 0 0, L_000001710b6d9630;  alias, 1 drivers
S_000001710b426880 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4263d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9470 .functor XOR 1, L_000001710b6d9630, L_000001710b6e2a00, C4<0>, C4<0>;
v000001710b429480_0 .net "x", 0 0, L_000001710b6d9630;  alias, 1 drivers
v000001710b4284e0_0 .net "y", 0 0, L_000001710b6e2a00;  alias, 1 drivers
v000001710b428e40_0 .net "z", 0 0, L_000001710b6d9470;  alias, 1 drivers
S_000001710b426ba0 .scope generate, "genblk1[13]" "genblk1[13]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34d860 .param/l "i" 0 4 17, +C4<01101>;
S_000001710b426d30 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b426ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4293e0_0 .net "and0", 0 0, L_000001710b6d9160;  1 drivers
v000001710b4295c0_0 .net "and1", 0 0, L_000001710b6d91d0;  1 drivers
v000001710b4275e0_0 .net "c", 0 0, L_000001710b6e3360;  1 drivers
v000001710b427680_0 .net "cout", 0 0, L_000001710b6d2b00;  1 drivers
v000001710b4277c0_0 .net "x", 0 0, L_000001710b6e3220;  1 drivers
v000001710b42a2e0_0 .net "xor0", 0 0, L_000001710b6d9240;  1 drivers
v000001710b42a9c0_0 .net "y", 0 0, L_000001710b6e2c80;  1 drivers
v000001710b42a380_0 .net "z", 0 0, L_000001710b6d9860;  1 drivers
S_000001710b4252a0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b426d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9160 .functor AND 1, L_000001710b6e3220, L_000001710b6e2c80, C4<1>, C4<1>;
v000001710b428800_0 .net "x", 0 0, L_000001710b6e3220;  alias, 1 drivers
v000001710b427400_0 .net "y", 0 0, L_000001710b6e2c80;  alias, 1 drivers
v000001710b427cc0_0 .net "z", 0 0, L_000001710b6d9160;  alias, 1 drivers
S_000001710b425430 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b426d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d91d0 .functor AND 1, L_000001710b6d9240, L_000001710b6e3360, C4<1>, C4<1>;
v000001710b4288a0_0 .net "x", 0 0, L_000001710b6d9240;  alias, 1 drivers
v000001710b429340_0 .net "y", 0 0, L_000001710b6e3360;  alias, 1 drivers
v000001710b427f40_0 .net "z", 0 0, L_000001710b6d91d0;  alias, 1 drivers
S_000001710b425d90 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b426d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2b00 .functor OR 1, L_000001710b6d9160, L_000001710b6d91d0, C4<0>, C4<0>;
v000001710b428580_0 .net "x", 0 0, L_000001710b6d9160;  alias, 1 drivers
v000001710b428300_0 .net "y", 0 0, L_000001710b6d91d0;  alias, 1 drivers
v000001710b427720_0 .net "z", 0 0, L_000001710b6d2b00;  alias, 1 drivers
S_000001710b4258e0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b426d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9240 .functor XOR 1, L_000001710b6e3220, L_000001710b6e2c80, C4<0>, C4<0>;
v000001710b428620_0 .net "x", 0 0, L_000001710b6e3220;  alias, 1 drivers
v000001710b4286c0_0 .net "y", 0 0, L_000001710b6e2c80;  alias, 1 drivers
v000001710b428940_0 .net "z", 0 0, L_000001710b6d9240;  alias, 1 drivers
S_000001710b425a70 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b426d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d9860 .functor XOR 1, L_000001710b6d9240, L_000001710b6e3360, C4<0>, C4<0>;
v000001710b4289e0_0 .net "x", 0 0, L_000001710b6d9240;  alias, 1 drivers
v000001710b427540_0 .net "y", 0 0, L_000001710b6e3360;  alias, 1 drivers
v000001710b427860_0 .net "z", 0 0, L_000001710b6d9860;  alias, 1 drivers
S_000001710b425f20 .scope generate, "genblk1[14]" "genblk1[14]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34e920 .param/l "i" 0 4 17, +C4<01110>;
S_000001710b448d50 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b425f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b42a240_0 .net "and0", 0 0, L_000001710b6d2b70;  1 drivers
v000001710b42bd20_0 .net "and1", 0 0, L_000001710b6d2550;  1 drivers
v000001710b42aec0_0 .net "c", 0 0, L_000001710b6e3180;  1 drivers
v000001710b42a920_0 .net "cout", 0 0, L_000001710b6d2240;  1 drivers
v000001710b42b000_0 .net "x", 0 0, L_000001710b6e48a0;  1 drivers
v000001710b42b5a0_0 .net "xor0", 0 0, L_000001710b6d2320;  1 drivers
v000001710b42c0e0_0 .net "y", 0 0, L_000001710b6e2820;  1 drivers
v000001710b42a560_0 .net "z", 0 0, L_000001710b6d25c0;  1 drivers
S_000001710b447c20 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b448d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2b70 .functor AND 1, L_000001710b6e48a0, L_000001710b6e2820, C4<1>, C4<1>;
v000001710b42a740_0 .net "x", 0 0, L_000001710b6e48a0;  alias, 1 drivers
v000001710b429fc0_0 .net "y", 0 0, L_000001710b6e2820;  alias, 1 drivers
v000001710b42a880_0 .net "z", 0 0, L_000001710b6d2b70;  alias, 1 drivers
S_000001710b447f40 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b448d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2550 .functor AND 1, L_000001710b6d2320, L_000001710b6e3180, C4<1>, C4<1>;
v000001710b42a1a0_0 .net "x", 0 0, L_000001710b6d2320;  alias, 1 drivers
v000001710b42b500_0 .net "y", 0 0, L_000001710b6e3180;  alias, 1 drivers
v000001710b42a060_0 .net "z", 0 0, L_000001710b6d2550;  alias, 1 drivers
S_000001710b447900 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b448d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2240 .functor OR 1, L_000001710b6d2b70, L_000001710b6d2550, C4<0>, C4<0>;
v000001710b42a100_0 .net "x", 0 0, L_000001710b6d2b70;  alias, 1 drivers
v000001710b42b1e0_0 .net "y", 0 0, L_000001710b6d2550;  alias, 1 drivers
v000001710b42bdc0_0 .net "z", 0 0, L_000001710b6d2240;  alias, 1 drivers
S_000001710b447db0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b448d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2320 .functor XOR 1, L_000001710b6e48a0, L_000001710b6e2820, C4<0>, C4<0>;
v000001710b42b960_0 .net "x", 0 0, L_000001710b6e48a0;  alias, 1 drivers
v000001710b42ae20_0 .net "y", 0 0, L_000001710b6e2820;  alias, 1 drivers
v000001710b42ac40_0 .net "z", 0 0, L_000001710b6d2320;  alias, 1 drivers
S_000001710b4480d0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b448d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d25c0 .functor XOR 1, L_000001710b6d2320, L_000001710b6e3180, C4<0>, C4<0>;
v000001710b42baa0_0 .net "x", 0 0, L_000001710b6d2320;  alias, 1 drivers
v000001710b42b640_0 .net "y", 0 0, L_000001710b6e3180;  alias, 1 drivers
v000001710b42af60_0 .net "z", 0 0, L_000001710b6d25c0;  alias, 1 drivers
S_000001710b448260 .scope generate, "genblk1[15]" "genblk1[15]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34e5e0 .param/l "i" 0 4 17, +C4<01111>;
S_000001710b4483f0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b448260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b42ab00_0 .net "and0", 0 0, L_000001710b6d2d30;  1 drivers
v000001710b42aba0_0 .net "and1", 0 0, L_000001710b6d2940;  1 drivers
v000001710b42b0a0_0 .net "c", 0 0, L_000001710b6e4800;  1 drivers
v000001710b429a20_0 .net "cout", 0 0, L_000001710b6d2e10;  1 drivers
v000001710b429b60_0 .net "x", 0 0, L_000001710b6e2dc0;  1 drivers
v000001710b42bb40_0 .net "xor0", 0 0, L_000001710b6d3740;  1 drivers
v000001710b42b6e0_0 .net "y", 0 0, L_000001710b6e4300;  1 drivers
v000001710b429de0_0 .net "z", 0 0, L_000001710b6d27f0;  1 drivers
S_000001710b448580 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4483f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2d30 .functor AND 1, L_000001710b6e2dc0, L_000001710b6e4300, C4<1>, C4<1>;
v000001710b42aa60_0 .net "x", 0 0, L_000001710b6e2dc0;  alias, 1 drivers
v000001710b42ace0_0 .net "y", 0 0, L_000001710b6e4300;  alias, 1 drivers
v000001710b42a600_0 .net "z", 0 0, L_000001710b6d2d30;  alias, 1 drivers
S_000001710b447450 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4483f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2940 .functor AND 1, L_000001710b6d3740, L_000001710b6e4800, C4<1>, C4<1>;
v000001710b42ad80_0 .net "x", 0 0, L_000001710b6d3740;  alias, 1 drivers
v000001710b42b8c0_0 .net "y", 0 0, L_000001710b6e4800;  alias, 1 drivers
v000001710b42a420_0 .net "z", 0 0, L_000001710b6d2940;  alias, 1 drivers
S_000001710b448710 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4483f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2e10 .functor OR 1, L_000001710b6d2d30, L_000001710b6d2940, C4<0>, C4<0>;
v000001710b42b280_0 .net "x", 0 0, L_000001710b6d2d30;  alias, 1 drivers
v000001710b42a4c0_0 .net "y", 0 0, L_000001710b6d2940;  alias, 1 drivers
v000001710b42ba00_0 .net "z", 0 0, L_000001710b6d2e10;  alias, 1 drivers
S_000001710b447770 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4483f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3740 .functor XOR 1, L_000001710b6e2dc0, L_000001710b6e4300, C4<0>, C4<0>;
v000001710b42b820_0 .net "x", 0 0, L_000001710b6e2dc0;  alias, 1 drivers
v000001710b429ca0_0 .net "y", 0 0, L_000001710b6e4300;  alias, 1 drivers
v000001710b429d40_0 .net "z", 0 0, L_000001710b6d3740;  alias, 1 drivers
S_000001710b4488a0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4483f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d27f0 .functor XOR 1, L_000001710b6d3740, L_000001710b6e4800, C4<0>, C4<0>;
v000001710b42b320_0 .net "x", 0 0, L_000001710b6d3740;  alias, 1 drivers
v000001710b429ac0_0 .net "y", 0 0, L_000001710b6e4800;  alias, 1 drivers
v000001710b42b460_0 .net "z", 0 0, L_000001710b6d27f0;  alias, 1 drivers
S_000001710b447a90 .scope generate, "genblk1[16]" "genblk1[16]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34e620 .param/l "i" 0 4 17, +C4<010000>;
S_000001710b448ee0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b447a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b42cf40_0 .net "and0", 0 0, L_000001710b6d22b0;  1 drivers
v000001710b42d3a0_0 .net "and1", 0 0, L_000001710b6d3970;  1 drivers
v000001710b42ccc0_0 .net "c", 0 0, L_000001710b6e4760;  1 drivers
v000001710b42d440_0 .net "cout", 0 0, L_000001710b6d30b0;  1 drivers
v000001710b42d620_0 .net "x", 0 0, L_000001710b6e2e60;  1 drivers
v000001710b42c860_0 .net "xor0", 0 0, L_000001710b6d33c0;  1 drivers
v000001710b42dc60_0 .net "y", 0 0, L_000001710b6e4940;  1 drivers
v000001710b42d080_0 .net "z", 0 0, L_000001710b6d21d0;  1 drivers
S_000001710b448a30 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b448ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d22b0 .functor AND 1, L_000001710b6e2e60, L_000001710b6e4940, C4<1>, C4<1>;
v000001710b429980_0 .net "x", 0 0, L_000001710b6e2e60;  alias, 1 drivers
v000001710b42bbe0_0 .net "y", 0 0, L_000001710b6e4940;  alias, 1 drivers
v000001710b429e80_0 .net "z", 0 0, L_000001710b6d22b0;  alias, 1 drivers
S_000001710b4475e0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b448ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3970 .functor AND 1, L_000001710b6d33c0, L_000001710b6e4760, C4<1>, C4<1>;
v000001710b42b140_0 .net "x", 0 0, L_000001710b6d33c0;  alias, 1 drivers
v000001710b42b3c0_0 .net "y", 0 0, L_000001710b6e4760;  alias, 1 drivers
v000001710b42a6a0_0 .net "z", 0 0, L_000001710b6d3970;  alias, 1 drivers
S_000001710b447130 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b448ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d30b0 .functor OR 1, L_000001710b6d22b0, L_000001710b6d3970, C4<0>, C4<0>;
v000001710b429c00_0 .net "x", 0 0, L_000001710b6d22b0;  alias, 1 drivers
v000001710b42bf00_0 .net "y", 0 0, L_000001710b6d3970;  alias, 1 drivers
v000001710b42c040_0 .net "z", 0 0, L_000001710b6d30b0;  alias, 1 drivers
S_000001710b448bc0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b448ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d33c0 .functor XOR 1, L_000001710b6e2e60, L_000001710b6e4940, C4<0>, C4<0>;
v000001710b42bfa0_0 .net "x", 0 0, L_000001710b6e2e60;  alias, 1 drivers
v000001710b42b780_0 .net "y", 0 0, L_000001710b6e4940;  alias, 1 drivers
v000001710b429f20_0 .net "z", 0 0, L_000001710b6d33c0;  alias, 1 drivers
S_000001710b4472c0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b448ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d21d0 .functor XOR 1, L_000001710b6d33c0, L_000001710b6e4760, C4<0>, C4<0>;
v000001710b42bc80_0 .net "x", 0 0, L_000001710b6d33c0;  alias, 1 drivers
v000001710b42a7e0_0 .net "y", 0 0, L_000001710b6e4760;  alias, 1 drivers
v000001710b42be60_0 .net "z", 0 0, L_000001710b6d21d0;  alias, 1 drivers
S_000001710b449140 .scope generate, "genblk1[17]" "genblk1[17]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34e3a0 .param/l "i" 0 4 17, +C4<010001>;
S_000001710b44a590 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b449140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b42d760_0 .net "and0", 0 0, L_000001710b6d2be0;  1 drivers
v000001710b42cae0_0 .net "and1", 0 0, L_000001710b6d2390;  1 drivers
v000001710b42e8e0_0 .net "c", 0 0, L_000001710b6e44e0;  1 drivers
v000001710b42e840_0 .net "cout", 0 0, L_000001710b6d2a90;  1 drivers
v000001710b42dee0_0 .net "x", 0 0, L_000001710b6e4620;  1 drivers
v000001710b42d940_0 .net "xor0", 0 0, L_000001710b6d3190;  1 drivers
v000001710b42cb80_0 .net "y", 0 0, L_000001710b6e28c0;  1 drivers
v000001710b42cc20_0 .net "z", 0 0, L_000001710b6d26a0;  1 drivers
S_000001710b44a270 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b44a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2be0 .functor AND 1, L_000001710b6e4620, L_000001710b6e28c0, C4<1>, C4<1>;
v000001710b42e3e0_0 .net "x", 0 0, L_000001710b6e4620;  alias, 1 drivers
v000001710b42c2c0_0 .net "y", 0 0, L_000001710b6e28c0;  alias, 1 drivers
v000001710b42c9a0_0 .net "z", 0 0, L_000001710b6d2be0;  alias, 1 drivers
S_000001710b44a720 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b44a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2390 .functor AND 1, L_000001710b6d3190, L_000001710b6e44e0, C4<1>, C4<1>;
v000001710b42cd60_0 .net "x", 0 0, L_000001710b6d3190;  alias, 1 drivers
v000001710b42da80_0 .net "y", 0 0, L_000001710b6e44e0;  alias, 1 drivers
v000001710b42d120_0 .net "z", 0 0, L_000001710b6d2390;  alias, 1 drivers
S_000001710b449c30 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b44a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2a90 .functor OR 1, L_000001710b6d2be0, L_000001710b6d2390, C4<0>, C4<0>;
v000001710b42c540_0 .net "x", 0 0, L_000001710b6d2be0;  alias, 1 drivers
v000001710b42d1c0_0 .net "y", 0 0, L_000001710b6d2390;  alias, 1 drivers
v000001710b42e660_0 .net "z", 0 0, L_000001710b6d2a90;  alias, 1 drivers
S_000001710b44ad60 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b44a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3190 .functor XOR 1, L_000001710b6e4620, L_000001710b6e28c0, C4<0>, C4<0>;
v000001710b42c900_0 .net "x", 0 0, L_000001710b6e4620;  alias, 1 drivers
v000001710b42ca40_0 .net "y", 0 0, L_000001710b6e28c0;  alias, 1 drivers
v000001710b42e700_0 .net "z", 0 0, L_000001710b6d3190;  alias, 1 drivers
S_000001710b4492d0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b44a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d26a0 .functor XOR 1, L_000001710b6d3190, L_000001710b6e44e0, C4<0>, C4<0>;
v000001710b42d260_0 .net "x", 0 0, L_000001710b6d3190;  alias, 1 drivers
v000001710b42ce00_0 .net "y", 0 0, L_000001710b6e44e0;  alias, 1 drivers
v000001710b42cfe0_0 .net "z", 0 0, L_000001710b6d26a0;  alias, 1 drivers
S_000001710b449780 .scope generate, "genblk1[18]" "genblk1[18]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34e2e0 .param/l "i" 0 4 17, +C4<010010>;
S_000001710b449910 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b449780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b42d800_0 .net "and0", 0 0, L_000001710b6d29b0;  1 drivers
v000001710b42c220_0 .net "and1", 0 0, L_000001710b6d2080;  1 drivers
v000001710b42d8a0_0 .net "c", 0 0, L_000001710b6e2aa0;  1 drivers
v000001710b42db20_0 .net "cout", 0 0, L_000001710b6d2cc0;  1 drivers
v000001710b42d9e0_0 .net "x", 0 0, L_000001710b6e25a0;  1 drivers
v000001710b42e520_0 .net "xor0", 0 0, L_000001710b6d2c50;  1 drivers
v000001710b42dbc0_0 .net "y", 0 0, L_000001710b6e49e0;  1 drivers
v000001710b42dd00_0 .net "z", 0 0, L_000001710b6d2630;  1 drivers
S_000001710b44a400 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b449910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d29b0 .functor AND 1, L_000001710b6e25a0, L_000001710b6e49e0, C4<1>, C4<1>;
v000001710b42cea0_0 .net "x", 0 0, L_000001710b6e25a0;  alias, 1 drivers
v000001710b42e480_0 .net "y", 0 0, L_000001710b6e49e0;  alias, 1 drivers
v000001710b42d4e0_0 .net "z", 0 0, L_000001710b6d29b0;  alias, 1 drivers
S_000001710b4495f0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b449910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2080 .functor AND 1, L_000001710b6d2c50, L_000001710b6e2aa0, C4<1>, C4<1>;
v000001710b42c180_0 .net "x", 0 0, L_000001710b6d2c50;  alias, 1 drivers
v000001710b42c680_0 .net "y", 0 0, L_000001710b6e2aa0;  alias, 1 drivers
v000001710b42c360_0 .net "z", 0 0, L_000001710b6d2080;  alias, 1 drivers
S_000001710b449aa0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b449910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2cc0 .functor OR 1, L_000001710b6d29b0, L_000001710b6d2080, C4<0>, C4<0>;
v000001710b42d300_0 .net "x", 0 0, L_000001710b6d29b0;  alias, 1 drivers
v000001710b42c400_0 .net "y", 0 0, L_000001710b6d2080;  alias, 1 drivers
v000001710b42c4a0_0 .net "z", 0 0, L_000001710b6d2cc0;  alias, 1 drivers
S_000001710b449dc0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b449910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2c50 .functor XOR 1, L_000001710b6e25a0, L_000001710b6e49e0, C4<0>, C4<0>;
v000001710b42e020_0 .net "x", 0 0, L_000001710b6e25a0;  alias, 1 drivers
v000001710b42e0c0_0 .net "y", 0 0, L_000001710b6e49e0;  alias, 1 drivers
v000001710b42e340_0 .net "z", 0 0, L_000001710b6d2c50;  alias, 1 drivers
S_000001710b449f50 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b449910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2630 .functor XOR 1, L_000001710b6d2c50, L_000001710b6e2aa0, C4<0>, C4<0>;
v000001710b42e2a0_0 .net "x", 0 0, L_000001710b6d2c50;  alias, 1 drivers
v000001710b42d580_0 .net "y", 0 0, L_000001710b6e2aa0;  alias, 1 drivers
v000001710b42d6c0_0 .net "z", 0 0, L_000001710b6d2630;  alias, 1 drivers
S_000001710b44a8b0 .scope generate, "genblk1[19]" "genblk1[19]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34e6e0 .param/l "i" 0 4 17, +C4<010011>;
S_000001710b449460 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b44a8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b42eb60_0 .net "and0", 0 0, L_000001710b6d2160;  1 drivers
v000001710b430460_0 .net "and1", 0 0, L_000001710b6d3820;  1 drivers
v000001710b42f9c0_0 .net "c", 0 0, L_000001710b6e23c0;  1 drivers
v000001710b42f920_0 .net "cout", 0 0, L_000001710b6d3510;  1 drivers
v000001710b430500_0 .net "x", 0 0, L_000001710b6e39a0;  1 drivers
v000001710b430d20_0 .net "xor0", 0 0, L_000001710b6d2a20;  1 drivers
v000001710b42ea20_0 .net "y", 0 0, L_000001710b6e2780;  1 drivers
v000001710b42fc40_0 .net "z", 0 0, L_000001710b6d3660;  1 drivers
S_000001710b44a0e0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b449460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2160 .functor AND 1, L_000001710b6e39a0, L_000001710b6e2780, C4<1>, C4<1>;
v000001710b42dda0_0 .net "x", 0 0, L_000001710b6e39a0;  alias, 1 drivers
v000001710b42de40_0 .net "y", 0 0, L_000001710b6e2780;  alias, 1 drivers
v000001710b42df80_0 .net "z", 0 0, L_000001710b6d2160;  alias, 1 drivers
S_000001710b44aa40 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b449460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3820 .functor AND 1, L_000001710b6d2a20, L_000001710b6e23c0, C4<1>, C4<1>;
v000001710b42c5e0_0 .net "x", 0 0, L_000001710b6d2a20;  alias, 1 drivers
v000001710b42c720_0 .net "y", 0 0, L_000001710b6e23c0;  alias, 1 drivers
v000001710b42e160_0 .net "z", 0 0, L_000001710b6d3820;  alias, 1 drivers
S_000001710b44abd0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b449460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3510 .functor OR 1, L_000001710b6d2160, L_000001710b6d3820, C4<0>, C4<0>;
v000001710b42c7c0_0 .net "x", 0 0, L_000001710b6d2160;  alias, 1 drivers
v000001710b42e200_0 .net "y", 0 0, L_000001710b6d3820;  alias, 1 drivers
v000001710b42e5c0_0 .net "z", 0 0, L_000001710b6d3510;  alias, 1 drivers
S_000001710b44aef0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b449460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2a20 .functor XOR 1, L_000001710b6e39a0, L_000001710b6e2780, C4<0>, C4<0>;
v000001710b42e7a0_0 .net "x", 0 0, L_000001710b6e39a0;  alias, 1 drivers
v000001710b42f6a0_0 .net "y", 0 0, L_000001710b6e2780;  alias, 1 drivers
v000001710b42f880_0 .net "z", 0 0, L_000001710b6d2a20;  alias, 1 drivers
S_000001710b44bdd0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b449460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3660 .functor XOR 1, L_000001710b6d2a20, L_000001710b6e23c0, C4<0>, C4<0>;
v000001710b42fba0_0 .net "x", 0 0, L_000001710b6d2a20;  alias, 1 drivers
v000001710b42eac0_0 .net "y", 0 0, L_000001710b6e23c0;  alias, 1 drivers
v000001710b4306e0_0 .net "z", 0 0, L_000001710b6d3660;  alias, 1 drivers
S_000001710b44c5a0 .scope generate, "genblk1[20]" "genblk1[20]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34e520 .param/l "i" 0 4 17, +C4<010100>;
S_000001710b44c280 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b44c5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4310e0_0 .net "and0", 0 0, L_000001710b6d3580;  1 drivers
v000001710b430280_0 .net "and1", 0 0, L_000001710b6d39e0;  1 drivers
v000001710b4305a0_0 .net "c", 0 0, L_000001710b6e4a80;  1 drivers
v000001710b42f7e0_0 .net "cout", 0 0, L_000001710b6d2710;  1 drivers
v000001710b430fa0_0 .net "x", 0 0, L_000001710b6e2960;  1 drivers
v000001710b430640_0 .net "xor0", 0 0, L_000001710b6d2da0;  1 drivers
v000001710b42f420_0 .net "y", 0 0, L_000001710b6e2f00;  1 drivers
v000001710b42fa60_0 .net "z", 0 0, L_000001710b6d20f0;  1 drivers
S_000001710b44b470 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b44c280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3580 .functor AND 1, L_000001710b6e2960, L_000001710b6e2f00, C4<1>, C4<1>;
v000001710b431040_0 .net "x", 0 0, L_000001710b6e2960;  alias, 1 drivers
v000001710b42e980_0 .net "y", 0 0, L_000001710b6e2f00;  alias, 1 drivers
v000001710b42f380_0 .net "z", 0 0, L_000001710b6d3580;  alias, 1 drivers
S_000001710b44c8c0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b44c280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d39e0 .functor AND 1, L_000001710b6d2da0, L_000001710b6e4a80, C4<1>, C4<1>;
v000001710b42f240_0 .net "x", 0 0, L_000001710b6d2da0;  alias, 1 drivers
v000001710b42fce0_0 .net "y", 0 0, L_000001710b6e4a80;  alias, 1 drivers
v000001710b42f740_0 .net "z", 0 0, L_000001710b6d39e0;  alias, 1 drivers
S_000001710b44c0f0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b44c280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2710 .functor OR 1, L_000001710b6d3580, L_000001710b6d39e0, C4<0>, C4<0>;
v000001710b430c80_0 .net "x", 0 0, L_000001710b6d3580;  alias, 1 drivers
v000001710b42fd80_0 .net "y", 0 0, L_000001710b6d39e0;  alias, 1 drivers
v000001710b430320_0 .net "z", 0 0, L_000001710b6d2710;  alias, 1 drivers
S_000001710b44cd70 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b44c280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2da0 .functor XOR 1, L_000001710b6e2960, L_000001710b6e2f00, C4<0>, C4<0>;
v000001710b42f4c0_0 .net "x", 0 0, L_000001710b6e2960;  alias, 1 drivers
v000001710b430780_0 .net "y", 0 0, L_000001710b6e2f00;  alias, 1 drivers
v000001710b42f2e0_0 .net "z", 0 0, L_000001710b6d2da0;  alias, 1 drivers
S_000001710b44b920 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b44c280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d20f0 .functor XOR 1, L_000001710b6d2da0, L_000001710b6e4a80, C4<0>, C4<0>;
v000001710b42fe20_0 .net "x", 0 0, L_000001710b6d2da0;  alias, 1 drivers
v000001710b4303c0_0 .net "y", 0 0, L_000001710b6e4a80;  alias, 1 drivers
v000001710b42f600_0 .net "z", 0 0, L_000001710b6d20f0;  alias, 1 drivers
S_000001710b44b600 .scope generate, "genblk1[21]" "genblk1[21]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34e8a0 .param/l "i" 0 4 17, +C4<010101>;
S_000001710b44ca50 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b44b600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b42f1a0_0 .net "and0", 0 0, L_000001710b6d1e50;  1 drivers
v000001710b4300a0_0 .net "and1", 0 0, L_000001710b6d2010;  1 drivers
v000001710b430960_0 .net "c", 0 0, L_000001710b6e32c0;  1 drivers
v000001710b430140_0 .net "cout", 0 0, L_000001710b6d2ef0;  1 drivers
v000001710b4301e0_0 .net "x", 0 0, L_000001710b6e3a40;  1 drivers
v000001710b430a00_0 .net "xor0", 0 0, L_000001710b6d2e80;  1 drivers
v000001710b430aa0_0 .net "y", 0 0, L_000001710b6e2fa0;  1 drivers
v000001710b430b40_0 .net "z", 0 0, L_000001710b6d35f0;  1 drivers
S_000001710b44cbe0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b44ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d1e50 .functor AND 1, L_000001710b6e3a40, L_000001710b6e2fa0, C4<1>, C4<1>;
v000001710b430f00_0 .net "x", 0 0, L_000001710b6e3a40;  alias, 1 drivers
v000001710b42f560_0 .net "y", 0 0, L_000001710b6e2fa0;  alias, 1 drivers
v000001710b42ec00_0 .net "z", 0 0, L_000001710b6d1e50;  alias, 1 drivers
S_000001710b44bc40 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b44ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2010 .functor AND 1, L_000001710b6d2e80, L_000001710b6e32c0, C4<1>, C4<1>;
v000001710b430820_0 .net "x", 0 0, L_000001710b6d2e80;  alias, 1 drivers
v000001710b42fb00_0 .net "y", 0 0, L_000001710b6e32c0;  alias, 1 drivers
v000001710b42eca0_0 .net "z", 0 0, L_000001710b6d2010;  alias, 1 drivers
S_000001710b44cf00 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b44ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2ef0 .functor OR 1, L_000001710b6d1e50, L_000001710b6d2010, C4<0>, C4<0>;
v000001710b42fec0_0 .net "x", 0 0, L_000001710b6d1e50;  alias, 1 drivers
v000001710b42ef20_0 .net "y", 0 0, L_000001710b6d2010;  alias, 1 drivers
v000001710b42ff60_0 .net "z", 0 0, L_000001710b6d2ef0;  alias, 1 drivers
S_000001710b44bf60 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b44ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2e80 .functor XOR 1, L_000001710b6e3a40, L_000001710b6e2fa0, C4<0>, C4<0>;
v000001710b42ed40_0 .net "x", 0 0, L_000001710b6e3a40;  alias, 1 drivers
v000001710b42ede0_0 .net "y", 0 0, L_000001710b6e2fa0;  alias, 1 drivers
v000001710b4308c0_0 .net "z", 0 0, L_000001710b6d2e80;  alias, 1 drivers
S_000001710b44b150 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b44ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d35f0 .functor XOR 1, L_000001710b6d2e80, L_000001710b6e32c0, C4<0>, C4<0>;
v000001710b42ee80_0 .net "x", 0 0, L_000001710b6d2e80;  alias, 1 drivers
v000001710b42f060_0 .net "y", 0 0, L_000001710b6e32c0;  alias, 1 drivers
v000001710b430000_0 .net "z", 0 0, L_000001710b6d35f0;  alias, 1 drivers
S_000001710b44b790 .scope generate, "genblk1[22]" "genblk1[22]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34eae0 .param/l "i" 0 4 17, +C4<010110>;
S_000001710b44c410 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b44b790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b432260_0 .net "and0", 0 0, L_000001710b6d3890;  1 drivers
v000001710b4321c0_0 .net "and1", 0 0, L_000001710b6d2f60;  1 drivers
v000001710b431c20_0 .net "c", 0 0, L_000001710b6e2320;  1 drivers
v000001710b431360_0 .net "cout", 0 0, L_000001710b6d3350;  1 drivers
v000001710b431860_0 .net "x", 0 0, L_000001710b6e2b40;  1 drivers
v000001710b432440_0 .net "xor0", 0 0, L_000001710b6d1ec0;  1 drivers
v000001710b4330c0_0 .net "y", 0 0, L_000001710b6e3720;  1 drivers
v000001710b432f80_0 .net "z", 0 0, L_000001710b6d3430;  1 drivers
S_000001710b44bab0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b44c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3890 .functor AND 1, L_000001710b6e2b40, L_000001710b6e3720, C4<1>, C4<1>;
v000001710b430be0_0 .net "x", 0 0, L_000001710b6e2b40;  alias, 1 drivers
v000001710b430dc0_0 .net "y", 0 0, L_000001710b6e3720;  alias, 1 drivers
v000001710b430e60_0 .net "z", 0 0, L_000001710b6d3890;  alias, 1 drivers
S_000001710b44b2e0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b44c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2f60 .functor AND 1, L_000001710b6d1ec0, L_000001710b6e2320, C4<1>, C4<1>;
v000001710b42efc0_0 .net "x", 0 0, L_000001710b6d1ec0;  alias, 1 drivers
v000001710b42f100_0 .net "y", 0 0, L_000001710b6e2320;  alias, 1 drivers
v000001710b431ea0_0 .net "z", 0 0, L_000001710b6d2f60;  alias, 1 drivers
S_000001710b44c730 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b44c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3350 .functor OR 1, L_000001710b6d3890, L_000001710b6d2f60, C4<0>, C4<0>;
v000001710b433840_0 .net "x", 0 0, L_000001710b6d3890;  alias, 1 drivers
v000001710b431180_0 .net "y", 0 0, L_000001710b6d2f60;  alias, 1 drivers
v000001710b431b80_0 .net "z", 0 0, L_000001710b6d3350;  alias, 1 drivers
S_000001710b44dde0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b44c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d1ec0 .functor XOR 1, L_000001710b6e2b40, L_000001710b6e3720, C4<0>, C4<0>;
v000001710b431a40_0 .net "x", 0 0, L_000001710b6e2b40;  alias, 1 drivers
v000001710b4323a0_0 .net "y", 0 0, L_000001710b6e3720;  alias, 1 drivers
v000001710b431f40_0 .net "z", 0 0, L_000001710b6d1ec0;  alias, 1 drivers
S_000001710b44e100 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b44c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3430 .functor XOR 1, L_000001710b6d1ec0, L_000001710b6e2320, C4<0>, C4<0>;
v000001710b4338e0_0 .net "x", 0 0, L_000001710b6d1ec0;  alias, 1 drivers
v000001710b432a80_0 .net "y", 0 0, L_000001710b6e2320;  alias, 1 drivers
v000001710b432da0_0 .net "z", 0 0, L_000001710b6d3430;  alias, 1 drivers
S_000001710b44e290 .scope generate, "genblk1[23]" "genblk1[23]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34f060 .param/l "i" 0 4 17, +C4<010111>;
S_000001710b44d610 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b44e290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b432120_0 .net "and0", 0 0, L_000001710b6d2470;  1 drivers
v000001710b432300_0 .net "and1", 0 0, L_000001710b6d36d0;  1 drivers
v000001710b431ae0_0 .net "c", 0 0, L_000001710b6e3040;  1 drivers
v000001710b432580_0 .net "cout", 0 0, L_000001710b6d3040;  1 drivers
v000001710b431720_0 .net "x", 0 0, L_000001710b6e2500;  1 drivers
v000001710b432620_0 .net "xor0", 0 0, L_000001710b6d2400;  1 drivers
v000001710b432ee0_0 .net "y", 0 0, L_000001710b6e3400;  1 drivers
v000001710b4326c0_0 .net "z", 0 0, L_000001710b6d2fd0;  1 drivers
S_000001710b44ea60 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b44d610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2470 .functor AND 1, L_000001710b6e2500, L_000001710b6e3400, C4<1>, C4<1>;
v000001710b4315e0_0 .net "x", 0 0, L_000001710b6e2500;  alias, 1 drivers
v000001710b431400_0 .net "y", 0 0, L_000001710b6e3400;  alias, 1 drivers
v000001710b431680_0 .net "z", 0 0, L_000001710b6d2470;  alias, 1 drivers
S_000001710b44ebf0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b44d610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d36d0 .functor AND 1, L_000001710b6d2400, L_000001710b6e3040, C4<1>, C4<1>;
v000001710b431cc0_0 .net "x", 0 0, L_000001710b6d2400;  alias, 1 drivers
v000001710b4324e0_0 .net "y", 0 0, L_000001710b6e3040;  alias, 1 drivers
v000001710b431d60_0 .net "z", 0 0, L_000001710b6d36d0;  alias, 1 drivers
S_000001710b44ef10 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b44d610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3040 .functor OR 1, L_000001710b6d2470, L_000001710b6d36d0, C4<0>, C4<0>;
v000001710b431e00_0 .net "x", 0 0, L_000001710b6d2470;  alias, 1 drivers
v000001710b4314a0_0 .net "y", 0 0, L_000001710b6d36d0;  alias, 1 drivers
v000001710b431220_0 .net "z", 0 0, L_000001710b6d3040;  alias, 1 drivers
S_000001710b44ed80 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b44d610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2400 .functor XOR 1, L_000001710b6e2500, L_000001710b6e3400, C4<0>, C4<0>;
v000001710b433160_0 .net "x", 0 0, L_000001710b6e2500;  alias, 1 drivers
v000001710b431900_0 .net "y", 0 0, L_000001710b6e3400;  alias, 1 drivers
v000001710b432940_0 .net "z", 0 0, L_000001710b6d2400;  alias, 1 drivers
S_000001710b44e8d0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b44d610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2fd0 .functor XOR 1, L_000001710b6d2400, L_000001710b6e3040, C4<0>, C4<0>;
v000001710b431fe0_0 .net "x", 0 0, L_000001710b6d2400;  alias, 1 drivers
v000001710b433200_0 .net "y", 0 0, L_000001710b6e3040;  alias, 1 drivers
v000001710b432080_0 .net "z", 0 0, L_000001710b6d2fd0;  alias, 1 drivers
S_000001710b44e5b0 .scope generate, "genblk1[24]" "genblk1[24]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34ede0 .param/l "i" 0 4 17, +C4<011000>;
S_000001710b44dc50 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b44e5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4333e0_0 .net "and0", 0 0, L_000001710b6d3120;  1 drivers
v000001710b4312c0_0 .net "and1", 0 0, L_000001710b6d24e0;  1 drivers
v000001710b4337a0_0 .net "c", 0 0, L_000001710b6e4440;  1 drivers
v000001710b433660_0 .net "cout", 0 0, L_000001710b6d37b0;  1 drivers
v000001710b433480_0 .net "x", 0 0, L_000001710b6e46c0;  1 drivers
v000001710b433520_0 .net "xor0", 0 0, L_000001710b6d3900;  1 drivers
v000001710b4335c0_0 .net "y", 0 0, L_000001710b6e2d20;  1 drivers
v000001710b433700_0 .net "z", 0 0, L_000001710b6d34a0;  1 drivers
S_000001710b44d160 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b44dc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3120 .functor AND 1, L_000001710b6e46c0, L_000001710b6e2d20, C4<1>, C4<1>;
v000001710b432760_0 .net "x", 0 0, L_000001710b6e46c0;  alias, 1 drivers
v000001710b432800_0 .net "y", 0 0, L_000001710b6e2d20;  alias, 1 drivers
v000001710b4328a0_0 .net "z", 0 0, L_000001710b6d3120;  alias, 1 drivers
S_000001710b44e420 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b44dc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d24e0 .functor AND 1, L_000001710b6d3900, L_000001710b6e4440, C4<1>, C4<1>;
v000001710b4329e0_0 .net "x", 0 0, L_000001710b6d3900;  alias, 1 drivers
v000001710b431540_0 .net "y", 0 0, L_000001710b6e4440;  alias, 1 drivers
v000001710b433020_0 .net "z", 0 0, L_000001710b6d24e0;  alias, 1 drivers
S_000001710b44df70 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b44dc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d37b0 .functor OR 1, L_000001710b6d3120, L_000001710b6d24e0, C4<0>, C4<0>;
v000001710b432b20_0 .net "x", 0 0, L_000001710b6d3120;  alias, 1 drivers
v000001710b432bc0_0 .net "y", 0 0, L_000001710b6d24e0;  alias, 1 drivers
v000001710b4319a0_0 .net "z", 0 0, L_000001710b6d37b0;  alias, 1 drivers
S_000001710b44d2f0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b44dc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3900 .functor XOR 1, L_000001710b6e46c0, L_000001710b6e2d20, C4<0>, C4<0>;
v000001710b432c60_0 .net "x", 0 0, L_000001710b6e46c0;  alias, 1 drivers
v000001710b432d00_0 .net "y", 0 0, L_000001710b6e2d20;  alias, 1 drivers
v000001710b4317c0_0 .net "z", 0 0, L_000001710b6d3900;  alias, 1 drivers
S_000001710b44d480 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b44dc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d34a0 .functor XOR 1, L_000001710b6d3900, L_000001710b6e4440, C4<0>, C4<0>;
v000001710b432e40_0 .net "x", 0 0, L_000001710b6d3900;  alias, 1 drivers
v000001710b4332a0_0 .net "y", 0 0, L_000001710b6e4440;  alias, 1 drivers
v000001710b433340_0 .net "z", 0 0, L_000001710b6d34a0;  alias, 1 drivers
S_000001710b44d7a0 .scope generate, "genblk1[25]" "genblk1[25]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34f420 .param/l "i" 0 4 17, +C4<011001>;
S_000001710b44d930 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b44d7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b434560_0 .net "and0", 0 0, L_000001710b6d2860;  1 drivers
v000001710b434740_0 .net "and1", 0 0, L_000001710b6d3200;  1 drivers
v000001710b4341a0_0 .net "c", 0 0, L_000001710b6e2640;  1 drivers
v000001710b434f60_0 .net "cout", 0 0, L_000001710b6d1f30;  1 drivers
v000001710b4360e0_0 .net "x", 0 0, L_000001710b6e2460;  1 drivers
v000001710b433e80_0 .net "xor0", 0 0, L_000001710b6d1fa0;  1 drivers
v000001710b434600_0 .net "y", 0 0, L_000001710b6e43a0;  1 drivers
v000001710b433fc0_0 .net "z", 0 0, L_000001710b6d2780;  1 drivers
S_000001710b44e740 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b44d930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2860 .functor AND 1, L_000001710b6e2460, L_000001710b6e43a0, C4<1>, C4<1>;
v000001710b4356e0_0 .net "x", 0 0, L_000001710b6e2460;  alias, 1 drivers
v000001710b435500_0 .net "y", 0 0, L_000001710b6e43a0;  alias, 1 drivers
v000001710b434d80_0 .net "z", 0 0, L_000001710b6d2860;  alias, 1 drivers
S_000001710b44dac0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b44d930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3200 .functor AND 1, L_000001710b6d1fa0, L_000001710b6e2640, C4<1>, C4<1>;
v000001710b436040_0 .net "x", 0 0, L_000001710b6d1fa0;  alias, 1 drivers
v000001710b435780_0 .net "y", 0 0, L_000001710b6e2640;  alias, 1 drivers
v000001710b4351e0_0 .net "z", 0 0, L_000001710b6d3200;  alias, 1 drivers
S_000001710b472fa0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b44d930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d1f30 .functor OR 1, L_000001710b6d2860, L_000001710b6d3200, C4<0>, C4<0>;
v000001710b4342e0_0 .net "x", 0 0, L_000001710b6d2860;  alias, 1 drivers
v000001710b434380_0 .net "y", 0 0, L_000001710b6d3200;  alias, 1 drivers
v000001710b434420_0 .net "z", 0 0, L_000001710b6d1f30;  alias, 1 drivers
S_000001710b472960 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b44d930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d1fa0 .functor XOR 1, L_000001710b6e2460, L_000001710b6e43a0, C4<0>, C4<0>;
v000001710b434880_0 .net "x", 0 0, L_000001710b6e2460;  alias, 1 drivers
v000001710b434a60_0 .net "y", 0 0, L_000001710b6e43a0;  alias, 1 drivers
v000001710b435d20_0 .net "z", 0 0, L_000001710b6d1fa0;  alias, 1 drivers
S_000001710b471ce0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b44d930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d2780 .functor XOR 1, L_000001710b6d1fa0, L_000001710b6e2640, C4<0>, C4<0>;
v000001710b434920_0 .net "x", 0 0, L_000001710b6d1fa0;  alias, 1 drivers
v000001710b4349c0_0 .net "y", 0 0, L_000001710b6e2640;  alias, 1 drivers
v000001710b434b00_0 .net "z", 0 0, L_000001710b6d2780;  alias, 1 drivers
S_000001710b472000 .scope generate, "genblk1[26]" "genblk1[26]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34f820 .param/l "i" 0 4 17, +C4<011010>;
S_000001710b472190 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b472000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4347e0_0 .net "and0", 0 0, L_000001710b6d32e0;  1 drivers
v000001710b433b60_0 .net "and1", 0 0, L_000001710b755bb0;  1 drivers
v000001710b435e60_0 .net "c", 0 0, L_000001710b6e3ae0;  1 drivers
v000001710b4358c0_0 .net "cout", 0 0, L_000001710b7548e0;  1 drivers
v000001710b435820_0 .net "x", 0 0, L_000001710b6e26e0;  1 drivers
v000001710b435960_0 .net "xor0", 0 0, L_000001710b6d3270;  1 drivers
v000001710b435000_0 .net "y", 0 0, L_000001710b6e30e0;  1 drivers
v000001710b435a00_0 .net "z", 0 0, L_000001710b6d28d0;  1 drivers
S_000001710b471e70 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b472190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d32e0 .functor AND 1, L_000001710b6e26e0, L_000001710b6e30e0, C4<1>, C4<1>;
v000001710b433d40_0 .net "x", 0 0, L_000001710b6e26e0;  alias, 1 drivers
v000001710b435280_0 .net "y", 0 0, L_000001710b6e30e0;  alias, 1 drivers
v000001710b434ba0_0 .net "z", 0 0, L_000001710b6d32e0;  alias, 1 drivers
S_000001710b474710 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b472190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b755bb0 .functor AND 1, L_000001710b6d3270, L_000001710b6e3ae0, C4<1>, C4<1>;
v000001710b433980_0 .net "x", 0 0, L_000001710b6d3270;  alias, 1 drivers
v000001710b435dc0_0 .net "y", 0 0, L_000001710b6e3ae0;  alias, 1 drivers
v000001710b434c40_0 .net "z", 0 0, L_000001710b755bb0;  alias, 1 drivers
S_000001710b471830 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b472190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7548e0 .functor OR 1, L_000001710b6d32e0, L_000001710b755bb0, C4<0>, C4<0>;
v000001710b4344c0_0 .net "x", 0 0, L_000001710b6d32e0;  alias, 1 drivers
v000001710b433c00_0 .net "y", 0 0, L_000001710b755bb0;  alias, 1 drivers
v000001710b434ce0_0 .net "z", 0 0, L_000001710b7548e0;  alias, 1 drivers
S_000001710b472320 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b472190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3270 .functor XOR 1, L_000001710b6e26e0, L_000001710b6e30e0, C4<0>, C4<0>;
v000001710b434e20_0 .net "x", 0 0, L_000001710b6e26e0;  alias, 1 drivers
v000001710b434240_0 .net "y", 0 0, L_000001710b6e30e0;  alias, 1 drivers
v000001710b4346a0_0 .net "z", 0 0, L_000001710b6d3270;  alias, 1 drivers
S_000001710b4740d0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b472190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d28d0 .functor XOR 1, L_000001710b6d3270, L_000001710b6e3ae0, C4<0>, C4<0>;
v000001710b435f00_0 .net "x", 0 0, L_000001710b6d3270;  alias, 1 drivers
v000001710b433ca0_0 .net "y", 0 0, L_000001710b6e3ae0;  alias, 1 drivers
v000001710b434ec0_0 .net "z", 0 0, L_000001710b6d28d0;  alias, 1 drivers
S_000001710b4724b0 .scope generate, "genblk1[27]" "genblk1[27]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34f260 .param/l "i" 0 4 17, +C4<011011>;
S_000001710b473130 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b4724b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b435c80_0 .net "and0", 0 0, L_000001710b7557c0;  1 drivers
v000001710b435fa0_0 .net "and1", 0 0, L_000001710b754950;  1 drivers
v000001710b433de0_0 .net "c", 0 0, L_000001710b6e3860;  1 drivers
v000001710b437ee0_0 .net "cout", 0 0, L_000001710b756010;  1 drivers
v000001710b437260_0 .net "x", 0 0, L_000001710b6e34a0;  1 drivers
v000001710b438520_0 .net "xor0", 0 0, L_000001710b754e20;  1 drivers
v000001710b436fe0_0 .net "y", 0 0, L_000001710b6e37c0;  1 drivers
v000001710b436680_0 .net "z", 0 0, L_000001710b755ec0;  1 drivers
S_000001710b4732c0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b473130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7557c0 .functor AND 1, L_000001710b6e34a0, L_000001710b6e37c0, C4<1>, C4<1>;
v000001710b433f20_0 .net "x", 0 0, L_000001710b6e34a0;  alias, 1 drivers
v000001710b4350a0_0 .net "y", 0 0, L_000001710b6e37c0;  alias, 1 drivers
v000001710b435140_0 .net "z", 0 0, L_000001710b7557c0;  alias, 1 drivers
S_000001710b472c80 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b473130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b754950 .functor AND 1, L_000001710b754e20, L_000001710b6e3860, C4<1>, C4<1>;
v000001710b435320_0 .net "x", 0 0, L_000001710b754e20;  alias, 1 drivers
v000001710b435460_0 .net "y", 0 0, L_000001710b6e3860;  alias, 1 drivers
v000001710b434060_0 .net "z", 0 0, L_000001710b754950;  alias, 1 drivers
S_000001710b472640 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b473130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756010 .functor OR 1, L_000001710b7557c0, L_000001710b754950, C4<0>, C4<0>;
v000001710b433a20_0 .net "x", 0 0, L_000001710b7557c0;  alias, 1 drivers
v000001710b4353c0_0 .net "y", 0 0, L_000001710b754950;  alias, 1 drivers
v000001710b4355a0_0 .net "z", 0 0, L_000001710b756010;  alias, 1 drivers
S_000001710b474580 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b473130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b754e20 .functor XOR 1, L_000001710b6e34a0, L_000001710b6e37c0, C4<0>, C4<0>;
v000001710b435640_0 .net "x", 0 0, L_000001710b6e34a0;  alias, 1 drivers
v000001710b433ac0_0 .net "y", 0 0, L_000001710b6e37c0;  alias, 1 drivers
v000001710b435aa0_0 .net "z", 0 0, L_000001710b754e20;  alias, 1 drivers
S_000001710b4748a0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b473130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b755ec0 .functor XOR 1, L_000001710b754e20, L_000001710b6e3860, C4<0>, C4<0>;
v000001710b435be0_0 .net "x", 0 0, L_000001710b754e20;  alias, 1 drivers
v000001710b435b40_0 .net "y", 0 0, L_000001710b6e3860;  alias, 1 drivers
v000001710b434100_0 .net "z", 0 0, L_000001710b755ec0;  alias, 1 drivers
S_000001710b4727d0 .scope generate, "genblk1[28]" "genblk1[28]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34faa0 .param/l "i" 0 4 17, +C4<011100>;
S_000001710b472af0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b4727d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b438020_0 .net "and0", 0 0, L_000001710b755d00;  1 drivers
v000001710b4383e0_0 .net "and1", 0 0, L_000001710b7549c0;  1 drivers
v000001710b4362c0_0 .net "c", 0 0, L_000001710b6e3cc0;  1 drivers
v000001710b436ae0_0 .net "cout", 0 0, L_000001710b754b10;  1 drivers
v000001710b437300_0 .net "x", 0 0, L_000001710b6e3b80;  1 drivers
v000001710b4380c0_0 .net "xor0", 0 0, L_000001710b755830;  1 drivers
v000001710b4374e0_0 .net "y", 0 0, L_000001710b6e3c20;  1 drivers
v000001710b436400_0 .net "z", 0 0, L_000001710b754fe0;  1 drivers
S_000001710b4711f0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b472af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b755d00 .functor AND 1, L_000001710b6e3b80, L_000001710b6e3c20, C4<1>, C4<1>;
v000001710b436f40_0 .net "x", 0 0, L_000001710b6e3b80;  alias, 1 drivers
v000001710b4369a0_0 .net "y", 0 0, L_000001710b6e3c20;  alias, 1 drivers
v000001710b437760_0 .net "z", 0 0, L_000001710b755d00;  alias, 1 drivers
S_000001710b474d50 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b472af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7549c0 .functor AND 1, L_000001710b755830, L_000001710b6e3cc0, C4<1>, C4<1>;
v000001710b437f80_0 .net "x", 0 0, L_000001710b755830;  alias, 1 drivers
v000001710b437940_0 .net "y", 0 0, L_000001710b6e3cc0;  alias, 1 drivers
v000001710b436a40_0 .net "z", 0 0, L_000001710b7549c0;  alias, 1 drivers
S_000001710b472e10 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b472af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b754b10 .functor OR 1, L_000001710b755d00, L_000001710b7549c0, C4<0>, C4<0>;
v000001710b436900_0 .net "x", 0 0, L_000001710b755d00;  alias, 1 drivers
v000001710b436540_0 .net "y", 0 0, L_000001710b7549c0;  alias, 1 drivers
v000001710b437a80_0 .net "z", 0 0, L_000001710b754b10;  alias, 1 drivers
S_000001710b473450 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b472af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b755830 .functor XOR 1, L_000001710b6e3b80, L_000001710b6e3c20, C4<0>, C4<0>;
v000001710b436720_0 .net "x", 0 0, L_000001710b6e3b80;  alias, 1 drivers
v000001710b437620_0 .net "y", 0 0, L_000001710b6e3c20;  alias, 1 drivers
v000001710b436b80_0 .net "z", 0 0, L_000001710b755830;  alias, 1 drivers
S_000001710b471060 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b472af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b754fe0 .functor XOR 1, L_000001710b755830, L_000001710b6e3cc0, C4<0>, C4<0>;
v000001710b437b20_0 .net "x", 0 0, L_000001710b755830;  alias, 1 drivers
v000001710b437da0_0 .net "y", 0 0, L_000001710b6e3cc0;  alias, 1 drivers
v000001710b437bc0_0 .net "z", 0 0, L_000001710b754fe0;  alias, 1 drivers
S_000001710b474a30 .scope generate, "genblk1[29]" "genblk1[29]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34f7e0 .param/l "i" 0 4 17, +C4<011101>;
S_000001710b4735e0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b474a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b437d00_0 .net "and0", 0 0, L_000001710b754b80;  1 drivers
v000001710b436d60_0 .net "and1", 0 0, L_000001710b754f00;  1 drivers
v000001710b438480_0 .net "c", 0 0, L_000001710b6e3ea0;  1 drivers
v000001710b437440_0 .net "cout", 0 0, L_000001710b754bf0;  1 drivers
v000001710b4388e0_0 .net "x", 0 0, L_000001710b6e3d60;  1 drivers
v000001710b438700_0 .net "xor0", 0 0, L_000001710b756080;  1 drivers
v000001710b436e00_0 .net "y", 0 0, L_000001710b6e3e00;  1 drivers
v000001710b437120_0 .net "z", 0 0, L_000001710b754f70;  1 drivers
S_000001710b473900 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4735e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b754b80 .functor AND 1, L_000001710b6e3d60, L_000001710b6e3e00, C4<1>, C4<1>;
v000001710b4371c0_0 .net "x", 0 0, L_000001710b6e3d60;  alias, 1 drivers
v000001710b438660_0 .net "y", 0 0, L_000001710b6e3e00;  alias, 1 drivers
v000001710b4385c0_0 .net "z", 0 0, L_000001710b754b80;  alias, 1 drivers
S_000001710b471b50 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4735e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b754f00 .functor AND 1, L_000001710b756080, L_000001710b6e3ea0, C4<1>, C4<1>;
v000001710b4373a0_0 .net "x", 0 0, L_000001710b756080;  alias, 1 drivers
v000001710b437080_0 .net "y", 0 0, L_000001710b6e3ea0;  alias, 1 drivers
v000001710b4378a0_0 .net "z", 0 0, L_000001710b754f00;  alias, 1 drivers
S_000001710b471380 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4735e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b754bf0 .functor OR 1, L_000001710b754b80, L_000001710b754f00, C4<0>, C4<0>;
v000001710b438160_0 .net "x", 0 0, L_000001710b754b80;  alias, 1 drivers
v000001710b4365e0_0 .net "y", 0 0, L_000001710b754f00;  alias, 1 drivers
v000001710b436ea0_0 .net "z", 0 0, L_000001710b754bf0;  alias, 1 drivers
S_000001710b473770 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4735e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756080 .functor XOR 1, L_000001710b6e3d60, L_000001710b6e3e00, C4<0>, C4<0>;
v000001710b4367c0_0 .net "x", 0 0, L_000001710b6e3d60;  alias, 1 drivers
v000001710b438200_0 .net "y", 0 0, L_000001710b6e3e00;  alias, 1 drivers
v000001710b4379e0_0 .net "z", 0 0, L_000001710b756080;  alias, 1 drivers
S_000001710b473a90 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4735e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b754f70 .functor XOR 1, L_000001710b756080, L_000001710b6e3ea0, C4<0>, C4<0>;
v000001710b437c60_0 .net "x", 0 0, L_000001710b756080;  alias, 1 drivers
v000001710b436c20_0 .net "y", 0 0, L_000001710b6e3ea0;  alias, 1 drivers
v000001710b436860_0 .net "z", 0 0, L_000001710b754f70;  alias, 1 drivers
S_000001710b473c20 .scope generate, "genblk1[30]" "genblk1[30]" 4 17, 4 17 0, S_000001710abc5550;
 .timescale 0 0;
P_000001710b34fce0 .param/l "i" 0 4 17, +C4<011110>;
S_000001710b4719c0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b473c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b439920_0 .net "and0", 0 0, L_000001710b754870;  1 drivers
v000001710b4399c0_0 .net "and1", 0 0, L_000001710b755c20;  1 drivers
v000001710b43a820_0 .net "c", 0 0, L_000001710b6e4080;  1 drivers
v000001710b439b00_0 .net "cout", 0 0, L_000001710b755210;  1 drivers
v000001710b439240_0 .net "x", 0 0, L_000001710b6e3f40;  1 drivers
v000001710b439ba0_0 .net "xor0", 0 0, L_000001710b7546b0;  1 drivers
v000001710b439a60_0 .net "y", 0 0, L_000001710b6e3fe0;  1 drivers
v000001710b438b60_0 .net "z", 0 0, L_000001710b755600;  1 drivers
S_000001710b474bc0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4719c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b754870 .functor AND 1, L_000001710b6e3f40, L_000001710b6e3fe0, C4<1>, C4<1>;
v000001710b436cc0_0 .net "x", 0 0, L_000001710b6e3f40;  alias, 1 drivers
v000001710b436360_0 .net "y", 0 0, L_000001710b6e3fe0;  alias, 1 drivers
v000001710b4387a0_0 .net "z", 0 0, L_000001710b754870;  alias, 1 drivers
S_000001710b471510 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4719c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b755c20 .functor AND 1, L_000001710b7546b0, L_000001710b6e4080, C4<1>, C4<1>;
v000001710b436220_0 .net "x", 0 0, L_000001710b7546b0;  alias, 1 drivers
v000001710b437580_0 .net "y", 0 0, L_000001710b6e4080;  alias, 1 drivers
v000001710b437e40_0 .net "z", 0 0, L_000001710b755c20;  alias, 1 drivers
S_000001710b4716a0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4719c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b755210 .functor OR 1, L_000001710b754870, L_000001710b755c20, C4<0>, C4<0>;
v000001710b4376c0_0 .net "x", 0 0, L_000001710b754870;  alias, 1 drivers
v000001710b4364a0_0 .net "y", 0 0, L_000001710b755c20;  alias, 1 drivers
v000001710b437800_0 .net "z", 0 0, L_000001710b755210;  alias, 1 drivers
S_000001710b473db0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4719c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7546b0 .functor XOR 1, L_000001710b6e3f40, L_000001710b6e3fe0, C4<0>, C4<0>;
v000001710b4382a0_0 .net "x", 0 0, L_000001710b6e3f40;  alias, 1 drivers
v000001710b438340_0 .net "y", 0 0, L_000001710b6e3fe0;  alias, 1 drivers
v000001710b438840_0 .net "z", 0 0, L_000001710b7546b0;  alias, 1 drivers
S_000001710b473f40 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4719c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b755600 .functor XOR 1, L_000001710b7546b0, L_000001710b6e4080, C4<0>, C4<0>;
v000001710b436180_0 .net "x", 0 0, L_000001710b7546b0;  alias, 1 drivers
v000001710b438ac0_0 .net "y", 0 0, L_000001710b6e4080;  alias, 1 drivers
v000001710b438f20_0 .net "z", 0 0, L_000001710b755600;  alias, 1 drivers
S_000001710b474260 .scope module, "xor_map" "xor_gate" 4 23, 8 1 0, S_000001710abc5550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b754cd0 .functor XOR 1, L_000001710b6e70a0, L_000001710b755440, C4<0>, C4<0>;
v000001710b439060_0 .net "x", 0 0, L_000001710b6e70a0;  1 drivers
v000001710b4391a0_0 .net "y", 0 0, L_000001710b755440;  alias, 1 drivers
v000001710b43af00_0 .net "z", 0 0, L_000001710b754cd0;  alias, 1 drivers
S_000001710b4743f0 .scope module, "FA_u" "full_adder_32bit" 3 63, 4 1 0, S_000001710aba4830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x";
    .port_info 1 /INPUT 32 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "z";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "ovf";
L_000001710b759f80 .functor BUFZ 1, L_000001710b75a290, C4<0>, C4<0>, C4<0>;
L_000001710b688050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001710b498750_0 .net "cin", 0 0, L_000001710b688050;  1 drivers
v000001710b499650_0 .net "cout", 0 0, L_000001710b759f80;  alias, 1 drivers
v000001710b49a190_0 .net "ovf", 0 0, L_000001710b75aca0;  alias, 1 drivers
v000001710b49a7d0_0 .net "t", 31 1, L_000001710b6ead40;  1 drivers
v000001710b499150_0 .net "t_out", 0 0, L_000001710b75a290;  1 drivers
v000001710b499790_0 .net "x", 31 0, o000001710b3d8978;  alias, 0 drivers
v000001710b498430_0 .net "y", 31 0, v000001710b62f5b0_0;  alias, 1 drivers
v000001710b49a870_0 .net "z", 31 0, L_000001710b6eade0;  alias, 1 drivers
L_000001710b6e5f20 .part o000001710b3d8978, 1, 1;
L_000001710b6e6ce0 .part v000001710b62f5b0_0, 1, 1;
L_000001710b6e55c0 .part L_000001710b6ead40, 0, 1;
L_000001710b6e6060 .part o000001710b3d8978, 2, 1;
L_000001710b6e5c00 .part v000001710b62f5b0_0, 2, 1;
L_000001710b6e5340 .part L_000001710b6ead40, 1, 1;
L_000001710b6e6880 .part o000001710b3d8978, 3, 1;
L_000001710b6e53e0 .part v000001710b62f5b0_0, 3, 1;
L_000001710b6e5480 .part L_000001710b6ead40, 2, 1;
L_000001710b6e5660 .part o000001710b3d8978, 4, 1;
L_000001710b6e5ca0 .part v000001710b62f5b0_0, 4, 1;
L_000001710b6e6920 .part L_000001710b6ead40, 3, 1;
L_000001710b6e6100 .part o000001710b3d8978, 5, 1;
L_000001710b6e61a0 .part v000001710b62f5b0_0, 5, 1;
L_000001710b6e6240 .part L_000001710b6ead40, 4, 1;
L_000001710b6e6ec0 .part o000001710b3d8978, 6, 1;
L_000001710b6e6380 .part v000001710b62f5b0_0, 6, 1;
L_000001710b6e6600 .part L_000001710b6ead40, 5, 1;
L_000001710b6e6420 .part o000001710b3d8978, 7, 1;
L_000001710b6e5700 .part v000001710b62f5b0_0, 7, 1;
L_000001710b6e58e0 .part L_000001710b6ead40, 6, 1;
L_000001710b6e5980 .part o000001710b3d8978, 8, 1;
L_000001710b6e64c0 .part v000001710b62f5b0_0, 8, 1;
L_000001710b6e69c0 .part L_000001710b6ead40, 7, 1;
L_000001710b6e6d80 .part o000001710b3d8978, 9, 1;
L_000001710b6e6e20 .part v000001710b62f5b0_0, 9, 1;
L_000001710b6e8220 .part L_000001710b6ead40, 8, 1;
L_000001710b6e99e0 .part o000001710b3d8978, 10, 1;
L_000001710b6e7be0 .part v000001710b62f5b0_0, 10, 1;
L_000001710b6e98a0 .part L_000001710b6ead40, 9, 1;
L_000001710b6e8f40 .part o000001710b3d8978, 11, 1;
L_000001710b6e8fe0 .part v000001710b62f5b0_0, 11, 1;
L_000001710b6e7dc0 .part L_000001710b6ead40, 10, 1;
L_000001710b6e7f00 .part o000001710b3d8978, 12, 1;
L_000001710b6e7aa0 .part v000001710b62f5b0_0, 12, 1;
L_000001710b6e84a0 .part L_000001710b6ead40, 11, 1;
L_000001710b6e7d20 .part o000001710b3d8978, 13, 1;
L_000001710b6e9580 .part v000001710b62f5b0_0, 13, 1;
L_000001710b6e9620 .part L_000001710b6ead40, 12, 1;
L_000001710b6e8180 .part o000001710b3d8978, 14, 1;
L_000001710b6e7fa0 .part v000001710b62f5b0_0, 14, 1;
L_000001710b6e75a0 .part L_000001710b6ead40, 13, 1;
L_000001710b6e8540 .part o000001710b3d8978, 15, 1;
L_000001710b6e87c0 .part v000001710b62f5b0_0, 15, 1;
L_000001710b6e89a0 .part L_000001710b6ead40, 14, 1;
L_000001710b6e82c0 .part o000001710b3d8978, 16, 1;
L_000001710b6e93a0 .part v000001710b62f5b0_0, 16, 1;
L_000001710b6e7960 .part L_000001710b6ead40, 15, 1;
L_000001710b6e9a80 .part o000001710b3d8978, 17, 1;
L_000001710b6e76e0 .part v000001710b62f5b0_0, 17, 1;
L_000001710b6e8040 .part L_000001710b6ead40, 16, 1;
L_000001710b6e7e60 .part o000001710b3d8978, 18, 1;
L_000001710b6e9940 .part v000001710b62f5b0_0, 18, 1;
L_000001710b6e8cc0 .part L_000001710b6ead40, 17, 1;
L_000001710b6e9440 .part o000001710b3d8978, 19, 1;
L_000001710b6e7500 .part v000001710b62f5b0_0, 19, 1;
L_000001710b6e8360 .part L_000001710b6ead40, 18, 1;
L_000001710b6e7460 .part o000001710b3d8978, 20, 1;
L_000001710b6e8e00 .part v000001710b62f5b0_0, 20, 1;
L_000001710b6e80e0 .part L_000001710b6ead40, 19, 1;
L_000001710b6e7640 .part o000001710b3d8978, 21, 1;
L_000001710b6e8a40 .part v000001710b62f5b0_0, 21, 1;
L_000001710b6e8400 .part L_000001710b6ead40, 20, 1;
L_000001710b6e9800 .part o000001710b3d8978, 22, 1;
L_000001710b6e7c80 .part v000001710b62f5b0_0, 22, 1;
L_000001710b6e85e0 .part L_000001710b6ead40, 21, 1;
L_000001710b6e94e0 .part o000001710b3d8978, 23, 1;
L_000001710b6e8680 .part v000001710b62f5b0_0, 23, 1;
L_000001710b6e7320 .part L_000001710b6ead40, 22, 1;
L_000001710b6e8720 .part o000001710b3d8978, 24, 1;
L_000001710b6e96c0 .part v000001710b62f5b0_0, 24, 1;
L_000001710b6e7b40 .part L_000001710b6ead40, 23, 1;
L_000001710b6e8860 .part o000001710b3d8978, 25, 1;
L_000001710b6e8900 .part v000001710b62f5b0_0, 25, 1;
L_000001710b6e8d60 .part L_000001710b6ead40, 24, 1;
L_000001710b6e73c0 .part o000001710b3d8978, 26, 1;
L_000001710b6e8b80 .part v000001710b62f5b0_0, 26, 1;
L_000001710b6e9260 .part L_000001710b6ead40, 25, 1;
L_000001710b6e7780 .part o000001710b3d8978, 27, 1;
L_000001710b6e9760 .part v000001710b62f5b0_0, 27, 1;
L_000001710b6e8ae0 .part L_000001710b6ead40, 26, 1;
L_000001710b6e8c20 .part o000001710b3d8978, 28, 1;
L_000001710b6e8ea0 .part v000001710b62f5b0_0, 28, 1;
L_000001710b6e7820 .part L_000001710b6ead40, 27, 1;
L_000001710b6e78c0 .part o000001710b3d8978, 29, 1;
L_000001710b6e9080 .part v000001710b62f5b0_0, 29, 1;
L_000001710b6e9120 .part L_000001710b6ead40, 28, 1;
L_000001710b6e7a00 .part o000001710b3d8978, 30, 1;
L_000001710b6e91c0 .part v000001710b62f5b0_0, 30, 1;
L_000001710b6e9300 .part L_000001710b6ead40, 29, 1;
L_000001710b6ebf60 .part o000001710b3d8978, 0, 1;
L_000001710b6ea0c0 .part v000001710b62f5b0_0, 0, 1;
LS_000001710b6ead40_0_0 .concat8 [ 1 1 1 1], L_000001710b759b90, L_000001710b757820, L_000001710b757c80, L_000001710b756da0;
LS_000001710b6ead40_0_4 .concat8 [ 1 1 1 1], L_000001710b757900, L_000001710b757660, L_000001710b756470, L_000001710b756550;
LS_000001710b6ead40_0_8 .concat8 [ 1 1 1 1], L_000001710b757190, L_000001710b756e80, L_000001710b7567f0, L_000001710b757430;
LS_000001710b6ead40_0_12 .concat8 [ 1 1 1 1], L_000001710b757970, L_000001710b758f50, L_000001710b758230, L_000001710b7589a0;
LS_000001710b6ead40_0_16 .concat8 [ 1 1 1 1], L_000001710b759730, L_000001710b759340, L_000001710b758fc0, L_000001710b7588c0;
LS_000001710b6ead40_0_20 .concat8 [ 1 1 1 1], L_000001710b759810, L_000001710b758700, L_000001710b758a80, L_000001710b758bd0;
LS_000001710b6ead40_0_24 .concat8 [ 1 1 1 1], L_000001710b758e00, L_000001710b759570, L_000001710b759dc0, L_000001710b75a530;
LS_000001710b6ead40_0_28 .concat8 [ 1 1 1 0], L_000001710b75aa00, L_000001710b75a3e0, L_000001710b759ab0;
LS_000001710b6ead40_1_0 .concat8 [ 4 4 4 4], LS_000001710b6ead40_0_0, LS_000001710b6ead40_0_4, LS_000001710b6ead40_0_8, LS_000001710b6ead40_0_12;
LS_000001710b6ead40_1_4 .concat8 [ 4 4 4 3], LS_000001710b6ead40_0_16, LS_000001710b6ead40_0_20, LS_000001710b6ead40_0_24, LS_000001710b6ead40_0_28;
L_000001710b6ead40 .concat8 [ 16 15 0 0], LS_000001710b6ead40_1_0, LS_000001710b6ead40_1_4;
L_000001710b6eba60 .part o000001710b3d8978, 31, 1;
L_000001710b6ea2a0 .part v000001710b62f5b0_0, 31, 1;
L_000001710b6ec280 .part L_000001710b6ead40, 30, 1;
LS_000001710b6eade0_0_0 .concat8 [ 1 1 1 1], L_000001710b759b20, L_000001710b7569b0, L_000001710b757040, L_000001710b7560f0;
LS_000001710b6eade0_0_4 .concat8 [ 1 1 1 1], L_000001710b757270, L_000001710b756240, L_000001710b756d30, L_000001710b7574a0;
LS_000001710b6eade0_0_8 .concat8 [ 1 1 1 1], L_000001710b757b30, L_000001710b756710, L_000001710b756630, L_000001710b756b00;
LS_000001710b6eade0_0_12 .concat8 [ 1 1 1 1], L_000001710b757510, L_000001710b757a50, L_000001710b759880, L_000001710b7590a0;
LS_000001710b6eade0_0_16 .concat8 [ 1 1 1 1], L_000001710b758540, L_000001710b758150, L_000001710b7596c0, L_000001710b757dd0;
LS_000001710b6eade0_0_20 .concat8 [ 1 1 1 1], L_000001710b7592d0, L_000001710b758690, L_000001710b7587e0, L_000001710b758af0;
LS_000001710b6eade0_0_24 .concat8 [ 1 1 1 1], L_000001710b758cb0, L_000001710b7591f0, L_000001710b759ea0, L_000001710b75a450;
LS_000001710b6eade0_0_28 .concat8 [ 1 1 1 1], L_000001710b75a840, L_000001710b75b480, L_000001710b7598f0, L_000001710b759960;
LS_000001710b6eade0_1_0 .concat8 [ 4 4 4 4], LS_000001710b6eade0_0_0, LS_000001710b6eade0_0_4, LS_000001710b6eade0_0_8, LS_000001710b6eade0_0_12;
LS_000001710b6eade0_1_4 .concat8 [ 4 4 4 4], LS_000001710b6eade0_0_16, LS_000001710b6eade0_0_20, LS_000001710b6eade0_0_24, LS_000001710b6eade0_0_28;
L_000001710b6eade0 .concat8 [ 16 16 0 0], LS_000001710b6eade0_1_0, LS_000001710b6eade0_1_4;
L_000001710b6e9da0 .part L_000001710b6ead40, 30, 1;
S_000001710b478270 .scope module, "fa0_map" "full_adder_1bit" 4 14, 5 4 0, S_000001710b4743f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b43a0a0_0 .net "and0", 0 0, L_000001710b75a4c0;  1 drivers
v000001710b439ec0_0 .net "and1", 0 0, L_000001710b75afb0;  1 drivers
v000001710b439420_0 .net "c", 0 0, L_000001710b688050;  alias, 1 drivers
v000001710b438ca0_0 .net "cout", 0 0, L_000001710b759b90;  1 drivers
v000001710b438980_0 .net "x", 0 0, L_000001710b6ebf60;  1 drivers
v000001710b43afa0_0 .net "xor0", 0 0, L_000001710b75aed0;  1 drivers
v000001710b439f60_0 .net "y", 0 0, L_000001710b6ea0c0;  1 drivers
v000001710b43ae60_0 .net "z", 0 0, L_000001710b759b20;  1 drivers
S_000001710b4761a0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b478270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75a4c0 .functor AND 1, L_000001710b6ebf60, L_000001710b6ea0c0, C4<1>, C4<1>;
v000001710b439380_0 .net "x", 0 0, L_000001710b6ebf60;  alias, 1 drivers
v000001710b439d80_0 .net "y", 0 0, L_000001710b6ea0c0;  alias, 1 drivers
v000001710b4396a0_0 .net "z", 0 0, L_000001710b75a4c0;  alias, 1 drivers
S_000001710b476fb0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b478270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75afb0 .functor AND 1, L_000001710b75aed0, L_000001710b688050, C4<1>, C4<1>;
v000001710b43ac80_0 .net "x", 0 0, L_000001710b75aed0;  alias, 1 drivers
v000001710b439e20_0 .net "y", 0 0, L_000001710b688050;  alias, 1 drivers
v000001710b43a320_0 .net "z", 0 0, L_000001710b75afb0;  alias, 1 drivers
S_000001710b478a40 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b478270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759b90 .functor OR 1, L_000001710b75a4c0, L_000001710b75afb0, C4<0>, C4<0>;
v000001710b438e80_0 .net "x", 0 0, L_000001710b75a4c0;  alias, 1 drivers
v000001710b438c00_0 .net "y", 0 0, L_000001710b75afb0;  alias, 1 drivers
v000001710b4397e0_0 .net "z", 0 0, L_000001710b759b90;  alias, 1 drivers
S_000001710b478400 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b478270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75aed0 .functor XOR 1, L_000001710b6ebf60, L_000001710b6ea0c0, C4<0>, C4<0>;
v000001710b438d40_0 .net "x", 0 0, L_000001710b6ebf60;  alias, 1 drivers
v000001710b43aaa0_0 .net "y", 0 0, L_000001710b6ea0c0;  alias, 1 drivers
v000001710b439100_0 .net "z", 0 0, L_000001710b75aed0;  alias, 1 drivers
S_000001710b478590 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b478270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759b20 .functor XOR 1, L_000001710b75aed0, L_000001710b688050, C4<0>, C4<0>;
v000001710b43a8c0_0 .net "x", 0 0, L_000001710b75aed0;  alias, 1 drivers
v000001710b43ab40_0 .net "y", 0 0, L_000001710b688050;  alias, 1 drivers
v000001710b438de0_0 .net "z", 0 0, L_000001710b759b20;  alias, 1 drivers
S_000001710b476c90 .scope module, "fa2_map" "full_adder_1bit" 4 21, 5 4 0, S_000001710b4743f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b43a640_0 .net "and0", 0 0, L_000001710b759ce0;  1 drivers
v000001710b43a6e0_0 .net "and1", 0 0, L_000001710b75aae0;  1 drivers
v000001710b43aa00_0 .net "c", 0 0, L_000001710b6ec280;  1 drivers
v000001710b43adc0_0 .net "cout", 0 0, L_000001710b75a290;  alias, 1 drivers
v000001710b43b040_0 .net "x", 0 0, L_000001710b6eba60;  1 drivers
v000001710b43d660_0 .net "xor0", 0 0, L_000001710b75b2c0;  1 drivers
v000001710b43bf40_0 .net "y", 0 0, L_000001710b6ea2a0;  1 drivers
v000001710b43b720_0 .net "z", 0 0, L_000001710b759960;  1 drivers
S_000001710b476010 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b476c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759ce0 .functor AND 1, L_000001710b6eba60, L_000001710b6ea2a0, C4<1>, C4<1>;
v000001710b439880_0 .net "x", 0 0, L_000001710b6eba60;  alias, 1 drivers
v000001710b43a000_0 .net "y", 0 0, L_000001710b6ea2a0;  alias, 1 drivers
v000001710b43a140_0 .net "z", 0 0, L_000001710b759ce0;  alias, 1 drivers
S_000001710b475070 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b476c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75aae0 .functor AND 1, L_000001710b75b2c0, L_000001710b6ec280, C4<1>, C4<1>;
v000001710b43a500_0 .net "x", 0 0, L_000001710b75b2c0;  alias, 1 drivers
v000001710b43a1e0_0 .net "y", 0 0, L_000001710b6ec280;  alias, 1 drivers
v000001710b43a960_0 .net "z", 0 0, L_000001710b75aae0;  alias, 1 drivers
S_000001710b475cf0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b476c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75a290 .functor OR 1, L_000001710b759ce0, L_000001710b75aae0, C4<0>, C4<0>;
v000001710b43a780_0 .net "x", 0 0, L_000001710b759ce0;  alias, 1 drivers
v000001710b43a280_0 .net "y", 0 0, L_000001710b75aae0;  alias, 1 drivers
v000001710b43a3c0_0 .net "z", 0 0, L_000001710b75a290;  alias, 1 drivers
S_000001710b475390 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b476c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75b2c0 .functor XOR 1, L_000001710b6eba60, L_000001710b6ea2a0, C4<0>, C4<0>;
v000001710b43abe0_0 .net "x", 0 0, L_000001710b6eba60;  alias, 1 drivers
v000001710b4394c0_0 .net "y", 0 0, L_000001710b6ea2a0;  alias, 1 drivers
v000001710b43a460_0 .net "z", 0 0, L_000001710b75b2c0;  alias, 1 drivers
S_000001710b477140 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b476c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759960 .functor XOR 1, L_000001710b75b2c0, L_000001710b6ec280, C4<0>, C4<0>;
v000001710b43ad20_0 .net "x", 0 0, L_000001710b75b2c0;  alias, 1 drivers
v000001710b439600_0 .net "y", 0 0, L_000001710b6ec280;  alias, 1 drivers
v000001710b43a5a0_0 .net "z", 0 0, L_000001710b759960;  alias, 1 drivers
S_000001710b476b00 .scope generate, "genblk1[1]" "genblk1[1]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b34f5a0 .param/l "i" 0 4 17, +C4<01>;
S_000001710b475b60 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b476b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b43cbc0_0 .net "and0", 0 0, L_000001710b756cc0;  1 drivers
v000001710b43b400_0 .net "and1", 0 0, L_000001710b757740;  1 drivers
v000001710b43d0c0_0 .net "c", 0 0, L_000001710b6e55c0;  1 drivers
v000001710b43b5e0_0 .net "cout", 0 0, L_000001710b757820;  1 drivers
v000001710b43bb80_0 .net "x", 0 0, L_000001710b6e5f20;  1 drivers
v000001710b43c760_0 .net "xor0", 0 0, L_000001710b756be0;  1 drivers
v000001710b43c800_0 .net "y", 0 0, L_000001710b6e6ce0;  1 drivers
v000001710b43bd60_0 .net "z", 0 0, L_000001710b7569b0;  1 drivers
S_000001710b476e20 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b475b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756cc0 .functor AND 1, L_000001710b6e5f20, L_000001710b6e6ce0, C4<1>, C4<1>;
v000001710b43bea0_0 .net "x", 0 0, L_000001710b6e5f20;  alias, 1 drivers
v000001710b43cee0_0 .net "y", 0 0, L_000001710b6e6ce0;  alias, 1 drivers
v000001710b43bcc0_0 .net "z", 0 0, L_000001710b756cc0;  alias, 1 drivers
S_000001710b478720 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b475b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757740 .functor AND 1, L_000001710b756be0, L_000001710b6e55c0, C4<1>, C4<1>;
v000001710b43b2c0_0 .net "x", 0 0, L_000001710b756be0;  alias, 1 drivers
v000001710b43b9a0_0 .net "y", 0 0, L_000001710b6e55c0;  alias, 1 drivers
v000001710b43ba40_0 .net "z", 0 0, L_000001710b757740;  alias, 1 drivers
S_000001710b4772d0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b475b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757820 .functor OR 1, L_000001710b756cc0, L_000001710b757740, C4<0>, C4<0>;
v000001710b43c620_0 .net "x", 0 0, L_000001710b756cc0;  alias, 1 drivers
v000001710b43c120_0 .net "y", 0 0, L_000001710b757740;  alias, 1 drivers
v000001710b43c1c0_0 .net "z", 0 0, L_000001710b757820;  alias, 1 drivers
S_000001710b477780 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b475b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756be0 .functor XOR 1, L_000001710b6e5f20, L_000001710b6e6ce0, C4<0>, C4<0>;
v000001710b43c3a0_0 .net "x", 0 0, L_000001710b6e5f20;  alias, 1 drivers
v000001710b43b360_0 .net "y", 0 0, L_000001710b6e6ce0;  alias, 1 drivers
v000001710b43cf80_0 .net "z", 0 0, L_000001710b756be0;  alias, 1 drivers
S_000001710b475520 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b475b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7569b0 .functor XOR 1, L_000001710b756be0, L_000001710b6e55c0, C4<0>, C4<0>;
v000001710b43bae0_0 .net "x", 0 0, L_000001710b756be0;  alias, 1 drivers
v000001710b43d700_0 .net "y", 0 0, L_000001710b6e55c0;  alias, 1 drivers
v000001710b43cd00_0 .net "z", 0 0, L_000001710b7569b0;  alias, 1 drivers
S_000001710b477910 .scope generate, "genblk1[2]" "genblk1[2]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b34f960 .param/l "i" 0 4 17, +C4<010>;
S_000001710b4788b0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b477910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b43d520_0 .net "and0", 0 0, L_000001710b756390;  1 drivers
v000001710b43c580_0 .net "and1", 0 0, L_000001710b7561d0;  1 drivers
v000001710b43cc60_0 .net "c", 0 0, L_000001710b6e5340;  1 drivers
v000001710b43be00_0 .net "cout", 0 0, L_000001710b757c80;  1 drivers
v000001710b43c300_0 .net "x", 0 0, L_000001710b6e6060;  1 drivers
v000001710b43d8e0_0 .net "xor0", 0 0, L_000001710b756f60;  1 drivers
v000001710b43b180_0 .net "y", 0 0, L_000001710b6e5c00;  1 drivers
v000001710b43c8a0_0 .net "z", 0 0, L_000001710b757040;  1 drivers
S_000001710b476330 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4788b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756390 .functor AND 1, L_000001710b6e6060, L_000001710b6e5c00, C4<1>, C4<1>;
v000001710b43bc20_0 .net "x", 0 0, L_000001710b6e6060;  alias, 1 drivers
v000001710b43c440_0 .net "y", 0 0, L_000001710b6e5c00;  alias, 1 drivers
v000001710b43bfe0_0 .net "z", 0 0, L_000001710b756390;  alias, 1 drivers
S_000001710b477460 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4788b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7561d0 .functor AND 1, L_000001710b756f60, L_000001710b6e5340, C4<1>, C4<1>;
v000001710b43d480_0 .net "x", 0 0, L_000001710b756f60;  alias, 1 drivers
v000001710b43c4e0_0 .net "y", 0 0, L_000001710b6e5340;  alias, 1 drivers
v000001710b43cb20_0 .net "z", 0 0, L_000001710b7561d0;  alias, 1 drivers
S_000001710b478bd0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4788b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757c80 .functor OR 1, L_000001710b756390, L_000001710b7561d0, C4<0>, C4<0>;
v000001710b43b680_0 .net "x", 0 0, L_000001710b756390;  alias, 1 drivers
v000001710b43b4a0_0 .net "y", 0 0, L_000001710b7561d0;  alias, 1 drivers
v000001710b43c080_0 .net "z", 0 0, L_000001710b757c80;  alias, 1 drivers
S_000001710b478d60 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4788b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756f60 .functor XOR 1, L_000001710b6e6060, L_000001710b6e5c00, C4<0>, C4<0>;
v000001710b43c6c0_0 .net "x", 0 0, L_000001710b6e6060;  alias, 1 drivers
v000001710b43d200_0 .net "y", 0 0, L_000001710b6e5c00;  alias, 1 drivers
v000001710b43d840_0 .net "z", 0 0, L_000001710b756f60;  alias, 1 drivers
S_000001710b4764c0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4788b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757040 .functor XOR 1, L_000001710b756f60, L_000001710b6e5340, C4<0>, C4<0>;
v000001710b43b540_0 .net "x", 0 0, L_000001710b756f60;  alias, 1 drivers
v000001710b43ca80_0 .net "y", 0 0, L_000001710b6e5340;  alias, 1 drivers
v000001710b43c260_0 .net "z", 0 0, L_000001710b757040;  alias, 1 drivers
S_000001710b476650 .scope generate, "genblk1[3]" "genblk1[3]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b3500a0 .param/l "i" 0 4 17, +C4<011>;
S_000001710b4775f0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b476650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b43fbe0_0 .net "and0", 0 0, L_000001710b756160;  1 drivers
v000001710b43dac0_0 .net "and1", 0 0, L_000001710b7562b0;  1 drivers
v000001710b43e1a0_0 .net "c", 0 0, L_000001710b6e5480;  1 drivers
v000001710b43e240_0 .net "cout", 0 0, L_000001710b756da0;  1 drivers
v000001710b43f8c0_0 .net "x", 0 0, L_000001710b6e6880;  1 drivers
v000001710b43dc00_0 .net "xor0", 0 0, L_000001710b757ba0;  1 drivers
v000001710b43f280_0 .net "y", 0 0, L_000001710b6e53e0;  1 drivers
v000001710b43fdc0_0 .net "z", 0 0, L_000001710b7560f0;  1 drivers
S_000001710b475200 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4775f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756160 .functor AND 1, L_000001710b6e6880, L_000001710b6e53e0, C4<1>, C4<1>;
v000001710b43c940_0 .net "x", 0 0, L_000001710b6e6880;  alias, 1 drivers
v000001710b43c9e0_0 .net "y", 0 0, L_000001710b6e53e0;  alias, 1 drivers
v000001710b43d2a0_0 .net "z", 0 0, L_000001710b756160;  alias, 1 drivers
S_000001710b4756b0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4775f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7562b0 .functor AND 1, L_000001710b757ba0, L_000001710b6e5480, C4<1>, C4<1>;
v000001710b43cda0_0 .net "x", 0 0, L_000001710b757ba0;  alias, 1 drivers
v000001710b43b7c0_0 .net "y", 0 0, L_000001710b6e5480;  alias, 1 drivers
v000001710b43d340_0 .net "z", 0 0, L_000001710b7562b0;  alias, 1 drivers
S_000001710b475e80 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4775f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756da0 .functor OR 1, L_000001710b756160, L_000001710b7562b0, C4<0>, C4<0>;
v000001710b43ce40_0 .net "x", 0 0, L_000001710b756160;  alias, 1 drivers
v000001710b43b860_0 .net "y", 0 0, L_000001710b7562b0;  alias, 1 drivers
v000001710b43d3e0_0 .net "z", 0 0, L_000001710b756da0;  alias, 1 drivers
S_000001710b4767e0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4775f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757ba0 .functor XOR 1, L_000001710b6e6880, L_000001710b6e53e0, C4<0>, C4<0>;
v000001710b43d020_0 .net "x", 0 0, L_000001710b6e6880;  alias, 1 drivers
v000001710b43d160_0 .net "y", 0 0, L_000001710b6e53e0;  alias, 1 drivers
v000001710b43b900_0 .net "z", 0 0, L_000001710b757ba0;  alias, 1 drivers
S_000001710b476970 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4775f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7560f0 .functor XOR 1, L_000001710b757ba0, L_000001710b6e5480, C4<0>, C4<0>;
v000001710b43b220_0 .net "x", 0 0, L_000001710b757ba0;  alias, 1 drivers
v000001710b43d5c0_0 .net "y", 0 0, L_000001710b6e5480;  alias, 1 drivers
v000001710b43d7a0_0 .net "z", 0 0, L_000001710b7560f0;  alias, 1 drivers
S_000001710b477aa0 .scope generate, "genblk1[4]" "genblk1[4]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b350420 .param/l "i" 0 4 17, +C4<0100>;
S_000001710b477c30 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b477aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b43f140_0 .net "and0", 0 0, L_000001710b7568d0;  1 drivers
v000001710b43eba0_0 .net "and1", 0 0, L_000001710b756c50;  1 drivers
v000001710b43ea60_0 .net "c", 0 0, L_000001710b6e6920;  1 drivers
v000001710b43df20_0 .net "cout", 0 0, L_000001710b757900;  1 drivers
v000001710b43f460_0 .net "x", 0 0, L_000001710b6e5660;  1 drivers
v000001710b43e060_0 .net "xor0", 0 0, L_000001710b757c10;  1 drivers
v000001710b4400e0_0 .net "y", 0 0, L_000001710b6e5ca0;  1 drivers
v000001710b43fd20_0 .net "z", 0 0, L_000001710b757270;  1 drivers
S_000001710b477dc0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b477c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7568d0 .functor AND 1, L_000001710b6e5660, L_000001710b6e5ca0, C4<1>, C4<1>;
v000001710b43fe60_0 .net "x", 0 0, L_000001710b6e5660;  alias, 1 drivers
v000001710b43ff00_0 .net "y", 0 0, L_000001710b6e5ca0;  alias, 1 drivers
v000001710b43f320_0 .net "z", 0 0, L_000001710b7568d0;  alias, 1 drivers
S_000001710b477f50 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b477c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756c50 .functor AND 1, L_000001710b757c10, L_000001710b6e6920, C4<1>, C4<1>;
v000001710b43e880_0 .net "x", 0 0, L_000001710b757c10;  alias, 1 drivers
v000001710b43f0a0_0 .net "y", 0 0, L_000001710b6e6920;  alias, 1 drivers
v000001710b43da20_0 .net "z", 0 0, L_000001710b756c50;  alias, 1 drivers
S_000001710b4780e0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b477c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757900 .functor OR 1, L_000001710b7568d0, L_000001710b756c50, C4<0>, C4<0>;
v000001710b43dde0_0 .net "x", 0 0, L_000001710b7568d0;  alias, 1 drivers
v000001710b43e6a0_0 .net "y", 0 0, L_000001710b756c50;  alias, 1 drivers
v000001710b43ef60_0 .net "z", 0 0, L_000001710b757900;  alias, 1 drivers
S_000001710b475840 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b477c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757c10 .functor XOR 1, L_000001710b6e5660, L_000001710b6e5ca0, C4<0>, C4<0>;
v000001710b43e560_0 .net "x", 0 0, L_000001710b6e5660;  alias, 1 drivers
v000001710b43f3c0_0 .net "y", 0 0, L_000001710b6e5ca0;  alias, 1 drivers
v000001710b43f960_0 .net "z", 0 0, L_000001710b757c10;  alias, 1 drivers
S_000001710b4759d0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b477c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757270 .functor XOR 1, L_000001710b757c10, L_000001710b6e6920, C4<0>, C4<0>;
v000001710b43db60_0 .net "x", 0 0, L_000001710b757c10;  alias, 1 drivers
v000001710b43de80_0 .net "y", 0 0, L_000001710b6e6920;  alias, 1 drivers
v000001710b43e9c0_0 .net "z", 0 0, L_000001710b757270;  alias, 1 drivers
S_000001710b47b790 .scope generate, "genblk1[5]" "genblk1[5]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b350520 .param/l "i" 0 4 17, +C4<0101>;
S_000001710b47c5a0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b47b790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b43e380_0 .net "and0", 0 0, L_000001710b7570b0;  1 drivers
v000001710b43e420_0 .net "and1", 0 0, L_000001710b756780;  1 drivers
v000001710b43f5a0_0 .net "c", 0 0, L_000001710b6e6240;  1 drivers
v000001710b43e7e0_0 .net "cout", 0 0, L_000001710b757660;  1 drivers
v000001710b43dca0_0 .net "x", 0 0, L_000001710b6e6100;  1 drivers
v000001710b43ffa0_0 .net "xor0", 0 0, L_000001710b757200;  1 drivers
v000001710b43ee20_0 .net "y", 0 0, L_000001710b6e61a0;  1 drivers
v000001710b43eec0_0 .net "z", 0 0, L_000001710b756240;  1 drivers
S_000001710b479d00 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b47c5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7570b0 .functor AND 1, L_000001710b6e6100, L_000001710b6e61a0, C4<1>, C4<1>;
v000001710b43f1e0_0 .net "x", 0 0, L_000001710b6e6100;  alias, 1 drivers
v000001710b440040_0 .net "y", 0 0, L_000001710b6e61a0;  alias, 1 drivers
v000001710b43f780_0 .net "z", 0 0, L_000001710b7570b0;  alias, 1 drivers
S_000001710b47c8c0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b47c5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756780 .functor AND 1, L_000001710b757200, L_000001710b6e6240, C4<1>, C4<1>;
v000001710b43fc80_0 .net "x", 0 0, L_000001710b757200;  alias, 1 drivers
v000001710b43e920_0 .net "y", 0 0, L_000001710b6e6240;  alias, 1 drivers
v000001710b43e100_0 .net "z", 0 0, L_000001710b756780;  alias, 1 drivers
S_000001710b479e90 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b47c5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757660 .functor OR 1, L_000001710b7570b0, L_000001710b756780, C4<0>, C4<0>;
v000001710b43dfc0_0 .net "x", 0 0, L_000001710b7570b0;  alias, 1 drivers
v000001710b43eb00_0 .net "y", 0 0, L_000001710b756780;  alias, 1 drivers
v000001710b43ec40_0 .net "z", 0 0, L_000001710b757660;  alias, 1 drivers
S_000001710b4799e0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b47c5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757200 .functor XOR 1, L_000001710b6e6100, L_000001710b6e61a0, C4<0>, C4<0>;
v000001710b43ece0_0 .net "x", 0 0, L_000001710b6e6100;  alias, 1 drivers
v000001710b43ed80_0 .net "y", 0 0, L_000001710b6e61a0;  alias, 1 drivers
v000001710b43f500_0 .net "z", 0 0, L_000001710b757200;  alias, 1 drivers
S_000001710b479080 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b47c5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756240 .functor XOR 1, L_000001710b757200, L_000001710b6e6240, C4<0>, C4<0>;
v000001710b43fa00_0 .net "x", 0 0, L_000001710b757200;  alias, 1 drivers
v000001710b43e2e0_0 .net "y", 0 0, L_000001710b6e6240;  alias, 1 drivers
v000001710b43e740_0 .net "z", 0 0, L_000001710b756240;  alias, 1 drivers
S_000001710b47a020 .scope generate, "genblk1[6]" "genblk1[6]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b3502e0 .param/l "i" 0 4 17, +C4<0110>;
S_000001710b47c730 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b47a020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b440fe0_0 .net "and0", 0 0, L_000001710b756fd0;  1 drivers
v000001710b4427a0_0 .net "and1", 0 0, L_000001710b756320;  1 drivers
v000001710b442200_0 .net "c", 0 0, L_000001710b6e6600;  1 drivers
v000001710b441800_0 .net "cout", 0 0, L_000001710b756470;  1 drivers
v000001710b440540_0 .net "x", 0 0, L_000001710b6e6ec0;  1 drivers
v000001710b4422a0_0 .net "xor0", 0 0, L_000001710b757890;  1 drivers
v000001710b440360_0 .net "y", 0 0, L_000001710b6e6380;  1 drivers
v000001710b440860_0 .net "z", 0 0, L_000001710b756d30;  1 drivers
S_000001710b47b600 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b47c730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756fd0 .functor AND 1, L_000001710b6e6ec0, L_000001710b6e6380, C4<1>, C4<1>;
v000001710b43e4c0_0 .net "x", 0 0, L_000001710b6e6ec0;  alias, 1 drivers
v000001710b43f000_0 .net "y", 0 0, L_000001710b6e6380;  alias, 1 drivers
v000001710b43e600_0 .net "z", 0 0, L_000001710b756fd0;  alias, 1 drivers
S_000001710b479210 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b47c730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756320 .functor AND 1, L_000001710b757890, L_000001710b6e6600, C4<1>, C4<1>;
v000001710b43f640_0 .net "x", 0 0, L_000001710b757890;  alias, 1 drivers
v000001710b43f6e0_0 .net "y", 0 0, L_000001710b6e6600;  alias, 1 drivers
v000001710b43f820_0 .net "z", 0 0, L_000001710b756320;  alias, 1 drivers
S_000001710b479b70 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b47c730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756470 .functor OR 1, L_000001710b756fd0, L_000001710b756320, C4<0>, C4<0>;
v000001710b43faa0_0 .net "x", 0 0, L_000001710b756fd0;  alias, 1 drivers
v000001710b43fb40_0 .net "y", 0 0, L_000001710b756320;  alias, 1 drivers
v000001710b43d980_0 .net "z", 0 0, L_000001710b756470;  alias, 1 drivers
S_000001710b47c280 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b47c730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757890 .functor XOR 1, L_000001710b6e6ec0, L_000001710b6e6380, C4<0>, C4<0>;
v000001710b43dd40_0 .net "x", 0 0, L_000001710b6e6ec0;  alias, 1 drivers
v000001710b4418a0_0 .net "y", 0 0, L_000001710b6e6380;  alias, 1 drivers
v000001710b4423e0_0 .net "z", 0 0, L_000001710b757890;  alias, 1 drivers
S_000001710b47bab0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b47c730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756d30 .functor XOR 1, L_000001710b757890, L_000001710b6e6600, C4<0>, C4<0>;
v000001710b441120_0 .net "x", 0 0, L_000001710b757890;  alias, 1 drivers
v000001710b4428e0_0 .net "y", 0 0, L_000001710b6e6600;  alias, 1 drivers
v000001710b440cc0_0 .net "z", 0 0, L_000001710b756d30;  alias, 1 drivers
S_000001710b47ca50 .scope generate, "genblk1[7]" "genblk1[7]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b350e20 .param/l "i" 0 4 17, +C4<0111>;
S_000001710b47a660 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b47ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b441260_0 .net "and0", 0 0, L_000001710b757ac0;  1 drivers
v000001710b440900_0 .net "and1", 0 0, L_000001710b7564e0;  1 drivers
v000001710b441300_0 .net "c", 0 0, L_000001710b6e58e0;  1 drivers
v000001710b441b20_0 .net "cout", 0 0, L_000001710b756550;  1 drivers
v000001710b4413a0_0 .net "x", 0 0, L_000001710b6e6420;  1 drivers
v000001710b441580_0 .net "xor0", 0 0, L_000001710b757120;  1 drivers
v000001710b440680_0 .net "y", 0 0, L_000001710b6e5700;  1 drivers
v000001710b442700_0 .net "z", 0 0, L_000001710b7574a0;  1 drivers
S_000001710b47a1b0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b47a660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757ac0 .functor AND 1, L_000001710b6e6420, L_000001710b6e5700, C4<1>, C4<1>;
v000001710b442340_0 .net "x", 0 0, L_000001710b6e6420;  alias, 1 drivers
v000001710b4409a0_0 .net "y", 0 0, L_000001710b6e5700;  alias, 1 drivers
v000001710b441940_0 .net "z", 0 0, L_000001710b757ac0;  alias, 1 drivers
S_000001710b4793a0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b47a660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7564e0 .functor AND 1, L_000001710b757120, L_000001710b6e58e0, C4<1>, C4<1>;
v000001710b442480_0 .net "x", 0 0, L_000001710b757120;  alias, 1 drivers
v000001710b4419e0_0 .net "y", 0 0, L_000001710b6e58e0;  alias, 1 drivers
v000001710b441080_0 .net "z", 0 0, L_000001710b7564e0;  alias, 1 drivers
S_000001710b47bf60 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b47a660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756550 .functor OR 1, L_000001710b757ac0, L_000001710b7564e0, C4<0>, C4<0>;
v000001710b4411c0_0 .net "x", 0 0, L_000001710b757ac0;  alias, 1 drivers
v000001710b441440_0 .net "y", 0 0, L_000001710b7564e0;  alias, 1 drivers
v000001710b442840_0 .net "z", 0 0, L_000001710b756550;  alias, 1 drivers
S_000001710b47a340 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b47a660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757120 .functor XOR 1, L_000001710b6e6420, L_000001710b6e5700, C4<0>, C4<0>;
v000001710b442520_0 .net "x", 0 0, L_000001710b6e6420;  alias, 1 drivers
v000001710b441f80_0 .net "y", 0 0, L_000001710b6e5700;  alias, 1 drivers
v000001710b4425c0_0 .net "z", 0 0, L_000001710b757120;  alias, 1 drivers
S_000001710b479530 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b47a660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7574a0 .functor XOR 1, L_000001710b757120, L_000001710b6e58e0, C4<0>, C4<0>;
v000001710b4414e0_0 .net "x", 0 0, L_000001710b757120;  alias, 1 drivers
v000001710b441a80_0 .net "y", 0 0, L_000001710b6e58e0;  alias, 1 drivers
v000001710b442660_0 .net "z", 0 0, L_000001710b7574a0;  alias, 1 drivers
S_000001710b47aca0 .scope generate, "genblk1[8]" "genblk1[8]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b350460 .param/l "i" 0 4 17, +C4<01000>;
S_000001710b47afc0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b47aca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b440ae0_0 .net "and0", 0 0, L_000001710b7573c0;  1 drivers
v000001710b4404a0_0 .net "and1", 0 0, L_000001710b7565c0;  1 drivers
v000001710b440b80_0 .net "c", 0 0, L_000001710b6e69c0;  1 drivers
v000001710b441e40_0 .net "cout", 0 0, L_000001710b757190;  1 drivers
v000001710b442020_0 .net "x", 0 0, L_000001710b6e5980;  1 drivers
v000001710b441ee0_0 .net "xor0", 0 0, L_000001710b756a20;  1 drivers
v000001710b4405e0_0 .net "y", 0 0, L_000001710b6e64c0;  1 drivers
v000001710b4420c0_0 .net "z", 0 0, L_000001710b757b30;  1 drivers
S_000001710b47c0f0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b47afc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7573c0 .functor AND 1, L_000001710b6e5980, L_000001710b6e64c0, C4<1>, C4<1>;
v000001710b441620_0 .net "x", 0 0, L_000001710b6e5980;  alias, 1 drivers
v000001710b440220_0 .net "y", 0 0, L_000001710b6e64c0;  alias, 1 drivers
v000001710b440a40_0 .net "z", 0 0, L_000001710b7573c0;  alias, 1 drivers
S_000001710b47a4d0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b47afc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7565c0 .functor AND 1, L_000001710b756a20, L_000001710b6e69c0, C4<1>, C4<1>;
v000001710b440180_0 .net "x", 0 0, L_000001710b756a20;  alias, 1 drivers
v000001710b440720_0 .net "y", 0 0, L_000001710b6e69c0;  alias, 1 drivers
v000001710b4407c0_0 .net "z", 0 0, L_000001710b7565c0;  alias, 1 drivers
S_000001710b47b920 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b47afc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757190 .functor OR 1, L_000001710b7573c0, L_000001710b7565c0, C4<0>, C4<0>;
v000001710b4416c0_0 .net "x", 0 0, L_000001710b7573c0;  alias, 1 drivers
v000001710b440d60_0 .net "y", 0 0, L_000001710b7565c0;  alias, 1 drivers
v000001710b441bc0_0 .net "z", 0 0, L_000001710b757190;  alias, 1 drivers
S_000001710b47a7f0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b47afc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756a20 .functor XOR 1, L_000001710b6e5980, L_000001710b6e64c0, C4<0>, C4<0>;
v000001710b4402c0_0 .net "x", 0 0, L_000001710b6e5980;  alias, 1 drivers
v000001710b441c60_0 .net "y", 0 0, L_000001710b6e64c0;  alias, 1 drivers
v000001710b441760_0 .net "z", 0 0, L_000001710b756a20;  alias, 1 drivers
S_000001710b47a980 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b47afc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757b30 .functor XOR 1, L_000001710b756a20, L_000001710b6e69c0, C4<0>, C4<0>;
v000001710b441d00_0 .net "x", 0 0, L_000001710b756a20;  alias, 1 drivers
v000001710b440400_0 .net "y", 0 0, L_000001710b6e69c0;  alias, 1 drivers
v000001710b441da0_0 .net "z", 0 0, L_000001710b757b30;  alias, 1 drivers
S_000001710b47ae30 .scope generate, "genblk1[9]" "genblk1[9]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b350820 .param/l "i" 0 4 17, +C4<01001>;
S_000001710b47b150 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b47ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4440a0_0 .net "and0", 0 0, L_000001710b756400;  1 drivers
v000001710b444be0_0 .net "and1", 0 0, L_000001710b756e10;  1 drivers
v000001710b444b40_0 .net "c", 0 0, L_000001710b6e8220;  1 drivers
v000001710b442980_0 .net "cout", 0 0, L_000001710b756e80;  1 drivers
v000001710b443380_0 .net "x", 0 0, L_000001710b6e6d80;  1 drivers
v000001710b442b60_0 .net "xor0", 0 0, L_000001710b756ef0;  1 drivers
v000001710b443920_0 .net "y", 0 0, L_000001710b6e6e20;  1 drivers
v000001710b444f00_0 .net "z", 0 0, L_000001710b756710;  1 drivers
S_000001710b47b2e0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b47b150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756400 .functor AND 1, L_000001710b6e6d80, L_000001710b6e6e20, C4<1>, C4<1>;
v000001710b440c20_0 .net "x", 0 0, L_000001710b6e6d80;  alias, 1 drivers
v000001710b442160_0 .net "y", 0 0, L_000001710b6e6e20;  alias, 1 drivers
v000001710b440e00_0 .net "z", 0 0, L_000001710b756400;  alias, 1 drivers
S_000001710b47c410 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b47b150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756e10 .functor AND 1, L_000001710b756ef0, L_000001710b6e8220, C4<1>, C4<1>;
v000001710b440ea0_0 .net "x", 0 0, L_000001710b756ef0;  alias, 1 drivers
v000001710b440f40_0 .net "y", 0 0, L_000001710b6e8220;  alias, 1 drivers
v000001710b444d20_0 .net "z", 0 0, L_000001710b756e10;  alias, 1 drivers
S_000001710b479850 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b47b150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756e80 .functor OR 1, L_000001710b756400, L_000001710b756e10, C4<0>, C4<0>;
v000001710b443740_0 .net "x", 0 0, L_000001710b756400;  alias, 1 drivers
v000001710b4431a0_0 .net "y", 0 0, L_000001710b756e10;  alias, 1 drivers
v000001710b443f60_0 .net "z", 0 0, L_000001710b756e80;  alias, 1 drivers
S_000001710b4796c0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b47b150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756ef0 .functor XOR 1, L_000001710b6e6d80, L_000001710b6e6e20, C4<0>, C4<0>;
v000001710b4441e0_0 .net "x", 0 0, L_000001710b6e6d80;  alias, 1 drivers
v000001710b4436a0_0 .net "y", 0 0, L_000001710b6e6e20;  alias, 1 drivers
v000001710b442e80_0 .net "z", 0 0, L_000001710b756ef0;  alias, 1 drivers
S_000001710b47cbe0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b47b150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756710 .functor XOR 1, L_000001710b756ef0, L_000001710b6e8220, C4<0>, C4<0>;
v000001710b442ca0_0 .net "x", 0 0, L_000001710b756ef0;  alias, 1 drivers
v000001710b4450e0_0 .net "y", 0 0, L_000001710b6e8220;  alias, 1 drivers
v000001710b444dc0_0 .net "z", 0 0, L_000001710b756710;  alias, 1 drivers
S_000001710b47b470 .scope generate, "genblk1[10]" "genblk1[10]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b350760 .param/l "i" 0 4 17, +C4<01010>;
S_000001710b47bc40 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b47b470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b442f20_0 .net "and0", 0 0, L_000001710b756940;  1 drivers
v000001710b443b00_0 .net "and1", 0 0, L_000001710b757350;  1 drivers
v000001710b442fc0_0 .net "c", 0 0, L_000001710b6e98a0;  1 drivers
v000001710b444e60_0 .net "cout", 0 0, L_000001710b7567f0;  1 drivers
v000001710b443560_0 .net "x", 0 0, L_000001710b6e99e0;  1 drivers
v000001710b444820_0 .net "xor0", 0 0, L_000001710b7572e0;  1 drivers
v000001710b4432e0_0 .net "y", 0 0, L_000001710b6e7be0;  1 drivers
v000001710b444280_0 .net "z", 0 0, L_000001710b756630;  1 drivers
S_000001710b47cd70 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b47bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756940 .functor AND 1, L_000001710b6e99e0, L_000001710b6e7be0, C4<1>, C4<1>;
v000001710b444aa0_0 .net "x", 0 0, L_000001710b6e99e0;  alias, 1 drivers
v000001710b443060_0 .net "y", 0 0, L_000001710b6e7be0;  alias, 1 drivers
v000001710b443ba0_0 .net "z", 0 0, L_000001710b756940;  alias, 1 drivers
S_000001710b47ab10 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b47bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757350 .functor AND 1, L_000001710b7572e0, L_000001710b6e98a0, C4<1>, C4<1>;
v000001710b444c80_0 .net "x", 0 0, L_000001710b7572e0;  alias, 1 drivers
v000001710b442d40_0 .net "y", 0 0, L_000001710b6e98a0;  alias, 1 drivers
v000001710b443100_0 .net "z", 0 0, L_000001710b757350;  alias, 1 drivers
S_000001710b47bdd0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b47bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7567f0 .functor OR 1, L_000001710b756940, L_000001710b757350, C4<0>, C4<0>;
v000001710b442de0_0 .net "x", 0 0, L_000001710b756940;  alias, 1 drivers
v000001710b442a20_0 .net "y", 0 0, L_000001710b757350;  alias, 1 drivers
v000001710b444fa0_0 .net "z", 0 0, L_000001710b7567f0;  alias, 1 drivers
S_000001710b4864f0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b47bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7572e0 .functor XOR 1, L_000001710b6e99e0, L_000001710b6e7be0, C4<0>, C4<0>;
v000001710b442ac0_0 .net "x", 0 0, L_000001710b6e99e0;  alias, 1 drivers
v000001710b443e20_0 .net "y", 0 0, L_000001710b6e7be0;  alias, 1 drivers
v000001710b443240_0 .net "z", 0 0, L_000001710b7572e0;  alias, 1 drivers
S_000001710b4861d0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b47bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756630 .functor XOR 1, L_000001710b7572e0, L_000001710b6e98a0, C4<0>, C4<0>;
v000001710b4437e0_0 .net "x", 0 0, L_000001710b7572e0;  alias, 1 drivers
v000001710b445040_0 .net "y", 0 0, L_000001710b6e98a0;  alias, 1 drivers
v000001710b442c00_0 .net "z", 0 0, L_000001710b756630;  alias, 1 drivers
S_000001710b486fe0 .scope generate, "genblk1[11]" "genblk1[11]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b350ea0 .param/l "i" 0 4 17, +C4<01011>;
S_000001710b485550 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b486fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b444140_0 .net "and0", 0 0, L_000001710b756b70;  1 drivers
v000001710b444500_0 .net "and1", 0 0, L_000001710b7579e0;  1 drivers
v000001710b4445a0_0 .net "c", 0 0, L_000001710b6e7dc0;  1 drivers
v000001710b444640_0 .net "cout", 0 0, L_000001710b757430;  1 drivers
v000001710b4446e0_0 .net "x", 0 0, L_000001710b6e8f40;  1 drivers
v000001710b444780_0 .net "xor0", 0 0, L_000001710b7566a0;  1 drivers
v000001710b444960_0 .net "y", 0 0, L_000001710b6e8fe0;  1 drivers
v000001710b444a00_0 .net "z", 0 0, L_000001710b756b00;  1 drivers
S_000001710b488d90 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b485550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756b70 .functor AND 1, L_000001710b6e8f40, L_000001710b6e8fe0, C4<1>, C4<1>;
v000001710b443ce0_0 .net "x", 0 0, L_000001710b6e8f40;  alias, 1 drivers
v000001710b444320_0 .net "y", 0 0, L_000001710b6e8fe0;  alias, 1 drivers
v000001710b443420_0 .net "z", 0 0, L_000001710b756b70;  alias, 1 drivers
S_000001710b486810 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b485550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7579e0 .functor AND 1, L_000001710b7566a0, L_000001710b6e7dc0, C4<1>, C4<1>;
v000001710b4448c0_0 .net "x", 0 0, L_000001710b7566a0;  alias, 1 drivers
v000001710b443c40_0 .net "y", 0 0, L_000001710b6e7dc0;  alias, 1 drivers
v000001710b443d80_0 .net "z", 0 0, L_000001710b7579e0;  alias, 1 drivers
S_000001710b4869a0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b485550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757430 .functor OR 1, L_000001710b756b70, L_000001710b7579e0, C4<0>, C4<0>;
v000001710b4443c0_0 .net "x", 0 0, L_000001710b756b70;  alias, 1 drivers
v000001710b4434c0_0 .net "y", 0 0, L_000001710b7579e0;  alias, 1 drivers
v000001710b444460_0 .net "z", 0 0, L_000001710b757430;  alias, 1 drivers
S_000001710b486b30 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b485550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7566a0 .functor XOR 1, L_000001710b6e8f40, L_000001710b6e8fe0, C4<0>, C4<0>;
v000001710b443600_0 .net "x", 0 0, L_000001710b6e8f40;  alias, 1 drivers
v000001710b443ec0_0 .net "y", 0 0, L_000001710b6e8fe0;  alias, 1 drivers
v000001710b443a60_0 .net "z", 0 0, L_000001710b7566a0;  alias, 1 drivers
S_000001710b4856e0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b485550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756b00 .functor XOR 1, L_000001710b7566a0, L_000001710b6e7dc0, C4<0>, C4<0>;
v000001710b444000_0 .net "x", 0 0, L_000001710b7566a0;  alias, 1 drivers
v000001710b443880_0 .net "y", 0 0, L_000001710b6e7dc0;  alias, 1 drivers
v000001710b4439c0_0 .net "z", 0 0, L_000001710b756b00;  alias, 1 drivers
S_000001710b487170 .scope generate, "genblk1[12]" "genblk1[12]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b350960 .param/l "i" 0 4 17, +C4<01100>;
S_000001710b4885c0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b487170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4464e0_0 .net "and0", 0 0, L_000001710b756a90;  1 drivers
v000001710b446440_0 .net "and1", 0 0, L_000001710b757580;  1 drivers
v000001710b4455e0_0 .net "c", 0 0, L_000001710b6e84a0;  1 drivers
v000001710b445d60_0 .net "cout", 0 0, L_000001710b757970;  1 drivers
v000001710b446e40_0 .net "x", 0 0, L_000001710b6e7f00;  1 drivers
v000001710b446580_0 .net "xor0", 0 0, L_000001710b7577b0;  1 drivers
v000001710b446ee0_0 .net "y", 0 0, L_000001710b6e7aa0;  1 drivers
v000001710b4452c0_0 .net "z", 0 0, L_000001710b757510;  1 drivers
S_000001710b487300 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4885c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b756a90 .functor AND 1, L_000001710b6e7f00, L_000001710b6e7aa0, C4<1>, C4<1>;
v000001710b445b80_0 .net "x", 0 0, L_000001710b6e7f00;  alias, 1 drivers
v000001710b4459a0_0 .net "y", 0 0, L_000001710b6e7aa0;  alias, 1 drivers
v000001710b445180_0 .net "z", 0 0, L_000001710b756a90;  alias, 1 drivers
S_000001710b487c60 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4885c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757580 .functor AND 1, L_000001710b7577b0, L_000001710b6e84a0, C4<1>, C4<1>;
v000001710b446f80_0 .net "x", 0 0, L_000001710b7577b0;  alias, 1 drivers
v000001710b446bc0_0 .net "y", 0 0, L_000001710b6e84a0;  alias, 1 drivers
v000001710b4463a0_0 .net "z", 0 0, L_000001710b757580;  alias, 1 drivers
S_000001710b486cc0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4885c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757970 .functor OR 1, L_000001710b756a90, L_000001710b757580, C4<0>, C4<0>;
v000001710b446a80_0 .net "x", 0 0, L_000001710b756a90;  alias, 1 drivers
v000001710b446b20_0 .net "y", 0 0, L_000001710b757580;  alias, 1 drivers
v000001710b446080_0 .net "z", 0 0, L_000001710b757970;  alias, 1 drivers
S_000001710b488a70 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4885c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7577b0 .functor XOR 1, L_000001710b6e7f00, L_000001710b6e7aa0, C4<0>, C4<0>;
v000001710b445720_0 .net "x", 0 0, L_000001710b6e7f00;  alias, 1 drivers
v000001710b446da0_0 .net "y", 0 0, L_000001710b6e7aa0;  alias, 1 drivers
v000001710b446260_0 .net "z", 0 0, L_000001710b7577b0;  alias, 1 drivers
S_000001710b487490 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4885c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757510 .functor XOR 1, L_000001710b7577b0, L_000001710b6e84a0, C4<0>, C4<0>;
v000001710b446300_0 .net "x", 0 0, L_000001710b7577b0;  alias, 1 drivers
v000001710b445e00_0 .net "y", 0 0, L_000001710b6e84a0;  alias, 1 drivers
v000001710b445ea0_0 .net "z", 0 0, L_000001710b757510;  alias, 1 drivers
S_000001710b488c00 .scope generate, "genblk1[13]" "genblk1[13]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b350d20 .param/l "i" 0 4 17, +C4<01101>;
S_000001710b4850a0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b488c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b446d00_0 .net "and0", 0 0, L_000001710b757f20;  1 drivers
v000001710b445a40_0 .net "and1", 0 0, L_000001710b758620;  1 drivers
v000001710b4468a0_0 .net "c", 0 0, L_000001710b6e9620;  1 drivers
v000001710b446120_0 .net "cout", 0 0, L_000001710b758f50;  1 drivers
v000001710b445400_0 .net "x", 0 0, L_000001710b6e7d20;  1 drivers
v000001710b445ae0_0 .net "xor0", 0 0, L_000001710b7575f0;  1 drivers
v000001710b446940_0 .net "y", 0 0, L_000001710b6e9580;  1 drivers
v000001710b445cc0_0 .net "z", 0 0, L_000001710b757a50;  1 drivers
S_000001710b486e50 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4850a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757f20 .functor AND 1, L_000001710b6e7d20, L_000001710b6e9580, C4<1>, C4<1>;
v000001710b446760_0 .net "x", 0 0, L_000001710b6e7d20;  alias, 1 drivers
v000001710b4457c0_0 .net "y", 0 0, L_000001710b6e9580;  alias, 1 drivers
v000001710b445860_0 .net "z", 0 0, L_000001710b757f20;  alias, 1 drivers
S_000001710b486360 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4850a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758620 .functor AND 1, L_000001710b7575f0, L_000001710b6e9620, C4<1>, C4<1>;
v000001710b446620_0 .net "x", 0 0, L_000001710b7575f0;  alias, 1 drivers
v000001710b445c20_0 .net "y", 0 0, L_000001710b6e9620;  alias, 1 drivers
v000001710b445680_0 .net "z", 0 0, L_000001710b758620;  alias, 1 drivers
S_000001710b487620 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4850a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758f50 .functor OR 1, L_000001710b757f20, L_000001710b758620, C4<0>, C4<0>;
v000001710b4454a0_0 .net "x", 0 0, L_000001710b757f20;  alias, 1 drivers
v000001710b445220_0 .net "y", 0 0, L_000001710b758620;  alias, 1 drivers
v000001710b447020_0 .net "z", 0 0, L_000001710b758f50;  alias, 1 drivers
S_000001710b4877b0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4850a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7575f0 .functor XOR 1, L_000001710b6e7d20, L_000001710b6e9580, C4<0>, C4<0>;
v000001710b445360_0 .net "x", 0 0, L_000001710b6e7d20;  alias, 1 drivers
v000001710b4466c0_0 .net "y", 0 0, L_000001710b6e9580;  alias, 1 drivers
v000001710b446800_0 .net "z", 0 0, L_000001710b7575f0;  alias, 1 drivers
S_000001710b485230 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4850a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757a50 .functor XOR 1, L_000001710b7575f0, L_000001710b6e9620, C4<0>, C4<0>;
v000001710b445900_0 .net "x", 0 0, L_000001710b7575f0;  alias, 1 drivers
v000001710b445540_0 .net "y", 0 0, L_000001710b6e9620;  alias, 1 drivers
v000001710b445f40_0 .net "z", 0 0, L_000001710b757a50;  alias, 1 drivers
S_000001710b4888e0 .scope generate, "genblk1[14]" "genblk1[14]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b3512e0 .param/l "i" 0 4 17, +C4<01110>;
S_000001710b488430 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b4888e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b48a010_0 .net "and0", 0 0, L_000001710b7585b0;  1 drivers
v000001710b48a1f0_0 .net "and1", 0 0, L_000001710b758ee0;  1 drivers
v000001710b48b4b0_0 .net "c", 0 0, L_000001710b6e75a0;  1 drivers
v000001710b489610_0 .net "cout", 0 0, L_000001710b758230;  1 drivers
v000001710b48abf0_0 .net "x", 0 0, L_000001710b6e8180;  1 drivers
v000001710b48a150_0 .net "xor0", 0 0, L_000001710b7580e0;  1 drivers
v000001710b489750_0 .net "y", 0 0, L_000001710b6e7fa0;  1 drivers
v000001710b48a0b0_0 .net "z", 0 0, L_000001710b759880;  1 drivers
S_000001710b487940 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b488430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7585b0 .functor AND 1, L_000001710b6e8180, L_000001710b6e7fa0, C4<1>, C4<1>;
v000001710b445fe0_0 .net "x", 0 0, L_000001710b6e8180;  alias, 1 drivers
v000001710b4461c0_0 .net "y", 0 0, L_000001710b6e7fa0;  alias, 1 drivers
v000001710b4469e0_0 .net "z", 0 0, L_000001710b7585b0;  alias, 1 drivers
S_000001710b4853c0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b488430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758ee0 .functor AND 1, L_000001710b7580e0, L_000001710b6e75a0, C4<1>, C4<1>;
v000001710b446c60_0 .net "x", 0 0, L_000001710b7580e0;  alias, 1 drivers
v000001710b489430_0 .net "y", 0 0, L_000001710b6e75a0;  alias, 1 drivers
v000001710b48b730_0 .net "z", 0 0, L_000001710b758ee0;  alias, 1 drivers
S_000001710b485870 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b488430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758230 .functor OR 1, L_000001710b7585b0, L_000001710b758ee0, C4<0>, C4<0>;
v000001710b48b7d0_0 .net "x", 0 0, L_000001710b7585b0;  alias, 1 drivers
v000001710b48a510_0 .net "y", 0 0, L_000001710b758ee0;  alias, 1 drivers
v000001710b48b5f0_0 .net "z", 0 0, L_000001710b758230;  alias, 1 drivers
S_000001710b487ad0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b488430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7580e0 .functor XOR 1, L_000001710b6e8180, L_000001710b6e7fa0, C4<0>, C4<0>;
v000001710b48b370_0 .net "x", 0 0, L_000001710b6e8180;  alias, 1 drivers
v000001710b489250_0 .net "y", 0 0, L_000001710b6e7fa0;  alias, 1 drivers
v000001710b489930_0 .net "z", 0 0, L_000001710b7580e0;  alias, 1 drivers
S_000001710b487f80 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b488430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759880 .functor XOR 1, L_000001710b7580e0, L_000001710b6e75a0, C4<0>, C4<0>;
v000001710b48afb0_0 .net "x", 0 0, L_000001710b7580e0;  alias, 1 drivers
v000001710b48a290_0 .net "y", 0 0, L_000001710b6e75a0;  alias, 1 drivers
v000001710b48a330_0 .net "z", 0 0, L_000001710b759880;  alias, 1 drivers
S_000001710b487df0 .scope generate, "genblk1[15]" "genblk1[15]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b351820 .param/l "i" 0 4 17, +C4<01111>;
S_000001710b485a00 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b487df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b48a3d0_0 .net "and0", 0 0, L_000001710b758e70;  1 drivers
v000001710b4899d0_0 .net "and1", 0 0, L_000001710b758850;  1 drivers
v000001710b489cf0_0 .net "c", 0 0, L_000001710b6e89a0;  1 drivers
v000001710b48b230_0 .net "cout", 0 0, L_000001710b7589a0;  1 drivers
v000001710b48a470_0 .net "x", 0 0, L_000001710b6e8540;  1 drivers
v000001710b4892f0_0 .net "xor0", 0 0, L_000001710b7597a0;  1 drivers
v000001710b48a8d0_0 .net "y", 0 0, L_000001710b6e87c0;  1 drivers
v000001710b489e30_0 .net "z", 0 0, L_000001710b7590a0;  1 drivers
S_000001710b488110 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b485a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758e70 .functor AND 1, L_000001710b6e8540, L_000001710b6e87c0, C4<1>, C4<1>;
v000001710b48b870_0 .net "x", 0 0, L_000001710b6e8540;  alias, 1 drivers
v000001710b4896b0_0 .net "y", 0 0, L_000001710b6e87c0;  alias, 1 drivers
v000001710b4897f0_0 .net "z", 0 0, L_000001710b758e70;  alias, 1 drivers
S_000001710b4882a0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b485a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758850 .functor AND 1, L_000001710b7597a0, L_000001710b6e89a0, C4<1>, C4<1>;
v000001710b489f70_0 .net "x", 0 0, L_000001710b7597a0;  alias, 1 drivers
v000001710b489c50_0 .net "y", 0 0, L_000001710b6e89a0;  alias, 1 drivers
v000001710b48a790_0 .net "z", 0 0, L_000001710b758850;  alias, 1 drivers
S_000001710b486680 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b485a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7589a0 .functor OR 1, L_000001710b758e70, L_000001710b758850, C4<0>, C4<0>;
v000001710b48a6f0_0 .net "x", 0 0, L_000001710b758e70;  alias, 1 drivers
v000001710b48a5b0_0 .net "y", 0 0, L_000001710b758850;  alias, 1 drivers
v000001710b489b10_0 .net "z", 0 0, L_000001710b7589a0;  alias, 1 drivers
S_000001710b485b90 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b485a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7597a0 .functor XOR 1, L_000001710b6e8540, L_000001710b6e87c0, C4<0>, C4<0>;
v000001710b489d90_0 .net "x", 0 0, L_000001710b6e8540;  alias, 1 drivers
v000001710b489bb0_0 .net "y", 0 0, L_000001710b6e87c0;  alias, 1 drivers
v000001710b489110_0 .net "z", 0 0, L_000001710b7597a0;  alias, 1 drivers
S_000001710b485d20 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b485a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7590a0 .functor XOR 1, L_000001710b7597a0, L_000001710b6e89a0, C4<0>, C4<0>;
v000001710b4891b0_0 .net "x", 0 0, L_000001710b7597a0;  alias, 1 drivers
v000001710b48b190_0 .net "y", 0 0, L_000001710b6e89a0;  alias, 1 drivers
v000001710b48a830_0 .net "z", 0 0, L_000001710b7590a0;  alias, 1 drivers
S_000001710b485eb0 .scope generate, "genblk1[16]" "genblk1[16]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b3519e0 .param/l "i" 0 4 17, +C4<010000>;
S_000001710b488750 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b485eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b489570_0 .net "and0", 0 0, L_000001710b7583f0;  1 drivers
v000001710b489890_0 .net "and1", 0 0, L_000001710b758460;  1 drivers
v000001710b48b690_0 .net "c", 0 0, L_000001710b6e7960;  1 drivers
v000001710b48b550_0 .net "cout", 0 0, L_000001710b759730;  1 drivers
v000001710b48ae70_0 .net "x", 0 0, L_000001710b6e82c0;  1 drivers
v000001710b48af10_0 .net "xor0", 0 0, L_000001710b758000;  1 drivers
v000001710b48b0f0_0 .net "y", 0 0, L_000001710b6e93a0;  1 drivers
v000001710b48c810_0 .net "z", 0 0, L_000001710b758540;  1 drivers
S_000001710b486040 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b488750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7583f0 .functor AND 1, L_000001710b6e82c0, L_000001710b6e93a0, C4<1>, C4<1>;
v000001710b4894d0_0 .net "x", 0 0, L_000001710b6e82c0;  alias, 1 drivers
v000001710b48b2d0_0 .net "y", 0 0, L_000001710b6e93a0;  alias, 1 drivers
v000001710b489ed0_0 .net "z", 0 0, L_000001710b7583f0;  alias, 1 drivers
S_000001710b4a93e0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b488750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758460 .functor AND 1, L_000001710b758000, L_000001710b6e7960, C4<1>, C4<1>;
v000001710b48a650_0 .net "x", 0 0, L_000001710b758000;  alias, 1 drivers
v000001710b48a970_0 .net "y", 0 0, L_000001710b6e7960;  alias, 1 drivers
v000001710b48aa10_0 .net "z", 0 0, L_000001710b758460;  alias, 1 drivers
S_000001710b4acf40 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b488750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759730 .functor OR 1, L_000001710b7583f0, L_000001710b758460, C4<0>, C4<0>;
v000001710b48ac90_0 .net "x", 0 0, L_000001710b7583f0;  alias, 1 drivers
v000001710b48aab0_0 .net "y", 0 0, L_000001710b758460;  alias, 1 drivers
v000001710b48b050_0 .net "z", 0 0, L_000001710b759730;  alias, 1 drivers
S_000001710b4aa1f0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b488750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758000 .functor XOR 1, L_000001710b6e82c0, L_000001710b6e93a0, C4<0>, C4<0>;
v000001710b489a70_0 .net "x", 0 0, L_000001710b6e82c0;  alias, 1 drivers
v000001710b48ab50_0 .net "y", 0 0, L_000001710b6e93a0;  alias, 1 drivers
v000001710b48ad30_0 .net "z", 0 0, L_000001710b758000;  alias, 1 drivers
S_000001710b4ae6b0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b488750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758540 .functor XOR 1, L_000001710b758000, L_000001710b6e7960, C4<0>, C4<0>;
v000001710b489390_0 .net "x", 0 0, L_000001710b758000;  alias, 1 drivers
v000001710b48b410_0 .net "y", 0 0, L_000001710b6e7960;  alias, 1 drivers
v000001710b48add0_0 .net "z", 0 0, L_000001710b758540;  alias, 1 drivers
S_000001710b4aa380 .scope generate, "genblk1[17]" "genblk1[17]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b352020 .param/l "i" 0 4 17, +C4<010001>;
S_000001710b4aae70 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b4aa380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b48d530_0 .net "and0", 0 0, L_000001710b758070;  1 drivers
v000001710b48bf50_0 .net "and1", 0 0, L_000001710b757cf0;  1 drivers
v000001710b48c1d0_0 .net "c", 0 0, L_000001710b6e8040;  1 drivers
v000001710b48e070_0 .net "cout", 0 0, L_000001710b759340;  1 drivers
v000001710b48c090_0 .net "x", 0 0, L_000001710b6e9a80;  1 drivers
v000001710b48b910_0 .net "xor0", 0 0, L_000001710b7593b0;  1 drivers
v000001710b48c130_0 .net "y", 0 0, L_000001710b6e76e0;  1 drivers
v000001710b48dfd0_0 .net "z", 0 0, L_000001710b758150;  1 drivers
S_000001710b4ad0d0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4aae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758070 .functor AND 1, L_000001710b6e9a80, L_000001710b6e76e0, C4<1>, C4<1>;
v000001710b48d490_0 .net "x", 0 0, L_000001710b6e9a80;  alias, 1 drivers
v000001710b48cd10_0 .net "y", 0 0, L_000001710b6e76e0;  alias, 1 drivers
v000001710b48d850_0 .net "z", 0 0, L_000001710b758070;  alias, 1 drivers
S_000001710b4aa510 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4aae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757cf0 .functor AND 1, L_000001710b7593b0, L_000001710b6e8040, C4<1>, C4<1>;
v000001710b48d710_0 .net "x", 0 0, L_000001710b7593b0;  alias, 1 drivers
v000001710b48d170_0 .net "y", 0 0, L_000001710b6e8040;  alias, 1 drivers
v000001710b48ce50_0 .net "z", 0 0, L_000001710b757cf0;  alias, 1 drivers
S_000001710b4af1a0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4aae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759340 .functor OR 1, L_000001710b758070, L_000001710b757cf0, C4<0>, C4<0>;
v000001710b48bff0_0 .net "x", 0 0, L_000001710b758070;  alias, 1 drivers
v000001710b48c770_0 .net "y", 0 0, L_000001710b757cf0;  alias, 1 drivers
v000001710b48d0d0_0 .net "z", 0 0, L_000001710b759340;  alias, 1 drivers
S_000001710b4a9570 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4aae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7593b0 .functor XOR 1, L_000001710b6e9a80, L_000001710b6e76e0, C4<0>, C4<0>;
v000001710b48dd50_0 .net "x", 0 0, L_000001710b6e9a80;  alias, 1 drivers
v000001710b48d210_0 .net "y", 0 0, L_000001710b6e76e0;  alias, 1 drivers
v000001710b48ba50_0 .net "z", 0 0, L_000001710b7593b0;  alias, 1 drivers
S_000001710b4aa060 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4aae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758150 .functor XOR 1, L_000001710b7593b0, L_000001710b6e8040, C4<0>, C4<0>;
v000001710b48d030_0 .net "x", 0 0, L_000001710b7593b0;  alias, 1 drivers
v000001710b48b9b0_0 .net "y", 0 0, L_000001710b6e8040;  alias, 1 drivers
v000001710b48d350_0 .net "z", 0 0, L_000001710b758150;  alias, 1 drivers
S_000001710b4ae200 .scope generate, "genblk1[18]" "genblk1[18]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b3520e0 .param/l "i" 0 4 17, +C4<010010>;
S_000001710b4aa9c0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b4ae200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b48c8b0_0 .net "and0", 0 0, L_000001710b757d60;  1 drivers
v000001710b48bb90_0 .net "and1", 0 0, L_000001710b759490;  1 drivers
v000001710b48c450_0 .net "c", 0 0, L_000001710b6e8cc0;  1 drivers
v000001710b48d7b0_0 .net "cout", 0 0, L_000001710b758fc0;  1 drivers
v000001710b48d5d0_0 .net "x", 0 0, L_000001710b6e7e60;  1 drivers
v000001710b48c630_0 .net "xor0", 0 0, L_000001710b759650;  1 drivers
v000001710b48bc30_0 .net "y", 0 0, L_000001710b6e9940;  1 drivers
v000001710b48c3b0_0 .net "z", 0 0, L_000001710b7596c0;  1 drivers
S_000001710b4aa6a0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4aa9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757d60 .functor AND 1, L_000001710b6e7e60, L_000001710b6e9940, C4<1>, C4<1>;
v000001710b48ddf0_0 .net "x", 0 0, L_000001710b6e7e60;  alias, 1 drivers
v000001710b48cef0_0 .net "y", 0 0, L_000001710b6e9940;  alias, 1 drivers
v000001710b48cdb0_0 .net "z", 0 0, L_000001710b757d60;  alias, 1 drivers
S_000001710b4ae520 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4aa9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759490 .functor AND 1, L_000001710b759650, L_000001710b6e8cc0, C4<1>, C4<1>;
v000001710b48c310_0 .net "x", 0 0, L_000001710b759650;  alias, 1 drivers
v000001710b48baf0_0 .net "y", 0 0, L_000001710b6e8cc0;  alias, 1 drivers
v000001710b48de90_0 .net "z", 0 0, L_000001710b759490;  alias, 1 drivers
S_000001710b4adbc0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4aa9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758fc0 .functor OR 1, L_000001710b757d60, L_000001710b759490, C4<0>, C4<0>;
v000001710b48c590_0 .net "x", 0 0, L_000001710b757d60;  alias, 1 drivers
v000001710b48c270_0 .net "y", 0 0, L_000001710b759490;  alias, 1 drivers
v000001710b48d990_0 .net "z", 0 0, L_000001710b758fc0;  alias, 1 drivers
S_000001710b4ae390 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4aa9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759650 .functor XOR 1, L_000001710b6e7e60, L_000001710b6e9940, C4<0>, C4<0>;
v000001710b48df30_0 .net "x", 0 0, L_000001710b6e7e60;  alias, 1 drivers
v000001710b48d8f0_0 .net "y", 0 0, L_000001710b6e9940;  alias, 1 drivers
v000001710b48da30_0 .net "z", 0 0, L_000001710b759650;  alias, 1 drivers
S_000001710b4ac770 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4aa9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7596c0 .functor XOR 1, L_000001710b759650, L_000001710b6e8cc0, C4<0>, C4<0>;
v000001710b48d2b0_0 .net "x", 0 0, L_000001710b759650;  alias, 1 drivers
v000001710b48dad0_0 .net "y", 0 0, L_000001710b6e8cc0;  alias, 1 drivers
v000001710b48cf90_0 .net "z", 0 0, L_000001710b7596c0;  alias, 1 drivers
S_000001710b4aab50 .scope generate, "genblk1[19]" "genblk1[19]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b351220 .param/l "i" 0 4 17, +C4<010011>;
S_000001710b4aa830 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b4aab50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b48cc70_0 .net "and0", 0 0, L_000001710b758380;  1 drivers
v000001710b48d670_0 .net "and1", 0 0, L_000001710b7582a0;  1 drivers
v000001710b48f650_0 .net "c", 0 0, L_000001710b6e8360;  1 drivers
v000001710b48ee30_0 .net "cout", 0 0, L_000001710b7588c0;  1 drivers
v000001710b48f5b0_0 .net "x", 0 0, L_000001710b6e9440;  1 drivers
v000001710b48f0b0_0 .net "xor0", 0 0, L_000001710b757eb0;  1 drivers
v000001710b48f010_0 .net "y", 0 0, L_000001710b6e7500;  1 drivers
v000001710b48f150_0 .net "z", 0 0, L_000001710b757dd0;  1 drivers
S_000001710b4ae070 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4aa830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758380 .functor AND 1, L_000001710b6e9440, L_000001710b6e7500, C4<1>, C4<1>;
v000001710b48db70_0 .net "x", 0 0, L_000001710b6e9440;  alias, 1 drivers
v000001710b48dc10_0 .net "y", 0 0, L_000001710b6e7500;  alias, 1 drivers
v000001710b48bcd0_0 .net "z", 0 0, L_000001710b758380;  alias, 1 drivers
S_000001710b4aca90 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4aa830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7582a0 .functor AND 1, L_000001710b757eb0, L_000001710b6e8360, C4<1>, C4<1>;
v000001710b48c950_0 .net "x", 0 0, L_000001710b757eb0;  alias, 1 drivers
v000001710b48bd70_0 .net "y", 0 0, L_000001710b6e8360;  alias, 1 drivers
v000001710b48be10_0 .net "z", 0 0, L_000001710b7582a0;  alias, 1 drivers
S_000001710b4ab320 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4aa830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7588c0 .functor OR 1, L_000001710b758380, L_000001710b7582a0, C4<0>, C4<0>;
v000001710b48c4f0_0 .net "x", 0 0, L_000001710b758380;  alias, 1 drivers
v000001710b48beb0_0 .net "y", 0 0, L_000001710b7582a0;  alias, 1 drivers
v000001710b48d3f0_0 .net "z", 0 0, L_000001710b7588c0;  alias, 1 drivers
S_000001710b4aace0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4aa830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757eb0 .functor XOR 1, L_000001710b6e9440, L_000001710b6e7500, C4<0>, C4<0>;
v000001710b48dcb0_0 .net "x", 0 0, L_000001710b6e9440;  alias, 1 drivers
v000001710b48c6d0_0 .net "y", 0 0, L_000001710b6e7500;  alias, 1 drivers
v000001710b48c9f0_0 .net "z", 0 0, L_000001710b757eb0;  alias, 1 drivers
S_000001710b4ad580 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4aa830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757dd0 .functor XOR 1, L_000001710b757eb0, L_000001710b6e8360, C4<0>, C4<0>;
v000001710b48ca90_0 .net "x", 0 0, L_000001710b757eb0;  alias, 1 drivers
v000001710b48cb30_0 .net "y", 0 0, L_000001710b6e8360;  alias, 1 drivers
v000001710b48cbd0_0 .net "z", 0 0, L_000001710b757dd0;  alias, 1 drivers
S_000001710b4ab000 .scope generate, "genblk1[20]" "genblk1[20]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b3518e0 .param/l "i" 0 4 17, +C4<010100>;
S_000001710b4aecf0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b4ab000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4902d0_0 .net "and0", 0 0, L_000001710b7584d0;  1 drivers
v000001710b48e4d0_0 .net "and1", 0 0, L_000001710b757e40;  1 drivers
v000001710b48e890_0 .net "c", 0 0, L_000001710b6e80e0;  1 drivers
v000001710b4904b0_0 .net "cout", 0 0, L_000001710b759810;  1 drivers
v000001710b490190_0 .net "x", 0 0, L_000001710b6e7460;  1 drivers
v000001710b48ea70_0 .net "xor0", 0 0, L_000001710b7581c0;  1 drivers
v000001710b48f290_0 .net "y", 0 0, L_000001710b6e8e00;  1 drivers
v000001710b48f790_0 .net "z", 0 0, L_000001710b7592d0;  1 drivers
S_000001710b4ac450 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4aecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7584d0 .functor AND 1, L_000001710b6e7460, L_000001710b6e8e00, C4<1>, C4<1>;
v000001710b48e610_0 .net "x", 0 0, L_000001710b6e7460;  alias, 1 drivers
v000001710b48eed0_0 .net "y", 0 0, L_000001710b6e8e00;  alias, 1 drivers
v000001710b48e750_0 .net "z", 0 0, L_000001710b7584d0;  alias, 1 drivers
S_000001710b4ae9d0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4aecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757e40 .functor AND 1, L_000001710b7581c0, L_000001710b6e80e0, C4<1>, C4<1>;
v000001710b48e1b0_0 .net "x", 0 0, L_000001710b7581c0;  alias, 1 drivers
v000001710b48e930_0 .net "y", 0 0, L_000001710b6e80e0;  alias, 1 drivers
v000001710b48fc90_0 .net "z", 0 0, L_000001710b757e40;  alias, 1 drivers
S_000001710b4ac900 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4aecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759810 .functor OR 1, L_000001710b7584d0, L_000001710b757e40, C4<0>, C4<0>;
v000001710b48e6b0_0 .net "x", 0 0, L_000001710b7584d0;  alias, 1 drivers
v000001710b48e7f0_0 .net "y", 0 0, L_000001710b757e40;  alias, 1 drivers
v000001710b48f970_0 .net "z", 0 0, L_000001710b759810;  alias, 1 drivers
S_000001710b4ae840 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4aecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7581c0 .functor XOR 1, L_000001710b6e7460, L_000001710b6e8e00, C4<0>, C4<0>;
v000001710b48f1f0_0 .net "x", 0 0, L_000001710b6e7460;  alias, 1 drivers
v000001710b48eb10_0 .net "y", 0 0, L_000001710b6e8e00;  alias, 1 drivers
v000001710b48e9d0_0 .net "z", 0 0, L_000001710b7581c0;  alias, 1 drivers
S_000001710b4aeb60 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4aecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7592d0 .functor XOR 1, L_000001710b7581c0, L_000001710b6e80e0, C4<0>, C4<0>;
v000001710b48f8d0_0 .net "x", 0 0, L_000001710b7581c0;  alias, 1 drivers
v000001710b48ecf0_0 .net "y", 0 0, L_000001710b6e80e0;  alias, 1 drivers
v000001710b490410_0 .net "z", 0 0, L_000001710b7592d0;  alias, 1 drivers
S_000001710b4ab960 .scope generate, "genblk1[21]" "genblk1[21]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b351760 .param/l "i" 0 4 17, +C4<010101>;
S_000001710b4ab190 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b4ab960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b48ef70_0 .net "and0", 0 0, L_000001710b757f90;  1 drivers
v000001710b48ebb0_0 .net "and1", 0 0, L_000001710b758310;  1 drivers
v000001710b48f830_0 .net "c", 0 0, L_000001710b6e8400;  1 drivers
v000001710b48fb50_0 .net "cout", 0 0, L_000001710b758700;  1 drivers
v000001710b48e250_0 .net "x", 0 0, L_000001710b6e7640;  1 drivers
v000001710b48fbf0_0 .net "xor0", 0 0, L_000001710b758a10;  1 drivers
v000001710b48e2f0_0 .net "y", 0 0, L_000001710b6e8a40;  1 drivers
v000001710b48e390_0 .net "z", 0 0, L_000001710b758690;  1 drivers
S_000001710b4adee0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4ab190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b757f90 .functor AND 1, L_000001710b6e7640, L_000001710b6e8a40, C4<1>, C4<1>;
v000001710b490870_0 .net "x", 0 0, L_000001710b6e7640;  alias, 1 drivers
v000001710b48f330_0 .net "y", 0 0, L_000001710b6e8a40;  alias, 1 drivers
v000001710b48f3d0_0 .net "z", 0 0, L_000001710b757f90;  alias, 1 drivers
S_000001710b4add50 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4ab190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758310 .functor AND 1, L_000001710b758a10, L_000001710b6e8400, C4<1>, C4<1>;
v000001710b4905f0_0 .net "x", 0 0, L_000001710b758a10;  alias, 1 drivers
v000001710b48fd30_0 .net "y", 0 0, L_000001710b6e8400;  alias, 1 drivers
v000001710b48f510_0 .net "z", 0 0, L_000001710b758310;  alias, 1 drivers
S_000001710b4a9890 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4ab190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758700 .functor OR 1, L_000001710b757f90, L_000001710b758310, C4<0>, C4<0>;
v000001710b4907d0_0 .net "x", 0 0, L_000001710b757f90;  alias, 1 drivers
v000001710b48ff10_0 .net "y", 0 0, L_000001710b758310;  alias, 1 drivers
v000001710b48fa10_0 .net "z", 0 0, L_000001710b758700;  alias, 1 drivers
S_000001710b4ad260 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4ab190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758a10 .functor XOR 1, L_000001710b6e7640, L_000001710b6e8a40, C4<0>, C4<0>;
v000001710b48f470_0 .net "x", 0 0, L_000001710b6e7640;  alias, 1 drivers
v000001710b48f6f0_0 .net "y", 0 0, L_000001710b6e8a40;  alias, 1 drivers
v000001710b48ffb0_0 .net "z", 0 0, L_000001710b758a10;  alias, 1 drivers
S_000001710b4acc20 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4ab190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758690 .functor XOR 1, L_000001710b758a10, L_000001710b6e8400, C4<0>, C4<0>;
v000001710b490690_0 .net "x", 0 0, L_000001710b758a10;  alias, 1 drivers
v000001710b490550_0 .net "y", 0 0, L_000001710b6e8400;  alias, 1 drivers
v000001710b48fab0_0 .net "z", 0 0, L_000001710b758690;  alias, 1 drivers
S_000001710b4ab4b0 .scope generate, "genblk1[22]" "genblk1[22]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b351a60 .param/l "i" 0 4 17, +C4<010110>;
S_000001710b4ab640 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b4ab4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b492d50_0 .net "and0", 0 0, L_000001710b759030;  1 drivers
v000001710b492210_0 .net "and1", 0 0, L_000001710b758930;  1 drivers
v000001710b492fd0_0 .net "c", 0 0, L_000001710b6e85e0;  1 drivers
v000001710b491270_0 .net "cout", 0 0, L_000001710b758a80;  1 drivers
v000001710b490ff0_0 .net "x", 0 0, L_000001710b6e9800;  1 drivers
v000001710b491770_0 .net "xor0", 0 0, L_000001710b758770;  1 drivers
v000001710b4913b0_0 .net "y", 0 0, L_000001710b6e7c80;  1 drivers
v000001710b4920d0_0 .net "z", 0 0, L_000001710b7587e0;  1 drivers
S_000001710b4a9a20 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4ab640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759030 .functor AND 1, L_000001710b6e9800, L_000001710b6e7c80, C4<1>, C4<1>;
v000001710b48fdd0_0 .net "x", 0 0, L_000001710b6e9800;  alias, 1 drivers
v000001710b48ec50_0 .net "y", 0 0, L_000001710b6e7c80;  alias, 1 drivers
v000001710b48fe70_0 .net "z", 0 0, L_000001710b759030;  alias, 1 drivers
S_000001710b4ad3f0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4ab640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758930 .functor AND 1, L_000001710b758770, L_000001710b6e85e0, C4<1>, C4<1>;
v000001710b48e110_0 .net "x", 0 0, L_000001710b758770;  alias, 1 drivers
v000001710b490730_0 .net "y", 0 0, L_000001710b6e85e0;  alias, 1 drivers
v000001710b490050_0 .net "z", 0 0, L_000001710b758930;  alias, 1 drivers
S_000001710b4aee80 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4ab640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758a80 .functor OR 1, L_000001710b759030, L_000001710b758930, C4<0>, C4<0>;
v000001710b4900f0_0 .net "x", 0 0, L_000001710b759030;  alias, 1 drivers
v000001710b48ed90_0 .net "y", 0 0, L_000001710b758930;  alias, 1 drivers
v000001710b48e430_0 .net "z", 0 0, L_000001710b758a80;  alias, 1 drivers
S_000001710b4ab7d0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4ab640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758770 .functor XOR 1, L_000001710b6e9800, L_000001710b6e7c80, C4<0>, C4<0>;
v000001710b48e570_0 .net "x", 0 0, L_000001710b6e9800;  alias, 1 drivers
v000001710b490230_0 .net "y", 0 0, L_000001710b6e7c80;  alias, 1 drivers
v000001710b490370_0 .net "z", 0 0, L_000001710b758770;  alias, 1 drivers
S_000001710b4a9700 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4ab640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7587e0 .functor XOR 1, L_000001710b758770, L_000001710b6e85e0, C4<0>, C4<0>;
v000001710b490af0_0 .net "x", 0 0, L_000001710b758770;  alias, 1 drivers
v000001710b492df0_0 .net "y", 0 0, L_000001710b6e85e0;  alias, 1 drivers
v000001710b492850_0 .net "z", 0 0, L_000001710b7587e0;  alias, 1 drivers
S_000001710b4af010 .scope generate, "genblk1[23]" "genblk1[23]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b3513a0 .param/l "i" 0 4 17, +C4<010111>;
S_000001710b4af330 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b4af010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b490910_0 .net "and0", 0 0, L_000001710b759500;  1 drivers
v000001710b491450_0 .net "and1", 0 0, L_000001710b758b60;  1 drivers
v000001710b492710_0 .net "c", 0 0, L_000001710b6e7320;  1 drivers
v000001710b4914f0_0 .net "cout", 0 0, L_000001710b758bd0;  1 drivers
v000001710b491590_0 .net "x", 0 0, L_000001710b6e94e0;  1 drivers
v000001710b491090_0 .net "xor0", 0 0, L_000001710b759110;  1 drivers
v000001710b4919f0_0 .net "y", 0 0, L_000001710b6e8680;  1 drivers
v000001710b492a30_0 .net "z", 0 0, L_000001710b758af0;  1 drivers
S_000001710b4ad710 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4af330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759500 .functor AND 1, L_000001710b6e94e0, L_000001710b6e8680, C4<1>, C4<1>;
v000001710b492e90_0 .net "x", 0 0, L_000001710b6e94e0;  alias, 1 drivers
v000001710b492490_0 .net "y", 0 0, L_000001710b6e8680;  alias, 1 drivers
v000001710b492cb0_0 .net "z", 0 0, L_000001710b759500;  alias, 1 drivers
S_000001710b4a9bb0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4af330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758b60 .functor AND 1, L_000001710b759110, L_000001710b6e7320, C4<1>, C4<1>;
v000001710b4916d0_0 .net "x", 0 0, L_000001710b759110;  alias, 1 drivers
v000001710b491130_0 .net "y", 0 0, L_000001710b6e7320;  alias, 1 drivers
v000001710b491ef0_0 .net "z", 0 0, L_000001710b758b60;  alias, 1 drivers
S_000001710b4a90c0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4af330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758bd0 .functor OR 1, L_000001710b759500, L_000001710b758b60, C4<0>, C4<0>;
v000001710b492170_0 .net "x", 0 0, L_000001710b759500;  alias, 1 drivers
v000001710b491e50_0 .net "y", 0 0, L_000001710b758b60;  alias, 1 drivers
v000001710b492990_0 .net "z", 0 0, L_000001710b758bd0;  alias, 1 drivers
S_000001710b4abaf0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4af330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759110 .functor XOR 1, L_000001710b6e94e0, L_000001710b6e8680, C4<0>, C4<0>;
v000001710b490c30_0 .net "x", 0 0, L_000001710b6e94e0;  alias, 1 drivers
v000001710b493070_0 .net "y", 0 0, L_000001710b6e8680;  alias, 1 drivers
v000001710b492f30_0 .net "z", 0 0, L_000001710b759110;  alias, 1 drivers
S_000001710b4acdb0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4af330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758af0 .functor XOR 1, L_000001710b759110, L_000001710b6e7320, C4<0>, C4<0>;
v000001710b490eb0_0 .net "x", 0 0, L_000001710b759110;  alias, 1 drivers
v000001710b491db0_0 .net "y", 0 0, L_000001710b6e7320;  alias, 1 drivers
v000001710b491310_0 .net "z", 0 0, L_000001710b758af0;  alias, 1 drivers
S_000001710b4a9d40 .scope generate, "genblk1[24]" "genblk1[24]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b351de0 .param/l "i" 0 4 17, +C4<011000>;
S_000001710b4abc80 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b4a9d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b492350_0 .net "and0", 0 0, L_000001710b758d20;  1 drivers
v000001710b491a90_0 .net "and1", 0 0, L_000001710b758d90;  1 drivers
v000001710b491b30_0 .net "c", 0 0, L_000001710b6e7b40;  1 drivers
v000001710b4928f0_0 .net "cout", 0 0, L_000001710b758e00;  1 drivers
v000001710b4927b0_0 .net "x", 0 0, L_000001710b6e8720;  1 drivers
v000001710b492c10_0 .net "xor0", 0 0, L_000001710b758c40;  1 drivers
v000001710b491bd0_0 .net "y", 0 0, L_000001710b6e96c0;  1 drivers
v000001710b491c70_0 .net "z", 0 0, L_000001710b758cb0;  1 drivers
S_000001710b4abfa0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4abc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758d20 .functor AND 1, L_000001710b6e8720, L_000001710b6e96c0, C4<1>, C4<1>;
v000001710b492ad0_0 .net "x", 0 0, L_000001710b6e8720;  alias, 1 drivers
v000001710b490cd0_0 .net "y", 0 0, L_000001710b6e96c0;  alias, 1 drivers
v000001710b4911d0_0 .net "z", 0 0, L_000001710b758d20;  alias, 1 drivers
S_000001710b4abe10 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4abc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758d90 .functor AND 1, L_000001710b758c40, L_000001710b6e7b40, C4<1>, C4<1>;
v000001710b490d70_0 .net "x", 0 0, L_000001710b758c40;  alias, 1 drivers
v000001710b4909b0_0 .net "y", 0 0, L_000001710b6e7b40;  alias, 1 drivers
v000001710b490a50_0 .net "z", 0 0, L_000001710b758d90;  alias, 1 drivers
S_000001710b4a9250 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4abc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758e00 .functor OR 1, L_000001710b758d20, L_000001710b758d90, C4<0>, C4<0>;
v000001710b490b90_0 .net "x", 0 0, L_000001710b758d20;  alias, 1 drivers
v000001710b4922b0_0 .net "y", 0 0, L_000001710b758d90;  alias, 1 drivers
v000001710b490e10_0 .net "z", 0 0, L_000001710b758e00;  alias, 1 drivers
S_000001710b4a9ed0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4abc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758c40 .functor XOR 1, L_000001710b6e8720, L_000001710b6e96c0, C4<0>, C4<0>;
v000001710b491630_0 .net "x", 0 0, L_000001710b6e8720;  alias, 1 drivers
v000001710b490f50_0 .net "y", 0 0, L_000001710b6e96c0;  alias, 1 drivers
v000001710b491810_0 .net "z", 0 0, L_000001710b758c40;  alias, 1 drivers
S_000001710b4ac2c0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4abc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b758cb0 .functor XOR 1, L_000001710b758c40, L_000001710b6e7b40, C4<0>, C4<0>;
v000001710b492b70_0 .net "x", 0 0, L_000001710b758c40;  alias, 1 drivers
v000001710b4918b0_0 .net "y", 0 0, L_000001710b6e7b40;  alias, 1 drivers
v000001710b491950_0 .net "z", 0 0, L_000001710b758cb0;  alias, 1 drivers
S_000001710b4ac130 .scope generate, "genblk1[25]" "genblk1[25]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b352220 .param/l "i" 0 4 17, +C4<011001>;
S_000001710b4ac5e0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b4ac130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4939d0_0 .net "and0", 0 0, L_000001710b759260;  1 drivers
v000001710b494330_0 .net "and1", 0 0, L_000001710b759420;  1 drivers
v000001710b493250_0 .net "c", 0 0, L_000001710b6e8d60;  1 drivers
v000001710b494e70_0 .net "cout", 0 0, L_000001710b759570;  1 drivers
v000001710b4941f0_0 .net "x", 0 0, L_000001710b6e8860;  1 drivers
v000001710b4954b0_0 .net "xor0", 0 0, L_000001710b759180;  1 drivers
v000001710b493f70_0 .net "y", 0 0, L_000001710b6e8900;  1 drivers
v000001710b493610_0 .net "z", 0 0, L_000001710b7591f0;  1 drivers
S_000001710b4ad8a0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4ac5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759260 .functor AND 1, L_000001710b6e8860, L_000001710b6e8900, C4<1>, C4<1>;
v000001710b491d10_0 .net "x", 0 0, L_000001710b6e8860;  alias, 1 drivers
v000001710b491f90_0 .net "y", 0 0, L_000001710b6e8900;  alias, 1 drivers
v000001710b492030_0 .net "z", 0 0, L_000001710b759260;  alias, 1 drivers
S_000001710b4ada30 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4ac5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759420 .functor AND 1, L_000001710b759180, L_000001710b6e8d60, C4<1>, C4<1>;
v000001710b4923f0_0 .net "x", 0 0, L_000001710b759180;  alias, 1 drivers
v000001710b492530_0 .net "y", 0 0, L_000001710b6e8d60;  alias, 1 drivers
v000001710b4925d0_0 .net "z", 0 0, L_000001710b759420;  alias, 1 drivers
S_000001710b4afc90 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4ac5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759570 .functor OR 1, L_000001710b759260, L_000001710b759420, C4<0>, C4<0>;
v000001710b492670_0 .net "x", 0 0, L_000001710b759260;  alias, 1 drivers
v000001710b493a70_0 .net "y", 0 0, L_000001710b759420;  alias, 1 drivers
v000001710b4943d0_0 .net "z", 0 0, L_000001710b759570;  alias, 1 drivers
S_000001710b4b0aa0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4ac5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759180 .functor XOR 1, L_000001710b6e8860, L_000001710b6e8900, C4<0>, C4<0>;
v000001710b4948d0_0 .net "x", 0 0, L_000001710b6e8860;  alias, 1 drivers
v000001710b4957d0_0 .net "y", 0 0, L_000001710b6e8900;  alias, 1 drivers
v000001710b494f10_0 .net "z", 0 0, L_000001710b759180;  alias, 1 drivers
S_000001710b4b0c30 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4ac5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7591f0 .functor XOR 1, L_000001710b759180, L_000001710b6e8d60, C4<0>, C4<0>;
v000001710b495370_0 .net "x", 0 0, L_000001710b759180;  alias, 1 drivers
v000001710b494010_0 .net "y", 0 0, L_000001710b6e8d60;  alias, 1 drivers
v000001710b4937f0_0 .net "z", 0 0, L_000001710b7591f0;  alias, 1 drivers
S_000001710b4afe20 .scope generate, "genblk1[26]" "genblk1[26]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b352aa0 .param/l "i" 0 4 17, +C4<011010>;
S_000001710b4affb0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b4afe20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b493750_0 .net "and0", 0 0, L_000001710b75af40;  1 drivers
v000001710b493570_0 .net "and1", 0 0, L_000001710b75b3a0;  1 drivers
v000001710b495230_0 .net "c", 0 0, L_000001710b6e9260;  1 drivers
v000001710b494470_0 .net "cout", 0 0, L_000001710b759dc0;  1 drivers
v000001710b493bb0_0 .net "x", 0 0, L_000001710b6e73c0;  1 drivers
v000001710b4940b0_0 .net "xor0", 0 0, L_000001710b7595e0;  1 drivers
v000001710b494fb0_0 .net "y", 0 0, L_000001710b6e8b80;  1 drivers
v000001710b494290_0 .net "z", 0 0, L_000001710b759ea0;  1 drivers
S_000001710b4af4c0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4affb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75af40 .functor AND 1, L_000001710b6e73c0, L_000001710b6e8b80, C4<1>, C4<1>;
v000001710b493ed0_0 .net "x", 0 0, L_000001710b6e73c0;  alias, 1 drivers
v000001710b493930_0 .net "y", 0 0, L_000001710b6e8b80;  alias, 1 drivers
v000001710b4946f0_0 .net "z", 0 0, L_000001710b75af40;  alias, 1 drivers
S_000001710b4af650 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4affb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75b3a0 .functor AND 1, L_000001710b7595e0, L_000001710b6e9260, C4<1>, C4<1>;
v000001710b494970_0 .net "x", 0 0, L_000001710b7595e0;  alias, 1 drivers
v000001710b494650_0 .net "y", 0 0, L_000001710b6e9260;  alias, 1 drivers
v000001710b495190_0 .net "z", 0 0, L_000001710b75b3a0;  alias, 1 drivers
S_000001710b4b0140 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4affb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759dc0 .functor OR 1, L_000001710b75af40, L_000001710b75b3a0, C4<0>, C4<0>;
v000001710b493890_0 .net "x", 0 0, L_000001710b75af40;  alias, 1 drivers
v000001710b4934d0_0 .net "y", 0 0, L_000001710b75b3a0;  alias, 1 drivers
v000001710b494a10_0 .net "z", 0 0, L_000001710b759dc0;  alias, 1 drivers
S_000001710b4b02d0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4affb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7595e0 .functor XOR 1, L_000001710b6e73c0, L_000001710b6e8b80, C4<0>, C4<0>;
v000001710b4936b0_0 .net "x", 0 0, L_000001710b6e73c0;  alias, 1 drivers
v000001710b4945b0_0 .net "y", 0 0, L_000001710b6e8b80;  alias, 1 drivers
v000001710b493b10_0 .net "z", 0 0, L_000001710b7595e0;  alias, 1 drivers
S_000001710b4af7e0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4affb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759ea0 .functor XOR 1, L_000001710b7595e0, L_000001710b6e9260, C4<0>, C4<0>;
v000001710b494ab0_0 .net "x", 0 0, L_000001710b7595e0;  alias, 1 drivers
v000001710b494d30_0 .net "y", 0 0, L_000001710b6e9260;  alias, 1 drivers
v000001710b493d90_0 .net "z", 0 0, L_000001710b759ea0;  alias, 1 drivers
S_000001710b4b0dc0 .scope generate, "genblk1[27]" "genblk1[27]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b3527e0 .param/l "i" 0 4 17, +C4<011011>;
S_000001710b4b0460 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b4b0dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b493390_0 .net "and0", 0 0, L_000001710b759f10;  1 drivers
v000001710b4952d0_0 .net "and1", 0 0, L_000001710b75a990;  1 drivers
v000001710b495410_0 .net "c", 0 0, L_000001710b6e8ae0;  1 drivers
v000001710b495550_0 .net "cout", 0 0, L_000001710b75a530;  1 drivers
v000001710b4955f0_0 .net "x", 0 0, L_000001710b6e7780;  1 drivers
v000001710b495730_0 .net "xor0", 0 0, L_000001710b75a1b0;  1 drivers
v000001710b493110_0 .net "y", 0 0, L_000001710b6e9760;  1 drivers
v000001710b4931b0_0 .net "z", 0 0, L_000001710b75a450;  1 drivers
S_000001710b4af970 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4b0460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759f10 .functor AND 1, L_000001710b6e7780, L_000001710b6e9760, C4<1>, C4<1>;
v000001710b494510_0 .net "x", 0 0, L_000001710b6e7780;  alias, 1 drivers
v000001710b493cf0_0 .net "y", 0 0, L_000001710b6e9760;  alias, 1 drivers
v000001710b494150_0 .net "z", 0 0, L_000001710b759f10;  alias, 1 drivers
S_000001710b4b0910 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4b0460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75a990 .functor AND 1, L_000001710b75a1b0, L_000001710b6e8ae0, C4<1>, C4<1>;
v000001710b493e30_0 .net "x", 0 0, L_000001710b75a1b0;  alias, 1 drivers
v000001710b493c50_0 .net "y", 0 0, L_000001710b6e8ae0;  alias, 1 drivers
v000001710b494b50_0 .net "z", 0 0, L_000001710b75a990;  alias, 1 drivers
S_000001710b4afb00 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4b0460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75a530 .functor OR 1, L_000001710b759f10, L_000001710b75a990, C4<0>, C4<0>;
v000001710b494790_0 .net "x", 0 0, L_000001710b759f10;  alias, 1 drivers
v000001710b494bf0_0 .net "y", 0 0, L_000001710b75a990;  alias, 1 drivers
v000001710b494830_0 .net "z", 0 0, L_000001710b75a530;  alias, 1 drivers
S_000001710b4b05f0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4b0460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75a1b0 .functor XOR 1, L_000001710b6e7780, L_000001710b6e9760, C4<0>, C4<0>;
v000001710b494c90_0 .net "x", 0 0, L_000001710b6e7780;  alias, 1 drivers
v000001710b494dd0_0 .net "y", 0 0, L_000001710b6e9760;  alias, 1 drivers
v000001710b495050_0 .net "z", 0 0, L_000001710b75a1b0;  alias, 1 drivers
S_000001710b4b0780 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4b0460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75a450 .functor XOR 1, L_000001710b75a1b0, L_000001710b6e8ae0, C4<0>, C4<0>;
v000001710b495690_0 .net "x", 0 0, L_000001710b75a1b0;  alias, 1 drivers
v000001710b495870_0 .net "y", 0 0, L_000001710b6e8ae0;  alias, 1 drivers
v000001710b4950f0_0 .net "z", 0 0, L_000001710b75a450;  alias, 1 drivers
S_000001710b4b2200 .scope generate, "genblk1[28]" "genblk1[28]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b352a20 .param/l "i" 0 4 17, +C4<011100>;
S_000001710b4b1a30 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b4b2200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b496270_0 .net "and0", 0 0, L_000001710b75a370;  1 drivers
v000001710b496310_0 .net "and1", 0 0, L_000001710b75ae60;  1 drivers
v000001710b4963b0_0 .net "c", 0 0, L_000001710b6e7820;  1 drivers
v000001710b4961d0_0 .net "cout", 0 0, L_000001710b75aa00;  1 drivers
v000001710b496b30_0 .net "x", 0 0, L_000001710b6e8c20;  1 drivers
v000001710b4966d0_0 .net "xor0", 0 0, L_000001710b75b410;  1 drivers
v000001710b497d50_0 .net "y", 0 0, L_000001710b6e8ea0;  1 drivers
v000001710b497b70_0 .net "z", 0 0, L_000001710b75a840;  1 drivers
S_000001710b4b1580 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4b1a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75a370 .functor AND 1, L_000001710b6e8c20, L_000001710b6e8ea0, C4<1>, C4<1>;
v000001710b4932f0_0 .net "x", 0 0, L_000001710b6e8c20;  alias, 1 drivers
v000001710b493430_0 .net "y", 0 0, L_000001710b6e8ea0;  alias, 1 drivers
v000001710b495af0_0 .net "z", 0 0, L_000001710b75a370;  alias, 1 drivers
S_000001710b4b18a0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4b1a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75ae60 .functor AND 1, L_000001710b75b410, L_000001710b6e7820, C4<1>, C4<1>;
v000001710b497e90_0 .net "x", 0 0, L_000001710b75b410;  alias, 1 drivers
v000001710b498070_0 .net "y", 0 0, L_000001710b6e7820;  alias, 1 drivers
v000001710b497850_0 .net "z", 0 0, L_000001710b75ae60;  alias, 1 drivers
S_000001710b4b5270 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4b1a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75aa00 .functor OR 1, L_000001710b75a370, L_000001710b75ae60, C4<0>, C4<0>;
v000001710b497cb0_0 .net "x", 0 0, L_000001710b75a370;  alias, 1 drivers
v000001710b4964f0_0 .net "y", 0 0, L_000001710b75ae60;  alias, 1 drivers
v000001710b4977b0_0 .net "z", 0 0, L_000001710b75aa00;  alias, 1 drivers
S_000001710b4b2cf0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4b1a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75b410 .functor XOR 1, L_000001710b6e8c20, L_000001710b6e8ea0, C4<0>, C4<0>;
v000001710b496d10_0 .net "x", 0 0, L_000001710b6e8c20;  alias, 1 drivers
v000001710b4978f0_0 .net "y", 0 0, L_000001710b6e8ea0;  alias, 1 drivers
v000001710b495ff0_0 .net "z", 0 0, L_000001710b75b410;  alias, 1 drivers
S_000001710b4b3c90 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4b1a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75a840 .functor XOR 1, L_000001710b75b410, L_000001710b6e7820, C4<0>, C4<0>;
v000001710b497170_0 .net "x", 0 0, L_000001710b75b410;  alias, 1 drivers
v000001710b496e50_0 .net "y", 0 0, L_000001710b6e7820;  alias, 1 drivers
v000001710b496630_0 .net "z", 0 0, L_000001710b75a840;  alias, 1 drivers
S_000001710b4b66c0 .scope generate, "genblk1[29]" "genblk1[29]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b352f20 .param/l "i" 0 4 17, +C4<011101>;
S_000001710b4b50e0 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b4b66c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b497350_0 .net "and0", 0 0, L_000001710b75b330;  1 drivers
v000001710b495c30_0 .net "and1", 0 0, L_000001710b75a300;  1 drivers
v000001710b497c10_0 .net "c", 0 0, L_000001710b6e9120;  1 drivers
v000001710b496590_0 .net "cout", 0 0, L_000001710b75a3e0;  1 drivers
v000001710b497a30_0 .net "x", 0 0, L_000001710b6e78c0;  1 drivers
v000001710b4972b0_0 .net "xor0", 0 0, L_000001710b759e30;  1 drivers
v000001710b497df0_0 .net "y", 0 0, L_000001710b6e9080;  1 drivers
v000001710b496450_0 .net "z", 0 0, L_000001710b75b480;  1 drivers
S_000001710b4b37e0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4b50e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75b330 .functor AND 1, L_000001710b6e78c0, L_000001710b6e9080, C4<1>, C4<1>;
v000001710b497fd0_0 .net "x", 0 0, L_000001710b6e78c0;  alias, 1 drivers
v000001710b497210_0 .net "y", 0 0, L_000001710b6e9080;  alias, 1 drivers
v000001710b497530_0 .net "z", 0 0, L_000001710b75b330;  alias, 1 drivers
S_000001710b4b3b00 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4b50e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75a300 .functor AND 1, L_000001710b759e30, L_000001710b6e9120, C4<1>, C4<1>;
v000001710b495a50_0 .net "x", 0 0, L_000001710b759e30;  alias, 1 drivers
v000001710b496f90_0 .net "y", 0 0, L_000001710b6e9120;  alias, 1 drivers
v000001710b496950_0 .net "z", 0 0, L_000001710b75a300;  alias, 1 drivers
S_000001710b4b2520 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4b50e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75a3e0 .functor OR 1, L_000001710b75b330, L_000001710b75a300, C4<0>, C4<0>;
v000001710b496090_0 .net "x", 0 0, L_000001710b75b330;  alias, 1 drivers
v000001710b496ef0_0 .net "y", 0 0, L_000001710b75a300;  alias, 1 drivers
v000001710b497f30_0 .net "z", 0 0, L_000001710b75a3e0;  alias, 1 drivers
S_000001710b4b69e0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4b50e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759e30 .functor XOR 1, L_000001710b6e78c0, L_000001710b6e9080, C4<0>, C4<0>;
v000001710b496a90_0 .net "x", 0 0, L_000001710b6e78c0;  alias, 1 drivers
v000001710b495d70_0 .net "y", 0 0, L_000001710b6e9080;  alias, 1 drivers
v000001710b495b90_0 .net "z", 0 0, L_000001710b759e30;  alias, 1 drivers
S_000001710b4b1bc0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4b50e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75b480 .functor XOR 1, L_000001710b759e30, L_000001710b6e9120, C4<0>, C4<0>;
v000001710b495910_0 .net "x", 0 0, L_000001710b759e30;  alias, 1 drivers
v000001710b4959b0_0 .net "y", 0 0, L_000001710b6e9120;  alias, 1 drivers
v000001710b497990_0 .net "z", 0 0, L_000001710b75b480;  alias, 1 drivers
S_000001710b4b5ef0 .scope generate, "genblk1[30]" "genblk1[30]" 4 17, 4 17 0, S_000001710b4743f0;
 .timescale 0 0;
P_000001710b352420 .param/l "i" 0 4 17, +C4<011110>;
S_000001710b4b2390 .scope module, "fa1_map" "full_adder_1bit" 4 18, 5 4 0, S_000001710b4b5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b495eb0_0 .net "and0", 0 0, L_000001710b75a060;  1 drivers
v000001710b495f50_0 .net "and1", 0 0, L_000001710b75ad10;  1 drivers
v000001710b497670_0 .net "c", 0 0, L_000001710b6e9300;  1 drivers
v000001710b497710_0 .net "cout", 0 0, L_000001710b759ab0;  1 drivers
v000001710b496130_0 .net "x", 0 0, L_000001710b6e7a00;  1 drivers
v000001710b4993d0_0 .net "xor0", 0 0, L_000001710b75ab50;  1 drivers
v000001710b499b50_0 .net "y", 0 0, L_000001710b6e91c0;  1 drivers
v000001710b4991f0_0 .net "z", 0 0, L_000001710b7598f0;  1 drivers
S_000001710b4b5bd0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4b2390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75a060 .functor AND 1, L_000001710b6e7a00, L_000001710b6e91c0, C4<1>, C4<1>;
v000001710b4973f0_0 .net "x", 0 0, L_000001710b6e7a00;  alias, 1 drivers
v000001710b497ad0_0 .net "y", 0 0, L_000001710b6e91c0;  alias, 1 drivers
v000001710b496db0_0 .net "z", 0 0, L_000001710b75a060;  alias, 1 drivers
S_000001710b4b26b0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4b2390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75ad10 .functor AND 1, L_000001710b75ab50, L_000001710b6e9300, C4<1>, C4<1>;
v000001710b496bd0_0 .net "x", 0 0, L_000001710b75ab50;  alias, 1 drivers
v000001710b496c70_0 .net "y", 0 0, L_000001710b6e9300;  alias, 1 drivers
v000001710b4969f0_0 .net "z", 0 0, L_000001710b75ad10;  alias, 1 drivers
S_000001710b4b3e20 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4b2390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b759ab0 .functor OR 1, L_000001710b75a060, L_000001710b75ad10, C4<0>, C4<0>;
v000001710b495cd0_0 .net "x", 0 0, L_000001710b75a060;  alias, 1 drivers
v000001710b497490_0 .net "y", 0 0, L_000001710b75ad10;  alias, 1 drivers
v000001710b497030_0 .net "z", 0 0, L_000001710b759ab0;  alias, 1 drivers
S_000001710b4b3970 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4b2390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75ab50 .functor XOR 1, L_000001710b6e7a00, L_000001710b6e91c0, C4<0>, C4<0>;
v000001710b4970d0_0 .net "x", 0 0, L_000001710b6e7a00;  alias, 1 drivers
v000001710b4975d0_0 .net "y", 0 0, L_000001710b6e91c0;  alias, 1 drivers
v000001710b496770_0 .net "z", 0 0, L_000001710b75ab50;  alias, 1 drivers
S_000001710b4b31a0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4b2390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7598f0 .functor XOR 1, L_000001710b75ab50, L_000001710b6e9300, C4<0>, C4<0>;
v000001710b496810_0 .net "x", 0 0, L_000001710b75ab50;  alias, 1 drivers
v000001710b4968b0_0 .net "y", 0 0, L_000001710b6e9300;  alias, 1 drivers
v000001710b495e10_0 .net "z", 0 0, L_000001710b7598f0;  alias, 1 drivers
S_000001710b4b2070 .scope module, "xor_map" "xor_gate" 4 23, 8 1 0, S_000001710b4743f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75aca0 .functor XOR 1, L_000001710b6e9da0, L_000001710b75a290, C4<0>, C4<0>;
v000001710b4996f0_0 .net "x", 0 0, L_000001710b6e9da0;  1 drivers
v000001710b498cf0_0 .net "y", 0 0, L_000001710b75a290;  alias, 1 drivers
v000001710b498d90_0 .net "z", 0 0, L_000001710b75aca0;  alias, 1 drivers
S_000001710b4b4aa0 .scope module, "SLT_signed_map" "SLT_signed" 3 81, 9 1 0, S_000001710aba4830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "ovf";
    .port_info 3 /OUTPUT 32 "R";
L_000001710b794a80 .functor BUFZ 1, L_000001710b7953b0, C4<0>, C4<0>, C4<0>;
v000001710b4e55e0_0 .net "A", 31 0, o000001710b3d8978;  alias, 0 drivers
v000001710b4e64e0_0 .net "B", 31 0, v000001710b62f5b0_0;  alias, 1 drivers
v000001710b4e66c0_0 .net "R", 31 0, L_000001710b6fea20;  alias, 1 drivers
v000001710b4e5f40_0 .net *"_ivl_5", 30 0, L_000001710b6f90c0;  1 drivers
v000001710b4e5fe0_0 .net "ovf", 0 0, L_000001710b794a80;  alias, 1 drivers
v000001710b4e4be0_0 .net "slts_num", 0 0, L_000001710b794230;  1 drivers
v000001710b4e61c0_0 .net "slts_temp", 0 0, L_000001710b793f20;  1 drivers
v000001710b4e6120_0 .net "sub_borrow", 0 0, L_000001710b7941c0;  1 drivers
v000001710b4e6260_0 .net "sub_ovf", 0 0, L_000001710b7953b0;  1 drivers
v000001710b4e63a0_0 .net "sub_z", 31 0, L_000001710b6fff60;  1 drivers
L_000001710b689490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001710b4e6580_0 .net "temp", 31 0, L_000001710b689490;  1 drivers
L_000001710b6f90c0 .part L_000001710b689490, 0, 31;
L_000001710b6fe480 .part o000001710b3d8978, 31, 1;
L_000001710b6fdda0 .part v000001710b62f5b0_0, 31, 1;
L_000001710b6fea20 .concat8 [ 1 31 0 0], L_000001710b794a10, L_000001710b6f90c0;
S_000001710b4b1ee0 .scope module, "SUB_map" "SUB_32bit" 9 18, 10 4 0, S_000001710b4b4aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x";
    .port_info 1 /INPUT 32 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "z";
    .port_info 4 /OUTPUT 1 "borrow";
    .port_info 5 /OUTPUT 1 "ovf";
v000001710b4e69e0_0 .net "borrow", 0 0, L_000001710b7941c0;  alias, 1 drivers
L_000001710b689e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001710b4e5d60_0 .net "cin", 0 0, L_000001710b689e68;  1 drivers
v000001710b4e5cc0_0 .net "noty", 31 0, L_000001710b6fe520;  1 drivers
v000001710b4e50e0_0 .net "ovf", 0 0, L_000001710b7953b0;  alias, 1 drivers
v000001710b4e68a0_0 .net "t", 31 0, L_000001710b6ff560;  1 drivers
v000001710b4e6080_0 .net "x", 31 0, o000001710b3d8978;  alias, 0 drivers
v000001710b4e5ea0_0 .net "y", 31 0, v000001710b62f5b0_0;  alias, 1 drivers
v000001710b4e5e00_0 .net "z", 31 0, L_000001710b6fff60;  alias, 1 drivers
L_000001710b6fb140 .part v000001710b62f5b0_0, 1, 1;
L_000001710b6fa7e0 .part o000001710b3d8978, 1, 1;
L_000001710b6f9020 .part L_000001710b6fe520, 1, 1;
L_000001710b6f9200 .part L_000001710b6ff560, 0, 1;
L_000001710b6fa560 .part v000001710b62f5b0_0, 2, 1;
L_000001710b6f8e40 .part o000001710b3d8978, 2, 1;
L_000001710b6f9840 .part L_000001710b6fe520, 2, 1;
L_000001710b6f92a0 .part L_000001710b6ff560, 1, 1;
L_000001710b6f9160 .part v000001710b62f5b0_0, 3, 1;
L_000001710b6fa380 .part o000001710b3d8978, 3, 1;
L_000001710b6f9340 .part L_000001710b6fe520, 3, 1;
L_000001710b6fa060 .part L_000001710b6ff560, 2, 1;
L_000001710b6fb280 .part v000001710b62f5b0_0, 4, 1;
L_000001710b6f93e0 .part o000001710b3d8978, 4, 1;
L_000001710b6f9480 .part L_000001710b6fe520, 4, 1;
L_000001710b6f9ca0 .part L_000001710b6ff560, 3, 1;
L_000001710b6f9660 .part v000001710b62f5b0_0, 5, 1;
L_000001710b6f97a0 .part o000001710b3d8978, 5, 1;
L_000001710b6f8da0 .part L_000001710b6fe520, 5, 1;
L_000001710b6f9c00 .part L_000001710b6ff560, 4, 1;
L_000001710b6fa740 .part v000001710b62f5b0_0, 6, 1;
L_000001710b6f9de0 .part o000001710b3d8978, 6, 1;
L_000001710b6fa100 .part L_000001710b6fe520, 6, 1;
L_000001710b6fa880 .part L_000001710b6ff560, 5, 1;
L_000001710b6f9e80 .part v000001710b62f5b0_0, 7, 1;
L_000001710b6f8ee0 .part o000001710b3d8978, 7, 1;
L_000001710b6fa1a0 .part L_000001710b6fe520, 7, 1;
L_000001710b6f8f80 .part L_000001710b6ff560, 6, 1;
L_000001710b6fa4c0 .part v000001710b62f5b0_0, 8, 1;
L_000001710b6fa240 .part o000001710b3d8978, 8, 1;
L_000001710b6f98e0 .part L_000001710b6fe520, 8, 1;
L_000001710b6fa420 .part L_000001710b6ff560, 7, 1;
L_000001710b6fa920 .part v000001710b62f5b0_0, 9, 1;
L_000001710b6fa9c0 .part o000001710b3d8978, 9, 1;
L_000001710b6faa60 .part L_000001710b6fe520, 9, 1;
L_000001710b6fac40 .part L_000001710b6ff560, 8, 1;
L_000001710b6face0 .part v000001710b62f5b0_0, 10, 1;
L_000001710b6fad80 .part o000001710b3d8978, 10, 1;
L_000001710b6fae20 .part L_000001710b6fe520, 10, 1;
L_000001710b6faec0 .part L_000001710b6ff560, 9, 1;
L_000001710b6faf60 .part v000001710b62f5b0_0, 11, 1;
L_000001710b6fb0a0 .part o000001710b3d8978, 11, 1;
L_000001710b6fb000 .part L_000001710b6fe520, 11, 1;
L_000001710b6fd940 .part L_000001710b6ff560, 10, 1;
L_000001710b6fc2c0 .part v000001710b62f5b0_0, 12, 1;
L_000001710b6fbf00 .part o000001710b3d8978, 12, 1;
L_000001710b6fda80 .part L_000001710b6fe520, 12, 1;
L_000001710b6fb960 .part L_000001710b6ff560, 11, 1;
L_000001710b6fb640 .part v000001710b62f5b0_0, 13, 1;
L_000001710b6fb8c0 .part o000001710b3d8978, 13, 1;
L_000001710b6fc720 .part L_000001710b6fe520, 13, 1;
L_000001710b6fb320 .part L_000001710b6ff560, 12, 1;
L_000001710b6fb3c0 .part v000001710b62f5b0_0, 14, 1;
L_000001710b6fc360 .part o000001710b3d8978, 14, 1;
L_000001710b6fd9e0 .part L_000001710b6fe520, 14, 1;
L_000001710b6fcea0 .part L_000001710b6ff560, 13, 1;
L_000001710b6fc400 .part v000001710b62f5b0_0, 15, 1;
L_000001710b6fc540 .part o000001710b3d8978, 15, 1;
L_000001710b6fb460 .part L_000001710b6fe520, 15, 1;
L_000001710b6fb6e0 .part L_000001710b6ff560, 14, 1;
L_000001710b6fba00 .part v000001710b62f5b0_0, 16, 1;
L_000001710b6fc5e0 .part o000001710b3d8978, 16, 1;
L_000001710b6fc4a0 .part L_000001710b6fe520, 16, 1;
L_000001710b6fbc80 .part L_000001710b6ff560, 15, 1;
L_000001710b6fcf40 .part v000001710b62f5b0_0, 17, 1;
L_000001710b6fbfa0 .part o000001710b3d8978, 17, 1;
L_000001710b6fd8a0 .part L_000001710b6fe520, 17, 1;
L_000001710b6fb780 .part L_000001710b6ff560, 16, 1;
L_000001710b6fc680 .part v000001710b62f5b0_0, 18, 1;
L_000001710b6fc040 .part o000001710b3d8978, 18, 1;
L_000001710b6fc0e0 .part L_000001710b6fe520, 18, 1;
L_000001710b6fb5a0 .part L_000001710b6ff560, 17, 1;
L_000001710b6fd4e0 .part v000001710b62f5b0_0, 19, 1;
L_000001710b6fd580 .part o000001710b3d8978, 19, 1;
L_000001710b6fbaa0 .part L_000001710b6fe520, 19, 1;
L_000001710b6fb820 .part L_000001710b6ff560, 18, 1;
L_000001710b6fb500 .part v000001710b62f5b0_0, 20, 1;
L_000001710b6fbbe0 .part o000001710b3d8978, 20, 1;
L_000001710b6fc7c0 .part L_000001710b6fe520, 20, 1;
L_000001710b6fc900 .part L_000001710b6ff560, 19, 1;
L_000001710b6fd6c0 .part v000001710b62f5b0_0, 21, 1;
L_000001710b6fbb40 .part o000001710b3d8978, 21, 1;
L_000001710b6fc9a0 .part L_000001710b6fe520, 21, 1;
L_000001710b6fbd20 .part L_000001710b6ff560, 20, 1;
L_000001710b6fd1c0 .part v000001710b62f5b0_0, 22, 1;
L_000001710b6fbdc0 .part o000001710b3d8978, 22, 1;
L_000001710b6fbe60 .part L_000001710b6fe520, 22, 1;
L_000001710b6fcfe0 .part L_000001710b6ff560, 21, 1;
L_000001710b6fc860 .part v000001710b62f5b0_0, 23, 1;
L_000001710b6fc180 .part o000001710b3d8978, 23, 1;
L_000001710b6fc220 .part L_000001710b6fe520, 23, 1;
L_000001710b6fca40 .part L_000001710b6ff560, 22, 1;
L_000001710b6fcae0 .part v000001710b62f5b0_0, 24, 1;
L_000001710b6fcb80 .part o000001710b3d8978, 24, 1;
L_000001710b6fcc20 .part L_000001710b6fe520, 24, 1;
L_000001710b6fccc0 .part L_000001710b6ff560, 23, 1;
L_000001710b6fcd60 .part v000001710b62f5b0_0, 25, 1;
L_000001710b6fd800 .part o000001710b3d8978, 25, 1;
L_000001710b6fce00 .part L_000001710b6fe520, 25, 1;
L_000001710b6fd080 .part L_000001710b6ff560, 24, 1;
L_000001710b6fd120 .part v000001710b62f5b0_0, 26, 1;
L_000001710b6fd260 .part o000001710b3d8978, 26, 1;
L_000001710b6fd300 .part L_000001710b6fe520, 26, 1;
L_000001710b6fd3a0 .part L_000001710b6ff560, 25, 1;
L_000001710b6fd440 .part v000001710b62f5b0_0, 27, 1;
L_000001710b6fd620 .part o000001710b3d8978, 27, 1;
L_000001710b6fd760 .part L_000001710b6fe520, 27, 1;
L_000001710b6ff600 .part L_000001710b6ff560, 26, 1;
L_000001710b6feac0 .part v000001710b62f5b0_0, 28, 1;
L_000001710b6fed40 .part o000001710b3d8978, 28, 1;
L_000001710b6fde40 .part L_000001710b6fe520, 28, 1;
L_000001710b6ff6a0 .part L_000001710b6ff560, 27, 1;
L_000001710b7001e0 .part v000001710b62f5b0_0, 29, 1;
L_000001710b6fe340 .part o000001710b3d8978, 29, 1;
L_000001710b6feb60 .part L_000001710b6fe520, 29, 1;
L_000001710b6fefc0 .part L_000001710b6ff560, 28, 1;
L_000001710b6fe840 .part v000001710b62f5b0_0, 30, 1;
L_000001710b6fe700 .part o000001710b3d8978, 30, 1;
L_000001710b6fede0 .part L_000001710b6fe520, 30, 1;
L_000001710b6ffb00 .part L_000001710b6ff560, 29, 1;
L_000001710b6ff100 .part v000001710b62f5b0_0, 31, 1;
L_000001710b6ff7e0 .part o000001710b3d8978, 31, 1;
L_000001710b7000a0 .part L_000001710b6fe520, 31, 1;
L_000001710b6feca0 .part L_000001710b6ff560, 30, 1;
L_000001710b700140 .part v000001710b62f5b0_0, 0, 1;
LS_000001710b6fe520_0_0 .concat8 [ 1 1 1 1], L_000001710b793d60, L_000001710b78eb20, L_000001710b78eb90, L_000001710b78f990;
LS_000001710b6fe520_0_4 .concat8 [ 1 1 1 1], L_000001710b78edc0, L_000001710b78fd80, L_000001710b791fa0, L_000001710b790790;
LS_000001710b6fe520_0_8 .concat8 [ 1 1 1 1], L_000001710b790560, L_000001710b790410, L_000001710b790800, L_000001710b791360;
LS_000001710b6fe520_0_12 .concat8 [ 1 1 1 1], L_000001710b790870, L_000001710b790cd0, L_000001710b791830, L_000001710b791910;
LS_000001710b6fe520_0_16 .concat8 [ 1 1 1 1], L_000001710b791d00, L_000001710b7928d0, L_000001710b793270, L_000001710b792550;
LS_000001710b6fe520_0_20 .concat8 [ 1 1 1 1], L_000001710b792160, L_000001710b792cc0, L_000001710b7922b0, L_000001710b793190;
LS_000001710b6fe520_0_24 .concat8 [ 1 1 1 1], L_000001710b7926a0, L_000001710b792ef0, L_000001710b793350, L_000001710b795730;
LS_000001710b6fe520_0_28 .concat8 [ 1 1 1 1], L_000001710b794380, L_000001710b794e00, L_000001710b7944d0, L_000001710b794850;
LS_000001710b6fe520_1_0 .concat8 [ 4 4 4 4], LS_000001710b6fe520_0_0, LS_000001710b6fe520_0_4, LS_000001710b6fe520_0_8, LS_000001710b6fe520_0_12;
LS_000001710b6fe520_1_4 .concat8 [ 4 4 4 4], LS_000001710b6fe520_0_16, LS_000001710b6fe520_0_20, LS_000001710b6fe520_0_24, LS_000001710b6fe520_0_28;
L_000001710b6fe520 .concat8 [ 16 16 0 0], LS_000001710b6fe520_1_0, LS_000001710b6fe520_1_4;
L_000001710b6fdee0 .part o000001710b3d8978, 0, 1;
L_000001710b6fe8e0 .part L_000001710b6fe520, 0, 1;
LS_000001710b6fff60_0_0 .concat8 [ 1 1 1 1], L_000001710b794e70, L_000001710b78f840, L_000001710b78f8b0, L_000001710b78fae0;
LS_000001710b6fff60_0_4 .concat8 [ 1 1 1 1], L_000001710b78fed0, L_000001710b7902c0, L_000001710b7916e0, L_000001710b791600;
LS_000001710b6fff60_0_8 .concat8 [ 1 1 1 1], L_000001710b7917c0, L_000001710b7904f0, L_000001710b790b80, L_000001710b7914b0;
LS_000001710b6fff60_0_12 .concat8 [ 1 1 1 1], L_000001710b7906b0, L_000001710b790e90, L_000001710b790f00, L_000001710b7919f0;
LS_000001710b6fff60_0_16 .concat8 [ 1 1 1 1], L_000001710b792630, L_000001710b793740, L_000001710b792b00, L_000001710b7920f0;
LS_000001710b6fff60_0_20 .concat8 [ 1 1 1 1], L_000001710b792940, L_000001710b792be0, L_000001710b792400, L_000001710b792da0;
LS_000001710b6fff60_0_24 .concat8 [ 1 1 1 1], L_000001710b792e80, L_000001710b7930b0, L_000001710b793660, L_000001710b7948c0;
LS_000001710b6fff60_0_28 .concat8 [ 1 1 1 1], L_000001710b7952d0, L_000001710b793e40, L_000001710b794f50, L_000001710b794930;
LS_000001710b6fff60_1_0 .concat8 [ 4 4 4 4], LS_000001710b6fff60_0_0, LS_000001710b6fff60_0_4, LS_000001710b6fff60_0_8, LS_000001710b6fff60_0_12;
LS_000001710b6fff60_1_4 .concat8 [ 4 4 4 4], LS_000001710b6fff60_0_16, LS_000001710b6fff60_0_20, LS_000001710b6fff60_0_24, LS_000001710b6fff60_0_28;
L_000001710b6fff60 .concat8 [ 16 16 0 0], LS_000001710b6fff60_1_0, LS_000001710b6fff60_1_4;
LS_000001710b6ff560_0_0 .concat8 [ 1 1 1 1], L_000001710b794070, L_000001710b78fca0, L_000001710b78f920, L_000001710b78fe60;
LS_000001710b6ff560_0_4 .concat8 [ 1 1 1 1], L_000001710b790100, L_000001710b791a60, L_000001710b790d40, L_000001710b791ec0;
LS_000001710b6ff560_0_8 .concat8 [ 1 1 1 1], L_000001710b790b10, L_000001710b791bb0, L_000001710b791130, L_000001710b791050;
LS_000001710b6ff560_0_12 .concat8 [ 1 1 1 1], L_000001710b7908e0, L_000001710b791d70, L_000001710b7918a0, L_000001710b791c90;
LS_000001710b6ff560_0_16 .concat8 [ 1 1 1 1], L_000001710b793200, L_000001710b793820, L_000001710b793ba0, L_000001710b7937b0;
LS_000001710b6ff560_0_20 .concat8 [ 1 1 1 1], L_000001710b792710, L_000001710b792c50, L_000001710b7925c0, L_000001710b7934a0;
LS_000001710b6ff560_0_24 .concat8 [ 1 1 1 1], L_000001710b792a20, L_000001710b7932e0, L_000001710b794fc0, L_000001710b794460;
LS_000001710b6ff560_0_28 .concat8 [ 1 1 1 1], L_000001710b794540, L_000001710b795420, L_000001710b794150, L_000001710b7950a0;
LS_000001710b6ff560_1_0 .concat8 [ 4 4 4 4], LS_000001710b6ff560_0_0, LS_000001710b6ff560_0_4, LS_000001710b6ff560_0_8, LS_000001710b6ff560_0_12;
LS_000001710b6ff560_1_4 .concat8 [ 4 4 4 4], LS_000001710b6ff560_0_16, LS_000001710b6ff560_0_20, LS_000001710b6ff560_0_24, LS_000001710b6ff560_0_28;
L_000001710b6ff560 .concat8 [ 16 16 0 0], LS_000001710b6ff560_1_0, LS_000001710b6ff560_1_4;
L_000001710b6fdf80 .part L_000001710b6ff560, 31, 1;
L_000001710b6fe020 .part L_000001710b6ff560, 31, 1;
L_000001710b6fe5c0 .part L_000001710b6ff560, 30, 1;
S_000001710b4b5400 .scope generate, "genblk1[1]" "genblk1[1]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b352320 .param/l "i" 0 10 21, +C4<01>;
S_000001710b4b7340 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4b5400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b498e30_0 .net "and0", 0 0, L_000001710b78f450;  1 drivers
v000001710b499fb0_0 .net "and1", 0 0, L_000001710b78ee30;  1 drivers
v000001710b499a10_0 .net "c", 0 0, L_000001710b6f9200;  1 drivers
v000001710b498a70_0 .net "cout", 0 0, L_000001710b78fca0;  1 drivers
v000001710b499c90_0 .net "x", 0 0, L_000001710b6fa7e0;  1 drivers
v000001710b499510_0 .net "xor0", 0 0, L_000001710b790020;  1 drivers
v000001710b4990b0_0 .net "y", 0 0, L_000001710b6f9020;  1 drivers
v000001710b49a2d0_0 .net "z", 0 0, L_000001710b78f840;  1 drivers
S_000001710b4b4f50 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4b7340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78f450 .functor AND 1, L_000001710b6fa7e0, L_000001710b6f9020, C4<1>, C4<1>;
v000001710b498f70_0 .net "x", 0 0, L_000001710b6fa7e0;  alias, 1 drivers
v000001710b49a730_0 .net "y", 0 0, L_000001710b6f9020;  alias, 1 drivers
v000001710b49a230_0 .net "z", 0 0, L_000001710b78f450;  alias, 1 drivers
S_000001710b4b4910 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4b7340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78ee30 .functor AND 1, L_000001710b790020, L_000001710b6f9200, C4<1>, C4<1>;
v000001710b49a5f0_0 .net "x", 0 0, L_000001710b790020;  alias, 1 drivers
v000001710b49a050_0 .net "y", 0 0, L_000001710b6f9200;  alias, 1 drivers
v000001710b4981b0_0 .net "z", 0 0, L_000001710b78ee30;  alias, 1 drivers
S_000001710b4b4780 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4b7340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78fca0 .functor OR 1, L_000001710b78f450, L_000001710b78ee30, C4<0>, C4<0>;
v000001710b499ab0_0 .net "x", 0 0, L_000001710b78f450;  alias, 1 drivers
v000001710b49a0f0_0 .net "y", 0 0, L_000001710b78ee30;  alias, 1 drivers
v000001710b499830_0 .net "z", 0 0, L_000001710b78fca0;  alias, 1 drivers
S_000001710b4b4c30 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4b7340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790020 .functor XOR 1, L_000001710b6fa7e0, L_000001710b6f9020, C4<0>, C4<0>;
v000001710b498110_0 .net "x", 0 0, L_000001710b6fa7e0;  alias, 1 drivers
v000001710b498250_0 .net "y", 0 0, L_000001710b6f9020;  alias, 1 drivers
v000001710b49a690_0 .net "z", 0 0, L_000001710b790020;  alias, 1 drivers
S_000001710b4b10d0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4b7340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78f840 .functor XOR 1, L_000001710b790020, L_000001710b6f9200, C4<0>, C4<0>;
v000001710b499bf0_0 .net "x", 0 0, L_000001710b790020;  alias, 1 drivers
v000001710b4982f0_0 .net "y", 0 0, L_000001710b6f9200;  alias, 1 drivers
v000001710b499290_0 .net "z", 0 0, L_000001710b78f840;  alias, 1 drivers
S_000001710b4b2840 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4b5400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6894d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78eb20 .functor XOR 1, L_000001710b6894d8, L_000001710b6fb140, C4<0>, C4<0>;
v000001710b49a370_0 .net "x", 0 0, L_000001710b6894d8;  1 drivers
v000001710b498390_0 .net "y", 0 0, L_000001710b6fb140;  1 drivers
v000001710b49a550_0 .net "z", 0 0, L_000001710b78eb20;  1 drivers
S_000001710b4b3fb0 .scope generate, "genblk1[2]" "genblk1[2]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b3524a0 .param/l "i" 0 10 21, +C4<010>;
S_000001710b4b2b60 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4b3fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b498930_0 .net "and0", 0 0, L_000001710b78ec70;  1 drivers
v000001710b49a410_0 .net "and1", 0 0, L_000001710b78ece0;  1 drivers
v000001710b4989d0_0 .net "c", 0 0, L_000001710b6f92a0;  1 drivers
v000001710b499f10_0 .net "cout", 0 0, L_000001710b78f920;  1 drivers
v000001710b498b10_0 .net "x", 0 0, L_000001710b6f8e40;  1 drivers
v000001710b498c50_0 .net "xor0", 0 0, L_000001710b78f6f0;  1 drivers
v000001710b499470_0 .net "y", 0 0, L_000001710b6f9840;  1 drivers
v000001710b4995b0_0 .net "z", 0 0, L_000001710b78f8b0;  1 drivers
S_000001710b4b4dc0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4b2b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78ec70 .functor AND 1, L_000001710b6f8e40, L_000001710b6f9840, C4<1>, C4<1>;
v000001710b4984d0_0 .net "x", 0 0, L_000001710b6f8e40;  alias, 1 drivers
v000001710b498570_0 .net "y", 0 0, L_000001710b6f9840;  alias, 1 drivers
v000001710b499d30_0 .net "z", 0 0, L_000001710b78ec70;  alias, 1 drivers
S_000001710b4b3330 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4b2b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78ece0 .functor AND 1, L_000001710b78f6f0, L_000001710b6f92a0, C4<1>, C4<1>;
v000001710b499010_0 .net "x", 0 0, L_000001710b78f6f0;  alias, 1 drivers
v000001710b4998d0_0 .net "y", 0 0, L_000001710b6f92a0;  alias, 1 drivers
v000001710b498610_0 .net "z", 0 0, L_000001710b78ece0;  alias, 1 drivers
S_000001710b4b4140 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4b2b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78f920 .functor OR 1, L_000001710b78ec70, L_000001710b78ece0, C4<0>, C4<0>;
v000001710b4986b0_0 .net "x", 0 0, L_000001710b78ec70;  alias, 1 drivers
v000001710b499dd0_0 .net "y", 0 0, L_000001710b78ece0;  alias, 1 drivers
v000001710b499e70_0 .net "z", 0 0, L_000001710b78f920;  alias, 1 drivers
S_000001710b4b42d0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4b2b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78f6f0 .functor XOR 1, L_000001710b6f8e40, L_000001710b6f9840, C4<0>, C4<0>;
v000001710b499970_0 .net "x", 0 0, L_000001710b6f8e40;  alias, 1 drivers
v000001710b498bb0_0 .net "y", 0 0, L_000001710b6f9840;  alias, 1 drivers
v000001710b4987f0_0 .net "z", 0 0, L_000001710b78f6f0;  alias, 1 drivers
S_000001710b4b13f0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4b2b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78f8b0 .functor XOR 1, L_000001710b78f6f0, L_000001710b6f92a0, C4<0>, C4<0>;
v000001710b498ed0_0 .net "x", 0 0, L_000001710b78f6f0;  alias, 1 drivers
v000001710b498890_0 .net "y", 0 0, L_000001710b6f92a0;  alias, 1 drivers
v000001710b499330_0 .net "z", 0 0, L_000001710b78f8b0;  alias, 1 drivers
S_000001710b4b29d0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4b3fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78eb90 .functor XOR 1, L_000001710b689520, L_000001710b6fa560, C4<0>, C4<0>;
v000001710b49a4b0_0 .net "x", 0 0, L_000001710b689520;  1 drivers
v000001710b49cc10_0 .net "y", 0 0, L_000001710b6fa560;  1 drivers
v000001710b49c350_0 .net "z", 0 0, L_000001710b78eb90;  1 drivers
S_000001710b4b4460 .scope generate, "genblk1[3]" "genblk1[3]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b352da0 .param/l "i" 0 10 21, +C4<011>;
S_000001710b4b6d00 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4b4460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b49b1d0_0 .net "and0", 0 0, L_000001710b78fbc0;  1 drivers
v000001710b49d070_0 .net "and1", 0 0, L_000001710b78ffb0;  1 drivers
v000001710b49aeb0_0 .net "c", 0 0, L_000001710b6fa060;  1 drivers
v000001710b49af50_0 .net "cout", 0 0, L_000001710b78fe60;  1 drivers
v000001710b49cfd0_0 .net "x", 0 0, L_000001710b6fa380;  1 drivers
v000001710b49b090_0 .net "xor0", 0 0, L_000001710b78ed50;  1 drivers
v000001710b49b6d0_0 .net "y", 0 0, L_000001710b6f9340;  1 drivers
v000001710b49ab90_0 .net "z", 0 0, L_000001710b78fae0;  1 drivers
S_000001710b4b45f0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4b6d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78fbc0 .functor AND 1, L_000001710b6fa380, L_000001710b6f9340, C4<1>, C4<1>;
v000001710b49c850_0 .net "x", 0 0, L_000001710b6fa380;  alias, 1 drivers
v000001710b49aff0_0 .net "y", 0 0, L_000001710b6f9340;  alias, 1 drivers
v000001710b49c0d0_0 .net "z", 0 0, L_000001710b78fbc0;  alias, 1 drivers
S_000001710b4b6080 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4b6d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78ffb0 .functor AND 1, L_000001710b78ed50, L_000001710b6fa060, C4<1>, C4<1>;
v000001710b49be50_0 .net "x", 0 0, L_000001710b78ed50;  alias, 1 drivers
v000001710b49b630_0 .net "y", 0 0, L_000001710b6fa060;  alias, 1 drivers
v000001710b49cb70_0 .net "z", 0 0, L_000001710b78ffb0;  alias, 1 drivers
S_000001710b4b2e80 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4b6d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78fe60 .functor OR 1, L_000001710b78fbc0, L_000001710b78ffb0, C4<0>, C4<0>;
v000001710b49c170_0 .net "x", 0 0, L_000001710b78fbc0;  alias, 1 drivers
v000001710b49bef0_0 .net "y", 0 0, L_000001710b78ffb0;  alias, 1 drivers
v000001710b49ae10_0 .net "z", 0 0, L_000001710b78fe60;  alias, 1 drivers
S_000001710b4b5590 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4b6d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78ed50 .functor XOR 1, L_000001710b6fa380, L_000001710b6f9340, C4<0>, C4<0>;
v000001710b49aa50_0 .net "x", 0 0, L_000001710b6fa380;  alias, 1 drivers
v000001710b49c3f0_0 .net "y", 0 0, L_000001710b6f9340;  alias, 1 drivers
v000001710b49b950_0 .net "z", 0 0, L_000001710b78ed50;  alias, 1 drivers
S_000001710b4b5720 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4b6d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78fae0 .functor XOR 1, L_000001710b78ed50, L_000001710b6fa060, C4<0>, C4<0>;
v000001710b49c490_0 .net "x", 0 0, L_000001710b78ed50;  alias, 1 drivers
v000001710b49aaf0_0 .net "y", 0 0, L_000001710b6fa060;  alias, 1 drivers
v000001710b49c8f0_0 .net "z", 0 0, L_000001710b78fae0;  alias, 1 drivers
S_000001710b4b58b0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4b4460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78f990 .functor XOR 1, L_000001710b689568, L_000001710b6f9160, C4<0>, C4<0>;
v000001710b49ac30_0 .net "x", 0 0, L_000001710b689568;  1 drivers
v000001710b49a910_0 .net "y", 0 0, L_000001710b6f9160;  1 drivers
v000001710b49cd50_0 .net "z", 0 0, L_000001710b78f990;  1 drivers
S_000001710b4b5a40 .scope generate, "genblk1[4]" "genblk1[4]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b3530a0 .param/l "i" 0 10 21, +C4<0100>;
S_000001710b4b5d60 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4b5a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b49b9f0_0 .net "and0", 0 0, L_000001710b78ff40;  1 drivers
v000001710b49bbd0_0 .net "and1", 0 0, L_000001710b790090;  1 drivers
v000001710b49b3b0_0 .net "c", 0 0, L_000001710b6f9ca0;  1 drivers
v000001710b49bd10_0 .net "cout", 0 0, L_000001710b790100;  1 drivers
v000001710b49cdf0_0 .net "x", 0 0, L_000001710b6f93e0;  1 drivers
v000001710b49b450_0 .net "xor0", 0 0, L_000001710b78fd10;  1 drivers
v000001710b49c5d0_0 .net "y", 0 0, L_000001710b6f9480;  1 drivers
v000001710b49ce90_0 .net "z", 0 0, L_000001710b78fed0;  1 drivers
S_000001710b4b1260 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4b5d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78ff40 .functor AND 1, L_000001710b6f93e0, L_000001710b6f9480, C4<1>, C4<1>;
v000001710b49c710_0 .net "x", 0 0, L_000001710b6f93e0;  alias, 1 drivers
v000001710b49b270_0 .net "y", 0 0, L_000001710b6f9480;  alias, 1 drivers
v000001710b49acd0_0 .net "z", 0 0, L_000001710b78ff40;  alias, 1 drivers
S_000001710b4b6210 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4b5d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790090 .functor AND 1, L_000001710b78fd10, L_000001710b6f9ca0, C4<1>, C4<1>;
v000001710b49ca30_0 .net "x", 0 0, L_000001710b78fd10;  alias, 1 drivers
v000001710b49b130_0 .net "y", 0 0, L_000001710b6f9ca0;  alias, 1 drivers
v000001710b49bb30_0 .net "z", 0 0, L_000001710b790090;  alias, 1 drivers
S_000001710b4b34c0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4b5d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790100 .functor OR 1, L_000001710b78ff40, L_000001710b790090, C4<0>, C4<0>;
v000001710b49cad0_0 .net "x", 0 0, L_000001710b78ff40;  alias, 1 drivers
v000001710b49ad70_0 .net "y", 0 0, L_000001710b790090;  alias, 1 drivers
v000001710b49b310_0 .net "z", 0 0, L_000001710b790100;  alias, 1 drivers
S_000001710b4b63a0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4b5d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78fd10 .functor XOR 1, L_000001710b6f93e0, L_000001710b6f9480, C4<0>, C4<0>;
v000001710b49bf90_0 .net "x", 0 0, L_000001710b6f93e0;  alias, 1 drivers
v000001710b49c530_0 .net "y", 0 0, L_000001710b6f9480;  alias, 1 drivers
v000001710b49b4f0_0 .net "z", 0 0, L_000001710b78fd10;  alias, 1 drivers
S_000001710b4b6850 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4b5d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78fed0 .functor XOR 1, L_000001710b78fd10, L_000001710b6f9ca0, C4<0>, C4<0>;
v000001710b49a9b0_0 .net "x", 0 0, L_000001710b78fd10;  alias, 1 drivers
v000001710b49b810_0 .net "y", 0 0, L_000001710b6f9ca0;  alias, 1 drivers
v000001710b49ccb0_0 .net "z", 0 0, L_000001710b78fed0;  alias, 1 drivers
S_000001710b4b1d50 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4b5a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6895b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78edc0 .functor XOR 1, L_000001710b6895b0, L_000001710b6fb280, C4<0>, C4<0>;
v000001710b49b590_0 .net "x", 0 0, L_000001710b6895b0;  1 drivers
v000001710b49c7b0_0 .net "y", 0 0, L_000001710b6fb280;  1 drivers
v000001710b49c210_0 .net "z", 0 0, L_000001710b78edc0;  1 drivers
S_000001710b4b6530 .scope generate, "genblk1[5]" "genblk1[5]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b3537a0 .param/l "i" 0 10 21, +C4<0101>;
S_000001710b4b3010 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4b6530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b49e1f0_0 .net "and0", 0 0, L_000001710b791670;  1 drivers
v000001710b49e830_0 .net "and1", 0 0, L_000001710b7909c0;  1 drivers
v000001710b49f370_0 .net "c", 0 0, L_000001710b6f9c00;  1 drivers
v000001710b49f2d0_0 .net "cout", 0 0, L_000001710b791a60;  1 drivers
v000001710b49e5b0_0 .net "x", 0 0, L_000001710b6f97a0;  1 drivers
v000001710b49db10_0 .net "xor0", 0 0, L_000001710b790250;  1 drivers
v000001710b49f550_0 .net "y", 0 0, L_000001710b6f8da0;  1 drivers
v000001710b49d2f0_0 .net "z", 0 0, L_000001710b7902c0;  1 drivers
S_000001710b4b6b70 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4b3010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791670 .functor AND 1, L_000001710b6f97a0, L_000001710b6f8da0, C4<1>, C4<1>;
v000001710b49bc70_0 .net "x", 0 0, L_000001710b6f97a0;  alias, 1 drivers
v000001710b49b770_0 .net "y", 0 0, L_000001710b6f8da0;  alias, 1 drivers
v000001710b49c670_0 .net "z", 0 0, L_000001710b791670;  alias, 1 drivers
S_000001710b4b1710 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4b3010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7909c0 .functor AND 1, L_000001710b790250, L_000001710b6f9c00, C4<1>, C4<1>;
v000001710b49b8b0_0 .net "x", 0 0, L_000001710b790250;  alias, 1 drivers
v000001710b49cf30_0 .net "y", 0 0, L_000001710b6f9c00;  alias, 1 drivers
v000001710b49c990_0 .net "z", 0 0, L_000001710b7909c0;  alias, 1 drivers
S_000001710b4b6e90 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4b3010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791a60 .functor OR 1, L_000001710b791670, L_000001710b7909c0, C4<0>, C4<0>;
v000001710b49ba90_0 .net "x", 0 0, L_000001710b791670;  alias, 1 drivers
v000001710b49bdb0_0 .net "y", 0 0, L_000001710b7909c0;  alias, 1 drivers
v000001710b49c030_0 .net "z", 0 0, L_000001710b791a60;  alias, 1 drivers
S_000001710b4b3650 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4b3010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790250 .functor XOR 1, L_000001710b6f97a0, L_000001710b6f8da0, C4<0>, C4<0>;
v000001710b49c2b0_0 .net "x", 0 0, L_000001710b6f97a0;  alias, 1 drivers
v000001710b49e970_0 .net "y", 0 0, L_000001710b6f8da0;  alias, 1 drivers
v000001710b49de30_0 .net "z", 0 0, L_000001710b790250;  alias, 1 drivers
S_000001710b4b71b0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4b3010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7902c0 .functor XOR 1, L_000001710b790250, L_000001710b6f9c00, C4<0>, C4<0>;
v000001710b49e790_0 .net "x", 0 0, L_000001710b790250;  alias, 1 drivers
v000001710b49d430_0 .net "y", 0 0, L_000001710b6f9c00;  alias, 1 drivers
v000001710b49f870_0 .net "z", 0 0, L_000001710b7902c0;  alias, 1 drivers
S_000001710b4b7020 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4b6530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6895f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78fd80 .functor XOR 1, L_000001710b6895f8, L_000001710b6f9660, C4<0>, C4<0>;
v000001710b49d7f0_0 .net "x", 0 0, L_000001710b6895f8;  1 drivers
v000001710b49e330_0 .net "y", 0 0, L_000001710b6f9660;  1 drivers
v000001710b49d930_0 .net "z", 0 0, L_000001710b78fd80;  1 drivers
S_000001710b4b74d0 .scope generate, "genblk1[6]" "genblk1[6]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b353620 .param/l "i" 0 10 21, +C4<0110>;
S_000001710b4b7ca0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4b74d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b49d890_0 .net "and0", 0 0, L_000001710b791590;  1 drivers
v000001710b49df70_0 .net "and1", 0 0, L_000001710b790950;  1 drivers
v000001710b49e8d0_0 .net "c", 0 0, L_000001710b6fa880;  1 drivers
v000001710b49e6f0_0 .net "cout", 0 0, L_000001710b790d40;  1 drivers
v000001710b49e150_0 .net "x", 0 0, L_000001710b6f9de0;  1 drivers
v000001710b49f5f0_0 .net "xor0", 0 0, L_000001710b790f70;  1 drivers
v000001710b49e010_0 .net "y", 0 0, L_000001710b6fa100;  1 drivers
v000001710b49f690_0 .net "z", 0 0, L_000001710b7916e0;  1 drivers
S_000001710b4b8470 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4b7ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791590 .functor AND 1, L_000001710b6f9de0, L_000001710b6fa100, C4<1>, C4<1>;
v000001710b49e0b0_0 .net "x", 0 0, L_000001710b6f9de0;  alias, 1 drivers
v000001710b49d570_0 .net "y", 0 0, L_000001710b6fa100;  alias, 1 drivers
v000001710b49d110_0 .net "z", 0 0, L_000001710b791590;  alias, 1 drivers
S_000001710b4b7e30 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4b7ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790950 .functor AND 1, L_000001710b790f70, L_000001710b6fa880, C4<1>, C4<1>;
v000001710b49d9d0_0 .net "x", 0 0, L_000001710b790f70;  alias, 1 drivers
v000001710b49d1b0_0 .net "y", 0 0, L_000001710b6fa880;  alias, 1 drivers
v000001710b49eab0_0 .net "z", 0 0, L_000001710b790950;  alias, 1 drivers
S_000001710b4b7980 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4b7ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790d40 .functor OR 1, L_000001710b791590, L_000001710b790950, C4<0>, C4<0>;
v000001710b49e3d0_0 .net "x", 0 0, L_000001710b791590;  alias, 1 drivers
v000001710b49f7d0_0 .net "y", 0 0, L_000001710b790950;  alias, 1 drivers
v000001710b49e510_0 .net "z", 0 0, L_000001710b790d40;  alias, 1 drivers
S_000001710b4b82e0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4b7ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790f70 .functor XOR 1, L_000001710b6f9de0, L_000001710b6fa100, C4<0>, C4<0>;
v000001710b49ef10_0 .net "x", 0 0, L_000001710b6f9de0;  alias, 1 drivers
v000001710b49f410_0 .net "y", 0 0, L_000001710b6fa100;  alias, 1 drivers
v000001710b49d250_0 .net "z", 0 0, L_000001710b790f70;  alias, 1 drivers
S_000001710b4b8920 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4b7ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7916e0 .functor XOR 1, L_000001710b790f70, L_000001710b6fa880, C4<0>, C4<0>;
v000001710b49ea10_0 .net "x", 0 0, L_000001710b790f70;  alias, 1 drivers
v000001710b49f230_0 .net "y", 0 0, L_000001710b6fa880;  alias, 1 drivers
v000001710b49e650_0 .net "z", 0 0, L_000001710b7916e0;  alias, 1 drivers
S_000001710b4b7b10 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4b74d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b791fa0 .functor XOR 1, L_000001710b689640, L_000001710b6fa740, C4<0>, C4<0>;
v000001710b49d750_0 .net "x", 0 0, L_000001710b689640;  1 drivers
v000001710b49e290_0 .net "y", 0 0, L_000001710b6fa740;  1 drivers
v000001710b49e470_0 .net "z", 0 0, L_000001710b791fa0;  1 drivers
S_000001710b4b8150 .scope generate, "genblk1[7]" "genblk1[7]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b353660 .param/l "i" 0 10 21, +C4<0111>;
S_000001710b4b77f0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4b8150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b49ded0_0 .net "and0", 0 0, L_000001710b790a30;  1 drivers
v000001710b49ee70_0 .net "and1", 0 0, L_000001710b790aa0;  1 drivers
v000001710b49f730_0 .net "c", 0 0, L_000001710b6f8f80;  1 drivers
v000001710b49efb0_0 .net "cout", 0 0, L_000001710b791ec0;  1 drivers
v000001710b49f050_0 .net "x", 0 0, L_000001710b6f8ee0;  1 drivers
v000001710b49f0f0_0 .net "xor0", 0 0, L_000001710b790720;  1 drivers
v000001710b49f4b0_0 .net "y", 0 0, L_000001710b6fa1a0;  1 drivers
v000001710b49f9b0_0 .net "z", 0 0, L_000001710b791600;  1 drivers
S_000001710b4b8600 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4b77f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790a30 .functor AND 1, L_000001710b6f8ee0, L_000001710b6fa1a0, C4<1>, C4<1>;
v000001710b49d610_0 .net "x", 0 0, L_000001710b6f8ee0;  alias, 1 drivers
v000001710b49da70_0 .net "y", 0 0, L_000001710b6fa1a0;  alias, 1 drivers
v000001710b49eb50_0 .net "z", 0 0, L_000001710b790a30;  alias, 1 drivers
S_000001710b4b8ab0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4b77f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790aa0 .functor AND 1, L_000001710b790720, L_000001710b6f8f80, C4<1>, C4<1>;
v000001710b49dc50_0 .net "x", 0 0, L_000001710b790720;  alias, 1 drivers
v000001710b49ebf0_0 .net "y", 0 0, L_000001710b6f8f80;  alias, 1 drivers
v000001710b49d4d0_0 .net "z", 0 0, L_000001710b790aa0;  alias, 1 drivers
S_000001710b4b8790 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4b77f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791ec0 .functor OR 1, L_000001710b790a30, L_000001710b790aa0, C4<0>, C4<0>;
v000001710b49ec90_0 .net "x", 0 0, L_000001710b790a30;  alias, 1 drivers
v000001710b49dbb0_0 .net "y", 0 0, L_000001710b790aa0;  alias, 1 drivers
v000001710b49d6b0_0 .net "z", 0 0, L_000001710b791ec0;  alias, 1 drivers
S_000001710b4b8dd0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4b77f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790720 .functor XOR 1, L_000001710b6f8ee0, L_000001710b6fa1a0, C4<0>, C4<0>;
v000001710b49dcf0_0 .net "x", 0 0, L_000001710b6f8ee0;  alias, 1 drivers
v000001710b49d390_0 .net "y", 0 0, L_000001710b6fa1a0;  alias, 1 drivers
v000001710b49dd90_0 .net "z", 0 0, L_000001710b790720;  alias, 1 drivers
S_000001710b4b7fc0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4b77f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791600 .functor XOR 1, L_000001710b790720, L_000001710b6f8f80, C4<0>, C4<0>;
v000001710b49f190_0 .net "x", 0 0, L_000001710b790720;  alias, 1 drivers
v000001710b49ed30_0 .net "y", 0 0, L_000001710b6f8f80;  alias, 1 drivers
v000001710b49edd0_0 .net "z", 0 0, L_000001710b791600;  alias, 1 drivers
S_000001710b4b8c40 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4b8150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b790790 .functor XOR 1, L_000001710b689688, L_000001710b6f9e80, C4<0>, C4<0>;
v000001710b4a0ef0_0 .net "x", 0 0, L_000001710b689688;  1 drivers
v000001710b4a04f0_0 .net "y", 0 0, L_000001710b6f9e80;  1 drivers
v000001710b4a0590_0 .net "z", 0 0, L_000001710b790790;  1 drivers
S_000001710b4b7660 .scope generate, "genblk1[8]" "genblk1[8]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b3531e0 .param/l "i" 0 10 21, +C4<01000>;
S_000001710b4bf030 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4b7660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4a0a90_0 .net "and0", 0 0, L_000001710b790c60;  1 drivers
v000001710b49fd70_0 .net "and1", 0 0, L_000001710b791f30;  1 drivers
v000001710b49faf0_0 .net "c", 0 0, L_000001710b6fa420;  1 drivers
v000001710b49fe10_0 .net "cout", 0 0, L_000001710b790b10;  1 drivers
v000001710b4a1fd0_0 .net "x", 0 0, L_000001710b6fa240;  1 drivers
v000001710b4a1df0_0 .net "xor0", 0 0, L_000001710b791750;  1 drivers
v000001710b4a0810_0 .net "y", 0 0, L_000001710b6f98e0;  1 drivers
v000001710b4a1c10_0 .net "z", 0 0, L_000001710b7917c0;  1 drivers
S_000001710b4bdbe0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4bf030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790c60 .functor AND 1, L_000001710b6fa240, L_000001710b6f98e0, C4<1>, C4<1>;
v000001710b4a0b30_0 .net "x", 0 0, L_000001710b6fa240;  alias, 1 drivers
v000001710b4a0630_0 .net "y", 0 0, L_000001710b6f98e0;  alias, 1 drivers
v000001710b4a1b70_0 .net "z", 0 0, L_000001710b790c60;  alias, 1 drivers
S_000001710b4ba9e0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4bf030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791f30 .functor AND 1, L_000001710b791750, L_000001710b6fa420, C4<1>, C4<1>;
v000001710b4a0bd0_0 .net "x", 0 0, L_000001710b791750;  alias, 1 drivers
v000001710b4a12b0_0 .net "y", 0 0, L_000001710b6fa420;  alias, 1 drivers
v000001710b4a06d0_0 .net "z", 0 0, L_000001710b791f30;  alias, 1 drivers
S_000001710b4bf1c0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4bf030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790b10 .functor OR 1, L_000001710b790c60, L_000001710b791f30, C4<0>, C4<0>;
v000001710b49fa50_0 .net "x", 0 0, L_000001710b790c60;  alias, 1 drivers
v000001710b4a0770_0 .net "y", 0 0, L_000001710b791f30;  alias, 1 drivers
v000001710b4a1f30_0 .net "z", 0 0, L_000001710b790b10;  alias, 1 drivers
S_000001710b4b9400 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4bf030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791750 .functor XOR 1, L_000001710b6fa240, L_000001710b6f98e0, C4<0>, C4<0>;
v000001710b4a1a30_0 .net "x", 0 0, L_000001710b6fa240;  alias, 1 drivers
v000001710b49fff0_0 .net "y", 0 0, L_000001710b6f98e0;  alias, 1 drivers
v000001710b4a0c70_0 .net "z", 0 0, L_000001710b791750;  alias, 1 drivers
S_000001710b4bb340 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4bf030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7917c0 .functor XOR 1, L_000001710b791750, L_000001710b6fa420, C4<0>, C4<0>;
v000001710b4a1ad0_0 .net "x", 0 0, L_000001710b791750;  alias, 1 drivers
v000001710b49fcd0_0 .net "y", 0 0, L_000001710b6fa420;  alias, 1 drivers
v000001710b4a0090_0 .net "z", 0 0, L_000001710b7917c0;  alias, 1 drivers
S_000001710b4bb660 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4b7660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6896d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b790560 .functor XOR 1, L_000001710b6896d0, L_000001710b6fa4c0, C4<0>, C4<0>;
v000001710b49feb0_0 .net "x", 0 0, L_000001710b6896d0;  1 drivers
v000001710b4a0130_0 .net "y", 0 0, L_000001710b6fa4c0;  1 drivers
v000001710b4a1cb0_0 .net "z", 0 0, L_000001710b790560;  1 drivers
S_000001710b4b9bd0 .scope generate, "genblk1[9]" "genblk1[9]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b354020 .param/l "i" 0 10 21, +C4<01001>;
S_000001710b4bbfc0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4b9bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4a1350_0 .net "and0", 0 0, L_000001710b790db0;  1 drivers
v000001710b4a10d0_0 .net "and1", 0 0, L_000001710b7910c0;  1 drivers
v000001710b4a03b0_0 .net "c", 0 0, L_000001710b6fac40;  1 drivers
v000001710b49ff50_0 .net "cout", 0 0, L_000001710b791bb0;  1 drivers
v000001710b4a0450_0 .net "x", 0 0, L_000001710b6fa9c0;  1 drivers
v000001710b4a1710_0 .net "xor0", 0 0, L_000001710b790480;  1 drivers
v000001710b4a0310_0 .net "y", 0 0, L_000001710b6faa60;  1 drivers
v000001710b4a1170_0 .net "z", 0 0, L_000001710b7904f0;  1 drivers
S_000001710b4bdf00 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4bbfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790db0 .functor AND 1, L_000001710b6fa9c0, L_000001710b6faa60, C4<1>, C4<1>;
v000001710b49fb90_0 .net "x", 0 0, L_000001710b6fa9c0;  alias, 1 drivers
v000001710b4a01d0_0 .net "y", 0 0, L_000001710b6faa60;  alias, 1 drivers
v000001710b4a0270_0 .net "z", 0 0, L_000001710b790db0;  alias, 1 drivers
S_000001710b4bc600 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4bbfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7910c0 .functor AND 1, L_000001710b790480, L_000001710b6fac40, C4<1>, C4<1>;
v000001710b4a0db0_0 .net "x", 0 0, L_000001710b790480;  alias, 1 drivers
v000001710b4a08b0_0 .net "y", 0 0, L_000001710b6fac40;  alias, 1 drivers
v000001710b4a0950_0 .net "z", 0 0, L_000001710b7910c0;  alias, 1 drivers
S_000001710b4bcc40 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4bbfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791bb0 .functor OR 1, L_000001710b790db0, L_000001710b7910c0, C4<0>, C4<0>;
v000001710b4a09f0_0 .net "x", 0 0, L_000001710b790db0;  alias, 1 drivers
v000001710b4a2070_0 .net "y", 0 0, L_000001710b7910c0;  alias, 1 drivers
v000001710b49f910_0 .net "z", 0 0, L_000001710b791bb0;  alias, 1 drivers
S_000001710b4b9d60 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4bbfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790480 .functor XOR 1, L_000001710b6fa9c0, L_000001710b6faa60, C4<0>, C4<0>;
v000001710b49fc30_0 .net "x", 0 0, L_000001710b6fa9c0;  alias, 1 drivers
v000001710b4a0d10_0 .net "y", 0 0, L_000001710b6faa60;  alias, 1 drivers
v000001710b4a0e50_0 .net "z", 0 0, L_000001710b790480;  alias, 1 drivers
S_000001710b4bb1b0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4bbfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7904f0 .functor XOR 1, L_000001710b790480, L_000001710b6fac40, C4<0>, C4<0>;
v000001710b4a0f90_0 .net "x", 0 0, L_000001710b790480;  alias, 1 drivers
v000001710b4a1030_0 .net "y", 0 0, L_000001710b6fac40;  alias, 1 drivers
v000001710b4a1d50_0 .net "z", 0 0, L_000001710b7904f0;  alias, 1 drivers
S_000001710b4be220 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4b9bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b790410 .functor XOR 1, L_000001710b689718, L_000001710b6fa920, C4<0>, C4<0>;
v000001710b4a1210_0 .net "x", 0 0, L_000001710b689718;  1 drivers
v000001710b4a13f0_0 .net "y", 0 0, L_000001710b6fa920;  1 drivers
v000001710b4a1e90_0 .net "z", 0 0, L_000001710b790410;  1 drivers
S_000001710b4bc150 .scope generate, "genblk1[10]" "genblk1[10]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b353720 .param/l "i" 0 10 21, +C4<01010>;
S_000001710b4be540 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4bc150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4a47d0_0 .net "and0", 0 0, L_000001710b7905d0;  1 drivers
v000001710b4a2a70_0 .net "and1", 0 0, L_000001710b791280;  1 drivers
v000001710b4a2b10_0 .net "c", 0 0, L_000001710b6faec0;  1 drivers
v000001710b4a2bb0_0 .net "cout", 0 0, L_000001710b791130;  1 drivers
v000001710b4a38d0_0 .net "x", 0 0, L_000001710b6fad80;  1 drivers
v000001710b4a36f0_0 .net "xor0", 0 0, L_000001710b791210;  1 drivers
v000001710b4a3330_0 .net "y", 0 0, L_000001710b6fae20;  1 drivers
v000001710b4a2610_0 .net "z", 0 0, L_000001710b790b80;  1 drivers
S_000001710b4bab70 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4be540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7905d0 .functor AND 1, L_000001710b6fad80, L_000001710b6fae20, C4<1>, C4<1>;
v000001710b4a1490_0 .net "x", 0 0, L_000001710b6fad80;  alias, 1 drivers
v000001710b4a1530_0 .net "y", 0 0, L_000001710b6fae20;  alias, 1 drivers
v000001710b4a15d0_0 .net "z", 0 0, L_000001710b7905d0;  alias, 1 drivers
S_000001710b4bae90 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4be540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791280 .functor AND 1, L_000001710b791210, L_000001710b6faec0, C4<1>, C4<1>;
v000001710b4a1670_0 .net "x", 0 0, L_000001710b791210;  alias, 1 drivers
v000001710b4a17b0_0 .net "y", 0 0, L_000001710b6faec0;  alias, 1 drivers
v000001710b4a1850_0 .net "z", 0 0, L_000001710b791280;  alias, 1 drivers
S_000001710b4be860 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4be540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791130 .functor OR 1, L_000001710b7905d0, L_000001710b791280, C4<0>, C4<0>;
v000001710b4a18f0_0 .net "x", 0 0, L_000001710b7905d0;  alias, 1 drivers
v000001710b4a1990_0 .net "y", 0 0, L_000001710b791280;  alias, 1 drivers
v000001710b4a2cf0_0 .net "z", 0 0, L_000001710b791130;  alias, 1 drivers
S_000001710b4bed10 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4be540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791210 .functor XOR 1, L_000001710b6fad80, L_000001710b6fae20, C4<0>, C4<0>;
v000001710b4a3c90_0 .net "x", 0 0, L_000001710b6fad80;  alias, 1 drivers
v000001710b4a3510_0 .net "y", 0 0, L_000001710b6fae20;  alias, 1 drivers
v000001710b4a4050_0 .net "z", 0 0, L_000001710b791210;  alias, 1 drivers
S_000001710b4ba210 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4be540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790b80 .functor XOR 1, L_000001710b791210, L_000001710b6faec0, C4<0>, C4<0>;
v000001710b4a3f10_0 .net "x", 0 0, L_000001710b791210;  alias, 1 drivers
v000001710b4a3970_0 .net "y", 0 0, L_000001710b6faec0;  alias, 1 drivers
v000001710b4a3650_0 .net "z", 0 0, L_000001710b790b80;  alias, 1 drivers
S_000001710b4bcf60 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4bc150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b790800 .functor XOR 1, L_000001710b689760, L_000001710b6face0, C4<0>, C4<0>;
v000001710b4a27f0_0 .net "x", 0 0, L_000001710b689760;  1 drivers
v000001710b4a2930_0 .net "y", 0 0, L_000001710b6face0;  1 drivers
v000001710b4a4690_0 .net "z", 0 0, L_000001710b790800;  1 drivers
S_000001710b4b9270 .scope generate, "genblk1[11]" "genblk1[11]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b353be0 .param/l "i" 0 10 21, +C4<01011>;
S_000001710b4ba530 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4b9270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4a3010_0 .net "and0", 0 0, L_000001710b7911a0;  1 drivers
v000001710b4a3ab0_0 .net "and1", 0 0, L_000001710b791c20;  1 drivers
v000001710b4a40f0_0 .net "c", 0 0, L_000001710b6fd940;  1 drivers
v000001710b4a3830_0 .net "cout", 0 0, L_000001710b791050;  1 drivers
v000001710b4a3b50_0 .net "x", 0 0, L_000001710b6fb0a0;  1 drivers
v000001710b4a30b0_0 .net "xor0", 0 0, L_000001710b791980;  1 drivers
v000001710b4a2570_0 .net "y", 0 0, L_000001710b6fb000;  1 drivers
v000001710b4a2750_0 .net "z", 0 0, L_000001710b7914b0;  1 drivers
S_000001710b4b9ef0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4ba530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7911a0 .functor AND 1, L_000001710b6fb0a0, L_000001710b6fb000, C4<1>, C4<1>;
v000001710b4a3790_0 .net "x", 0 0, L_000001710b6fb0a0;  alias, 1 drivers
v000001710b4a2d90_0 .net "y", 0 0, L_000001710b6fb000;  alias, 1 drivers
v000001710b4a4190_0 .net "z", 0 0, L_000001710b7911a0;  alias, 1 drivers
S_000001710b4bf350 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4ba530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791c20 .functor AND 1, L_000001710b791980, L_000001710b6fd940, C4<1>, C4<1>;
v000001710b4a4370_0 .net "x", 0 0, L_000001710b791980;  alias, 1 drivers
v000001710b4a3a10_0 .net "y", 0 0, L_000001710b6fd940;  alias, 1 drivers
v000001710b4a2e30_0 .net "z", 0 0, L_000001710b791c20;  alias, 1 drivers
S_000001710b4bc470 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4ba530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791050 .functor OR 1, L_000001710b7911a0, L_000001710b791c20, C4<0>, C4<0>;
v000001710b4a2ed0_0 .net "x", 0 0, L_000001710b7911a0;  alias, 1 drivers
v000001710b4a2c50_0 .net "y", 0 0, L_000001710b791c20;  alias, 1 drivers
v000001710b4a2110_0 .net "z", 0 0, L_000001710b791050;  alias, 1 drivers
S_000001710b4bd730 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4ba530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791980 .functor XOR 1, L_000001710b6fb0a0, L_000001710b6fb000, C4<0>, C4<0>;
v000001710b4a2390_0 .net "x", 0 0, L_000001710b6fb0a0;  alias, 1 drivers
v000001710b4a31f0_0 .net "y", 0 0, L_000001710b6fb000;  alias, 1 drivers
v000001710b4a26b0_0 .net "z", 0 0, L_000001710b791980;  alias, 1 drivers
S_000001710b4b9590 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4ba530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7914b0 .functor XOR 1, L_000001710b791980, L_000001710b6fd940, C4<0>, C4<0>;
v000001710b4a33d0_0 .net "x", 0 0, L_000001710b791980;  alias, 1 drivers
v000001710b4a29d0_0 .net "y", 0 0, L_000001710b6fd940;  alias, 1 drivers
v000001710b4a2f70_0 .net "z", 0 0, L_000001710b7914b0;  alias, 1 drivers
S_000001710b4b98b0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4b9270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6897a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b791360 .functor XOR 1, L_000001710b6897a8, L_000001710b6faf60, C4<0>, C4<0>;
v000001710b4a4730_0 .net "x", 0 0, L_000001710b6897a8;  1 drivers
v000001710b4a4870_0 .net "y", 0 0, L_000001710b6faf60;  1 drivers
v000001710b4a4230_0 .net "z", 0 0, L_000001710b791360;  1 drivers
S_000001710b4bd280 .scope generate, "genblk1[12]" "genblk1[12]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b353220 .param/l "i" 0 10 21, +C4<01100>;
S_000001710b4bc2e0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4bd280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4a21b0_0 .net "and0", 0 0, L_000001710b790bf0;  1 drivers
v000001710b4a2250_0 .net "and1", 0 0, L_000001710b791de0;  1 drivers
v000001710b4a22f0_0 .net "c", 0 0, L_000001710b6fb960;  1 drivers
v000001710b4a24d0_0 .net "cout", 0 0, L_000001710b7908e0;  1 drivers
v000001710b4a2890_0 .net "x", 0 0, L_000001710b6fbf00;  1 drivers
v000001710b4a4e10_0 .net "xor0", 0 0, L_000001710b790640;  1 drivers
v000001710b4a54f0_0 .net "y", 0 0, L_000001710b6fda80;  1 drivers
v000001710b4a4f50_0 .net "z", 0 0, L_000001710b7906b0;  1 drivers
S_000001710b4ba080 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4bc2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790bf0 .functor AND 1, L_000001710b6fbf00, L_000001710b6fda80, C4<1>, C4<1>;
v000001710b4a3150_0 .net "x", 0 0, L_000001710b6fbf00;  alias, 1 drivers
v000001710b4a3470_0 .net "y", 0 0, L_000001710b6fda80;  alias, 1 drivers
v000001710b4a3290_0 .net "z", 0 0, L_000001710b790bf0;  alias, 1 drivers
S_000001710b4b9720 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4bc2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791de0 .functor AND 1, L_000001710b790640, L_000001710b6fb960, C4<1>, C4<1>;
v000001710b4a35b0_0 .net "x", 0 0, L_000001710b790640;  alias, 1 drivers
v000001710b4a42d0_0 .net "y", 0 0, L_000001710b6fb960;  alias, 1 drivers
v000001710b4a2430_0 .net "z", 0 0, L_000001710b791de0;  alias, 1 drivers
S_000001710b4bc790 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4bc2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7908e0 .functor OR 1, L_000001710b790bf0, L_000001710b791de0, C4<0>, C4<0>;
v000001710b4a3bf0_0 .net "x", 0 0, L_000001710b790bf0;  alias, 1 drivers
v000001710b4a3d30_0 .net "y", 0 0, L_000001710b791de0;  alias, 1 drivers
v000001710b4a3dd0_0 .net "z", 0 0, L_000001710b7908e0;  alias, 1 drivers
S_000001710b4bb980 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4bc2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790640 .functor XOR 1, L_000001710b6fbf00, L_000001710b6fda80, C4<0>, C4<0>;
v000001710b4a3e70_0 .net "x", 0 0, L_000001710b6fbf00;  alias, 1 drivers
v000001710b4a3fb0_0 .net "y", 0 0, L_000001710b6fda80;  alias, 1 drivers
v000001710b4a44b0_0 .net "z", 0 0, L_000001710b790640;  alias, 1 drivers
S_000001710b4ba6c0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4bc2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7906b0 .functor XOR 1, L_000001710b790640, L_000001710b6fb960, C4<0>, C4<0>;
v000001710b4a4410_0 .net "x", 0 0, L_000001710b790640;  alias, 1 drivers
v000001710b4a4550_0 .net "y", 0 0, L_000001710b6fb960;  alias, 1 drivers
v000001710b4a45f0_0 .net "z", 0 0, L_000001710b7906b0;  alias, 1 drivers
S_000001710b4b9a40 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4bd280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6897f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b790870 .functor XOR 1, L_000001710b6897f0, L_000001710b6fc2c0, C4<0>, C4<0>;
v000001710b4a6f30_0 .net "x", 0 0, L_000001710b6897f0;  1 drivers
v000001710b4a5590_0 .net "y", 0 0, L_000001710b6fc2c0;  1 drivers
v000001710b4a5630_0 .net "z", 0 0, L_000001710b790870;  1 drivers
S_000001710b4b90e0 .scope generate, "genblk1[13]" "genblk1[13]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b3533e0 .param/l "i" 0 10 21, +C4<01101>;
S_000001710b4ba3a0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4b90e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4a4910_0 .net "and0", 0 0, L_000001710b7912f0;  1 drivers
v000001710b4a5130_0 .net "and1", 0 0, L_000001710b7913d0;  1 drivers
v000001710b4a4d70_0 .net "c", 0 0, L_000001710b6fb320;  1 drivers
v000001710b4a4af0_0 .net "cout", 0 0, L_000001710b791d70;  1 drivers
v000001710b4a49b0_0 .net "x", 0 0, L_000001710b6fb8c0;  1 drivers
v000001710b4a6fd0_0 .net "xor0", 0 0, L_000001710b790e20;  1 drivers
v000001710b4a59f0_0 .net "y", 0 0, L_000001710b6fc720;  1 drivers
v000001710b4a6df0_0 .net "z", 0 0, L_000001710b790e90;  1 drivers
S_000001710b4beb80 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4ba3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7912f0 .functor AND 1, L_000001710b6fb8c0, L_000001710b6fc720, C4<1>, C4<1>;
v000001710b4a56d0_0 .net "x", 0 0, L_000001710b6fb8c0;  alias, 1 drivers
v000001710b4a5090_0 .net "y", 0 0, L_000001710b6fc720;  alias, 1 drivers
v000001710b4a4cd0_0 .net "z", 0 0, L_000001710b7912f0;  alias, 1 drivers
S_000001710b4bcdd0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4ba3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7913d0 .functor AND 1, L_000001710b790e20, L_000001710b6fb320, C4<1>, C4<1>;
v000001710b4a6b70_0 .net "x", 0 0, L_000001710b790e20;  alias, 1 drivers
v000001710b4a6ad0_0 .net "y", 0 0, L_000001710b6fb320;  alias, 1 drivers
v000001710b4a7070_0 .net "z", 0 0, L_000001710b7913d0;  alias, 1 drivers
S_000001710b4bad00 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4ba3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791d70 .functor OR 1, L_000001710b7912f0, L_000001710b7913d0, C4<0>, C4<0>;
v000001710b4a5450_0 .net "x", 0 0, L_000001710b7912f0;  alias, 1 drivers
v000001710b4a6710_0 .net "y", 0 0, L_000001710b7913d0;  alias, 1 drivers
v000001710b4a5270_0 .net "z", 0 0, L_000001710b791d70;  alias, 1 drivers
S_000001710b4be3b0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4ba3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790e20 .functor XOR 1, L_000001710b6fb8c0, L_000001710b6fc720, C4<0>, C4<0>;
v000001710b4a4a50_0 .net "x", 0 0, L_000001710b6fb8c0;  alias, 1 drivers
v000001710b4a5f90_0 .net "y", 0 0, L_000001710b6fc720;  alias, 1 drivers
v000001710b4a5950_0 .net "z", 0 0, L_000001710b790e20;  alias, 1 drivers
S_000001710b4ba850 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4ba3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790e90 .functor XOR 1, L_000001710b790e20, L_000001710b6fb320, C4<0>, C4<0>;
v000001710b4a4ff0_0 .net "x", 0 0, L_000001710b790e20;  alias, 1 drivers
v000001710b4a5ef0_0 .net "y", 0 0, L_000001710b6fb320;  alias, 1 drivers
v000001710b4a6e90_0 .net "z", 0 0, L_000001710b790e90;  alias, 1 drivers
S_000001710b4bb020 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4b90e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b790cd0 .functor XOR 1, L_000001710b689838, L_000001710b6fb640, C4<0>, C4<0>;
v000001710b4a4b90_0 .net "x", 0 0, L_000001710b689838;  1 drivers
v000001710b4a4eb0_0 .net "y", 0 0, L_000001710b6fb640;  1 drivers
v000001710b4a51d0_0 .net "z", 0 0, L_000001710b790cd0;  1 drivers
S_000001710b4bb4d0 .scope generate, "genblk1[14]" "genblk1[14]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b354320 .param/l "i" 0 10 21, +C4<01110>;
S_000001710b4beea0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4bb4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4a6030_0 .net "and0", 0 0, L_000001710b790fe0;  1 drivers
v000001710b4a5e50_0 .net "and1", 0 0, L_000001710b791520;  1 drivers
v000001710b4a60d0_0 .net "c", 0 0, L_000001710b6fcea0;  1 drivers
v000001710b4a6170_0 .net "cout", 0 0, L_000001710b7918a0;  1 drivers
v000001710b4a6c10_0 .net "x", 0 0, L_000001710b6fc360;  1 drivers
v000001710b4a62b0_0 .net "xor0", 0 0, L_000001710b791440;  1 drivers
v000001710b4a6350_0 .net "y", 0 0, L_000001710b6fd9e0;  1 drivers
v000001710b4a63f0_0 .net "z", 0 0, L_000001710b790f00;  1 drivers
S_000001710b4be6d0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4beea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790fe0 .functor AND 1, L_000001710b6fc360, L_000001710b6fd9e0, C4<1>, C4<1>;
v000001710b4a5310_0 .net "x", 0 0, L_000001710b6fc360;  alias, 1 drivers
v000001710b4a4c30_0 .net "y", 0 0, L_000001710b6fd9e0;  alias, 1 drivers
v000001710b4a53b0_0 .net "z", 0 0, L_000001710b790fe0;  alias, 1 drivers
S_000001710b4bc920 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4beea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791520 .functor AND 1, L_000001710b791440, L_000001710b6fcea0, C4<1>, C4<1>;
v000001710b4a6d50_0 .net "x", 0 0, L_000001710b791440;  alias, 1 drivers
v000001710b4a6210_0 .net "y", 0 0, L_000001710b6fcea0;  alias, 1 drivers
v000001710b4a5770_0 .net "z", 0 0, L_000001710b791520;  alias, 1 drivers
S_000001710b4bdd70 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4beea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7918a0 .functor OR 1, L_000001710b790fe0, L_000001710b791520, C4<0>, C4<0>;
v000001710b4a5810_0 .net "x", 0 0, L_000001710b790fe0;  alias, 1 drivers
v000001710b4a5b30_0 .net "y", 0 0, L_000001710b791520;  alias, 1 drivers
v000001710b4a58b0_0 .net "z", 0 0, L_000001710b7918a0;  alias, 1 drivers
S_000001710b4bd0f0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4beea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791440 .functor XOR 1, L_000001710b6fc360, L_000001710b6fd9e0, C4<0>, C4<0>;
v000001710b4a5a90_0 .net "x", 0 0, L_000001710b6fc360;  alias, 1 drivers
v000001710b4a5bd0_0 .net "y", 0 0, L_000001710b6fd9e0;  alias, 1 drivers
v000001710b4a5c70_0 .net "z", 0 0, L_000001710b791440;  alias, 1 drivers
S_000001710b4be9f0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4beea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790f00 .functor XOR 1, L_000001710b791440, L_000001710b6fcea0, C4<0>, C4<0>;
v000001710b4a5d10_0 .net "x", 0 0, L_000001710b791440;  alias, 1 drivers
v000001710b4a5db0_0 .net "y", 0 0, L_000001710b6fcea0;  alias, 1 drivers
v000001710b4a6490_0 .net "z", 0 0, L_000001710b790f00;  alias, 1 drivers
S_000001710b4bd410 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4bb4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689880 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b791830 .functor XOR 1, L_000001710b689880, L_000001710b6fb3c0, C4<0>, C4<0>;
v000001710b4a6cb0_0 .net "x", 0 0, L_000001710b689880;  1 drivers
v000001710b4a6530_0 .net "y", 0 0, L_000001710b6fb3c0;  1 drivers
v000001710b4a67b0_0 .net "z", 0 0, L_000001710b791830;  1 drivers
S_000001710b4bb7f0 .scope generate, "genblk1[15]" "genblk1[15]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b354ee0 .param/l "i" 0 10 21, +C4<01111>;
S_000001710b4be090 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4bb7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4a7390_0 .net "and0", 0 0, L_000001710b791ad0;  1 drivers
v000001710b4a83d0_0 .net "and1", 0 0, L_000001710b791b40;  1 drivers
v000001710b4a81f0_0 .net "c", 0 0, L_000001710b6fb6e0;  1 drivers
v000001710b4a8ab0_0 .net "cout", 0 0, L_000001710b791c90;  1 drivers
v000001710b4a7930_0 .net "x", 0 0, L_000001710b6fc540;  1 drivers
v000001710b4a8650_0 .net "xor0", 0 0, L_000001710b791e50;  1 drivers
v000001710b4a7a70_0 .net "y", 0 0, L_000001710b6fb460;  1 drivers
v000001710b4a8830_0 .net "z", 0 0, L_000001710b7919f0;  1 drivers
S_000001710b4bbb10 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4be090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791ad0 .functor AND 1, L_000001710b6fc540, L_000001710b6fb460, C4<1>, C4<1>;
v000001710b4a65d0_0 .net "x", 0 0, L_000001710b6fc540;  alias, 1 drivers
v000001710b4a6850_0 .net "y", 0 0, L_000001710b6fb460;  alias, 1 drivers
v000001710b4a6670_0 .net "z", 0 0, L_000001710b791ad0;  alias, 1 drivers
S_000001710b4bcab0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4be090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791b40 .functor AND 1, L_000001710b791e50, L_000001710b6fb6e0, C4<1>, C4<1>;
v000001710b4a68f0_0 .net "x", 0 0, L_000001710b791e50;  alias, 1 drivers
v000001710b4a6990_0 .net "y", 0 0, L_000001710b6fb6e0;  alias, 1 drivers
v000001710b4a6a30_0 .net "z", 0 0, L_000001710b791b40;  alias, 1 drivers
S_000001710b4bbca0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4be090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791c90 .functor OR 1, L_000001710b791ad0, L_000001710b791b40, C4<0>, C4<0>;
v000001710b4a8790_0 .net "x", 0 0, L_000001710b791ad0;  alias, 1 drivers
v000001710b4a8150_0 .net "y", 0 0, L_000001710b791b40;  alias, 1 drivers
v000001710b4a7bb0_0 .net "z", 0 0, L_000001710b791c90;  alias, 1 drivers
S_000001710b4bbe30 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4be090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b791e50 .functor XOR 1, L_000001710b6fc540, L_000001710b6fb460, C4<0>, C4<0>;
v000001710b4a7cf0_0 .net "x", 0 0, L_000001710b6fc540;  alias, 1 drivers
v000001710b4a7d90_0 .net "y", 0 0, L_000001710b6fb460;  alias, 1 drivers
v000001710b4a7e30_0 .net "z", 0 0, L_000001710b791e50;  alias, 1 drivers
S_000001710b4bd5a0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4be090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7919f0 .functor XOR 1, L_000001710b791e50, L_000001710b6fb6e0, C4<0>, C4<0>;
v000001710b4a7610_0 .net "x", 0 0, L_000001710b791e50;  alias, 1 drivers
v000001710b4a7750_0 .net "y", 0 0, L_000001710b6fb6e0;  alias, 1 drivers
v000001710b4a8fb0_0 .net "z", 0 0, L_000001710b7919f0;  alias, 1 drivers
S_000001710b4bd8c0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4bb7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6898c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b791910 .functor XOR 1, L_000001710b6898c8, L_000001710b6fc400, C4<0>, C4<0>;
v000001710b4a7ed0_0 .net "x", 0 0, L_000001710b6898c8;  1 drivers
v000001710b4a8290_0 .net "y", 0 0, L_000001710b6fc400;  1 drivers
v000001710b4a8bf0_0 .net "z", 0 0, L_000001710b791910;  1 drivers
S_000001710b4bda50 .scope generate, "genblk1[16]" "genblk1[16]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b354660 .param/l "i" 0 10 21, +C4<010000>;
S_000001710b4c0c50 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4bda50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4a8510_0 .net "and0", 0 0, L_000001710b792080;  1 drivers
v000001710b4a74d0_0 .net "and1", 0 0, L_000001710b792320;  1 drivers
v000001710b4a7c50_0 .net "c", 0 0, L_000001710b6fbc80;  1 drivers
v000001710b4a86f0_0 .net "cout", 0 0, L_000001710b793200;  1 drivers
v000001710b4a8970_0 .net "x", 0 0, L_000001710b6fc5e0;  1 drivers
v000001710b4a71b0_0 .net "xor0", 0 0, L_000001710b792010;  1 drivers
v000001710b4a7570_0 .net "y", 0 0, L_000001710b6fc4a0;  1 drivers
v000001710b4a8a10_0 .net "z", 0 0, L_000001710b792630;  1 drivers
S_000001710b4bf800 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4c0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792080 .functor AND 1, L_000001710b6fc5e0, L_000001710b6fc4a0, C4<1>, C4<1>;
v000001710b4a7890_0 .net "x", 0 0, L_000001710b6fc5e0;  alias, 1 drivers
v000001710b4a72f0_0 .net "y", 0 0, L_000001710b6fc4a0;  alias, 1 drivers
v000001710b4a7f70_0 .net "z", 0 0, L_000001710b792080;  alias, 1 drivers
S_000001710b4bfb20 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4c0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792320 .functor AND 1, L_000001710b792010, L_000001710b6fbc80, C4<1>, C4<1>;
v000001710b4a76b0_0 .net "x", 0 0, L_000001710b792010;  alias, 1 drivers
v000001710b4a8010_0 .net "y", 0 0, L_000001710b6fbc80;  alias, 1 drivers
v000001710b4a77f0_0 .net "z", 0 0, L_000001710b792320;  alias, 1 drivers
S_000001710b4bf4e0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4c0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793200 .functor OR 1, L_000001710b792080, L_000001710b792320, C4<0>, C4<0>;
v000001710b4a7430_0 .net "x", 0 0, L_000001710b792080;  alias, 1 drivers
v000001710b4a85b0_0 .net "y", 0 0, L_000001710b792320;  alias, 1 drivers
v000001710b4a8f10_0 .net "z", 0 0, L_000001710b793200;  alias, 1 drivers
S_000001710b4bf990 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4c0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792010 .functor XOR 1, L_000001710b6fc5e0, L_000001710b6fc4a0, C4<0>, C4<0>;
v000001710b4a79d0_0 .net "x", 0 0, L_000001710b6fc5e0;  alias, 1 drivers
v000001710b4a7b10_0 .net "y", 0 0, L_000001710b6fc4a0;  alias, 1 drivers
v000001710b4a80b0_0 .net "z", 0 0, L_000001710b792010;  alias, 1 drivers
S_000001710b4bfe40 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4c0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792630 .functor XOR 1, L_000001710b792010, L_000001710b6fbc80, C4<0>, C4<0>;
v000001710b4a8330_0 .net "x", 0 0, L_000001710b792010;  alias, 1 drivers
v000001710b4a8470_0 .net "y", 0 0, L_000001710b6fbc80;  alias, 1 drivers
v000001710b4a88d0_0 .net "z", 0 0, L_000001710b792630;  alias, 1 drivers
S_000001710b4c07a0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4bda50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b791d00 .functor XOR 1, L_000001710b689910, L_000001710b6fba00, C4<0>, C4<0>;
v000001710b4a8b50_0 .net "x", 0 0, L_000001710b689910;  1 drivers
v000001710b4a7250_0 .net "y", 0 0, L_000001710b6fba00;  1 drivers
v000001710b4a8c90_0 .net "z", 0 0, L_000001710b791d00;  1 drivers
S_000001710b4bfcb0 .scope generate, "genblk1[17]" "genblk1[17]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b354aa0 .param/l "i" 0 10 21, +C4<010001>;
S_000001710b4bffd0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4bfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4d7bc0_0 .net "and0", 0 0, L_000001710b7939e0;  1 drivers
v000001710b4d7a80_0 .net "and1", 0 0, L_000001710b793970;  1 drivers
v000001710b4d5c80_0 .net "c", 0 0, L_000001710b6fb780;  1 drivers
v000001710b4d7300_0 .net "cout", 0 0, L_000001710b793820;  1 drivers
v000001710b4d5e60_0 .net "x", 0 0, L_000001710b6fbfa0;  1 drivers
v000001710b4d5d20_0 .net "xor0", 0 0, L_000001710b792470;  1 drivers
v000001710b4d6f40_0 .net "y", 0 0, L_000001710b6fd8a0;  1 drivers
v000001710b4d60e0_0 .net "z", 0 0, L_000001710b793740;  1 drivers
S_000001710b4c0160 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4bffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7939e0 .functor AND 1, L_000001710b6fbfa0, L_000001710b6fd8a0, C4<1>, C4<1>;
v000001710b4a8d30_0 .net "x", 0 0, L_000001710b6fbfa0;  alias, 1 drivers
v000001710b4a8dd0_0 .net "y", 0 0, L_000001710b6fd8a0;  alias, 1 drivers
v000001710b4a8e70_0 .net "z", 0 0, L_000001710b7939e0;  alias, 1 drivers
S_000001710b4c02f0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4bffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793970 .functor AND 1, L_000001710b792470, L_000001710b6fb780, C4<1>, C4<1>;
v000001710b4a7110_0 .net "x", 0 0, L_000001710b792470;  alias, 1 drivers
v000001710b4d5960_0 .net "y", 0 0, L_000001710b6fb780;  alias, 1 drivers
v000001710b4d7b20_0 .net "z", 0 0, L_000001710b793970;  alias, 1 drivers
S_000001710b4c0de0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4bffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793820 .functor OR 1, L_000001710b7939e0, L_000001710b793970, C4<0>, C4<0>;
v000001710b4d8020_0 .net "x", 0 0, L_000001710b7939e0;  alias, 1 drivers
v000001710b4d7d00_0 .net "y", 0 0, L_000001710b793970;  alias, 1 drivers
v000001710b4d6860_0 .net "z", 0 0, L_000001710b793820;  alias, 1 drivers
S_000001710b4c0480 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4bffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792470 .functor XOR 1, L_000001710b6fbfa0, L_000001710b6fd8a0, C4<0>, C4<0>;
v000001710b4d74e0_0 .net "x", 0 0, L_000001710b6fbfa0;  alias, 1 drivers
v000001710b4d6540_0 .net "y", 0 0, L_000001710b6fd8a0;  alias, 1 drivers
v000001710b4d6040_0 .net "z", 0 0, L_000001710b792470;  alias, 1 drivers
S_000001710b4c0610 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4bffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793740 .functor XOR 1, L_000001710b792470, L_000001710b6fb780, C4<0>, C4<0>;
v000001710b4d6900_0 .net "x", 0 0, L_000001710b792470;  alias, 1 drivers
v000001710b4d6180_0 .net "y", 0 0, L_000001710b6fb780;  alias, 1 drivers
v000001710b4d5a00_0 .net "z", 0 0, L_000001710b793740;  alias, 1 drivers
S_000001710b4c0930 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4bfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b7928d0 .functor XOR 1, L_000001710b689958, L_000001710b6fcf40, C4<0>, C4<0>;
v000001710b4d7da0_0 .net "x", 0 0, L_000001710b689958;  1 drivers
v000001710b4d7c60_0 .net "y", 0 0, L_000001710b6fcf40;  1 drivers
v000001710b4d6220_0 .net "z", 0 0, L_000001710b7928d0;  1 drivers
S_000001710b4bf670 .scope generate, "genblk1[18]" "genblk1[18]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b3543a0 .param/l "i" 0 10 21, +C4<010010>;
S_000001710b4c0ac0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4bf670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4d7f80_0 .net "and0", 0 0, L_000001710b7936d0;  1 drivers
v000001710b4d73a0_0 .net "and1", 0 0, L_000001710b793ac0;  1 drivers
v000001710b4d7580_0 .net "c", 0 0, L_000001710b6fb5a0;  1 drivers
v000001710b4d67c0_0 .net "cout", 0 0, L_000001710b793ba0;  1 drivers
v000001710b4d7ee0_0 .net "x", 0 0, L_000001710b6fc040;  1 drivers
v000001710b4d7940_0 .net "xor0", 0 0, L_000001710b793b30;  1 drivers
v000001710b4d79e0_0 .net "y", 0 0, L_000001710b6fc0e0;  1 drivers
v000001710b4d6fe0_0 .net "z", 0 0, L_000001710b792b00;  1 drivers
S_000001710b4f6bd0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4c0ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7936d0 .functor AND 1, L_000001710b6fc040, L_000001710b6fc0e0, C4<1>, C4<1>;
v000001710b4d71c0_0 .net "x", 0 0, L_000001710b6fc040;  alias, 1 drivers
v000001710b4d62c0_0 .net "y", 0 0, L_000001710b6fc0e0;  alias, 1 drivers
v000001710b4d6b80_0 .net "z", 0 0, L_000001710b7936d0;  alias, 1 drivers
S_000001710b4f8660 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4c0ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793ac0 .functor AND 1, L_000001710b793b30, L_000001710b6fb5a0, C4<1>, C4<1>;
v000001710b4d5fa0_0 .net "x", 0 0, L_000001710b793b30;  alias, 1 drivers
v000001710b4d6360_0 .net "y", 0 0, L_000001710b6fb5a0;  alias, 1 drivers
v000001710b4d58c0_0 .net "z", 0 0, L_000001710b793ac0;  alias, 1 drivers
S_000001710b4f39d0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4c0ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793ba0 .functor OR 1, L_000001710b7936d0, L_000001710b793ac0, C4<0>, C4<0>;
v000001710b4d65e0_0 .net "x", 0 0, L_000001710b7936d0;  alias, 1 drivers
v000001710b4d5dc0_0 .net "y", 0 0, L_000001710b793ac0;  alias, 1 drivers
v000001710b4d6400_0 .net "z", 0 0, L_000001710b793ba0;  alias, 1 drivers
S_000001710b4f4e20 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4c0ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793b30 .functor XOR 1, L_000001710b6fc040, L_000001710b6fc0e0, C4<0>, C4<0>;
v000001710b4d6ae0_0 .net "x", 0 0, L_000001710b6fc040;  alias, 1 drivers
v000001710b4d6680_0 .net "y", 0 0, L_000001710b6fc0e0;  alias, 1 drivers
v000001710b4d5aa0_0 .net "z", 0 0, L_000001710b793b30;  alias, 1 drivers
S_000001710b4f4970 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4c0ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792b00 .functor XOR 1, L_000001710b793b30, L_000001710b6fb5a0, C4<0>, C4<0>;
v000001710b4d6c20_0 .net "x", 0 0, L_000001710b793b30;  alias, 1 drivers
v000001710b4d7260_0 .net "y", 0 0, L_000001710b6fb5a0;  alias, 1 drivers
v000001710b4d6720_0 .net "z", 0 0, L_000001710b792b00;  alias, 1 drivers
S_000001710b4f41a0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4bf670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6899a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b793270 .functor XOR 1, L_000001710b6899a0, L_000001710b6fc680, C4<0>, C4<0>;
v000001710b4d5b40_0 .net "x", 0 0, L_000001710b6899a0;  1 drivers
v000001710b4d6cc0_0 .net "y", 0 0, L_000001710b6fc680;  1 drivers
v000001710b4d64a0_0 .net "z", 0 0, L_000001710b793270;  1 drivers
S_000001710b4f3b60 .scope generate, "genblk1[19]" "genblk1[19]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b354c20 .param/l "i" 0 10 21, +C4<010011>;
S_000001710b4f3070 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4f3b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4d78a0_0 .net "and0", 0 0, L_000001710b792fd0;  1 drivers
v000001710b4d92e0_0 .net "and1", 0 0, L_000001710b792390;  1 drivers
v000001710b4d9100_0 .net "c", 0 0, L_000001710b6fb820;  1 drivers
v000001710b4da5a0_0 .net "cout", 0 0, L_000001710b7937b0;  1 drivers
v000001710b4d9e20_0 .net "x", 0 0, L_000001710b6fd580;  1 drivers
v000001710b4d9560_0 .net "xor0", 0 0, L_000001710b7933c0;  1 drivers
v000001710b4d99c0_0 .net "y", 0 0, L_000001710b6fbaa0;  1 drivers
v000001710b4d8f20_0 .net "z", 0 0, L_000001710b7920f0;  1 drivers
S_000001710b4f5780 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4f3070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792fd0 .functor AND 1, L_000001710b6fd580, L_000001710b6fbaa0, C4<1>, C4<1>;
v000001710b4d7440_0 .net "x", 0 0, L_000001710b6fd580;  alias, 1 drivers
v000001710b4d69a0_0 .net "y", 0 0, L_000001710b6fbaa0;  alias, 1 drivers
v000001710b4d5be0_0 .net "z", 0 0, L_000001710b792fd0;  alias, 1 drivers
S_000001710b4f44c0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4f3070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792390 .functor AND 1, L_000001710b7933c0, L_000001710b6fb820, C4<1>, C4<1>;
v000001710b4d6a40_0 .net "x", 0 0, L_000001710b7933c0;  alias, 1 drivers
v000001710b4d7e40_0 .net "y", 0 0, L_000001710b6fb820;  alias, 1 drivers
v000001710b4d7620_0 .net "z", 0 0, L_000001710b792390;  alias, 1 drivers
S_000001710b4f6ef0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4f3070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7937b0 .functor OR 1, L_000001710b792fd0, L_000001710b792390, C4<0>, C4<0>;
v000001710b4d5f00_0 .net "x", 0 0, L_000001710b792fd0;  alias, 1 drivers
v000001710b4d6d60_0 .net "y", 0 0, L_000001710b792390;  alias, 1 drivers
v000001710b4d6e00_0 .net "z", 0 0, L_000001710b7937b0;  alias, 1 drivers
S_000001710b4f7e90 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4f3070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7933c0 .functor XOR 1, L_000001710b6fd580, L_000001710b6fbaa0, C4<0>, C4<0>;
v000001710b4d6ea0_0 .net "x", 0 0, L_000001710b6fd580;  alias, 1 drivers
v000001710b4d7080_0 .net "y", 0 0, L_000001710b6fbaa0;  alias, 1 drivers
v000001710b4d7120_0 .net "z", 0 0, L_000001710b7933c0;  alias, 1 drivers
S_000001710b4f7080 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4f3070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7920f0 .functor XOR 1, L_000001710b7933c0, L_000001710b6fb820, C4<0>, C4<0>;
v000001710b4d76c0_0 .net "x", 0 0, L_000001710b7933c0;  alias, 1 drivers
v000001710b4d7760_0 .net "y", 0 0, L_000001710b6fb820;  alias, 1 drivers
v000001710b4d7800_0 .net "z", 0 0, L_000001710b7920f0;  alias, 1 drivers
S_000001710b4f4010 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4f3b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6899e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b792550 .functor XOR 1, L_000001710b6899e8, L_000001710b6fd4e0, C4<0>, C4<0>;
v000001710b4d97e0_0 .net "x", 0 0, L_000001710b6899e8;  1 drivers
v000001710b4d8160_0 .net "y", 0 0, L_000001710b6fd4e0;  1 drivers
v000001710b4d9b00_0 .net "z", 0 0, L_000001710b792550;  1 drivers
S_000001710b4f7530 .scope generate, "genblk1[20]" "genblk1[20]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b354520 .param/l "i" 0 10 21, +C4<010100>;
S_000001710b4f87f0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4f7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4d9ba0_0 .net "and0", 0 0, L_000001710b792b70;  1 drivers
v000001710b4da820_0 .net "and1", 0 0, L_000001710b792a90;  1 drivers
v000001710b4d8a20_0 .net "c", 0 0, L_000001710b6fc900;  1 drivers
v000001710b4d8ac0_0 .net "cout", 0 0, L_000001710b792710;  1 drivers
v000001710b4d8fc0_0 .net "x", 0 0, L_000001710b6fbbe0;  1 drivers
v000001710b4d9880_0 .net "xor0", 0 0, L_000001710b792d30;  1 drivers
v000001710b4d8980_0 .net "y", 0 0, L_000001710b6fc7c0;  1 drivers
v000001710b4d96a0_0 .net "z", 0 0, L_000001710b792940;  1 drivers
S_000001710b4f8e30 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4f87f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792b70 .functor AND 1, L_000001710b6fbbe0, L_000001710b6fc7c0, C4<1>, C4<1>;
v000001710b4d9920_0 .net "x", 0 0, L_000001710b6fbbe0;  alias, 1 drivers
v000001710b4d80c0_0 .net "y", 0 0, L_000001710b6fc7c0;  alias, 1 drivers
v000001710b4d87a0_0 .net "z", 0 0, L_000001710b792b70;  alias, 1 drivers
S_000001710b4f76c0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4f87f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792a90 .functor AND 1, L_000001710b792d30, L_000001710b6fc900, C4<1>, C4<1>;
v000001710b4d91a0_0 .net "x", 0 0, L_000001710b792d30;  alias, 1 drivers
v000001710b4d8e80_0 .net "y", 0 0, L_000001710b6fc900;  alias, 1 drivers
v000001710b4da640_0 .net "z", 0 0, L_000001710b792a90;  alias, 1 drivers
S_000001710b4f55f0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4f87f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792710 .functor OR 1, L_000001710b792b70, L_000001710b792a90, C4<0>, C4<0>;
v000001710b4d8660_0 .net "x", 0 0, L_000001710b792b70;  alias, 1 drivers
v000001710b4d9f60_0 .net "y", 0 0, L_000001710b792a90;  alias, 1 drivers
v000001710b4d9060_0 .net "z", 0 0, L_000001710b792710;  alias, 1 drivers
S_000001710b4f3cf0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4f87f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792d30 .functor XOR 1, L_000001710b6fbbe0, L_000001710b6fc7c0, C4<0>, C4<0>;
v000001710b4da6e0_0 .net "x", 0 0, L_000001710b6fbbe0;  alias, 1 drivers
v000001710b4d9c40_0 .net "y", 0 0, L_000001710b6fc7c0;  alias, 1 drivers
v000001710b4d94c0_0 .net "z", 0 0, L_000001710b792d30;  alias, 1 drivers
S_000001710b4f3840 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4f87f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792940 .functor XOR 1, L_000001710b792d30, L_000001710b6fc900, C4<0>, C4<0>;
v000001710b4da780_0 .net "x", 0 0, L_000001710b792d30;  alias, 1 drivers
v000001710b4d9ec0_0 .net "y", 0 0, L_000001710b6fc900;  alias, 1 drivers
v000001710b4d9a60_0 .net "z", 0 0, L_000001710b792940;  alias, 1 drivers
S_000001710b4f8b10 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4f7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689a30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b792160 .functor XOR 1, L_000001710b689a30, L_000001710b6fb500, C4<0>, C4<0>;
v000001710b4d9240_0 .net "x", 0 0, L_000001710b689a30;  1 drivers
v000001710b4d8840_0 .net "y", 0 0, L_000001710b6fb500;  1 drivers
v000001710b4d88e0_0 .net "z", 0 0, L_000001710b792160;  1 drivers
S_000001710b4f6a40 .scope generate, "genblk1[21]" "genblk1[21]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b3545a0 .param/l "i" 0 10 21, +C4<010101>;
S_000001710b4f3200 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4f6a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4d8520_0 .net "and0", 0 0, L_000001710b7921d0;  1 drivers
v000001710b4da1e0_0 .net "and1", 0 0, L_000001710b792240;  1 drivers
v000001710b4d9380_0 .net "c", 0 0, L_000001710b6fbd20;  1 drivers
v000001710b4d9420_0 .net "cout", 0 0, L_000001710b792c50;  1 drivers
v000001710b4d83e0_0 .net "x", 0 0, L_000001710b6fbb40;  1 drivers
v000001710b4da000_0 .net "xor0", 0 0, L_000001710b793a50;  1 drivers
v000001710b4da0a0_0 .net "y", 0 0, L_000001710b6fc9a0;  1 drivers
v000001710b4d85c0_0 .net "z", 0 0, L_000001710b792be0;  1 drivers
S_000001710b4f8020 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4f3200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7921d0 .functor AND 1, L_000001710b6fbb40, L_000001710b6fc9a0, C4<1>, C4<1>;
v000001710b4d8b60_0 .net "x", 0 0, L_000001710b6fbb40;  alias, 1 drivers
v000001710b4d9740_0 .net "y", 0 0, L_000001710b6fc9a0;  alias, 1 drivers
v000001710b4d8ca0_0 .net "z", 0 0, L_000001710b7921d0;  alias, 1 drivers
S_000001710b4f9150 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4f3200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792240 .functor AND 1, L_000001710b793a50, L_000001710b6fbd20, C4<1>, C4<1>;
v000001710b4d9600_0 .net "x", 0 0, L_000001710b793a50;  alias, 1 drivers
v000001710b4da140_0 .net "y", 0 0, L_000001710b6fbd20;  alias, 1 drivers
v000001710b4d8200_0 .net "z", 0 0, L_000001710b792240;  alias, 1 drivers
S_000001710b4f4650 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4f3200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792c50 .functor OR 1, L_000001710b7921d0, L_000001710b792240, C4<0>, C4<0>;
v000001710b4d8480_0 .net "x", 0 0, L_000001710b7921d0;  alias, 1 drivers
v000001710b4d82a0_0 .net "y", 0 0, L_000001710b792240;  alias, 1 drivers
v000001710b4da320_0 .net "z", 0 0, L_000001710b792c50;  alias, 1 drivers
S_000001710b4f8980 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4f3200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793a50 .functor XOR 1, L_000001710b6fbb40, L_000001710b6fc9a0, C4<0>, C4<0>;
v000001710b4d9ce0_0 .net "x", 0 0, L_000001710b6fbb40;  alias, 1 drivers
v000001710b4d8c00_0 .net "y", 0 0, L_000001710b6fc9a0;  alias, 1 drivers
v000001710b4d8340_0 .net "z", 0 0, L_000001710b793a50;  alias, 1 drivers
S_000001710b4f4c90 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4f3200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792be0 .functor XOR 1, L_000001710b793a50, L_000001710b6fbd20, C4<0>, C4<0>;
v000001710b4d9d80_0 .net "x", 0 0, L_000001710b793a50;  alias, 1 drivers
v000001710b4d8d40_0 .net "y", 0 0, L_000001710b6fbd20;  alias, 1 drivers
v000001710b4d8de0_0 .net "z", 0 0, L_000001710b792be0;  alias, 1 drivers
S_000001710b4f7d00 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4f6a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b792cc0 .functor XOR 1, L_000001710b689a78, L_000001710b6fd6c0, C4<0>, C4<0>;
v000001710b4d8700_0 .net "x", 0 0, L_000001710b689a78;  1 drivers
v000001710b4da280_0 .net "y", 0 0, L_000001710b6fd6c0;  1 drivers
v000001710b4da3c0_0 .net "z", 0 0, L_000001710b792cc0;  1 drivers
S_000001710b4f3e80 .scope generate, "genblk1[22]" "genblk1[22]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b354d20 .param/l "i" 0 10 21, +C4<010110>;
S_000001710b4f47e0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4f3e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4db360_0 .net "and0", 0 0, L_000001710b7924e0;  1 drivers
v000001710b4dc440_0 .net "and1", 0 0, L_000001710b7935f0;  1 drivers
v000001710b4dc6c0_0 .net "c", 0 0, L_000001710b6fcfe0;  1 drivers
v000001710b4dabe0_0 .net "cout", 0 0, L_000001710b7925c0;  1 drivers
v000001710b4dbae0_0 .net "x", 0 0, L_000001710b6fbdc0;  1 drivers
v000001710b4db5e0_0 .net "xor0", 0 0, L_000001710b793430;  1 drivers
v000001710b4dcd00_0 .net "y", 0 0, L_000001710b6fbe60;  1 drivers
v000001710b4da8c0_0 .net "z", 0 0, L_000001710b792400;  1 drivers
S_000001710b4f36b0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4f47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7924e0 .functor AND 1, L_000001710b6fbdc0, L_000001710b6fbe60, C4<1>, C4<1>;
v000001710b4da460_0 .net "x", 0 0, L_000001710b6fbdc0;  alias, 1 drivers
v000001710b4da500_0 .net "y", 0 0, L_000001710b6fbe60;  alias, 1 drivers
v000001710b4db7c0_0 .net "z", 0 0, L_000001710b7924e0;  alias, 1 drivers
S_000001710b4f4b00 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4f47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7935f0 .functor AND 1, L_000001710b793430, L_000001710b6fcfe0, C4<1>, C4<1>;
v000001710b4dbea0_0 .net "x", 0 0, L_000001710b793430;  alias, 1 drivers
v000001710b4dadc0_0 .net "y", 0 0, L_000001710b6fcfe0;  alias, 1 drivers
v000001710b4db860_0 .net "z", 0 0, L_000001710b7935f0;  alias, 1 drivers
S_000001710b4f5460 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4f47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7925c0 .functor OR 1, L_000001710b7924e0, L_000001710b7935f0, C4<0>, C4<0>;
v000001710b4db680_0 .net "x", 0 0, L_000001710b7924e0;  alias, 1 drivers
v000001710b4daf00_0 .net "y", 0 0, L_000001710b7935f0;  alias, 1 drivers
v000001710b4db900_0 .net "z", 0 0, L_000001710b7925c0;  alias, 1 drivers
S_000001710b4f5f50 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4f47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793430 .functor XOR 1, L_000001710b6fbdc0, L_000001710b6fbe60, C4<0>, C4<0>;
v000001710b4daa00_0 .net "x", 0 0, L_000001710b6fbdc0;  alias, 1 drivers
v000001710b4dc800_0 .net "y", 0 0, L_000001710b6fbe60;  alias, 1 drivers
v000001710b4dad20_0 .net "z", 0 0, L_000001710b793430;  alias, 1 drivers
S_000001710b4f92e0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4f47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792400 .functor XOR 1, L_000001710b793430, L_000001710b6fcfe0, C4<0>, C4<0>;
v000001710b4dd020_0 .net "x", 0 0, L_000001710b793430;  alias, 1 drivers
v000001710b4dcf80_0 .net "y", 0 0, L_000001710b6fcfe0;  alias, 1 drivers
v000001710b4dafa0_0 .net "z", 0 0, L_000001710b792400;  alias, 1 drivers
S_000001710b4f8ca0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4f3e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b7922b0 .functor XOR 1, L_000001710b689ac0, L_000001710b6fd1c0, C4<0>, C4<0>;
v000001710b4dbd60_0 .net "x", 0 0, L_000001710b689ac0;  1 drivers
v000001710b4db2c0_0 .net "y", 0 0, L_000001710b6fd1c0;  1 drivers
v000001710b4daaa0_0 .net "z", 0 0, L_000001710b7922b0;  1 drivers
S_000001710b4f4fb0 .scope generate, "genblk1[23]" "genblk1[23]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b355d60 .param/l "i" 0 10 21, +C4<010111>;
S_000001710b4f5910 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4f4fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4dae60_0 .net "and0", 0 0, L_000001710b792f60;  1 drivers
v000001710b4dc940_0 .net "and1", 0 0, L_000001710b7927f0;  1 drivers
v000001710b4dc120_0 .net "c", 0 0, L_000001710b6fca40;  1 drivers
v000001710b4db4a0_0 .net "cout", 0 0, L_000001710b7934a0;  1 drivers
v000001710b4dc9e0_0 .net "x", 0 0, L_000001710b6fc180;  1 drivers
v000001710b4db180_0 .net "xor0", 0 0, L_000001710b792780;  1 drivers
v000001710b4dcda0_0 .net "y", 0 0, L_000001710b6fc220;  1 drivers
v000001710b4dbb80_0 .net "z", 0 0, L_000001710b792da0;  1 drivers
S_000001710b4f5aa0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4f5910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792f60 .functor AND 1, L_000001710b6fc180, L_000001710b6fc220, C4<1>, C4<1>;
v000001710b4dab40_0 .net "x", 0 0, L_000001710b6fc180;  alias, 1 drivers
v000001710b4dbf40_0 .net "y", 0 0, L_000001710b6fc220;  alias, 1 drivers
v000001710b4db9a0_0 .net "z", 0 0, L_000001710b792f60;  alias, 1 drivers
S_000001710b4f5140 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4f5910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7927f0 .functor AND 1, L_000001710b792780, L_000001710b6fca40, C4<1>, C4<1>;
v000001710b4db040_0 .net "x", 0 0, L_000001710b792780;  alias, 1 drivers
v000001710b4dbfe0_0 .net "y", 0 0, L_000001710b6fca40;  alias, 1 drivers
v000001710b4dce40_0 .net "z", 0 0, L_000001710b7927f0;  alias, 1 drivers
S_000001710b4f8fc0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4f5910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7934a0 .functor OR 1, L_000001710b792f60, L_000001710b7927f0, C4<0>, C4<0>;
v000001710b4db0e0_0 .net "x", 0 0, L_000001710b792f60;  alias, 1 drivers
v000001710b4dc080_0 .net "y", 0 0, L_000001710b7927f0;  alias, 1 drivers
v000001710b4dc4e0_0 .net "z", 0 0, L_000001710b7934a0;  alias, 1 drivers
S_000001710b4f3390 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4f5910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792780 .functor XOR 1, L_000001710b6fc180, L_000001710b6fc220, C4<0>, C4<0>;
v000001710b4dcee0_0 .net "x", 0 0, L_000001710b6fc180;  alias, 1 drivers
v000001710b4da960_0 .net "y", 0 0, L_000001710b6fc220;  alias, 1 drivers
v000001710b4dc8a0_0 .net "z", 0 0, L_000001710b792780;  alias, 1 drivers
S_000001710b4f7210 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4f5910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792da0 .functor XOR 1, L_000001710b792780, L_000001710b6fca40, C4<0>, C4<0>;
v000001710b4dac80_0 .net "x", 0 0, L_000001710b792780;  alias, 1 drivers
v000001710b4db400_0 .net "y", 0 0, L_000001710b6fca40;  alias, 1 drivers
v000001710b4dc760_0 .net "z", 0 0, L_000001710b792da0;  alias, 1 drivers
S_000001710b4f4330 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4f4fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689b08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b793190 .functor XOR 1, L_000001710b689b08, L_000001710b6fc860, C4<0>, C4<0>;
v000001710b4db540_0 .net "x", 0 0, L_000001710b689b08;  1 drivers
v000001710b4dc260_0 .net "y", 0 0, L_000001710b6fc860;  1 drivers
v000001710b4dc1c0_0 .net "z", 0 0, L_000001710b793190;  1 drivers
S_000001710b4f52d0 .scope generate, "genblk1[24]" "genblk1[24]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b355aa0 .param/l "i" 0 10 21, +C4<011000>;
S_000001710b4f3520 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4f52d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4dee20_0 .net "and0", 0 0, L_000001710b792860;  1 drivers
v000001710b4de560_0 .net "and1", 0 0, L_000001710b7929b0;  1 drivers
v000001710b4ddf20_0 .net "c", 0 0, L_000001710b6fccc0;  1 drivers
v000001710b4dd7a0_0 .net "cout", 0 0, L_000001710b792a20;  1 drivers
v000001710b4dde80_0 .net "x", 0 0, L_000001710b6fcb80;  1 drivers
v000001710b4dd700_0 .net "xor0", 0 0, L_000001710b792e10;  1 drivers
v000001710b4df640_0 .net "y", 0 0, L_000001710b6fcc20;  1 drivers
v000001710b4ddfc0_0 .net "z", 0 0, L_000001710b792e80;  1 drivers
S_000001710b4f5c30 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4f3520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792860 .functor AND 1, L_000001710b6fcb80, L_000001710b6fcc20, C4<1>, C4<1>;
v000001710b4db220_0 .net "x", 0 0, L_000001710b6fcb80;  alias, 1 drivers
v000001710b4db720_0 .net "y", 0 0, L_000001710b6fcc20;  alias, 1 drivers
v000001710b4dca80_0 .net "z", 0 0, L_000001710b792860;  alias, 1 drivers
S_000001710b4f73a0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4f3520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7929b0 .functor AND 1, L_000001710b792e10, L_000001710b6fccc0, C4<1>, C4<1>;
v000001710b4dba40_0 .net "x", 0 0, L_000001710b792e10;  alias, 1 drivers
v000001710b4dcb20_0 .net "y", 0 0, L_000001710b6fccc0;  alias, 1 drivers
v000001710b4dcbc0_0 .net "z", 0 0, L_000001710b7929b0;  alias, 1 drivers
S_000001710b4f5dc0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4f3520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792a20 .functor OR 1, L_000001710b792860, L_000001710b7929b0, C4<0>, C4<0>;
v000001710b4dbc20_0 .net "x", 0 0, L_000001710b792860;  alias, 1 drivers
v000001710b4dbcc0_0 .net "y", 0 0, L_000001710b7929b0;  alias, 1 drivers
v000001710b4dbe00_0 .net "z", 0 0, L_000001710b792a20;  alias, 1 drivers
S_000001710b4f60e0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4f3520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792e10 .functor XOR 1, L_000001710b6fcb80, L_000001710b6fcc20, C4<0>, C4<0>;
v000001710b4dc300_0 .net "x", 0 0, L_000001710b6fcb80;  alias, 1 drivers
v000001710b4dc3a0_0 .net "y", 0 0, L_000001710b6fcc20;  alias, 1 drivers
v000001710b4dc580_0 .net "z", 0 0, L_000001710b792e10;  alias, 1 drivers
S_000001710b4f6270 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4f3520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b792e80 .functor XOR 1, L_000001710b792e10, L_000001710b6fccc0, C4<0>, C4<0>;
v000001710b4dc620_0 .net "x", 0 0, L_000001710b792e10;  alias, 1 drivers
v000001710b4dcc60_0 .net "y", 0 0, L_000001710b6fccc0;  alias, 1 drivers
v000001710b4de6a0_0 .net "z", 0 0, L_000001710b792e80;  alias, 1 drivers
S_000001710b4f7850 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4f52d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b7926a0 .functor XOR 1, L_000001710b689b50, L_000001710b6fcae0, C4<0>, C4<0>;
v000001710b4ddca0_0 .net "x", 0 0, L_000001710b689b50;  1 drivers
v000001710b4de060_0 .net "y", 0 0, L_000001710b6fcae0;  1 drivers
v000001710b4dd8e0_0 .net "z", 0 0, L_000001710b7926a0;  1 drivers
S_000001710b4f6400 .scope generate, "genblk1[25]" "genblk1[25]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b356120 .param/l "i" 0 10 21, +C4<011001>;
S_000001710b4f6d60 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4f6400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4de240_0 .net "and0", 0 0, L_000001710b793510;  1 drivers
v000001710b4dd840_0 .net "and1", 0 0, L_000001710b793120;  1 drivers
v000001710b4de2e0_0 .net "c", 0 0, L_000001710b6fd080;  1 drivers
v000001710b4de380_0 .net "cout", 0 0, L_000001710b7932e0;  1 drivers
v000001710b4dd160_0 .net "x", 0 0, L_000001710b6fd800;  1 drivers
v000001710b4deb00_0 .net "xor0", 0 0, L_000001710b793040;  1 drivers
v000001710b4dd200_0 .net "y", 0 0, L_000001710b6fce00;  1 drivers
v000001710b4dd2a0_0 .net "z", 0 0, L_000001710b7930b0;  1 drivers
S_000001710b4f6590 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4f6d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793510 .functor AND 1, L_000001710b6fd800, L_000001710b6fce00, C4<1>, C4<1>;
v000001710b4df6e0_0 .net "x", 0 0, L_000001710b6fd800;  alias, 1 drivers
v000001710b4ddd40_0 .net "y", 0 0, L_000001710b6fce00;  alias, 1 drivers
v000001710b4ddde0_0 .net "z", 0 0, L_000001710b793510;  alias, 1 drivers
S_000001710b4f6720 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4f6d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793120 .functor AND 1, L_000001710b793040, L_000001710b6fd080, C4<1>, C4<1>;
v000001710b4df320_0 .net "x", 0 0, L_000001710b793040;  alias, 1 drivers
v000001710b4df500_0 .net "y", 0 0, L_000001710b6fd080;  alias, 1 drivers
v000001710b4df3c0_0 .net "z", 0 0, L_000001710b793120;  alias, 1 drivers
S_000001710b4f79e0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4f6d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7932e0 .functor OR 1, L_000001710b793510, L_000001710b793120, C4<0>, C4<0>;
v000001710b4df780_0 .net "x", 0 0, L_000001710b793510;  alias, 1 drivers
v000001710b4deec0_0 .net "y", 0 0, L_000001710b793120;  alias, 1 drivers
v000001710b4de920_0 .net "z", 0 0, L_000001710b7932e0;  alias, 1 drivers
S_000001710b4f7b70 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4f6d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793040 .functor XOR 1, L_000001710b6fd800, L_000001710b6fce00, C4<0>, C4<0>;
v000001710b4de100_0 .net "x", 0 0, L_000001710b6fd800;  alias, 1 drivers
v000001710b4de1a0_0 .net "y", 0 0, L_000001710b6fce00;  alias, 1 drivers
v000001710b4def60_0 .net "z", 0 0, L_000001710b793040;  alias, 1 drivers
S_000001710b4f68b0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4f6d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7930b0 .functor XOR 1, L_000001710b793040, L_000001710b6fd080, C4<0>, C4<0>;
v000001710b4df5a0_0 .net "x", 0 0, L_000001710b793040;  alias, 1 drivers
v000001710b4df820_0 .net "y", 0 0, L_000001710b6fd080;  alias, 1 drivers
v000001710b4de9c0_0 .net "z", 0 0, L_000001710b7930b0;  alias, 1 drivers
S_000001710b4f81b0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4f6400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b792ef0 .functor XOR 1, L_000001710b689b98, L_000001710b6fcd60, C4<0>, C4<0>;
v000001710b4dd0c0_0 .net "x", 0 0, L_000001710b689b98;  1 drivers
v000001710b4dd5c0_0 .net "y", 0 0, L_000001710b6fcd60;  1 drivers
v000001710b4dd980_0 .net "z", 0 0, L_000001710b792ef0;  1 drivers
S_000001710b4f8340 .scope generate, "genblk1[26]" "genblk1[26]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b355e60 .param/l "i" 0 10 21, +C4<011010>;
S_000001710b4f84d0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4f8340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4ddb60_0 .net "and0", 0 0, L_000001710b793890;  1 drivers
v000001710b4de740_0 .net "and1", 0 0, L_000001710b793900;  1 drivers
v000001710b4ded80_0 .net "c", 0 0, L_000001710b6fd3a0;  1 drivers
v000001710b4de7e0_0 .net "cout", 0 0, L_000001710b794fc0;  1 drivers
v000001710b4de880_0 .net "x", 0 0, L_000001710b6fd260;  1 drivers
v000001710b4df0a0_0 .net "xor0", 0 0, L_000001710b793580;  1 drivers
v000001710b4df140_0 .net "y", 0 0, L_000001710b6fd300;  1 drivers
v000001710b4ddc00_0 .net "z", 0 0, L_000001710b793660;  1 drivers
S_000001710b4f9c40 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4f84d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793890 .functor AND 1, L_000001710b6fd260, L_000001710b6fd300, C4<1>, C4<1>;
v000001710b4dd340_0 .net "x", 0 0, L_000001710b6fd260;  alias, 1 drivers
v000001710b4dd3e0_0 .net "y", 0 0, L_000001710b6fd300;  alias, 1 drivers
v000001710b4dea60_0 .net "z", 0 0, L_000001710b793890;  alias, 1 drivers
S_000001710b4faa50 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4f84d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793900 .functor AND 1, L_000001710b793580, L_000001710b6fd3a0, C4<1>, C4<1>;
v000001710b4de600_0 .net "x", 0 0, L_000001710b793580;  alias, 1 drivers
v000001710b4ddac0_0 .net "y", 0 0, L_000001710b6fd3a0;  alias, 1 drivers
v000001710b4dd480_0 .net "z", 0 0, L_000001710b793900;  alias, 1 drivers
S_000001710b4f9ab0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4f84d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b794fc0 .functor OR 1, L_000001710b793890, L_000001710b793900, C4<0>, C4<0>;
v000001710b4dece0_0 .net "x", 0 0, L_000001710b793890;  alias, 1 drivers
v000001710b4de420_0 .net "y", 0 0, L_000001710b793900;  alias, 1 drivers
v000001710b4dda20_0 .net "z", 0 0, L_000001710b794fc0;  alias, 1 drivers
S_000001710b4f9600 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4f84d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793580 .functor XOR 1, L_000001710b6fd260, L_000001710b6fd300, C4<0>, C4<0>;
v000001710b4dd520_0 .net "x", 0 0, L_000001710b6fd260;  alias, 1 drivers
v000001710b4dd660_0 .net "y", 0 0, L_000001710b6fd300;  alias, 1 drivers
v000001710b4df000_0 .net "z", 0 0, L_000001710b793580;  alias, 1 drivers
S_000001710b4f9920 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4f84d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793660 .functor XOR 1, L_000001710b793580, L_000001710b6fd3a0, C4<0>, C4<0>;
v000001710b4de4c0_0 .net "x", 0 0, L_000001710b793580;  alias, 1 drivers
v000001710b4deba0_0 .net "y", 0 0, L_000001710b6fd3a0;  alias, 1 drivers
v000001710b4dec40_0 .net "z", 0 0, L_000001710b793660;  alias, 1 drivers
S_000001710b4fa410 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4f8340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689be0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b793350 .functor XOR 1, L_000001710b689be0, L_000001710b6fd120, C4<0>, C4<0>;
v000001710b4df1e0_0 .net "x", 0 0, L_000001710b689be0;  1 drivers
v000001710b4df280_0 .net "y", 0 0, L_000001710b6fd120;  1 drivers
v000001710b4df460_0 .net "z", 0 0, L_000001710b793350;  1 drivers
S_000001710b4fa0f0 .scope generate, "genblk1[27]" "genblk1[27]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b356020 .param/l "i" 0 10 21, +C4<011011>;
S_000001710b4fa280 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4fa0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4e1bc0_0 .net "and0", 0 0, L_000001710b7956c0;  1 drivers
v000001710b4e1300_0 .net "and1", 0 0, L_000001710b794d90;  1 drivers
v000001710b4e1ee0_0 .net "c", 0 0, L_000001710b6ff600;  1 drivers
v000001710b4e1b20_0 .net "cout", 0 0, L_000001710b794460;  1 drivers
v000001710b4e19e0_0 .net "x", 0 0, L_000001710b6fd620;  1 drivers
v000001710b4e1760_0 .net "xor0", 0 0, L_000001710b794770;  1 drivers
v000001710b4dfdc0_0 .net "y", 0 0, L_000001710b6fd760;  1 drivers
v000001710b4e1260_0 .net "z", 0 0, L_000001710b7948c0;  1 drivers
S_000001710b4fa8c0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4fa280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7956c0 .functor AND 1, L_000001710b6fd620, L_000001710b6fd760, C4<1>, C4<1>;
v000001710b4dfa00_0 .net "x", 0 0, L_000001710b6fd620;  alias, 1 drivers
v000001710b4e1f80_0 .net "y", 0 0, L_000001710b6fd760;  alias, 1 drivers
v000001710b4e11c0_0 .net "z", 0 0, L_000001710b7956c0;  alias, 1 drivers
S_000001710b4f9790 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4fa280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b794d90 .functor AND 1, L_000001710b794770, L_000001710b6ff600, C4<1>, C4<1>;
v000001710b4e1940_0 .net "x", 0 0, L_000001710b794770;  alias, 1 drivers
v000001710b4dfaa0_0 .net "y", 0 0, L_000001710b6ff600;  alias, 1 drivers
v000001710b4e0f40_0 .net "z", 0 0, L_000001710b794d90;  alias, 1 drivers
S_000001710b4f9f60 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4fa280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b794460 .functor OR 1, L_000001710b7956c0, L_000001710b794d90, C4<0>, C4<0>;
v000001710b4e0c20_0 .net "x", 0 0, L_000001710b7956c0;  alias, 1 drivers
v000001710b4dffa0_0 .net "y", 0 0, L_000001710b794d90;  alias, 1 drivers
v000001710b4e0ea0_0 .net "z", 0 0, L_000001710b794460;  alias, 1 drivers
S_000001710b4fa5a0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4fa280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b794770 .functor XOR 1, L_000001710b6fd620, L_000001710b6fd760, C4<0>, C4<0>;
v000001710b4df8c0_0 .net "x", 0 0, L_000001710b6fd620;  alias, 1 drivers
v000001710b4e0040_0 .net "y", 0 0, L_000001710b6fd760;  alias, 1 drivers
v000001710b4dfd20_0 .net "z", 0 0, L_000001710b794770;  alias, 1 drivers
S_000001710b4f9dd0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4fa280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7948c0 .functor XOR 1, L_000001710b794770, L_000001710b6ff600, C4<0>, C4<0>;
v000001710b4e0680_0 .net "x", 0 0, L_000001710b794770;  alias, 1 drivers
v000001710b4e1e40_0 .net "y", 0 0, L_000001710b6ff600;  alias, 1 drivers
v000001710b4e2020_0 .net "z", 0 0, L_000001710b7948c0;  alias, 1 drivers
S_000001710b4fa730 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4fa0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b795730 .functor XOR 1, L_000001710b689c28, L_000001710b6fd440, C4<0>, C4<0>;
v000001710b4e1c60_0 .net "x", 0 0, L_000001710b689c28;  1 drivers
v000001710b4dfb40_0 .net "y", 0 0, L_000001710b6fd440;  1 drivers
v000001710b4e00e0_0 .net "z", 0 0, L_000001710b795730;  1 drivers
S_000001710b4fabe0 .scope generate, "genblk1[28]" "genblk1[28]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b3559e0 .param/l "i" 0 10 21, +C4<011100>;
S_000001710b4fad70 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4fabe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4dff00_0 .net "and0", 0 0, L_000001710b794000;  1 drivers
v000001710b4e02c0_0 .net "and1", 0 0, L_000001710b7957a0;  1 drivers
v000001710b4e13a0_0 .net "c", 0 0, L_000001710b6ff6a0;  1 drivers
v000001710b4e0360_0 .net "cout", 0 0, L_000001710b794540;  1 drivers
v000001710b4e0400_0 .net "x", 0 0, L_000001710b6fed40;  1 drivers
v000001710b4e04a0_0 .net "xor0", 0 0, L_000001710b793c10;  1 drivers
v000001710b4e0540_0 .net "y", 0 0, L_000001710b6fde40;  1 drivers
v000001710b4e0b80_0 .net "z", 0 0, L_000001710b7952d0;  1 drivers
S_000001710b4f9470 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4fad70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b794000 .functor AND 1, L_000001710b6fed40, L_000001710b6fde40, C4<1>, C4<1>;
v000001710b4e1800_0 .net "x", 0 0, L_000001710b6fed40;  alias, 1 drivers
v000001710b4e0a40_0 .net "y", 0 0, L_000001710b6fde40;  alias, 1 drivers
v000001710b4e0ae0_0 .net "z", 0 0, L_000001710b794000;  alias, 1 drivers
S_000001710b4fb6c0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4fad70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7957a0 .functor AND 1, L_000001710b793c10, L_000001710b6ff6a0, C4<1>, C4<1>;
v000001710b4e1d00_0 .net "x", 0 0, L_000001710b793c10;  alias, 1 drivers
v000001710b4dfe60_0 .net "y", 0 0, L_000001710b6ff6a0;  alias, 1 drivers
v000001710b4e0720_0 .net "z", 0 0, L_000001710b7957a0;  alias, 1 drivers
S_000001710b4ff540 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4fad70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b794540 .functor OR 1, L_000001710b794000, L_000001710b7957a0, C4<0>, C4<0>;
v000001710b4e0860_0 .net "x", 0 0, L_000001710b794000;  alias, 1 drivers
v000001710b4df960_0 .net "y", 0 0, L_000001710b7957a0;  alias, 1 drivers
v000001710b4e0180_0 .net "z", 0 0, L_000001710b794540;  alias, 1 drivers
S_000001710b4fc4d0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4fad70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793c10 .functor XOR 1, L_000001710b6fed40, L_000001710b6fde40, C4<0>, C4<0>;
v000001710b4e0fe0_0 .net "x", 0 0, L_000001710b6fed40;  alias, 1 drivers
v000001710b4e0220_0 .net "y", 0 0, L_000001710b6fde40;  alias, 1 drivers
v000001710b4dfbe0_0 .net "z", 0 0, L_000001710b793c10;  alias, 1 drivers
S_000001710b4fd150 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4fad70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7952d0 .functor XOR 1, L_000001710b793c10, L_000001710b6ff6a0, C4<0>, C4<0>;
v000001710b4e1da0_0 .net "x", 0 0, L_000001710b793c10;  alias, 1 drivers
v000001710b4dfc80_0 .net "y", 0 0, L_000001710b6ff6a0;  alias, 1 drivers
v000001710b4e1a80_0 .net "z", 0 0, L_000001710b7952d0;  alias, 1 drivers
S_000001710b4fd790 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4fabe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b794380 .functor XOR 1, L_000001710b689c70, L_000001710b6feac0, C4<0>, C4<0>;
v000001710b4e07c0_0 .net "x", 0 0, L_000001710b689c70;  1 drivers
v000001710b4e05e0_0 .net "y", 0 0, L_000001710b6feac0;  1 drivers
v000001710b4e0900_0 .net "z", 0 0, L_000001710b794380;  1 drivers
S_000001710b4fbe90 .scope generate, "genblk1[29]" "genblk1[29]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b355360 .param/l "i" 0 10 21, +C4<011101>;
S_000001710b4fd920 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4fbe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4e32e0_0 .net "and0", 0 0, L_000001710b7943f0;  1 drivers
v000001710b4e2ac0_0 .net "and1", 0 0, L_000001710b794700;  1 drivers
v000001710b4e2340_0 .net "c", 0 0, L_000001710b6fefc0;  1 drivers
v000001710b4e3560_0 .net "cout", 0 0, L_000001710b795420;  1 drivers
v000001710b4e4460_0 .net "x", 0 0, L_000001710b6fe340;  1 drivers
v000001710b4e25c0_0 .net "xor0", 0 0, L_000001710b7942a0;  1 drivers
v000001710b4e2840_0 .net "y", 0 0, L_000001710b6feb60;  1 drivers
v000001710b4e2e80_0 .net "z", 0 0, L_000001710b793e40;  1 drivers
S_000001710b4ff6d0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4fd920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7943f0 .functor AND 1, L_000001710b6fe340, L_000001710b6feb60, C4<1>, C4<1>;
v000001710b4e09a0_0 .net "x", 0 0, L_000001710b6fe340;  alias, 1 drivers
v000001710b4e0cc0_0 .net "y", 0 0, L_000001710b6feb60;  alias, 1 drivers
v000001710b4e0d60_0 .net "z", 0 0, L_000001710b7943f0;  alias, 1 drivers
S_000001710b4fd600 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4fd920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b794700 .functor AND 1, L_000001710b7942a0, L_000001710b6fefc0, C4<1>, C4<1>;
v000001710b4e0e00_0 .net "x", 0 0, L_000001710b7942a0;  alias, 1 drivers
v000001710b4e18a0_0 .net "y", 0 0, L_000001710b6fefc0;  alias, 1 drivers
v000001710b4e1080_0 .net "z", 0 0, L_000001710b794700;  alias, 1 drivers
S_000001710b4fbb70 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4fd920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b795420 .functor OR 1, L_000001710b7943f0, L_000001710b794700, C4<0>, C4<0>;
v000001710b4e1120_0 .net "x", 0 0, L_000001710b7943f0;  alias, 1 drivers
v000001710b4e1440_0 .net "y", 0 0, L_000001710b794700;  alias, 1 drivers
v000001710b4e14e0_0 .net "z", 0 0, L_000001710b795420;  alias, 1 drivers
S_000001710b4fb3a0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4fd920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7942a0 .functor XOR 1, L_000001710b6fe340, L_000001710b6feb60, C4<0>, C4<0>;
v000001710b4e1580_0 .net "x", 0 0, L_000001710b6fe340;  alias, 1 drivers
v000001710b4e16c0_0 .net "y", 0 0, L_000001710b6feb60;  alias, 1 drivers
v000001710b4e1620_0 .net "z", 0 0, L_000001710b7942a0;  alias, 1 drivers
S_000001710b4fef00 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4fd920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793e40 .functor XOR 1, L_000001710b7942a0, L_000001710b6fefc0, C4<0>, C4<0>;
v000001710b4e2fc0_0 .net "x", 0 0, L_000001710b7942a0;  alias, 1 drivers
v000001710b4e27a0_0 .net "y", 0 0, L_000001710b6fefc0;  alias, 1 drivers
v000001710b4e2f20_0 .net "z", 0 0, L_000001710b793e40;  alias, 1 drivers
S_000001710b4fea50 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4fbe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689cb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b794e00 .functor XOR 1, L_000001710b689cb8, L_000001710b7001e0, C4<0>, C4<0>;
v000001710b4e3380_0 .net "x", 0 0, L_000001710b689cb8;  1 drivers
v000001710b4e31a0_0 .net "y", 0 0, L_000001710b7001e0;  1 drivers
v000001710b4e2ca0_0 .net "z", 0 0, L_000001710b794e00;  1 drivers
S_000001710b4fd2e0 .scope generate, "genblk1[30]" "genblk1[30]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b355b20 .param/l "i" 0 10 21, +C4<011110>;
S_000001710b4fbd00 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4fd2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4e3c40_0 .net "and0", 0 0, L_000001710b7947e0;  1 drivers
v000001710b4e3ec0_0 .net "and1", 0 0, L_000001710b7940e0;  1 drivers
v000001710b4e23e0_0 .net "c", 0 0, L_000001710b6ffb00;  1 drivers
v000001710b4e20c0_0 .net "cout", 0 0, L_000001710b794150;  1 drivers
v000001710b4e2de0_0 .net "x", 0 0, L_000001710b6fe700;  1 drivers
v000001710b4e22a0_0 .net "xor0", 0 0, L_000001710b793c80;  1 drivers
v000001710b4e39c0_0 .net "y", 0 0, L_000001710b6fede0;  1 drivers
v000001710b4e4780_0 .net "z", 0 0, L_000001710b794f50;  1 drivers
S_000001710b501160 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4fbd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7947e0 .functor AND 1, L_000001710b6fe700, L_000001710b6fede0, C4<1>, C4<1>;
v000001710b4e3600_0 .net "x", 0 0, L_000001710b6fe700;  alias, 1 drivers
v000001710b4e4140_0 .net "y", 0 0, L_000001710b6fede0;  alias, 1 drivers
v000001710b4e46e0_0 .net "z", 0 0, L_000001710b7947e0;  alias, 1 drivers
S_000001710b4fc660 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4fbd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7940e0 .functor AND 1, L_000001710b793c80, L_000001710b6ffb00, C4<1>, C4<1>;
v000001710b4e2480_0 .net "x", 0 0, L_000001710b793c80;  alias, 1 drivers
v000001710b4e2160_0 .net "y", 0 0, L_000001710b6ffb00;  alias, 1 drivers
v000001710b4e4320_0 .net "z", 0 0, L_000001710b7940e0;  alias, 1 drivers
S_000001710b500800 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4fbd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b794150 .functor OR 1, L_000001710b7947e0, L_000001710b7940e0, C4<0>, C4<0>;
v000001710b4e4820_0 .net "x", 0 0, L_000001710b7947e0;  alias, 1 drivers
v000001710b4e4500_0 .net "y", 0 0, L_000001710b7940e0;  alias, 1 drivers
v000001710b4e3060_0 .net "z", 0 0, L_000001710b794150;  alias, 1 drivers
S_000001710b4fc020 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4fbd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793c80 .functor XOR 1, L_000001710b6fe700, L_000001710b6fede0, C4<0>, C4<0>;
v000001710b4e3ce0_0 .net "x", 0 0, L_000001710b6fe700;  alias, 1 drivers
v000001710b4e2d40_0 .net "y", 0 0, L_000001710b6fede0;  alias, 1 drivers
v000001710b4e28e0_0 .net "z", 0 0, L_000001710b793c80;  alias, 1 drivers
S_000001710b4fb9e0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4fbd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b794f50 .functor XOR 1, L_000001710b793c80, L_000001710b6ffb00, C4<0>, C4<0>;
v000001710b4e3100_0 .net "x", 0 0, L_000001710b793c80;  alias, 1 drivers
v000001710b4e2980_0 .net "y", 0 0, L_000001710b6ffb00;  alias, 1 drivers
v000001710b4e2200_0 .net "z", 0 0, L_000001710b794f50;  alias, 1 drivers
S_000001710b5004e0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4fd2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689d00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b7944d0 .functor XOR 1, L_000001710b689d00, L_000001710b6fe840, C4<0>, C4<0>;
v000001710b4e2b60_0 .net "x", 0 0, L_000001710b689d00;  1 drivers
v000001710b4e2520_0 .net "y", 0 0, L_000001710b6fe840;  1 drivers
v000001710b4e4640_0 .net "z", 0 0, L_000001710b7944d0;  1 drivers
S_000001710b4ffb80 .scope generate, "genblk1[31]" "genblk1[31]" 10 21, 10 21 0, S_000001710b4b1ee0;
 .timescale 0 0;
P_000001710b355c60 .param/l "i" 0 10 21, +C4<011111>;
S_000001710b500fd0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4ffb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4e4280_0 .net "and0", 0 0, L_000001710b794620;  1 drivers
v000001710b4e40a0_0 .net "and1", 0 0, L_000001710b7949a0;  1 drivers
v000001710b4e43c0_0 .net "c", 0 0, L_000001710b6feca0;  1 drivers
v000001710b4e3880_0 .net "cout", 0 0, L_000001710b7950a0;  1 drivers
v000001710b4e3920_0 .net "x", 0 0, L_000001710b6ff7e0;  1 drivers
v000001710b4e3b00_0 .net "xor0", 0 0, L_000001710b793cf0;  1 drivers
v000001710b4e3ba0_0 .net "y", 0 0, L_000001710b7000a0;  1 drivers
v000001710b4e45a0_0 .net "z", 0 0, L_000001710b794930;  1 drivers
S_000001710b4fc1b0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b500fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b794620 .functor AND 1, L_000001710b6ff7e0, L_000001710b7000a0, C4<1>, C4<1>;
v000001710b4e3740_0 .net "x", 0 0, L_000001710b6ff7e0;  alias, 1 drivers
v000001710b4e3240_0 .net "y", 0 0, L_000001710b7000a0;  alias, 1 drivers
v000001710b4e2a20_0 .net "z", 0 0, L_000001710b794620;  alias, 1 drivers
S_000001710b4fd470 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b500fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7949a0 .functor AND 1, L_000001710b793cf0, L_000001710b6feca0, C4<1>, C4<1>;
v000001710b4e36a0_0 .net "x", 0 0, L_000001710b793cf0;  alias, 1 drivers
v000001710b4e2660_0 .net "y", 0 0, L_000001710b6feca0;  alias, 1 drivers
v000001710b4e2c00_0 .net "z", 0 0, L_000001710b7949a0;  alias, 1 drivers
S_000001710b4fe8c0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b500fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7950a0 .functor OR 1, L_000001710b794620, L_000001710b7949a0, C4<0>, C4<0>;
v000001710b4e37e0_0 .net "x", 0 0, L_000001710b794620;  alias, 1 drivers
v000001710b4e3d80_0 .net "y", 0 0, L_000001710b7949a0;  alias, 1 drivers
v000001710b4e3420_0 .net "z", 0 0, L_000001710b7950a0;  alias, 1 drivers
S_000001710b500990 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b500fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793cf0 .functor XOR 1, L_000001710b6ff7e0, L_000001710b7000a0, C4<0>, C4<0>;
v000001710b4e2700_0 .net "x", 0 0, L_000001710b6ff7e0;  alias, 1 drivers
v000001710b4e4000_0 .net "y", 0 0, L_000001710b7000a0;  alias, 1 drivers
v000001710b4e34c0_0 .net "z", 0 0, L_000001710b793cf0;  alias, 1 drivers
S_000001710b500e40 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b500fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b794930 .functor XOR 1, L_000001710b793cf0, L_000001710b6feca0, C4<0>, C4<0>;
v000001710b4e41e0_0 .net "x", 0 0, L_000001710b793cf0;  alias, 1 drivers
v000001710b4e3f60_0 .net "y", 0 0, L_000001710b6feca0;  alias, 1 drivers
v000001710b4e3a60_0 .net "z", 0 0, L_000001710b794930;  alias, 1 drivers
S_000001710b4fdab0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4ffb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689d48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b794850 .functor XOR 1, L_000001710b689d48, L_000001710b6ff100, C4<0>, C4<0>;
v000001710b4e3e20_0 .net "x", 0 0, L_000001710b689d48;  1 drivers
v000001710b4e5900_0 .net "y", 0 0, L_000001710b6ff100;  1 drivers
v000001710b4e6760_0 .net "z", 0 0, L_000001710b794850;  1 drivers
S_000001710b4fe730 .scope module, "sub0" "full_adder_1bit" 10 18, 5 4 0, S_000001710b4b1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4e4fa0_0 .net "and0", 0 0, L_000001710b7945b0;  1 drivers
v000001710b4e4d20_0 .net "and1", 0 0, L_000001710b793eb0;  1 drivers
L_000001710b689dd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001710b4e4aa0_0 .net "c", 0 0, L_000001710b689dd8;  1 drivers
v000001710b4e4f00_0 .net "cout", 0 0, L_000001710b794070;  1 drivers
v000001710b4e6ee0_0 .net "x", 0 0, L_000001710b6fdee0;  1 drivers
v000001710b4e6da0_0 .net "xor0", 0 0, L_000001710b793dd0;  1 drivers
v000001710b4e5680_0 .net "y", 0 0, L_000001710b6fe8e0;  1 drivers
v000001710b4e6bc0_0 .net "z", 0 0, L_000001710b794e70;  1 drivers
S_000001710b4fc980 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4fe730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7945b0 .functor AND 1, L_000001710b6fdee0, L_000001710b6fe8e0, C4<1>, C4<1>;
v000001710b4e59a0_0 .net "x", 0 0, L_000001710b6fdee0;  alias, 1 drivers
v000001710b4e6c60_0 .net "y", 0 0, L_000001710b6fe8e0;  alias, 1 drivers
v000001710b4e4dc0_0 .net "z", 0 0, L_000001710b7945b0;  alias, 1 drivers
S_000001710b5012f0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4fe730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793eb0 .functor AND 1, L_000001710b793dd0, L_000001710b689dd8, C4<1>, C4<1>;
v000001710b4e5860_0 .net "x", 0 0, L_000001710b793dd0;  alias, 1 drivers
v000001710b4e5a40_0 .net "y", 0 0, L_000001710b689dd8;  alias, 1 drivers
v000001710b4e4960_0 .net "z", 0 0, L_000001710b793eb0;  alias, 1 drivers
S_000001710b4fdc40 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4fe730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b794070 .functor OR 1, L_000001710b7945b0, L_000001710b793eb0, C4<0>, C4<0>;
v000001710b4e5180_0 .net "x", 0 0, L_000001710b7945b0;  alias, 1 drivers
v000001710b4e7020_0 .net "y", 0 0, L_000001710b793eb0;  alias, 1 drivers
v000001710b4e4e60_0 .net "z", 0 0, L_000001710b794070;  alias, 1 drivers
S_000001710b4febe0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4fe730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793dd0 .functor XOR 1, L_000001710b6fdee0, L_000001710b6fe8e0, C4<0>, C4<0>;
v000001710b4e4a00_0 .net "x", 0 0, L_000001710b6fdee0;  alias, 1 drivers
v000001710b4e6d00_0 .net "y", 0 0, L_000001710b6fe8e0;  alias, 1 drivers
v000001710b4e5ae0_0 .net "z", 0 0, L_000001710b793dd0;  alias, 1 drivers
S_000001710b4fddd0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4fe730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b794e70 .functor XOR 1, L_000001710b793dd0, L_000001710b689dd8, C4<0>, C4<0>;
v000001710b4e6a80_0 .net "x", 0 0, L_000001710b793dd0;  alias, 1 drivers
v000001710b4e4c80_0 .net "y", 0 0, L_000001710b689dd8;  alias, 1 drivers
v000001710b4e6300_0 .net "z", 0 0, L_000001710b794e70;  alias, 1 drivers
S_000001710b4fdf60 .scope module, "xor0_map" "xor_gate" 10 16, 8 1 0, S_000001710b4b1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689d90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b793d60 .functor XOR 1, L_000001710b689d90, L_000001710b700140, C4<0>, C4<0>;
v000001710b4e48c0_0 .net "x", 0 0, L_000001710b689d90;  1 drivers
v000001710b4e5b80_0 .net "y", 0 0, L_000001710b700140;  1 drivers
v000001710b4e5400_0 .net "z", 0 0, L_000001710b793d60;  1 drivers
S_000001710b4ffd10 .scope module, "xor32_map" "xor_gate" 10 26, 8 1 0, S_000001710b4b1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689e20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b7941c0 .functor XOR 1, L_000001710b689e20, L_000001710b6fdf80, C4<0>, C4<0>;
v000001710b4e6e40_0 .net "x", 0 0, L_000001710b689e20;  1 drivers
v000001710b4e54a0_0 .net "y", 0 0, L_000001710b6fdf80;  1 drivers
v000001710b4e6b20_0 .net "z", 0 0, L_000001710b7941c0;  alias, 1 drivers
S_000001710b4fc340 .scope module, "xor33_map" "xor_gate" 10 27, 8 1 0, S_000001710b4b1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7953b0 .functor XOR 1, L_000001710b6fe020, L_000001710b6fe5c0, C4<0>, C4<0>;
v000001710b4e5040_0 .net "x", 0 0, L_000001710b6fe020;  1 drivers
v000001710b4e5c20_0 .net "y", 0 0, L_000001710b6fe5c0;  1 drivers
v000001710b4e6800_0 .net "z", 0 0, L_000001710b7953b0;  alias, 1 drivers
S_000001710b4fe0f0 .scope module, "xor0_map" "xor_gate" 9 20, 8 1 0, S_000001710b4b4aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b793f20 .functor XOR 1, L_000001710b7941c0, L_000001710b7953b0, C4<0>, C4<0>;
v000001710b4e5720_0 .net "x", 0 0, L_000001710b7941c0;  alias, 1 drivers
v000001710b4e5220_0 .net "y", 0 0, L_000001710b7953b0;  alias, 1 drivers
v000001710b4e57c0_0 .net "z", 0 0, L_000001710b793f20;  alias, 1 drivers
S_000001710b4fe280 .scope module, "xor1_map" "xor_gate" 9 22, 8 1 0, S_000001710b4b4aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b794230 .functor XOR 1, L_000001710b6fe480, L_000001710b6fdda0, C4<0>, C4<0>;
v000001710b4e52c0_0 .net "x", 0 0, L_000001710b6fe480;  1 drivers
v000001710b4e6440_0 .net "y", 0 0, L_000001710b6fdda0;  1 drivers
v000001710b4e5360_0 .net "z", 0 0, L_000001710b794230;  alias, 1 drivers
S_000001710b4fce30 .scope module, "xor2_map" "xor_gate" 9 24, 8 1 0, S_000001710b4b4aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b794a10 .functor XOR 1, L_000001710b793f20, L_000001710b794230, C4<0>, C4<0>;
v000001710b4e4b40_0 .net "x", 0 0, L_000001710b793f20;  alias, 1 drivers
v000001710b4e6f80_0 .net "y", 0 0, L_000001710b794230;  alias, 1 drivers
v000001710b4e5540_0 .net "z", 0 0, L_000001710b794a10;  1 drivers
S_000001710b500b20 .scope module, "SUB" "SUB_32bit" 3 67, 10 4 0, S_000001710aba4830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x";
    .port_info 1 /INPUT 32 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "z";
    .port_info 4 /OUTPUT 1 "borrow";
    .port_info 5 /OUTPUT 1 "ovf";
v000001710b526160_0 .net "borrow", 0 0, L_000001710b778560;  alias, 1 drivers
L_000001710b688a28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001710b525f80_0 .net "cin", 0 0, L_000001710b688a28;  1 drivers
v000001710b526a20_0 .net "noty", 31 0, L_000001710b6effc0;  1 drivers
v000001710b526d40_0 .net "ovf", 0 0, L_000001710b7778b0;  alias, 1 drivers
v000001710b525620_0 .net "t", 31 0, L_000001710b6ef980;  1 drivers
v000001710b5251c0_0 .net "x", 31 0, o000001710b3d8978;  alias, 0 drivers
v000001710b525b20_0 .net "y", 31 0, v000001710b62f5b0_0;  alias, 1 drivers
v000001710b5256c0_0 .net "z", 31 0, L_000001710b6ef480;  alias, 1 drivers
L_000001710b6ea7a0 .part v000001710b62f5b0_0, 1, 1;
L_000001710b6ec000 .part o000001710b3d8978, 1, 1;
L_000001710b6ea840 .part L_000001710b6effc0, 1, 1;
L_000001710b6ea8e0 .part L_000001710b6ef980, 0, 1;
L_000001710b6eb380 .part v000001710b62f5b0_0, 2, 1;
L_000001710b6eaf20 .part o000001710b3d8978, 2, 1;
L_000001710b6ea980 .part L_000001710b6effc0, 2, 1;
L_000001710b6eaa20 .part L_000001710b6ef980, 1, 1;
L_000001710b6eab60 .part v000001710b62f5b0_0, 3, 1;
L_000001710b6eafc0 .part o000001710b3d8978, 3, 1;
L_000001710b6ebce0 .part L_000001710b6effc0, 3, 1;
L_000001710b6eb060 .part L_000001710b6ef980, 2, 1;
L_000001710b6eb2e0 .part v000001710b62f5b0_0, 4, 1;
L_000001710b6eb4c0 .part o000001710b3d8978, 4, 1;
L_000001710b6eb6a0 .part L_000001710b6effc0, 4, 1;
L_000001710b6eb740 .part L_000001710b6ef980, 3, 1;
L_000001710b6eb7e0 .part v000001710b62f5b0_0, 5, 1;
L_000001710b6eb920 .part o000001710b3d8978, 5, 1;
L_000001710b6eb880 .part L_000001710b6effc0, 5, 1;
L_000001710b6eb9c0 .part L_000001710b6ef980, 4, 1;
L_000001710b6ebb00 .part v000001710b62f5b0_0, 6, 1;
L_000001710b6ebe20 .part o000001710b3d8978, 6, 1;
L_000001710b6ebec0 .part L_000001710b6effc0, 6, 1;
L_000001710b6ec0a0 .part L_000001710b6ef980, 5, 1;
L_000001710b6eca00 .part v000001710b62f5b0_0, 7, 1;
L_000001710b6edfe0 .part o000001710b3d8978, 7, 1;
L_000001710b6ee300 .part L_000001710b6effc0, 7, 1;
L_000001710b6ee1c0 .part L_000001710b6ef980, 6, 1;
L_000001710b6ecf00 .part v000001710b62f5b0_0, 8, 1;
L_000001710b6eea80 .part o000001710b3d8978, 8, 1;
L_000001710b6ec6e0 .part L_000001710b6effc0, 8, 1;
L_000001710b6ee760 .part L_000001710b6ef980, 7, 1;
L_000001710b6ecbe0 .part v000001710b62f5b0_0, 9, 1;
L_000001710b6edd60 .part o000001710b3d8978, 9, 1;
L_000001710b6ede00 .part L_000001710b6effc0, 9, 1;
L_000001710b6ec640 .part L_000001710b6ef980, 8, 1;
L_000001710b6ed360 .part v000001710b62f5b0_0, 10, 1;
L_000001710b6ed5e0 .part o000001710b3d8978, 10, 1;
L_000001710b6ed7c0 .part L_000001710b6effc0, 10, 1;
L_000001710b6ec320 .part L_000001710b6ef980, 9, 1;
L_000001710b6edb80 .part v000001710b62f5b0_0, 11, 1;
L_000001710b6ee440 .part o000001710b3d8978, 11, 1;
L_000001710b6ec500 .part L_000001710b6effc0, 11, 1;
L_000001710b6ed400 .part L_000001710b6ef980, 10, 1;
L_000001710b6ecd20 .part v000001710b62f5b0_0, 12, 1;
L_000001710b6ed2c0 .part o000001710b3d8978, 12, 1;
L_000001710b6ed860 .part L_000001710b6effc0, 12, 1;
L_000001710b6ec3c0 .part L_000001710b6ef980, 11, 1;
L_000001710b6ec8c0 .part v000001710b62f5b0_0, 13, 1;
L_000001710b6ee9e0 .part o000001710b3d8978, 13, 1;
L_000001710b6ed900 .part L_000001710b6effc0, 13, 1;
L_000001710b6ec460 .part L_000001710b6ef980, 12, 1;
L_000001710b6ece60 .part v000001710b62f5b0_0, 14, 1;
L_000001710b6ed040 .part o000001710b3d8978, 14, 1;
L_000001710b6ec5a0 .part L_000001710b6effc0, 14, 1;
L_000001710b6ec780 .part L_000001710b6ef980, 13, 1;
L_000001710b6ecc80 .part v000001710b62f5b0_0, 15, 1;
L_000001710b6ed4a0 .part o000001710b3d8978, 15, 1;
L_000001710b6ee8a0 .part L_000001710b6effc0, 15, 1;
L_000001710b6ec820 .part L_000001710b6ef980, 14, 1;
L_000001710b6ed680 .part v000001710b62f5b0_0, 16, 1;
L_000001710b6ecfa0 .part o000001710b3d8978, 16, 1;
L_000001710b6ec960 .part L_000001710b6effc0, 16, 1;
L_000001710b6ecaa0 .part L_000001710b6ef980, 15, 1;
L_000001710b6ecb40 .part v000001710b62f5b0_0, 17, 1;
L_000001710b6ecdc0 .part o000001710b3d8978, 17, 1;
L_000001710b6ee3a0 .part L_000001710b6effc0, 17, 1;
L_000001710b6ed0e0 .part L_000001710b6ef980, 16, 1;
L_000001710b6ed180 .part v000001710b62f5b0_0, 18, 1;
L_000001710b6ed220 .part o000001710b3d8978, 18, 1;
L_000001710b6ed540 .part L_000001710b6effc0, 18, 1;
L_000001710b6ed720 .part L_000001710b6ef980, 17, 1;
L_000001710b6ed9a0 .part v000001710b62f5b0_0, 19, 1;
L_000001710b6eda40 .part o000001710b3d8978, 19, 1;
L_000001710b6edae0 .part L_000001710b6effc0, 19, 1;
L_000001710b6edc20 .part L_000001710b6ef980, 18, 1;
L_000001710b6ee4e0 .part v000001710b62f5b0_0, 20, 1;
L_000001710b6edcc0 .part o000001710b3d8978, 20, 1;
L_000001710b6edea0 .part L_000001710b6effc0, 20, 1;
L_000001710b6ee580 .part L_000001710b6ef980, 19, 1;
L_000001710b6edf40 .part v000001710b62f5b0_0, 21, 1;
L_000001710b6ee080 .part o000001710b3d8978, 21, 1;
L_000001710b6ee120 .part L_000001710b6effc0, 21, 1;
L_000001710b6ee260 .part L_000001710b6ef980, 20, 1;
L_000001710b6ee620 .part v000001710b62f5b0_0, 22, 1;
L_000001710b6ee6c0 .part o000001710b3d8978, 22, 1;
L_000001710b6ee800 .part L_000001710b6effc0, 22, 1;
L_000001710b6ee940 .part L_000001710b6ef980, 21, 1;
L_000001710b6efd40 .part v000001710b62f5b0_0, 23, 1;
L_000001710b6f10a0 .part o000001710b3d8978, 23, 1;
L_000001710b6eeee0 .part L_000001710b6effc0, 23, 1;
L_000001710b6f04c0 .part L_000001710b6ef980, 22, 1;
L_000001710b6f1280 .part v000001710b62f5b0_0, 24, 1;
L_000001710b6ef8e0 .part o000001710b3d8978, 24, 1;
L_000001710b6eeda0 .part L_000001710b6effc0, 24, 1;
L_000001710b6ef2a0 .part L_000001710b6ef980, 23, 1;
L_000001710b6f02e0 .part v000001710b62f5b0_0, 25, 1;
L_000001710b6ef200 .part o000001710b3d8978, 25, 1;
L_000001710b6eee40 .part L_000001710b6effc0, 25, 1;
L_000001710b6eec60 .part L_000001710b6ef980, 24, 1;
L_000001710b6ef700 .part v000001710b62f5b0_0, 26, 1;
L_000001710b6efde0 .part o000001710b3d8978, 26, 1;
L_000001710b6f0100 .part L_000001710b6effc0, 26, 1;
L_000001710b6efe80 .part L_000001710b6ef980, 25, 1;
L_000001710b6efb60 .part v000001710b62f5b0_0, 27, 1;
L_000001710b6f01a0 .part o000001710b3d8978, 27, 1;
L_000001710b6ef3e0 .part L_000001710b6effc0, 27, 1;
L_000001710b6f1140 .part L_000001710b6ef980, 26, 1;
L_000001710b6ef340 .part v000001710b62f5b0_0, 28, 1;
L_000001710b6f06a0 .part o000001710b3d8978, 28, 1;
L_000001710b6efc00 .part L_000001710b6effc0, 28, 1;
L_000001710b6eed00 .part L_000001710b6ef980, 27, 1;
L_000001710b6eef80 .part v000001710b62f5b0_0, 29, 1;
L_000001710b6ef520 .part o000001710b3d8978, 29, 1;
L_000001710b6f0380 .part L_000001710b6effc0, 29, 1;
L_000001710b6f0560 .part L_000001710b6ef980, 28, 1;
L_000001710b6f0740 .part v000001710b62f5b0_0, 30, 1;
L_000001710b6eeb20 .part o000001710b3d8978, 30, 1;
L_000001710b6efa20 .part L_000001710b6effc0, 30, 1;
L_000001710b6f0ba0 .part L_000001710b6ef980, 29, 1;
L_000001710b6eebc0 .part v000001710b62f5b0_0, 31, 1;
L_000001710b6f11e0 .part o000001710b3d8978, 31, 1;
L_000001710b6f09c0 .part L_000001710b6effc0, 31, 1;
L_000001710b6ef020 .part L_000001710b6ef980, 30, 1;
L_000001710b6eff20 .part v000001710b62f5b0_0, 0, 1;
LS_000001710b6effc0_0_0 .concat8 [ 1 1 1 1], L_000001710b777920, L_000001710b75b5d0, L_000001710b75b870, L_000001710b75bc60;
LS_000001710b6effc0_0_4 .concat8 [ 1 1 1 1], L_000001710b75bf70, L_000001710b75c130, L_000001710b75b9c0, L_000001710b773860;
LS_000001710b6effc0_0_8 .concat8 [ 1 1 1 1], L_000001710b774740, L_000001710b773fd0, L_000001710b7740b0, L_000001710b7739b0;
LS_000001710b6effc0_0_12 .concat8 [ 1 1 1 1], L_000001710b773b00, L_000001710b773e10, L_000001710b774890, L_000001710b774430;
LS_000001710b6effc0_0_16 .concat8 [ 1 1 1 1], L_000001710b774dd0, L_000001710b776420, L_000001710b7761f0, L_000001710b776260;
LS_000001710b6effc0_0_20 .concat8 [ 1 1 1 1], L_000001710b775fc0, L_000001710b775460, L_000001710b776570, L_000001710b775700;
LS_000001710b6effc0_0_24 .concat8 [ 1 1 1 1], L_000001710b7757e0, L_000001710b775000, L_000001710b776650, L_000001710b775150;
LS_000001710b6effc0_0_28 .concat8 [ 1 1 1 1], L_000001710b7770d0, L_000001710b778170, L_000001710b776ce0, L_000001710b777220;
LS_000001710b6effc0_1_0 .concat8 [ 4 4 4 4], LS_000001710b6effc0_0_0, LS_000001710b6effc0_0_4, LS_000001710b6effc0_0_8, LS_000001710b6effc0_0_12;
LS_000001710b6effc0_1_4 .concat8 [ 4 4 4 4], LS_000001710b6effc0_0_16, LS_000001710b6effc0_0_20, LS_000001710b6effc0_0_24, LS_000001710b6effc0_0_28;
L_000001710b6effc0 .concat8 [ 16 16 0 0], LS_000001710b6effc0_1_0, LS_000001710b6effc0_1_4;
L_000001710b6ef0c0 .part o000001710b3d8978, 0, 1;
L_000001710b6ef160 .part L_000001710b6effc0, 0, 1;
LS_000001710b6ef480_0_0 .concat8 [ 1 1 1 1], L_000001710b777760, L_000001710b75baa0, L_000001710b75b950, L_000001710b75bd40;
LS_000001710b6ef480_0_4 .concat8 [ 1 1 1 1], L_000001710b75b6b0, L_000001710b75c050, L_000001710b774e40, L_000001710b7749e0;
LS_000001710b6ef480_0_8 .concat8 [ 1 1 1 1], L_000001710b773be0, L_000001710b774a50, L_000001710b773940, L_000001710b774eb0;
LS_000001710b6ef480_0_12 .concat8 [ 1 1 1 1], L_000001710b773630, L_000001710b773710, L_000001710b774820, L_000001710b774510;
LS_000001710b6ef480_0_16 .concat8 [ 1 1 1 1], L_000001710b774900, L_000001710b775540, L_000001710b775380, L_000001710b775d20;
LS_000001710b6ef480_0_20 .concat8 [ 1 1 1 1], L_000001710b776030, L_000001710b775930, L_000001710b775690, L_000001710b774f20;
LS_000001710b6ef480_0_24 .concat8 [ 1 1 1 1], L_000001710b7762d0, L_000001710b776340, L_000001710b7750e0, L_000001710b775230;
LS_000001710b6ef480_0_28 .concat8 [ 1 1 1 1], L_000001710b776ff0, L_000001710b7784f0, L_000001710b777140, L_000001710b777ae0;
LS_000001710b6ef480_1_0 .concat8 [ 4 4 4 4], LS_000001710b6ef480_0_0, LS_000001710b6ef480_0_4, LS_000001710b6ef480_0_8, LS_000001710b6ef480_0_12;
LS_000001710b6ef480_1_4 .concat8 [ 4 4 4 4], LS_000001710b6ef480_0_16, LS_000001710b6ef480_0_20, LS_000001710b6ef480_0_24, LS_000001710b6ef480_0_28;
L_000001710b6ef480 .concat8 [ 16 16 0 0], LS_000001710b6ef480_1_0, LS_000001710b6ef480_1_4;
LS_000001710b6ef980_0_0 .concat8 [ 1 1 1 1], L_000001710b7777d0, L_000001710b75c360, L_000001710b75b560, L_000001710b75c2f0;
LS_000001710b6ef980_0_4 .concat8 [ 1 1 1 1], L_000001710b75b720, L_000001710b75c0c0, L_000001710b773d30, L_000001710b773400;
LS_000001710b6ef980_0_8 .concat8 [ 1 1 1 1], L_000001710b774970, L_000001710b773780, L_000001710b773470, L_000001710b774120;
LS_000001710b6ef980_0_12 .concat8 [ 1 1 1 1], L_000001710b774200, L_000001710b774ba0, L_000001710b7743c0, L_000001710b774660;
LS_000001710b6ef980_0_16 .concat8 [ 1 1 1 1], L_000001710b776ab0, L_000001710b7766c0, L_000001710b775f50, L_000001710b775620;
LS_000001710b6ef980_0_20 .concat8 [ 1 1 1 1], L_000001710b7760a0, L_000001710b776180, L_000001710b775af0, L_000001710b776110;
LS_000001710b6ef980_0_24 .concat8 [ 1 1 1 1], L_000001710b775b60, L_000001710b7765e0, L_000001710b776880, L_000001710b778410;
LS_000001710b6ef980_0_28 .concat8 [ 1 1 1 1], L_000001710b777680, L_000001710b777060, L_000001710b7771b0, L_000001710b777ed0;
LS_000001710b6ef980_1_0 .concat8 [ 4 4 4 4], LS_000001710b6ef980_0_0, LS_000001710b6ef980_0_4, LS_000001710b6ef980_0_8, LS_000001710b6ef980_0_12;
LS_000001710b6ef980_1_4 .concat8 [ 4 4 4 4], LS_000001710b6ef980_0_16, LS_000001710b6ef980_0_20, LS_000001710b6ef980_0_24, LS_000001710b6ef980_0_28;
L_000001710b6ef980 .concat8 [ 16 16 0 0], LS_000001710b6ef980_1_0, LS_000001710b6ef980_1_4;
L_000001710b6ef5c0 .part L_000001710b6ef980, 31, 1;
L_000001710b6ef660 .part L_000001710b6ef980, 31, 1;
L_000001710b6f07e0 .part L_000001710b6ef980, 30, 1;
S_000001710b4fcb10 .scope generate, "genblk1[1]" "genblk1[1]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b357120 .param/l "i" 0 10 21, +C4<01>;
S_000001710b4ffea0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4fcb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4e9140_0 .net "and0", 0 0, L_000001710b75bbf0;  1 drivers
v000001710b4e8740_0 .net "and1", 0 0, L_000001710b75be90;  1 drivers
v000001710b4e7ca0_0 .net "c", 0 0, L_000001710b6ea8e0;  1 drivers
v000001710b4e72a0_0 .net "cout", 0 0, L_000001710b75c360;  1 drivers
v000001710b4e77a0_0 .net "x", 0 0, L_000001710b6ec000;  1 drivers
v000001710b4e8380_0 .net "xor0", 0 0, L_000001710b75ba30;  1 drivers
v000001710b4e9000_0 .net "y", 0 0, L_000001710b6ea840;  1 drivers
v000001710b4e78e0_0 .net "z", 0 0, L_000001710b75baa0;  1 drivers
S_000001710b4fcfc0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4ffea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75bbf0 .functor AND 1, L_000001710b6ec000, L_000001710b6ea840, C4<1>, C4<1>;
v000001710b4e6940_0 .net "x", 0 0, L_000001710b6ec000;  alias, 1 drivers
v000001710b4e6620_0 .net "y", 0 0, L_000001710b6ea840;  alias, 1 drivers
v000001710b4e7b60_0 .net "z", 0 0, L_000001710b75bbf0;  alias, 1 drivers
S_000001710b4fc7f0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4ffea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75be90 .functor AND 1, L_000001710b75ba30, L_000001710b6ea8e0, C4<1>, C4<1>;
v000001710b4e9780_0 .net "x", 0 0, L_000001710b75ba30;  alias, 1 drivers
v000001710b4e7700_0 .net "y", 0 0, L_000001710b6ea8e0;  alias, 1 drivers
v000001710b4e7200_0 .net "z", 0 0, L_000001710b75be90;  alias, 1 drivers
S_000001710b4ff860 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4ffea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75c360 .functor OR 1, L_000001710b75bbf0, L_000001710b75be90, C4<0>, C4<0>;
v000001710b4e7980_0 .net "x", 0 0, L_000001710b75bbf0;  alias, 1 drivers
v000001710b4e82e0_0 .net "y", 0 0, L_000001710b75be90;  alias, 1 drivers
v000001710b4e7de0_0 .net "z", 0 0, L_000001710b75c360;  alias, 1 drivers
S_000001710b4fcca0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4ffea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75ba30 .functor XOR 1, L_000001710b6ec000, L_000001710b6ea840, C4<0>, C4<0>;
v000001710b4e9320_0 .net "x", 0 0, L_000001710b6ec000;  alias, 1 drivers
v000001710b4e9280_0 .net "y", 0 0, L_000001710b6ea840;  alias, 1 drivers
v000001710b4e9820_0 .net "z", 0 0, L_000001710b75ba30;  alias, 1 drivers
S_000001710b4fe410 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4ffea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75baa0 .functor XOR 1, L_000001710b75ba30, L_000001710b6ea8e0, C4<0>, C4<0>;
v000001710b4e7c00_0 .net "x", 0 0, L_000001710b75ba30;  alias, 1 drivers
v000001710b4e8ec0_0 .net "y", 0 0, L_000001710b6ea8e0;  alias, 1 drivers
v000001710b4e7a20_0 .net "z", 0 0, L_000001710b75baa0;  alias, 1 drivers
S_000001710b4fed70 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4fcb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b75b5d0 .functor XOR 1, L_000001710b688098, L_000001710b6ea7a0, C4<0>, C4<0>;
v000001710b4e8a60_0 .net "x", 0 0, L_000001710b688098;  1 drivers
v000001710b4e8920_0 .net "y", 0 0, L_000001710b6ea7a0;  1 drivers
v000001710b4e70c0_0 .net "z", 0 0, L_000001710b75b5d0;  1 drivers
S_000001710b4ff090 .scope generate, "genblk1[2]" "genblk1[2]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b3561a0 .param/l "i" 0 10 21, +C4<010>;
S_000001710b4fe5a0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b4ff090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4e8b00_0 .net "and0", 0 0, L_000001710b75b4f0;  1 drivers
v000001710b4e7480_0 .net "and1", 0 0, L_000001710b75c3d0;  1 drivers
v000001710b4e8ba0_0 .net "c", 0 0, L_000001710b6eaa20;  1 drivers
v000001710b4e8100_0 .net "cout", 0 0, L_000001710b75b560;  1 drivers
v000001710b4e9640_0 .net "x", 0 0, L_000001710b6eaf20;  1 drivers
v000001710b4e8c40_0 .net "xor0", 0 0, L_000001710b75bf00;  1 drivers
v000001710b4e87e0_0 .net "y", 0 0, L_000001710b6ea980;  1 drivers
v000001710b4e96e0_0 .net "z", 0 0, L_000001710b75b950;  1 drivers
S_000001710b500cb0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b4fe5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75b4f0 .functor AND 1, L_000001710b6eaf20, L_000001710b6ea980, C4<1>, C4<1>;
v000001710b4e7160_0 .net "x", 0 0, L_000001710b6eaf20;  alias, 1 drivers
v000001710b4e7fc0_0 .net "y", 0 0, L_000001710b6ea980;  alias, 1 drivers
v000001710b4e93c0_0 .net "z", 0 0, L_000001710b75b4f0;  alias, 1 drivers
S_000001710b4ff220 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b4fe5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75c3d0 .functor AND 1, L_000001710b75bf00, L_000001710b6eaa20, C4<1>, C4<1>;
v000001710b4e8880_0 .net "x", 0 0, L_000001710b75bf00;  alias, 1 drivers
v000001710b4e7520_0 .net "y", 0 0, L_000001710b6eaa20;  alias, 1 drivers
v000001710b4e95a0_0 .net "z", 0 0, L_000001710b75c3d0;  alias, 1 drivers
S_000001710b4ff3b0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b4fe5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75b560 .functor OR 1, L_000001710b75b4f0, L_000001710b75c3d0, C4<0>, C4<0>;
v000001710b4e9460_0 .net "x", 0 0, L_000001710b75b4f0;  alias, 1 drivers
v000001710b4e7340_0 .net "y", 0 0, L_000001710b75c3d0;  alias, 1 drivers
v000001710b4e7ac0_0 .net "z", 0 0, L_000001710b75b560;  alias, 1 drivers
S_000001710b4ff9f0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b4fe5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75bf00 .functor XOR 1, L_000001710b6eaf20, L_000001710b6ea980, C4<0>, C4<0>;
v000001710b4e9500_0 .net "x", 0 0, L_000001710b6eaf20;  alias, 1 drivers
v000001710b4e89c0_0 .net "y", 0 0, L_000001710b6ea980;  alias, 1 drivers
v000001710b4e73e0_0 .net "z", 0 0, L_000001710b75bf00;  alias, 1 drivers
S_000001710b500030 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b4fe5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75b950 .functor XOR 1, L_000001710b75bf00, L_000001710b6eaa20, C4<0>, C4<0>;
v000001710b4e7d40_0 .net "x", 0 0, L_000001710b75bf00;  alias, 1 drivers
v000001710b4e8420_0 .net "y", 0 0, L_000001710b6eaa20;  alias, 1 drivers
v000001710b4e7e80_0 .net "z", 0 0, L_000001710b75b950;  alias, 1 drivers
S_000001710b5001c0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b4ff090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6880e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b75b870 .functor XOR 1, L_000001710b6880e0, L_000001710b6eb380, C4<0>, C4<0>;
v000001710b4e75c0_0 .net "x", 0 0, L_000001710b6880e0;  1 drivers
v000001710b4e7f20_0 .net "y", 0 0, L_000001710b6eb380;  1 drivers
v000001710b4e86a0_0 .net "z", 0 0, L_000001710b75b870;  1 drivers
S_000001710b500350 .scope generate, "genblk1[3]" "genblk1[3]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b356360 .param/l "i" 0 10 21, +C4<011>;
S_000001710b500670 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b500350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4ea2c0_0 .net "and0", 0 0, L_000001710b75bdb0;  1 drivers
v000001710b4e9e60_0 .net "and1", 0 0, L_000001710b75c210;  1 drivers
v000001710b4e9c80_0 .net "c", 0 0, L_000001710b6eb060;  1 drivers
v000001710b4ea0e0_0 .net "cout", 0 0, L_000001710b75c2f0;  1 drivers
v000001710b4e9d20_0 .net "x", 0 0, L_000001710b6eafc0;  1 drivers
v000001710b4e9aa0_0 .net "xor0", 0 0, L_000001710b75bcd0;  1 drivers
v000001710b4eb440_0 .net "y", 0 0, L_000001710b6ebce0;  1 drivers
v000001710b4e9dc0_0 .net "z", 0 0, L_000001710b75bd40;  1 drivers
S_000001710b4fb080 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b500670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75bdb0 .functor AND 1, L_000001710b6eafc0, L_000001710b6ebce0, C4<1>, C4<1>;
v000001710b4e8ce0_0 .net "x", 0 0, L_000001710b6eafc0;  alias, 1 drivers
v000001710b4e8f60_0 .net "y", 0 0, L_000001710b6ebce0;  alias, 1 drivers
v000001710b4e7660_0 .net "z", 0 0, L_000001710b75bdb0;  alias, 1 drivers
S_000001710b4fb210 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b500670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75c210 .functor AND 1, L_000001710b75bcd0, L_000001710b6eb060, C4<1>, C4<1>;
v000001710b4e7840_0 .net "x", 0 0, L_000001710b75bcd0;  alias, 1 drivers
v000001710b4e8060_0 .net "y", 0 0, L_000001710b6eb060;  alias, 1 drivers
v000001710b4e81a0_0 .net "z", 0 0, L_000001710b75c210;  alias, 1 drivers
S_000001710b4fb530 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b500670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75c2f0 .functor OR 1, L_000001710b75bdb0, L_000001710b75c210, C4<0>, C4<0>;
v000001710b4e8240_0 .net "x", 0 0, L_000001710b75bdb0;  alias, 1 drivers
v000001710b4e84c0_0 .net "y", 0 0, L_000001710b75c210;  alias, 1 drivers
v000001710b4e8d80_0 .net "z", 0 0, L_000001710b75c2f0;  alias, 1 drivers
S_000001710b4fb850 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b500670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75bcd0 .functor XOR 1, L_000001710b6eafc0, L_000001710b6ebce0, C4<0>, C4<0>;
v000001710b4e91e0_0 .net "x", 0 0, L_000001710b6eafc0;  alias, 1 drivers
v000001710b4e8e20_0 .net "y", 0 0, L_000001710b6ebce0;  alias, 1 drivers
v000001710b4e8560_0 .net "z", 0 0, L_000001710b75bcd0;  alias, 1 drivers
S_000001710b501930 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b500670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75bd40 .functor XOR 1, L_000001710b75bcd0, L_000001710b6eb060, C4<0>, C4<0>;
v000001710b4e8600_0 .net "x", 0 0, L_000001710b75bcd0;  alias, 1 drivers
v000001710b4e90a0_0 .net "y", 0 0, L_000001710b6eb060;  alias, 1 drivers
v000001710b4e9960_0 .net "z", 0 0, L_000001710b75bd40;  alias, 1 drivers
S_000001710b502a60 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b500350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b75bc60 .functor XOR 1, L_000001710b688128, L_000001710b6eab60, C4<0>, C4<0>;
v000001710b4e9a00_0 .net "x", 0 0, L_000001710b688128;  1 drivers
v000001710b4ea7c0_0 .net "y", 0 0, L_000001710b6eab60;  1 drivers
v000001710b4ebbc0_0 .net "z", 0 0, L_000001710b75bc60;  1 drivers
S_000001710b501ac0 .scope generate, "genblk1[4]" "genblk1[4]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b356ba0 .param/l "i" 0 10 21, +C4<0100>;
S_000001710b5028d0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b501ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4e9f00_0 .net "and0", 0 0, L_000001710b75b640;  1 drivers
v000001710b4ea5e0_0 .net "and1", 0 0, L_000001710b75be20;  1 drivers
v000001710b4eaea0_0 .net "c", 0 0, L_000001710b6eb740;  1 drivers
v000001710b4ea040_0 .net "cout", 0 0, L_000001710b75b720;  1 drivers
v000001710b4ea180_0 .net "x", 0 0, L_000001710b6eb4c0;  1 drivers
v000001710b4eb260_0 .net "xor0", 0 0, L_000001710b75bfe0;  1 drivers
v000001710b4ebd00_0 .net "y", 0 0, L_000001710b6eb6a0;  1 drivers
v000001710b4e9b40_0 .net "z", 0 0, L_000001710b75b6b0;  1 drivers
S_000001710b502bf0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5028d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75b640 .functor AND 1, L_000001710b6eb4c0, L_000001710b6eb6a0, C4<1>, C4<1>;
v000001710b4eba80_0 .net "x", 0 0, L_000001710b6eb4c0;  alias, 1 drivers
v000001710b4eb6c0_0 .net "y", 0 0, L_000001710b6eb6a0;  alias, 1 drivers
v000001710b4ebb20_0 .net "z", 0 0, L_000001710b75b640;  alias, 1 drivers
S_000001710b502d80 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5028d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75be20 .functor AND 1, L_000001710b75bfe0, L_000001710b6eb740, C4<1>, C4<1>;
v000001710b4eac20_0 .net "x", 0 0, L_000001710b75bfe0;  alias, 1 drivers
v000001710b4eb1c0_0 .net "y", 0 0, L_000001710b6eb740;  alias, 1 drivers
v000001710b4eb9e0_0 .net "z", 0 0, L_000001710b75be20;  alias, 1 drivers
S_000001710b501de0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5028d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75b720 .functor OR 1, L_000001710b75b640, L_000001710b75be20, C4<0>, C4<0>;
v000001710b4eb760_0 .net "x", 0 0, L_000001710b75b640;  alias, 1 drivers
v000001710b4eaa40_0 .net "y", 0 0, L_000001710b75be20;  alias, 1 drivers
v000001710b4eaae0_0 .net "z", 0 0, L_000001710b75b720;  alias, 1 drivers
S_000001710b501c50 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5028d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75bfe0 .functor XOR 1, L_000001710b6eb4c0, L_000001710b6eb6a0, C4<0>, C4<0>;
v000001710b4ead60_0 .net "x", 0 0, L_000001710b6eb4c0;  alias, 1 drivers
v000001710b4ea720_0 .net "y", 0 0, L_000001710b6eb6a0;  alias, 1 drivers
v000001710b4e9fa0_0 .net "z", 0 0, L_000001710b75bfe0;  alias, 1 drivers
S_000001710b501f70 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5028d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75b6b0 .functor XOR 1, L_000001710b75bfe0, L_000001710b6eb740, C4<0>, C4<0>;
v000001710b4ebc60_0 .net "x", 0 0, L_000001710b75bfe0;  alias, 1 drivers
v000001710b4eab80_0 .net "y", 0 0, L_000001710b6eb740;  alias, 1 drivers
v000001710b4ea9a0_0 .net "z", 0 0, L_000001710b75b6b0;  alias, 1 drivers
S_000001710b501480 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b501ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b75bf70 .functor XOR 1, L_000001710b688170, L_000001710b6eb2e0, C4<0>, C4<0>;
v000001710b4ea860_0 .net "x", 0 0, L_000001710b688170;  1 drivers
v000001710b4ea900_0 .net "y", 0 0, L_000001710b6eb2e0;  1 drivers
v000001710b4e9be0_0 .net "z", 0 0, L_000001710b75bf70;  1 drivers
S_000001710b502100 .scope generate, "genblk1[5]" "genblk1[5]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b356720 .param/l "i" 0 10 21, +C4<0101>;
S_000001710b501610 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b502100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4eafe0_0 .net "and0", 0 0, L_000001710b75c1a0;  1 drivers
v000001710b4ebee0_0 .net "and1", 0 0, L_000001710b75b8e0;  1 drivers
v000001710b4ebf80_0 .net "c", 0 0, L_000001710b6eb9c0;  1 drivers
v000001710b4ea680_0 .net "cout", 0 0, L_000001710b75c0c0;  1 drivers
v000001710b4eb120_0 .net "x", 0 0, L_000001710b6eb920;  1 drivers
v000001710b4eb3a0_0 .net "xor0", 0 0, L_000001710b75c280;  1 drivers
v000001710b4e98c0_0 .net "y", 0 0, L_000001710b6eb880;  1 drivers
v000001710b4eb580_0 .net "z", 0 0, L_000001710b75c050;  1 drivers
S_000001710b5017a0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b501610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75c1a0 .functor AND 1, L_000001710b6eb920, L_000001710b6eb880, C4<1>, C4<1>;
v000001710b4eb080_0 .net "x", 0 0, L_000001710b6eb920;  alias, 1 drivers
v000001710b4eae00_0 .net "y", 0 0, L_000001710b6eb880;  alias, 1 drivers
v000001710b4eb940_0 .net "z", 0 0, L_000001710b75c1a0;  alias, 1 drivers
S_000001710b502290 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b501610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75b8e0 .functor AND 1, L_000001710b75c280, L_000001710b6eb9c0, C4<1>, C4<1>;
v000001710b4ea220_0 .net "x", 0 0, L_000001710b75c280;  alias, 1 drivers
v000001710b4ea360_0 .net "y", 0 0, L_000001710b6eb9c0;  alias, 1 drivers
v000001710b4ea400_0 .net "z", 0 0, L_000001710b75b8e0;  alias, 1 drivers
S_000001710b5025b0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b501610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75c0c0 .functor OR 1, L_000001710b75c1a0, L_000001710b75b8e0, C4<0>, C4<0>;
v000001710b4ebda0_0 .net "x", 0 0, L_000001710b75c1a0;  alias, 1 drivers
v000001710b4ec020_0 .net "y", 0 0, L_000001710b75b8e0;  alias, 1 drivers
v000001710b4ebe40_0 .net "z", 0 0, L_000001710b75c0c0;  alias, 1 drivers
S_000001710b502420 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b501610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75c280 .functor XOR 1, L_000001710b6eb920, L_000001710b6eb880, C4<0>, C4<0>;
v000001710b4eb300_0 .net "x", 0 0, L_000001710b6eb920;  alias, 1 drivers
v000001710b4eb4e0_0 .net "y", 0 0, L_000001710b6eb880;  alias, 1 drivers
v000001710b4ea540_0 .net "z", 0 0, L_000001710b75c280;  alias, 1 drivers
S_000001710b502740 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b501610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b75c050 .functor XOR 1, L_000001710b75c280, L_000001710b6eb9c0, C4<0>, C4<0>;
v000001710b4eaf40_0 .net "x", 0 0, L_000001710b75c280;  alias, 1 drivers
v000001710b4eacc0_0 .net "y", 0 0, L_000001710b6eb9c0;  alias, 1 drivers
v000001710b4ea4a0_0 .net "z", 0 0, L_000001710b75c050;  alias, 1 drivers
S_000001710b505620 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b502100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6881b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b75c130 .functor XOR 1, L_000001710b6881b8, L_000001710b6eb7e0, C4<0>, C4<0>;
v000001710b4eb620_0 .net "x", 0 0, L_000001710b6881b8;  1 drivers
v000001710b4eb800_0 .net "y", 0 0, L_000001710b6eb7e0;  1 drivers
v000001710b4eb8a0_0 .net "z", 0 0, L_000001710b75c130;  1 drivers
S_000001710b5057b0 .scope generate, "genblk1[6]" "genblk1[6]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b356fa0 .param/l "i" 0 10 21, +C4<0110>;
S_000001710b505ad0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5057b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4ec160_0 .net "and0", 0 0, L_000001710b773da0;  1 drivers
v000001710b4ee320_0 .net "and1", 0 0, L_000001710b773e80;  1 drivers
v000001710b4ee500_0 .net "c", 0 0, L_000001710b6ec0a0;  1 drivers
v000001710b4ee3c0_0 .net "cout", 0 0, L_000001710b773d30;  1 drivers
v000001710b4ec660_0 .net "x", 0 0, L_000001710b6ebe20;  1 drivers
v000001710b4ed560_0 .net "xor0", 0 0, L_000001710b773ef0;  1 drivers
v000001710b4ee820_0 .net "y", 0 0, L_000001710b6ebec0;  1 drivers
v000001710b4ecb60_0 .net "z", 0 0, L_000001710b774e40;  1 drivers
S_000001710b508690 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b505ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b773da0 .functor AND 1, L_000001710b6ebe20, L_000001710b6ebec0, C4<1>, C4<1>;
v000001710b4edf60_0 .net "x", 0 0, L_000001710b6ebe20;  alias, 1 drivers
v000001710b4ed9c0_0 .net "y", 0 0, L_000001710b6ebec0;  alias, 1 drivers
v000001710b4eca20_0 .net "z", 0 0, L_000001710b773da0;  alias, 1 drivers
S_000001710b507ba0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b505ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b773e80 .functor AND 1, L_000001710b773ef0, L_000001710b6ec0a0, C4<1>, C4<1>;
v000001710b4ec3e0_0 .net "x", 0 0, L_000001710b773ef0;  alias, 1 drivers
v000001710b4ec7a0_0 .net "y", 0 0, L_000001710b6ec0a0;  alias, 1 drivers
v000001710b4ed240_0 .net "z", 0 0, L_000001710b773e80;  alias, 1 drivers
S_000001710b506f20 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b505ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b773d30 .functor OR 1, L_000001710b773da0, L_000001710b773e80, C4<0>, C4<0>;
v000001710b4eda60_0 .net "x", 0 0, L_000001710b773da0;  alias, 1 drivers
v000001710b4ee780_0 .net "y", 0 0, L_000001710b773e80;  alias, 1 drivers
v000001710b4ecac0_0 .net "z", 0 0, L_000001710b773d30;  alias, 1 drivers
S_000001710b505c60 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b505ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b773ef0 .functor XOR 1, L_000001710b6ebe20, L_000001710b6ebec0, C4<0>, C4<0>;
v000001710b4ed6a0_0 .net "x", 0 0, L_000001710b6ebe20;  alias, 1 drivers
v000001710b4ed2e0_0 .net "y", 0 0, L_000001710b6ebec0;  alias, 1 drivers
v000001710b4ed920_0 .net "z", 0 0, L_000001710b773ef0;  alias, 1 drivers
S_000001710b5081e0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b505ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774e40 .functor XOR 1, L_000001710b773ef0, L_000001710b6ec0a0, C4<0>, C4<0>;
v000001710b4edc40_0 .net "x", 0 0, L_000001710b773ef0;  alias, 1 drivers
v000001710b4edec0_0 .net "y", 0 0, L_000001710b6ec0a0;  alias, 1 drivers
v000001710b4ec480_0 .net "z", 0 0, L_000001710b774e40;  alias, 1 drivers
S_000001710b5030a0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5057b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b75b9c0 .functor XOR 1, L_000001710b688200, L_000001710b6ebb00, C4<0>, C4<0>;
v000001710b4ee000_0 .net "x", 0 0, L_000001710b688200;  1 drivers
v000001710b4ecc00_0 .net "y", 0 0, L_000001710b6ebb00;  1 drivers
v000001710b4ec340_0 .net "z", 0 0, L_000001710b75b9c0;  1 drivers
S_000001710b5068e0 .scope generate, "genblk1[7]" "genblk1[7]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b356ce0 .param/l "i" 0 10 21, +C4<0111>;
S_000001710b505940 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5068e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4ec520_0 .net "and0", 0 0, L_000001710b774040;  1 drivers
v000001710b4ee140_0 .net "and1", 0 0, L_000001710b773390;  1 drivers
v000001710b4edb00_0 .net "c", 0 0, L_000001710b6ee1c0;  1 drivers
v000001710b4ed7e0_0 .net "cout", 0 0, L_000001710b773400;  1 drivers
v000001710b4ee1e0_0 .net "x", 0 0, L_000001710b6edfe0;  1 drivers
v000001710b4edba0_0 .net "xor0", 0 0, L_000001710b773550;  1 drivers
v000001710b4ec5c0_0 .net "y", 0 0, L_000001710b6ee300;  1 drivers
v000001710b4ed060_0 .net "z", 0 0, L_000001710b7749e0;  1 drivers
S_000001710b507ec0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b505940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774040 .functor AND 1, L_000001710b6edfe0, L_000001710b6ee300, C4<1>, C4<1>;
v000001710b4ecf20_0 .net "x", 0 0, L_000001710b6edfe0;  alias, 1 drivers
v000001710b4ee460_0 .net "y", 0 0, L_000001710b6ee300;  alias, 1 drivers
v000001710b4ee280_0 .net "z", 0 0, L_000001710b774040;  alias, 1 drivers
S_000001710b506d90 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b505940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b773390 .functor AND 1, L_000001710b773550, L_000001710b6ee1c0, C4<1>, C4<1>;
v000001710b4ed740_0 .net "x", 0 0, L_000001710b773550;  alias, 1 drivers
v000001710b4ecca0_0 .net "y", 0 0, L_000001710b6ee1c0;  alias, 1 drivers
v000001710b4ed600_0 .net "z", 0 0, L_000001710b773390;  alias, 1 drivers
S_000001710b505df0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b505940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b773400 .functor OR 1, L_000001710b774040, L_000001710b773390, C4<0>, C4<0>;
v000001710b4ee5a0_0 .net "x", 0 0, L_000001710b774040;  alias, 1 drivers
v000001710b4ec8e0_0 .net "y", 0 0, L_000001710b773390;  alias, 1 drivers
v000001710b4ec0c0_0 .net "z", 0 0, L_000001710b773400;  alias, 1 drivers
S_000001710b503eb0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b505940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b773550 .functor XOR 1, L_000001710b6edfe0, L_000001710b6ee300, C4<0>, C4<0>;
v000001710b4ee640_0 .net "x", 0 0, L_000001710b6edfe0;  alias, 1 drivers
v000001710b4ee6e0_0 .net "y", 0 0, L_000001710b6ee300;  alias, 1 drivers
v000001710b4ed880_0 .net "z", 0 0, L_000001710b773550;  alias, 1 drivers
S_000001710b508cd0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b505940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7749e0 .functor XOR 1, L_000001710b773550, L_000001710b6ee1c0, C4<0>, C4<0>;
v000001710b4ec200_0 .net "x", 0 0, L_000001710b773550;  alias, 1 drivers
v000001710b4ee0a0_0 .net "y", 0 0, L_000001710b6ee1c0;  alias, 1 drivers
v000001710b4ec2a0_0 .net "z", 0 0, L_000001710b7749e0;  alias, 1 drivers
S_000001710b504b30 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5068e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b773860 .functor XOR 1, L_000001710b688248, L_000001710b6eca00, C4<0>, C4<0>;
v000001710b4edce0_0 .net "x", 0 0, L_000001710b688248;  1 drivers
v000001710b4ed380_0 .net "y", 0 0, L_000001710b6eca00;  1 drivers
v000001710b4ec840_0 .net "z", 0 0, L_000001710b773860;  1 drivers
S_000001710b505490 .scope generate, "genblk1[8]" "genblk1[8]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b356f20 .param/l "i" 0 10 21, +C4<01000>;
S_000001710b505f80 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b505490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4ef360_0 .net "and0", 0 0, L_000001710b773f60;  1 drivers
v000001710b4efe00_0 .net "and1", 0 0, L_000001710b773320;  1 drivers
v000001710b4f0940_0 .net "c", 0 0, L_000001710b6ee760;  1 drivers
v000001710b4f0ee0_0 .net "cout", 0 0, L_000001710b774970;  1 drivers
v000001710b4eebe0_0 .net "x", 0 0, L_000001710b6eea80;  1 drivers
v000001710b4f09e0_0 .net "xor0", 0 0, L_000001710b7735c0;  1 drivers
v000001710b4f0bc0_0 .net "y", 0 0, L_000001710b6ec6e0;  1 drivers
v000001710b4ef5e0_0 .net "z", 0 0, L_000001710b773be0;  1 drivers
S_000001710b507560 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b505f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b773f60 .functor AND 1, L_000001710b6eea80, L_000001710b6ec6e0, C4<1>, C4<1>;
v000001710b4ed100_0 .net "x", 0 0, L_000001710b6eea80;  alias, 1 drivers
v000001710b4ec700_0 .net "y", 0 0, L_000001710b6ec6e0;  alias, 1 drivers
v000001710b4ec980_0 .net "z", 0 0, L_000001710b773f60;  alias, 1 drivers
S_000001710b5044f0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b505f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b773320 .functor AND 1, L_000001710b7735c0, L_000001710b6ee760, C4<1>, C4<1>;
v000001710b4ecd40_0 .net "x", 0 0, L_000001710b7735c0;  alias, 1 drivers
v000001710b4ecde0_0 .net "y", 0 0, L_000001710b6ee760;  alias, 1 drivers
v000001710b4ece80_0 .net "z", 0 0, L_000001710b773320;  alias, 1 drivers
S_000001710b503d20 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b505f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774970 .functor OR 1, L_000001710b773f60, L_000001710b773320, C4<0>, C4<0>;
v000001710b4ecfc0_0 .net "x", 0 0, L_000001710b773f60;  alias, 1 drivers
v000001710b4ed1a0_0 .net "y", 0 0, L_000001710b773320;  alias, 1 drivers
v000001710b4ed420_0 .net "z", 0 0, L_000001710b774970;  alias, 1 drivers
S_000001710b504cc0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b505f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7735c0 .functor XOR 1, L_000001710b6eea80, L_000001710b6ec6e0, C4<0>, C4<0>;
v000001710b4ed4c0_0 .net "x", 0 0, L_000001710b6eea80;  alias, 1 drivers
v000001710b4edd80_0 .net "y", 0 0, L_000001710b6ec6e0;  alias, 1 drivers
v000001710b4ede20_0 .net "z", 0 0, L_000001710b7735c0;  alias, 1 drivers
S_000001710b508820 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b505f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b773be0 .functor XOR 1, L_000001710b7735c0, L_000001710b6ee760, C4<0>, C4<0>;
v000001710b4f0e40_0 .net "x", 0 0, L_000001710b7735c0;  alias, 1 drivers
v000001710b4ef2c0_0 .net "y", 0 0, L_000001710b6ee760;  alias, 1 drivers
v000001710b4eee60_0 .net "z", 0 0, L_000001710b773be0;  alias, 1 drivers
S_000001710b5033c0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b505490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b774740 .functor XOR 1, L_000001710b688290, L_000001710b6ecf00, C4<0>, C4<0>;
v000001710b4ef9a0_0 .net "x", 0 0, L_000001710b688290;  1 drivers
v000001710b4ef400_0 .net "y", 0 0, L_000001710b6ecf00;  1 drivers
v000001710b4f01c0_0 .net "z", 0 0, L_000001710b774740;  1 drivers
S_000001710b5070b0 .scope generate, "genblk1[9]" "genblk1[9]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b3575e0 .param/l "i" 0 10 21, +C4<01001>;
S_000001710b5062a0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5070b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4ef680_0 .net "and0", 0 0, L_000001710b7747b0;  1 drivers
v000001710b4eec80_0 .net "and1", 0 0, L_000001710b7737f0;  1 drivers
v000001710b4f0080_0 .net "c", 0 0, L_000001710b6ec640;  1 drivers
v000001710b4efea0_0 .net "cout", 0 0, L_000001710b773780;  1 drivers
v000001710b4eedc0_0 .net "x", 0 0, L_000001710b6edd60;  1 drivers
v000001710b4ef720_0 .net "xor0", 0 0, L_000001710b7738d0;  1 drivers
v000001710b4f1020_0 .net "y", 0 0, L_000001710b6ede00;  1 drivers
v000001710b4f04e0_0 .net "z", 0 0, L_000001710b774a50;  1 drivers
S_000001710b5089b0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5062a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7747b0 .functor AND 1, L_000001710b6edd60, L_000001710b6ede00, C4<1>, C4<1>;
v000001710b4eefa0_0 .net "x", 0 0, L_000001710b6edd60;  alias, 1 drivers
v000001710b4efa40_0 .net "y", 0 0, L_000001710b6ede00;  alias, 1 drivers
v000001710b4f0800_0 .net "z", 0 0, L_000001710b7747b0;  alias, 1 drivers
S_000001710b508370 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5062a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7737f0 .functor AND 1, L_000001710b7738d0, L_000001710b6ec640, C4<1>, C4<1>;
v000001710b4f0f80_0 .net "x", 0 0, L_000001710b7738d0;  alias, 1 drivers
v000001710b4ef220_0 .net "y", 0 0, L_000001710b6ec640;  alias, 1 drivers
v000001710b4ef4a0_0 .net "z", 0 0, L_000001710b7737f0;  alias, 1 drivers
S_000001710b506110 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5062a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b773780 .functor OR 1, L_000001710b7747b0, L_000001710b7737f0, C4<0>, C4<0>;
v000001710b4ef540_0 .net "x", 0 0, L_000001710b7747b0;  alias, 1 drivers
v000001710b4eeb40_0 .net "y", 0 0, L_000001710b7737f0;  alias, 1 drivers
v000001710b4efd60_0 .net "z", 0 0, L_000001710b773780;  alias, 1 drivers
S_000001710b5073d0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5062a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7738d0 .functor XOR 1, L_000001710b6edd60, L_000001710b6ede00, C4<0>, C4<0>;
v000001710b4eef00_0 .net "x", 0 0, L_000001710b6edd60;  alias, 1 drivers
v000001710b4ef7c0_0 .net "y", 0 0, L_000001710b6ede00;  alias, 1 drivers
v000001710b4ef860_0 .net "z", 0 0, L_000001710b7738d0;  alias, 1 drivers
S_000001710b506430 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5062a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774a50 .functor XOR 1, L_000001710b7738d0, L_000001710b6ec640, C4<0>, C4<0>;
v000001710b4f0440_0 .net "x", 0 0, L_000001710b7738d0;  alias, 1 drivers
v000001710b4ef040_0 .net "y", 0 0, L_000001710b6ec640;  alias, 1 drivers
v000001710b4ef180_0 .net "z", 0 0, L_000001710b774a50;  alias, 1 drivers
S_000001710b5065c0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5070b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6882d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b773fd0 .functor XOR 1, L_000001710b6882d8, L_000001710b6ecbe0, C4<0>, C4<0>;
v000001710b4ee960_0 .net "x", 0 0, L_000001710b6882d8;  1 drivers
v000001710b4f0b20_0 .net "y", 0 0, L_000001710b6ecbe0;  1 drivers
v000001710b4f0d00_0 .net "z", 0 0, L_000001710b773fd0;  1 drivers
S_000001710b506750 .scope generate, "genblk1[10]" "genblk1[10]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b357ba0 .param/l "i" 0 10 21, +C4<01010>;
S_000001710b503550 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b506750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4eeaa0_0 .net "and0", 0 0, L_000001710b773c50;  1 drivers
v000001710b4f0120_0 .net "and1", 0 0, L_000001710b774cf0;  1 drivers
v000001710b4f0300_0 .net "c", 0 0, L_000001710b6ec320;  1 drivers
v000001710b4f03a0_0 .net "cout", 0 0, L_000001710b773470;  1 drivers
v000001710b4f0580_0 .net "x", 0 0, L_000001710b6ed5e0;  1 drivers
v000001710b4f0620_0 .net "xor0", 0 0, L_000001710b774ac0;  1 drivers
v000001710b4f06c0_0 .net "y", 0 0, L_000001710b6ed7c0;  1 drivers
v000001710b4f0760_0 .net "z", 0 0, L_000001710b773940;  1 drivers
S_000001710b5076f0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b503550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b773c50 .functor AND 1, L_000001710b6ed5e0, L_000001710b6ed7c0, C4<1>, C4<1>;
v000001710b4ef900_0 .net "x", 0 0, L_000001710b6ed5e0;  alias, 1 drivers
v000001710b4efae0_0 .net "y", 0 0, L_000001710b6ed7c0;  alias, 1 drivers
v000001710b4efb80_0 .net "z", 0 0, L_000001710b773c50;  alias, 1 drivers
S_000001710b504040 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b503550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774cf0 .functor AND 1, L_000001710b774ac0, L_000001710b6ec320, C4<1>, C4<1>;
v000001710b4f0c60_0 .net "x", 0 0, L_000001710b774ac0;  alias, 1 drivers
v000001710b4efc20_0 .net "y", 0 0, L_000001710b6ec320;  alias, 1 drivers
v000001710b4f0260_0 .net "z", 0 0, L_000001710b774cf0;  alias, 1 drivers
S_000001710b508e60 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b503550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b773470 .functor OR 1, L_000001710b773c50, L_000001710b774cf0, C4<0>, C4<0>;
v000001710b4ef0e0_0 .net "x", 0 0, L_000001710b773c50;  alias, 1 drivers
v000001710b4eea00_0 .net "y", 0 0, L_000001710b774cf0;  alias, 1 drivers
v000001710b4efcc0_0 .net "z", 0 0, L_000001710b773470;  alias, 1 drivers
S_000001710b508500 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b503550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774ac0 .functor XOR 1, L_000001710b6ed5e0, L_000001710b6ed7c0, C4<0>, C4<0>;
v000001710b4eed20_0 .net "x", 0 0, L_000001710b6ed5e0;  alias, 1 drivers
v000001710b4f0a80_0 .net "y", 0 0, L_000001710b6ed7c0;  alias, 1 drivers
v000001710b4eff40_0 .net "z", 0 0, L_000001710b774ac0;  alias, 1 drivers
S_000001710b503230 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b503550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b773940 .functor XOR 1, L_000001710b774ac0, L_000001710b6ec320, C4<0>, C4<0>;
v000001710b4f0da0_0 .net "x", 0 0, L_000001710b774ac0;  alias, 1 drivers
v000001710b4ee8c0_0 .net "y", 0 0, L_000001710b6ec320;  alias, 1 drivers
v000001710b4effe0_0 .net "z", 0 0, L_000001710b773940;  alias, 1 drivers
S_000001710b5036e0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b506750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b7740b0 .functor XOR 1, L_000001710b688320, L_000001710b6ed360, C4<0>, C4<0>;
v000001710b4f08a0_0 .net "x", 0 0, L_000001710b688320;  1 drivers
v000001710b4f1520_0 .net "y", 0 0, L_000001710b6ed360;  1 drivers
v000001710b4f2880_0 .net "z", 0 0, L_000001710b7740b0;  1 drivers
S_000001710b506c00 .scope generate, "genblk1[11]" "genblk1[11]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b357320 .param/l "i" 0 10 21, +C4<01011>;
S_000001710b508ff0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b506c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4f21a0_0 .net "and0", 0 0, L_000001710b773a20;  1 drivers
v000001710b4f1980_0 .net "and1", 0 0, L_000001710b773a90;  1 drivers
v000001710b4f1a20_0 .net "c", 0 0, L_000001710b6ed400;  1 drivers
v000001710b4f1340_0 .net "cout", 0 0, L_000001710b774120;  1 drivers
v000001710b4f2380_0 .net "x", 0 0, L_000001710b6ee440;  1 drivers
v000001710b4f1ac0_0 .net "xor0", 0 0, L_000001710b7734e0;  1 drivers
v000001710b4f2100_0 .net "y", 0 0, L_000001710b6ec500;  1 drivers
v000001710b4f1c00_0 .net "z", 0 0, L_000001710b774eb0;  1 drivers
S_000001710b508b40 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b508ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b773a20 .functor AND 1, L_000001710b6ee440, L_000001710b6ec500, C4<1>, C4<1>;
v000001710b4f1700_0 .net "x", 0 0, L_000001710b6ee440;  alias, 1 drivers
v000001710b4f12a0_0 .net "y", 0 0, L_000001710b6ec500;  alias, 1 drivers
v000001710b4f15c0_0 .net "z", 0 0, L_000001710b773a20;  alias, 1 drivers
S_000001710b506a70 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b508ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b773a90 .functor AND 1, L_000001710b7734e0, L_000001710b6ed400, C4<1>, C4<1>;
v000001710b4f2ce0_0 .net "x", 0 0, L_000001710b7734e0;  alias, 1 drivers
v000001710b4f2420_0 .net "y", 0 0, L_000001710b6ed400;  alias, 1 drivers
v000001710b4f2ec0_0 .net "z", 0 0, L_000001710b773a90;  alias, 1 drivers
S_000001710b507d30 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b508ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774120 .functor OR 1, L_000001710b773a20, L_000001710b773a90, C4<0>, C4<0>;
v000001710b4f17a0_0 .net "x", 0 0, L_000001710b773a20;  alias, 1 drivers
v000001710b4f1f20_0 .net "y", 0 0, L_000001710b773a90;  alias, 1 drivers
v000001710b4f1840_0 .net "z", 0 0, L_000001710b774120;  alias, 1 drivers
S_000001710b507240 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b508ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7734e0 .functor XOR 1, L_000001710b6ee440, L_000001710b6ec500, C4<0>, C4<0>;
v000001710b4f1480_0 .net "x", 0 0, L_000001710b6ee440;  alias, 1 drivers
v000001710b4f1b60_0 .net "y", 0 0, L_000001710b6ec500;  alias, 1 drivers
v000001710b4f1660_0 .net "z", 0 0, L_000001710b7734e0;  alias, 1 drivers
S_000001710b509180 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b508ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774eb0 .functor XOR 1, L_000001710b7734e0, L_000001710b6ed400, C4<0>, C4<0>;
v000001710b4f1160_0 .net "x", 0 0, L_000001710b7734e0;  alias, 1 drivers
v000001710b4f18e0_0 .net "y", 0 0, L_000001710b6ed400;  alias, 1 drivers
v000001710b4f2600_0 .net "z", 0 0, L_000001710b774eb0;  alias, 1 drivers
S_000001710b5049a0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b506c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b7739b0 .functor XOR 1, L_000001710b688368, L_000001710b6edb80, C4<0>, C4<0>;
v000001710b4f1ca0_0 .net "x", 0 0, L_000001710b688368;  1 drivers
v000001710b4f1d40_0 .net "y", 0 0, L_000001710b6edb80;  1 drivers
v000001710b4f13e0_0 .net "z", 0 0, L_000001710b7739b0;  1 drivers
S_000001710b504680 .scope generate, "genblk1[12]" "genblk1[12]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b358120 .param/l "i" 0 10 21, +C4<01100>;
S_000001710b503870 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b504680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4f2920_0 .net "and0", 0 0, L_000001710b774d60;  1 drivers
v000001710b4f10c0_0 .net "and1", 0 0, L_000001710b774b30;  1 drivers
v000001710b4f29c0_0 .net "c", 0 0, L_000001710b6ec3c0;  1 drivers
v000001710b4f2d80_0 .net "cout", 0 0, L_000001710b774200;  1 drivers
v000001710b4f2b00_0 .net "x", 0 0, L_000001710b6ed2c0;  1 drivers
v000001710b4f2e20_0 .net "xor0", 0 0, L_000001710b774190;  1 drivers
v000001710b4f2f60_0 .net "y", 0 0, L_000001710b6ed860;  1 drivers
v000001710b4d38e0_0 .net "z", 0 0, L_000001710b773630;  1 drivers
S_000001710b507880 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b503870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774d60 .functor AND 1, L_000001710b6ed2c0, L_000001710b6ed860, C4<1>, C4<1>;
v000001710b4f2ba0_0 .net "x", 0 0, L_000001710b6ed2c0;  alias, 1 drivers
v000001710b4f24c0_0 .net "y", 0 0, L_000001710b6ed860;  alias, 1 drivers
v000001710b4f1de0_0 .net "z", 0 0, L_000001710b774d60;  alias, 1 drivers
S_000001710b507a10 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b503870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774b30 .functor AND 1, L_000001710b774190, L_000001710b6ec3c0, C4<1>, C4<1>;
v000001710b4f27e0_0 .net "x", 0 0, L_000001710b774190;  alias, 1 drivers
v000001710b4f2c40_0 .net "y", 0 0, L_000001710b6ec3c0;  alias, 1 drivers
v000001710b4f1200_0 .net "z", 0 0, L_000001710b774b30;  alias, 1 drivers
S_000001710b508050 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b503870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774200 .functor OR 1, L_000001710b774d60, L_000001710b774b30, C4<0>, C4<0>;
v000001710b4f2560_0 .net "x", 0 0, L_000001710b774d60;  alias, 1 drivers
v000001710b4f2a60_0 .net "y", 0 0, L_000001710b774b30;  alias, 1 drivers
v000001710b4f2240_0 .net "z", 0 0, L_000001710b774200;  alias, 1 drivers
S_000001710b5041d0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b503870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774190 .functor XOR 1, L_000001710b6ed2c0, L_000001710b6ed860, C4<0>, C4<0>;
v000001710b4f1e80_0 .net "x", 0 0, L_000001710b6ed2c0;  alias, 1 drivers
v000001710b4f1fc0_0 .net "y", 0 0, L_000001710b6ed860;  alias, 1 drivers
v000001710b4f2060_0 .net "z", 0 0, L_000001710b774190;  alias, 1 drivers
S_000001710b504360 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b503870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b773630 .functor XOR 1, L_000001710b774190, L_000001710b6ec3c0, C4<0>, C4<0>;
v000001710b4f22e0_0 .net "x", 0 0, L_000001710b774190;  alias, 1 drivers
v000001710b4f26a0_0 .net "y", 0 0, L_000001710b6ec3c0;  alias, 1 drivers
v000001710b4f2740_0 .net "z", 0 0, L_000001710b773630;  alias, 1 drivers
S_000001710b504810 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b504680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6883b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b773b00 .functor XOR 1, L_000001710b6883b0, L_000001710b6ecd20, C4<0>, C4<0>;
v000001710b4d5780_0 .net "x", 0 0, L_000001710b6883b0;  1 drivers
v000001710b4d3700_0 .net "y", 0 0, L_000001710b6ecd20;  1 drivers
v000001710b4d3200_0 .net "z", 0 0, L_000001710b773b00;  1 drivers
S_000001710b509310 .scope generate, "genblk1[13]" "genblk1[13]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b357d60 .param/l "i" 0 10 21, +C4<01101>;
S_000001710b504e50 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b509310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4d49c0_0 .net "and0", 0 0, L_000001710b773cc0;  1 drivers
v000001710b4d3160_0 .net "and1", 0 0, L_000001710b774270;  1 drivers
v000001710b4d3a20_0 .net "c", 0 0, L_000001710b6ec460;  1 drivers
v000001710b4d3ac0_0 .net "cout", 0 0, L_000001710b774ba0;  1 drivers
v000001710b4d3fc0_0 .net "x", 0 0, L_000001710b6ee9e0;  1 drivers
v000001710b4d4880_0 .net "xor0", 0 0, L_000001710b7736a0;  1 drivers
v000001710b4d3ca0_0 .net "y", 0 0, L_000001710b6ed900;  1 drivers
v000001710b4d46a0_0 .net "z", 0 0, L_000001710b773710;  1 drivers
S_000001710b503a00 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b504e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b773cc0 .functor AND 1, L_000001710b6ee9e0, L_000001710b6ed900, C4<1>, C4<1>;
v000001710b4d56e0_0 .net "x", 0 0, L_000001710b6ee9e0;  alias, 1 drivers
v000001710b4d3480_0 .net "y", 0 0, L_000001710b6ed900;  alias, 1 drivers
v000001710b4d53c0_0 .net "z", 0 0, L_000001710b773cc0;  alias, 1 drivers
S_000001710b504fe0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b504e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774270 .functor AND 1, L_000001710b7736a0, L_000001710b6ec460, C4<1>, C4<1>;
v000001710b4d3b60_0 .net "x", 0 0, L_000001710b7736a0;  alias, 1 drivers
v000001710b4d30c0_0 .net "y", 0 0, L_000001710b6ec460;  alias, 1 drivers
v000001710b4d35c0_0 .net "z", 0 0, L_000001710b774270;  alias, 1 drivers
S_000001710b505170 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b504e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774ba0 .functor OR 1, L_000001710b773cc0, L_000001710b774270, C4<0>, C4<0>;
v000001710b4d5140_0 .net "x", 0 0, L_000001710b773cc0;  alias, 1 drivers
v000001710b4d4740_0 .net "y", 0 0, L_000001710b774270;  alias, 1 drivers
v000001710b4d3c00_0 .net "z", 0 0, L_000001710b774ba0;  alias, 1 drivers
S_000001710b505300 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b504e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7736a0 .functor XOR 1, L_000001710b6ee9e0, L_000001710b6ed900, C4<0>, C4<0>;
v000001710b4d3980_0 .net "x", 0 0, L_000001710b6ee9e0;  alias, 1 drivers
v000001710b4d3f20_0 .net "y", 0 0, L_000001710b6ed900;  alias, 1 drivers
v000001710b4d5460_0 .net "z", 0 0, L_000001710b7736a0;  alias, 1 drivers
S_000001710b503b90 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b504e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b773710 .functor XOR 1, L_000001710b7736a0, L_000001710b6ec460, C4<0>, C4<0>;
v000001710b4d5820_0 .net "x", 0 0, L_000001710b7736a0;  alias, 1 drivers
v000001710b4d4ec0_0 .net "y", 0 0, L_000001710b6ec460;  alias, 1 drivers
v000001710b4d4920_0 .net "z", 0 0, L_000001710b773710;  alias, 1 drivers
S_000001710b50a2b0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b509310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6883f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b773e10 .functor XOR 1, L_000001710b6883f8, L_000001710b6ec8c0, C4<0>, C4<0>;
v000001710b4d4060_0 .net "x", 0 0, L_000001710b6883f8;  1 drivers
v000001710b4d37a0_0 .net "y", 0 0, L_000001710b6ec8c0;  1 drivers
v000001710b4d3d40_0 .net "z", 0 0, L_000001710b773e10;  1 drivers
S_000001710b50ce70 .scope generate, "genblk1[14]" "genblk1[14]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b3571a0 .param/l "i" 0 10 21, +C4<01110>;
S_000001710b509630 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b50ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b4d3660_0 .net "and0", 0 0, L_000001710b773b70;  1 drivers
v000001710b4d5280_0 .net "and1", 0 0, L_000001710b774350;  1 drivers
v000001710b4d4240_0 .net "c", 0 0, L_000001710b6ec780;  1 drivers
v000001710b4d42e0_0 .net "cout", 0 0, L_000001710b7743c0;  1 drivers
v000001710b4d4380_0 .net "x", 0 0, L_000001710b6ed040;  1 drivers
v000001710b4d4420_0 .net "xor0", 0 0, L_000001710b7742e0;  1 drivers
v000001710b4d44c0_0 .net "y", 0 0, L_000001710b6ec5a0;  1 drivers
v000001710b4d4a60_0 .net "z", 0 0, L_000001710b774820;  1 drivers
S_000001710b50e2c0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b509630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b773b70 .functor AND 1, L_000001710b6ed040, L_000001710b6ec5a0, C4<1>, C4<1>;
v000001710b4d3de0_0 .net "x", 0 0, L_000001710b6ed040;  alias, 1 drivers
v000001710b4d47e0_0 .net "y", 0 0, L_000001710b6ec5a0;  alias, 1 drivers
v000001710b4d3e80_0 .net "z", 0 0, L_000001710b773b70;  alias, 1 drivers
S_000001710b50f580 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b509630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774350 .functor AND 1, L_000001710b7742e0, L_000001710b6ec780, C4<1>, C4<1>;
v000001710b4d4600_0 .net "x", 0 0, L_000001710b7742e0;  alias, 1 drivers
v000001710b4d51e0_0 .net "y", 0 0, L_000001710b6ec780;  alias, 1 drivers
v000001710b4d32a0_0 .net "z", 0 0, L_000001710b774350;  alias, 1 drivers
S_000001710b50aa80 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b509630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7743c0 .functor OR 1, L_000001710b773b70, L_000001710b774350, C4<0>, C4<0>;
v000001710b4d3520_0 .net "x", 0 0, L_000001710b773b70;  alias, 1 drivers
v000001710b4d3340_0 .net "y", 0 0, L_000001710b774350;  alias, 1 drivers
v000001710b4d5320_0 .net "z", 0 0, L_000001710b7743c0;  alias, 1 drivers
S_000001710b50ec20 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b509630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7742e0 .functor XOR 1, L_000001710b6ed040, L_000001710b6ec5a0, C4<0>, C4<0>;
v000001710b4d4560_0 .net "x", 0 0, L_000001710b6ed040;  alias, 1 drivers
v000001710b4d4100_0 .net "y", 0 0, L_000001710b6ec5a0;  alias, 1 drivers
v000001710b4d33e0_0 .net "z", 0 0, L_000001710b7742e0;  alias, 1 drivers
S_000001710b50b0c0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b509630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774820 .functor XOR 1, L_000001710b7742e0, L_000001710b6ec780, C4<0>, C4<0>;
v000001710b4d4ce0_0 .net "x", 0 0, L_000001710b7742e0;  alias, 1 drivers
v000001710b4d41a0_0 .net "y", 0 0, L_000001710b6ec780;  alias, 1 drivers
v000001710b4d3840_0 .net "z", 0 0, L_000001710b774820;  alias, 1 drivers
S_000001710b50d4b0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b50ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b774890 .functor XOR 1, L_000001710b688440, L_000001710b6ece60, C4<0>, C4<0>;
v000001710b4d4b00_0 .net "x", 0 0, L_000001710b688440;  1 drivers
v000001710b4d4ba0_0 .net "y", 0 0, L_000001710b6ece60;  1 drivers
v000001710b4d4c40_0 .net "z", 0 0, L_000001710b774890;  1 drivers
S_000001710b50a120 .scope generate, "genblk1[15]" "genblk1[15]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b357960 .param/l "i" 0 10 21, +C4<01111>;
S_000001710b50e5e0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b50a120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b515540_0 .net "and0", 0 0, L_000001710b774580;  1 drivers
v000001710b514a00_0 .net "and1", 0 0, L_000001710b7745f0;  1 drivers
v000001710b515860_0 .net "c", 0 0, L_000001710b6ec820;  1 drivers
v000001710b513a60_0 .net "cout", 0 0, L_000001710b774660;  1 drivers
v000001710b5137e0_0 .net "x", 0 0, L_000001710b6ed4a0;  1 drivers
v000001710b513f60_0 .net "xor0", 0 0, L_000001710b7744a0;  1 drivers
v000001710b513ba0_0 .net "y", 0 0, L_000001710b6ee8a0;  1 drivers
v000001710b514960_0 .net "z", 0 0, L_000001710b774510;  1 drivers
S_000001710b50f710 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b50e5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774580 .functor AND 1, L_000001710b6ed4a0, L_000001710b6ee8a0, C4<1>, C4<1>;
v000001710b4d4d80_0 .net "x", 0 0, L_000001710b6ed4a0;  alias, 1 drivers
v000001710b4d4e20_0 .net "y", 0 0, L_000001710b6ee8a0;  alias, 1 drivers
v000001710b4d4f60_0 .net "z", 0 0, L_000001710b774580;  alias, 1 drivers
S_000001710b50e770 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b50e5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7745f0 .functor AND 1, L_000001710b7744a0, L_000001710b6ec820, C4<1>, C4<1>;
v000001710b4d5000_0 .net "x", 0 0, L_000001710b7744a0;  alias, 1 drivers
v000001710b4d55a0_0 .net "y", 0 0, L_000001710b6ec820;  alias, 1 drivers
v000001710b4d50a0_0 .net "z", 0 0, L_000001710b7745f0;  alias, 1 drivers
S_000001710b50ac10 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b50e5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774660 .functor OR 1, L_000001710b774580, L_000001710b7745f0, C4<0>, C4<0>;
v000001710b4d5500_0 .net "x", 0 0, L_000001710b774580;  alias, 1 drivers
v000001710b4d5640_0 .net "y", 0 0, L_000001710b7745f0;  alias, 1 drivers
v000001710b514460_0 .net "z", 0 0, L_000001710b774660;  alias, 1 drivers
S_000001710b50ada0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b50e5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7744a0 .functor XOR 1, L_000001710b6ed4a0, L_000001710b6ee8a0, C4<0>, C4<0>;
v000001710b514500_0 .net "x", 0 0, L_000001710b6ed4a0;  alias, 1 drivers
v000001710b5155e0_0 .net "y", 0 0, L_000001710b6ee8a0;  alias, 1 drivers
v000001710b514c80_0 .net "z", 0 0, L_000001710b7744a0;  alias, 1 drivers
S_000001710b50af30 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b50e5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774510 .functor XOR 1, L_000001710b7744a0, L_000001710b6ec820, C4<0>, C4<0>;
v000001710b5148c0_0 .net "x", 0 0, L_000001710b7744a0;  alias, 1 drivers
v000001710b5157c0_0 .net "y", 0 0, L_000001710b6ec820;  alias, 1 drivers
v000001710b514f00_0 .net "z", 0 0, L_000001710b774510;  alias, 1 drivers
S_000001710b50e900 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b50a120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b774430 .functor XOR 1, L_000001710b688488, L_000001710b6ecc80, C4<0>, C4<0>;
v000001710b5145a0_0 .net "x", 0 0, L_000001710b688488;  1 drivers
v000001710b514000_0 .net "y", 0 0, L_000001710b6ecc80;  1 drivers
v000001710b513880_0 .net "z", 0 0, L_000001710b774430;  1 drivers
S_000001710b50ba20 .scope generate, "genblk1[16]" "genblk1[16]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b357aa0 .param/l "i" 0 10 21, +C4<010000>;
S_000001710b50bbb0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b50ba20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b513740_0 .net "and0", 0 0, L_000001710b774c10;  1 drivers
v000001710b513560_0 .net "and1", 0 0, L_000001710b774c80;  1 drivers
v000001710b515220_0 .net "c", 0 0, L_000001710b6ecaa0;  1 drivers
v000001710b513c40_0 .net "cout", 0 0, L_000001710b776ab0;  1 drivers
v000001710b513ce0_0 .net "x", 0 0, L_000001710b6ecfa0;  1 drivers
v000001710b513240_0 .net "xor0", 0 0, L_000001710b7746d0;  1 drivers
v000001710b513e20_0 .net "y", 0 0, L_000001710b6ec960;  1 drivers
v000001710b514820_0 .net "z", 0 0, L_000001710b774900;  1 drivers
S_000001710b5097c0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b50bbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774c10 .functor AND 1, L_000001710b6ecfa0, L_000001710b6ec960, C4<1>, C4<1>;
v000001710b513ec0_0 .net "x", 0 0, L_000001710b6ecfa0;  alias, 1 drivers
v000001710b513920_0 .net "y", 0 0, L_000001710b6ec960;  alias, 1 drivers
v000001710b5146e0_0 .net "z", 0 0, L_000001710b774c10;  alias, 1 drivers
S_000001710b5094a0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b50bbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774c80 .functor AND 1, L_000001710b7746d0, L_000001710b6ecaa0, C4<1>, C4<1>;
v000001710b514aa0_0 .net "x", 0 0, L_000001710b7746d0;  alias, 1 drivers
v000001710b514640_0 .net "y", 0 0, L_000001710b6ecaa0;  alias, 1 drivers
v000001710b515180_0 .net "z", 0 0, L_000001710b774c80;  alias, 1 drivers
S_000001710b50ea90 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b50bbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b776ab0 .functor OR 1, L_000001710b774c10, L_000001710b774c80, C4<0>, C4<0>;
v000001710b5139c0_0 .net "x", 0 0, L_000001710b774c10;  alias, 1 drivers
v000001710b5134c0_0 .net "y", 0 0, L_000001710b774c80;  alias, 1 drivers
v000001710b5131a0_0 .net "z", 0 0, L_000001710b776ab0;  alias, 1 drivers
S_000001710b509e00 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b50bbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7746d0 .functor XOR 1, L_000001710b6ecfa0, L_000001710b6ec960, C4<0>, C4<0>;
v000001710b5136a0_0 .net "x", 0 0, L_000001710b6ecfa0;  alias, 1 drivers
v000001710b514780_0 .net "y", 0 0, L_000001710b6ec960;  alias, 1 drivers
v000001710b513b00_0 .net "z", 0 0, L_000001710b7746d0;  alias, 1 drivers
S_000001710b509950 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b50bbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774900 .functor XOR 1, L_000001710b7746d0, L_000001710b6ecaa0, C4<0>, C4<0>;
v000001710b514b40_0 .net "x", 0 0, L_000001710b7746d0;  alias, 1 drivers
v000001710b514d20_0 .net "y", 0 0, L_000001710b6ecaa0;  alias, 1 drivers
v000001710b513d80_0 .net "z", 0 0, L_000001710b774900;  alias, 1 drivers
S_000001710b50b250 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b50ba20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6884d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b774dd0 .functor XOR 1, L_000001710b6884d0, L_000001710b6ed680, C4<0>, C4<0>;
v000001710b514be0_0 .net "x", 0 0, L_000001710b6884d0;  1 drivers
v000001710b515720_0 .net "y", 0 0, L_000001710b6ed680;  1 drivers
v000001710b514dc0_0 .net "z", 0 0, L_000001710b774dd0;  1 drivers
S_000001710b509ae0 .scope generate, "genblk1[17]" "genblk1[17]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b357ea0 .param/l "i" 0 10 21, +C4<010001>;
S_000001710b509c70 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b509ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5143c0_0 .net "and0", 0 0, L_000001710b7754d0;  1 drivers
v000001710b515360_0 .net "and1", 0 0, L_000001710b775ee0;  1 drivers
v000001710b515400_0 .net "c", 0 0, L_000001710b6ed0e0;  1 drivers
v000001710b5154a0_0 .net "cout", 0 0, L_000001710b7766c0;  1 drivers
v000001710b515680_0 .net "x", 0 0, L_000001710b6ecdc0;  1 drivers
v000001710b516120_0 .net "xor0", 0 0, L_000001710b775070;  1 drivers
v000001710b518060_0 .net "y", 0 0, L_000001710b6ee3a0;  1 drivers
v000001710b515900_0 .net "z", 0 0, L_000001710b775540;  1 drivers
S_000001710b50f260 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b509c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7754d0 .functor AND 1, L_000001710b6ecdc0, L_000001710b6ee3a0, C4<1>, C4<1>;
v000001710b513100_0 .net "x", 0 0, L_000001710b6ecdc0;  alias, 1 drivers
v000001710b514e60_0 .net "y", 0 0, L_000001710b6ee3a0;  alias, 1 drivers
v000001710b5132e0_0 .net "z", 0 0, L_000001710b7754d0;  alias, 1 drivers
S_000001710b50c830 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b509c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775ee0 .functor AND 1, L_000001710b775070, L_000001710b6ed0e0, C4<1>, C4<1>;
v000001710b5140a0_0 .net "x", 0 0, L_000001710b775070;  alias, 1 drivers
v000001710b514140_0 .net "y", 0 0, L_000001710b6ed0e0;  alias, 1 drivers
v000001710b513380_0 .net "z", 0 0, L_000001710b775ee0;  alias, 1 drivers
S_000001710b50daf0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b509c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7766c0 .functor OR 1, L_000001710b7754d0, L_000001710b775ee0, C4<0>, C4<0>;
v000001710b513420_0 .net "x", 0 0, L_000001710b7754d0;  alias, 1 drivers
v000001710b5152c0_0 .net "y", 0 0, L_000001710b775ee0;  alias, 1 drivers
v000001710b514fa0_0 .net "z", 0 0, L_000001710b7766c0;  alias, 1 drivers
S_000001710b50bd40 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b509c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775070 .functor XOR 1, L_000001710b6ecdc0, L_000001710b6ee3a0, C4<0>, C4<0>;
v000001710b514320_0 .net "x", 0 0, L_000001710b6ecdc0;  alias, 1 drivers
v000001710b5141e0_0 .net "y", 0 0, L_000001710b6ee3a0;  alias, 1 drivers
v000001710b514280_0 .net "z", 0 0, L_000001710b775070;  alias, 1 drivers
S_000001710b50b3e0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b509c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775540 .functor XOR 1, L_000001710b775070, L_000001710b6ed0e0, C4<0>, C4<0>;
v000001710b515040_0 .net "x", 0 0, L_000001710b775070;  alias, 1 drivers
v000001710b513600_0 .net "y", 0 0, L_000001710b6ed0e0;  alias, 1 drivers
v000001710b5150e0_0 .net "z", 0 0, L_000001710b775540;  alias, 1 drivers
S_000001710b50d640 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b509ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b776420 .functor XOR 1, L_000001710b688518, L_000001710b6ecb40, C4<0>, C4<0>;
v000001710b516580_0 .net "x", 0 0, L_000001710b688518;  1 drivers
v000001710b516300_0 .net "y", 0 0, L_000001710b6ecb40;  1 drivers
v000001710b5177a0_0 .net "z", 0 0, L_000001710b776420;  1 drivers
S_000001710b50b570 .scope generate, "genblk1[18]" "genblk1[18]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b358ee0 .param/l "i" 0 10 21, +C4<010010>;
S_000001710b50e450 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b50b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b515cc0_0 .net "and0", 0 0, L_000001710b7769d0;  1 drivers
v000001710b5170c0_0 .net "and1", 0 0, L_000001710b7752a0;  1 drivers
v000001710b516e40_0 .net "c", 0 0, L_000001710b6ed720;  1 drivers
v000001710b517980_0 .net "cout", 0 0, L_000001710b775f50;  1 drivers
v000001710b5164e0_0 .net "x", 0 0, L_000001710b6ed220;  1 drivers
v000001710b517480_0 .net "xor0", 0 0, L_000001710b775e00;  1 drivers
v000001710b516620_0 .net "y", 0 0, L_000001710b6ed540;  1 drivers
v000001710b517700_0 .net "z", 0 0, L_000001710b775380;  1 drivers
S_000001710b509f90 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b50e450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7769d0 .functor AND 1, L_000001710b6ed220, L_000001710b6ed540, C4<1>, C4<1>;
v000001710b516a80_0 .net "x", 0 0, L_000001710b6ed220;  alias, 1 drivers
v000001710b517840_0 .net "y", 0 0, L_000001710b6ed540;  alias, 1 drivers
v000001710b515b80_0 .net "z", 0 0, L_000001710b7769d0;  alias, 1 drivers
S_000001710b50c9c0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b50e450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7752a0 .functor AND 1, L_000001710b775e00, L_000001710b6ed720, C4<1>, C4<1>;
v000001710b516260_0 .net "x", 0 0, L_000001710b775e00;  alias, 1 drivers
v000001710b5163a0_0 .net "y", 0 0, L_000001710b6ed720;  alias, 1 drivers
v000001710b516440_0 .net "z", 0 0, L_000001710b7752a0;  alias, 1 drivers
S_000001710b50b700 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b50e450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775f50 .functor OR 1, L_000001710b7769d0, L_000001710b7752a0, C4<0>, C4<0>;
v000001710b515c20_0 .net "x", 0 0, L_000001710b7769d0;  alias, 1 drivers
v000001710b516da0_0 .net "y", 0 0, L_000001710b7752a0;  alias, 1 drivers
v000001710b516760_0 .net "z", 0 0, L_000001710b775f50;  alias, 1 drivers
S_000001710b50bed0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b50e450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775e00 .functor XOR 1, L_000001710b6ed220, L_000001710b6ed540, C4<0>, C4<0>;
v000001710b516800_0 .net "x", 0 0, L_000001710b6ed220;  alias, 1 drivers
v000001710b5168a0_0 .net "y", 0 0, L_000001710b6ed540;  alias, 1 drivers
v000001710b516940_0 .net "z", 0 0, L_000001710b775e00;  alias, 1 drivers
S_000001710b50b890 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b50e450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775380 .functor XOR 1, L_000001710b775e00, L_000001710b6ed720, C4<0>, C4<0>;
v000001710b515f40_0 .net "x", 0 0, L_000001710b775e00;  alias, 1 drivers
v000001710b5161c0_0 .net "y", 0 0, L_000001710b6ed720;  alias, 1 drivers
v000001710b5159a0_0 .net "z", 0 0, L_000001710b775380;  alias, 1 drivers
S_000001710b50c060 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b50b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688560 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b7761f0 .functor XOR 1, L_000001710b688560, L_000001710b6ed180, C4<0>, C4<0>;
v000001710b517b60_0 .net "x", 0 0, L_000001710b688560;  1 drivers
v000001710b517d40_0 .net "y", 0 0, L_000001710b6ed180;  1 drivers
v000001710b517c00_0 .net "z", 0 0, L_000001710b7761f0;  1 drivers
S_000001710b50c1f0 .scope generate, "genblk1[19]" "genblk1[19]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b3585a0 .param/l "i" 0 10 21, +C4<010011>;
S_000001710b50c380 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b50c1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b516080_0 .net "and0", 0 0, L_000001710b7755b0;  1 drivers
v000001710b516ee0_0 .net "and1", 0 0, L_000001710b775d90;  1 drivers
v000001710b516d00_0 .net "c", 0 0, L_000001710b6edc20;  1 drivers
v000001710b516f80_0 .net "cout", 0 0, L_000001710b775620;  1 drivers
v000001710b517020_0 .net "x", 0 0, L_000001710b6eda40;  1 drivers
v000001710b517160_0 .net "xor0", 0 0, L_000001710b775e70;  1 drivers
v000001710b517fc0_0 .net "y", 0 0, L_000001710b6edae0;  1 drivers
v000001710b517200_0 .net "z", 0 0, L_000001710b775d20;  1 drivers
S_000001710b50c510 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b50c380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7755b0 .functor AND 1, L_000001710b6eda40, L_000001710b6edae0, C4<1>, C4<1>;
v000001710b5169e0_0 .net "x", 0 0, L_000001710b6eda40;  alias, 1 drivers
v000001710b517ca0_0 .net "y", 0 0, L_000001710b6edae0;  alias, 1 drivers
v000001710b515e00_0 .net "z", 0 0, L_000001710b7755b0;  alias, 1 drivers
S_000001710b50f3f0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b50c380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775d90 .functor AND 1, L_000001710b775e70, L_000001710b6edc20, C4<1>, C4<1>;
v000001710b516b20_0 .net "x", 0 0, L_000001710b775e70;  alias, 1 drivers
v000001710b516bc0_0 .net "y", 0 0, L_000001710b6edc20;  alias, 1 drivers
v000001710b515a40_0 .net "z", 0 0, L_000001710b775d90;  alias, 1 drivers
S_000001710b50c6a0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b50c380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775620 .functor OR 1, L_000001710b7755b0, L_000001710b775d90, C4<0>, C4<0>;
v000001710b5166c0_0 .net "x", 0 0, L_000001710b7755b0;  alias, 1 drivers
v000001710b515ae0_0 .net "y", 0 0, L_000001710b775d90;  alias, 1 drivers
v000001710b515ea0_0 .net "z", 0 0, L_000001710b775620;  alias, 1 drivers
S_000001710b50d000 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b50c380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775e70 .functor XOR 1, L_000001710b6eda40, L_000001710b6edae0, C4<0>, C4<0>;
v000001710b515d60_0 .net "x", 0 0, L_000001710b6eda40;  alias, 1 drivers
v000001710b517de0_0 .net "y", 0 0, L_000001710b6edae0;  alias, 1 drivers
v000001710b517e80_0 .net "z", 0 0, L_000001710b775e70;  alias, 1 drivers
S_000001710b50a440 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b50c380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775d20 .functor XOR 1, L_000001710b775e70, L_000001710b6edc20, C4<0>, C4<0>;
v000001710b516c60_0 .net "x", 0 0, L_000001710b775e70;  alias, 1 drivers
v000001710b515fe0_0 .net "y", 0 0, L_000001710b6edc20;  alias, 1 drivers
v000001710b517f20_0 .net "z", 0 0, L_000001710b775d20;  alias, 1 drivers
S_000001710b50a5d0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b50c1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6885a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b776260 .functor XOR 1, L_000001710b6885a8, L_000001710b6ed9a0, C4<0>, C4<0>;
v000001710b517a20_0 .net "x", 0 0, L_000001710b6885a8;  1 drivers
v000001710b5172a0_0 .net "y", 0 0, L_000001710b6ed9a0;  1 drivers
v000001710b517340_0 .net "z", 0 0, L_000001710b776260;  1 drivers
S_000001710b50cb50 .scope generate, "genblk1[20]" "genblk1[20]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b3584a0 .param/l "i" 0 10 21, +C4<010100>;
S_000001710b50cce0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b50cb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b51a220_0 .net "and0", 0 0, L_000001710b7759a0;  1 drivers
v000001710b5190a0_0 .net "and1", 0 0, L_000001710b776490;  1 drivers
v000001710b518f60_0 .net "c", 0 0, L_000001710b6ee580;  1 drivers
v000001710b5189c0_0 .net "cout", 0 0, L_000001710b7760a0;  1 drivers
v000001710b519fa0_0 .net "x", 0 0, L_000001710b6edcc0;  1 drivers
v000001710b519aa0_0 .net "xor0", 0 0, L_000001710b776a40;  1 drivers
v000001710b51a5e0_0 .net "y", 0 0, L_000001710b6edea0;  1 drivers
v000001710b518b00_0 .net "z", 0 0, L_000001710b776030;  1 drivers
S_000001710b50edb0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b50cce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7759a0 .functor AND 1, L_000001710b6edcc0, L_000001710b6edea0, C4<1>, C4<1>;
v000001710b5173e0_0 .net "x", 0 0, L_000001710b6edcc0;  alias, 1 drivers
v000001710b517520_0 .net "y", 0 0, L_000001710b6edea0;  alias, 1 drivers
v000001710b5175c0_0 .net "z", 0 0, L_000001710b7759a0;  alias, 1 drivers
S_000001710b50d190 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b50cce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b776490 .functor AND 1, L_000001710b776a40, L_000001710b6ee580, C4<1>, C4<1>;
v000001710b517660_0 .net "x", 0 0, L_000001710b776a40;  alias, 1 drivers
v000001710b5178e0_0 .net "y", 0 0, L_000001710b6ee580;  alias, 1 drivers
v000001710b517ac0_0 .net "z", 0 0, L_000001710b776490;  alias, 1 drivers
S_000001710b50a760 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b50cce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7760a0 .functor OR 1, L_000001710b7759a0, L_000001710b776490, C4<0>, C4<0>;
v000001710b51a400_0 .net "x", 0 0, L_000001710b7759a0;  alias, 1 drivers
v000001710b519b40_0 .net "y", 0 0, L_000001710b776490;  alias, 1 drivers
v000001710b519000_0 .net "z", 0 0, L_000001710b7760a0;  alias, 1 drivers
S_000001710b50a8f0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b50cce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b776a40 .functor XOR 1, L_000001710b6edcc0, L_000001710b6edea0, C4<0>, C4<0>;
v000001710b519a00_0 .net "x", 0 0, L_000001710b6edcc0;  alias, 1 drivers
v000001710b518a60_0 .net "y", 0 0, L_000001710b6edea0;  alias, 1 drivers
v000001710b5193c0_0 .net "z", 0 0, L_000001710b776a40;  alias, 1 drivers
S_000001710b50ef40 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b50cce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b776030 .functor XOR 1, L_000001710b776a40, L_000001710b6ee580, C4<0>, C4<0>;
v000001710b5187e0_0 .net "x", 0 0, L_000001710b776a40;  alias, 1 drivers
v000001710b519280_0 .net "y", 0 0, L_000001710b6ee580;  alias, 1 drivers
v000001710b51a040_0 .net "z", 0 0, L_000001710b776030;  alias, 1 drivers
S_000001710b50f0d0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b50cb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6885f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b775fc0 .functor XOR 1, L_000001710b6885f0, L_000001710b6ee4e0, C4<0>, C4<0>;
v000001710b518240_0 .net "x", 0 0, L_000001710b6885f0;  1 drivers
v000001710b518920_0 .net "y", 0 0, L_000001710b6ee4e0;  1 drivers
v000001710b518ba0_0 .net "z", 0 0, L_000001710b775fc0;  1 drivers
S_000001710b50d320 .scope generate, "genblk1[21]" "genblk1[21]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b3586e0 .param/l "i" 0 10 21, +C4<010101>;
S_000001710b50d7d0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b50d320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b519500_0 .net "and0", 0 0, L_000001710b775a10;  1 drivers
v000001710b518100_0 .net "and1", 0 0, L_000001710b776810;  1 drivers
v000001710b51a7c0_0 .net "c", 0 0, L_000001710b6ee260;  1 drivers
v000001710b518560_0 .net "cout", 0 0, L_000001710b776180;  1 drivers
v000001710b51a360_0 .net "x", 0 0, L_000001710b6ee080;  1 drivers
v000001710b51a2c0_0 .net "xor0", 0 0, L_000001710b776960;  1 drivers
v000001710b5195a0_0 .net "y", 0 0, L_000001710b6ee120;  1 drivers
v000001710b51a860_0 .net "z", 0 0, L_000001710b775930;  1 drivers
S_000001710b50d960 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b50d7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775a10 .functor AND 1, L_000001710b6ee080, L_000001710b6ee120, C4<1>, C4<1>;
v000001710b519320_0 .net "x", 0 0, L_000001710b6ee080;  alias, 1 drivers
v000001710b519460_0 .net "y", 0 0, L_000001710b6ee120;  alias, 1 drivers
v000001710b518ec0_0 .net "z", 0 0, L_000001710b775a10;  alias, 1 drivers
S_000001710b50dc80 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b50d7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b776810 .functor AND 1, L_000001710b776960, L_000001710b6ee260, C4<1>, C4<1>;
v000001710b5182e0_0 .net "x", 0 0, L_000001710b776960;  alias, 1 drivers
v000001710b519be0_0 .net "y", 0 0, L_000001710b6ee260;  alias, 1 drivers
v000001710b519140_0 .net "z", 0 0, L_000001710b776810;  alias, 1 drivers
S_000001710b50de10 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b50d7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b776180 .functor OR 1, L_000001710b775a10, L_000001710b776810, C4<0>, C4<0>;
v000001710b519c80_0 .net "x", 0 0, L_000001710b775a10;  alias, 1 drivers
v000001710b518380_0 .net "y", 0 0, L_000001710b776810;  alias, 1 drivers
v000001710b51a0e0_0 .net "z", 0 0, L_000001710b776180;  alias, 1 drivers
S_000001710b50dfa0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b50d7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b776960 .functor XOR 1, L_000001710b6ee080, L_000001710b6ee120, C4<0>, C4<0>;
v000001710b518ce0_0 .net "x", 0 0, L_000001710b6ee080;  alias, 1 drivers
v000001710b518d80_0 .net "y", 0 0, L_000001710b6ee120;  alias, 1 drivers
v000001710b5184c0_0 .net "z", 0 0, L_000001710b776960;  alias, 1 drivers
S_000001710b50e130 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b50d7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775930 .functor XOR 1, L_000001710b776960, L_000001710b6ee260, C4<0>, C4<0>;
v000001710b51a720_0 .net "x", 0 0, L_000001710b776960;  alias, 1 drivers
v000001710b518e20_0 .net "y", 0 0, L_000001710b6ee260;  alias, 1 drivers
v000001710b5191e0_0 .net "z", 0 0, L_000001710b775930;  alias, 1 drivers
S_000001710b512aa0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b50d320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688638 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b775460 .functor XOR 1, L_000001710b688638, L_000001710b6edf40, C4<0>, C4<0>;
v000001710b518600_0 .net "x", 0 0, L_000001710b688638;  1 drivers
v000001710b518420_0 .net "y", 0 0, L_000001710b6edf40;  1 drivers
v000001710b519640_0 .net "z", 0 0, L_000001710b775460;  1 drivers
S_000001710b512460 .scope generate, "genblk1[22]" "genblk1[22]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b358220 .param/l "i" 0 10 21, +C4<010110>;
S_000001710b5125f0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b512460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b51a180_0 .net "and0", 0 0, L_000001710b776500;  1 drivers
v000001710b51a4a0_0 .net "and1", 0 0, L_000001710b775a80;  1 drivers
v000001710b51a540_0 .net "c", 0 0, L_000001710b6ee940;  1 drivers
v000001710b51d060_0 .net "cout", 0 0, L_000001710b775af0;  1 drivers
v000001710b51b800_0 .net "x", 0 0, L_000001710b6ee6c0;  1 drivers
v000001710b51cc00_0 .net "xor0", 0 0, L_000001710b7753f0;  1 drivers
v000001710b51a900_0 .net "y", 0 0, L_000001710b6ee800;  1 drivers
v000001710b51c340_0 .net "z", 0 0, L_000001710b775690;  1 drivers
S_000001710b510390 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5125f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b776500 .functor AND 1, L_000001710b6ee6c0, L_000001710b6ee800, C4<1>, C4<1>;
v000001710b5181a0_0 .net "x", 0 0, L_000001710b6ee6c0;  alias, 1 drivers
v000001710b5196e0_0 .net "y", 0 0, L_000001710b6ee800;  alias, 1 drivers
v000001710b5186a0_0 .net "z", 0 0, L_000001710b776500;  alias, 1 drivers
S_000001710b510520 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5125f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775a80 .functor AND 1, L_000001710b7753f0, L_000001710b6ee940, C4<1>, C4<1>;
v000001710b518740_0 .net "x", 0 0, L_000001710b7753f0;  alias, 1 drivers
v000001710b518880_0 .net "y", 0 0, L_000001710b6ee940;  alias, 1 drivers
v000001710b518c40_0 .net "z", 0 0, L_000001710b775a80;  alias, 1 drivers
S_000001710b510840 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5125f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775af0 .functor OR 1, L_000001710b776500, L_000001710b775a80, C4<0>, C4<0>;
v000001710b519780_0 .net "x", 0 0, L_000001710b776500;  alias, 1 drivers
v000001710b51a680_0 .net "y", 0 0, L_000001710b775a80;  alias, 1 drivers
v000001710b519820_0 .net "z", 0 0, L_000001710b775af0;  alias, 1 drivers
S_000001710b512780 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5125f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7753f0 .functor XOR 1, L_000001710b6ee6c0, L_000001710b6ee800, C4<0>, C4<0>;
v000001710b5198c0_0 .net "x", 0 0, L_000001710b6ee6c0;  alias, 1 drivers
v000001710b519960_0 .net "y", 0 0, L_000001710b6ee800;  alias, 1 drivers
v000001710b519d20_0 .net "z", 0 0, L_000001710b7753f0;  alias, 1 drivers
S_000001710b512c30 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5125f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775690 .functor XOR 1, L_000001710b7753f0, L_000001710b6ee940, C4<0>, C4<0>;
v000001710b519dc0_0 .net "x", 0 0, L_000001710b7753f0;  alias, 1 drivers
v000001710b519e60_0 .net "y", 0 0, L_000001710b6ee940;  alias, 1 drivers
v000001710b519f00_0 .net "z", 0 0, L_000001710b775690;  alias, 1 drivers
S_000001710b5106b0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b512460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688680 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b776570 .functor XOR 1, L_000001710b688680, L_000001710b6ee620, C4<0>, C4<0>;
v000001710b51bd00_0 .net "x", 0 0, L_000001710b688680;  1 drivers
v000001710b51cde0_0 .net "y", 0 0, L_000001710b6ee620;  1 drivers
v000001710b51c480_0 .net "z", 0 0, L_000001710b776570;  1 drivers
S_000001710b5109d0 .scope generate, "genblk1[23]" "genblk1[23]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b3587e0 .param/l "i" 0 10 21, +C4<010111>;
S_000001710b510b60 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5109d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b51aea0_0 .net "and0", 0 0, L_000001710b775310;  1 drivers
v000001710b51b3a0_0 .net "and1", 0 0, L_000001710b775770;  1 drivers
v000001710b51c520_0 .net "c", 0 0, L_000001710b6f04c0;  1 drivers
v000001710b51c700_0 .net "cout", 0 0, L_000001710b776110;  1 drivers
v000001710b51b1c0_0 .net "x", 0 0, L_000001710b6f10a0;  1 drivers
v000001710b51bb20_0 .net "xor0", 0 0, L_000001710b7768f0;  1 drivers
v000001710b51aae0_0 .net "y", 0 0, L_000001710b6eeee0;  1 drivers
v000001710b51b760_0 .net "z", 0 0, L_000001710b774f20;  1 drivers
S_000001710b5122d0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b510b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775310 .functor AND 1, L_000001710b6f10a0, L_000001710b6eeee0, C4<1>, C4<1>;
v000001710b51be40_0 .net "x", 0 0, L_000001710b6f10a0;  alias, 1 drivers
v000001710b51b620_0 .net "y", 0 0, L_000001710b6eeee0;  alias, 1 drivers
v000001710b51cb60_0 .net "z", 0 0, L_000001710b775310;  alias, 1 drivers
S_000001710b510cf0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b510b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775770 .functor AND 1, L_000001710b7768f0, L_000001710b6f04c0, C4<1>, C4<1>;
v000001710b51c0c0_0 .net "x", 0 0, L_000001710b7768f0;  alias, 1 drivers
v000001710b51bee0_0 .net "y", 0 0, L_000001710b6f04c0;  alias, 1 drivers
v000001710b51ba80_0 .net "z", 0 0, L_000001710b775770;  alias, 1 drivers
S_000001710b5114c0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b510b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b776110 .functor OR 1, L_000001710b775310, L_000001710b775770, C4<0>, C4<0>;
v000001710b51ae00_0 .net "x", 0 0, L_000001710b775310;  alias, 1 drivers
v000001710b51b6c0_0 .net "y", 0 0, L_000001710b775770;  alias, 1 drivers
v000001710b51af40_0 .net "z", 0 0, L_000001710b776110;  alias, 1 drivers
S_000001710b512910 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b510b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7768f0 .functor XOR 1, L_000001710b6f10a0, L_000001710b6eeee0, C4<0>, C4<0>;
v000001710b51c3e0_0 .net "x", 0 0, L_000001710b6f10a0;  alias, 1 drivers
v000001710b51aa40_0 .net "y", 0 0, L_000001710b6eeee0;  alias, 1 drivers
v000001710b51c840_0 .net "z", 0 0, L_000001710b7768f0;  alias, 1 drivers
S_000001710b510e80 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b510b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774f20 .functor XOR 1, L_000001710b7768f0, L_000001710b6f04c0, C4<0>, C4<0>;
v000001710b51afe0_0 .net "x", 0 0, L_000001710b7768f0;  alias, 1 drivers
v000001710b51a9a0_0 .net "y", 0 0, L_000001710b6f04c0;  alias, 1 drivers
v000001710b51cfc0_0 .net "z", 0 0, L_000001710b774f20;  alias, 1 drivers
S_000001710b512dc0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5109d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6886c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b775700 .functor XOR 1, L_000001710b6886c8, L_000001710b6efd40, C4<0>, C4<0>;
v000001710b51b080_0 .net "x", 0 0, L_000001710b6886c8;  1 drivers
v000001710b51bda0_0 .net "y", 0 0, L_000001710b6efd40;  1 drivers
v000001710b51b300_0 .net "z", 0 0, L_000001710b775700;  1 drivers
S_000001710b50f8a0 .scope generate, "genblk1[24]" "genblk1[24]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b3589a0 .param/l "i" 0 10 21, +C4<011000>;
S_000001710b50fbc0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b50f8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b51cca0_0 .net "and0", 0 0, L_000001710b775850;  1 drivers
v000001710b51c2a0_0 .net "and1", 0 0, L_000001710b7758c0;  1 drivers
v000001710b51b9e0_0 .net "c", 0 0, L_000001710b6ef2a0;  1 drivers
v000001710b51b580_0 .net "cout", 0 0, L_000001710b775b60;  1 drivers
v000001710b51c5c0_0 .net "x", 0 0, L_000001710b6ef8e0;  1 drivers
v000001710b51b940_0 .net "xor0", 0 0, L_000001710b774f90;  1 drivers
v000001710b51c660_0 .net "y", 0 0, L_000001710b6eeda0;  1 drivers
v000001710b51c7a0_0 .net "z", 0 0, L_000001710b7762d0;  1 drivers
S_000001710b50fd50 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b50fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775850 .functor AND 1, L_000001710b6ef8e0, L_000001710b6eeda0, C4<1>, C4<1>;
v000001710b51c980_0 .net "x", 0 0, L_000001710b6ef8e0;  alias, 1 drivers
v000001710b51ab80_0 .net "y", 0 0, L_000001710b6eeda0;  alias, 1 drivers
v000001710b51bf80_0 .net "z", 0 0, L_000001710b775850;  alias, 1 drivers
S_000001710b511330 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b50fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7758c0 .functor AND 1, L_000001710b774f90, L_000001710b6ef2a0, C4<1>, C4<1>;
v000001710b51bc60_0 .net "x", 0 0, L_000001710b774f90;  alias, 1 drivers
v000001710b51b120_0 .net "y", 0 0, L_000001710b6ef2a0;  alias, 1 drivers
v000001710b51b260_0 .net "z", 0 0, L_000001710b7758c0;  alias, 1 drivers
S_000001710b511650 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b50fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775b60 .functor OR 1, L_000001710b775850, L_000001710b7758c0, C4<0>, C4<0>;
v000001710b51cd40_0 .net "x", 0 0, L_000001710b775850;  alias, 1 drivers
v000001710b51c200_0 .net "y", 0 0, L_000001710b7758c0;  alias, 1 drivers
v000001710b51ac20_0 .net "z", 0 0, L_000001710b775b60;  alias, 1 drivers
S_000001710b50fa30 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b50fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b774f90 .functor XOR 1, L_000001710b6ef8e0, L_000001710b6eeda0, C4<0>, C4<0>;
v000001710b51c160_0 .net "x", 0 0, L_000001710b6ef8e0;  alias, 1 drivers
v000001710b51c020_0 .net "y", 0 0, L_000001710b6eeda0;  alias, 1 drivers
v000001710b51bbc0_0 .net "z", 0 0, L_000001710b774f90;  alias, 1 drivers
S_000001710b511b00 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b50fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7762d0 .functor XOR 1, L_000001710b774f90, L_000001710b6ef2a0, C4<0>, C4<0>;
v000001710b51b440_0 .net "x", 0 0, L_000001710b774f90;  alias, 1 drivers
v000001710b51b8a0_0 .net "y", 0 0, L_000001710b6ef2a0;  alias, 1 drivers
v000001710b51b4e0_0 .net "z", 0 0, L_000001710b7762d0;  alias, 1 drivers
S_000001710b50fee0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b50f8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688710 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b7757e0 .functor XOR 1, L_000001710b688710, L_000001710b6f1280, C4<0>, C4<0>;
v000001710b51c8e0_0 .net "x", 0 0, L_000001710b688710;  1 drivers
v000001710b51ca20_0 .net "y", 0 0, L_000001710b6f1280;  1 drivers
v000001710b51cac0_0 .net "z", 0 0, L_000001710b7757e0;  1 drivers
S_000001710b510070 .scope generate, "genblk1[25]" "genblk1[25]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b358ce0 .param/l "i" 0 10 21, +C4<011001>;
S_000001710b510200 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b510070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b51f720_0 .net "and0", 0 0, L_000001710b7763b0;  1 drivers
v000001710b51f5e0_0 .net "and1", 0 0, L_000001710b775c40;  1 drivers
v000001710b51f400_0 .net "c", 0 0, L_000001710b6eec60;  1 drivers
v000001710b51d920_0 .net "cout", 0 0, L_000001710b7765e0;  1 drivers
v000001710b51d1a0_0 .net "x", 0 0, L_000001710b6ef200;  1 drivers
v000001710b51e000_0 .net "xor0", 0 0, L_000001710b775bd0;  1 drivers
v000001710b51eaa0_0 .net "y", 0 0, L_000001710b6eee40;  1 drivers
v000001710b51f4a0_0 .net "z", 0 0, L_000001710b776340;  1 drivers
S_000001710b511010 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b510200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7763b0 .functor AND 1, L_000001710b6ef200, L_000001710b6eee40, C4<1>, C4<1>;
v000001710b51ce80_0 .net "x", 0 0, L_000001710b6ef200;  alias, 1 drivers
v000001710b51cf20_0 .net "y", 0 0, L_000001710b6eee40;  alias, 1 drivers
v000001710b51acc0_0 .net "z", 0 0, L_000001710b7763b0;  alias, 1 drivers
S_000001710b5111a0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b510200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775c40 .functor AND 1, L_000001710b775bd0, L_000001710b6eec60, C4<1>, C4<1>;
v000001710b51ad60_0 .net "x", 0 0, L_000001710b775bd0;  alias, 1 drivers
v000001710b51dc40_0 .net "y", 0 0, L_000001710b6eec60;  alias, 1 drivers
v000001710b51ef00_0 .net "z", 0 0, L_000001710b775c40;  alias, 1 drivers
S_000001710b5117e0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b510200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7765e0 .functor OR 1, L_000001710b7763b0, L_000001710b775c40, C4<0>, C4<0>;
v000001710b51d6a0_0 .net "x", 0 0, L_000001710b7763b0;  alias, 1 drivers
v000001710b51d4c0_0 .net "y", 0 0, L_000001710b775c40;  alias, 1 drivers
v000001710b51f220_0 .net "z", 0 0, L_000001710b7765e0;  alias, 1 drivers
S_000001710b511970 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b510200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775bd0 .functor XOR 1, L_000001710b6ef200, L_000001710b6eee40, C4<0>, C4<0>;
v000001710b51e460_0 .net "x", 0 0, L_000001710b6ef200;  alias, 1 drivers
v000001710b51d7e0_0 .net "y", 0 0, L_000001710b6eee40;  alias, 1 drivers
v000001710b51e6e0_0 .net "z", 0 0, L_000001710b775bd0;  alias, 1 drivers
S_000001710b511c90 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b510200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b776340 .functor XOR 1, L_000001710b775bd0, L_000001710b6eec60, C4<0>, C4<0>;
v000001710b51d560_0 .net "x", 0 0, L_000001710b775bd0;  alias, 1 drivers
v000001710b51f680_0 .net "y", 0 0, L_000001710b6eec60;  alias, 1 drivers
v000001710b51e0a0_0 .net "z", 0 0, L_000001710b776340;  alias, 1 drivers
S_000001710b511e20 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b510070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688758 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b775000 .functor XOR 1, L_000001710b688758, L_000001710b6f02e0, C4<0>, C4<0>;
v000001710b51f7c0_0 .net "x", 0 0, L_000001710b688758;  1 drivers
v000001710b51e500_0 .net "y", 0 0, L_000001710b6f02e0;  1 drivers
v000001710b51f860_0 .net "z", 0 0, L_000001710b775000;  1 drivers
S_000001710b511fb0 .scope generate, "genblk1[26]" "genblk1[26]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b358de0 .param/l "i" 0 10 21, +C4<011010>;
S_000001710b512140 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b511fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b51dba0_0 .net "and0", 0 0, L_000001710b7767a0;  1 drivers
v000001710b51d380_0 .net "and1", 0 0, L_000001710b775cb0;  1 drivers
v000001710b51da60_0 .net "c", 0 0, L_000001710b6efe80;  1 drivers
v000001710b51d420_0 .net "cout", 0 0, L_000001710b776880;  1 drivers
v000001710b51db00_0 .net "x", 0 0, L_000001710b6efde0;  1 drivers
v000001710b51dd80_0 .net "xor0", 0 0, L_000001710b776730;  1 drivers
v000001710b51dec0_0 .net "y", 0 0, L_000001710b6f0100;  1 drivers
v000001710b51e280_0 .net "z", 0 0, L_000001710b7750e0;  1 drivers
S_000001710b5341f0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b512140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7767a0 .functor AND 1, L_000001710b6efde0, L_000001710b6f0100, C4<1>, C4<1>;
v000001710b51e140_0 .net "x", 0 0, L_000001710b6efde0;  alias, 1 drivers
v000001710b51e1e0_0 .net "y", 0 0, L_000001710b6f0100;  alias, 1 drivers
v000001710b51e820_0 .net "z", 0 0, L_000001710b7767a0;  alias, 1 drivers
S_000001710b533250 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b512140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775cb0 .functor AND 1, L_000001710b776730, L_000001710b6efe80, C4<1>, C4<1>;
v000001710b51f040_0 .net "x", 0 0, L_000001710b776730;  alias, 1 drivers
v000001710b51d600_0 .net "y", 0 0, L_000001710b6efe80;  alias, 1 drivers
v000001710b51de20_0 .net "z", 0 0, L_000001710b775cb0;  alias, 1 drivers
S_000001710b533d40 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b512140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b776880 .functor OR 1, L_000001710b7767a0, L_000001710b775cb0, C4<0>, C4<0>;
v000001710b51d100_0 .net "x", 0 0, L_000001710b7767a0;  alias, 1 drivers
v000001710b51d740_0 .net "y", 0 0, L_000001710b775cb0;  alias, 1 drivers
v000001710b51d240_0 .net "z", 0 0, L_000001710b776880;  alias, 1 drivers
S_000001710b537580 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b512140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b776730 .functor XOR 1, L_000001710b6efde0, L_000001710b6f0100, C4<0>, C4<0>;
v000001710b51dce0_0 .net "x", 0 0, L_000001710b6efde0;  alias, 1 drivers
v000001710b51d880_0 .net "y", 0 0, L_000001710b6f0100;  alias, 1 drivers
v000001710b51d9c0_0 .net "z", 0 0, L_000001710b776730;  alias, 1 drivers
S_000001710b539010 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b512140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7750e0 .functor XOR 1, L_000001710b776730, L_000001710b6efe80, C4<0>, C4<0>;
v000001710b51f360_0 .net "x", 0 0, L_000001710b776730;  alias, 1 drivers
v000001710b51f2c0_0 .net "y", 0 0, L_000001710b6efe80;  alias, 1 drivers
v000001710b51d2e0_0 .net "z", 0 0, L_000001710b7750e0;  alias, 1 drivers
S_000001710b536900 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b511fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6887a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b776650 .functor XOR 1, L_000001710b6887a0, L_000001710b6ef700, C4<0>, C4<0>;
v000001710b51df60_0 .net "x", 0 0, L_000001710b6887a0;  1 drivers
v000001710b51f0e0_0 .net "y", 0 0, L_000001710b6ef700;  1 drivers
v000001710b51e320_0 .net "z", 0 0, L_000001710b776650;  1 drivers
S_000001710b536770 .scope generate, "genblk1[27]" "genblk1[27]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b35a060 .param/l "i" 0 10 21, +C4<011011>;
S_000001710b537260 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b536770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b51ee60_0 .net "and0", 0 0, L_000001710b777530;  1 drivers
v000001710b5203a0_0 .net "and1", 0 0, L_000001710b777840;  1 drivers
v000001710b5201c0_0 .net "c", 0 0, L_000001710b6f1140;  1 drivers
v000001710b520b20_0 .net "cout", 0 0, L_000001710b778410;  1 drivers
v000001710b520a80_0 .net "x", 0 0, L_000001710b6f01a0;  1 drivers
v000001710b520080_0 .net "xor0", 0 0, L_000001710b7751c0;  1 drivers
v000001710b51fb80_0 .net "y", 0 0, L_000001710b6ef3e0;  1 drivers
v000001710b520940_0 .net "z", 0 0, L_000001710b775230;  1 drivers
S_000001710b533a20 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b537260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b777530 .functor AND 1, L_000001710b6f01a0, L_000001710b6ef3e0, C4<1>, C4<1>;
v000001710b51e3c0_0 .net "x", 0 0, L_000001710b6f01a0;  alias, 1 drivers
v000001710b51e5a0_0 .net "y", 0 0, L_000001710b6ef3e0;  alias, 1 drivers
v000001710b51e640_0 .net "z", 0 0, L_000001710b777530;  alias, 1 drivers
S_000001710b538200 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b537260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b777840 .functor AND 1, L_000001710b7751c0, L_000001710b6f1140, C4<1>, C4<1>;
v000001710b51e780_0 .net "x", 0 0, L_000001710b7751c0;  alias, 1 drivers
v000001710b51f180_0 .net "y", 0 0, L_000001710b6f1140;  alias, 1 drivers
v000001710b51e8c0_0 .net "z", 0 0, L_000001710b777840;  alias, 1 drivers
S_000001710b535640 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b537260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b778410 .functor OR 1, L_000001710b777530, L_000001710b777840, C4<0>, C4<0>;
v000001710b51e960_0 .net "x", 0 0, L_000001710b777530;  alias, 1 drivers
v000001710b51efa0_0 .net "y", 0 0, L_000001710b777840;  alias, 1 drivers
v000001710b51ea00_0 .net "z", 0 0, L_000001710b778410;  alias, 1 drivers
S_000001710b538520 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b537260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7751c0 .functor XOR 1, L_000001710b6f01a0, L_000001710b6ef3e0, C4<0>, C4<0>;
v000001710b51f540_0 .net "x", 0 0, L_000001710b6f01a0;  alias, 1 drivers
v000001710b51eb40_0 .net "y", 0 0, L_000001710b6ef3e0;  alias, 1 drivers
v000001710b51ebe0_0 .net "z", 0 0, L_000001710b7751c0;  alias, 1 drivers
S_000001710b537ee0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b537260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b775230 .functor XOR 1, L_000001710b7751c0, L_000001710b6f1140, C4<0>, C4<0>;
v000001710b51ec80_0 .net "x", 0 0, L_000001710b7751c0;  alias, 1 drivers
v000001710b51ed20_0 .net "y", 0 0, L_000001710b6f1140;  alias, 1 drivers
v000001710b51edc0_0 .net "z", 0 0, L_000001710b775230;  alias, 1 drivers
S_000001710b537bc0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b536770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6887e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b775150 .functor XOR 1, L_000001710b6887e8, L_000001710b6efb60, C4<0>, C4<0>;
v000001710b51fc20_0 .net "x", 0 0, L_000001710b6887e8;  1 drivers
v000001710b51ffe0_0 .net "y", 0 0, L_000001710b6efb60;  1 drivers
v000001710b520bc0_0 .net "z", 0 0, L_000001710b775150;  1 drivers
S_000001710b536f40 .scope generate, "genblk1[28]" "genblk1[28]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b359ea0 .param/l "i" 0 10 21, +C4<011100>;
S_000001710b5386b0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b536f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b51fcc0_0 .net "and0", 0 0, L_000001710b776f80;  1 drivers
v000001710b51f9a0_0 .net "and1", 0 0, L_000001710b7773e0;  1 drivers
v000001710b521b60_0 .net "c", 0 0, L_000001710b6eed00;  1 drivers
v000001710b521d40_0 .net "cout", 0 0, L_000001710b777680;  1 drivers
v000001710b520300_0 .net "x", 0 0, L_000001710b6f06a0;  1 drivers
v000001710b51fea0_0 .net "xor0", 0 0, L_000001710b7785d0;  1 drivers
v000001710b521ac0_0 .net "y", 0 0, L_000001710b6efc00;  1 drivers
v000001710b520e40_0 .net "z", 0 0, L_000001710b776ff0;  1 drivers
S_000001710b535960 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5386b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b776f80 .functor AND 1, L_000001710b6f06a0, L_000001710b6efc00, C4<1>, C4<1>;
v000001710b520440_0 .net "x", 0 0, L_000001710b6f06a0;  alias, 1 drivers
v000001710b520260_0 .net "y", 0 0, L_000001710b6efc00;  alias, 1 drivers
v000001710b520c60_0 .net "z", 0 0, L_000001710b776f80;  alias, 1 drivers
S_000001710b533ed0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5386b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7773e0 .functor AND 1, L_000001710b7785d0, L_000001710b6eed00, C4<1>, C4<1>;
v000001710b5204e0_0 .net "x", 0 0, L_000001710b7785d0;  alias, 1 drivers
v000001710b520d00_0 .net "y", 0 0, L_000001710b6eed00;  alias, 1 drivers
v000001710b520120_0 .net "z", 0 0, L_000001710b7773e0;  alias, 1 drivers
S_000001710b536a90 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5386b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b777680 .functor OR 1, L_000001710b776f80, L_000001710b7773e0, C4<0>, C4<0>;
v000001710b520da0_0 .net "x", 0 0, L_000001710b776f80;  alias, 1 drivers
v000001710b5209e0_0 .net "y", 0 0, L_000001710b7773e0;  alias, 1 drivers
v000001710b520580_0 .net "z", 0 0, L_000001710b777680;  alias, 1 drivers
S_000001710b535190 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5386b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7785d0 .functor XOR 1, L_000001710b6f06a0, L_000001710b6efc00, C4<0>, C4<0>;
v000001710b522060_0 .net "x", 0 0, L_000001710b6f06a0;  alias, 1 drivers
v000001710b51fe00_0 .net "y", 0 0, L_000001710b6efc00;  alias, 1 drivers
v000001710b51ff40_0 .net "z", 0 0, L_000001710b7785d0;  alias, 1 drivers
S_000001710b5365e0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5386b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b776ff0 .functor XOR 1, L_000001710b7785d0, L_000001710b6eed00, C4<0>, C4<0>;
v000001710b520620_0 .net "x", 0 0, L_000001710b7785d0;  alias, 1 drivers
v000001710b521480_0 .net "y", 0 0, L_000001710b6eed00;  alias, 1 drivers
v000001710b521700_0 .net "z", 0 0, L_000001710b776ff0;  alias, 1 drivers
S_000001710b534b50 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b536f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688830 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b7770d0 .functor XOR 1, L_000001710b688830, L_000001710b6ef340, C4<0>, C4<0>;
v000001710b5206c0_0 .net "x", 0 0, L_000001710b688830;  1 drivers
v000001710b5217a0_0 .net "y", 0 0, L_000001710b6ef340;  1 drivers
v000001710b520760_0 .net "z", 0 0, L_000001710b7770d0;  1 drivers
S_000001710b538390 .scope generate, "genblk1[29]" "genblk1[29]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b3596e0 .param/l "i" 0 10 21, +C4<011101>;
S_000001710b538840 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b538390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b521340_0 .net "and0", 0 0, L_000001710b776b20;  1 drivers
v000001710b5213e0_0 .net "and1", 0 0, L_000001710b7782c0;  1 drivers
v000001710b521520_0 .net "c", 0 0, L_000001710b6f0560;  1 drivers
v000001710b5215c0_0 .net "cout", 0 0, L_000001710b777060;  1 drivers
v000001710b521980_0 .net "x", 0 0, L_000001710b6ef520;  1 drivers
v000001710b521660_0 .net "xor0", 0 0, L_000001710b778480;  1 drivers
v000001710b521840_0 .net "y", 0 0, L_000001710b6f0380;  1 drivers
v000001710b5218e0_0 .net "z", 0 0, L_000001710b7784f0;  1 drivers
S_000001710b5346a0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b538840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b776b20 .functor AND 1, L_000001710b6ef520, L_000001710b6f0380, C4<1>, C4<1>;
v000001710b51fa40_0 .net "x", 0 0, L_000001710b6ef520;  alias, 1 drivers
v000001710b520800_0 .net "y", 0 0, L_000001710b6f0380;  alias, 1 drivers
v000001710b51fae0_0 .net "z", 0 0, L_000001710b776b20;  alias, 1 drivers
S_000001710b5349c0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b538840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7782c0 .functor AND 1, L_000001710b778480, L_000001710b6f0560, C4<1>, C4<1>;
v000001710b51f900_0 .net "x", 0 0, L_000001710b778480;  alias, 1 drivers
v000001710b5208a0_0 .net "y", 0 0, L_000001710b6f0560;  alias, 1 drivers
v000001710b520ee0_0 .net "z", 0 0, L_000001710b7782c0;  alias, 1 drivers
S_000001710b534e70 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b538840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b777060 .functor OR 1, L_000001710b776b20, L_000001710b7782c0, C4<0>, C4<0>;
v000001710b520f80_0 .net "x", 0 0, L_000001710b776b20;  alias, 1 drivers
v000001710b521e80_0 .net "y", 0 0, L_000001710b7782c0;  alias, 1 drivers
v000001710b51fd60_0 .net "z", 0 0, L_000001710b777060;  alias, 1 drivers
S_000001710b5389d0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b538840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b778480 .functor XOR 1, L_000001710b6ef520, L_000001710b6f0380, C4<0>, C4<0>;
v000001710b521020_0 .net "x", 0 0, L_000001710b6ef520;  alias, 1 drivers
v000001710b5210c0_0 .net "y", 0 0, L_000001710b6f0380;  alias, 1 drivers
v000001710b521fc0_0 .net "z", 0 0, L_000001710b778480;  alias, 1 drivers
S_000001710b5370d0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b538840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7784f0 .functor XOR 1, L_000001710b778480, L_000001710b6f0560, C4<0>, C4<0>;
v000001710b521160_0 .net "x", 0 0, L_000001710b778480;  alias, 1 drivers
v000001710b521200_0 .net "y", 0 0, L_000001710b6f0560;  alias, 1 drivers
v000001710b5212a0_0 .net "z", 0 0, L_000001710b7784f0;  alias, 1 drivers
S_000001710b538b60 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b538390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b778170 .functor XOR 1, L_000001710b688878, L_000001710b6eef80, C4<0>, C4<0>;
v000001710b521a20_0 .net "x", 0 0, L_000001710b688878;  1 drivers
v000001710b521c00_0 .net "y", 0 0, L_000001710b6eef80;  1 drivers
v000001710b521ca0_0 .net "z", 0 0, L_000001710b778170;  1 drivers
S_000001710b5357d0 .scope generate, "genblk1[30]" "genblk1[30]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b359160 .param/l "i" 0 10 21, +C4<011110>;
S_000001710b534060 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5357d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b522560_0 .net "and0", 0 0, L_000001710b7776f0;  1 drivers
v000001710b5245e0_0 .net "and1", 0 0, L_000001710b776e30;  1 drivers
v000001710b522c40_0 .net "c", 0 0, L_000001710b6f0ba0;  1 drivers
v000001710b5242c0_0 .net "cout", 0 0, L_000001710b7771b0;  1 drivers
v000001710b5230a0_0 .net "x", 0 0, L_000001710b6eeb20;  1 drivers
v000001710b5229c0_0 .net "xor0", 0 0, L_000001710b7775a0;  1 drivers
v000001710b524360_0 .net "y", 0 0, L_000001710b6efa20;  1 drivers
v000001710b522420_0 .net "z", 0 0, L_000001710b777140;  1 drivers
S_000001710b534830 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b534060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7776f0 .functor AND 1, L_000001710b6eeb20, L_000001710b6efa20, C4<1>, C4<1>;
v000001710b521de0_0 .net "x", 0 0, L_000001710b6eeb20;  alias, 1 drivers
v000001710b521f20_0 .net "y", 0 0, L_000001710b6efa20;  alias, 1 drivers
v000001710b522ec0_0 .net "z", 0 0, L_000001710b7776f0;  alias, 1 drivers
S_000001710b534380 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b534060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b776e30 .functor AND 1, L_000001710b7775a0, L_000001710b6f0ba0, C4<1>, C4<1>;
v000001710b522240_0 .net "x", 0 0, L_000001710b7775a0;  alias, 1 drivers
v000001710b523460_0 .net "y", 0 0, L_000001710b6f0ba0;  alias, 1 drivers
v000001710b5227e0_0 .net "z", 0 0, L_000001710b776e30;  alias, 1 drivers
S_000001710b533bb0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b534060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7771b0 .functor OR 1, L_000001710b7776f0, L_000001710b776e30, C4<0>, C4<0>;
v000001710b5226a0_0 .net "x", 0 0, L_000001710b7776f0;  alias, 1 drivers
v000001710b5224c0_0 .net "y", 0 0, L_000001710b776e30;  alias, 1 drivers
v000001710b524680_0 .net "z", 0 0, L_000001710b7771b0;  alias, 1 drivers
S_000001710b538cf0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b534060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7775a0 .functor XOR 1, L_000001710b6eeb20, L_000001710b6efa20, C4<0>, C4<0>;
v000001710b523140_0 .net "x", 0 0, L_000001710b6eeb20;  alias, 1 drivers
v000001710b522f60_0 .net "y", 0 0, L_000001710b6efa20;  alias, 1 drivers
v000001710b524720_0 .net "z", 0 0, L_000001710b7775a0;  alias, 1 drivers
S_000001710b535af0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b534060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b777140 .functor XOR 1, L_000001710b7775a0, L_000001710b6f0ba0, C4<0>, C4<0>;
v000001710b522740_0 .net "x", 0 0, L_000001710b7775a0;  alias, 1 drivers
v000001710b523500_0 .net "y", 0 0, L_000001710b6f0ba0;  alias, 1 drivers
v000001710b522d80_0 .net "z", 0 0, L_000001710b777140;  alias, 1 drivers
S_000001710b537d50 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5357d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6888c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b776ce0 .functor XOR 1, L_000001710b6888c0, L_000001710b6f0740, C4<0>, C4<0>;
v000001710b523a00_0 .net "x", 0 0, L_000001710b6888c0;  1 drivers
v000001710b524220_0 .net "y", 0 0, L_000001710b6f0740;  1 drivers
v000001710b5235a0_0 .net "z", 0 0, L_000001710b776ce0;  1 drivers
S_000001710b534510 .scope generate, "genblk1[31]" "genblk1[31]" 10 21, 10 21 0, S_000001710b500b20;
 .timescale 0 0;
P_000001710b359760 .param/l "i" 0 10 21, +C4<011111>;
S_000001710b534ce0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b534510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b524400_0 .net "and0", 0 0, L_000001710b777290;  1 drivers
v000001710b523280_0 .net "and1", 0 0, L_000001710b777df0;  1 drivers
v000001710b524860_0 .net "c", 0 0, L_000001710b6ef020;  1 drivers
v000001710b523aa0_0 .net "cout", 0 0, L_000001710b777ed0;  1 drivers
v000001710b5244a0_0 .net "x", 0 0, L_000001710b6f11e0;  1 drivers
v000001710b523be0_0 .net "xor0", 0 0, L_000001710b776ea0;  1 drivers
v000001710b5233c0_0 .net "y", 0 0, L_000001710b6f09c0;  1 drivers
v000001710b523640_0 .net "z", 0 0, L_000001710b777ae0;  1 drivers
S_000001710b535c80 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b534ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b777290 .functor AND 1, L_000001710b6f11e0, L_000001710b6f09c0, C4<1>, C4<1>;
v000001710b522880_0 .net "x", 0 0, L_000001710b6f11e0;  alias, 1 drivers
v000001710b522920_0 .net "y", 0 0, L_000001710b6f09c0;  alias, 1 drivers
v000001710b522a60_0 .net "z", 0 0, L_000001710b777290;  alias, 1 drivers
S_000001710b535000 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b534ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b777df0 .functor AND 1, L_000001710b776ea0, L_000001710b6ef020, C4<1>, C4<1>;
v000001710b523820_0 .net "x", 0 0, L_000001710b776ea0;  alias, 1 drivers
v000001710b5221a0_0 .net "y", 0 0, L_000001710b6ef020;  alias, 1 drivers
v000001710b523b40_0 .net "z", 0 0, L_000001710b777df0;  alias, 1 drivers
S_000001710b537710 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b534ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b777ed0 .functor OR 1, L_000001710b777290, L_000001710b777df0, C4<0>, C4<0>;
v000001710b522e20_0 .net "x", 0 0, L_000001710b777290;  alias, 1 drivers
v000001710b522b00_0 .net "y", 0 0, L_000001710b777df0;  alias, 1 drivers
v000001710b523320_0 .net "z", 0 0, L_000001710b777ed0;  alias, 1 drivers
S_000001710b535320 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b534ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b776ea0 .functor XOR 1, L_000001710b6f11e0, L_000001710b6f09c0, C4<0>, C4<0>;
v000001710b5236e0_0 .net "x", 0 0, L_000001710b6f11e0;  alias, 1 drivers
v000001710b5247c0_0 .net "y", 0 0, L_000001710b6f09c0;  alias, 1 drivers
v000001710b522ba0_0 .net "z", 0 0, L_000001710b776ea0;  alias, 1 drivers
S_000001710b536c20 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b534ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b777ae0 .functor XOR 1, L_000001710b776ea0, L_000001710b6ef020, C4<0>, C4<0>;
v000001710b5231e0_0 .net "x", 0 0, L_000001710b776ea0;  alias, 1 drivers
v000001710b523000_0 .net "y", 0 0, L_000001710b6ef020;  alias, 1 drivers
v000001710b522ce0_0 .net "z", 0 0, L_000001710b777ae0;  alias, 1 drivers
S_000001710b538070 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b534510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688908 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b777220 .functor XOR 1, L_000001710b688908, L_000001710b6eebc0, C4<0>, C4<0>;
v000001710b522100_0 .net "x", 0 0, L_000001710b688908;  1 drivers
v000001710b523c80_0 .net "y", 0 0, L_000001710b6eebc0;  1 drivers
v000001710b523780_0 .net "z", 0 0, L_000001710b777220;  1 drivers
S_000001710b533890 .scope module, "sub0" "full_adder_1bit" 10 18, 5 4 0, S_000001710b500b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5260c0_0 .net "and0", 0 0, L_000001710b777a70;  1 drivers
v000001710b525e40_0 .net "and1", 0 0, L_000001710b778330;  1 drivers
L_000001710b688998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001710b526980_0 .net "c", 0 0, L_000001710b688998;  1 drivers
v000001710b526f20_0 .net "cout", 0 0, L_000001710b7777d0;  1 drivers
v000001710b526480_0 .net "x", 0 0, L_000001710b6ef0c0;  1 drivers
v000001710b526700_0 .net "xor0", 0 0, L_000001710b777300;  1 drivers
v000001710b5254e0_0 .net "y", 0 0, L_000001710b6ef160;  1 drivers
v000001710b524c20_0 .net "z", 0 0, L_000001710b777760;  1 drivers
S_000001710b5354b0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b533890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b777a70 .functor AND 1, L_000001710b6ef0c0, L_000001710b6ef160, C4<1>, C4<1>;
v000001710b524040_0 .net "x", 0 0, L_000001710b6ef0c0;  alias, 1 drivers
v000001710b522380_0 .net "y", 0 0, L_000001710b6ef160;  alias, 1 drivers
v000001710b524540_0 .net "z", 0 0, L_000001710b777a70;  alias, 1 drivers
S_000001710b535e10 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b533890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b778330 .functor AND 1, L_000001710b777300, L_000001710b688998, C4<1>, C4<1>;
v000001710b5238c0_0 .net "x", 0 0, L_000001710b777300;  alias, 1 drivers
v000001710b523960_0 .net "y", 0 0, L_000001710b688998;  alias, 1 drivers
v000001710b523d20_0 .net "z", 0 0, L_000001710b778330;  alias, 1 drivers
S_000001710b538e80 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b533890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7777d0 .functor OR 1, L_000001710b777a70, L_000001710b778330, C4<0>, C4<0>;
v000001710b523dc0_0 .net "x", 0 0, L_000001710b777a70;  alias, 1 drivers
v000001710b523e60_0 .net "y", 0 0, L_000001710b778330;  alias, 1 drivers
v000001710b523f00_0 .net "z", 0 0, L_000001710b7777d0;  alias, 1 drivers
S_000001710b535fa0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b533890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b777300 .functor XOR 1, L_000001710b6ef0c0, L_000001710b6ef160, C4<0>, C4<0>;
v000001710b523fa0_0 .net "x", 0 0, L_000001710b6ef0c0;  alias, 1 drivers
v000001710b5240e0_0 .net "y", 0 0, L_000001710b6ef160;  alias, 1 drivers
v000001710b5222e0_0 .net "z", 0 0, L_000001710b777300;  alias, 1 drivers
S_000001710b536130 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b533890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b777760 .functor XOR 1, L_000001710b777300, L_000001710b688998, C4<0>, C4<0>;
v000001710b524180_0 .net "x", 0 0, L_000001710b777300;  alias, 1 drivers
v000001710b522600_0 .net "y", 0 0, L_000001710b688998;  alias, 1 drivers
v000001710b524e00_0 .net "z", 0 0, L_000001710b777760;  alias, 1 drivers
S_000001710b5330c0 .scope module, "xor0_map" "xor_gate" 10 16, 8 1 0, S_000001710b500b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688950 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b777920 .functor XOR 1, L_000001710b688950, L_000001710b6eff20, C4<0>, C4<0>;
v000001710b524f40_0 .net "x", 0 0, L_000001710b688950;  1 drivers
v000001710b525300_0 .net "y", 0 0, L_000001710b6eff20;  1 drivers
v000001710b524ea0_0 .net "z", 0 0, L_000001710b777920;  1 drivers
S_000001710b5391a0 .scope module, "xor32_map" "xor_gate" 10 26, 8 1 0, S_000001710b500b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6889e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b778560 .functor XOR 1, L_000001710b6889e0, L_000001710b6ef5c0, C4<0>, C4<0>;
v000001710b5253a0_0 .net "x", 0 0, L_000001710b6889e0;  1 drivers
v000001710b524900_0 .net "y", 0 0, L_000001710b6ef5c0;  1 drivers
v000001710b524fe0_0 .net "z", 0 0, L_000001710b778560;  alias, 1 drivers
S_000001710b5362c0 .scope module, "xor33_map" "xor_gate" 10 27, 8 1 0, S_000001710b500b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7778b0 .functor XOR 1, L_000001710b6ef660, L_000001710b6f07e0, C4<0>, C4<0>;
v000001710b5259e0_0 .net "x", 0 0, L_000001710b6ef660;  1 drivers
v000001710b525ee0_0 .net "y", 0 0, L_000001710b6f07e0;  1 drivers
v000001710b525580_0 .net "z", 0 0, L_000001710b7778b0;  alias, 1 drivers
S_000001710b536450 .scope module, "and0" "and_gate_32" 3 71, 11 1 0, S_000001710aba4830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x";
    .port_info 1 /INPUT 32 "y";
    .port_info 2 /OUTPUT 32 "z";
L_000001710b7788e0 .functor AND 32, o000001710b3d8978, v000001710b62f5b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001710b525bc0_0 .net "x", 31 0, o000001710b3d8978;  alias, 0 drivers
v000001710b5262a0_0 .net "y", 31 0, v000001710b62f5b0_0;  alias, 1 drivers
v000001710b525760_0 .net "z", 31 0, L_000001710b7788e0;  alias, 1 drivers
S_000001710b536db0 .scope module, "mux_map32" "mux8_1_32bit" 3 91, 12 1 0, S_000001710aba4830;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "sel";
    .port_info 1 /INPUT 32 "src_in0";
    .port_info 2 /INPUT 32 "src_in1";
    .port_info 3 /INPUT 32 "src_in2";
    .port_info 4 /INPUT 32 "src_in3";
    .port_info 5 /INPUT 32 "src_in4";
    .port_info 6 /INPUT 32 "src_in5";
    .port_info 7 /INPUT 32 "src_in6";
    .port_info 8 /INPUT 32 "src_in7";
    .port_info 9 /OUTPUT 32 "z";
L_000001710b689ef8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001710b524b80_0 .net/2u *"_ivl_0", 30 0, L_000001710b689ef8;  1 drivers
L_000001710b689f88 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001710b526ca0_0 .net/2u *"_ivl_12", 30 0, L_000001710b689f88;  1 drivers
v000001710b526e80_0 .net *"_ivl_15", 0 0, L_000001710b704100;  1 drivers
L_000001710b689fd0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001710b5249a0_0 .net/2u *"_ivl_18", 30 0, L_000001710b689fd0;  1 drivers
v000001710b524ae0_0 .net *"_ivl_21", 0 0, L_000001710b703980;  1 drivers
L_000001710b68a018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001710b524cc0_0 .net/2u *"_ivl_24", 30 0, L_000001710b68a018;  1 drivers
v000001710b524d60_0 .net *"_ivl_27", 0 0, L_000001710b7035c0;  1 drivers
v000001710b5283c0_0 .net *"_ivl_3", 0 0, L_000001710b702760;  1 drivers
L_000001710b68a060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001710b5280a0_0 .net/2u *"_ivl_30", 30 0, L_000001710b68a060;  1 drivers
v000001710b529360_0 .net *"_ivl_33", 0 0, L_000001710b703b60;  1 drivers
L_000001710b68a0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001710b527240_0 .net/2u *"_ivl_36", 30 0, L_000001710b68a0a8;  1 drivers
v000001710b527920_0 .net *"_ivl_39", 0 0, L_000001710b702d00;  1 drivers
L_000001710b689f40 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001710b5279c0_0 .net/2u *"_ivl_6", 30 0, L_000001710b689f40;  1 drivers
v000001710b528460_0 .net *"_ivl_9", 0 0, L_000001710b703700;  1 drivers
v000001710b528a00_0 .net "s0", 31 0, v000001710b525940_0;  1 drivers
v000001710b529220_0 .net "s1", 31 0, v000001710b526200_0;  1 drivers
v000001710b5285a0_0 .net "s2", 31 0, v000001710b524a40_0;  1 drivers
v000001710b528140_0 .net "s3", 31 0, v000001710b525a80_0;  1 drivers
v000001710b5281e0_0 .net "s4", 31 0, v000001710b525d00_0;  1 drivers
v000001710b528fa0_0 .net "s5", 31 0, v000001710b525da0_0;  1 drivers
v000001710b528280_0 .net "sel", 2 0, L_000001710b6e0c00;  alias, 1 drivers
v000001710b528320_0 .net "src_in0", 31 0, L_000001710b7788e0;  alias, 1 drivers
v000001710b527ec0_0 .net "src_in1", 31 0, L_000001710b7732b0;  alias, 1 drivers
v000001710b5292c0_0 .net "src_in2", 31 0, L_000001710b6e4c60;  alias, 1 drivers
v000001710b5276a0_0 .net "src_in3", 31 0, L_000001710b6fea20;  alias, 1 drivers
v000001710b527880_0 .net "src_in4", 31 0, L_000001710b6eade0;  alias, 1 drivers
v000001710b527a60_0 .net "src_in5", 31 0, L_000001710b6ff420;  alias, 1 drivers
v000001710b528b40_0 .net "src_in6", 31 0, L_000001710b6ef480;  alias, 1 drivers
v000001710b528500_0 .net "src_in7", 31 0, L_000001710b6fa2e0;  alias, 1 drivers
v000001710b528000_0 .net "z", 31 0, v000001710b526c00_0;  alias, 1 drivers
L_000001710b702760 .part L_000001710b6e0c00, 0, 1;
L_000001710b7029e0 .concat [ 1 31 0 0], L_000001710b702760, L_000001710b689ef8;
L_000001710b703700 .part L_000001710b6e0c00, 0, 1;
L_000001710b703c00 .concat [ 1 31 0 0], L_000001710b703700, L_000001710b689f40;
L_000001710b704100 .part L_000001710b6e0c00, 0, 1;
L_000001710b703ac0 .concat [ 1 31 0 0], L_000001710b704100, L_000001710b689f88;
L_000001710b703980 .part L_000001710b6e0c00, 0, 1;
L_000001710b7042e0 .concat [ 1 31 0 0], L_000001710b703980, L_000001710b689fd0;
L_000001710b7035c0 .part L_000001710b6e0c00, 1, 1;
L_000001710b704d80 .concat [ 1 31 0 0], L_000001710b7035c0, L_000001710b68a018;
L_000001710b703b60 .part L_000001710b6e0c00, 1, 1;
L_000001710b7050a0 .concat [ 1 31 0 0], L_000001710b703b60, L_000001710b68a060;
L_000001710b702d00 .part L_000001710b6e0c00, 2, 1;
L_000001710b703ca0 .concat [ 1 31 0 0], L_000001710b702d00, L_000001710b68a0a8;
S_000001710b539330 .scope module, "mux_map0" "mux_32" 12 21, 13 1 0, S_000001710b536db0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "sel";
    .port_info 1 /INPUT 32 "src0";
    .port_info 2 /INPUT 32 "src1";
    .port_info 3 /OUTPUT 32 "z";
v000001710b525080_0 .net "sel", 31 0, L_000001710b7029e0;  1 drivers
v000001710b526020_0 .net "src0", 31 0, L_000001710b7788e0;  alias, 1 drivers
v000001710b526fc0_0 .net "src1", 31 0, L_000001710b7732b0;  alias, 1 drivers
v000001710b525940_0 .var "z", 31 0;
E_000001710b3598a0 .event anyedge, v000001710b526fc0_0, v000001710b525760_0, v000001710b525080_0;
S_000001710b5333e0 .scope module, "mux_map1" "mux_32" 12 23, 13 1 0, S_000001710b536db0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "sel";
    .port_info 1 /INPUT 32 "src0";
    .port_info 2 /INPUT 32 "src1";
    .port_info 3 /OUTPUT 32 "z";
v000001710b526ac0_0 .net "sel", 31 0, L_000001710b703c00;  1 drivers
v000001710b526340_0 .net "src0", 31 0, L_000001710b6e4c60;  alias, 1 drivers
v000001710b525120_0 .net "src1", 31 0, L_000001710b6fea20;  alias, 1 drivers
v000001710b526200_0 .var "z", 31 0;
E_000001710b359f60 .event anyedge, v000001710b4e66c0_0, v000001710b43b0e0_0, v000001710b526ac0_0;
S_000001710b5373f0 .scope module, "mux_map2" "mux_32" 12 25, 13 1 0, S_000001710b536db0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "sel";
    .port_info 1 /INPUT 32 "src0";
    .port_info 2 /INPUT 32 "src1";
    .port_info 3 /OUTPUT 32 "z";
v000001710b525800_0 .net "sel", 31 0, L_000001710b703ac0;  1 drivers
v000001710b5258a0_0 .net "src0", 31 0, L_000001710b6eade0;  alias, 1 drivers
v000001710b527060_0 .net "src1", 31 0, L_000001710b6ff420;  alias, 1 drivers
v000001710b524a40_0 .var "z", 31 0;
E_000001710b3598e0 .event anyedge, v000001710b527060_0, v000001710b49a870_0, v000001710b525800_0;
S_000001710b5378a0 .scope module, "mux_map3" "mux_32" 12 27, 13 1 0, S_000001710b536db0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "sel";
    .port_info 1 /INPUT 32 "src0";
    .port_info 2 /INPUT 32 "src1";
    .port_info 3 /OUTPUT 32 "z";
v000001710b5267a0_0 .net "sel", 31 0, L_000001710b7042e0;  1 drivers
v000001710b526de0_0 .net "src0", 31 0, L_000001710b6ef480;  alias, 1 drivers
v000001710b526520_0 .net "src1", 31 0, L_000001710b6fa2e0;  alias, 1 drivers
v000001710b525a80_0 .var "z", 31 0;
E_000001710b359920 .event anyedge, v000001710b526520_0, v000001710b5256c0_0, v000001710b5267a0_0;
S_000001710b537a30 .scope module, "mux_map4" "mux_32" 12 29, 13 1 0, S_000001710b536db0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "sel";
    .port_info 1 /INPUT 32 "src0";
    .port_info 2 /INPUT 32 "src1";
    .port_info 3 /OUTPUT 32 "z";
v000001710b525c60_0 .net "sel", 31 0, L_000001710b704d80;  1 drivers
v000001710b5263e0_0 .net "src0", 31 0, v000001710b525940_0;  alias, 1 drivers
v000001710b5265c0_0 .net "src1", 31 0, v000001710b526200_0;  alias, 1 drivers
v000001710b525d00_0 .var "z", 31 0;
E_000001710b359960 .event anyedge, v000001710b526200_0, v000001710b525940_0, v000001710b525c60_0;
S_000001710b533570 .scope module, "mux_map5" "mux_32" 12 31, 13 1 0, S_000001710b536db0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "sel";
    .port_info 1 /INPUT 32 "src0";
    .port_info 2 /INPUT 32 "src1";
    .port_info 3 /OUTPUT 32 "z";
v000001710b526840_0 .net "sel", 31 0, L_000001710b7050a0;  1 drivers
v000001710b525260_0 .net "src0", 31 0, v000001710b524a40_0;  alias, 1 drivers
v000001710b525440_0 .net "src1", 31 0, v000001710b525a80_0;  alias, 1 drivers
v000001710b525da0_0 .var "z", 31 0;
E_000001710b359ee0 .event anyedge, v000001710b525a80_0, v000001710b524a40_0, v000001710b526840_0;
S_000001710b533700 .scope module, "mux_map6" "mux_32" 12 33, 13 1 0, S_000001710b536db0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "sel";
    .port_info 1 /INPUT 32 "src0";
    .port_info 2 /INPUT 32 "src1";
    .port_info 3 /OUTPUT 32 "z";
v000001710b526660_0 .net "sel", 31 0, L_000001710b703ca0;  1 drivers
v000001710b5268e0_0 .net "src0", 31 0, v000001710b525d00_0;  alias, 1 drivers
v000001710b526b60_0 .net "src1", 31 0, v000001710b525da0_0;  alias, 1 drivers
v000001710b526c00_0 .var "z", 31 0;
E_000001710b3599a0 .event anyedge, v000001710b525da0_0, v000001710b525d00_0, v000001710b526660_0;
S_000001710b53b270 .scope module, "mux_map_cout" "mux8_1_1bit" 3 93, 14 1 0, S_000001710aba4830;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "sel";
    .port_info 1 /INPUT 1 "src_in0";
    .port_info 2 /INPUT 1 "src_in1";
    .port_info 3 /INPUT 1 "src_in2";
    .port_info 4 /INPUT 1 "src_in3";
    .port_info 5 /INPUT 1 "src_in4";
    .port_info 6 /INPUT 1 "src_in5";
    .port_info 7 /INPUT 1 "src_in6";
    .port_info 8 /INPUT 1 "src_in7";
    .port_info 9 /OUTPUT 1 "z";
v000001710b528be0_0 .net "s0", 0 0, v000001710b528960_0;  1 drivers
v000001710b527c40_0 .net "s1", 0 0, v000001710b529540_0;  1 drivers
v000001710b528c80_0 .net "s2", 0 0, v000001710b529680_0;  1 drivers
v000001710b5274c0_0 .net "s3", 0 0, v000001710b5297c0_0;  1 drivers
v000001710b527d80_0 .net "s4", 0 0, v000001710b528aa0_0;  1 drivers
v000001710b528d20_0 .net "s5", 0 0, v000001710b5295e0_0;  1 drivers
v000001710b527e20_0 .net "sel", 2 0, L_000001710b6e0c00;  alias, 1 drivers
L_000001710b68a0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001710b527380_0 .net "src_in0", 0 0, L_000001710b68a0f0;  1 drivers
L_000001710b68a138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001710b528dc0_0 .net "src_in1", 0 0, L_000001710b68a138;  1 drivers
v000001710b528e60_0 .net "src_in2", 0 0, L_000001710b754db0;  alias, 1 drivers
L_000001710b68a180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001710b527560_0 .net "src_in3", 0 0, L_000001710b68a180;  1 drivers
v000001710b5290e0_0 .net "src_in4", 0 0, L_000001710b759f80;  alias, 1 drivers
L_000001710b68a1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001710b5277e0_0 .net "src_in5", 0 0, L_000001710b68a1c8;  1 drivers
v000001710b529a40_0 .net "src_in6", 0 0, L_000001710b778560;  alias, 1 drivers
v000001710b52a120_0 .net "src_in7", 0 0, L_000001710b687f78;  alias, 1 drivers
v000001710b52b840_0 .net "z", 0 0, v000001710b5288c0_0;  alias, 1 drivers
L_000001710b702bc0 .part L_000001710b6e0c00, 0, 1;
L_000001710b703340 .part L_000001710b6e0c00, 0, 1;
L_000001710b703660 .part L_000001710b6e0c00, 0, 1;
L_000001710b7049c0 .part L_000001710b6e0c00, 0, 1;
L_000001710b705140 .part L_000001710b6e0c00, 1, 1;
L_000001710b702da0 .part L_000001710b6e0c00, 1, 1;
L_000001710b7037a0 .part L_000001710b6e0c00, 2, 1;
S_000001710b53b720 .scope module, "mux_map0" "mux" 14 21, 15 1 0, S_000001710b53b270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b529400_0 .net "sel", 0 0, L_000001710b702bc0;  1 drivers
v000001710b527600_0 .net "src0", 0 0, L_000001710b68a0f0;  alias, 1 drivers
v000001710b527740_0 .net "src1", 0 0, L_000001710b68a138;  alias, 1 drivers
v000001710b528960_0 .var "z", 0 0;
E_000001710b359ce0 .event anyedge, v000001710b527740_0, v000001710b527600_0, v000001710b529400_0;
S_000001710b53bbd0 .scope module, "mux_map1" "mux" 14 23, 15 1 0, S_000001710b53b270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b528f00_0 .net "sel", 0 0, L_000001710b703340;  1 drivers
v000001710b527420_0 .net "src0", 0 0, L_000001710b754db0;  alias, 1 drivers
v000001710b529860_0 .net "src1", 0 0, L_000001710b68a180;  alias, 1 drivers
v000001710b529540_0 .var "z", 0 0;
E_000001710b359ca0 .event anyedge, v000001710b529860_0, v000001710b439c40_0, v000001710b528f00_0;
S_000001710b53ef60 .scope module, "mux_map2" "mux" 14 25, 15 1 0, S_000001710b53b270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b528640_0 .net "sel", 0 0, L_000001710b703660;  1 drivers
v000001710b527b00_0 .net "src0", 0 0, L_000001710b759f80;  alias, 1 drivers
v000001710b5272e0_0 .net "src1", 0 0, L_000001710b68a1c8;  alias, 1 drivers
v000001710b529680_0 .var "z", 0 0;
E_000001710b3599e0 .event anyedge, v000001710b5272e0_0, v000001710b499650_0, v000001710b528640_0;
S_000001710b53dfc0 .scope module, "mux_map3" "mux" 14 27, 15 1 0, S_000001710b53b270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b529720_0 .net "sel", 0 0, L_000001710b7049c0;  1 drivers
v000001710b5286e0_0 .net "src0", 0 0, L_000001710b778560;  alias, 1 drivers
v000001710b527ba0_0 .net "src1", 0 0, L_000001710b687f78;  alias, 1 drivers
v000001710b5297c0_0 .var "z", 0 0;
E_000001710b359ae0 .event anyedge, v000001710b527ba0_0, v000001710b524fe0_0, v000001710b529720_0;
S_000001710b53aaa0 .scope module, "mux_map4" "mux" 14 29, 15 1 0, S_000001710b53b270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b527f60_0 .net "sel", 0 0, L_000001710b705140;  1 drivers
v000001710b5271a0_0 .net "src0", 0 0, v000001710b528960_0;  alias, 1 drivers
v000001710b527ce0_0 .net "src1", 0 0, v000001710b529540_0;  alias, 1 drivers
v000001710b528aa0_0 .var "z", 0 0;
E_000001710b359ba0 .event anyedge, v000001710b529540_0, v000001710b528960_0, v000001710b527f60_0;
S_000001710b539e20 .scope module, "mux_map5" "mux" 14 31, 15 1 0, S_000001710b53b270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b528780_0 .net "sel", 0 0, L_000001710b702da0;  1 drivers
v000001710b529180_0 .net "src0", 0 0, v000001710b529680_0;  alias, 1 drivers
v000001710b527100_0 .net "src1", 0 0, v000001710b5297c0_0;  alias, 1 drivers
v000001710b5295e0_0 .var "z", 0 0;
E_000001710b359c20 .event anyedge, v000001710b5297c0_0, v000001710b529680_0, v000001710b528780_0;
S_000001710b53f730 .scope module, "mux_map6" "mux" 14 33, 15 1 0, S_000001710b53b270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b5294a0_0 .net "sel", 0 0, L_000001710b7037a0;  1 drivers
v000001710b528820_0 .net "src0", 0 0, v000001710b528aa0_0;  alias, 1 drivers
v000001710b529040_0 .net "src1", 0 0, v000001710b5295e0_0;  alias, 1 drivers
v000001710b5288c0_0 .var "z", 0 0;
E_000001710b359d20 .event anyedge, v000001710b5295e0_0, v000001710b528aa0_0, v000001710b5294a0_0;
S_000001710b53a140 .scope module, "mux_map_ovf" "mux8_1_1bit" 3 97, 14 1 0, S_000001710aba4830;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "sel";
    .port_info 1 /INPUT 1 "src_in0";
    .port_info 2 /INPUT 1 "src_in1";
    .port_info 3 /INPUT 1 "src_in2";
    .port_info 4 /INPUT 1 "src_in3";
    .port_info 5 /INPUT 1 "src_in4";
    .port_info 6 /INPUT 1 "src_in5";
    .port_info 7 /INPUT 1 "src_in6";
    .port_info 8 /INPUT 1 "src_in7";
    .port_info 9 /OUTPUT 1 "z";
v000001710b52bb60_0 .net "s0", 0 0, v000001710b52b980_0;  1 drivers
v000001710b529b80_0 .net "s1", 0 0, v000001710b52abc0_0;  1 drivers
v000001710b52a3a0_0 .net "s2", 0 0, v000001710b52bfc0_0;  1 drivers
v000001710b52a440_0 .net "s3", 0 0, v000001710b52a800_0;  1 drivers
v000001710b52ba20_0 .net "s4", 0 0, v000001710b52ae40_0;  1 drivers
v000001710b529c20_0 .net "s5", 0 0, v000001710b52bca0_0;  1 drivers
v000001710b52aee0_0 .net "sel", 2 0, L_000001710b6e0c00;  alias, 1 drivers
L_000001710b68a210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001710b52a6c0_0 .net "src_in0", 0 0, L_000001710b68a210;  1 drivers
L_000001710b68a258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001710b52ada0_0 .net "src_in1", 0 0, L_000001710b68a258;  1 drivers
v000001710b52a940_0 .net "src_in2", 0 0, L_000001710b754cd0;  alias, 1 drivers
v000001710b52a9e0_0 .net "src_in3", 0 0, L_000001710b794a80;  alias, 1 drivers
v000001710b52bde0_0 .net "src_in4", 0 0, L_000001710b75aca0;  alias, 1 drivers
L_000001710b68a2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001710b529900_0 .net "src_in5", 0 0, L_000001710b68a2a0;  1 drivers
v000001710b52be80_0 .net "src_in6", 0 0, L_000001710b7778b0;  alias, 1 drivers
v000001710b529d60_0 .net "src_in7", 0 0, L_000001710b78f370;  alias, 1 drivers
v000001710b529ea0_0 .net "z", 0 0, v000001710b52ac60_0;  alias, 1 drivers
L_000001710b7038e0 .part L_000001710b6e0c00, 0, 1;
L_000001710b703de0 .part L_000001710b6e0c00, 0, 1;
L_000001710b703e80 .part L_000001710b6e0c00, 0, 1;
L_000001710b7047e0 .part L_000001710b6e0c00, 0, 1;
L_000001710b703480 .part L_000001710b6e0c00, 1, 1;
L_000001710b704ce0 .part L_000001710b6e0c00, 1, 1;
L_000001710b703f20 .part L_000001710b6e0c00, 2, 1;
S_000001710b53a460 .scope module, "mux_map0" "mux" 14 21, 15 1 0, S_000001710b53a140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b52a580_0 .net "sel", 0 0, L_000001710b7038e0;  1 drivers
v000001710b52b7a0_0 .net "src0", 0 0, L_000001710b68a210;  alias, 1 drivers
v000001710b52bd40_0 .net "src1", 0 0, L_000001710b68a258;  alias, 1 drivers
v000001710b52b980_0 .var "z", 0 0;
E_000001710b359f20 .event anyedge, v000001710b52bd40_0, v000001710b52b7a0_0, v000001710b52a580_0;
S_000001710b5394c0 .scope module, "mux_map1" "mux" 14 23, 15 1 0, S_000001710b53a140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b52bf20_0 .net "sel", 0 0, L_000001710b703de0;  1 drivers
v000001710b529cc0_0 .net "src0", 0 0, L_000001710b754cd0;  alias, 1 drivers
v000001710b52bc00_0 .net "src1", 0 0, L_000001710b794a80;  alias, 1 drivers
v000001710b52abc0_0 .var "z", 0 0;
E_000001710b359e60 .event anyedge, v000001710b4e5fe0_0, v000001710b43af00_0, v000001710b52bf20_0;
S_000001710b539970 .scope module, "mux_map2" "mux" 14 25, 15 1 0, S_000001710b53a140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b529e00_0 .net "sel", 0 0, L_000001710b703e80;  1 drivers
v000001710b529ae0_0 .net "src0", 0 0, L_000001710b75aca0;  alias, 1 drivers
v000001710b52a760_0 .net "src1", 0 0, L_000001710b68a2a0;  alias, 1 drivers
v000001710b52bfc0_0 .var "z", 0 0;
E_000001710b359fe0 .event anyedge, v000001710b52a760_0, v000001710b498d90_0, v000001710b529e00_0;
S_000001710b53b8b0 .scope module, "mux_map3" "mux" 14 27, 15 1 0, S_000001710b53a140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b529fe0_0 .net "sel", 0 0, L_000001710b7047e0;  1 drivers
v000001710b52ab20_0 .net "src0", 0 0, L_000001710b7778b0;  alias, 1 drivers
v000001710b52a1c0_0 .net "src1", 0 0, L_000001710b78f370;  alias, 1 drivers
v000001710b52a800_0 .var "z", 0 0;
E_000001710b35aea0 .event anyedge, v000001710b52a1c0_0, v000001710b525580_0, v000001710b529fe0_0;
S_000001710b53b400 .scope module, "mux_map4" "mux" 14 29, 15 1 0, S_000001710b53a140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b52c060_0 .net "sel", 0 0, L_000001710b703480;  1 drivers
v000001710b52af80_0 .net "src0", 0 0, v000001710b52b980_0;  alias, 1 drivers
v000001710b52a300_0 .net "src1", 0 0, v000001710b52abc0_0;  alias, 1 drivers
v000001710b52ae40_0 .var "z", 0 0;
E_000001710b35abe0 .event anyedge, v000001710b52abc0_0, v000001710b52b980_0, v000001710b52c060_0;
S_000001710b53bd60 .scope module, "mux_map5" "mux" 14 31, 15 1 0, S_000001710b53a140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b52a620_0 .net "sel", 0 0, L_000001710b704ce0;  1 drivers
v000001710b5299a0_0 .net "src0", 0 0, v000001710b52bfc0_0;  alias, 1 drivers
v000001710b52a8a0_0 .net "src1", 0 0, v000001710b52a800_0;  alias, 1 drivers
v000001710b52bca0_0 .var "z", 0 0;
E_000001710b35ae60 .event anyedge, v000001710b52a800_0, v000001710b52bfc0_0, v000001710b52a620_0;
S_000001710b53ce90 .scope module, "mux_map6" "mux" 14 33, 15 1 0, S_000001710b53a140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b52b8e0_0 .net "sel", 0 0, L_000001710b703f20;  1 drivers
v000001710b52b200_0 .net "src0", 0 0, v000001710b52ae40_0;  alias, 1 drivers
v000001710b52a260_0 .net "src1", 0 0, v000001710b52bca0_0;  alias, 1 drivers
v000001710b52ac60_0 .var "z", 0 0;
E_000001710b35a560 .event anyedge, v000001710b52bca0_0, v000001710b52ae40_0, v000001710b52b8e0_0;
S_000001710b53af50 .scope module, "mux_map_ze" "mux8_1_1bit" 3 95, 14 1 0, S_000001710aba4830;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "sel";
    .port_info 1 /INPUT 1 "src_in0";
    .port_info 2 /INPUT 1 "src_in1";
    .port_info 3 /INPUT 1 "src_in2";
    .port_info 4 /INPUT 1 "src_in3";
    .port_info 5 /INPUT 1 "src_in4";
    .port_info 6 /INPUT 1 "src_in5";
    .port_info 7 /INPUT 1 "src_in6";
    .port_info 8 /INPUT 1 "src_in7";
    .port_info 9 /OUTPUT 1 "z";
v000001710b52db40_0 .net "s0", 0 0, v000001710b52a4e0_0;  1 drivers
v000001710b52d140_0 .net "s1", 0 0, v000001710b52b160_0;  1 drivers
v000001710b52d000_0 .net "s2", 0 0, v000001710b52b480_0;  1 drivers
v000001710b52d820_0 .net "s3", 0 0, v000001710b52b700_0;  1 drivers
v000001710b52e4a0_0 .net "s4", 0 0, v000001710b52c7e0_0;  1 drivers
v000001710b52d3c0_0 .net "s5", 0 0, v000001710b52d0a0_0;  1 drivers
v000001710b52c1a0_0 .net "sel", 2 0, L_000001710b6e0c00;  alias, 1 drivers
v000001710b52c240_0 .net "src_in0", 0 0, L_000001710b771b10;  alias, 1 drivers
v000001710b52cce0_0 .net "src_in1", 0 0, L_000001710b772520;  alias, 1 drivers
v000001710b52cec0_0 .net "src_in2", 0 0, L_000001710b7576d0;  alias, 1 drivers
v000001710b52e5e0_0 .net "src_in3", 0 0, L_000001710b798210;  alias, 1 drivers
v000001710b52c920_0 .net "src_in4", 0 0, L_000001710b75bb80;  alias, 1 drivers
v000001710b52e720_0 .net "src_in5", 0 0, L_000001710b7971e0;  alias, 1 drivers
v000001710b52e360_0 .net "src_in6", 0 0, L_000001710b779600;  alias, 1 drivers
v000001710b52c880_0 .net "src_in7", 0 0, L_000001710b796e60;  alias, 1 drivers
v000001710b52cd80_0 .net "z", 0 0, v000001710b52c6a0_0;  alias, 1 drivers
L_000001710b703840 .part L_000001710b6e0c00, 0, 1;
L_000001710b702e40 .part L_000001710b6e0c00, 0, 1;
L_000001710b7032a0 .part L_000001710b6e0c00, 0, 1;
L_000001710b705280 .part L_000001710b6e0c00, 0, 1;
L_000001710b704420 .part L_000001710b6e0c00, 1, 1;
L_000001710b7033e0 .part L_000001710b6e0c00, 1, 1;
L_000001710b703d40 .part L_000001710b6e0c00, 2, 1;
S_000001710b53f5a0 .scope module, "mux_map0" "mux" 14 21, 15 1 0, S_000001710b53af50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b52aa80_0 .net "sel", 0 0, L_000001710b703840;  1 drivers
v000001710b529f40_0 .net "src0", 0 0, L_000001710b771b10;  alias, 1 drivers
v000001710b52ad00_0 .net "src1", 0 0, L_000001710b772520;  alias, 1 drivers
v000001710b52a4e0_0 .var "z", 0 0;
E_000001710b35a1e0 .event anyedge, v000001710b52ad00_0, v000001710b529f40_0, v000001710b52aa80_0;
S_000001710b53bef0 .scope module, "mux_map1" "mux" 14 23, 15 1 0, S_000001710b53af50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b52a080_0 .net "sel", 0 0, L_000001710b702e40;  1 drivers
v000001710b52b020_0 .net "src0", 0 0, L_000001710b7576d0;  alias, 1 drivers
v000001710b52b0c0_0 .net "src1", 0 0, L_000001710b798210;  alias, 1 drivers
v000001710b52b160_0 .var "z", 0 0;
E_000001710b35ade0 .event anyedge, v000001710b52b0c0_0, v000001710b52b020_0, v000001710b52a080_0;
S_000001710b53a2d0 .scope module, "mux_map2" "mux" 14 25, 15 1 0, S_000001710b53af50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b52b2a0_0 .net "sel", 0 0, L_000001710b7032a0;  1 drivers
v000001710b52b340_0 .net "src0", 0 0, L_000001710b75bb80;  alias, 1 drivers
v000001710b52b3e0_0 .net "src1", 0 0, L_000001710b7971e0;  alias, 1 drivers
v000001710b52b480_0 .var "z", 0 0;
E_000001710b35a420 .event anyedge, v000001710b52b3e0_0, v000001710b52b340_0, v000001710b52b2a0_0;
S_000001710b53b590 .scope module, "mux_map3" "mux" 14 27, 15 1 0, S_000001710b53af50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b52b520_0 .net "sel", 0 0, L_000001710b705280;  1 drivers
v000001710b52b5c0_0 .net "src0", 0 0, L_000001710b779600;  alias, 1 drivers
v000001710b52b660_0 .net "src1", 0 0, L_000001710b796e60;  alias, 1 drivers
v000001710b52b700_0 .var "z", 0 0;
E_000001710b35b120 .event anyedge, v000001710b52b660_0, v000001710b52b5c0_0, v000001710b52b520_0;
S_000001710b53e150 .scope module, "mux_map4" "mux" 14 29, 15 1 0, S_000001710b53af50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b52bac0_0 .net "sel", 0 0, L_000001710b704420;  1 drivers
v000001710b52d500_0 .net "src0", 0 0, v000001710b52a4e0_0;  alias, 1 drivers
v000001710b52e040_0 .net "src1", 0 0, v000001710b52b160_0;  alias, 1 drivers
v000001710b52c7e0_0 .var "z", 0 0;
E_000001710b35b020 .event anyedge, v000001710b52b160_0, v000001710b52a4e0_0, v000001710b52bac0_0;
S_000001710b53c080 .scope module, "mux_map5" "mux" 14 31, 15 1 0, S_000001710b53af50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b52da00_0 .net "sel", 0 0, L_000001710b7033e0;  1 drivers
v000001710b52e220_0 .net "src0", 0 0, v000001710b52b480_0;  alias, 1 drivers
v000001710b52d5a0_0 .net "src1", 0 0, v000001710b52b700_0;  alias, 1 drivers
v000001710b52d0a0_0 .var "z", 0 0;
E_000001710b35a920 .event anyedge, v000001710b52b700_0, v000001710b52b480_0, v000001710b52da00_0;
S_000001710b53ba40 .scope module, "mux_map6" "mux" 14 33, 15 1 0, S_000001710b53af50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b52d320_0 .net "sel", 0 0, L_000001710b703d40;  1 drivers
v000001710b52cb00_0 .net "src0", 0 0, v000001710b52c7e0_0;  alias, 1 drivers
v000001710b52c380_0 .net "src1", 0 0, v000001710b52d0a0_0;  alias, 1 drivers
v000001710b52c6a0_0 .var "z", 0 0;
E_000001710b35a4e0 .event anyedge, v000001710b52d0a0_0, v000001710b52c7e0_0, v000001710b52d320_0;
S_000001710b53e2e0 .scope module, "nor_map0" "nor_32bit" 3 61, 16 1 0, S_000001710aba4830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "or_in";
    .port_info 1 /OUTPUT 1 "nor_out";
L_000001710b755fa0 .functor OR 1, L_000001710b6e5a20, L_000001710b6e6c40, C4<0>, C4<0>;
L_000001710b754e90 .functor OR 1, L_000001710b755fa0, L_000001710b6e7280, C4<0>, C4<0>;
L_000001710b7556e0 .functor OR 1, L_000001710b754e90, L_000001710b6e5d40, C4<0>, C4<0>;
L_000001710b7544f0 .functor OR 1, L_000001710b7556e0, L_000001710b6e4da0, C4<0>, C4<0>;
L_000001710b7558a0 .functor OR 1, L_000001710b7544f0, L_000001710b6e7000, C4<0>, C4<0>;
L_000001710b755050 .functor OR 1, L_000001710b7558a0, L_000001710b6e6b00, C4<0>, C4<0>;
L_000001710b7559f0 .functor OR 1, L_000001710b755050, L_000001710b6e4b20, C4<0>, C4<0>;
L_000001710b7551a0 .functor OR 1, L_000001710b7559f0, L_000001710b6e5840, C4<0>, C4<0>;
L_000001710b7550c0 .functor OR 1, L_000001710b7551a0, L_000001710b6e5ac0, C4<0>, C4<0>;
L_000001710b7554b0 .functor OR 1, L_000001710b7550c0, L_000001710b6e62e0, C4<0>, C4<0>;
L_000001710b755280 .functor OR 1, L_000001710b7554b0, L_000001710b6e52a0, C4<0>, C4<0>;
L_000001710b7545d0 .functor OR 1, L_000001710b755280, L_000001710b6e5020, C4<0>, C4<0>;
L_000001710b7552f0 .functor OR 1, L_000001710b7545d0, L_000001710b6e5de0, C4<0>, C4<0>;
L_000001710b754640 .functor OR 1, L_000001710b7552f0, L_000001710b6e4bc0, C4<0>, C4<0>;
L_000001710b755910 .functor OR 1, L_000001710b754640, L_000001710b6e7140, C4<0>, C4<0>;
L_000001710b755130 .functor OR 1, L_000001710b755910, L_000001710b6e50c0, C4<0>, C4<0>;
L_000001710b7553d0 .functor OR 1, L_000001710b755130, L_000001710b6e6560, C4<0>, C4<0>;
L_000001710b755a60 .functor OR 1, L_000001710b7553d0, L_000001710b6e66a0, C4<0>, C4<0>;
L_000001710b754720 .functor OR 1, L_000001710b755a60, L_000001710b6e4d00, C4<0>, C4<0>;
L_000001710b755520 .functor OR 1, L_000001710b754720, L_000001710b6e5160, C4<0>, C4<0>;
L_000001710b755590 .functor OR 1, L_000001710b755520, L_000001710b6e5fc0, C4<0>, C4<0>;
L_000001710b754790 .functor OR 1, L_000001710b755590, L_000001710b6e4e40, C4<0>, C4<0>;
L_000001710b755670 .functor OR 1, L_000001710b754790, L_000001710b6e6740, C4<0>, C4<0>;
L_000001710b755ad0 .functor OR 1, L_000001710b755670, L_000001710b6e67e0, C4<0>, C4<0>;
L_000001710b755980 .functor OR 1, L_000001710b755ad0, L_000001710b6e5b60, C4<0>, C4<0>;
L_000001710b754800 .functor OR 1, L_000001710b755980, L_000001710b6e57a0, C4<0>, C4<0>;
L_000001710b755b40 .functor OR 1, L_000001710b754800, L_000001710b6e6f60, C4<0>, C4<0>;
L_000001710b755c90 .functor OR 1, L_000001710b755b40, L_000001710b6e4ee0, C4<0>, C4<0>;
L_000001710b755d70 .functor OR 1, L_000001710b755c90, L_000001710b6e5200, C4<0>, C4<0>;
L_000001710b755de0 .functor OR 1, L_000001710b755d70, L_000001710b6e5e80, C4<0>, C4<0>;
L_000001710b756860 .functor OR 1, L_000001710b755de0, L_000001710b6e4f80, C4<0>, C4<0>;
L_000001710b7576d0 .functor NOT 1, L_000001710b756860, C4<0>, C4<0>, C4<0>;
v000001710b52dc80_0 .net *"_ivl_1", 0 0, L_000001710b6e5a20;  1 drivers
v000001710b52ce20_0 .net *"_ivl_100", 0 0, L_000001710b755980;  1 drivers
v000001710b52d460_0 .net *"_ivl_103", 0 0, L_000001710b6e57a0;  1 drivers
v000001710b52e540_0 .net *"_ivl_104", 0 0, L_000001710b754800;  1 drivers
v000001710b52c420_0 .net *"_ivl_107", 0 0, L_000001710b6e6f60;  1 drivers
v000001710b52c9c0_0 .net *"_ivl_108", 0 0, L_000001710b755b40;  1 drivers
v000001710b52ca60_0 .net *"_ivl_11", 0 0, L_000001710b6e5d40;  1 drivers
v000001710b52d640_0 .net *"_ivl_111", 0 0, L_000001710b6e4ee0;  1 drivers
v000001710b52daa0_0 .net *"_ivl_112", 0 0, L_000001710b755c90;  1 drivers
v000001710b52cf60_0 .net *"_ivl_115", 0 0, L_000001710b6e5200;  1 drivers
v000001710b52e400_0 .net *"_ivl_116", 0 0, L_000001710b755d70;  1 drivers
v000001710b52d1e0_0 .net *"_ivl_119", 0 0, L_000001710b6e5e80;  1 drivers
v000001710b52cba0_0 .net *"_ivl_12", 0 0, L_000001710b7556e0;  1 drivers
v000001710b52d280_0 .net *"_ivl_120", 0 0, L_000001710b755de0;  1 drivers
v000001710b52d8c0_0 .net *"_ivl_123", 0 0, L_000001710b6e4f80;  1 drivers
v000001710b52d6e0_0 .net *"_ivl_124", 0 0, L_000001710b756860;  1 drivers
v000001710b52d780_0 .net *"_ivl_15", 0 0, L_000001710b6e4da0;  1 drivers
v000001710b52cc40_0 .net *"_ivl_16", 0 0, L_000001710b7544f0;  1 drivers
v000001710b52d960_0 .net *"_ivl_19", 0 0, L_000001710b6e7000;  1 drivers
v000001710b52c4c0_0 .net *"_ivl_20", 0 0, L_000001710b7558a0;  1 drivers
v000001710b52dbe0_0 .net *"_ivl_23", 0 0, L_000001710b6e6b00;  1 drivers
v000001710b52dd20_0 .net *"_ivl_24", 0 0, L_000001710b755050;  1 drivers
v000001710b52c740_0 .net *"_ivl_27", 0 0, L_000001710b6e4b20;  1 drivers
v000001710b52ddc0_0 .net *"_ivl_28", 0 0, L_000001710b7559f0;  1 drivers
v000001710b52de60_0 .net *"_ivl_3", 0 0, L_000001710b6e6c40;  1 drivers
v000001710b52df00_0 .net *"_ivl_31", 0 0, L_000001710b6e5840;  1 drivers
v000001710b52c2e0_0 .net *"_ivl_32", 0 0, L_000001710b7551a0;  1 drivers
v000001710b52dfa0_0 .net *"_ivl_35", 0 0, L_000001710b6e5ac0;  1 drivers
v000001710b52e0e0_0 .net *"_ivl_36", 0 0, L_000001710b7550c0;  1 drivers
v000001710b52e680_0 .net *"_ivl_39", 0 0, L_000001710b6e62e0;  1 drivers
v000001710b52e180_0 .net *"_ivl_4", 0 0, L_000001710b755fa0;  1 drivers
v000001710b52e7c0_0 .net *"_ivl_40", 0 0, L_000001710b7554b0;  1 drivers
v000001710b52c600_0 .net *"_ivl_43", 0 0, L_000001710b6e52a0;  1 drivers
v000001710b52e2c0_0 .net *"_ivl_44", 0 0, L_000001710b755280;  1 drivers
v000001710b52e860_0 .net *"_ivl_47", 0 0, L_000001710b6e5020;  1 drivers
v000001710b52c100_0 .net *"_ivl_48", 0 0, L_000001710b7545d0;  1 drivers
v000001710b52c560_0 .net *"_ivl_51", 0 0, L_000001710b6e5de0;  1 drivers
v000001710b52f3a0_0 .net *"_ivl_52", 0 0, L_000001710b7552f0;  1 drivers
v000001710b530480_0 .net *"_ivl_55", 0 0, L_000001710b6e4bc0;  1 drivers
v000001710b530700_0 .net *"_ivl_56", 0 0, L_000001710b754640;  1 drivers
v000001710b52ec20_0 .net *"_ivl_59", 0 0, L_000001710b6e7140;  1 drivers
v000001710b531060_0 .net *"_ivl_60", 0 0, L_000001710b755910;  1 drivers
v000001710b530d40_0 .net *"_ivl_63", 0 0, L_000001710b6e50c0;  1 drivers
v000001710b530200_0 .net *"_ivl_64", 0 0, L_000001710b755130;  1 drivers
v000001710b52ef40_0 .net *"_ivl_67", 0 0, L_000001710b6e6560;  1 drivers
v000001710b52f300_0 .net *"_ivl_68", 0 0, L_000001710b7553d0;  1 drivers
v000001710b52eea0_0 .net *"_ivl_7", 0 0, L_000001710b6e7280;  1 drivers
v000001710b52fda0_0 .net *"_ivl_71", 0 0, L_000001710b6e66a0;  1 drivers
v000001710b52f440_0 .net *"_ivl_72", 0 0, L_000001710b755a60;  1 drivers
v000001710b52eae0_0 .net *"_ivl_75", 0 0, L_000001710b6e4d00;  1 drivers
v000001710b530e80_0 .net *"_ivl_76", 0 0, L_000001710b754720;  1 drivers
v000001710b530fc0_0 .net *"_ivl_79", 0 0, L_000001710b6e5160;  1 drivers
v000001710b5302a0_0 .net *"_ivl_8", 0 0, L_000001710b754e90;  1 drivers
v000001710b530520_0 .net *"_ivl_80", 0 0, L_000001710b755520;  1 drivers
v000001710b52f580_0 .net *"_ivl_83", 0 0, L_000001710b6e5fc0;  1 drivers
v000001710b52f080_0 .net *"_ivl_84", 0 0, L_000001710b755590;  1 drivers
v000001710b52f6c0_0 .net *"_ivl_87", 0 0, L_000001710b6e4e40;  1 drivers
v000001710b52f760_0 .net *"_ivl_88", 0 0, L_000001710b754790;  1 drivers
v000001710b52ff80_0 .net *"_ivl_91", 0 0, L_000001710b6e6740;  1 drivers
v000001710b52f940_0 .net *"_ivl_92", 0 0, L_000001710b755670;  1 drivers
v000001710b52f1c0_0 .net *"_ivl_95", 0 0, L_000001710b6e67e0;  1 drivers
v000001710b52ea40_0 .net *"_ivl_96", 0 0, L_000001710b755ad0;  1 drivers
v000001710b52fc60_0 .net *"_ivl_99", 0 0, L_000001710b6e5b60;  1 drivers
v000001710b52efe0_0 .net "nor_out", 0 0, L_000001710b7576d0;  alias, 1 drivers
v000001710b52e9a0_0 .net "or_in", 31 0, L_000001710b6e4c60;  alias, 1 drivers
L_000001710b6e5a20 .part L_000001710b6e4c60, 0, 1;
L_000001710b6e6c40 .part L_000001710b6e4c60, 1, 1;
L_000001710b6e7280 .part L_000001710b6e4c60, 2, 1;
L_000001710b6e5d40 .part L_000001710b6e4c60, 3, 1;
L_000001710b6e4da0 .part L_000001710b6e4c60, 4, 1;
L_000001710b6e7000 .part L_000001710b6e4c60, 5, 1;
L_000001710b6e6b00 .part L_000001710b6e4c60, 6, 1;
L_000001710b6e4b20 .part L_000001710b6e4c60, 7, 1;
L_000001710b6e5840 .part L_000001710b6e4c60, 8, 1;
L_000001710b6e5ac0 .part L_000001710b6e4c60, 9, 1;
L_000001710b6e62e0 .part L_000001710b6e4c60, 10, 1;
L_000001710b6e52a0 .part L_000001710b6e4c60, 11, 1;
L_000001710b6e5020 .part L_000001710b6e4c60, 12, 1;
L_000001710b6e5de0 .part L_000001710b6e4c60, 13, 1;
L_000001710b6e4bc0 .part L_000001710b6e4c60, 14, 1;
L_000001710b6e7140 .part L_000001710b6e4c60, 15, 1;
L_000001710b6e50c0 .part L_000001710b6e4c60, 16, 1;
L_000001710b6e6560 .part L_000001710b6e4c60, 17, 1;
L_000001710b6e66a0 .part L_000001710b6e4c60, 18, 1;
L_000001710b6e4d00 .part L_000001710b6e4c60, 19, 1;
L_000001710b6e5160 .part L_000001710b6e4c60, 20, 1;
L_000001710b6e5fc0 .part L_000001710b6e4c60, 21, 1;
L_000001710b6e4e40 .part L_000001710b6e4c60, 22, 1;
L_000001710b6e6740 .part L_000001710b6e4c60, 23, 1;
L_000001710b6e67e0 .part L_000001710b6e4c60, 24, 1;
L_000001710b6e5b60 .part L_000001710b6e4c60, 25, 1;
L_000001710b6e57a0 .part L_000001710b6e4c60, 26, 1;
L_000001710b6e6f60 .part L_000001710b6e4c60, 27, 1;
L_000001710b6e4ee0 .part L_000001710b6e4c60, 28, 1;
L_000001710b6e5200 .part L_000001710b6e4c60, 29, 1;
L_000001710b6e5e80 .part L_000001710b6e4c60, 30, 1;
L_000001710b6e4f80 .part L_000001710b6e4c60, 31, 1;
S_000001710b539fb0 .scope module, "nor_map1" "nor_32bit" 3 69, 16 1 0, S_000001710aba4830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "or_in";
    .port_info 1 /OUTPUT 1 "nor_out";
L_000001710b776f10 .functor OR 1, L_000001710b6f0b00, L_000001710b6ef7a0, C4<0>, C4<0>;
L_000001710b777c30 .functor OR 1, L_000001710b776f10, L_000001710b6ef840, C4<0>, C4<0>;
L_000001710b777990 .functor OR 1, L_000001710b777c30, L_000001710b6efca0, C4<0>, C4<0>;
L_000001710b776d50 .functor OR 1, L_000001710b777990, L_000001710b6f0c40, C4<0>, C4<0>;
L_000001710b777d80 .functor OR 1, L_000001710b776d50, L_000001710b6f0f60, C4<0>, C4<0>;
L_000001710b777370 .functor OR 1, L_000001710b777d80, L_000001710b6efac0, C4<0>, C4<0>;
L_000001710b777450 .functor OR 1, L_000001710b777370, L_000001710b6f0060, C4<0>, C4<0>;
L_000001710b7786b0 .functor OR 1, L_000001710b777450, L_000001710b6f0240, C4<0>, C4<0>;
L_000001710b7774c0 .functor OR 1, L_000001710b7786b0, L_000001710b6f0420, C4<0>, C4<0>;
L_000001710b778250 .functor OR 1, L_000001710b7774c0, L_000001710b6f0a60, C4<0>, C4<0>;
L_000001710b777610 .functor OR 1, L_000001710b778250, L_000001710b6f0600, C4<0>, C4<0>;
L_000001710b7783a0 .functor OR 1, L_000001710b777610, L_000001710b6f0880, C4<0>, C4<0>;
L_000001710b777e60 .functor OR 1, L_000001710b7783a0, L_000001710b6f0920, C4<0>, C4<0>;
L_000001710b777a00 .functor OR 1, L_000001710b777e60, L_000001710b6f0ce0, C4<0>, C4<0>;
L_000001710b777b50 .functor OR 1, L_000001710b777a00, L_000001710b6f0d80, C4<0>, C4<0>;
L_000001710b777bc0 .functor OR 1, L_000001710b777b50, L_000001710b6f1000, C4<0>, C4<0>;
L_000001710b778640 .functor OR 1, L_000001710b777bc0, L_000001710b6f0e20, C4<0>, C4<0>;
L_000001710b777ca0 .functor OR 1, L_000001710b778640, L_000001710b6f1b40, C4<0>, C4<0>;
L_000001710b776b90 .functor OR 1, L_000001710b777ca0, L_000001710b6f34e0, C4<0>, C4<0>;
L_000001710b777d10 .functor OR 1, L_000001710b776b90, L_000001710b6f0ec0, C4<0>, C4<0>;
L_000001710b777f40 .functor OR 1, L_000001710b777d10, L_000001710b6f24a0, C4<0>, C4<0>;
L_000001710b777fb0 .functor OR 1, L_000001710b777f40, L_000001710b6f3580, C4<0>, C4<0>;
L_000001710b776c00 .functor OR 1, L_000001710b777fb0, L_000001710b6f2360, C4<0>, C4<0>;
L_000001710b778020 .functor OR 1, L_000001710b776c00, L_000001710b6f3800, C4<0>, C4<0>;
L_000001710b778090 .functor OR 1, L_000001710b778020, L_000001710b6f2d60, C4<0>, C4<0>;
L_000001710b778100 .functor OR 1, L_000001710b778090, L_000001710b6f3300, C4<0>, C4<0>;
L_000001710b7781e0 .functor OR 1, L_000001710b778100, L_000001710b6f1820, C4<0>, C4<0>;
L_000001710b776c70 .functor OR 1, L_000001710b7781e0, L_000001710b6f2e00, C4<0>, C4<0>;
L_000001710b776dc0 .functor OR 1, L_000001710b776c70, L_000001710b6f2ea0, C4<0>, C4<0>;
L_000001710b778950 .functor OR 1, L_000001710b776dc0, L_000001710b6f16e0, C4<0>, C4<0>;
L_000001710b779440 .functor OR 1, L_000001710b778950, L_000001710b6f2720, C4<0>, C4<0>;
L_000001710b779600 .functor NOT 1, L_000001710b779440, C4<0>, C4<0>, C4<0>;
v000001710b530160_0 .net *"_ivl_1", 0 0, L_000001710b6f0b00;  1 drivers
v000001710b52ecc0_0 .net *"_ivl_100", 0 0, L_000001710b778090;  1 drivers
v000001710b52f4e0_0 .net *"_ivl_103", 0 0, L_000001710b6f3300;  1 drivers
v000001710b52e900_0 .net *"_ivl_104", 0 0, L_000001710b778100;  1 drivers
v000001710b52ee00_0 .net *"_ivl_107", 0 0, L_000001710b6f1820;  1 drivers
v000001710b52ed60_0 .net *"_ivl_108", 0 0, L_000001710b7781e0;  1 drivers
v000001710b530980_0 .net *"_ivl_11", 0 0, L_000001710b6efca0;  1 drivers
v000001710b52f620_0 .net *"_ivl_111", 0 0, L_000001710b6f2e00;  1 drivers
v000001710b52eb80_0 .net *"_ivl_112", 0 0, L_000001710b776c70;  1 drivers
v000001710b530340_0 .net *"_ivl_115", 0 0, L_000001710b6f2ea0;  1 drivers
v000001710b52f120_0 .net *"_ivl_116", 0 0, L_000001710b776dc0;  1 drivers
v000001710b52f9e0_0 .net *"_ivl_119", 0 0, L_000001710b6f16e0;  1 drivers
v000001710b530020_0 .net *"_ivl_12", 0 0, L_000001710b777990;  1 drivers
v000001710b52f260_0 .net *"_ivl_120", 0 0, L_000001710b778950;  1 drivers
v000001710b52f800_0 .net *"_ivl_123", 0 0, L_000001710b6f2720;  1 drivers
v000001710b52fd00_0 .net *"_ivl_124", 0 0, L_000001710b779440;  1 drivers
v000001710b530de0_0 .net *"_ivl_15", 0 0, L_000001710b6f0c40;  1 drivers
v000001710b5305c0_0 .net *"_ivl_16", 0 0, L_000001710b776d50;  1 drivers
v000001710b52fe40_0 .net *"_ivl_19", 0 0, L_000001710b6f0f60;  1 drivers
v000001710b530840_0 .net *"_ivl_20", 0 0, L_000001710b777d80;  1 drivers
v000001710b52f8a0_0 .net *"_ivl_23", 0 0, L_000001710b6efac0;  1 drivers
v000001710b52fa80_0 .net *"_ivl_24", 0 0, L_000001710b777370;  1 drivers
v000001710b52fb20_0 .net *"_ivl_27", 0 0, L_000001710b6f0060;  1 drivers
v000001710b530660_0 .net *"_ivl_28", 0 0, L_000001710b777450;  1 drivers
v000001710b530f20_0 .net *"_ivl_3", 0 0, L_000001710b6ef7a0;  1 drivers
v000001710b5307a0_0 .net *"_ivl_31", 0 0, L_000001710b6f0240;  1 drivers
v000001710b530b60_0 .net *"_ivl_32", 0 0, L_000001710b7786b0;  1 drivers
v000001710b52fbc0_0 .net *"_ivl_35", 0 0, L_000001710b6f0420;  1 drivers
v000001710b52fee0_0 .net *"_ivl_36", 0 0, L_000001710b7774c0;  1 drivers
v000001710b5303e0_0 .net *"_ivl_39", 0 0, L_000001710b6f0a60;  1 drivers
v000001710b5308e0_0 .net *"_ivl_4", 0 0, L_000001710b776f10;  1 drivers
v000001710b530a20_0 .net *"_ivl_40", 0 0, L_000001710b778250;  1 drivers
v000001710b5300c0_0 .net *"_ivl_43", 0 0, L_000001710b6f0600;  1 drivers
v000001710b530ac0_0 .net *"_ivl_44", 0 0, L_000001710b777610;  1 drivers
v000001710b530c00_0 .net *"_ivl_47", 0 0, L_000001710b6f0880;  1 drivers
v000001710b530ca0_0 .net *"_ivl_48", 0 0, L_000001710b7783a0;  1 drivers
v000001710b532fa0_0 .net *"_ivl_51", 0 0, L_000001710b6f0920;  1 drivers
v000001710b532d20_0 .net *"_ivl_52", 0 0, L_000001710b777e60;  1 drivers
v000001710b532460_0 .net *"_ivl_55", 0 0, L_000001710b6f0ce0;  1 drivers
v000001710b531560_0 .net *"_ivl_56", 0 0, L_000001710b777a00;  1 drivers
v000001710b531880_0 .net *"_ivl_59", 0 0, L_000001710b6f0d80;  1 drivers
v000001710b531600_0 .net *"_ivl_60", 0 0, L_000001710b777b50;  1 drivers
v000001710b5320a0_0 .net *"_ivl_63", 0 0, L_000001710b6f1000;  1 drivers
v000001710b531920_0 .net *"_ivl_64", 0 0, L_000001710b777bc0;  1 drivers
v000001710b531240_0 .net *"_ivl_67", 0 0, L_000001710b6f0e20;  1 drivers
v000001710b532dc0_0 .net *"_ivl_68", 0 0, L_000001710b778640;  1 drivers
v000001710b532f00_0 .net *"_ivl_7", 0 0, L_000001710b6ef840;  1 drivers
v000001710b532500_0 .net *"_ivl_71", 0 0, L_000001710b6f1b40;  1 drivers
v000001710b5326e0_0 .net *"_ivl_72", 0 0, L_000001710b777ca0;  1 drivers
v000001710b531a60_0 .net *"_ivl_75", 0 0, L_000001710b6f34e0;  1 drivers
v000001710b5316a0_0 .net *"_ivl_76", 0 0, L_000001710b776b90;  1 drivers
v000001710b531ba0_0 .net *"_ivl_79", 0 0, L_000001710b6f0ec0;  1 drivers
v000001710b531c40_0 .net *"_ivl_8", 0 0, L_000001710b777c30;  1 drivers
v000001710b532280_0 .net *"_ivl_80", 0 0, L_000001710b777d10;  1 drivers
v000001710b531d80_0 .net *"_ivl_83", 0 0, L_000001710b6f24a0;  1 drivers
v000001710b5317e0_0 .net *"_ivl_84", 0 0, L_000001710b777f40;  1 drivers
v000001710b5311a0_0 .net *"_ivl_87", 0 0, L_000001710b6f3580;  1 drivers
v000001710b532000_0 .net *"_ivl_88", 0 0, L_000001710b777fb0;  1 drivers
v000001710b531740_0 .net *"_ivl_91", 0 0, L_000001710b6f2360;  1 drivers
v000001710b5321e0_0 .net *"_ivl_92", 0 0, L_000001710b776c00;  1 drivers
v000001710b532e60_0 .net *"_ivl_95", 0 0, L_000001710b6f3800;  1 drivers
v000001710b5319c0_0 .net *"_ivl_96", 0 0, L_000001710b778020;  1 drivers
v000001710b531b00_0 .net *"_ivl_99", 0 0, L_000001710b6f2d60;  1 drivers
v000001710b531380_0 .net "nor_out", 0 0, L_000001710b779600;  alias, 1 drivers
v000001710b531ce0_0 .net "or_in", 31 0, L_000001710b6ef480;  alias, 1 drivers
L_000001710b6f0b00 .part L_000001710b6ef480, 0, 1;
L_000001710b6ef7a0 .part L_000001710b6ef480, 1, 1;
L_000001710b6ef840 .part L_000001710b6ef480, 2, 1;
L_000001710b6efca0 .part L_000001710b6ef480, 3, 1;
L_000001710b6f0c40 .part L_000001710b6ef480, 4, 1;
L_000001710b6f0f60 .part L_000001710b6ef480, 5, 1;
L_000001710b6efac0 .part L_000001710b6ef480, 6, 1;
L_000001710b6f0060 .part L_000001710b6ef480, 7, 1;
L_000001710b6f0240 .part L_000001710b6ef480, 8, 1;
L_000001710b6f0420 .part L_000001710b6ef480, 9, 1;
L_000001710b6f0a60 .part L_000001710b6ef480, 10, 1;
L_000001710b6f0600 .part L_000001710b6ef480, 11, 1;
L_000001710b6f0880 .part L_000001710b6ef480, 12, 1;
L_000001710b6f0920 .part L_000001710b6ef480, 13, 1;
L_000001710b6f0ce0 .part L_000001710b6ef480, 14, 1;
L_000001710b6f0d80 .part L_000001710b6ef480, 15, 1;
L_000001710b6f1000 .part L_000001710b6ef480, 16, 1;
L_000001710b6f0e20 .part L_000001710b6ef480, 17, 1;
L_000001710b6f1b40 .part L_000001710b6ef480, 18, 1;
L_000001710b6f34e0 .part L_000001710b6ef480, 19, 1;
L_000001710b6f0ec0 .part L_000001710b6ef480, 20, 1;
L_000001710b6f24a0 .part L_000001710b6ef480, 21, 1;
L_000001710b6f3580 .part L_000001710b6ef480, 22, 1;
L_000001710b6f2360 .part L_000001710b6ef480, 23, 1;
L_000001710b6f3800 .part L_000001710b6ef480, 24, 1;
L_000001710b6f2d60 .part L_000001710b6ef480, 25, 1;
L_000001710b6f3300 .part L_000001710b6ef480, 26, 1;
L_000001710b6f1820 .part L_000001710b6ef480, 27, 1;
L_000001710b6f2e00 .part L_000001710b6ef480, 28, 1;
L_000001710b6f2ea0 .part L_000001710b6ef480, 29, 1;
L_000001710b6f16e0 .part L_000001710b6ef480, 30, 1;
L_000001710b6f2720 .part L_000001710b6ef480, 31, 1;
S_000001710b53c9e0 .scope module, "nor_map2" "nor_32bit" 3 73, 16 1 0, S_000001710aba4830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "or_in";
    .port_info 1 /OUTPUT 1 "nor_out";
L_000001710b778720 .functor OR 1, L_000001710b6f2b80, L_000001710b6f1640, C4<0>, C4<0>;
L_000001710b778e20 .functor OR 1, L_000001710b778720, L_000001710b6f1fa0, C4<0>, C4<0>;
L_000001710b7794b0 .functor OR 1, L_000001710b778e20, L_000001710b6f2c20, C4<0>, C4<0>;
L_000001710b778aa0 .functor OR 1, L_000001710b7794b0, L_000001710b6f2540, C4<0>, C4<0>;
L_000001710b779520 .functor OR 1, L_000001710b778aa0, L_000001710b6f1780, C4<0>, C4<0>;
L_000001710b7791a0 .functor OR 1, L_000001710b779520, L_000001710b6f39e0, C4<0>, C4<0>;
L_000001710b778f70 .functor OR 1, L_000001710b7791a0, L_000001710b6f1d20, C4<0>, C4<0>;
L_000001710b7789c0 .functor OR 1, L_000001710b778f70, L_000001710b6f1460, C4<0>, C4<0>;
L_000001710b778c60 .functor OR 1, L_000001710b7789c0, L_000001710b6f1320, C4<0>, C4<0>;
L_000001710b778a30 .functor OR 1, L_000001710b778c60, L_000001710b6f25e0, C4<0>, C4<0>;
L_000001710b778e90 .functor OR 1, L_000001710b778a30, L_000001710b6f1be0, C4<0>, C4<0>;
L_000001710b778b10 .functor OR 1, L_000001710b778e90, L_000001710b6f3620, C4<0>, C4<0>;
L_000001710b778790 .functor OR 1, L_000001710b778b10, L_000001710b6f2f40, C4<0>, C4<0>;
L_000001710b779590 .functor OR 1, L_000001710b778790, L_000001710b6f2860, C4<0>, C4<0>;
L_000001710b778800 .functor OR 1, L_000001710b779590, L_000001710b6f18c0, C4<0>, C4<0>;
L_000001710b778b80 .functor OR 1, L_000001710b778800, L_000001710b6f2040, C4<0>, C4<0>;
L_000001710b7792f0 .functor OR 1, L_000001710b778b80, L_000001710b6f2cc0, C4<0>, C4<0>;
L_000001710b778fe0 .functor OR 1, L_000001710b7792f0, L_000001710b6f3a80, C4<0>, C4<0>;
L_000001710b779050 .functor OR 1, L_000001710b778fe0, L_000001710b6f2fe0, C4<0>, C4<0>;
L_000001710b779210 .functor OR 1, L_000001710b779050, L_000001710b6f1a00, C4<0>, C4<0>;
L_000001710b778870 .functor OR 1, L_000001710b779210, L_000001710b6f13c0, C4<0>, C4<0>;
L_000001710b779280 .functor OR 1, L_000001710b778870, L_000001710b6f2680, C4<0>, C4<0>;
L_000001710b779130 .functor OR 1, L_000001710b779280, L_000001710b6f1aa0, C4<0>, C4<0>;
L_000001710b779360 .functor OR 1, L_000001710b779130, L_000001710b6f2900, C4<0>, C4<0>;
L_000001710b778bf0 .functor OR 1, L_000001710b779360, L_000001710b6f2400, C4<0>, C4<0>;
L_000001710b778cd0 .functor OR 1, L_000001710b778bf0, L_000001710b6f3760, C4<0>, C4<0>;
L_000001710b778d40 .functor OR 1, L_000001710b778cd0, L_000001710b6f36c0, C4<0>, C4<0>;
L_000001710b7793d0 .functor OR 1, L_000001710b778d40, L_000001710b6f1c80, C4<0>, C4<0>;
L_000001710b778f00 .functor OR 1, L_000001710b7793d0, L_000001710b6f3940, C4<0>, C4<0>;
L_000001710b778db0 .functor OR 1, L_000001710b778f00, L_000001710b6f1960, C4<0>, C4<0>;
L_000001710b7790c0 .functor OR 1, L_000001710b778db0, L_000001710b6f1f00, C4<0>, C4<0>;
L_000001710b771b10 .functor NOT 1, L_000001710b7790c0, C4<0>, C4<0>, C4<0>;
v000001710b5314c0_0 .net *"_ivl_1", 0 0, L_000001710b6f2b80;  1 drivers
v000001710b5312e0_0 .net *"_ivl_100", 0 0, L_000001710b778bf0;  1 drivers
v000001710b532be0_0 .net *"_ivl_103", 0 0, L_000001710b6f3760;  1 drivers
v000001710b531100_0 .net *"_ivl_104", 0 0, L_000001710b778cd0;  1 drivers
v000001710b532c80_0 .net *"_ivl_107", 0 0, L_000001710b6f36c0;  1 drivers
v000001710b531420_0 .net *"_ivl_108", 0 0, L_000001710b778d40;  1 drivers
v000001710b531e20_0 .net *"_ivl_11", 0 0, L_000001710b6f2c20;  1 drivers
v000001710b532a00_0 .net *"_ivl_111", 0 0, L_000001710b6f1c80;  1 drivers
v000001710b532aa0_0 .net *"_ivl_112", 0 0, L_000001710b7793d0;  1 drivers
v000001710b531ec0_0 .net *"_ivl_115", 0 0, L_000001710b6f3940;  1 drivers
v000001710b531f60_0 .net *"_ivl_116", 0 0, L_000001710b778f00;  1 drivers
v000001710b532140_0 .net *"_ivl_119", 0 0, L_000001710b6f1960;  1 drivers
v000001710b532320_0 .net *"_ivl_12", 0 0, L_000001710b7794b0;  1 drivers
v000001710b5323c0_0 .net *"_ivl_120", 0 0, L_000001710b778db0;  1 drivers
v000001710b5325a0_0 .net *"_ivl_123", 0 0, L_000001710b6f1f00;  1 drivers
v000001710b532b40_0 .net *"_ivl_124", 0 0, L_000001710b7790c0;  1 drivers
v000001710b532640_0 .net *"_ivl_15", 0 0, L_000001710b6f2540;  1 drivers
v000001710b532780_0 .net *"_ivl_16", 0 0, L_000001710b778aa0;  1 drivers
v000001710b532820_0 .net *"_ivl_19", 0 0, L_000001710b6f1780;  1 drivers
v000001710b5328c0_0 .net *"_ivl_20", 0 0, L_000001710b779520;  1 drivers
v000001710b532960_0 .net *"_ivl_23", 0 0, L_000001710b6f39e0;  1 drivers
v000001710b5ba110_0 .net *"_ivl_24", 0 0, L_000001710b7791a0;  1 drivers
v000001710b5bb790_0 .net *"_ivl_27", 0 0, L_000001710b6f1d20;  1 drivers
v000001710b5b9a30_0 .net *"_ivl_28", 0 0, L_000001710b778f70;  1 drivers
v000001710b5b9ad0_0 .net *"_ivl_3", 0 0, L_000001710b6f1640;  1 drivers
v000001710b5b9b70_0 .net *"_ivl_31", 0 0, L_000001710b6f1460;  1 drivers
v000001710b5b9990_0 .net *"_ivl_32", 0 0, L_000001710b7789c0;  1 drivers
v000001710b5ba2f0_0 .net *"_ivl_35", 0 0, L_000001710b6f1320;  1 drivers
v000001710b5b9c10_0 .net *"_ivl_36", 0 0, L_000001710b778c60;  1 drivers
v000001710b5b9350_0 .net *"_ivl_39", 0 0, L_000001710b6f25e0;  1 drivers
v000001710b5b9670_0 .net *"_ivl_4", 0 0, L_000001710b778720;  1 drivers
v000001710b5b9cb0_0 .net *"_ivl_40", 0 0, L_000001710b778a30;  1 drivers
v000001710b5ba430_0 .net *"_ivl_43", 0 0, L_000001710b6f1be0;  1 drivers
v000001710b5b98f0_0 .net *"_ivl_44", 0 0, L_000001710b778e90;  1 drivers
v000001710b5bb650_0 .net *"_ivl_47", 0 0, L_000001710b6f3620;  1 drivers
v000001710b5bac50_0 .net *"_ivl_48", 0 0, L_000001710b778b10;  1 drivers
v000001710b5bb470_0 .net *"_ivl_51", 0 0, L_000001710b6f2f40;  1 drivers
v000001710b5bb510_0 .net *"_ivl_52", 0 0, L_000001710b778790;  1 drivers
v000001710b5ba070_0 .net *"_ivl_55", 0 0, L_000001710b6f2860;  1 drivers
v000001710b5bb830_0 .net *"_ivl_56", 0 0, L_000001710b779590;  1 drivers
v000001710b5b9d50_0 .net *"_ivl_59", 0 0, L_000001710b6f18c0;  1 drivers
v000001710b5baed0_0 .net *"_ivl_60", 0 0, L_000001710b778800;  1 drivers
v000001710b5b9df0_0 .net *"_ivl_63", 0 0, L_000001710b6f2040;  1 drivers
v000001710b5b93f0_0 .net *"_ivl_64", 0 0, L_000001710b778b80;  1 drivers
v000001710b5ba1b0_0 .net *"_ivl_67", 0 0, L_000001710b6f2cc0;  1 drivers
v000001710b5ba610_0 .net *"_ivl_68", 0 0, L_000001710b7792f0;  1 drivers
v000001710b5b9e90_0 .net *"_ivl_7", 0 0, L_000001710b6f1fa0;  1 drivers
v000001710b5bb1f0_0 .net *"_ivl_71", 0 0, L_000001710b6f3a80;  1 drivers
v000001710b5b97b0_0 .net *"_ivl_72", 0 0, L_000001710b778fe0;  1 drivers
v000001710b5ba390_0 .net *"_ivl_75", 0 0, L_000001710b6f2fe0;  1 drivers
v000001710b5b9f30_0 .net *"_ivl_76", 0 0, L_000001710b779050;  1 drivers
v000001710b5b9fd0_0 .net *"_ivl_79", 0 0, L_000001710b6f1a00;  1 drivers
v000001710b5bb3d0_0 .net *"_ivl_8", 0 0, L_000001710b778e20;  1 drivers
v000001710b5bb290_0 .net *"_ivl_80", 0 0, L_000001710b779210;  1 drivers
v000001710b5b9490_0 .net *"_ivl_83", 0 0, L_000001710b6f13c0;  1 drivers
v000001710b5bab10_0 .net *"_ivl_84", 0 0, L_000001710b778870;  1 drivers
v000001710b5bb6f0_0 .net *"_ivl_87", 0 0, L_000001710b6f2680;  1 drivers
v000001710b5ba750_0 .net *"_ivl_88", 0 0, L_000001710b779280;  1 drivers
v000001710b5ba250_0 .net *"_ivl_91", 0 0, L_000001710b6f1aa0;  1 drivers
v000001710b5ba6b0_0 .net *"_ivl_92", 0 0, L_000001710b779130;  1 drivers
v000001710b5bb150_0 .net *"_ivl_95", 0 0, L_000001710b6f2900;  1 drivers
v000001710b5b90d0_0 .net *"_ivl_96", 0 0, L_000001710b779360;  1 drivers
v000001710b5bb5b0_0 .net *"_ivl_99", 0 0, L_000001710b6f2400;  1 drivers
v000001710b5b9170_0 .net "nor_out", 0 0, L_000001710b771b10;  alias, 1 drivers
v000001710b5ba4d0_0 .net "or_in", 31 0, L_000001710b7788e0;  alias, 1 drivers
L_000001710b6f2b80 .part L_000001710b7788e0, 0, 1;
L_000001710b6f1640 .part L_000001710b7788e0, 1, 1;
L_000001710b6f1fa0 .part L_000001710b7788e0, 2, 1;
L_000001710b6f2c20 .part L_000001710b7788e0, 3, 1;
L_000001710b6f2540 .part L_000001710b7788e0, 4, 1;
L_000001710b6f1780 .part L_000001710b7788e0, 5, 1;
L_000001710b6f39e0 .part L_000001710b7788e0, 6, 1;
L_000001710b6f1d20 .part L_000001710b7788e0, 7, 1;
L_000001710b6f1460 .part L_000001710b7788e0, 8, 1;
L_000001710b6f1320 .part L_000001710b7788e0, 9, 1;
L_000001710b6f25e0 .part L_000001710b7788e0, 10, 1;
L_000001710b6f1be0 .part L_000001710b7788e0, 11, 1;
L_000001710b6f3620 .part L_000001710b7788e0, 12, 1;
L_000001710b6f2f40 .part L_000001710b7788e0, 13, 1;
L_000001710b6f2860 .part L_000001710b7788e0, 14, 1;
L_000001710b6f18c0 .part L_000001710b7788e0, 15, 1;
L_000001710b6f2040 .part L_000001710b7788e0, 16, 1;
L_000001710b6f2cc0 .part L_000001710b7788e0, 17, 1;
L_000001710b6f3a80 .part L_000001710b7788e0, 18, 1;
L_000001710b6f2fe0 .part L_000001710b7788e0, 19, 1;
L_000001710b6f1a00 .part L_000001710b7788e0, 20, 1;
L_000001710b6f13c0 .part L_000001710b7788e0, 21, 1;
L_000001710b6f2680 .part L_000001710b7788e0, 22, 1;
L_000001710b6f1aa0 .part L_000001710b7788e0, 23, 1;
L_000001710b6f2900 .part L_000001710b7788e0, 24, 1;
L_000001710b6f2400 .part L_000001710b7788e0, 25, 1;
L_000001710b6f3760 .part L_000001710b7788e0, 26, 1;
L_000001710b6f36c0 .part L_000001710b7788e0, 27, 1;
L_000001710b6f1c80 .part L_000001710b7788e0, 28, 1;
L_000001710b6f3940 .part L_000001710b7788e0, 29, 1;
L_000001710b6f1960 .part L_000001710b7788e0, 30, 1;
L_000001710b6f1f00 .part L_000001710b7788e0, 31, 1;
S_000001710b53e470 .scope module, "nor_map3" "nor_32bit" 3 77, 16 1 0, S_000001710aba4830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "or_in";
    .port_info 1 /OUTPUT 1 "nor_out";
L_000001710b771b80 .functor OR 1, L_000001710b6f38a0, L_000001710b6f3080, C4<0>, C4<0>;
L_000001710b771c60 .functor OR 1, L_000001710b771b80, L_000001710b6f1dc0, C4<0>, C4<0>;
L_000001710b7718e0 .functor OR 1, L_000001710b771c60, L_000001710b6f1e60, C4<0>, C4<0>;
L_000001710b772130 .functor OR 1, L_000001710b7718e0, L_000001710b6f22c0, C4<0>, C4<0>;
L_000001710b772f30 .functor OR 1, L_000001710b772130, L_000001710b6f3120, C4<0>, C4<0>;
L_000001710b773240 .functor OR 1, L_000001710b772f30, L_000001710b6f1500, C4<0>, C4<0>;
L_000001710b771db0 .functor OR 1, L_000001710b773240, L_000001710b6f15a0, C4<0>, C4<0>;
L_000001710b771d40 .functor OR 1, L_000001710b771db0, L_000001710b6f20e0, C4<0>, C4<0>;
L_000001710b771950 .functor OR 1, L_000001710b771d40, L_000001710b6f2180, C4<0>, C4<0>;
L_000001710b773160 .functor OR 1, L_000001710b771950, L_000001710b6f2220, C4<0>, C4<0>;
L_000001710b772750 .functor OR 1, L_000001710b773160, L_000001710b6f27c0, C4<0>, C4<0>;
L_000001710b771e20 .functor OR 1, L_000001710b772750, L_000001710b6f31c0, C4<0>, C4<0>;
L_000001710b771cd0 .functor OR 1, L_000001710b771e20, L_000001710b6f33a0, C4<0>, C4<0>;
L_000001710b771720 .functor OR 1, L_000001710b771cd0, L_000001710b6f29a0, C4<0>, C4<0>;
L_000001710b7719c0 .functor OR 1, L_000001710b771720, L_000001710b6f2a40, C4<0>, C4<0>;
L_000001710b7728a0 .functor OR 1, L_000001710b7719c0, L_000001710b6f2ae0, C4<0>, C4<0>;
L_000001710b772050 .functor OR 1, L_000001710b7728a0, L_000001710b6f3260, C4<0>, C4<0>;
L_000001710b771790 .functor OR 1, L_000001710b772050, L_000001710b6f4ca0, C4<0>, C4<0>;
L_000001710b771e90 .functor OR 1, L_000001710b771790, L_000001710b6f43e0, C4<0>, C4<0>;
L_000001710b771a30 .functor OR 1, L_000001710b771e90, L_000001710b6f3440, C4<0>, C4<0>;
L_000001710b7721a0 .functor OR 1, L_000001710b771a30, L_000001710b6f4ac0, C4<0>, C4<0>;
L_000001710b772fa0 .functor OR 1, L_000001710b7721a0, L_000001710b6f5920, C4<0>, C4<0>;
L_000001710b7730f0 .functor OR 1, L_000001710b772fa0, L_000001710b6f3d00, C4<0>, C4<0>;
L_000001710b772590 .functor OR 1, L_000001710b7730f0, L_000001710b6f4520, C4<0>, C4<0>;
L_000001710b772910 .functor OR 1, L_000001710b772590, L_000001710b6f4700, C4<0>, C4<0>;
L_000001710b7731d0 .functor OR 1, L_000001710b772910, L_000001710b6f45c0, C4<0>, C4<0>;
L_000001710b772de0 .functor OR 1, L_000001710b7731d0, L_000001710b6f4a20, C4<0>, C4<0>;
L_000001710b771800 .functor OR 1, L_000001710b772de0, L_000001710b6f6280, C4<0>, C4<0>;
L_000001710b771fe0 .functor OR 1, L_000001710b771800, L_000001710b6f3da0, C4<0>, C4<0>;
L_000001710b771bf0 .functor OR 1, L_000001710b771fe0, L_000001710b6f52e0, C4<0>, C4<0>;
L_000001710b771f00 .functor OR 1, L_000001710b771bf0, L_000001710b6f3f80, C4<0>, C4<0>;
L_000001710b772520 .functor NOT 1, L_000001710b771f00, C4<0>, C4<0>, C4<0>;
v000001710b5b9210_0 .net *"_ivl_1", 0 0, L_000001710b6f38a0;  1 drivers
v000001710b5ba570_0 .net *"_ivl_100", 0 0, L_000001710b772910;  1 drivers
v000001710b5ba7f0_0 .net *"_ivl_103", 0 0, L_000001710b6f45c0;  1 drivers
v000001710b5ba890_0 .net *"_ivl_104", 0 0, L_000001710b7731d0;  1 drivers
v000001710b5b9530_0 .net *"_ivl_107", 0 0, L_000001710b6f4a20;  1 drivers
v000001710b5b92b0_0 .net *"_ivl_108", 0 0, L_000001710b772de0;  1 drivers
v000001710b5bacf0_0 .net *"_ivl_11", 0 0, L_000001710b6f1e60;  1 drivers
v000001710b5ba930_0 .net *"_ivl_111", 0 0, L_000001710b6f6280;  1 drivers
v000001710b5bb010_0 .net *"_ivl_112", 0 0, L_000001710b771800;  1 drivers
v000001710b5b95d0_0 .net *"_ivl_115", 0 0, L_000001710b6f3da0;  1 drivers
v000001710b5b9850_0 .net *"_ivl_116", 0 0, L_000001710b771fe0;  1 drivers
v000001710b5ba9d0_0 .net *"_ivl_119", 0 0, L_000001710b6f52e0;  1 drivers
v000001710b5bb0b0_0 .net *"_ivl_12", 0 0, L_000001710b7718e0;  1 drivers
v000001710b5b9710_0 .net *"_ivl_120", 0 0, L_000001710b771bf0;  1 drivers
v000001710b5baa70_0 .net *"_ivl_123", 0 0, L_000001710b6f3f80;  1 drivers
v000001710b5babb0_0 .net *"_ivl_124", 0 0, L_000001710b771f00;  1 drivers
v000001710b5bad90_0 .net *"_ivl_15", 0 0, L_000001710b6f22c0;  1 drivers
v000001710b5bae30_0 .net *"_ivl_16", 0 0, L_000001710b772130;  1 drivers
v000001710b5baf70_0 .net *"_ivl_19", 0 0, L_000001710b6f3120;  1 drivers
v000001710b5bb330_0 .net *"_ivl_20", 0 0, L_000001710b772f30;  1 drivers
v000001710b5bc190_0 .net *"_ivl_23", 0 0, L_000001710b6f1500;  1 drivers
v000001710b5bcaf0_0 .net *"_ivl_24", 0 0, L_000001710b773240;  1 drivers
v000001710b5bc2d0_0 .net *"_ivl_27", 0 0, L_000001710b6f15a0;  1 drivers
v000001710b5bbb50_0 .net *"_ivl_28", 0 0, L_000001710b771db0;  1 drivers
v000001710b5bbe70_0 .net *"_ivl_3", 0 0, L_000001710b6f3080;  1 drivers
v000001710b5bc370_0 .net *"_ivl_31", 0 0, L_000001710b6f20e0;  1 drivers
v000001710b5bcc30_0 .net *"_ivl_32", 0 0, L_000001710b771d40;  1 drivers
v000001710b5bc0f0_0 .net *"_ivl_35", 0 0, L_000001710b6f2180;  1 drivers
v000001710b5bde50_0 .net *"_ivl_36", 0 0, L_000001710b771950;  1 drivers
v000001710b5bd450_0 .net *"_ivl_39", 0 0, L_000001710b6f2220;  1 drivers
v000001710b5bdc70_0 .net *"_ivl_4", 0 0, L_000001710b771b80;  1 drivers
v000001710b5bcb90_0 .net *"_ivl_40", 0 0, L_000001710b773160;  1 drivers
v000001710b5bc9b0_0 .net *"_ivl_43", 0 0, L_000001710b6f27c0;  1 drivers
v000001710b5bc4b0_0 .net *"_ivl_44", 0 0, L_000001710b772750;  1 drivers
v000001710b5bc690_0 .net *"_ivl_47", 0 0, L_000001710b6f31c0;  1 drivers
v000001710b5bd770_0 .net *"_ivl_48", 0 0, L_000001710b771e20;  1 drivers
v000001710b5bdef0_0 .net *"_ivl_51", 0 0, L_000001710b6f33a0;  1 drivers
v000001710b5bbbf0_0 .net *"_ivl_52", 0 0, L_000001710b771cd0;  1 drivers
v000001710b5bc550_0 .net *"_ivl_55", 0 0, L_000001710b6f29a0;  1 drivers
v000001710b5bbc90_0 .net *"_ivl_56", 0 0, L_000001710b771720;  1 drivers
v000001710b5bd3b0_0 .net *"_ivl_59", 0 0, L_000001710b6f2a40;  1 drivers
v000001710b5bd310_0 .net *"_ivl_60", 0 0, L_000001710b7719c0;  1 drivers
v000001710b5bc870_0 .net *"_ivl_63", 0 0, L_000001710b6f2ae0;  1 drivers
v000001710b5bdf90_0 .net *"_ivl_64", 0 0, L_000001710b7728a0;  1 drivers
v000001710b5bc5f0_0 .net *"_ivl_67", 0 0, L_000001710b6f3260;  1 drivers
v000001710b5bc730_0 .net *"_ivl_68", 0 0, L_000001710b772050;  1 drivers
v000001710b5bc050_0 .net *"_ivl_7", 0 0, L_000001710b6f1dc0;  1 drivers
v000001710b5bbd30_0 .net *"_ivl_71", 0 0, L_000001710b6f4ca0;  1 drivers
v000001710b5bb970_0 .net *"_ivl_72", 0 0, L_000001710b771790;  1 drivers
v000001710b5bdb30_0 .net *"_ivl_75", 0 0, L_000001710b6f43e0;  1 drivers
v000001710b5bdd10_0 .net *"_ivl_76", 0 0, L_000001710b771e90;  1 drivers
v000001710b5bdbd0_0 .net *"_ivl_79", 0 0, L_000001710b6f3440;  1 drivers
v000001710b5bda90_0 .net *"_ivl_8", 0 0, L_000001710b771c60;  1 drivers
v000001710b5be030_0 .net *"_ivl_80", 0 0, L_000001710b771a30;  1 drivers
v000001710b5bddb0_0 .net *"_ivl_83", 0 0, L_000001710b6f4ac0;  1 drivers
v000001710b5bccd0_0 .net *"_ivl_84", 0 0, L_000001710b7721a0;  1 drivers
v000001710b5bd270_0 .net *"_ivl_87", 0 0, L_000001710b6f5920;  1 drivers
v000001710b5bc7d0_0 .net *"_ivl_88", 0 0, L_000001710b772fa0;  1 drivers
v000001710b5bc410_0 .net *"_ivl_91", 0 0, L_000001710b6f3d00;  1 drivers
v000001710b5bb8d0_0 .net *"_ivl_92", 0 0, L_000001710b7730f0;  1 drivers
v000001710b5bbdd0_0 .net *"_ivl_95", 0 0, L_000001710b6f4520;  1 drivers
v000001710b5bba10_0 .net *"_ivl_96", 0 0, L_000001710b772590;  1 drivers
v000001710b5bc910_0 .net *"_ivl_99", 0 0, L_000001710b6f4700;  1 drivers
v000001710b5bbab0_0 .net "nor_out", 0 0, L_000001710b772520;  alias, 1 drivers
v000001710b5bca50_0 .net "or_in", 31 0, L_000001710b7732b0;  alias, 1 drivers
L_000001710b6f38a0 .part L_000001710b7732b0, 0, 1;
L_000001710b6f3080 .part L_000001710b7732b0, 1, 1;
L_000001710b6f1dc0 .part L_000001710b7732b0, 2, 1;
L_000001710b6f1e60 .part L_000001710b7732b0, 3, 1;
L_000001710b6f22c0 .part L_000001710b7732b0, 4, 1;
L_000001710b6f3120 .part L_000001710b7732b0, 5, 1;
L_000001710b6f1500 .part L_000001710b7732b0, 6, 1;
L_000001710b6f15a0 .part L_000001710b7732b0, 7, 1;
L_000001710b6f20e0 .part L_000001710b7732b0, 8, 1;
L_000001710b6f2180 .part L_000001710b7732b0, 9, 1;
L_000001710b6f2220 .part L_000001710b7732b0, 10, 1;
L_000001710b6f27c0 .part L_000001710b7732b0, 11, 1;
L_000001710b6f31c0 .part L_000001710b7732b0, 12, 1;
L_000001710b6f33a0 .part L_000001710b7732b0, 13, 1;
L_000001710b6f29a0 .part L_000001710b7732b0, 14, 1;
L_000001710b6f2a40 .part L_000001710b7732b0, 15, 1;
L_000001710b6f2ae0 .part L_000001710b7732b0, 16, 1;
L_000001710b6f3260 .part L_000001710b7732b0, 17, 1;
L_000001710b6f4ca0 .part L_000001710b7732b0, 18, 1;
L_000001710b6f43e0 .part L_000001710b7732b0, 19, 1;
L_000001710b6f3440 .part L_000001710b7732b0, 20, 1;
L_000001710b6f4ac0 .part L_000001710b7732b0, 21, 1;
L_000001710b6f5920 .part L_000001710b7732b0, 22, 1;
L_000001710b6f3d00 .part L_000001710b7732b0, 23, 1;
L_000001710b6f4520 .part L_000001710b7732b0, 24, 1;
L_000001710b6f4700 .part L_000001710b7732b0, 25, 1;
L_000001710b6f45c0 .part L_000001710b7732b0, 26, 1;
L_000001710b6f4a20 .part L_000001710b7732b0, 27, 1;
L_000001710b6f6280 .part L_000001710b7732b0, 28, 1;
L_000001710b6f3da0 .part L_000001710b7732b0, 29, 1;
L_000001710b6f52e0 .part L_000001710b7732b0, 30, 1;
L_000001710b6f3f80 .part L_000001710b7732b0, 31, 1;
S_000001710b53c210 .scope module, "nor_map4" "nor_32bit" 3 85, 16 1 0, S_000001710aba4830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "or_in";
    .port_info 1 /OUTPUT 1 "nor_out";
L_000001710b794690 .functor OR 1, L_000001710b6ffd80, L_000001710b6fdbc0, C4<0>, C4<0>;
L_000001710b794af0 .functor OR 1, L_000001710b794690, L_000001710b6ffba0, C4<0>, C4<0>;
L_000001710b794b60 .functor OR 1, L_000001710b794af0, L_000001710b6fec00, C4<0>, C4<0>;
L_000001710b793f90 .functor OR 1, L_000001710b794b60, L_000001710b700280, C4<0>, C4<0>;
L_000001710b794310 .functor OR 1, L_000001710b793f90, L_000001710b6ff1a0, C4<0>, C4<0>;
L_000001710b794cb0 .functor OR 1, L_000001710b794310, L_000001710b6ff740, C4<0>, C4<0>;
L_000001710b794bd0 .functor OR 1, L_000001710b794cb0, L_000001710b6ff240, C4<0>, C4<0>;
L_000001710b794c40 .functor OR 1, L_000001710b794bd0, L_000001710b6fe660, C4<0>, C4<0>;
L_000001710b794d20 .functor OR 1, L_000001710b794c40, L_000001710b6fee80, C4<0>, C4<0>;
L_000001710b794ee0 .functor OR 1, L_000001710b794d20, L_000001710b6ff4c0, C4<0>, C4<0>;
L_000001710b795110 .functor OR 1, L_000001710b794ee0, L_000001710b6fe0c0, C4<0>, C4<0>;
L_000001710b795030 .functor OR 1, L_000001710b795110, L_000001710b6fdb20, C4<0>, C4<0>;
L_000001710b795260 .functor OR 1, L_000001710b795030, L_000001710b6ffc40, C4<0>, C4<0>;
L_000001710b795180 .functor OR 1, L_000001710b795260, L_000001710b6fdc60, C4<0>, C4<0>;
L_000001710b795340 .functor OR 1, L_000001710b795180, L_000001710b6fe2a0, C4<0>, C4<0>;
L_000001710b795490 .functor OR 1, L_000001710b795340, L_000001710b6ff880, C4<0>, C4<0>;
L_000001710b795500 .functor OR 1, L_000001710b795490, L_000001710b6fe160, C4<0>, C4<0>;
L_000001710b795570 .functor OR 1, L_000001710b795500, L_000001710b6fef20, C4<0>, C4<0>;
L_000001710b7955e0 .functor OR 1, L_000001710b795570, L_000001710b6ff2e0, C4<0>, C4<0>;
L_000001710b795650 .functor OR 1, L_000001710b7955e0, L_000001710b6ffce0, C4<0>, C4<0>;
L_000001710b796290 .functor OR 1, L_000001710b795650, L_000001710b6ff060, C4<0>, C4<0>;
L_000001710b7968b0 .functor OR 1, L_000001710b796290, L_000001710b6fe980, C4<0>, C4<0>;
L_000001710b795c70 .functor OR 1, L_000001710b7968b0, L_000001710b6ff920, C4<0>, C4<0>;
L_000001710b797250 .functor OR 1, L_000001710b795c70, L_000001710b6fdd00, C4<0>, C4<0>;
L_000001710b795960 .functor OR 1, L_000001710b797250, L_000001710b6fe7a0, C4<0>, C4<0>;
L_000001710b7967d0 .functor OR 1, L_000001710b795960, L_000001710b6ff380, C4<0>, C4<0>;
L_000001710b796d80 .functor OR 1, L_000001710b7967d0, L_000001710b6ff9c0, C4<0>, C4<0>;
L_000001710b796060 .functor OR 1, L_000001710b796d80, L_000001710b6fe200, C4<0>, C4<0>;
L_000001710b796ae0 .functor OR 1, L_000001710b796060, L_000001710b6ffa60, C4<0>, C4<0>;
L_000001710b796bc0 .functor OR 1, L_000001710b796ae0, L_000001710b6ffe20, C4<0>, C4<0>;
L_000001710b795ab0 .functor OR 1, L_000001710b796bc0, L_000001710b6fe3e0, C4<0>, C4<0>;
L_000001710b7971e0 .functor NOT 1, L_000001710b795ab0, C4<0>, C4<0>, C4<0>;
v000001710b5bbf10_0 .net *"_ivl_1", 0 0, L_000001710b6ffd80;  1 drivers
v000001710b5bc230_0 .net *"_ivl_100", 0 0, L_000001710b795960;  1 drivers
v000001710b5bcd70_0 .net *"_ivl_103", 0 0, L_000001710b6ff380;  1 drivers
v000001710b5bce10_0 .net *"_ivl_104", 0 0, L_000001710b7967d0;  1 drivers
v000001710b5bbfb0_0 .net *"_ivl_107", 0 0, L_000001710b6ff9c0;  1 drivers
v000001710b5bceb0_0 .net *"_ivl_108", 0 0, L_000001710b796d80;  1 drivers
v000001710b5bcf50_0 .net *"_ivl_11", 0 0, L_000001710b6fec00;  1 drivers
v000001710b5bcff0_0 .net *"_ivl_111", 0 0, L_000001710b6fe200;  1 drivers
v000001710b5bd090_0 .net *"_ivl_112", 0 0, L_000001710b796060;  1 drivers
v000001710b5bd130_0 .net *"_ivl_115", 0 0, L_000001710b6ffa60;  1 drivers
v000001710b5bd1d0_0 .net *"_ivl_116", 0 0, L_000001710b796ae0;  1 drivers
v000001710b5bd950_0 .net *"_ivl_119", 0 0, L_000001710b6ffe20;  1 drivers
v000001710b5bd4f0_0 .net *"_ivl_12", 0 0, L_000001710b794b60;  1 drivers
v000001710b5bd590_0 .net *"_ivl_120", 0 0, L_000001710b796bc0;  1 drivers
v000001710b5bd630_0 .net *"_ivl_123", 0 0, L_000001710b6fe3e0;  1 drivers
v000001710b5bd6d0_0 .net *"_ivl_124", 0 0, L_000001710b795ab0;  1 drivers
v000001710b5bd810_0 .net *"_ivl_15", 0 0, L_000001710b700280;  1 drivers
v000001710b5bd8b0_0 .net *"_ivl_16", 0 0, L_000001710b793f90;  1 drivers
v000001710b5bd9f0_0 .net *"_ivl_19", 0 0, L_000001710b6ff1a0;  1 drivers
v000001710b5bf1b0_0 .net *"_ivl_20", 0 0, L_000001710b794310;  1 drivers
v000001710b5bf7f0_0 .net *"_ivl_23", 0 0, L_000001710b6ff740;  1 drivers
v000001710b5c0790_0 .net *"_ivl_24", 0 0, L_000001710b794cb0;  1 drivers
v000001710b5c0830_0 .net *"_ivl_27", 0 0, L_000001710b6ff240;  1 drivers
v000001710b5bf4d0_0 .net *"_ivl_28", 0 0, L_000001710b794bd0;  1 drivers
v000001710b5c05b0_0 .net *"_ivl_3", 0 0, L_000001710b6fdbc0;  1 drivers
v000001710b5bfc50_0 .net *"_ivl_31", 0 0, L_000001710b6fe660;  1 drivers
v000001710b5bf570_0 .net *"_ivl_32", 0 0, L_000001710b794c40;  1 drivers
v000001710b5c0010_0 .net *"_ivl_35", 0 0, L_000001710b6fee80;  1 drivers
v000001710b5be7b0_0 .net *"_ivl_36", 0 0, L_000001710b794d20;  1 drivers
v000001710b5bf890_0 .net *"_ivl_39", 0 0, L_000001710b6ff4c0;  1 drivers
v000001710b5be0d0_0 .net *"_ivl_4", 0 0, L_000001710b794690;  1 drivers
v000001710b5bfed0_0 .net *"_ivl_40", 0 0, L_000001710b794ee0;  1 drivers
v000001710b5bf930_0 .net *"_ivl_43", 0 0, L_000001710b6fe0c0;  1 drivers
v000001710b5bedf0_0 .net *"_ivl_44", 0 0, L_000001710b795110;  1 drivers
v000001710b5bf2f0_0 .net *"_ivl_47", 0 0, L_000001710b6fdb20;  1 drivers
v000001710b5befd0_0 .net *"_ivl_48", 0 0, L_000001710b795030;  1 drivers
v000001710b5bf070_0 .net *"_ivl_51", 0 0, L_000001710b6ffc40;  1 drivers
v000001710b5be850_0 .net *"_ivl_52", 0 0, L_000001710b795260;  1 drivers
v000001710b5bef30_0 .net *"_ivl_55", 0 0, L_000001710b6fdc60;  1 drivers
v000001710b5bf9d0_0 .net *"_ivl_56", 0 0, L_000001710b795180;  1 drivers
v000001710b5bf6b0_0 .net *"_ivl_59", 0 0, L_000001710b6fe2a0;  1 drivers
v000001710b5bf250_0 .net *"_ivl_60", 0 0, L_000001710b795340;  1 drivers
v000001710b5be8f0_0 .net *"_ivl_63", 0 0, L_000001710b6ff880;  1 drivers
v000001710b5bf110_0 .net *"_ivl_64", 0 0, L_000001710b795490;  1 drivers
v000001710b5be3f0_0 .net *"_ivl_67", 0 0, L_000001710b6fe160;  1 drivers
v000001710b5be990_0 .net *"_ivl_68", 0 0, L_000001710b795500;  1 drivers
v000001710b5bee90_0 .net *"_ivl_7", 0 0, L_000001710b6ffba0;  1 drivers
v000001710b5be710_0 .net *"_ivl_71", 0 0, L_000001710b6fef20;  1 drivers
v000001710b5bf390_0 .net *"_ivl_72", 0 0, L_000001710b795570;  1 drivers
v000001710b5bf430_0 .net *"_ivl_75", 0 0, L_000001710b6ff2e0;  1 drivers
v000001710b5bf610_0 .net *"_ivl_76", 0 0, L_000001710b7955e0;  1 drivers
v000001710b5be170_0 .net *"_ivl_79", 0 0, L_000001710b6ffce0;  1 drivers
v000001710b5bea30_0 .net *"_ivl_8", 0 0, L_000001710b794af0;  1 drivers
v000001710b5bfcf0_0 .net *"_ivl_80", 0 0, L_000001710b795650;  1 drivers
v000001710b5c0650_0 .net *"_ivl_83", 0 0, L_000001710b6ff060;  1 drivers
v000001710b5bfd90_0 .net *"_ivl_84", 0 0, L_000001710b796290;  1 drivers
v000001710b5c0330_0 .net *"_ivl_87", 0 0, L_000001710b6fe980;  1 drivers
v000001710b5be5d0_0 .net *"_ivl_88", 0 0, L_000001710b7968b0;  1 drivers
v000001710b5bead0_0 .net *"_ivl_91", 0 0, L_000001710b6ff920;  1 drivers
v000001710b5bfa70_0 .net *"_ivl_92", 0 0, L_000001710b795c70;  1 drivers
v000001710b5c00b0_0 .net *"_ivl_95", 0 0, L_000001710b6fdd00;  1 drivers
v000001710b5bff70_0 .net *"_ivl_96", 0 0, L_000001710b797250;  1 drivers
v000001710b5beb70_0 .net *"_ivl_99", 0 0, L_000001710b6fe7a0;  1 drivers
v000001710b5bfe30_0 .net "nor_out", 0 0, L_000001710b7971e0;  alias, 1 drivers
v000001710b5c0150_0 .net "or_in", 31 0, L_000001710b6ff420;  alias, 1 drivers
L_000001710b6ffd80 .part L_000001710b6ff420, 0, 1;
L_000001710b6fdbc0 .part L_000001710b6ff420, 1, 1;
L_000001710b6ffba0 .part L_000001710b6ff420, 2, 1;
L_000001710b6fec00 .part L_000001710b6ff420, 3, 1;
L_000001710b700280 .part L_000001710b6ff420, 4, 1;
L_000001710b6ff1a0 .part L_000001710b6ff420, 5, 1;
L_000001710b6ff740 .part L_000001710b6ff420, 6, 1;
L_000001710b6ff240 .part L_000001710b6ff420, 7, 1;
L_000001710b6fe660 .part L_000001710b6ff420, 8, 1;
L_000001710b6fee80 .part L_000001710b6ff420, 9, 1;
L_000001710b6ff4c0 .part L_000001710b6ff420, 10, 1;
L_000001710b6fe0c0 .part L_000001710b6ff420, 11, 1;
L_000001710b6fdb20 .part L_000001710b6ff420, 12, 1;
L_000001710b6ffc40 .part L_000001710b6ff420, 13, 1;
L_000001710b6fdc60 .part L_000001710b6ff420, 14, 1;
L_000001710b6fe2a0 .part L_000001710b6ff420, 15, 1;
L_000001710b6ff880 .part L_000001710b6ff420, 16, 1;
L_000001710b6fe160 .part L_000001710b6ff420, 17, 1;
L_000001710b6fef20 .part L_000001710b6ff420, 18, 1;
L_000001710b6ff2e0 .part L_000001710b6ff420, 19, 1;
L_000001710b6ffce0 .part L_000001710b6ff420, 20, 1;
L_000001710b6ff060 .part L_000001710b6ff420, 21, 1;
L_000001710b6fe980 .part L_000001710b6ff420, 22, 1;
L_000001710b6ff920 .part L_000001710b6ff420, 23, 1;
L_000001710b6fdd00 .part L_000001710b6ff420, 24, 1;
L_000001710b6fe7a0 .part L_000001710b6ff420, 25, 1;
L_000001710b6ff380 .part L_000001710b6ff420, 26, 1;
L_000001710b6ff9c0 .part L_000001710b6ff420, 27, 1;
L_000001710b6fe200 .part L_000001710b6ff420, 28, 1;
L_000001710b6ffa60 .part L_000001710b6ff420, 29, 1;
L_000001710b6ffe20 .part L_000001710b6ff420, 30, 1;
L_000001710b6fe3e0 .part L_000001710b6ff420, 31, 1;
S_000001710b53c3a0 .scope module, "nor_map5" "nor_32bit" 3 87, 16 1 0, S_000001710aba4830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "or_in";
    .port_info 1 /OUTPUT 1 "nor_out";
L_000001710b796fb0 .functor OR 1, L_000001710b6ffec0, L_000001710b700000, C4<0>, C4<0>;
L_000001710b796a00 .functor OR 1, L_000001710b796fb0, L_000001710b700780, C4<0>, C4<0>;
L_000001710b795ea0 .functor OR 1, L_000001710b796a00, L_000001710b701540, C4<0>, C4<0>;
L_000001710b795a40 .functor OR 1, L_000001710b795ea0, L_000001710b701400, C4<0>, C4<0>;
L_000001710b796a70 .functor OR 1, L_000001710b795a40, L_000001710b700be0, C4<0>, C4<0>;
L_000001710b796760 .functor OR 1, L_000001710b796a70, L_000001710b701220, C4<0>, C4<0>;
L_000001710b7958f0 .functor OR 1, L_000001710b796760, L_000001710b700d20, C4<0>, C4<0>;
L_000001710b796300 .functor OR 1, L_000001710b7958f0, L_000001710b7028a0, C4<0>, C4<0>;
L_000001710b7972c0 .functor OR 1, L_000001710b796300, L_000001710b7023a0, C4<0>, C4<0>;
L_000001710b796140 .functor OR 1, L_000001710b7972c0, L_000001710b702a80, C4<0>, C4<0>;
L_000001710b796c30 .functor OR 1, L_000001710b796140, L_000001710b7015e0, C4<0>, C4<0>;
L_000001710b795f10 .functor OR 1, L_000001710b796c30, L_000001710b7005a0, C4<0>, C4<0>;
L_000001710b796b50 .functor OR 1, L_000001710b795f10, L_000001710b700dc0, C4<0>, C4<0>;
L_000001710b795ce0 .functor OR 1, L_000001710b796b50, L_000001710b702260, C4<0>, C4<0>;
L_000001710b795810 .functor OR 1, L_000001710b795ce0, L_000001710b701360, C4<0>, C4<0>;
L_000001710b7964c0 .functor OR 1, L_000001710b795810, L_000001710b701040, C4<0>, C4<0>;
L_000001710b795d50 .functor OR 1, L_000001710b7964c0, L_000001710b7012c0, C4<0>, C4<0>;
L_000001710b796840 .functor OR 1, L_000001710b795d50, L_000001710b701ae0, C4<0>, C4<0>;
L_000001710b796ca0 .functor OR 1, L_000001710b796840, L_000001710b700960, C4<0>, C4<0>;
L_000001710b797170 .functor OR 1, L_000001710b796ca0, L_000001710b702940, C4<0>, C4<0>;
L_000001710b796370 .functor OR 1, L_000001710b797170, L_000001710b700500, C4<0>, C4<0>;
L_000001710b797330 .functor OR 1, L_000001710b796370, L_000001710b7003c0, C4<0>, C4<0>;
L_000001710b796d10 .functor OR 1, L_000001710b797330, L_000001710b702800, C4<0>, C4<0>;
L_000001710b795dc0 .functor OR 1, L_000001710b796d10, L_000001710b700820, C4<0>, C4<0>;
L_000001710b7963e0 .functor OR 1, L_000001710b795dc0, L_000001710b701d60, C4<0>, C4<0>;
L_000001710b795c00 .functor OR 1, L_000001710b7963e0, L_000001710b700460, C4<0>, C4<0>;
L_000001710b795e30 .functor OR 1, L_000001710b795c00, L_000001710b7006e0, C4<0>, C4<0>;
L_000001710b795ff0 .functor OR 1, L_000001710b795e30, L_000001710b701720, C4<0>, C4<0>;
L_000001710b7961b0 .functor OR 1, L_000001710b795ff0, L_000001710b700640, C4<0>, C4<0>;
L_000001710b796df0 .functor OR 1, L_000001710b7961b0, L_000001710b701cc0, C4<0>, C4<0>;
L_000001710b7959d0 .functor OR 1, L_000001710b796df0, L_000001710b700c80, C4<0>, C4<0>;
L_000001710b796e60 .functor NOT 1, L_000001710b7959d0, C4<0>, C4<0>, C4<0>;
v000001710b5c0510_0 .net *"_ivl_1", 0 0, L_000001710b6ffec0;  1 drivers
v000001710b5c03d0_0 .net *"_ivl_100", 0 0, L_000001710b7963e0;  1 drivers
v000001710b5be490_0 .net *"_ivl_103", 0 0, L_000001710b700460;  1 drivers
v000001710b5bed50_0 .net *"_ivl_104", 0 0, L_000001710b795c00;  1 drivers
v000001710b5becb0_0 .net *"_ivl_107", 0 0, L_000001710b7006e0;  1 drivers
v000001710b5bf750_0 .net *"_ivl_108", 0 0, L_000001710b795e30;  1 drivers
v000001710b5bfb10_0 .net *"_ivl_11", 0 0, L_000001710b701540;  1 drivers
v000001710b5be210_0 .net *"_ivl_111", 0 0, L_000001710b701720;  1 drivers
v000001710b5c06f0_0 .net *"_ivl_112", 0 0, L_000001710b795ff0;  1 drivers
v000001710b5bec10_0 .net *"_ivl_115", 0 0, L_000001710b700640;  1 drivers
v000001710b5be670_0 .net *"_ivl_116", 0 0, L_000001710b7961b0;  1 drivers
v000001710b5bfbb0_0 .net *"_ivl_119", 0 0, L_000001710b701cc0;  1 drivers
v000001710b5c01f0_0 .net *"_ivl_12", 0 0, L_000001710b795ea0;  1 drivers
v000001710b5be2b0_0 .net *"_ivl_120", 0 0, L_000001710b796df0;  1 drivers
v000001710b5be350_0 .net *"_ivl_123", 0 0, L_000001710b700c80;  1 drivers
v000001710b5be530_0 .net *"_ivl_124", 0 0, L_000001710b7959d0;  1 drivers
v000001710b5c0290_0 .net *"_ivl_15", 0 0, L_000001710b701400;  1 drivers
v000001710b5c0470_0 .net *"_ivl_16", 0 0, L_000001710b795a40;  1 drivers
v000001710b5c1550_0 .net *"_ivl_19", 0 0, L_000001710b700be0;  1 drivers
v000001710b5c1050_0 .net *"_ivl_20", 0 0, L_000001710b796a70;  1 drivers
v000001710b5c1690_0 .net *"_ivl_23", 0 0, L_000001710b701220;  1 drivers
v000001710b5c1730_0 .net *"_ivl_24", 0 0, L_000001710b796760;  1 drivers
v000001710b5c1f50_0 .net *"_ivl_27", 0 0, L_000001710b700d20;  1 drivers
v000001710b5c1910_0 .net *"_ivl_28", 0 0, L_000001710b7958f0;  1 drivers
v000001710b5c1190_0 .net *"_ivl_3", 0 0, L_000001710b700000;  1 drivers
v000001710b5c0a10_0 .net *"_ivl_31", 0 0, L_000001710b7028a0;  1 drivers
v000001710b5c1c30_0 .net *"_ivl_32", 0 0, L_000001710b796300;  1 drivers
v000001710b5c0fb0_0 .net *"_ivl_35", 0 0, L_000001710b7023a0;  1 drivers
v000001710b5c1eb0_0 .net *"_ivl_36", 0 0, L_000001710b7972c0;  1 drivers
v000001710b5c2e50_0 .net *"_ivl_39", 0 0, L_000001710b702a80;  1 drivers
v000001710b5c12d0_0 .net *"_ivl_4", 0 0, L_000001710b796fb0;  1 drivers
v000001710b5c0e70_0 .net *"_ivl_40", 0 0, L_000001710b796140;  1 drivers
v000001710b5c0c90_0 .net *"_ivl_43", 0 0, L_000001710b7015e0;  1 drivers
v000001710b5c2ef0_0 .net *"_ivl_44", 0 0, L_000001710b796c30;  1 drivers
v000001710b5c1870_0 .net *"_ivl_47", 0 0, L_000001710b7005a0;  1 drivers
v000001710b5c17d0_0 .net *"_ivl_48", 0 0, L_000001710b795f10;  1 drivers
v000001710b5c14b0_0 .net *"_ivl_51", 0 0, L_000001710b700dc0;  1 drivers
v000001710b5c0bf0_0 .net *"_ivl_52", 0 0, L_000001710b796b50;  1 drivers
v000001710b5c2950_0 .net *"_ivl_55", 0 0, L_000001710b702260;  1 drivers
v000001710b5c15f0_0 .net *"_ivl_56", 0 0, L_000001710b795ce0;  1 drivers
v000001710b5c0970_0 .net *"_ivl_59", 0 0, L_000001710b701360;  1 drivers
v000001710b5c19b0_0 .net *"_ivl_60", 0 0, L_000001710b795810;  1 drivers
v000001710b5c2bd0_0 .net *"_ivl_63", 0 0, L_000001710b701040;  1 drivers
v000001710b5c2310_0 .net *"_ivl_64", 0 0, L_000001710b7964c0;  1 drivers
v000001710b5c1a50_0 .net *"_ivl_67", 0 0, L_000001710b7012c0;  1 drivers
v000001710b5c1af0_0 .net *"_ivl_68", 0 0, L_000001710b795d50;  1 drivers
v000001710b5c1230_0 .net *"_ivl_7", 0 0, L_000001710b700780;  1 drivers
v000001710b5c0d30_0 .net *"_ivl_71", 0 0, L_000001710b701ae0;  1 drivers
v000001710b5c2db0_0 .net *"_ivl_72", 0 0, L_000001710b796840;  1 drivers
v000001710b5c1410_0 .net *"_ivl_75", 0 0, L_000001710b700960;  1 drivers
v000001710b5c2a90_0 .net *"_ivl_76", 0 0, L_000001710b796ca0;  1 drivers
v000001710b5c26d0_0 .net *"_ivl_79", 0 0, L_000001710b702940;  1 drivers
v000001710b5c2b30_0 .net *"_ivl_8", 0 0, L_000001710b796a00;  1 drivers
v000001710b5c0ab0_0 .net *"_ivl_80", 0 0, L_000001710b797170;  1 drivers
v000001710b5c10f0_0 .net *"_ivl_83", 0 0, L_000001710b700500;  1 drivers
v000001710b5c1370_0 .net *"_ivl_84", 0 0, L_000001710b796370;  1 drivers
v000001710b5c1cd0_0 .net *"_ivl_87", 0 0, L_000001710b7003c0;  1 drivers
v000001710b5c2c70_0 .net *"_ivl_88", 0 0, L_000001710b797330;  1 drivers
v000001710b5c2f90_0 .net *"_ivl_91", 0 0, L_000001710b702800;  1 drivers
v000001710b5c1ff0_0 .net *"_ivl_92", 0 0, L_000001710b796d10;  1 drivers
v000001710b5c1b90_0 .net *"_ivl_95", 0 0, L_000001710b700820;  1 drivers
v000001710b5c1d70_0 .net *"_ivl_96", 0 0, L_000001710b795dc0;  1 drivers
v000001710b5c2770_0 .net *"_ivl_99", 0 0, L_000001710b701d60;  1 drivers
v000001710b5c1e10_0 .net "nor_out", 0 0, L_000001710b796e60;  alias, 1 drivers
v000001710b5c2090_0 .net "or_in", 31 0, L_000001710b6fa2e0;  alias, 1 drivers
L_000001710b6ffec0 .part L_000001710b6fa2e0, 0, 1;
L_000001710b700000 .part L_000001710b6fa2e0, 1, 1;
L_000001710b700780 .part L_000001710b6fa2e0, 2, 1;
L_000001710b701540 .part L_000001710b6fa2e0, 3, 1;
L_000001710b701400 .part L_000001710b6fa2e0, 4, 1;
L_000001710b700be0 .part L_000001710b6fa2e0, 5, 1;
L_000001710b701220 .part L_000001710b6fa2e0, 6, 1;
L_000001710b700d20 .part L_000001710b6fa2e0, 7, 1;
L_000001710b7028a0 .part L_000001710b6fa2e0, 8, 1;
L_000001710b7023a0 .part L_000001710b6fa2e0, 9, 1;
L_000001710b702a80 .part L_000001710b6fa2e0, 10, 1;
L_000001710b7015e0 .part L_000001710b6fa2e0, 11, 1;
L_000001710b7005a0 .part L_000001710b6fa2e0, 12, 1;
L_000001710b700dc0 .part L_000001710b6fa2e0, 13, 1;
L_000001710b702260 .part L_000001710b6fa2e0, 14, 1;
L_000001710b701360 .part L_000001710b6fa2e0, 15, 1;
L_000001710b701040 .part L_000001710b6fa2e0, 16, 1;
L_000001710b7012c0 .part L_000001710b6fa2e0, 17, 1;
L_000001710b701ae0 .part L_000001710b6fa2e0, 18, 1;
L_000001710b700960 .part L_000001710b6fa2e0, 19, 1;
L_000001710b702940 .part L_000001710b6fa2e0, 20, 1;
L_000001710b700500 .part L_000001710b6fa2e0, 21, 1;
L_000001710b7003c0 .part L_000001710b6fa2e0, 22, 1;
L_000001710b702800 .part L_000001710b6fa2e0, 23, 1;
L_000001710b700820 .part L_000001710b6fa2e0, 24, 1;
L_000001710b701d60 .part L_000001710b6fa2e0, 25, 1;
L_000001710b700460 .part L_000001710b6fa2e0, 26, 1;
L_000001710b7006e0 .part L_000001710b6fa2e0, 27, 1;
L_000001710b701720 .part L_000001710b6fa2e0, 28, 1;
L_000001710b700640 .part L_000001710b6fa2e0, 29, 1;
L_000001710b701cc0 .part L_000001710b6fa2e0, 30, 1;
L_000001710b700c80 .part L_000001710b6fa2e0, 31, 1;
S_000001710b53adc0 .scope module, "nor_map6" "nor_32bit" 3 89, 16 1 0, S_000001710aba4830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "or_in";
    .port_info 1 /OUTPUT 1 "nor_out";
L_000001710b7973a0 .functor OR 1, L_000001710b7008c0, L_000001710b7010e0, C4<0>, C4<0>;
L_000001710b795f80 .functor OR 1, L_000001710b7973a0, L_000001710b7024e0, C4<0>, C4<0>;
L_000001710b795b20 .functor OR 1, L_000001710b795f80, L_000001710b7019a0, C4<0>, C4<0>;
L_000001710b796ed0 .functor OR 1, L_000001710b795b20, L_000001710b702580, C4<0>, C4<0>;
L_000001710b7960d0 .functor OR 1, L_000001710b796ed0, L_000001710b700a00, C4<0>, C4<0>;
L_000001710b797020 .functor OR 1, L_000001710b7960d0, L_000001710b701680, C4<0>, C4<0>;
L_000001710b796450 .functor OR 1, L_000001710b797020, L_000001710b701900, C4<0>, C4<0>;
L_000001710b796530 .functor OR 1, L_000001710b796450, L_000001710b7021c0, C4<0>, C4<0>;
L_000001710b796220 .functor OR 1, L_000001710b796530, L_000001710b7017c0, C4<0>, C4<0>;
L_000001710b795880 .functor OR 1, L_000001710b796220, L_000001710b7014a0, C4<0>, C4<0>;
L_000001710b7965a0 .functor OR 1, L_000001710b795880, L_000001710b700e60, C4<0>, C4<0>;
L_000001710b795b90 .functor OR 1, L_000001710b7965a0, L_000001710b701860, C4<0>, C4<0>;
L_000001710b796610 .functor OR 1, L_000001710b795b90, L_000001710b701fe0, C4<0>, C4<0>;
L_000001710b7966f0 .functor OR 1, L_000001710b796610, L_000001710b702620, C4<0>, C4<0>;
L_000001710b796f40 .functor OR 1, L_000001710b7966f0, L_000001710b701b80, C4<0>, C4<0>;
L_000001710b796680 .functor OR 1, L_000001710b796f40, L_000001710b701a40, C4<0>, C4<0>;
L_000001710b796920 .functor OR 1, L_000001710b796680, L_000001710b700aa0, C4<0>, C4<0>;
L_000001710b796990 .functor OR 1, L_000001710b796920, L_000001710b701e00, C4<0>, C4<0>;
L_000001710b797090 .functor OR 1, L_000001710b796990, L_000001710b700f00, C4<0>, C4<0>;
L_000001710b797100 .functor OR 1, L_000001710b797090, L_000001710b700b40, C4<0>, C4<0>;
L_000001710b7987c0 .functor OR 1, L_000001710b797100, L_000001710b700320, C4<0>, C4<0>;
L_000001710b798f30 .functor OR 1, L_000001710b7987c0, L_000001710b700fa0, C4<0>, C4<0>;
L_000001710b797f70 .functor OR 1, L_000001710b798f30, L_000001710b701180, C4<0>, C4<0>;
L_000001710b798590 .functor OR 1, L_000001710b797f70, L_000001710b701ea0, C4<0>, C4<0>;
L_000001710b798e50 .functor OR 1, L_000001710b798590, L_000001710b701c20, C4<0>, C4<0>;
L_000001710b798fa0 .functor OR 1, L_000001710b798e50, L_000001710b701f40, C4<0>, C4<0>;
L_000001710b798ad0 .functor OR 1, L_000001710b798fa0, L_000001710b702080, C4<0>, C4<0>;
L_000001710b798ec0 .functor OR 1, L_000001710b798ad0, L_000001710b702120, C4<0>, C4<0>;
L_000001710b7980c0 .functor OR 1, L_000001710b798ec0, L_000001710b702300, C4<0>, C4<0>;
L_000001710b7975d0 .functor OR 1, L_000001710b7980c0, L_000001710b702440, C4<0>, C4<0>;
L_000001710b797b10 .functor OR 1, L_000001710b7975d0, L_000001710b7026c0, C4<0>, C4<0>;
L_000001710b798210 .functor NOT 1, L_000001710b797b10, C4<0>, C4<0>, C4<0>;
v000001710b5c0f10_0 .net *"_ivl_1", 0 0, L_000001710b7008c0;  1 drivers
v000001710b5c0dd0_0 .net *"_ivl_100", 0 0, L_000001710b798e50;  1 drivers
v000001710b5c2130_0 .net *"_ivl_103", 0 0, L_000001710b701f40;  1 drivers
v000001710b5c21d0_0 .net *"_ivl_104", 0 0, L_000001710b798fa0;  1 drivers
v000001710b5c2270_0 .net *"_ivl_107", 0 0, L_000001710b702080;  1 drivers
v000001710b5c23b0_0 .net *"_ivl_108", 0 0, L_000001710b798ad0;  1 drivers
v000001710b5c2450_0 .net *"_ivl_11", 0 0, L_000001710b7019a0;  1 drivers
v000001710b5c0b50_0 .net *"_ivl_111", 0 0, L_000001710b702120;  1 drivers
v000001710b5c24f0_0 .net *"_ivl_112", 0 0, L_000001710b798ec0;  1 drivers
v000001710b5c2590_0 .net *"_ivl_115", 0 0, L_000001710b702300;  1 drivers
v000001710b5c2810_0 .net *"_ivl_116", 0 0, L_000001710b7980c0;  1 drivers
v000001710b5c3030_0 .net *"_ivl_119", 0 0, L_000001710b702440;  1 drivers
v000001710b5c2630_0 .net *"_ivl_12", 0 0, L_000001710b795b20;  1 drivers
v000001710b5c28b0_0 .net *"_ivl_120", 0 0, L_000001710b7975d0;  1 drivers
v000001710b5c29f0_0 .net *"_ivl_123", 0 0, L_000001710b7026c0;  1 drivers
v000001710b5c2d10_0 .net *"_ivl_124", 0 0, L_000001710b797b10;  1 drivers
v000001710b5c08d0_0 .net *"_ivl_15", 0 0, L_000001710b702580;  1 drivers
v000001710b5c4570_0 .net *"_ivl_16", 0 0, L_000001710b796ed0;  1 drivers
v000001710b5c5510_0 .net *"_ivl_19", 0 0, L_000001710b700a00;  1 drivers
v000001710b5c5830_0 .net *"_ivl_20", 0 0, L_000001710b7960d0;  1 drivers
v000001710b5c5790_0 .net *"_ivl_23", 0 0, L_000001710b701680;  1 drivers
v000001710b5c4610_0 .net *"_ivl_24", 0 0, L_000001710b797020;  1 drivers
v000001710b5c32b0_0 .net *"_ivl_27", 0 0, L_000001710b701900;  1 drivers
v000001710b5c46b0_0 .net *"_ivl_28", 0 0, L_000001710b796450;  1 drivers
v000001710b5c55b0_0 .net *"_ivl_3", 0 0, L_000001710b7010e0;  1 drivers
v000001710b5c5150_0 .net *"_ivl_31", 0 0, L_000001710b7021c0;  1 drivers
v000001710b5c3990_0 .net *"_ivl_32", 0 0, L_000001710b796530;  1 drivers
v000001710b5c42f0_0 .net *"_ivl_35", 0 0, L_000001710b7017c0;  1 drivers
v000001710b5c3df0_0 .net *"_ivl_36", 0 0, L_000001710b796220;  1 drivers
v000001710b5c30d0_0 .net *"_ivl_39", 0 0, L_000001710b7014a0;  1 drivers
v000001710b5c56f0_0 .net *"_ivl_4", 0 0, L_000001710b7973a0;  1 drivers
v000001710b5c3490_0 .net *"_ivl_40", 0 0, L_000001710b795880;  1 drivers
v000001710b5c53d0_0 .net *"_ivl_43", 0 0, L_000001710b700e60;  1 drivers
v000001710b5c4390_0 .net *"_ivl_44", 0 0, L_000001710b7965a0;  1 drivers
v000001710b5c4a70_0 .net *"_ivl_47", 0 0, L_000001710b701860;  1 drivers
v000001710b5c3d50_0 .net *"_ivl_48", 0 0, L_000001710b795b90;  1 drivers
v000001710b5c3b70_0 .net *"_ivl_51", 0 0, L_000001710b701fe0;  1 drivers
v000001710b5c3170_0 .net *"_ivl_52", 0 0, L_000001710b796610;  1 drivers
v000001710b5c35d0_0 .net *"_ivl_55", 0 0, L_000001710b702620;  1 drivers
v000001710b5c3210_0 .net *"_ivl_56", 0 0, L_000001710b7966f0;  1 drivers
v000001710b5c3f30_0 .net *"_ivl_59", 0 0, L_000001710b701b80;  1 drivers
v000001710b5c3350_0 .net *"_ivl_60", 0 0, L_000001710b796f40;  1 drivers
v000001710b5c4070_0 .net *"_ivl_63", 0 0, L_000001710b701a40;  1 drivers
v000001710b5c3a30_0 .net *"_ivl_64", 0 0, L_000001710b796680;  1 drivers
v000001710b5c33f0_0 .net *"_ivl_67", 0 0, L_000001710b700aa0;  1 drivers
v000001710b5c3530_0 .net *"_ivl_68", 0 0, L_000001710b796920;  1 drivers
v000001710b5c5650_0 .net *"_ivl_7", 0 0, L_000001710b7024e0;  1 drivers
v000001710b5c5010_0 .net *"_ivl_71", 0 0, L_000001710b701e00;  1 drivers
v000001710b5c3670_0 .net *"_ivl_72", 0 0, L_000001710b796990;  1 drivers
v000001710b5c3e90_0 .net *"_ivl_75", 0 0, L_000001710b700f00;  1 drivers
v000001710b5c3710_0 .net *"_ivl_76", 0 0, L_000001710b797090;  1 drivers
v000001710b5c3cb0_0 .net *"_ivl_79", 0 0, L_000001710b700b40;  1 drivers
v000001710b5c4b10_0 .net *"_ivl_8", 0 0, L_000001710b795f80;  1 drivers
v000001710b5c4930_0 .net *"_ivl_80", 0 0, L_000001710b797100;  1 drivers
v000001710b5c37b0_0 .net *"_ivl_83", 0 0, L_000001710b700320;  1 drivers
v000001710b5c3850_0 .net *"_ivl_84", 0 0, L_000001710b7987c0;  1 drivers
v000001710b5c3c10_0 .net *"_ivl_87", 0 0, L_000001710b700fa0;  1 drivers
v000001710b5c38f0_0 .net *"_ivl_88", 0 0, L_000001710b798f30;  1 drivers
v000001710b5c3ad0_0 .net *"_ivl_91", 0 0, L_000001710b701180;  1 drivers
v000001710b5c4110_0 .net *"_ivl_92", 0 0, L_000001710b797f70;  1 drivers
v000001710b5c3fd0_0 .net *"_ivl_95", 0 0, L_000001710b701ea0;  1 drivers
v000001710b5c41b0_0 .net *"_ivl_96", 0 0, L_000001710b798590;  1 drivers
v000001710b5c4250_0 .net *"_ivl_99", 0 0, L_000001710b701c20;  1 drivers
v000001710b5c50b0_0 .net "nor_out", 0 0, L_000001710b798210;  alias, 1 drivers
v000001710b5c4bb0_0 .net "or_in", 31 0, L_000001710b6fea20;  alias, 1 drivers
L_000001710b7008c0 .part L_000001710b6fea20, 0, 1;
L_000001710b7010e0 .part L_000001710b6fea20, 1, 1;
L_000001710b7024e0 .part L_000001710b6fea20, 2, 1;
L_000001710b7019a0 .part L_000001710b6fea20, 3, 1;
L_000001710b702580 .part L_000001710b6fea20, 4, 1;
L_000001710b700a00 .part L_000001710b6fea20, 5, 1;
L_000001710b701680 .part L_000001710b6fea20, 6, 1;
L_000001710b701900 .part L_000001710b6fea20, 7, 1;
L_000001710b7021c0 .part L_000001710b6fea20, 8, 1;
L_000001710b7017c0 .part L_000001710b6fea20, 9, 1;
L_000001710b7014a0 .part L_000001710b6fea20, 10, 1;
L_000001710b700e60 .part L_000001710b6fea20, 11, 1;
L_000001710b701860 .part L_000001710b6fea20, 12, 1;
L_000001710b701fe0 .part L_000001710b6fea20, 13, 1;
L_000001710b702620 .part L_000001710b6fea20, 14, 1;
L_000001710b701b80 .part L_000001710b6fea20, 15, 1;
L_000001710b701a40 .part L_000001710b6fea20, 16, 1;
L_000001710b700aa0 .part L_000001710b6fea20, 17, 1;
L_000001710b701e00 .part L_000001710b6fea20, 18, 1;
L_000001710b700f00 .part L_000001710b6fea20, 19, 1;
L_000001710b700b40 .part L_000001710b6fea20, 20, 1;
L_000001710b700320 .part L_000001710b6fea20, 21, 1;
L_000001710b700fa0 .part L_000001710b6fea20, 22, 1;
L_000001710b701180 .part L_000001710b6fea20, 23, 1;
L_000001710b701ea0 .part L_000001710b6fea20, 24, 1;
L_000001710b701c20 .part L_000001710b6fea20, 25, 1;
L_000001710b701f40 .part L_000001710b6fea20, 26, 1;
L_000001710b702080 .part L_000001710b6fea20, 27, 1;
L_000001710b702120 .part L_000001710b6fea20, 28, 1;
L_000001710b702300 .part L_000001710b6fea20, 29, 1;
L_000001710b702440 .part L_000001710b6fea20, 30, 1;
L_000001710b7026c0 .part L_000001710b6fea20, 31, 1;
S_000001710b53d660 .scope module, "nor_umap0" "nor_32bit" 3 65, 16 1 0, S_000001710aba4830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "or_in";
    .port_info 1 /OUTPUT 1 "nor_out";
L_000001710b75b020 .functor OR 1, L_000001710b6eac00, L_000001710b6eb420, C4<0>, C4<0>;
L_000001710b759ff0 .functor OR 1, L_000001710b75b020, L_000001710b6eae80, C4<0>, C4<0>;
L_000001710b75a140 .functor OR 1, L_000001710b759ff0, L_000001710b6e9bc0, C4<0>, C4<0>;
L_000001710b75a0d0 .functor OR 1, L_000001710b75a140, L_000001710b6ebba0, C4<0>, C4<0>;
L_000001710b7599d0 .functor OR 1, L_000001710b75a0d0, L_000001710b6ea5c0, C4<0>, C4<0>;
L_000001710b75a220 .functor OR 1, L_000001710b7599d0, L_000001710b6ec140, C4<0>, C4<0>;
L_000001710b75a5a0 .functor OR 1, L_000001710b75a220, L_000001710b6e9e40, C4<0>, C4<0>;
L_000001710b75b090 .functor OR 1, L_000001710b75a5a0, L_000001710b6e9ee0, C4<0>, C4<0>;
L_000001710b75b100 .functor OR 1, L_000001710b75b090, L_000001710b6ec1e0, C4<0>, C4<0>;
L_000001710b75a610 .functor OR 1, L_000001710b75b100, L_000001710b6ea480, C4<0>, C4<0>;
L_000001710b759a40 .functor OR 1, L_000001710b75a610, L_000001710b6e9f80, C4<0>, C4<0>;
L_000001710b759d50 .functor OR 1, L_000001710b759a40, L_000001710b6eb560, C4<0>, C4<0>;
L_000001710b75a760 .functor OR 1, L_000001710b759d50, L_000001710b6ea160, C4<0>, C4<0>;
L_000001710b75aa70 .functor OR 1, L_000001710b75a760, L_000001710b6ea020, C4<0>, C4<0>;
L_000001710b75ad80 .functor OR 1, L_000001710b75aa70, L_000001710b6e9b20, C4<0>, C4<0>;
L_000001710b75adf0 .functor OR 1, L_000001710b75ad80, L_000001710b6ea340, C4<0>, C4<0>;
L_000001710b75a680 .functor OR 1, L_000001710b75adf0, L_000001710b6ea200, C4<0>, C4<0>;
L_000001710b75a6f0 .functor OR 1, L_000001710b75a680, L_000001710b6ebc40, C4<0>, C4<0>;
L_000001710b759c00 .functor OR 1, L_000001710b75a6f0, L_000001710b6eb100, C4<0>, C4<0>;
L_000001710b75a7d0 .functor OR 1, L_000001710b759c00, L_000001710b6e9c60, C4<0>, C4<0>;
L_000001710b75a8b0 .functor OR 1, L_000001710b75a7d0, L_000001710b6eaac0, C4<0>, C4<0>;
L_000001710b759c70 .functor OR 1, L_000001710b75a8b0, L_000001710b6e9d00, C4<0>, C4<0>;
L_000001710b75a920 .functor OR 1, L_000001710b759c70, L_000001710b6eb1a0, C4<0>, C4<0>;
L_000001710b75abc0 .functor OR 1, L_000001710b75a920, L_000001710b6eb600, C4<0>, C4<0>;
L_000001710b75ac30 .functor OR 1, L_000001710b75abc0, L_000001710b6eb240, C4<0>, C4<0>;
L_000001710b75b170 .functor OR 1, L_000001710b75ac30, L_000001710b6ea660, C4<0>, C4<0>;
L_000001710b75b1e0 .functor OR 1, L_000001710b75b170, L_000001710b6ebd80, C4<0>, C4<0>;
L_000001710b75b250 .functor OR 1, L_000001710b75b1e0, L_000001710b6ea3e0, C4<0>, C4<0>;
L_000001710b75bb10 .functor OR 1, L_000001710b75b250, L_000001710b6ea520, C4<0>, C4<0>;
L_000001710b75b790 .functor OR 1, L_000001710b75bb10, L_000001710b6ea700, C4<0>, C4<0>;
L_000001710b75b800 .functor OR 1, L_000001710b75b790, L_000001710b6eaca0, C4<0>, C4<0>;
L_000001710b75bb80 .functor NOT 1, L_000001710b75b800, C4<0>, C4<0>, C4<0>;
v000001710b5c47f0_0 .net *"_ivl_1", 0 0, L_000001710b6eac00;  1 drivers
v000001710b5c4430_0 .net *"_ivl_100", 0 0, L_000001710b75ac30;  1 drivers
v000001710b5c44d0_0 .net *"_ivl_103", 0 0, L_000001710b6ea660;  1 drivers
v000001710b5c4750_0 .net *"_ivl_104", 0 0, L_000001710b75b170;  1 drivers
v000001710b5c4c50_0 .net *"_ivl_107", 0 0, L_000001710b6ebd80;  1 drivers
v000001710b5c4890_0 .net *"_ivl_108", 0 0, L_000001710b75b1e0;  1 drivers
v000001710b5c49d0_0 .net *"_ivl_11", 0 0, L_000001710b6e9bc0;  1 drivers
v000001710b5c4cf0_0 .net *"_ivl_111", 0 0, L_000001710b6ea3e0;  1 drivers
v000001710b5c4d90_0 .net *"_ivl_112", 0 0, L_000001710b75b250;  1 drivers
v000001710b5c4e30_0 .net *"_ivl_115", 0 0, L_000001710b6ea520;  1 drivers
v000001710b5c4ed0_0 .net *"_ivl_116", 0 0, L_000001710b75bb10;  1 drivers
v000001710b5c5290_0 .net *"_ivl_119", 0 0, L_000001710b6ea700;  1 drivers
v000001710b5c4f70_0 .net *"_ivl_12", 0 0, L_000001710b75a140;  1 drivers
v000001710b5c51f0_0 .net *"_ivl_120", 0 0, L_000001710b75b790;  1 drivers
v000001710b5c5330_0 .net *"_ivl_123", 0 0, L_000001710b6eaca0;  1 drivers
v000001710b5c5470_0 .net *"_ivl_124", 0 0, L_000001710b75b800;  1 drivers
v000001710b5c7770_0 .net *"_ivl_15", 0 0, L_000001710b6ebba0;  1 drivers
v000001710b5c6a50_0 .net *"_ivl_16", 0 0, L_000001710b75a0d0;  1 drivers
v000001710b5c6af0_0 .net *"_ivl_19", 0 0, L_000001710b6ea5c0;  1 drivers
v000001710b5c6690_0 .net *"_ivl_20", 0 0, L_000001710b7599d0;  1 drivers
v000001710b5c7a90_0 .net *"_ivl_23", 0 0, L_000001710b6ec140;  1 drivers
v000001710b5c5e70_0 .net *"_ivl_24", 0 0, L_000001710b75a220;  1 drivers
v000001710b5c6050_0 .net *"_ivl_27", 0 0, L_000001710b6e9e40;  1 drivers
v000001710b5c6230_0 .net *"_ivl_28", 0 0, L_000001710b75a5a0;  1 drivers
v000001710b5c7310_0 .net *"_ivl_3", 0 0, L_000001710b6eb420;  1 drivers
v000001710b5c6910_0 .net *"_ivl_31", 0 0, L_000001710b6e9ee0;  1 drivers
v000001710b5c67d0_0 .net *"_ivl_32", 0 0, L_000001710b75b090;  1 drivers
v000001710b5c6ff0_0 .net *"_ivl_35", 0 0, L_000001710b6ec1e0;  1 drivers
v000001710b5c5970_0 .net *"_ivl_36", 0 0, L_000001710b75b100;  1 drivers
v000001710b5c73b0_0 .net *"_ivl_39", 0 0, L_000001710b6ea480;  1 drivers
v000001710b5c5a10_0 .net *"_ivl_4", 0 0, L_000001710b75b020;  1 drivers
v000001710b5c7810_0 .net *"_ivl_40", 0 0, L_000001710b75a610;  1 drivers
v000001710b5c5d30_0 .net *"_ivl_43", 0 0, L_000001710b6e9f80;  1 drivers
v000001710b5c60f0_0 .net *"_ivl_44", 0 0, L_000001710b759a40;  1 drivers
v000001710b5c5dd0_0 .net *"_ivl_47", 0 0, L_000001710b6eb560;  1 drivers
v000001710b5c5fb0_0 .net *"_ivl_48", 0 0, L_000001710b759d50;  1 drivers
v000001710b5c6190_0 .net *"_ivl_51", 0 0, L_000001710b6ea160;  1 drivers
v000001710b5c7450_0 .net *"_ivl_52", 0 0, L_000001710b75a760;  1 drivers
v000001710b5c7db0_0 .net *"_ivl_55", 0 0, L_000001710b6ea020;  1 drivers
v000001710b5c7590_0 .net *"_ivl_56", 0 0, L_000001710b75aa70;  1 drivers
v000001710b5c7b30_0 .net *"_ivl_59", 0 0, L_000001710b6e9b20;  1 drivers
v000001710b5c5f10_0 .net *"_ivl_60", 0 0, L_000001710b75ad80;  1 drivers
v000001710b5c62d0_0 .net *"_ivl_63", 0 0, L_000001710b6ea340;  1 drivers
v000001710b5c7130_0 .net *"_ivl_64", 0 0, L_000001710b75adf0;  1 drivers
v000001710b5c7090_0 .net *"_ivl_67", 0 0, L_000001710b6ea200;  1 drivers
v000001710b5c74f0_0 .net *"_ivl_68", 0 0, L_000001710b75a680;  1 drivers
v000001710b5c6370_0 .net *"_ivl_7", 0 0, L_000001710b6eae80;  1 drivers
v000001710b5c7630_0 .net *"_ivl_71", 0 0, L_000001710b6ebc40;  1 drivers
v000001710b5c76d0_0 .net *"_ivl_72", 0 0, L_000001710b75a6f0;  1 drivers
v000001710b5c5bf0_0 .net *"_ivl_75", 0 0, L_000001710b6eb100;  1 drivers
v000001710b5c8030_0 .net *"_ivl_76", 0 0, L_000001710b759c00;  1 drivers
v000001710b5c7d10_0 .net *"_ivl_79", 0 0, L_000001710b6e9c60;  1 drivers
v000001710b5c71d0_0 .net *"_ivl_8", 0 0, L_000001710b759ff0;  1 drivers
v000001710b5c6410_0 .net *"_ivl_80", 0 0, L_000001710b75a7d0;  1 drivers
v000001710b5c64b0_0 .net *"_ivl_83", 0 0, L_000001710b6eaac0;  1 drivers
v000001710b5c6550_0 .net *"_ivl_84", 0 0, L_000001710b75a8b0;  1 drivers
v000001710b5c6d70_0 .net *"_ivl_87", 0 0, L_000001710b6e9d00;  1 drivers
v000001710b5c65f0_0 .net *"_ivl_88", 0 0, L_000001710b759c70;  1 drivers
v000001710b5c5ab0_0 .net *"_ivl_91", 0 0, L_000001710b6eb1a0;  1 drivers
v000001710b5c7e50_0 .net *"_ivl_92", 0 0, L_000001710b75a920;  1 drivers
v000001710b5c7f90_0 .net *"_ivl_95", 0 0, L_000001710b6eb600;  1 drivers
v000001710b5c7270_0 .net *"_ivl_96", 0 0, L_000001710b75abc0;  1 drivers
v000001710b5c78b0_0 .net *"_ivl_99", 0 0, L_000001710b6eb240;  1 drivers
v000001710b5c6730_0 .net "nor_out", 0 0, L_000001710b75bb80;  alias, 1 drivers
v000001710b5c7ef0_0 .net "or_in", 31 0, L_000001710b6eade0;  alias, 1 drivers
L_000001710b6eac00 .part L_000001710b6eade0, 0, 1;
L_000001710b6eb420 .part L_000001710b6eade0, 1, 1;
L_000001710b6eae80 .part L_000001710b6eade0, 2, 1;
L_000001710b6e9bc0 .part L_000001710b6eade0, 3, 1;
L_000001710b6ebba0 .part L_000001710b6eade0, 4, 1;
L_000001710b6ea5c0 .part L_000001710b6eade0, 5, 1;
L_000001710b6ec140 .part L_000001710b6eade0, 6, 1;
L_000001710b6e9e40 .part L_000001710b6eade0, 7, 1;
L_000001710b6e9ee0 .part L_000001710b6eade0, 8, 1;
L_000001710b6ec1e0 .part L_000001710b6eade0, 9, 1;
L_000001710b6ea480 .part L_000001710b6eade0, 10, 1;
L_000001710b6e9f80 .part L_000001710b6eade0, 11, 1;
L_000001710b6eb560 .part L_000001710b6eade0, 12, 1;
L_000001710b6ea160 .part L_000001710b6eade0, 13, 1;
L_000001710b6ea020 .part L_000001710b6eade0, 14, 1;
L_000001710b6e9b20 .part L_000001710b6eade0, 15, 1;
L_000001710b6ea340 .part L_000001710b6eade0, 16, 1;
L_000001710b6ea200 .part L_000001710b6eade0, 17, 1;
L_000001710b6ebc40 .part L_000001710b6eade0, 18, 1;
L_000001710b6eb100 .part L_000001710b6eade0, 19, 1;
L_000001710b6e9c60 .part L_000001710b6eade0, 20, 1;
L_000001710b6eaac0 .part L_000001710b6eade0, 21, 1;
L_000001710b6e9d00 .part L_000001710b6eade0, 22, 1;
L_000001710b6eb1a0 .part L_000001710b6eade0, 23, 1;
L_000001710b6eb600 .part L_000001710b6eade0, 24, 1;
L_000001710b6eb240 .part L_000001710b6eade0, 25, 1;
L_000001710b6ea660 .part L_000001710b6eade0, 26, 1;
L_000001710b6ebd80 .part L_000001710b6eade0, 27, 1;
L_000001710b6ea3e0 .part L_000001710b6eade0, 28, 1;
L_000001710b6ea520 .part L_000001710b6eade0, 29, 1;
L_000001710b6ea700 .part L_000001710b6eade0, 30, 1;
L_000001710b6eaca0 .part L_000001710b6eade0, 31, 1;
S_000001710b53cb70 .scope module, "or0" "or_gate_32" 3 75, 17 1 0, S_000001710aba4830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x";
    .port_info 1 /INPUT 32 "y";
    .port_info 2 /OUTPUT 32 "z";
L_000001710b7732b0 .functor OR 32, o000001710b3d8978, v000001710b62f5b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001710b5c58d0_0 .net "x", 31 0, o000001710b3d8978;  alias, 0 drivers
v000001710b5c5b50_0 .net "y", 31 0, v000001710b62f5b0_0;  alias, 1 drivers
v000001710b5c5c90_0 .net "z", 31 0, L_000001710b7732b0;  alias, 1 drivers
S_000001710b53c530 .scope module, "sll_map" "sll_32bit" 3 83, 18 1 0, S_000001710aba4830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x";
    .port_info 1 /INPUT 32 "shift";
    .port_info 2 /OUTPUT 32 "z";
L_000001710b7951f0 .functor BUFZ 32, o000001710b3d8978, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001710b5c7bd0_0 .net "shift", 31 0, L_000001710b6e0020;  alias, 1 drivers
v000001710b5c6870_0 .net "test", 0 31, L_000001710b7951f0;  1 drivers
v000001710b5c69b0_0 .net "x", 31 0, o000001710b3d8978;  alias, 0 drivers
L_000001710b689eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001710b5c6b90_0 .net "xin", 31 0, L_000001710b689eb0;  1 drivers
v000001710b5c6c30_0 .net "z", 31 0, L_000001710b6ff420;  alias, 1 drivers
L_000001710b6ff420 .shift/l 32, o000001710b3d8978, L_000001710b6e0020;
S_000001710b53cd00 .scope module, "slt_map" "SLT" 3 79, 19 1 0, S_000001710aba4830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "ovf";
    .port_info 3 /OUTPUT 32 "R";
L_000001710b78f3e0 .functor BUFZ 1, L_000001710b78f300, C4<0>, C4<0>, C4<0>;
v000001710b60ac10_0 .net "A", 31 0, o000001710b3d8978;  alias, 0 drivers
v000001710b60c470_0 .net "B", 31 0, v000001710b62f5b0_0;  alias, 1 drivers
v000001710b60b570_0 .net "R", 31 0, L_000001710b6fa2e0;  alias, 1 drivers
v000001710b60b1b0_0 .net *"_ivl_12", 0 0, L_000001710b78f3e0;  1 drivers
v000001710b60c0b0_0 .net *"_ivl_5", 30 0, L_000001710b6f4200;  1 drivers
v000001710b60cfb0_0 .net "ovf", 0 0, L_000001710b78f370;  alias, 1 drivers
v000001710b60ad50_0 .net "sub_borrow", 0 0, L_000001710b78f300;  1 drivers
v000001710b60b6b0_0 .net "sub_z", 31 0, L_000001710b6f8d00;  1 drivers
L_000001710b688a70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001710b60ab70_0 .net "temp", 31 0, L_000001710b688a70;  1 drivers
L_000001710b6f4200 .part L_000001710b688a70, 0, 31;
L_000001710b6fa2e0 .concat8 [ 1 31 0 0], L_000001710b78f3e0, L_000001710b6f4200;
S_000001710b53a5f0 .scope module, "SUB" "SUB_32bit" 19 16, 10 4 0, S_000001710b53cd00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x";
    .port_info 1 /INPUT 32 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "z";
    .port_info 4 /OUTPUT 1 "borrow";
    .port_info 5 /OUTPUT 1 "ovf";
v000001710b60af30_0 .net "borrow", 0 0, L_000001710b78f300;  alias, 1 drivers
L_000001710b689448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001710b60d230_0 .net "cin", 0 0, L_000001710b689448;  1 drivers
v000001710b60b070_0 .net "noty", 31 0, L_000001710b6faba0;  1 drivers
v000001710b60c010_0 .net "ovf", 0 0, L_000001710b78f370;  alias, 1 drivers
v000001710b60b610_0 .net "t", 31 0, L_000001710b6fab00;  1 drivers
v000001710b60b7f0_0 .net "x", 31 0, o000001710b3d8978;  alias, 0 drivers
v000001710b60c970_0 .net "y", 31 0, v000001710b62f5b0_0;  alias, 1 drivers
v000001710b60b430_0 .net "z", 31 0, L_000001710b6f8d00;  alias, 1 drivers
L_000001710b6f4de0 .part v000001710b62f5b0_0, 1, 1;
L_000001710b6f3b20 .part o000001710b3d8978, 1, 1;
L_000001710b6f4e80 .part L_000001710b6faba0, 1, 1;
L_000001710b6f5ce0 .part L_000001710b6fab00, 0, 1;
L_000001710b6f4b60 .part v000001710b62f5b0_0, 2, 1;
L_000001710b6f4c00 .part o000001710b3d8978, 2, 1;
L_000001710b6f3e40 .part L_000001710b6faba0, 2, 1;
L_000001710b6f6140 .part L_000001710b6fab00, 1, 1;
L_000001710b6f3bc0 .part v000001710b62f5b0_0, 3, 1;
L_000001710b6f3ee0 .part o000001710b3d8978, 3, 1;
L_000001710b6f5380 .part L_000001710b6faba0, 3, 1;
L_000001710b6f47a0 .part L_000001710b6fab00, 2, 1;
L_000001710b6f3c60 .part v000001710b62f5b0_0, 4, 1;
L_000001710b6f4020 .part o000001710b3d8978, 4, 1;
L_000001710b6f5d80 .part L_000001710b6faba0, 4, 1;
L_000001710b6f4d40 .part L_000001710b6fab00, 3, 1;
L_000001710b6f5a60 .part v000001710b62f5b0_0, 5, 1;
L_000001710b6f4f20 .part o000001710b3d8978, 5, 1;
L_000001710b6f5ba0 .part L_000001710b6faba0, 5, 1;
L_000001710b6f4660 .part L_000001710b6fab00, 4, 1;
L_000001710b6f60a0 .part v000001710b62f5b0_0, 6, 1;
L_000001710b6f4840 .part o000001710b3d8978, 6, 1;
L_000001710b6f61e0 .part L_000001710b6faba0, 6, 1;
L_000001710b6f40c0 .part L_000001710b6fab00, 5, 1;
L_000001710b6f48e0 .part v000001710b62f5b0_0, 7, 1;
L_000001710b6f4160 .part o000001710b3d8978, 7, 1;
L_000001710b6f4980 .part L_000001710b6faba0, 7, 1;
L_000001710b6f4fc0 .part L_000001710b6fab00, 6, 1;
L_000001710b6f5e20 .part v000001710b62f5b0_0, 8, 1;
L_000001710b6f4480 .part o000001710b3d8978, 8, 1;
L_000001710b6f42a0 .part L_000001710b6faba0, 8, 1;
L_000001710b6f5060 .part L_000001710b6fab00, 7, 1;
L_000001710b6f5100 .part v000001710b62f5b0_0, 9, 1;
L_000001710b6f51a0 .part o000001710b3d8978, 9, 1;
L_000001710b6f5560 .part L_000001710b6faba0, 9, 1;
L_000001710b6f5240 .part L_000001710b6fab00, 8, 1;
L_000001710b6f6000 .part v000001710b62f5b0_0, 10, 1;
L_000001710b6f5600 .part o000001710b3d8978, 10, 1;
L_000001710b6f4340 .part L_000001710b6faba0, 10, 1;
L_000001710b6f5420 .part L_000001710b6fab00, 9, 1;
L_000001710b6f54c0 .part v000001710b62f5b0_0, 11, 1;
L_000001710b6f56a0 .part o000001710b3d8978, 11, 1;
L_000001710b6f5740 .part L_000001710b6faba0, 11, 1;
L_000001710b6f57e0 .part L_000001710b6fab00, 10, 1;
L_000001710b6f5880 .part v000001710b62f5b0_0, 12, 1;
L_000001710b6f5b00 .part o000001710b3d8978, 12, 1;
L_000001710b6f59c0 .part L_000001710b6faba0, 12, 1;
L_000001710b6f5f60 .part L_000001710b6fab00, 11, 1;
L_000001710b6f5c40 .part v000001710b62f5b0_0, 13, 1;
L_000001710b6f5ec0 .part o000001710b3d8978, 13, 1;
L_000001710b6f8940 .part L_000001710b6faba0, 13, 1;
L_000001710b6f89e0 .part L_000001710b6fab00, 12, 1;
L_000001710b6f6640 .part v000001710b62f5b0_0, 14, 1;
L_000001710b6f86c0 .part o000001710b3d8978, 14, 1;
L_000001710b6f63c0 .part L_000001710b6faba0, 14, 1;
L_000001710b6f72c0 .part L_000001710b6fab00, 13, 1;
L_000001710b6f7f40 .part v000001710b62f5b0_0, 15, 1;
L_000001710b6f7360 .part o000001710b3d8978, 15, 1;
L_000001710b6f6f00 .part L_000001710b6faba0, 15, 1;
L_000001710b6f6aa0 .part L_000001710b6fab00, 14, 1;
L_000001710b6f68c0 .part v000001710b62f5b0_0, 16, 1;
L_000001710b6f6b40 .part o000001710b3d8978, 16, 1;
L_000001710b6f7540 .part L_000001710b6faba0, 16, 1;
L_000001710b6f6e60 .part L_000001710b6fab00, 15, 1;
L_000001710b6f6be0 .part v000001710b62f5b0_0, 17, 1;
L_000001710b6f6c80 .part o000001710b3d8978, 17, 1;
L_000001710b6f75e0 .part L_000001710b6faba0, 17, 1;
L_000001710b6f8260 .part L_000001710b6fab00, 16, 1;
L_000001710b6f7c20 .part v000001710b62f5b0_0, 18, 1;
L_000001710b6f6960 .part o000001710b3d8978, 18, 1;
L_000001710b6f83a0 .part L_000001710b6faba0, 18, 1;
L_000001710b6f6460 .part L_000001710b6fab00, 17, 1;
L_000001710b6f8a80 .part v000001710b62f5b0_0, 19, 1;
L_000001710b6f6780 .part o000001710b3d8978, 19, 1;
L_000001710b6f66e0 .part L_000001710b6faba0, 19, 1;
L_000001710b6f65a0 .part L_000001710b6fab00, 18, 1;
L_000001710b6f7400 .part v000001710b62f5b0_0, 20, 1;
L_000001710b6f7900 .part o000001710b3d8978, 20, 1;
L_000001710b6f7220 .part L_000001710b6faba0, 20, 1;
L_000001710b6f6320 .part L_000001710b6fab00, 19, 1;
L_000001710b6f7180 .part v000001710b62f5b0_0, 21, 1;
L_000001710b6f8580 .part o000001710b3d8978, 21, 1;
L_000001710b6f6a00 .part L_000001710b6faba0, 21, 1;
L_000001710b6f6820 .part L_000001710b6fab00, 20, 1;
L_000001710b6f6500 .part v000001710b62f5b0_0, 22, 1;
L_000001710b6f6d20 .part o000001710b3d8978, 22, 1;
L_000001710b6f7680 .part L_000001710b6faba0, 22, 1;
L_000001710b6f79a0 .part L_000001710b6fab00, 21, 1;
L_000001710b6f6dc0 .part v000001710b62f5b0_0, 23, 1;
L_000001710b6f6fa0 .part o000001710b3d8978, 23, 1;
L_000001710b6f7a40 .part L_000001710b6faba0, 23, 1;
L_000001710b6f7040 .part L_000001710b6fab00, 22, 1;
L_000001710b6f81c0 .part v000001710b62f5b0_0, 24, 1;
L_000001710b6f70e0 .part o000001710b3d8978, 24, 1;
L_000001710b6f74a0 .part L_000001710b6faba0, 24, 1;
L_000001710b6f7fe0 .part L_000001710b6fab00, 23, 1;
L_000001710b6f7720 .part v000001710b62f5b0_0, 25, 1;
L_000001710b6f77c0 .part o000001710b3d8978, 25, 1;
L_000001710b6f7860 .part L_000001710b6faba0, 25, 1;
L_000001710b6f7b80 .part L_000001710b6fab00, 24, 1;
L_000001710b6f7ae0 .part v000001710b62f5b0_0, 26, 1;
L_000001710b6f7cc0 .part o000001710b3d8978, 26, 1;
L_000001710b6f8760 .part L_000001710b6faba0, 26, 1;
L_000001710b6f7d60 .part L_000001710b6fab00, 25, 1;
L_000001710b6f84e0 .part v000001710b62f5b0_0, 27, 1;
L_000001710b6f7e00 .part o000001710b3d8978, 27, 1;
L_000001710b6f7ea0 .part L_000001710b6faba0, 27, 1;
L_000001710b6f8080 .part L_000001710b6fab00, 26, 1;
L_000001710b6f8120 .part v000001710b62f5b0_0, 28, 1;
L_000001710b6f8300 .part o000001710b3d8978, 28, 1;
L_000001710b6f8440 .part L_000001710b6faba0, 28, 1;
L_000001710b6f8620 .part L_000001710b6fab00, 27, 1;
L_000001710b6f8800 .part v000001710b62f5b0_0, 29, 1;
L_000001710b6f88a0 .part o000001710b3d8978, 29, 1;
L_000001710b6f9f20 .part L_000001710b6faba0, 29, 1;
L_000001710b6f8b20 .part L_000001710b6fab00, 28, 1;
L_000001710b6f8bc0 .part v000001710b62f5b0_0, 30, 1;
L_000001710b6f9ac0 .part o000001710b3d8978, 30, 1;
L_000001710b6fb1e0 .part L_000001710b6faba0, 30, 1;
L_000001710b6fa6a0 .part L_000001710b6fab00, 29, 1;
L_000001710b6f9b60 .part v000001710b62f5b0_0, 31, 1;
L_000001710b6fa600 .part o000001710b3d8978, 31, 1;
L_000001710b6f95c0 .part L_000001710b6faba0, 31, 1;
L_000001710b6f9d40 .part L_000001710b6fab00, 30, 1;
L_000001710b6f8c60 .part v000001710b62f5b0_0, 0, 1;
LS_000001710b6faba0_0_0 .concat8 [ 1 1 1 1], L_000001710b78e960, L_000001710b771f70, L_000001710b771870, L_000001710b773080;
LS_000001710b6faba0_0_4 .concat8 [ 1 1 1 1], L_000001710b772a60, L_000001710b772ad0, L_000001710b78c820, L_000001710b78b240;
LS_000001710b6faba0_0_8 .concat8 [ 1 1 1 1], L_000001710b78bd30, L_000001710b78c0b0, L_000001710b78b630, L_000001710b78c4a0;
LS_000001710b6faba0_0_12 .concat8 [ 1 1 1 1], L_000001710b78c190, L_000001710b78cac0, L_000001710b78b7f0, L_000001710b78bda0;
LS_000001710b6faba0_0_16 .concat8 [ 1 1 1 1], L_000001710b78c270, L_000001710b78d5b0, L_000001710b78de00, L_000001710b78e6c0;
LS_000001710b6faba0_0_20 .concat8 [ 1 1 1 1], L_000001710b78d310, L_000001710b78d700, L_000001710b78ccf0, L_000001710b78da80;
LS_000001710b6faba0_0_24 .concat8 [ 1 1 1 1], L_000001710b78e730, L_000001710b78dd90, L_000001710b78dfc0, L_000001710b78e490;
LS_000001710b6faba0_0_28 .concat8 [ 1 1 1 1], L_000001710b78eff0, L_000001710b78fb50, L_000001710b78fc30, L_000001710b78e880;
LS_000001710b6faba0_1_0 .concat8 [ 4 4 4 4], LS_000001710b6faba0_0_0, LS_000001710b6faba0_0_4, LS_000001710b6faba0_0_8, LS_000001710b6faba0_0_12;
LS_000001710b6faba0_1_4 .concat8 [ 4 4 4 4], LS_000001710b6faba0_0_16, LS_000001710b6faba0_0_20, LS_000001710b6faba0_0_24, LS_000001710b6faba0_0_28;
L_000001710b6faba0 .concat8 [ 16 16 0 0], LS_000001710b6faba0_1_0, LS_000001710b6faba0_1_4;
L_000001710b6f9fc0 .part o000001710b3d8978, 0, 1;
L_000001710b6f9700 .part L_000001710b6faba0, 0, 1;
LS_000001710b6f8d00_0_0 .concat8 [ 1 1 1 1], L_000001710b78f140, L_000001710b7720c0, L_000001710b772280, L_000001710b772440;
LS_000001710b6f8d00_0_4 .concat8 [ 1 1 1 1], L_000001710b7726e0, L_000001710b772d00, L_000001710b78c2e0, L_000001710b78c3c0;
LS_000001710b6f8d00_0_8 .concat8 [ 1 1 1 1], L_000001710b78bb70, L_000001710b78bc50, L_000001710b78c890, L_000001710b78bcc0;
LS_000001710b6f8d00_0_12 .concat8 [ 1 1 1 1], L_000001710b78b550, L_000001710b78b780, L_000001710b78c9e0, L_000001710b78be80;
LS_000001710b6f8d00_0_16 .concat8 [ 1 1 1 1], L_000001710b78c6d0, L_000001710b78d620, L_000001710b78ceb0, L_000001710b78cdd0;
LS_000001710b6f8d00_0_20 .concat8 [ 1 1 1 1], L_000001710b78d070, L_000001710b78dbd0, L_000001710b78d540, L_000001710b78daf0;
LS_000001710b6f8d00_0_24 .concat8 [ 1 1 1 1], L_000001710b78d230, L_000001710b78de70, L_000001710b78e110, L_000001710b790330;
LS_000001710b6f8d00_0_28 .concat8 [ 1 1 1 1], L_000001710b78f0d0, L_000001710b7903a0, L_000001710b78f220, L_000001710b78fa70;
LS_000001710b6f8d00_1_0 .concat8 [ 4 4 4 4], LS_000001710b6f8d00_0_0, LS_000001710b6f8d00_0_4, LS_000001710b6f8d00_0_8, LS_000001710b6f8d00_0_12;
LS_000001710b6f8d00_1_4 .concat8 [ 4 4 4 4], LS_000001710b6f8d00_0_16, LS_000001710b6f8d00_0_20, LS_000001710b6f8d00_0_24, LS_000001710b6f8d00_0_28;
L_000001710b6f8d00 .concat8 [ 16 16 0 0], LS_000001710b6f8d00_1_0, LS_000001710b6f8d00_1_4;
LS_000001710b6fab00_0_0 .concat8 [ 1 1 1 1], L_000001710b78ea40, L_000001710b7727c0, L_000001710b772360, L_000001710b772670;
LS_000001710b6fab00_0_4 .concat8 [ 1 1 1 1], L_000001710b772c20, L_000001710b772ec0, L_000001710b78b470, L_000001710b78b010;
LS_000001710b6fab00_0_8 .concat8 [ 1 1 1 1], L_000001710b78bbe0, L_000001710b78b160, L_000001710b78c430, L_000001710b78c7b0;
LS_000001710b6fab00_0_12 .concat8 [ 1 1 1 1], L_000001710b78b6a0, L_000001710b78bf60, L_000001710b78c900, L_000001710b78c200;
LS_000001710b6fab00_0_16 .concat8 [ 1 1 1 1], L_000001710b78cf90, L_000001710b78ce40, L_000001710b78d380, L_000001710b78d000;
LS_000001710b6fab00_0_20 .concat8 [ 1 1 1 1], L_000001710b78e3b0, L_000001710b78d0e0, L_000001710b78d4d0, L_000001710b78dc40;
LS_000001710b6fab00_0_24 .concat8 [ 1 1 1 1], L_000001710b78d2a0, L_000001710b78cd60, L_000001710b78e420, L_000001710b78e810;
LS_000001710b6fab00_0_28 .concat8 [ 1 1 1 1], L_000001710b78eea0, L_000001710b790170, L_000001710b78f290, L_000001710b78eab0;
LS_000001710b6fab00_1_0 .concat8 [ 4 4 4 4], LS_000001710b6fab00_0_0, LS_000001710b6fab00_0_4, LS_000001710b6fab00_0_8, LS_000001710b6fab00_0_12;
LS_000001710b6fab00_1_4 .concat8 [ 4 4 4 4], LS_000001710b6fab00_0_16, LS_000001710b6fab00_0_20, LS_000001710b6fab00_0_24, LS_000001710b6fab00_0_28;
L_000001710b6fab00 .concat8 [ 16 16 0 0], LS_000001710b6fab00_1_0, LS_000001710b6fab00_1_4;
L_000001710b6f9a20 .part L_000001710b6fab00, 31, 1;
L_000001710b6f9520 .part L_000001710b6fab00, 31, 1;
L_000001710b6f9980 .part L_000001710b6fab00, 30, 1;
S_000001710b53f0f0 .scope generate, "genblk1[1]" "genblk1[1]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35b060 .param/l "i" 0 10 21, +C4<01>;
S_000001710b539650 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b53f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5c8710_0 .net "and0", 0 0, L_000001710b772600;  1 drivers
v000001710b5c8fd0_0 .net "and1", 0 0, L_000001710b773010;  1 drivers
v000001710b5c9070_0 .net "c", 0 0, L_000001710b6f5ce0;  1 drivers
v000001710b5c91b0_0 .net "cout", 0 0, L_000001710b7727c0;  1 drivers
v000001710b5c9b10_0 .net "x", 0 0, L_000001710b6f3b20;  1 drivers
v000001710b5ca790_0 .net "xor0", 0 0, L_000001710b771aa0;  1 drivers
v000001710b5ca010_0 .net "y", 0 0, L_000001710b6f4e80;  1 drivers
v000001710b5c94d0_0 .net "z", 0 0, L_000001710b7720c0;  1 drivers
S_000001710b5397e0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b539650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b772600 .functor AND 1, L_000001710b6f3b20, L_000001710b6f4e80, C4<1>, C4<1>;
v000001710b5c6cd0_0 .net "x", 0 0, L_000001710b6f3b20;  alias, 1 drivers
v000001710b5c7950_0 .net "y", 0 0, L_000001710b6f4e80;  alias, 1 drivers
v000001710b5c6e10_0 .net "z", 0 0, L_000001710b772600;  alias, 1 drivers
S_000001710b53d340 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b539650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b773010 .functor AND 1, L_000001710b771aa0, L_000001710b6f5ce0, C4<1>, C4<1>;
v000001710b5c79f0_0 .net "x", 0 0, L_000001710b771aa0;  alias, 1 drivers
v000001710b5c6eb0_0 .net "y", 0 0, L_000001710b6f5ce0;  alias, 1 drivers
v000001710b5c7c70_0 .net "z", 0 0, L_000001710b773010;  alias, 1 drivers
S_000001710b53a780 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b539650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7727c0 .functor OR 1, L_000001710b772600, L_000001710b773010, C4<0>, C4<0>;
v000001710b5c6f50_0 .net "x", 0 0, L_000001710b772600;  alias, 1 drivers
v000001710b5c9930_0 .net "y", 0 0, L_000001710b773010;  alias, 1 drivers
v000001710b5c8df0_0 .net "z", 0 0, L_000001710b7727c0;  alias, 1 drivers
S_000001710b539b00 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b539650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b771aa0 .functor XOR 1, L_000001710b6f3b20, L_000001710b6f4e80, C4<0>, C4<0>;
v000001710b5c9110_0 .net "x", 0 0, L_000001710b6f3b20;  alias, 1 drivers
v000001710b5c9f70_0 .net "y", 0 0, L_000001710b6f4e80;  alias, 1 drivers
v000001710b5c9250_0 .net "z", 0 0, L_000001710b771aa0;  alias, 1 drivers
S_000001710b53c6c0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b539650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7720c0 .functor XOR 1, L_000001710b771aa0, L_000001710b6f5ce0, C4<0>, C4<0>;
v000001710b5c8670_0 .net "x", 0 0, L_000001710b771aa0;  alias, 1 drivers
v000001710b5c8850_0 .net "y", 0 0, L_000001710b6f5ce0;  alias, 1 drivers
v000001710b5c8a30_0 .net "z", 0 0, L_000001710b7720c0;  alias, 1 drivers
S_000001710b53e920 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b53f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688ab8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b771f70 .functor XOR 1, L_000001710b688ab8, L_000001710b6f4de0, C4<0>, C4<0>;
v000001710b5c8990_0 .net "x", 0 0, L_000001710b688ab8;  1 drivers
v000001710b5c83f0_0 .net "y", 0 0, L_000001710b6f4de0;  1 drivers
v000001710b5c87b0_0 .net "z", 0 0, L_000001710b771f70;  1 drivers
S_000001710b53c850 .scope generate, "genblk1[2]" "genblk1[2]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35a6a0 .param/l "i" 0 10 21, +C4<010>;
S_000001710b53d020 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b53c850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5c9570_0 .net "and0", 0 0, L_000001710b7723d0;  1 drivers
v000001710b5c8e90_0 .net "and1", 0 0, L_000001710b7722f0;  1 drivers
v000001710b5c80d0_0 .net "c", 0 0, L_000001710b6f6140;  1 drivers
v000001710b5c82b0_0 .net "cout", 0 0, L_000001710b772360;  1 drivers
v000001710b5ca510_0 .net "x", 0 0, L_000001710b6f4c00;  1 drivers
v000001710b5ca330_0 .net "xor0", 0 0, L_000001710b772210;  1 drivers
v000001710b5ca3d0_0 .net "y", 0 0, L_000001710b6f3e40;  1 drivers
v000001710b5ca290_0 .net "z", 0 0, L_000001710b772280;  1 drivers
S_000001710b53d1b0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b53d020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7723d0 .functor AND 1, L_000001710b6f4c00, L_000001710b6f3e40, C4<1>, C4<1>;
v000001710b5ca0b0_0 .net "x", 0 0, L_000001710b6f4c00;  alias, 1 drivers
v000001710b5c92f0_0 .net "y", 0 0, L_000001710b6f3e40;  alias, 1 drivers
v000001710b5c9390_0 .net "z", 0 0, L_000001710b7723d0;  alias, 1 drivers
S_000001710b53a910 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b53d020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7722f0 .functor AND 1, L_000001710b772210, L_000001710b6f6140, C4<1>, C4<1>;
v000001710b5c88f0_0 .net "x", 0 0, L_000001710b772210;  alias, 1 drivers
v000001710b5c8ad0_0 .net "y", 0 0, L_000001710b6f6140;  alias, 1 drivers
v000001710b5c9bb0_0 .net "z", 0 0, L_000001710b7722f0;  alias, 1 drivers
S_000001710b53d4d0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b53d020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b772360 .functor OR 1, L_000001710b7723d0, L_000001710b7722f0, C4<0>, C4<0>;
v000001710b5c8170_0 .net "x", 0 0, L_000001710b7723d0;  alias, 1 drivers
v000001710b5c9c50_0 .net "y", 0 0, L_000001710b7722f0;  alias, 1 drivers
v000001710b5c8210_0 .net "z", 0 0, L_000001710b772360;  alias, 1 drivers
S_000001710b53f280 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b53d020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b772210 .functor XOR 1, L_000001710b6f4c00, L_000001710b6f3e40, C4<0>, C4<0>;
v000001710b5ca6f0_0 .net "x", 0 0, L_000001710b6f4c00;  alias, 1 drivers
v000001710b5c8350_0 .net "y", 0 0, L_000001710b6f3e40;  alias, 1 drivers
v000001710b5c8cb0_0 .net "z", 0 0, L_000001710b772210;  alias, 1 drivers
S_000001710b53d7f0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b53d020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b772280 .functor XOR 1, L_000001710b772210, L_000001710b6f6140, C4<0>, C4<0>;
v000001710b5c9430_0 .net "x", 0 0, L_000001710b772210;  alias, 1 drivers
v000001710b5ca830_0 .net "y", 0 0, L_000001710b6f6140;  alias, 1 drivers
v000001710b5c8d50_0 .net "z", 0 0, L_000001710b772280;  alias, 1 drivers
S_000001710b539c90 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b53c850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688b00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b771870 .functor XOR 1, L_000001710b688b00, L_000001710b6f4b60, C4<0>, C4<0>;
v000001710b5c8490_0 .net "x", 0 0, L_000001710b688b00;  1 drivers
v000001710b5c85d0_0 .net "y", 0 0, L_000001710b6f4b60;  1 drivers
v000001710b5c8530_0 .net "z", 0 0, L_000001710b771870;  1 drivers
S_000001710b53ac30 .scope generate, "genblk1[3]" "genblk1[3]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35a9e0 .param/l "i" 0 10 21, +C4<011>;
S_000001710b53b0e0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b53ac30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5c9e30_0 .net "and0", 0 0, L_000001710b7724b0;  1 drivers
v000001710b5c9ed0_0 .net "and1", 0 0, L_000001710b772b40;  1 drivers
v000001710b5ca1f0_0 .net "c", 0 0, L_000001710b6f47a0;  1 drivers
v000001710b5ca5b0_0 .net "cout", 0 0, L_000001710b772670;  1 drivers
v000001710b5cb2d0_0 .net "x", 0 0, L_000001710b6f3ee0;  1 drivers
v000001710b5cbe10_0 .net "xor0", 0 0, L_000001710b772980;  1 drivers
v000001710b5ca8d0_0 .net "y", 0 0, L_000001710b6f5380;  1 drivers
v000001710b5cc950_0 .net "z", 0 0, L_000001710b772440;  1 drivers
S_000001710b53d980 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b53b0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7724b0 .functor AND 1, L_000001710b6f3ee0, L_000001710b6f5380, C4<1>, C4<1>;
v000001710b5c8b70_0 .net "x", 0 0, L_000001710b6f3ee0;  alias, 1 drivers
v000001710b5c9610_0 .net "y", 0 0, L_000001710b6f5380;  alias, 1 drivers
v000001710b5c8c10_0 .net "z", 0 0, L_000001710b7724b0;  alias, 1 drivers
S_000001710b53db10 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b53b0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b772b40 .functor AND 1, L_000001710b772980, L_000001710b6f47a0, C4<1>, C4<1>;
v000001710b5c8f30_0 .net "x", 0 0, L_000001710b772980;  alias, 1 drivers
v000001710b5c96b0_0 .net "y", 0 0, L_000001710b6f47a0;  alias, 1 drivers
v000001710b5ca650_0 .net "z", 0 0, L_000001710b772b40;  alias, 1 drivers
S_000001710b53e600 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b53b0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b772670 .functor OR 1, L_000001710b7724b0, L_000001710b772b40, C4<0>, C4<0>;
v000001710b5c9750_0 .net "x", 0 0, L_000001710b7724b0;  alias, 1 drivers
v000001710b5ca150_0 .net "y", 0 0, L_000001710b772b40;  alias, 1 drivers
v000001710b5c97f0_0 .net "z", 0 0, L_000001710b772670;  alias, 1 drivers
S_000001710b53dca0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b53b0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b772980 .functor XOR 1, L_000001710b6f3ee0, L_000001710b6f5380, C4<0>, C4<0>;
v000001710b5c9890_0 .net "x", 0 0, L_000001710b6f3ee0;  alias, 1 drivers
v000001710b5c99d0_0 .net "y", 0 0, L_000001710b6f5380;  alias, 1 drivers
v000001710b5c9a70_0 .net "z", 0 0, L_000001710b772980;  alias, 1 drivers
S_000001710b53f410 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b53b0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b772440 .functor XOR 1, L_000001710b772980, L_000001710b6f47a0, C4<0>, C4<0>;
v000001710b5c9cf0_0 .net "x", 0 0, L_000001710b772980;  alias, 1 drivers
v000001710b5c9d90_0 .net "y", 0 0, L_000001710b6f47a0;  alias, 1 drivers
v000001710b5ca470_0 .net "z", 0 0, L_000001710b772440;  alias, 1 drivers
S_000001710b53e790 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b53ac30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688b48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b773080 .functor XOR 1, L_000001710b688b48, L_000001710b6f3bc0, C4<0>, C4<0>;
v000001710b5cd030_0 .net "x", 0 0, L_000001710b688b48;  1 drivers
v000001710b5cc810_0 .net "y", 0 0, L_000001710b6f3bc0;  1 drivers
v000001710b5caa10_0 .net "z", 0 0, L_000001710b773080;  1 drivers
S_000001710b53de30 .scope generate, "genblk1[4]" "genblk1[4]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35a720 .param/l "i" 0 10 21, +C4<0100>;
S_000001710b53eab0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b53de30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5cb690_0 .net "and0", 0 0, L_000001710b772830;  1 drivers
v000001710b5cc770_0 .net "and1", 0 0, L_000001710b772bb0;  1 drivers
v000001710b5ccef0_0 .net "c", 0 0, L_000001710b6f4d40;  1 drivers
v000001710b5cac90_0 .net "cout", 0 0, L_000001710b772c20;  1 drivers
v000001710b5cadd0_0 .net "x", 0 0, L_000001710b6f4020;  1 drivers
v000001710b5caf10_0 .net "xor0", 0 0, L_000001710b7729f0;  1 drivers
v000001710b5cad30_0 .net "y", 0 0, L_000001710b6f5d80;  1 drivers
v000001710b5cc130_0 .net "z", 0 0, L_000001710b7726e0;  1 drivers
S_000001710b53ec40 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b53eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b772830 .functor AND 1, L_000001710b6f4020, L_000001710b6f5d80, C4<1>, C4<1>;
v000001710b5cbb90_0 .net "x", 0 0, L_000001710b6f4020;  alias, 1 drivers
v000001710b5cb870_0 .net "y", 0 0, L_000001710b6f5d80;  alias, 1 drivers
v000001710b5cb190_0 .net "z", 0 0, L_000001710b772830;  alias, 1 drivers
S_000001710b53edd0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b53eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b772bb0 .functor AND 1, L_000001710b7729f0, L_000001710b6f4d40, C4<1>, C4<1>;
v000001710b5cc8b0_0 .net "x", 0 0, L_000001710b7729f0;  alias, 1 drivers
v000001710b5cab50_0 .net "y", 0 0, L_000001710b6f4d40;  alias, 1 drivers
v000001710b5ccf90_0 .net "z", 0 0, L_000001710b772bb0;  alias, 1 drivers
S_000001710b540d10 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b53eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b772c20 .functor OR 1, L_000001710b772830, L_000001710b772bb0, C4<0>, C4<0>;
v000001710b5cb370_0 .net "x", 0 0, L_000001710b772830;  alias, 1 drivers
v000001710b5cb410_0 .net "y", 0 0, L_000001710b772bb0;  alias, 1 drivers
v000001710b5cb230_0 .net "z", 0 0, L_000001710b772c20;  alias, 1 drivers
S_000001710b542610 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b53eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7729f0 .functor XOR 1, L_000001710b6f4020, L_000001710b6f5d80, C4<0>, C4<0>;
v000001710b5cb910_0 .net "x", 0 0, L_000001710b6f4020;  alias, 1 drivers
v000001710b5cabf0_0 .net "y", 0 0, L_000001710b6f5d80;  alias, 1 drivers
v000001710b5cafb0_0 .net "z", 0 0, L_000001710b7729f0;  alias, 1 drivers
S_000001710b542ac0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b53eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7726e0 .functor XOR 1, L_000001710b7729f0, L_000001710b6f4d40, C4<0>, C4<0>;
v000001710b5cb9b0_0 .net "x", 0 0, L_000001710b7729f0;  alias, 1 drivers
v000001710b5cba50_0 .net "y", 0 0, L_000001710b6f4d40;  alias, 1 drivers
v000001710b5ca970_0 .net "z", 0 0, L_000001710b7726e0;  alias, 1 drivers
S_000001710b5414e0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b53de30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688b90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b772a60 .functor XOR 1, L_000001710b688b90, L_000001710b6f3c60, C4<0>, C4<0>;
v000001710b5cb550_0 .net "x", 0 0, L_000001710b688b90;  1 drivers
v000001710b5cb4b0_0 .net "y", 0 0, L_000001710b6f3c60;  1 drivers
v000001710b5cb050_0 .net "z", 0 0, L_000001710b772a60;  1 drivers
S_000001710b53f8c0 .scope generate, "genblk1[5]" "genblk1[5]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35a760 .param/l "i" 0 10 21, +C4<0101>;
S_000001710b542930 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b53f8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5cbff0_0 .net "and0", 0 0, L_000001710b772d70;  1 drivers
v000001710b5cc090_0 .net "and1", 0 0, L_000001710b772e50;  1 drivers
v000001710b5cc1d0_0 .net "c", 0 0, L_000001710b6f4660;  1 drivers
v000001710b5cc270_0 .net "cout", 0 0, L_000001710b772ec0;  1 drivers
v000001710b5cc310_0 .net "x", 0 0, L_000001710b6f4f20;  1 drivers
v000001710b5cc3b0_0 .net "xor0", 0 0, L_000001710b772c90;  1 drivers
v000001710b5cce50_0 .net "y", 0 0, L_000001710b6f5ba0;  1 drivers
v000001710b5cc450_0 .net "z", 0 0, L_000001710b772d00;  1 drivers
S_000001710b541670 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b542930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b772d70 .functor AND 1, L_000001710b6f4f20, L_000001710b6f5ba0, C4<1>, C4<1>;
v000001710b5cb5f0_0 .net "x", 0 0, L_000001710b6f4f20;  alias, 1 drivers
v000001710b5cb730_0 .net "y", 0 0, L_000001710b6f5ba0;  alias, 1 drivers
v000001710b5caab0_0 .net "z", 0 0, L_000001710b772d70;  alias, 1 drivers
S_000001710b541fd0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b542930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b772e50 .functor AND 1, L_000001710b772c90, L_000001710b6f4660, C4<1>, C4<1>;
v000001710b5cae70_0 .net "x", 0 0, L_000001710b772c90;  alias, 1 drivers
v000001710b5cbaf0_0 .net "y", 0 0, L_000001710b6f4660;  alias, 1 drivers
v000001710b5cb7d0_0 .net "z", 0 0, L_000001710b772e50;  alias, 1 drivers
S_000001710b5409f0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b542930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b772ec0 .functor OR 1, L_000001710b772d70, L_000001710b772e50, C4<0>, C4<0>;
v000001710b5ccdb0_0 .net "x", 0 0, L_000001710b772d70;  alias, 1 drivers
v000001710b5cc590_0 .net "y", 0 0, L_000001710b772e50;  alias, 1 drivers
v000001710b5ccb30_0 .net "z", 0 0, L_000001710b772ec0;  alias, 1 drivers
S_000001710b53ff00 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b542930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b772c90 .functor XOR 1, L_000001710b6f4f20, L_000001710b6f5ba0, C4<0>, C4<0>;
v000001710b5cbeb0_0 .net "x", 0 0, L_000001710b6f4f20;  alias, 1 drivers
v000001710b5cb0f0_0 .net "y", 0 0, L_000001710b6f5ba0;  alias, 1 drivers
v000001710b5cbd70_0 .net "z", 0 0, L_000001710b772c90;  alias, 1 drivers
S_000001710b5422f0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b542930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b772d00 .functor XOR 1, L_000001710b772c90, L_000001710b6f4660, C4<0>, C4<0>;
v000001710b5cbc30_0 .net "x", 0 0, L_000001710b772c90;  alias, 1 drivers
v000001710b5cbcd0_0 .net "y", 0 0, L_000001710b6f4660;  alias, 1 drivers
v000001710b5cbf50_0 .net "z", 0 0, L_000001710b772d00;  alias, 1 drivers
S_000001710b5406d0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b53f8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688bd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b772ad0 .functor XOR 1, L_000001710b688bd8, L_000001710b6f5a60, C4<0>, C4<0>;
v000001710b5cc4f0_0 .net "x", 0 0, L_000001710b688bd8;  1 drivers
v000001710b5cc630_0 .net "y", 0 0, L_000001710b6f5a60;  1 drivers
v000001710b5cc6d0_0 .net "z", 0 0, L_000001710b772ad0;  1 drivers
S_000001710b5403b0 .scope generate, "genblk1[6]" "genblk1[6]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35a8a0 .param/l "i" 0 10 21, +C4<0110>;
S_000001710b53fa50 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5403b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5cf290_0 .net "and0", 0 0, L_000001710b78cb30;  1 drivers
v000001710b5cf790_0 .net "and1", 0 0, L_000001710b78bef0;  1 drivers
v000001710b5ce6b0_0 .net "c", 0 0, L_000001710b6f40c0;  1 drivers
v000001710b5ce070_0 .net "cout", 0 0, L_000001710b78b470;  1 drivers
v000001710b5cdad0_0 .net "x", 0 0, L_000001710b6f4840;  1 drivers
v000001710b5cdb70_0 .net "xor0", 0 0, L_000001710b78b710;  1 drivers
v000001710b5cf010_0 .net "y", 0 0, L_000001710b6f61e0;  1 drivers
v000001710b5cdc10_0 .net "z", 0 0, L_000001710b78c2e0;  1 drivers
S_000001710b542c50 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b53fa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78cb30 .functor AND 1, L_000001710b6f4840, L_000001710b6f61e0, C4<1>, C4<1>;
v000001710b5cc9f0_0 .net "x", 0 0, L_000001710b6f4840;  alias, 1 drivers
v000001710b5cca90_0 .net "y", 0 0, L_000001710b6f61e0;  alias, 1 drivers
v000001710b5ccbd0_0 .net "z", 0 0, L_000001710b78cb30;  alias, 1 drivers
S_000001710b540860 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b53fa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78bef0 .functor AND 1, L_000001710b78b710, L_000001710b6f40c0, C4<1>, C4<1>;
v000001710b5ccc70_0 .net "x", 0 0, L_000001710b78b710;  alias, 1 drivers
v000001710b5ccd10_0 .net "y", 0 0, L_000001710b6f40c0;  alias, 1 drivers
v000001710b5cd3f0_0 .net "z", 0 0, L_000001710b78bef0;  alias, 1 drivers
S_000001710b540b80 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b53fa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78b470 .functor OR 1, L_000001710b78cb30, L_000001710b78bef0, C4<0>, C4<0>;
v000001710b5cdfd0_0 .net "x", 0 0, L_000001710b78cb30;  alias, 1 drivers
v000001710b5cf3d0_0 .net "y", 0 0, L_000001710b78bef0;  alias, 1 drivers
v000001710b5ceb10_0 .net "z", 0 0, L_000001710b78b470;  alias, 1 drivers
S_000001710b53fbe0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b53fa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78b710 .functor XOR 1, L_000001710b6f4840, L_000001710b6f61e0, C4<0>, C4<0>;
v000001710b5cef70_0 .net "x", 0 0, L_000001710b6f4840;  alias, 1 drivers
v000001710b5ce9d0_0 .net "y", 0 0, L_000001710b6f61e0;  alias, 1 drivers
v000001710b5cda30_0 .net "z", 0 0, L_000001710b78b710;  alias, 1 drivers
S_000001710b5427a0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b53fa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78c2e0 .functor XOR 1, L_000001710b78b710, L_000001710b6f40c0, C4<0>, C4<0>;
v000001710b5cd490_0 .net "x", 0 0, L_000001710b78b710;  alias, 1 drivers
v000001710b5cd7b0_0 .net "y", 0 0, L_000001710b6f40c0;  alias, 1 drivers
v000001710b5ce250_0 .net "z", 0 0, L_000001710b78c2e0;  alias, 1 drivers
S_000001710b541800 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5403b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688c20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78c820 .functor XOR 1, L_000001710b688c20, L_000001710b6f60a0, C4<0>, C4<0>;
v000001710b5cd670_0 .net "x", 0 0, L_000001710b688c20;  1 drivers
v000001710b5cd850_0 .net "y", 0 0, L_000001710b6f60a0;  1 drivers
v000001710b5cdcb0_0 .net "z", 0 0, L_000001710b78c820;  1 drivers
S_000001710b540540 .scope generate, "genblk1[7]" "genblk1[7]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35a9a0 .param/l "i" 0 10 21, +C4<0111>;
S_000001710b542de0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b540540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5ce750_0 .net "and0", 0 0, L_000001710b78cba0;  1 drivers
v000001710b5ce390_0 .net "and1", 0 0, L_000001710b78b320;  1 drivers
v000001710b5cdd50_0 .net "c", 0 0, L_000001710b6f4fc0;  1 drivers
v000001710b5ce570_0 .net "cout", 0 0, L_000001710b78b010;  1 drivers
v000001710b5cddf0_0 .net "x", 0 0, L_000001710b6f4160;  1 drivers
v000001710b5cde90_0 .net "xor0", 0 0, L_000001710b78c350;  1 drivers
v000001710b5cdf30_0 .net "y", 0 0, L_000001710b6f4980;  1 drivers
v000001710b5cebb0_0 .net "z", 0 0, L_000001710b78c3c0;  1 drivers
S_000001710b53fd70 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b542de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78cba0 .functor AND 1, L_000001710b6f4160, L_000001710b6f4980, C4<1>, C4<1>;
v000001710b5cf6f0_0 .net "x", 0 0, L_000001710b6f4160;  alias, 1 drivers
v000001710b5cf5b0_0 .net "y", 0 0, L_000001710b6f4980;  alias, 1 drivers
v000001710b5cf470_0 .net "z", 0 0, L_000001710b78cba0;  alias, 1 drivers
S_000001710b540090 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b542de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78b320 .functor AND 1, L_000001710b78c350, L_000001710b6f4fc0, C4<1>, C4<1>;
v000001710b5cf830_0 .net "x", 0 0, L_000001710b78c350;  alias, 1 drivers
v000001710b5ce1b0_0 .net "y", 0 0, L_000001710b6f4fc0;  alias, 1 drivers
v000001710b5ce7f0_0 .net "z", 0 0, L_000001710b78b320;  alias, 1 drivers
S_000001710b540220 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b542de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78b010 .functor OR 1, L_000001710b78cba0, L_000001710b78b320, C4<0>, C4<0>;
v000001710b5cf650_0 .net "x", 0 0, L_000001710b78cba0;  alias, 1 drivers
v000001710b5cec50_0 .net "y", 0 0, L_000001710b78b320;  alias, 1 drivers
v000001710b5ce4d0_0 .net "z", 0 0, L_000001710b78b010;  alias, 1 drivers
S_000001710b5411c0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b542de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78c350 .functor XOR 1, L_000001710b6f4160, L_000001710b6f4980, C4<0>, C4<0>;
v000001710b5cd8f0_0 .net "x", 0 0, L_000001710b6f4160;  alias, 1 drivers
v000001710b5cd990_0 .net "y", 0 0, L_000001710b6f4980;  alias, 1 drivers
v000001710b5ce430_0 .net "z", 0 0, L_000001710b78c350;  alias, 1 drivers
S_000001710b540ea0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b542de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78c3c0 .functor XOR 1, L_000001710b78c350, L_000001710b6f4fc0, C4<0>, C4<0>;
v000001710b5ce110_0 .net "x", 0 0, L_000001710b78c350;  alias, 1 drivers
v000001710b5ce2f0_0 .net "y", 0 0, L_000001710b6f4fc0;  alias, 1 drivers
v000001710b5cf0b0_0 .net "z", 0 0, L_000001710b78c3c0;  alias, 1 drivers
S_000001710b541030 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b540540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688c68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78b240 .functor XOR 1, L_000001710b688c68, L_000001710b6f48e0, C4<0>, C4<0>;
v000001710b5ce610_0 .net "x", 0 0, L_000001710b688c68;  1 drivers
v000001710b5cd170_0 .net "y", 0 0, L_000001710b6f48e0;  1 drivers
v000001710b5ce890_0 .net "z", 0 0, L_000001710b78b240;  1 drivers
S_000001710b541350 .scope generate, "genblk1[8]" "genblk1[8]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35ada0 .param/l "i" 0 10 21, +C4<01000>;
S_000001710b542480 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b541350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5cf330_0 .net "and0", 0 0, L_000001710b78b860;  1 drivers
v000001710b5cd710_0 .net "and1", 0 0, L_000001710b78b940;  1 drivers
v000001710b5d1e50_0 .net "c", 0 0, L_000001710b6f5060;  1 drivers
v000001710b5d02d0_0 .net "cout", 0 0, L_000001710b78bbe0;  1 drivers
v000001710b5d1130_0 .net "x", 0 0, L_000001710b6f4480;  1 drivers
v000001710b5cf8d0_0 .net "xor0", 0 0, L_000001710b78b0f0;  1 drivers
v000001710b5cfc90_0 .net "y", 0 0, L_000001710b6f42a0;  1 drivers
v000001710b5cffb0_0 .net "z", 0 0, L_000001710b78bb70;  1 drivers
S_000001710b541e40 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b542480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78b860 .functor AND 1, L_000001710b6f4480, L_000001710b6f42a0, C4<1>, C4<1>;
v000001710b5ce930_0 .net "x", 0 0, L_000001710b6f4480;  alias, 1 drivers
v000001710b5cecf0_0 .net "y", 0 0, L_000001710b6f42a0;  alias, 1 drivers
v000001710b5cea70_0 .net "z", 0 0, L_000001710b78b860;  alias, 1 drivers
S_000001710b541990 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b542480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78b940 .functor AND 1, L_000001710b78b0f0, L_000001710b6f5060, C4<1>, C4<1>;
v000001710b5cd0d0_0 .net "x", 0 0, L_000001710b78b0f0;  alias, 1 drivers
v000001710b5cf510_0 .net "y", 0 0, L_000001710b6f5060;  alias, 1 drivers
v000001710b5ced90_0 .net "z", 0 0, L_000001710b78b940;  alias, 1 drivers
S_000001710b541b20 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b542480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78bbe0 .functor OR 1, L_000001710b78b860, L_000001710b78b940, C4<0>, C4<0>;
v000001710b5cee30_0 .net "x", 0 0, L_000001710b78b860;  alias, 1 drivers
v000001710b5ceed0_0 .net "y", 0 0, L_000001710b78b940;  alias, 1 drivers
v000001710b5cd2b0_0 .net "z", 0 0, L_000001710b78bbe0;  alias, 1 drivers
S_000001710b541cb0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b542480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78b0f0 .functor XOR 1, L_000001710b6f4480, L_000001710b6f42a0, C4<0>, C4<0>;
v000001710b5cd210_0 .net "x", 0 0, L_000001710b6f4480;  alias, 1 drivers
v000001710b5cf150_0 .net "y", 0 0, L_000001710b6f42a0;  alias, 1 drivers
v000001710b5cd350_0 .net "z", 0 0, L_000001710b78b0f0;  alias, 1 drivers
S_000001710b542160 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b542480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78bb70 .functor XOR 1, L_000001710b78b0f0, L_000001710b6f5060, C4<0>, C4<0>;
v000001710b5cd530_0 .net "x", 0 0, L_000001710b78b0f0;  alias, 1 drivers
v000001710b5cd5d0_0 .net "y", 0 0, L_000001710b6f5060;  alias, 1 drivers
v000001710b5cf1f0_0 .net "z", 0 0, L_000001710b78bb70;  alias, 1 drivers
S_000001710b5f7170 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b541350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688cb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78bd30 .functor XOR 1, L_000001710b688cb0, L_000001710b6f5e20, C4<0>, C4<0>;
v000001710b5d0370_0 .net "x", 0 0, L_000001710b688cb0;  1 drivers
v000001710b5d07d0_0 .net "y", 0 0, L_000001710b6f5e20;  1 drivers
v000001710b5d1bd0_0 .net "z", 0 0, L_000001710b78bd30;  1 drivers
S_000001710b5f5870 .scope generate, "genblk1[9]" "genblk1[9]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35b560 .param/l "i" 0 10 21, +C4<01001>;
S_000001710b5f2990 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5f5870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5d1db0_0 .net "and0", 0 0, L_000001710b78ca50;  1 drivers
v000001710b5d1590_0 .net "and1", 0 0, L_000001710b78b4e0;  1 drivers
v000001710b5d1b30_0 .net "c", 0 0, L_000001710b6f5240;  1 drivers
v000001710b5cfdd0_0 .net "cout", 0 0, L_000001710b78b160;  1 drivers
v000001710b5d2030_0 .net "x", 0 0, L_000001710b6f51a0;  1 drivers
v000001710b5d1f90_0 .net "xor0", 0 0, L_000001710b78b1d0;  1 drivers
v000001710b5d1270_0 .net "y", 0 0, L_000001710b6f5560;  1 drivers
v000001710b5d0e10_0 .net "z", 0 0, L_000001710b78bc50;  1 drivers
S_000001710b5f3610 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5f2990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78ca50 .functor AND 1, L_000001710b6f51a0, L_000001710b6f5560, C4<1>, C4<1>;
v000001710b5d0cd0_0 .net "x", 0 0, L_000001710b6f51a0;  alias, 1 drivers
v000001710b5d1810_0 .net "y", 0 0, L_000001710b6f5560;  alias, 1 drivers
v000001710b5d0050_0 .net "z", 0 0, L_000001710b78ca50;  alias, 1 drivers
S_000001710b5f4a60 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5f2990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78b4e0 .functor AND 1, L_000001710b78b1d0, L_000001710b6f5240, C4<1>, C4<1>;
v000001710b5d11d0_0 .net "x", 0 0, L_000001710b78b1d0;  alias, 1 drivers
v000001710b5d05f0_0 .net "y", 0 0, L_000001710b6f5240;  alias, 1 drivers
v000001710b5d0af0_0 .net "z", 0 0, L_000001710b78b4e0;  alias, 1 drivers
S_000001710b5f37a0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5f2990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78b160 .functor OR 1, L_000001710b78ca50, L_000001710b78b4e0, C4<0>, C4<0>;
v000001710b5d0730_0 .net "x", 0 0, L_000001710b78ca50;  alias, 1 drivers
v000001710b5d1090_0 .net "y", 0 0, L_000001710b78b4e0;  alias, 1 drivers
v000001710b5d0eb0_0 .net "z", 0 0, L_000001710b78b160;  alias, 1 drivers
S_000001710b5f24e0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5f2990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78b1d0 .functor XOR 1, L_000001710b6f51a0, L_000001710b6f5560, C4<0>, C4<0>;
v000001710b5d00f0_0 .net "x", 0 0, L_000001710b6f51a0;  alias, 1 drivers
v000001710b5d0230_0 .net "y", 0 0, L_000001710b6f5560;  alias, 1 drivers
v000001710b5d1310_0 .net "z", 0 0, L_000001710b78b1d0;  alias, 1 drivers
S_000001710b5f4420 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5f2990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78bc50 .functor XOR 1, L_000001710b78b1d0, L_000001710b6f5240, C4<0>, C4<0>;
v000001710b5cf970_0 .net "x", 0 0, L_000001710b78b1d0;  alias, 1 drivers
v000001710b5d13b0_0 .net "y", 0 0, L_000001710b6f5240;  alias, 1 drivers
v000001710b5cfa10_0 .net "z", 0 0, L_000001710b78bc50;  alias, 1 drivers
S_000001710b5f7df0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5f5870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688cf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78c0b0 .functor XOR 1, L_000001710b688cf8, L_000001710b6f5100, C4<0>, C4<0>;
v000001710b5d16d0_0 .net "x", 0 0, L_000001710b688cf8;  1 drivers
v000001710b5cfbf0_0 .net "y", 0 0, L_000001710b6f5100;  1 drivers
v000001710b5cfab0_0 .net "z", 0 0, L_000001710b78c0b0;  1 drivers
S_000001710b5f7490 .scope generate, "genblk1[10]" "genblk1[10]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35bfe0 .param/l "i" 0 10 21, +C4<01010>;
S_000001710b5f7620 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5f7490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5d0a50_0 .net "and0", 0 0, L_000001710b78b8d0;  1 drivers
v000001710b5d0b90_0 .net "and1", 0 0, L_000001710b78c120;  1 drivers
v000001710b5d0d70_0 .net "c", 0 0, L_000001710b6f5420;  1 drivers
v000001710b5d0f50_0 .net "cout", 0 0, L_000001710b78c430;  1 drivers
v000001710b5d1770_0 .net "x", 0 0, L_000001710b6f5600;  1 drivers
v000001710b5d0ff0_0 .net "xor0", 0 0, L_000001710b78b5c0;  1 drivers
v000001710b5d14f0_0 .net "y", 0 0, L_000001710b6f4340;  1 drivers
v000001710b5d1630_0 .net "z", 0 0, L_000001710b78c890;  1 drivers
S_000001710b5f8110 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5f7620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78b8d0 .functor AND 1, L_000001710b6f5600, L_000001710b6f4340, C4<1>, C4<1>;
v000001710b5cfb50_0 .net "x", 0 0, L_000001710b6f5600;  alias, 1 drivers
v000001710b5d1ef0_0 .net "y", 0 0, L_000001710b6f4340;  alias, 1 drivers
v000001710b5cfd30_0 .net "z", 0 0, L_000001710b78b8d0;  alias, 1 drivers
S_000001710b5f3930 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5f7620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78c120 .functor AND 1, L_000001710b78b5c0, L_000001710b6f5420, C4<1>, C4<1>;
v000001710b5d0190_0 .net "x", 0 0, L_000001710b78b5c0;  alias, 1 drivers
v000001710b5d0690_0 .net "y", 0 0, L_000001710b6f5420;  alias, 1 drivers
v000001710b5d0870_0 .net "z", 0 0, L_000001710b78c120;  alias, 1 drivers
S_000001710b5f2fd0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5f7620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78c430 .functor OR 1, L_000001710b78b8d0, L_000001710b78c120, C4<0>, C4<0>;
v000001710b5cfe70_0 .net "x", 0 0, L_000001710b78b8d0;  alias, 1 drivers
v000001710b5d0c30_0 .net "y", 0 0, L_000001710b78c120;  alias, 1 drivers
v000001710b5d0410_0 .net "z", 0 0, L_000001710b78c430;  alias, 1 drivers
S_000001710b5f2800 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5f7620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78b5c0 .functor XOR 1, L_000001710b6f5600, L_000001710b6f4340, C4<0>, C4<0>;
v000001710b5d1450_0 .net "x", 0 0, L_000001710b6f5600;  alias, 1 drivers
v000001710b5cff10_0 .net "y", 0 0, L_000001710b6f4340;  alias, 1 drivers
v000001710b5d04b0_0 .net "z", 0 0, L_000001710b78b5c0;  alias, 1 drivers
S_000001710b5f45b0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5f7620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78c890 .functor XOR 1, L_000001710b78b5c0, L_000001710b6f5420, C4<0>, C4<0>;
v000001710b5d0910_0 .net "x", 0 0, L_000001710b78b5c0;  alias, 1 drivers
v000001710b5d09b0_0 .net "y", 0 0, L_000001710b6f5420;  alias, 1 drivers
v000001710b5d0550_0 .net "z", 0 0, L_000001710b78c890;  alias, 1 drivers
S_000001710b5f7f80 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5f7490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688d40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78b630 .functor XOR 1, L_000001710b688d40, L_000001710b6f6000, C4<0>, C4<0>;
v000001710b5d1c70_0 .net "x", 0 0, L_000001710b688d40;  1 drivers
v000001710b5d1a90_0 .net "y", 0 0, L_000001710b6f6000;  1 drivers
v000001710b5d18b0_0 .net "z", 0 0, L_000001710b78b630;  1 drivers
S_000001710b5f3ac0 .scope generate, "genblk1[11]" "genblk1[11]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35b160 .param/l "i" 0 10 21, +C4<01011>;
S_000001710b5f5d20 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5f3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5d34d0_0 .net "and0", 0 0, L_000001710b78b400;  1 drivers
v000001710b5d45b0_0 .net "and1", 0 0, L_000001710b78b390;  1 drivers
v000001710b5d3c50_0 .net "c", 0 0, L_000001710b6f57e0;  1 drivers
v000001710b5d3570_0 .net "cout", 0 0, L_000001710b78c7b0;  1 drivers
v000001710b5d3ed0_0 .net "x", 0 0, L_000001710b6f56a0;  1 drivers
v000001710b5d4330_0 .net "xor0", 0 0, L_000001710b78b2b0;  1 drivers
v000001710b5d27b0_0 .net "y", 0 0, L_000001710b6f5740;  1 drivers
v000001710b5d2210_0 .net "z", 0 0, L_000001710b78bcc0;  1 drivers
S_000001710b5f4290 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5f5d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78b400 .functor AND 1, L_000001710b6f56a0, L_000001710b6f5740, C4<1>, C4<1>;
v000001710b5d1950_0 .net "x", 0 0, L_000001710b6f56a0;  alias, 1 drivers
v000001710b5d19f0_0 .net "y", 0 0, L_000001710b6f5740;  alias, 1 drivers
v000001710b5d1d10_0 .net "z", 0 0, L_000001710b78b400;  alias, 1 drivers
S_000001710b5f7ad0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5f5d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78b390 .functor AND 1, L_000001710b78b2b0, L_000001710b6f57e0, C4<1>, C4<1>;
v000001710b5d28f0_0 .net "x", 0 0, L_000001710b78b2b0;  alias, 1 drivers
v000001710b5d2f30_0 .net "y", 0 0, L_000001710b6f57e0;  alias, 1 drivers
v000001710b5d43d0_0 .net "z", 0 0, L_000001710b78b390;  alias, 1 drivers
S_000001710b5f5eb0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5f5d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78c7b0 .functor OR 1, L_000001710b78b400, L_000001710b78b390, C4<0>, C4<0>;
v000001710b5d46f0_0 .net "x", 0 0, L_000001710b78b400;  alias, 1 drivers
v000001710b5d3750_0 .net "y", 0 0, L_000001710b78b390;  alias, 1 drivers
v000001710b5d2ad0_0 .net "z", 0 0, L_000001710b78c7b0;  alias, 1 drivers
S_000001710b5f2b20 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5f5d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78b2b0 .functor XOR 1, L_000001710b6f56a0, L_000001710b6f5740, C4<0>, C4<0>;
v000001710b5d23f0_0 .net "x", 0 0, L_000001710b6f56a0;  alias, 1 drivers
v000001710b5d4150_0 .net "y", 0 0, L_000001710b6f5740;  alias, 1 drivers
v000001710b5d3070_0 .net "z", 0 0, L_000001710b78b2b0;  alias, 1 drivers
S_000001710b5f6040 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5f5d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78bcc0 .functor XOR 1, L_000001710b78b2b0, L_000001710b6f57e0, C4<0>, C4<0>;
v000001710b5d3b10_0 .net "x", 0 0, L_000001710b78b2b0;  alias, 1 drivers
v000001710b5d2fd0_0 .net "y", 0 0, L_000001710b6f57e0;  alias, 1 drivers
v000001710b5d3110_0 .net "z", 0 0, L_000001710b78bcc0;  alias, 1 drivers
S_000001710b5f6cc0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5f3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688d88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78c4a0 .functor XOR 1, L_000001710b688d88, L_000001710b6f54c0, C4<0>, C4<0>;
v000001710b5d2df0_0 .net "x", 0 0, L_000001710b688d88;  1 drivers
v000001710b5d32f0_0 .net "y", 0 0, L_000001710b6f54c0;  1 drivers
v000001710b5d31b0_0 .net "z", 0 0, L_000001710b78c4a0;  1 drivers
S_000001710b5f3c50 .scope generate, "genblk1[12]" "genblk1[12]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35b5e0 .param/l "i" 0 10 21, +C4<01100>;
S_000001710b5f4bf0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5f3c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5d2990_0 .net "and0", 0 0, L_000001710b78bb00;  1 drivers
v000001710b5d2e90_0 .net "and1", 0 0, L_000001710b78ba90;  1 drivers
v000001710b5d36b0_0 .net "c", 0 0, L_000001710b6f5f60;  1 drivers
v000001710b5d37f0_0 .net "cout", 0 0, L_000001710b78b6a0;  1 drivers
v000001710b5d2350_0 .net "x", 0 0, L_000001710b6f5b00;  1 drivers
v000001710b5d4650_0 .net "xor0", 0 0, L_000001710b78c510;  1 drivers
v000001710b5d2a30_0 .net "y", 0 0, L_000001710b6f59c0;  1 drivers
v000001710b5d4010_0 .net "z", 0 0, L_000001710b78b550;  1 drivers
S_000001710b5f3de0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5f4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78bb00 .functor AND 1, L_000001710b6f5b00, L_000001710b6f59c0, C4<1>, C4<1>;
v000001710b5d3250_0 .net "x", 0 0, L_000001710b6f5b00;  alias, 1 drivers
v000001710b5d2490_0 .net "y", 0 0, L_000001710b6f59c0;  alias, 1 drivers
v000001710b5d2850_0 .net "z", 0 0, L_000001710b78bb00;  alias, 1 drivers
S_000001710b5f7c60 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5f4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78ba90 .functor AND 1, L_000001710b78c510, L_000001710b6f5f60, C4<1>, C4<1>;
v000001710b5d3390_0 .net "x", 0 0, L_000001710b78c510;  alias, 1 drivers
v000001710b5d3430_0 .net "y", 0 0, L_000001710b6f5f60;  alias, 1 drivers
v000001710b5d2170_0 .net "z", 0 0, L_000001710b78ba90;  alias, 1 drivers
S_000001710b5f4100 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5f4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78b6a0 .functor OR 1, L_000001710b78bb00, L_000001710b78ba90, C4<0>, C4<0>;
v000001710b5d3d90_0 .net "x", 0 0, L_000001710b78bb00;  alias, 1 drivers
v000001710b5d4470_0 .net "y", 0 0, L_000001710b78ba90;  alias, 1 drivers
v000001710b5d25d0_0 .net "z", 0 0, L_000001710b78b6a0;  alias, 1 drivers
S_000001710b5f77b0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5f4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78c510 .functor XOR 1, L_000001710b6f5b00, L_000001710b6f59c0, C4<0>, C4<0>;
v000001710b5d2530_0 .net "x", 0 0, L_000001710b6f5b00;  alias, 1 drivers
v000001710b5d4510_0 .net "y", 0 0, L_000001710b6f59c0;  alias, 1 drivers
v000001710b5d3610_0 .net "z", 0 0, L_000001710b78c510;  alias, 1 drivers
S_000001710b5f2350 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5f4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78b550 .functor XOR 1, L_000001710b78c510, L_000001710b6f5f60, C4<0>, C4<0>;
v000001710b5d20d0_0 .net "x", 0 0, L_000001710b78c510;  alias, 1 drivers
v000001710b5d2670_0 .net "y", 0 0, L_000001710b6f5f60;  alias, 1 drivers
v000001710b5d22b0_0 .net "z", 0 0, L_000001710b78b550;  alias, 1 drivers
S_000001710b5f7940 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5f3c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688dd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78c190 .functor XOR 1, L_000001710b688dd0, L_000001710b6f5880, C4<0>, C4<0>;
v000001710b5d4790_0 .net "x", 0 0, L_000001710b688dd0;  1 drivers
v000001710b5d2b70_0 .net "y", 0 0, L_000001710b6f5880;  1 drivers
v000001710b5d2710_0 .net "z", 0 0, L_000001710b78c190;  1 drivers
S_000001710b5f3f70 .scope generate, "genblk1[13]" "genblk1[13]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35ba20 .param/l "i" 0 10 21, +C4<01101>;
S_000001710b5f2cb0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5f3f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5d4e70_0 .net "and0", 0 0, L_000001710b78c580;  1 drivers
v000001710b5d5050_0 .net "and1", 0 0, L_000001710b78b080;  1 drivers
v000001710b5d5230_0 .net "c", 0 0, L_000001710b6f89e0;  1 drivers
v000001710b5d6310_0 .net "cout", 0 0, L_000001710b78bf60;  1 drivers
v000001710b5d50f0_0 .net "x", 0 0, L_000001710b6f5ec0;  1 drivers
v000001710b5d6e50_0 .net "xor0", 0 0, L_000001710b78b9b0;  1 drivers
v000001710b5d57d0_0 .net "y", 0 0, L_000001710b6f8940;  1 drivers
v000001710b5d6450_0 .net "z", 0 0, L_000001710b78b780;  1 drivers
S_000001710b5f1ea0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5f2cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78c580 .functor AND 1, L_000001710b6f5ec0, L_000001710b6f8940, C4<1>, C4<1>;
v000001710b5d3890_0 .net "x", 0 0, L_000001710b6f5ec0;  alias, 1 drivers
v000001710b5d2c10_0 .net "y", 0 0, L_000001710b6f8940;  alias, 1 drivers
v000001710b5d3930_0 .net "z", 0 0, L_000001710b78c580;  alias, 1 drivers
S_000001710b5f48d0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5f2cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78b080 .functor AND 1, L_000001710b78b9b0, L_000001710b6f89e0, C4<1>, C4<1>;
v000001710b5d39d0_0 .net "x", 0 0, L_000001710b78b9b0;  alias, 1 drivers
v000001710b5d2cb0_0 .net "y", 0 0, L_000001710b6f89e0;  alias, 1 drivers
v000001710b5d2d50_0 .net "z", 0 0, L_000001710b78b080;  alias, 1 drivers
S_000001710b5f6360 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5f2cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78bf60 .functor OR 1, L_000001710b78c580, L_000001710b78b080, C4<0>, C4<0>;
v000001710b5d3f70_0 .net "x", 0 0, L_000001710b78c580;  alias, 1 drivers
v000001710b5d4830_0 .net "y", 0 0, L_000001710b78b080;  alias, 1 drivers
v000001710b5d3a70_0 .net "z", 0 0, L_000001710b78bf60;  alias, 1 drivers
S_000001710b5f69a0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5f2cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78b9b0 .functor XOR 1, L_000001710b6f5ec0, L_000001710b6f8940, C4<0>, C4<0>;
v000001710b5d3bb0_0 .net "x", 0 0, L_000001710b6f5ec0;  alias, 1 drivers
v000001710b5d3cf0_0 .net "y", 0 0, L_000001710b6f8940;  alias, 1 drivers
v000001710b5d3e30_0 .net "z", 0 0, L_000001710b78b9b0;  alias, 1 drivers
S_000001710b5f4740 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5f2cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78b780 .functor XOR 1, L_000001710b78b9b0, L_000001710b6f89e0, C4<0>, C4<0>;
v000001710b5d40b0_0 .net "x", 0 0, L_000001710b78b9b0;  alias, 1 drivers
v000001710b5d41f0_0 .net "y", 0 0, L_000001710b6f89e0;  alias, 1 drivers
v000001710b5d4290_0 .net "z", 0 0, L_000001710b78b780;  alias, 1 drivers
S_000001710b5f2030 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5f3f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688e18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78cac0 .functor XOR 1, L_000001710b688e18, L_000001710b6f5c40, C4<0>, C4<0>;
v000001710b5d6810_0 .net "x", 0 0, L_000001710b688e18;  1 drivers
v000001710b5d4d30_0 .net "y", 0 0, L_000001710b6f5c40;  1 drivers
v000001710b5d5190_0 .net "z", 0 0, L_000001710b78cac0;  1 drivers
S_000001710b5f2e40 .scope generate, "genblk1[14]" "genblk1[14]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35b520 .param/l "i" 0 10 21, +C4<01110>;
S_000001710b5f21c0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5f2e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5d6bd0_0 .net "and0", 0 0, L_000001710b78c5f0;  1 drivers
v000001710b5d6a90_0 .net "and1", 0 0, L_000001710b78c970;  1 drivers
v000001710b5d4dd0_0 .net "c", 0 0, L_000001710b6f72c0;  1 drivers
v000001710b5d63b0_0 .net "cout", 0 0, L_000001710b78c900;  1 drivers
v000001710b5d4f10_0 .net "x", 0 0, L_000001710b6f86c0;  1 drivers
v000001710b5d4fb0_0 .net "xor0", 0 0, L_000001710b78ba20;  1 drivers
v000001710b5d5f50_0 .net "y", 0 0, L_000001710b6f63c0;  1 drivers
v000001710b5d6ef0_0 .net "z", 0 0, L_000001710b78c9e0;  1 drivers
S_000001710b5f64f0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5f21c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78c5f0 .functor AND 1, L_000001710b6f86c0, L_000001710b6f63c0, C4<1>, C4<1>;
v000001710b5d6d10_0 .net "x", 0 0, L_000001710b6f86c0;  alias, 1 drivers
v000001710b5d6950_0 .net "y", 0 0, L_000001710b6f63c0;  alias, 1 drivers
v000001710b5d52d0_0 .net "z", 0 0, L_000001710b78c5f0;  alias, 1 drivers
S_000001710b5f3480 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5f21c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78c970 .functor AND 1, L_000001710b78ba20, L_000001710b6f72c0, C4<1>, C4<1>;
v000001710b5d4c90_0 .net "x", 0 0, L_000001710b78ba20;  alias, 1 drivers
v000001710b5d4970_0 .net "y", 0 0, L_000001710b6f72c0;  alias, 1 drivers
v000001710b5d6b30_0 .net "z", 0 0, L_000001710b78c970;  alias, 1 drivers
S_000001710b5f2670 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5f21c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78c900 .functor OR 1, L_000001710b78c5f0, L_000001710b78c970, C4<0>, C4<0>;
v000001710b5d7030_0 .net "x", 0 0, L_000001710b78c5f0;  alias, 1 drivers
v000001710b5d6db0_0 .net "y", 0 0, L_000001710b78c970;  alias, 1 drivers
v000001710b5d5870_0 .net "z", 0 0, L_000001710b78c900;  alias, 1 drivers
S_000001710b5f3160 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5f21c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78ba20 .functor XOR 1, L_000001710b6f86c0, L_000001710b6f63c0, C4<0>, C4<0>;
v000001710b5d64f0_0 .net "x", 0 0, L_000001710b6f86c0;  alias, 1 drivers
v000001710b5d5550_0 .net "y", 0 0, L_000001710b6f63c0;  alias, 1 drivers
v000001710b5d5370_0 .net "z", 0 0, L_000001710b78ba20;  alias, 1 drivers
S_000001710b5f4d80 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5f21c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78c9e0 .functor XOR 1, L_000001710b78ba20, L_000001710b6f72c0, C4<0>, C4<0>;
v000001710b5d5910_0 .net "x", 0 0, L_000001710b78ba20;  alias, 1 drivers
v000001710b5d5410_0 .net "y", 0 0, L_000001710b6f72c0;  alias, 1 drivers
v000001710b5d4a10_0 .net "z", 0 0, L_000001710b78c9e0;  alias, 1 drivers
S_000001710b5f32f0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5f2e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688e60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78b7f0 .functor XOR 1, L_000001710b688e60, L_000001710b6f6640, C4<0>, C4<0>;
v000001710b5d6f90_0 .net "x", 0 0, L_000001710b688e60;  1 drivers
v000001710b5d69f0_0 .net "y", 0 0, L_000001710b6f6640;  1 drivers
v000001710b5d6630_0 .net "z", 0 0, L_000001710b78b7f0;  1 drivers
S_000001710b5f4f10 .scope generate, "genblk1[15]" "genblk1[15]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35b760 .param/l "i" 0 10 21, +C4<01111>;
S_000001710b5f50a0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5f4f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5d4b50_0 .net "and0", 0 0, L_000001710b78bfd0;  1 drivers
v000001710b5d5730_0 .net "and1", 0 0, L_000001710b78c040;  1 drivers
v000001710b5d6770_0 .net "c", 0 0, L_000001710b6f6aa0;  1 drivers
v000001710b5d4bf0_0 .net "cout", 0 0, L_000001710b78c200;  1 drivers
v000001710b5d5c30_0 .net "x", 0 0, L_000001710b6f7360;  1 drivers
v000001710b5d5d70_0 .net "xor0", 0 0, L_000001710b78be10;  1 drivers
v000001710b5d5e10_0 .net "y", 0 0, L_000001710b6f6f00;  1 drivers
v000001710b5d5eb0_0 .net "z", 0 0, L_000001710b78be80;  1 drivers
S_000001710b5f5230 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5f50a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78bfd0 .functor AND 1, L_000001710b6f7360, L_000001710b6f6f00, C4<1>, C4<1>;
v000001710b5d5cd0_0 .net "x", 0 0, L_000001710b6f7360;  alias, 1 drivers
v000001710b5d48d0_0 .net "y", 0 0, L_000001710b6f6f00;  alias, 1 drivers
v000001710b5d6590_0 .net "z", 0 0, L_000001710b78bfd0;  alias, 1 drivers
S_000001710b5f53c0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5f50a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78c040 .functor AND 1, L_000001710b78be10, L_000001710b6f6aa0, C4<1>, C4<1>;
v000001710b5d6090_0 .net "x", 0 0, L_000001710b78be10;  alias, 1 drivers
v000001710b5d4ab0_0 .net "y", 0 0, L_000001710b6f6aa0;  alias, 1 drivers
v000001710b5d66d0_0 .net "z", 0 0, L_000001710b78c040;  alias, 1 drivers
S_000001710b5f5550 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5f50a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78c200 .functor OR 1, L_000001710b78bfd0, L_000001710b78c040, C4<0>, C4<0>;
v000001710b5d59b0_0 .net "x", 0 0, L_000001710b78bfd0;  alias, 1 drivers
v000001710b5d5a50_0 .net "y", 0 0, L_000001710b78c040;  alias, 1 drivers
v000001710b5d54b0_0 .net "z", 0 0, L_000001710b78c200;  alias, 1 drivers
S_000001710b5f56e0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5f50a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78be10 .functor XOR 1, L_000001710b6f7360, L_000001710b6f6f00, C4<0>, C4<0>;
v000001710b5d5690_0 .net "x", 0 0, L_000001710b6f7360;  alias, 1 drivers
v000001710b5d6c70_0 .net "y", 0 0, L_000001710b6f6f00;  alias, 1 drivers
v000001710b5d55f0_0 .net "z", 0 0, L_000001710b78be10;  alias, 1 drivers
S_000001710b5f5a00 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5f50a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78be80 .functor XOR 1, L_000001710b78be10, L_000001710b6f6aa0, C4<0>, C4<0>;
v000001710b5d5af0_0 .net "x", 0 0, L_000001710b78be10;  alias, 1 drivers
v000001710b5d5b90_0 .net "y", 0 0, L_000001710b6f6aa0;  alias, 1 drivers
v000001710b5d5ff0_0 .net "z", 0 0, L_000001710b78be80;  alias, 1 drivers
S_000001710b5f5b90 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5f4f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688ea8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78bda0 .functor XOR 1, L_000001710b688ea8, L_000001710b6f7f40, C4<0>, C4<0>;
v000001710b5d68b0_0 .net "x", 0 0, L_000001710b688ea8;  1 drivers
v000001710b5d6130_0 .net "y", 0 0, L_000001710b6f7f40;  1 drivers
v000001710b5d61d0_0 .net "z", 0 0, L_000001710b78bda0;  1 drivers
S_000001710b5f61d0 .scope generate, "genblk1[16]" "genblk1[16]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35bba0 .param/l "i" 0 10 21, +C4<010000>;
S_000001710b5f6680 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5f61d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5d8890_0 .net "and0", 0 0, L_000001710b78c740;  1 drivers
v000001710b5d8f70_0 .net "and1", 0 0, L_000001710b78da10;  1 drivers
v000001710b5d7490_0 .net "c", 0 0, L_000001710b6f6e60;  1 drivers
v000001710b5d7990_0 .net "cout", 0 0, L_000001710b78cf90;  1 drivers
v000001710b5d7530_0 .net "x", 0 0, L_000001710b6f6b40;  1 drivers
v000001710b5d8390_0 .net "xor0", 0 0, L_000001710b78c660;  1 drivers
v000001710b5d70d0_0 .net "y", 0 0, L_000001710b6f7540;  1 drivers
v000001710b5d8430_0 .net "z", 0 0, L_000001710b78c6d0;  1 drivers
S_000001710b5f6810 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5f6680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78c740 .functor AND 1, L_000001710b6f6b40, L_000001710b6f7540, C4<1>, C4<1>;
v000001710b5d6270_0 .net "x", 0 0, L_000001710b6f6b40;  alias, 1 drivers
v000001710b5d7710_0 .net "y", 0 0, L_000001710b6f7540;  alias, 1 drivers
v000001710b5d72b0_0 .net "z", 0 0, L_000001710b78c740;  alias, 1 drivers
S_000001710b5f6b30 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5f6680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78da10 .functor AND 1, L_000001710b78c660, L_000001710b6f6e60, C4<1>, C4<1>;
v000001710b5d7350_0 .net "x", 0 0, L_000001710b78c660;  alias, 1 drivers
v000001710b5d8ed0_0 .net "y", 0 0, L_000001710b6f6e60;  alias, 1 drivers
v000001710b5d7d50_0 .net "z", 0 0, L_000001710b78da10;  alias, 1 drivers
S_000001710b5f6e50 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5f6680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78cf90 .functor OR 1, L_000001710b78c740, L_000001710b78da10, C4<0>, C4<0>;
v000001710b5d78f0_0 .net "x", 0 0, L_000001710b78c740;  alias, 1 drivers
v000001710b5d77b0_0 .net "y", 0 0, L_000001710b78da10;  alias, 1 drivers
v000001710b5d7f30_0 .net "z", 0 0, L_000001710b78cf90;  alias, 1 drivers
S_000001710b5f6fe0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5f6680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78c660 .functor XOR 1, L_000001710b6f6b40, L_000001710b6f7540, C4<0>, C4<0>;
v000001710b5d73f0_0 .net "x", 0 0, L_000001710b6f6b40;  alias, 1 drivers
v000001710b5d75d0_0 .net "y", 0 0, L_000001710b6f7540;  alias, 1 drivers
v000001710b5d7b70_0 .net "z", 0 0, L_000001710b78c660;  alias, 1 drivers
S_000001710b5f7300 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5f6680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78c6d0 .functor XOR 1, L_000001710b78c660, L_000001710b6f6e60, C4<0>, C4<0>;
v000001710b5d7cb0_0 .net "x", 0 0, L_000001710b78c660;  alias, 1 drivers
v000001710b5d7170_0 .net "y", 0 0, L_000001710b6f6e60;  alias, 1 drivers
v000001710b5d7850_0 .net "z", 0 0, L_000001710b78c6d0;  alias, 1 drivers
S_000001710b5fb310 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5f61d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688ef0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78c270 .functor XOR 1, L_000001710b688ef0, L_000001710b6f68c0, C4<0>, C4<0>;
v000001710b5d7c10_0 .net "x", 0 0, L_000001710b688ef0;  1 drivers
v000001710b5d7a30_0 .net "y", 0 0, L_000001710b6f68c0;  1 drivers
v000001710b5d7670_0 .net "z", 0 0, L_000001710b78c270;  1 drivers
S_000001710b5fb630 .scope generate, "genblk1[17]" "genblk1[17]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35bf60 .param/l "i" 0 10 21, +C4<010001>;
S_000001710b5f8a70 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5fb630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5d8070_0 .net "and0", 0 0, L_000001710b78d150;  1 drivers
v000001710b5d86b0_0 .net "and1", 0 0, L_000001710b78cc10;  1 drivers
v000001710b5d8750_0 .net "c", 0 0, L_000001710b6f8260;  1 drivers
v000001710b5d8930_0 .net "cout", 0 0, L_000001710b78ce40;  1 drivers
v000001710b5d89d0_0 .net "x", 0 0, L_000001710b6f6c80;  1 drivers
v000001710b5d8a70_0 .net "xor0", 0 0, L_000001710b78d8c0;  1 drivers
v000001710b5d8bb0_0 .net "y", 0 0, L_000001710b6f75e0;  1 drivers
v000001710b5d8cf0_0 .net "z", 0 0, L_000001710b78d620;  1 drivers
S_000001710b5fa500 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5f8a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78d150 .functor AND 1, L_000001710b6f6c80, L_000001710b6f75e0, C4<1>, C4<1>;
v000001710b5d7df0_0 .net "x", 0 0, L_000001710b6f6c80;  alias, 1 drivers
v000001710b5d7210_0 .net "y", 0 0, L_000001710b6f75e0;  alias, 1 drivers
v000001710b5d84d0_0 .net "z", 0 0, L_000001710b78d150;  alias, 1 drivers
S_000001710b5f9560 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5f8a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78cc10 .functor AND 1, L_000001710b78d8c0, L_000001710b6f8260, C4<1>, C4<1>;
v000001710b5d87f0_0 .net "x", 0 0, L_000001710b78d8c0;  alias, 1 drivers
v000001710b5d8b10_0 .net "y", 0 0, L_000001710b6f8260;  alias, 1 drivers
v000001710b5d8570_0 .net "z", 0 0, L_000001710b78cc10;  alias, 1 drivers
S_000001710b5fb4a0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5f8a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78ce40 .functor OR 1, L_000001710b78d150, L_000001710b78cc10, C4<0>, C4<0>;
v000001710b5d8110_0 .net "x", 0 0, L_000001710b78d150;  alias, 1 drivers
v000001710b5d8610_0 .net "y", 0 0, L_000001710b78cc10;  alias, 1 drivers
v000001710b5d7ad0_0 .net "z", 0 0, L_000001710b78ce40;  alias, 1 drivers
S_000001710b5fa690 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5f8a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78d8c0 .functor XOR 1, L_000001710b6f6c80, L_000001710b6f75e0, C4<0>, C4<0>;
v000001710b5d82f0_0 .net "x", 0 0, L_000001710b6f6c80;  alias, 1 drivers
v000001710b5d81b0_0 .net "y", 0 0, L_000001710b6f75e0;  alias, 1 drivers
v000001710b5d7e90_0 .net "z", 0 0, L_000001710b78d8c0;  alias, 1 drivers
S_000001710b5fae60 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5f8a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78d620 .functor XOR 1, L_000001710b78d8c0, L_000001710b6f8260, C4<0>, C4<0>;
v000001710b5d8250_0 .net "x", 0 0, L_000001710b78d8c0;  alias, 1 drivers
v000001710b5d7fd0_0 .net "y", 0 0, L_000001710b6f8260;  alias, 1 drivers
v000001710b5d8c50_0 .net "z", 0 0, L_000001710b78d620;  alias, 1 drivers
S_000001710b5f9ba0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5fb630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688f38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78d5b0 .functor XOR 1, L_000001710b688f38, L_000001710b6f6be0, C4<0>, C4<0>;
v000001710b5d8d90_0 .net "x", 0 0, L_000001710b688f38;  1 drivers
v000001710b5d8e30_0 .net "y", 0 0, L_000001710b6f6be0;  1 drivers
v000001710b5fd0b0_0 .net "z", 0 0, L_000001710b78d5b0;  1 drivers
S_000001710b5f9880 .scope generate, "genblk1[18]" "genblk1[18]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35c760 .param/l "i" 0 10 21, +C4<010010>;
S_000001710b5f96f0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5f9880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5fcc50_0 .net "and0", 0 0, L_000001710b78e2d0;  1 drivers
v000001710b5fd150_0 .net "and1", 0 0, L_000001710b78e7a0;  1 drivers
v000001710b5fc890_0 .net "c", 0 0, L_000001710b6f6460;  1 drivers
v000001710b5fdc90_0 .net "cout", 0 0, L_000001710b78d380;  1 drivers
v000001710b5fcbb0_0 .net "x", 0 0, L_000001710b6f6960;  1 drivers
v000001710b5fc430_0 .net "xor0", 0 0, L_000001710b78db60;  1 drivers
v000001710b5fcd90_0 .net "y", 0 0, L_000001710b6f83a0;  1 drivers
v000001710b5fbcb0_0 .net "z", 0 0, L_000001710b78ceb0;  1 drivers
S_000001710b5fa820 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5f96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78e2d0 .functor AND 1, L_000001710b6f6960, L_000001710b6f83a0, C4<1>, C4<1>;
v000001710b5fc750_0 .net "x", 0 0, L_000001710b6f6960;  alias, 1 drivers
v000001710b5fc930_0 .net "y", 0 0, L_000001710b6f83a0;  alias, 1 drivers
v000001710b5fda10_0 .net "z", 0 0, L_000001710b78e2d0;  alias, 1 drivers
S_000001710b5f8c00 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5f96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78e7a0 .functor AND 1, L_000001710b78db60, L_000001710b6f6460, C4<1>, C4<1>;
v000001710b5fbf30_0 .net "x", 0 0, L_000001710b78db60;  alias, 1 drivers
v000001710b5fe230_0 .net "y", 0 0, L_000001710b6f6460;  alias, 1 drivers
v000001710b5fc070_0 .net "z", 0 0, L_000001710b78e7a0;  alias, 1 drivers
S_000001710b5fb7c0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5f96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78d380 .functor OR 1, L_000001710b78e2d0, L_000001710b78e7a0, C4<0>, C4<0>;
v000001710b5fc7f0_0 .net "x", 0 0, L_000001710b78e2d0;  alias, 1 drivers
v000001710b5fc2f0_0 .net "y", 0 0, L_000001710b78e7a0;  alias, 1 drivers
v000001710b5fbfd0_0 .net "z", 0 0, L_000001710b78d380;  alias, 1 drivers
S_000001710b5f82a0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5f96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78db60 .functor XOR 1, L_000001710b6f6960, L_000001710b6f83a0, C4<0>, C4<0>;
v000001710b5fc570_0 .net "x", 0 0, L_000001710b6f6960;  alias, 1 drivers
v000001710b5fc110_0 .net "y", 0 0, L_000001710b6f83a0;  alias, 1 drivers
v000001710b5fd010_0 .net "z", 0 0, L_000001710b78db60;  alias, 1 drivers
S_000001710b5f9a10 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5f96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78ceb0 .functor XOR 1, L_000001710b78db60, L_000001710b6f6460, C4<0>, C4<0>;
v000001710b5fe2d0_0 .net "x", 0 0, L_000001710b78db60;  alias, 1 drivers
v000001710b5fd470_0 .net "y", 0 0, L_000001710b6f6460;  alias, 1 drivers
v000001710b5fd790_0 .net "z", 0 0, L_000001710b78ceb0;  alias, 1 drivers
S_000001710b5f8430 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5f9880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688f80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78de00 .functor XOR 1, L_000001710b688f80, L_000001710b6f7c20, C4<0>, C4<0>;
v000001710b5fc1b0_0 .net "x", 0 0, L_000001710b688f80;  1 drivers
v000001710b5fd5b0_0 .net "y", 0 0, L_000001710b6f7c20;  1 drivers
v000001710b5fe190_0 .net "z", 0 0, L_000001710b78de00;  1 drivers
S_000001710b5f93d0 .scope generate, "genblk1[19]" "genblk1[19]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35c1a0 .param/l "i" 0 10 21, +C4<010011>;
S_000001710b5f9d30 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5f93d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5fcb10_0 .net "and0", 0 0, L_000001710b78d930;  1 drivers
v000001710b5fd650_0 .net "and1", 0 0, L_000001710b78dcb0;  1 drivers
v000001710b5fbdf0_0 .net "c", 0 0, L_000001710b6f65a0;  1 drivers
v000001710b5fccf0_0 .net "cout", 0 0, L_000001710b78d000;  1 drivers
v000001710b5fce30_0 .net "x", 0 0, L_000001710b6f6780;  1 drivers
v000001710b5fced0_0 .net "xor0", 0 0, L_000001710b78cf20;  1 drivers
v000001710b5fc4d0_0 .net "y", 0 0, L_000001710b6f66e0;  1 drivers
v000001710b5fc610_0 .net "z", 0 0, L_000001710b78cdd0;  1 drivers
S_000001710b5f9ec0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5f9d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78d930 .functor AND 1, L_000001710b6f6780, L_000001710b6f66e0, C4<1>, C4<1>;
v000001710b5fd8d0_0 .net "x", 0 0, L_000001710b6f6780;  alias, 1 drivers
v000001710b5fc9d0_0 .net "y", 0 0, L_000001710b6f66e0;  alias, 1 drivers
v000001710b5fd510_0 .net "z", 0 0, L_000001710b78d930;  alias, 1 drivers
S_000001710b5fa050 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5f9d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78dcb0 .functor AND 1, L_000001710b78cf20, L_000001710b6f65a0, C4<1>, C4<1>;
v000001710b5fbb70_0 .net "x", 0 0, L_000001710b78cf20;  alias, 1 drivers
v000001710b5fbc10_0 .net "y", 0 0, L_000001710b6f65a0;  alias, 1 drivers
v000001710b5fcf70_0 .net "z", 0 0, L_000001710b78dcb0;  alias, 1 drivers
S_000001710b5fa1e0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5f9d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78d000 .functor OR 1, L_000001710b78d930, L_000001710b78dcb0, C4<0>, C4<0>;
v000001710b5fdab0_0 .net "x", 0 0, L_000001710b78d930;  alias, 1 drivers
v000001710b5fc250_0 .net "y", 0 0, L_000001710b78dcb0;  alias, 1 drivers
v000001710b5fd330_0 .net "z", 0 0, L_000001710b78d000;  alias, 1 drivers
S_000001710b5faff0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5f9d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78cf20 .functor XOR 1, L_000001710b6f6780, L_000001710b6f66e0, C4<0>, C4<0>;
v000001710b5fdd30_0 .net "x", 0 0, L_000001710b6f6780;  alias, 1 drivers
v000001710b5fbd50_0 .net "y", 0 0, L_000001710b6f66e0;  alias, 1 drivers
v000001710b5fc390_0 .net "z", 0 0, L_000001710b78cf20;  alias, 1 drivers
S_000001710b5fa370 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5f9d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78cdd0 .functor XOR 1, L_000001710b78cf20, L_000001710b6f65a0, C4<0>, C4<0>;
v000001710b5fca70_0 .net "x", 0 0, L_000001710b78cf20;  alias, 1 drivers
v000001710b5fbe90_0 .net "y", 0 0, L_000001710b6f65a0;  alias, 1 drivers
v000001710b5fdbf0_0 .net "z", 0 0, L_000001710b78cdd0;  alias, 1 drivers
S_000001710b5f9240 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5f93d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b688fc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78e6c0 .functor XOR 1, L_000001710b688fc8, L_000001710b6f8a80, C4<0>, C4<0>;
v000001710b5fd1f0_0 .net "x", 0 0, L_000001710b688fc8;  1 drivers
v000001710b5fdb50_0 .net "y", 0 0, L_000001710b6f8a80;  1 drivers
v000001710b5fc6b0_0 .net "z", 0 0, L_000001710b78e6c0;  1 drivers
S_000001710b5fa9b0 .scope generate, "genblk1[20]" "genblk1[20]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35cde0 .param/l "i" 0 10 21, +C4<010100>;
S_000001710b5f85c0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5fa9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b600170_0 .net "and0", 0 0, L_000001710b78d1c0;  1 drivers
v000001710b5fe690_0 .net "and1", 0 0, L_000001710b78d460;  1 drivers
v000001710b600ad0_0 .net "c", 0 0, L_000001710b6f6320;  1 drivers
v000001710b6007b0_0 .net "cout", 0 0, L_000001710b78e3b0;  1 drivers
v000001710b5fe370_0 .net "x", 0 0, L_000001710b6f7900;  1 drivers
v000001710b600990_0 .net "xor0", 0 0, L_000001710b78e1f0;  1 drivers
v000001710b5fe9b0_0 .net "y", 0 0, L_000001710b6f7220;  1 drivers
v000001710b5fe730_0 .net "z", 0 0, L_000001710b78d070;  1 drivers
S_000001710b5fab40 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5f85c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78d1c0 .functor AND 1, L_000001710b6f7900, L_000001710b6f7220, C4<1>, C4<1>;
v000001710b5fd290_0 .net "x", 0 0, L_000001710b6f7900;  alias, 1 drivers
v000001710b5fd3d0_0 .net "y", 0 0, L_000001710b6f7220;  alias, 1 drivers
v000001710b5fd6f0_0 .net "z", 0 0, L_000001710b78d1c0;  alias, 1 drivers
S_000001710b5facd0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5f85c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78d460 .functor AND 1, L_000001710b78e1f0, L_000001710b6f6320, C4<1>, C4<1>;
v000001710b5fd830_0 .net "x", 0 0, L_000001710b78e1f0;  alias, 1 drivers
v000001710b5fd970_0 .net "y", 0 0, L_000001710b6f6320;  alias, 1 drivers
v000001710b5fddd0_0 .net "z", 0 0, L_000001710b78d460;  alias, 1 drivers
S_000001710b5fb180 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5f85c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78e3b0 .functor OR 1, L_000001710b78d1c0, L_000001710b78d460, C4<0>, C4<0>;
v000001710b5fde70_0 .net "x", 0 0, L_000001710b78d1c0;  alias, 1 drivers
v000001710b5fdf10_0 .net "y", 0 0, L_000001710b78d460;  alias, 1 drivers
v000001710b5fdfb0_0 .net "z", 0 0, L_000001710b78e3b0;  alias, 1 drivers
S_000001710b5f8750 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5f85c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78e1f0 .functor XOR 1, L_000001710b6f7900, L_000001710b6f7220, C4<0>, C4<0>;
v000001710b5fe050_0 .net "x", 0 0, L_000001710b6f7900;  alias, 1 drivers
v000001710b5fe0f0_0 .net "y", 0 0, L_000001710b6f7220;  alias, 1 drivers
v000001710b5fe870_0 .net "z", 0 0, L_000001710b78e1f0;  alias, 1 drivers
S_000001710b5f90b0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5f85c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78d070 .functor XOR 1, L_000001710b78e1f0, L_000001710b6f6320, C4<0>, C4<0>;
v000001710b5ff8b0_0 .net "x", 0 0, L_000001710b78e1f0;  alias, 1 drivers
v000001710b5fe550_0 .net "y", 0 0, L_000001710b6f6320;  alias, 1 drivers
v000001710b5ff810_0 .net "z", 0 0, L_000001710b78d070;  alias, 1 drivers
S_000001710b5f88e0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5fa9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78d310 .functor XOR 1, L_000001710b689010, L_000001710b6f7400, C4<0>, C4<0>;
v000001710b5fe5f0_0 .net "x", 0 0, L_000001710b689010;  1 drivers
v000001710b6008f0_0 .net "y", 0 0, L_000001710b6f7400;  1 drivers
v000001710b600a30_0 .net "z", 0 0, L_000001710b78d310;  1 drivers
S_000001710b5f8d90 .scope generate, "genblk1[21]" "genblk1[21]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35c2a0 .param/l "i" 0 10 21, +C4<010101>;
S_000001710b5f8f20 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5f8d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5fef50_0 .net "and0", 0 0, L_000001710b78d3f0;  1 drivers
v000001710b600490_0 .net "and1", 0 0, L_000001710b78d770;  1 drivers
v000001710b5fecd0_0 .net "c", 0 0, L_000001710b6f6820;  1 drivers
v000001710b5ff590_0 .net "cout", 0 0, L_000001710b78d0e0;  1 drivers
v000001710b5feeb0_0 .net "x", 0 0, L_000001710b6f8580;  1 drivers
v000001710b5ff6d0_0 .net "xor0", 0 0, L_000001710b78d850;  1 drivers
v000001710b5ff1d0_0 .net "y", 0 0, L_000001710b6f6a00;  1 drivers
v000001710b5ff090_0 .net "z", 0 0, L_000001710b78dbd0;  1 drivers
S_000001710b5ed850 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5f8f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78d3f0 .functor AND 1, L_000001710b6f8580, L_000001710b6f6a00, C4<1>, C4<1>;
v000001710b5ff3b0_0 .net "x", 0 0, L_000001710b6f8580;  alias, 1 drivers
v000001710b5fec30_0 .net "y", 0 0, L_000001710b6f6a00;  alias, 1 drivers
v000001710b5fe4b0_0 .net "z", 0 0, L_000001710b78d3f0;  alias, 1 drivers
S_000001710b5f1220 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5f8f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78d770 .functor AND 1, L_000001710b78d850, L_000001710b6f6820, C4<1>, C4<1>;
v000001710b5fe410_0 .net "x", 0 0, L_000001710b78d850;  alias, 1 drivers
v000001710b5fed70_0 .net "y", 0 0, L_000001710b6f6820;  alias, 1 drivers
v000001710b5fe910_0 .net "z", 0 0, L_000001710b78d770;  alias, 1 drivers
S_000001710b5ed080 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5f8f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78d0e0 .functor OR 1, L_000001710b78d3f0, L_000001710b78d770, C4<0>, C4<0>;
v000001710b5fe7d0_0 .net "x", 0 0, L_000001710b78d3f0;  alias, 1 drivers
v000001710b5fea50_0 .net "y", 0 0, L_000001710b78d770;  alias, 1 drivers
v000001710b6005d0_0 .net "z", 0 0, L_000001710b78d0e0;  alias, 1 drivers
S_000001710b5f13b0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5f8f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78d850 .functor XOR 1, L_000001710b6f8580, L_000001710b6f6a00, C4<0>, C4<0>;
v000001710b5ff950_0 .net "x", 0 0, L_000001710b6f8580;  alias, 1 drivers
v000001710b5fee10_0 .net "y", 0 0, L_000001710b6f6a00;  alias, 1 drivers
v000001710b5feaf0_0 .net "z", 0 0, L_000001710b78d850;  alias, 1 drivers
S_000001710b5ed6c0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5f8f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78dbd0 .functor XOR 1, L_000001710b78d850, L_000001710b6f6820, C4<0>, C4<0>;
v000001710b5fff90_0 .net "x", 0 0, L_000001710b78d850;  alias, 1 drivers
v000001710b5feff0_0 .net "y", 0 0, L_000001710b6f6820;  alias, 1 drivers
v000001710b5feb90_0 .net "z", 0 0, L_000001710b78dbd0;  alias, 1 drivers
S_000001710b5efab0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5f8d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78d700 .functor XOR 1, L_000001710b689058, L_000001710b6f7180, C4<0>, C4<0>;
v000001710b5ff130_0 .net "x", 0 0, L_000001710b689058;  1 drivers
v000001710b5ff9f0_0 .net "y", 0 0, L_000001710b6f7180;  1 drivers
v000001710b5ff270_0 .net "z", 0 0, L_000001710b78d700;  1 drivers
S_000001710b5ec720 .scope generate, "genblk1[22]" "genblk1[22]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35c8a0 .param/l "i" 0 10 21, +C4<010110>;
S_000001710b5f0be0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5ec720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b5ffe50_0 .net "and0", 0 0, L_000001710b78d7e0;  1 drivers
v000001710b600030_0 .net "and1", 0 0, L_000001710b78d690;  1 drivers
v000001710b6000d0_0 .net "c", 0 0, L_000001710b6f79a0;  1 drivers
v000001710b6002b0_0 .net "cout", 0 0, L_000001710b78d4d0;  1 drivers
v000001710b600350_0 .net "x", 0 0, L_000001710b6f6d20;  1 drivers
v000001710b6003f0_0 .net "xor0", 0 0, L_000001710b78d9a0;  1 drivers
v000001710b600670_0 .net "y", 0 0, L_000001710b6f7680;  1 drivers
v000001710b600710_0 .net "z", 0 0, L_000001710b78d540;  1 drivers
S_000001710b5f19f0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5f0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78d7e0 .functor AND 1, L_000001710b6f6d20, L_000001710b6f7680, C4<1>, C4<1>;
v000001710b5ffd10_0 .net "x", 0 0, L_000001710b6f6d20;  alias, 1 drivers
v000001710b5ff310_0 .net "y", 0 0, L_000001710b6f7680;  alias, 1 drivers
v000001710b5ff450_0 .net "z", 0 0, L_000001710b78d7e0;  alias, 1 drivers
S_000001710b5ed3a0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5f0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78d690 .functor AND 1, L_000001710b78d9a0, L_000001710b6f79a0, C4<1>, C4<1>;
v000001710b5ff770_0 .net "x", 0 0, L_000001710b78d9a0;  alias, 1 drivers
v000001710b600850_0 .net "y", 0 0, L_000001710b6f79a0;  alias, 1 drivers
v000001710b5ffef0_0 .net "z", 0 0, L_000001710b78d690;  alias, 1 drivers
S_000001710b5ed210 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5f0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78d4d0 .functor OR 1, L_000001710b78d7e0, L_000001710b78d690, C4<0>, C4<0>;
v000001710b5ffb30_0 .net "x", 0 0, L_000001710b78d7e0;  alias, 1 drivers
v000001710b5ff4f0_0 .net "y", 0 0, L_000001710b78d690;  alias, 1 drivers
v000001710b600210_0 .net "z", 0 0, L_000001710b78d4d0;  alias, 1 drivers
S_000001710b5f1b80 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5f0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78d9a0 .functor XOR 1, L_000001710b6f6d20, L_000001710b6f7680, C4<0>, C4<0>;
v000001710b5ffa90_0 .net "x", 0 0, L_000001710b6f6d20;  alias, 1 drivers
v000001710b5ff630_0 .net "y", 0 0, L_000001710b6f7680;  alias, 1 drivers
v000001710b5ffbd0_0 .net "z", 0 0, L_000001710b78d9a0;  alias, 1 drivers
S_000001710b5ef600 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5f0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78d540 .functor XOR 1, L_000001710b78d9a0, L_000001710b6f79a0, C4<0>, C4<0>;
v000001710b5ffc70_0 .net "x", 0 0, L_000001710b78d9a0;  alias, 1 drivers
v000001710b600530_0 .net "y", 0 0, L_000001710b6f79a0;  alias, 1 drivers
v000001710b5ffdb0_0 .net "z", 0 0, L_000001710b78d540;  alias, 1 drivers
S_000001710b5edd00 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5ec720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6890a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78ccf0 .functor XOR 1, L_000001710b6890a0, L_000001710b6f6500, C4<0>, C4<0>;
v000001710b602830_0 .net "x", 0 0, L_000001710b6890a0;  1 drivers
v000001710b602dd0_0 .net "y", 0 0, L_000001710b6f6500;  1 drivers
v000001710b601070_0 .net "z", 0 0, L_000001710b78ccf0;  1 drivers
S_000001710b5f1d10 .scope generate, "genblk1[23]" "genblk1[23]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35c560 .param/l "i" 0 10 21, +C4<010111>;
S_000001710b5eee30 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5f1d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b601cf0_0 .net "and0", 0 0, L_000001710b78e570;  1 drivers
v000001710b601d90_0 .net "and1", 0 0, L_000001710b78e5e0;  1 drivers
v000001710b602a10_0 .net "c", 0 0, L_000001710b6f7040;  1 drivers
v000001710b601ed0_0 .net "cout", 0 0, L_000001710b78dc40;  1 drivers
v000001710b601610_0 .net "x", 0 0, L_000001710b6f6fa0;  1 drivers
v000001710b601f70_0 .net "xor0", 0 0, L_000001710b78e650;  1 drivers
v000001710b601930_0 .net "y", 0 0, L_000001710b6f7a40;  1 drivers
v000001710b6016b0_0 .net "z", 0 0, L_000001710b78daf0;  1 drivers
S_000001710b5efc40 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5eee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78e570 .functor AND 1, L_000001710b6f6fa0, L_000001710b6f7a40, C4<1>, C4<1>;
v000001710b600f30_0 .net "x", 0 0, L_000001710b6f6fa0;  alias, 1 drivers
v000001710b6030f0_0 .net "y", 0 0, L_000001710b6f7a40;  alias, 1 drivers
v000001710b601b10_0 .net "z", 0 0, L_000001710b78e570;  alias, 1 drivers
S_000001710b5ebaa0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5eee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78e5e0 .functor AND 1, L_000001710b78e650, L_000001710b6f7040, C4<1>, C4<1>;
v000001710b602bf0_0 .net "x", 0 0, L_000001710b78e650;  alias, 1 drivers
v000001710b601bb0_0 .net "y", 0 0, L_000001710b6f7040;  alias, 1 drivers
v000001710b601570_0 .net "z", 0 0, L_000001710b78e5e0;  alias, 1 drivers
S_000001710b5ebc30 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5eee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78dc40 .functor OR 1, L_000001710b78e570, L_000001710b78e5e0, C4<0>, C4<0>;
v000001710b601a70_0 .net "x", 0 0, L_000001710b78e570;  alias, 1 drivers
v000001710b6019d0_0 .net "y", 0 0, L_000001710b78e5e0;  alias, 1 drivers
v000001710b601430_0 .net "z", 0 0, L_000001710b78dc40;  alias, 1 drivers
S_000001710b5f16d0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5eee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78e650 .functor XOR 1, L_000001710b6f6fa0, L_000001710b6f7a40, C4<0>, C4<0>;
v000001710b601e30_0 .net "x", 0 0, L_000001710b6f6fa0;  alias, 1 drivers
v000001710b601c50_0 .net "y", 0 0, L_000001710b6f7a40;  alias, 1 drivers
v000001710b6014d0_0 .net "z", 0 0, L_000001710b78e650;  alias, 1 drivers
S_000001710b5ecef0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5eee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78daf0 .functor XOR 1, L_000001710b78e650, L_000001710b6f7040, C4<0>, C4<0>;
v000001710b602ab0_0 .net "x", 0 0, L_000001710b78e650;  alias, 1 drivers
v000001710b600df0_0 .net "y", 0 0, L_000001710b6f7040;  alias, 1 drivers
v000001710b603230_0 .net "z", 0 0, L_000001710b78daf0;  alias, 1 drivers
S_000001710b5ed530 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5f1d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6890e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78da80 .functor XOR 1, L_000001710b6890e8, L_000001710b6f6dc0, C4<0>, C4<0>;
v000001710b602f10_0 .net "x", 0 0, L_000001710b6890e8;  1 drivers
v000001710b602010_0 .net "y", 0 0, L_000001710b6f6dc0;  1 drivers
v000001710b6020b0_0 .net "z", 0 0, L_000001710b78da80;  1 drivers
S_000001710b5ee1b0 .scope generate, "genblk1[24]" "genblk1[24]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35c5e0 .param/l "i" 0 10 21, +C4<011000>;
S_000001710b5ed9e0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5ee1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b600d50_0 .net "and0", 0 0, L_000001710b78cc80;  1 drivers
v000001710b600cb0_0 .net "and1", 0 0, L_000001710b78e260;  1 drivers
v000001710b602b50_0 .net "c", 0 0, L_000001710b6f7fe0;  1 drivers
v000001710b6011b0_0 .net "cout", 0 0, L_000001710b78d2a0;  1 drivers
v000001710b6023d0_0 .net "x", 0 0, L_000001710b6f70e0;  1 drivers
v000001710b602e70_0 .net "xor0", 0 0, L_000001710b78e030;  1 drivers
v000001710b6012f0_0 .net "y", 0 0, L_000001710b6f74a0;  1 drivers
v000001710b602d30_0 .net "z", 0 0, L_000001710b78d230;  1 drivers
S_000001710b5f1860 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5ed9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78cc80 .functor AND 1, L_000001710b6f70e0, L_000001710b6f74a0, C4<1>, C4<1>;
v000001710b601110_0 .net "x", 0 0, L_000001710b6f70e0;  alias, 1 drivers
v000001710b601250_0 .net "y", 0 0, L_000001710b6f74a0;  alias, 1 drivers
v000001710b6032d0_0 .net "z", 0 0, L_000001710b78cc80;  alias, 1 drivers
S_000001710b5ef790 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5ed9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78e260 .functor AND 1, L_000001710b78e030, L_000001710b6f7fe0, C4<1>, C4<1>;
v000001710b602150_0 .net "x", 0 0, L_000001710b78e030;  alias, 1 drivers
v000001710b602fb0_0 .net "y", 0 0, L_000001710b6f7fe0;  alias, 1 drivers
v000001710b602c90_0 .net "z", 0 0, L_000001710b78e260;  alias, 1 drivers
S_000001710b5ebdc0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5ed9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78d2a0 .functor OR 1, L_000001710b78cc80, L_000001710b78e260, C4<0>, C4<0>;
v000001710b600b70_0 .net "x", 0 0, L_000001710b78cc80;  alias, 1 drivers
v000001710b603190_0 .net "y", 0 0, L_000001710b78e260;  alias, 1 drivers
v000001710b600fd0_0 .net "z", 0 0, L_000001710b78d2a0;  alias, 1 drivers
S_000001710b5eefc0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5ed9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78e030 .functor XOR 1, L_000001710b6f70e0, L_000001710b6f74a0, C4<0>, C4<0>;
v000001710b603050_0 .net "x", 0 0, L_000001710b6f70e0;  alias, 1 drivers
v000001710b6021f0_0 .net "y", 0 0, L_000001710b6f74a0;  alias, 1 drivers
v000001710b600c10_0 .net "z", 0 0, L_000001710b78e030;  alias, 1 drivers
S_000001710b5ebf50 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5ed9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78d230 .functor XOR 1, L_000001710b78e030, L_000001710b6f7fe0, C4<0>, C4<0>;
v000001710b600e90_0 .net "x", 0 0, L_000001710b78e030;  alias, 1 drivers
v000001710b602290_0 .net "y", 0 0, L_000001710b6f7fe0;  alias, 1 drivers
v000001710b602330_0 .net "z", 0 0, L_000001710b78d230;  alias, 1 drivers
S_000001710b5ec0e0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5ee1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78e730 .functor XOR 1, L_000001710b689130, L_000001710b6f81c0, C4<0>, C4<0>;
v000001710b602470_0 .net "x", 0 0, L_000001710b689130;  1 drivers
v000001710b602510_0 .net "y", 0 0, L_000001710b6f81c0;  1 drivers
v000001710b6025b0_0 .net "z", 0 0, L_000001710b78e730;  1 drivers
S_000001710b5ee7f0 .scope generate, "genblk1[25]" "genblk1[25]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35cbe0 .param/l "i" 0 10 21, +C4<011001>;
S_000001710b5ede90 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5ee7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b605a30_0 .net "and0", 0 0, L_000001710b78dee0;  1 drivers
v000001710b604950_0 .net "and1", 0 0, L_000001710b78df50;  1 drivers
v000001710b604310_0 .net "c", 0 0, L_000001710b6f7b80;  1 drivers
v000001710b6043b0_0 .net "cout", 0 0, L_000001710b78cd60;  1 drivers
v000001710b603d70_0 .net "x", 0 0, L_000001710b6f77c0;  1 drivers
v000001710b603e10_0 .net "xor0", 0 0, L_000001710b78dd20;  1 drivers
v000001710b604590_0 .net "y", 0 0, L_000001710b6f7860;  1 drivers
v000001710b603c30_0 .net "z", 0 0, L_000001710b78de70;  1 drivers
S_000001710b5f0f00 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5ede90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78dee0 .functor AND 1, L_000001710b6f77c0, L_000001710b6f7860, C4<1>, C4<1>;
v000001710b601750_0 .net "x", 0 0, L_000001710b6f77c0;  alias, 1 drivers
v000001710b601390_0 .net "y", 0 0, L_000001710b6f7860;  alias, 1 drivers
v000001710b6017f0_0 .net "z", 0 0, L_000001710b78dee0;  alias, 1 drivers
S_000001710b5ef150 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5ede90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78df50 .functor AND 1, L_000001710b78dd20, L_000001710b6f7b80, C4<1>, C4<1>;
v000001710b601890_0 .net "x", 0 0, L_000001710b78dd20;  alias, 1 drivers
v000001710b602650_0 .net "y", 0 0, L_000001710b6f7b80;  alias, 1 drivers
v000001710b6026f0_0 .net "z", 0 0, L_000001710b78df50;  alias, 1 drivers
S_000001710b5ee020 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5ede90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78cd60 .functor OR 1, L_000001710b78dee0, L_000001710b78df50, C4<0>, C4<0>;
v000001710b602790_0 .net "x", 0 0, L_000001710b78dee0;  alias, 1 drivers
v000001710b6028d0_0 .net "y", 0 0, L_000001710b78df50;  alias, 1 drivers
v000001710b602970_0 .net "z", 0 0, L_000001710b78cd60;  alias, 1 drivers
S_000001710b5ec270 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5ede90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78dd20 .functor XOR 1, L_000001710b6f77c0, L_000001710b6f7860, C4<0>, C4<0>;
v000001710b604c70_0 .net "x", 0 0, L_000001710b6f77c0;  alias, 1 drivers
v000001710b603cd0_0 .net "y", 0 0, L_000001710b6f7860;  alias, 1 drivers
v000001710b604630_0 .net "z", 0 0, L_000001710b78dd20;  alias, 1 drivers
S_000001710b5f1090 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5ede90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78de70 .functor XOR 1, L_000001710b78dd20, L_000001710b6f7b80, C4<0>, C4<0>;
v000001710b603a50_0 .net "x", 0 0, L_000001710b78dd20;  alias, 1 drivers
v000001710b6044f0_0 .net "y", 0 0, L_000001710b6f7b80;  alias, 1 drivers
v000001710b6052b0_0 .net "z", 0 0, L_000001710b78de70;  alias, 1 drivers
S_000001710b5ecd60 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5ee7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78dd90 .functor XOR 1, L_000001710b689178, L_000001710b6f7720, C4<0>, C4<0>;
v000001710b604bd0_0 .net "x", 0 0, L_000001710b689178;  1 drivers
v000001710b6058f0_0 .net "y", 0 0, L_000001710b6f7720;  1 drivers
v000001710b605710_0 .net "z", 0 0, L_000001710b78dd90;  1 drivers
S_000001710b5ee340 .scope generate, "genblk1[26]" "genblk1[26]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35cfa0 .param/l "i" 0 10 21, +C4<011010>;
S_000001710b5ee980 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5ee340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b603f50_0 .net "and0", 0 0, L_000001710b78e180;  1 drivers
v000001710b6034b0_0 .net "and1", 0 0, L_000001710b78e340;  1 drivers
v000001710b603910_0 .net "c", 0 0, L_000001710b6f7d60;  1 drivers
v000001710b604770_0 .net "cout", 0 0, L_000001710b78e420;  1 drivers
v000001710b604a90_0 .net "x", 0 0, L_000001710b6f7cc0;  1 drivers
v000001710b603410_0 .net "xor0", 0 0, L_000001710b78e0a0;  1 drivers
v000001710b603ff0_0 .net "y", 0 0, L_000001710b6f8760;  1 drivers
v000001710b6035f0_0 .net "z", 0 0, L_000001710b78e110;  1 drivers
S_000001710b5edb70 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5ee980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78e180 .functor AND 1, L_000001710b6f7cc0, L_000001710b6f8760, C4<1>, C4<1>;
v000001710b6037d0_0 .net "x", 0 0, L_000001710b6f7cc0;  alias, 1 drivers
v000001710b603b90_0 .net "y", 0 0, L_000001710b6f8760;  alias, 1 drivers
v000001710b603870_0 .net "z", 0 0, L_000001710b78e180;  alias, 1 drivers
S_000001710b5eca40 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5ee980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78e340 .functor AND 1, L_000001710b78e0a0, L_000001710b6f7d60, C4<1>, C4<1>;
v000001710b6048b0_0 .net "x", 0 0, L_000001710b78e0a0;  alias, 1 drivers
v000001710b603550_0 .net "y", 0 0, L_000001710b6f7d60;  alias, 1 drivers
v000001710b604810_0 .net "z", 0 0, L_000001710b78e340;  alias, 1 drivers
S_000001710b5f05a0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5ee980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78e420 .functor OR 1, L_000001710b78e180, L_000001710b78e340, C4<0>, C4<0>;
v000001710b6046d0_0 .net "x", 0 0, L_000001710b78e180;  alias, 1 drivers
v000001710b604090_0 .net "y", 0 0, L_000001710b78e340;  alias, 1 drivers
v000001710b603370_0 .net "z", 0 0, L_000001710b78e420;  alias, 1 drivers
S_000001710b5ee4d0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5ee980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78e0a0 .functor XOR 1, L_000001710b6f7cc0, L_000001710b6f8760, C4<0>, C4<0>;
v000001710b605530_0 .net "x", 0 0, L_000001710b6f7cc0;  alias, 1 drivers
v000001710b605ad0_0 .net "y", 0 0, L_000001710b6f8760;  alias, 1 drivers
v000001710b6057b0_0 .net "z", 0 0, L_000001710b78e0a0;  alias, 1 drivers
S_000001710b5ec400 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5ee980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78e110 .functor XOR 1, L_000001710b78e0a0, L_000001710b6f7d60, C4<0>, C4<0>;
v000001710b605170_0 .net "x", 0 0, L_000001710b78e0a0;  alias, 1 drivers
v000001710b603eb0_0 .net "y", 0 0, L_000001710b6f7d60;  alias, 1 drivers
v000001710b605490_0 .net "z", 0 0, L_000001710b78e110;  alias, 1 drivers
S_000001710b5ee660 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5ee340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6891c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78dfc0 .functor XOR 1, L_000001710b6891c0, L_000001710b6f7ae0, C4<0>, C4<0>;
v000001710b604450_0 .net "x", 0 0, L_000001710b6891c0;  1 drivers
v000001710b604130_0 .net "y", 0 0, L_000001710b6f7ae0;  1 drivers
v000001710b603690_0 .net "z", 0 0, L_000001710b78dfc0;  1 drivers
S_000001710b5eeb10 .scope generate, "genblk1[27]" "genblk1[27]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35d920 .param/l "i" 0 10 21, +C4<011011>;
S_000001710b5eeca0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5eeb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b6050d0_0 .net "and0", 0 0, L_000001710b78ef80;  1 drivers
v000001710b603af0_0 .net "and1", 0 0, L_000001710b78ef10;  1 drivers
v000001710b605210_0 .net "c", 0 0, L_000001710b6f8080;  1 drivers
v000001710b605350_0 .net "cout", 0 0, L_000001710b78e810;  1 drivers
v000001710b6053f0_0 .net "x", 0 0, L_000001710b6f7e00;  1 drivers
v000001710b605670_0 .net "xor0", 0 0, L_000001710b78e500;  1 drivers
v000001710b607fb0_0 .net "y", 0 0, L_000001710b6f7ea0;  1 drivers
v000001710b606570_0 .net "z", 0 0, L_000001710b790330;  1 drivers
S_000001710b5ef2e0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5eeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78ef80 .functor AND 1, L_000001710b6f7e00, L_000001710b6f7ea0, C4<1>, C4<1>;
v000001710b6041d0_0 .net "x", 0 0, L_000001710b6f7e00;  alias, 1 drivers
v000001710b604270_0 .net "y", 0 0, L_000001710b6f7ea0;  alias, 1 drivers
v000001710b6049f0_0 .net "z", 0 0, L_000001710b78ef80;  alias, 1 drivers
S_000001710b5ef470 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5eeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78ef10 .functor AND 1, L_000001710b78e500, L_000001710b6f8080, C4<1>, C4<1>;
v000001710b603730_0 .net "x", 0 0, L_000001710b78e500;  alias, 1 drivers
v000001710b6039b0_0 .net "y", 0 0, L_000001710b6f8080;  alias, 1 drivers
v000001710b604b30_0 .net "z", 0 0, L_000001710b78ef10;  alias, 1 drivers
S_000001710b5ef920 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5eeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78e810 .functor OR 1, L_000001710b78ef80, L_000001710b78ef10, C4<0>, C4<0>;
v000001710b604ef0_0 .net "x", 0 0, L_000001710b78ef80;  alias, 1 drivers
v000001710b605850_0 .net "y", 0 0, L_000001710b78ef10;  alias, 1 drivers
v000001710b604d10_0 .net "z", 0 0, L_000001710b78e810;  alias, 1 drivers
S_000001710b5f08c0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5eeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78e500 .functor XOR 1, L_000001710b6f7e00, L_000001710b6f7ea0, C4<0>, C4<0>;
v000001710b605990_0 .net "x", 0 0, L_000001710b6f7e00;  alias, 1 drivers
v000001710b605030_0 .net "y", 0 0, L_000001710b6f7ea0;  alias, 1 drivers
v000001710b6055d0_0 .net "z", 0 0, L_000001710b78e500;  alias, 1 drivers
S_000001710b5ec590 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5eeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790330 .functor XOR 1, L_000001710b78e500, L_000001710b6f8080, C4<0>, C4<0>;
v000001710b604db0_0 .net "x", 0 0, L_000001710b78e500;  alias, 1 drivers
v000001710b604f90_0 .net "y", 0 0, L_000001710b6f8080;  alias, 1 drivers
v000001710b604e50_0 .net "z", 0 0, L_000001710b790330;  alias, 1 drivers
S_000001710b5efdd0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5eeb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78e490 .functor XOR 1, L_000001710b689208, L_000001710b6f84e0, C4<0>, C4<0>;
v000001710b606b10_0 .net "x", 0 0, L_000001710b689208;  1 drivers
v000001710b6082d0_0 .net "y", 0 0, L_000001710b6f84e0;  1 drivers
v000001710b6066b0_0 .net "z", 0 0, L_000001710b78e490;  1 drivers
S_000001710b5eff60 .scope generate, "genblk1[28]" "genblk1[28]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35e0a0 .param/l "i" 0 10 21, +C4<011100>;
S_000001710b5f00f0 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5eff60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b607290_0 .net "and0", 0 0, L_000001710b78fa00;  1 drivers
v000001710b605c10_0 .net "and1", 0 0, L_000001710b78ec00;  1 drivers
v000001710b607650_0 .net "c", 0 0, L_000001710b6f8620;  1 drivers
v000001710b605cb0_0 .net "cout", 0 0, L_000001710b78eea0;  1 drivers
v000001710b606750_0 .net "x", 0 0, L_000001710b6f8300;  1 drivers
v000001710b606930_0 .net "xor0", 0 0, L_000001710b78f1b0;  1 drivers
v000001710b605fd0_0 .net "y", 0 0, L_000001710b6f8440;  1 drivers
v000001710b607a10_0 .net "z", 0 0, L_000001710b78f0d0;  1 drivers
S_000001710b5ec8b0 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5f00f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78fa00 .functor AND 1, L_000001710b6f8300, L_000001710b6f8440, C4<1>, C4<1>;
v000001710b606250_0 .net "x", 0 0, L_000001710b6f8300;  alias, 1 drivers
v000001710b606d90_0 .net "y", 0 0, L_000001710b6f8440;  alias, 1 drivers
v000001710b606390_0 .net "z", 0 0, L_000001710b78fa00;  alias, 1 drivers
S_000001710b5ecbd0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5f00f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78ec00 .functor AND 1, L_000001710b78f1b0, L_000001710b6f8620, C4<1>, C4<1>;
v000001710b605f30_0 .net "x", 0 0, L_000001710b78f1b0;  alias, 1 drivers
v000001710b6075b0_0 .net "y", 0 0, L_000001710b6f8620;  alias, 1 drivers
v000001710b608190_0 .net "z", 0 0, L_000001710b78ec00;  alias, 1 drivers
S_000001710b5f0280 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5f00f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78eea0 .functor OR 1, L_000001710b78fa00, L_000001710b78ec00, C4<0>, C4<0>;
v000001710b607bf0_0 .net "x", 0 0, L_000001710b78fa00;  alias, 1 drivers
v000001710b608230_0 .net "y", 0 0, L_000001710b78ec00;  alias, 1 drivers
v000001710b608050_0 .net "z", 0 0, L_000001710b78eea0;  alias, 1 drivers
S_000001710b5f0410 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5f00f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78f1b0 .functor XOR 1, L_000001710b6f8300, L_000001710b6f8440, C4<0>, C4<0>;
v000001710b606610_0 .net "x", 0 0, L_000001710b6f8300;  alias, 1 drivers
v000001710b606430_0 .net "y", 0 0, L_000001710b6f8440;  alias, 1 drivers
v000001710b606e30_0 .net "z", 0 0, L_000001710b78f1b0;  alias, 1 drivers
S_000001710b5f0730 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5f00f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78f0d0 .functor XOR 1, L_000001710b78f1b0, L_000001710b6f8620, C4<0>, C4<0>;
v000001710b6070b0_0 .net "x", 0 0, L_000001710b78f1b0;  alias, 1 drivers
v000001710b6069d0_0 .net "y", 0 0, L_000001710b6f8620;  alias, 1 drivers
v000001710b6064d0_0 .net "z", 0 0, L_000001710b78f0d0;  alias, 1 drivers
S_000001710b5f0a50 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5eff60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78eff0 .functor XOR 1, L_000001710b689250, L_000001710b6f8120, C4<0>, C4<0>;
v000001710b605b70_0 .net "x", 0 0, L_000001710b689250;  1 drivers
v000001710b607150_0 .net "y", 0 0, L_000001710b6f8120;  1 drivers
v000001710b605d50_0 .net "z", 0 0, L_000001710b78eff0;  1 drivers
S_000001710b5f0d70 .scope generate, "genblk1[29]" "genblk1[29]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35dd60 .param/l "i" 0 10 21, +C4<011101>;
S_000001710b5f1540 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b5f0d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b606cf0_0 .net "and0", 0 0, L_000001710b78f4c0;  1 drivers
v000001710b606ed0_0 .net "and1", 0 0, L_000001710b78f530;  1 drivers
v000001710b607c90_0 .net "c", 0 0, L_000001710b6f8b20;  1 drivers
v000001710b606f70_0 .net "cout", 0 0, L_000001710b790170;  1 drivers
v000001710b607010_0 .net "x", 0 0, L_000001710b6f88a0;  1 drivers
v000001710b607330_0 .net "xor0", 0 0, L_000001710b78f060;  1 drivers
v000001710b607510_0 .net "y", 0 0, L_000001710b6f9f20;  1 drivers
v000001710b6076f0_0 .net "z", 0 0, L_000001710b7903a0;  1 drivers
S_000001710b644d70 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b5f1540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78f4c0 .functor AND 1, L_000001710b6f88a0, L_000001710b6f9f20, C4<1>, C4<1>;
v000001710b6073d0_0 .net "x", 0 0, L_000001710b6f88a0;  alias, 1 drivers
v000001710b6067f0_0 .net "y", 0 0, L_000001710b6f9f20;  alias, 1 drivers
v000001710b606110_0 .net "z", 0 0, L_000001710b78f4c0;  alias, 1 drivers
S_000001710b648f10 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b5f1540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78f530 .functor AND 1, L_000001710b78f060, L_000001710b6f8b20, C4<1>, C4<1>;
v000001710b6080f0_0 .net "x", 0 0, L_000001710b78f060;  alias, 1 drivers
v000001710b605df0_0 .net "y", 0 0, L_000001710b6f8b20;  alias, 1 drivers
v000001710b607470_0 .net "z", 0 0, L_000001710b78f530;  alias, 1 drivers
S_000001710b643ab0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b5f1540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b790170 .functor OR 1, L_000001710b78f4c0, L_000001710b78f530, C4<0>, C4<0>;
v000001710b606a70_0 .net "x", 0 0, L_000001710b78f4c0;  alias, 1 drivers
v000001710b606bb0_0 .net "y", 0 0, L_000001710b78f530;  alias, 1 drivers
v000001710b6071f0_0 .net "z", 0 0, L_000001710b790170;  alias, 1 drivers
S_000001710b6461c0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b5f1540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78f060 .functor XOR 1, L_000001710b6f88a0, L_000001710b6f9f20, C4<0>, C4<0>;
v000001710b605e90_0 .net "x", 0 0, L_000001710b6f88a0;  alias, 1 drivers
v000001710b606c50_0 .net "y", 0 0, L_000001710b6f9f20;  alias, 1 drivers
v000001710b606070_0 .net "z", 0 0, L_000001710b78f060;  alias, 1 drivers
S_000001710b644f00 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b5f1540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7903a0 .functor XOR 1, L_000001710b78f060, L_000001710b6f8b20, C4<0>, C4<0>;
v000001710b6061b0_0 .net "x", 0 0, L_000001710b78f060;  alias, 1 drivers
v000001710b6062f0_0 .net "y", 0 0, L_000001710b6f8b20;  alias, 1 drivers
v000001710b606890_0 .net "z", 0 0, L_000001710b7903a0;  alias, 1 drivers
S_000001710b646e40 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b5f0d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78fb50 .functor XOR 1, L_000001710b689298, L_000001710b6f8800, C4<0>, C4<0>;
v000001710b607790_0 .net "x", 0 0, L_000001710b689298;  1 drivers
v000001710b607830_0 .net "y", 0 0, L_000001710b6f8800;  1 drivers
v000001710b6078d0_0 .net "z", 0 0, L_000001710b78fb50;  1 drivers
S_000001710b646670 .scope generate, "genblk1[30]" "genblk1[30]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35dde0 .param/l "i" 0 10 21, +C4<011110>;
S_000001710b643c40 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b646670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b609270_0 .net "and0", 0 0, L_000001710b78e9d0;  1 drivers
v000001710b608a50_0 .net "and1", 0 0, L_000001710b78f610;  1 drivers
v000001710b6091d0_0 .net "c", 0 0, L_000001710b6fa6a0;  1 drivers
v000001710b609b30_0 .net "cout", 0 0, L_000001710b78f290;  1 drivers
v000001710b609590_0 .net "x", 0 0, L_000001710b6f9ac0;  1 drivers
v000001710b609130_0 .net "xor0", 0 0, L_000001710b78f5a0;  1 drivers
v000001710b6094f0_0 .net "y", 0 0, L_000001710b6fb1e0;  1 drivers
v000001710b60a710_0 .net "z", 0 0, L_000001710b78f220;  1 drivers
S_000001710b649550 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b643c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78e9d0 .functor AND 1, L_000001710b6f9ac0, L_000001710b6fb1e0, C4<1>, C4<1>;
v000001710b607970_0 .net "x", 0 0, L_000001710b6f9ac0;  alias, 1 drivers
v000001710b607d30_0 .net "y", 0 0, L_000001710b6fb1e0;  alias, 1 drivers
v000001710b607ab0_0 .net "z", 0 0, L_000001710b78e9d0;  alias, 1 drivers
S_000001710b645d10 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b643c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78f610 .functor AND 1, L_000001710b78f5a0, L_000001710b6fa6a0, C4<1>, C4<1>;
v000001710b607dd0_0 .net "x", 0 0, L_000001710b78f5a0;  alias, 1 drivers
v000001710b607b50_0 .net "y", 0 0, L_000001710b6fa6a0;  alias, 1 drivers
v000001710b607e70_0 .net "z", 0 0, L_000001710b78f610;  alias, 1 drivers
S_000001710b644280 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b643c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78f290 .functor OR 1, L_000001710b78e9d0, L_000001710b78f610, C4<0>, C4<0>;
v000001710b607f10_0 .net "x", 0 0, L_000001710b78e9d0;  alias, 1 drivers
v000001710b60aa30_0 .net "y", 0 0, L_000001710b78f610;  alias, 1 drivers
v000001710b60aad0_0 .net "z", 0 0, L_000001710b78f290;  alias, 1 drivers
S_000001710b644be0 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b643c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78f5a0 .functor XOR 1, L_000001710b6f9ac0, L_000001710b6fb1e0, C4<0>, C4<0>;
v000001710b60a530_0 .net "x", 0 0, L_000001710b6f9ac0;  alias, 1 drivers
v000001710b60a170_0 .net "y", 0 0, L_000001710b6fb1e0;  alias, 1 drivers
v000001710b60a5d0_0 .net "z", 0 0, L_000001710b78f5a0;  alias, 1 drivers
S_000001710b6496e0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b643c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78f220 .functor XOR 1, L_000001710b78f5a0, L_000001710b6fa6a0, C4<0>, C4<0>;
v000001710b6096d0_0 .net "x", 0 0, L_000001710b78f5a0;  alias, 1 drivers
v000001710b60a670_0 .net "y", 0 0, L_000001710b6fa6a0;  alias, 1 drivers
v000001710b608370_0 .net "z", 0 0, L_000001710b78f220;  alias, 1 drivers
S_000001710b646990 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b646670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6892e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78fc30 .functor XOR 1, L_000001710b6892e0, L_000001710b6f8bc0, C4<0>, C4<0>;
v000001710b609310_0 .net "x", 0 0, L_000001710b6892e0;  1 drivers
v000001710b6089b0_0 .net "y", 0 0, L_000001710b6f8bc0;  1 drivers
v000001710b6093b0_0 .net "z", 0 0, L_000001710b78fc30;  1 drivers
S_000001710b646350 .scope generate, "genblk1[31]" "genblk1[31]" 10 21, 10 21 0, S_000001710b53a5f0;
 .timescale 0 0;
P_000001710b35d9a0 .param/l "i" 0 10 21, +C4<011111>;
S_000001710b648290 .scope module, "sub0" "full_adder_1bit" 10 23, 5 4 0, S_000001710b646350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b609630_0 .net "and0", 0 0, L_000001710b78e8f0;  1 drivers
v000001710b608c30_0 .net "and1", 0 0, L_000001710b78f760;  1 drivers
v000001710b608550_0 .net "c", 0 0, L_000001710b6f9d40;  1 drivers
v000001710b609770_0 .net "cout", 0 0, L_000001710b78eab0;  1 drivers
v000001710b609810_0 .net "x", 0 0, L_000001710b6fa600;  1 drivers
v000001710b6085f0_0 .net "xor0", 0 0, L_000001710b7901e0;  1 drivers
v000001710b609950_0 .net "y", 0 0, L_000001710b6f95c0;  1 drivers
v000001710b608f50_0 .net "z", 0 0, L_000001710b78fa70;  1 drivers
S_000001710b648100 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b648290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78e8f0 .functor AND 1, L_000001710b6fa600, L_000001710b6f95c0, C4<1>, C4<1>;
v000001710b60a7b0_0 .net "x", 0 0, L_000001710b6fa600;  alias, 1 drivers
v000001710b608870_0 .net "y", 0 0, L_000001710b6f95c0;  alias, 1 drivers
v000001710b608af0_0 .net "z", 0 0, L_000001710b78e8f0;  alias, 1 drivers
S_000001710b6440f0 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b648290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78f760 .functor AND 1, L_000001710b7901e0, L_000001710b6f9d40, C4<1>, C4<1>;
v000001710b608e10_0 .net "x", 0 0, L_000001710b7901e0;  alias, 1 drivers
v000001710b609ef0_0 .net "y", 0 0, L_000001710b6f9d40;  alias, 1 drivers
v000001710b60a210_0 .net "z", 0 0, L_000001710b78f760;  alias, 1 drivers
S_000001710b643dd0 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b648290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78eab0 .functor OR 1, L_000001710b78e8f0, L_000001710b78f760, C4<0>, C4<0>;
v000001710b608410_0 .net "x", 0 0, L_000001710b78e8f0;  alias, 1 drivers
v000001710b609bd0_0 .net "y", 0 0, L_000001710b78f760;  alias, 1 drivers
v000001710b608d70_0 .net "z", 0 0, L_000001710b78eab0;  alias, 1 drivers
S_000001710b643470 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b648290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b7901e0 .functor XOR 1, L_000001710b6fa600, L_000001710b6f95c0, C4<0>, C4<0>;
v000001710b608ff0_0 .net "x", 0 0, L_000001710b6fa600;  alias, 1 drivers
v000001710b608eb0_0 .net "y", 0 0, L_000001710b6f95c0;  alias, 1 drivers
v000001710b6084b0_0 .net "z", 0 0, L_000001710b7901e0;  alias, 1 drivers
S_000001710b647ac0 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b648290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78fa70 .functor XOR 1, L_000001710b7901e0, L_000001710b6f9d40, C4<0>, C4<0>;
v000001710b60a990_0 .net "x", 0 0, L_000001710b7901e0;  alias, 1 drivers
v000001710b609450_0 .net "y", 0 0, L_000001710b6f9d40;  alias, 1 drivers
v000001710b608cd0_0 .net "z", 0 0, L_000001710b78fa70;  alias, 1 drivers
S_000001710b6493c0 .scope module, "xor0_map" "xor_gate" 10 22, 8 1 0, S_000001710b646350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78e880 .functor XOR 1, L_000001710b689328, L_000001710b6f9b60, C4<0>, C4<0>;
v000001710b60a8f0_0 .net "x", 0 0, L_000001710b689328;  1 drivers
v000001710b6098b0_0 .net "y", 0 0, L_000001710b6f9b60;  1 drivers
v000001710b6099f0_0 .net "z", 0 0, L_000001710b78e880;  1 drivers
S_000001710b6464e0 .scope module, "sub0" "full_adder_1bit" 10 18, 5 4 0, S_000001710b53a5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "cout";
v000001710b60a0d0_0 .net "and0", 0 0, L_000001710b78f680;  1 drivers
v000001710b60a2b0_0 .net "and1", 0 0, L_000001710b78fdf0;  1 drivers
L_000001710b6893b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001710b60a350_0 .net "c", 0 0, L_000001710b6893b8;  1 drivers
v000001710b60a490_0 .net "cout", 0 0, L_000001710b78ea40;  1 drivers
v000001710b60bbb0_0 .net "x", 0 0, L_000001710b6f9fc0;  1 drivers
v000001710b60ca10_0 .net "xor0", 0 0, L_000001710b78f7d0;  1 drivers
v000001710b60b9d0_0 .net "y", 0 0, L_000001710b6f9700;  1 drivers
v000001710b60bcf0_0 .net "z", 0 0, L_000001710b78f140;  1 drivers
S_000001710b643600 .scope module, "and0_map" "and_gate" 5 18, 6 1 0, S_000001710b6464e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78f680 .functor AND 1, L_000001710b6f9fc0, L_000001710b6f9700, C4<1>, C4<1>;
v000001710b608730_0 .net "x", 0 0, L_000001710b6f9fc0;  alias, 1 drivers
v000001710b609db0_0 .net "y", 0 0, L_000001710b6f9700;  alias, 1 drivers
v000001710b608690_0 .net "z", 0 0, L_000001710b78f680;  alias, 1 drivers
S_000001710b645090 .scope module, "and1_map" "and_gate" 5 19, 6 1 0, S_000001710b6464e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78fdf0 .functor AND 1, L_000001710b78f7d0, L_000001710b6893b8, C4<1>, C4<1>;
v000001710b60a3f0_0 .net "x", 0 0, L_000001710b78f7d0;  alias, 1 drivers
v000001710b6087d0_0 .net "y", 0 0, L_000001710b6893b8;  alias, 1 drivers
v000001710b60a850_0 .net "z", 0 0, L_000001710b78fdf0;  alias, 1 drivers
S_000001710b643790 .scope module, "or0_map" "or_gate" 5 20, 7 1 0, S_000001710b6464e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78ea40 .functor OR 1, L_000001710b78f680, L_000001710b78fdf0, C4<0>, C4<0>;
v000001710b609d10_0 .net "x", 0 0, L_000001710b78f680;  alias, 1 drivers
v000001710b608910_0 .net "y", 0 0, L_000001710b78fdf0;  alias, 1 drivers
v000001710b609a90_0 .net "z", 0 0, L_000001710b78ea40;  alias, 1 drivers
S_000001710b645220 .scope module, "xor0_map" "xor_gate" 5 16, 8 1 0, S_000001710b6464e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78f7d0 .functor XOR 1, L_000001710b6f9fc0, L_000001710b6f9700, C4<0>, C4<0>;
v000001710b608b90_0 .net "x", 0 0, L_000001710b6f9fc0;  alias, 1 drivers
v000001710b609090_0 .net "y", 0 0, L_000001710b6f9700;  alias, 1 drivers
v000001710b609c70_0 .net "z", 0 0, L_000001710b78f7d0;  alias, 1 drivers
S_000001710b648420 .scope module, "xor1_map" "xor_gate" 5 17, 8 1 0, S_000001710b6464e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78f140 .functor XOR 1, L_000001710b78f7d0, L_000001710b6893b8, C4<0>, C4<0>;
v000001710b609e50_0 .net "x", 0 0, L_000001710b78f7d0;  alias, 1 drivers
v000001710b609f90_0 .net "y", 0 0, L_000001710b6893b8;  alias, 1 drivers
v000001710b60a030_0 .net "z", 0 0, L_000001710b78f140;  alias, 1 drivers
S_000001710b6453b0 .scope module, "xor0_map" "xor_gate" 10 16, 8 1 0, S_000001710b53a5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78e960 .functor XOR 1, L_000001710b689370, L_000001710b6f8c60, C4<0>, C4<0>;
v000001710b60b110_0 .net "x", 0 0, L_000001710b689370;  1 drivers
v000001710b60c3d0_0 .net "y", 0 0, L_000001710b6f8c60;  1 drivers
v000001710b60d0f0_0 .net "z", 0 0, L_000001710b78e960;  1 drivers
S_000001710b644410 .scope module, "xor32_map" "xor_gate" 10 26, 8 1 0, S_000001710b53a5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b689400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001710b78f300 .functor XOR 1, L_000001710b689400, L_000001710b6f9a20, C4<0>, C4<0>;
v000001710b60c6f0_0 .net "x", 0 0, L_000001710b689400;  1 drivers
v000001710b60cf10_0 .net "y", 0 0, L_000001710b6f9a20;  1 drivers
v000001710b60be30_0 .net "z", 0 0, L_000001710b78f300;  alias, 1 drivers
S_000001710b6485b0 .scope module, "xor33_map" "xor_gate" 10 27, 8 1 0, S_000001710b53a5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b78f370 .functor XOR 1, L_000001710b6f9520, L_000001710b6f9980, C4<0>, C4<0>;
v000001710b60d050_0 .net "x", 0 0, L_000001710b6f9520;  1 drivers
v000001710b60c830_0 .net "y", 0 0, L_000001710b6f9980;  1 drivers
v000001710b60cdd0_0 .net "z", 0 0, L_000001710b78f370;  alias, 1 drivers
S_000001710b646030 .scope module, "controls" "control" 2 22, 2 58 0, S_000001710aba46a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op";
    .port_info 1 /INPUT 6 "Fun";
    .port_info 2 /INPUT 1 "equal";
    .port_info 3 /INPUT 1 "sign";
    .port_info 4 /OUTPUT 1 "nPC_sel";
    .port_info 5 /OUTPUT 1 "RegWr";
    .port_info 6 /OUTPUT 1 "RegDst";
    .port_info 7 /OUTPUT 1 "ExtOp";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 3 "ALUctr";
    .port_info 10 /OUTPUT 1 "MemWr";
    .port_info 11 /OUTPUT 1 "MemtoReg";
v000001710b62d7b0_0 .net "ALUSrc", 0 0, L_000001710b6d8d70;  alias, 1 drivers
v000001710b62c310_0 .net "ALUctr", 2 0, L_000001710b6e0c00;  alias, 1 drivers
v000001710b62dad0_0 .net "ExtOp", 0 0, L_000001710b6d76b0;  alias, 1 drivers
v000001710b62beb0_0 .net "Fun", 5 0, L_000001710b6e07a0;  1 drivers
v000001710b62cc70_0 .net "MemToReg", 0 0, L_000001710b6e0840;  1 drivers
v000001710b62cf90_0 .net "MemWr", 0 0, L_000001710b6dfbc0;  alias, 1 drivers
v000001710b62c1d0_0 .net "MemtoReg", 0 0, o000001710b58be08;  alias, 0 drivers
v000001710b62b5f0_0 .net "Op", 5 0, L_000001710b6e02a0;  1 drivers
v000001710b62baf0_0 .net "RegDst", 0 0, L_000001710b326630;  alias, 1 drivers
v000001710b62c3b0_0 .net "RegWr", 0 0, L_000001710b6d8d00;  alias, 1 drivers
v000001710b62bcd0_0 .net "beq_t", 0 0, L_000001710b6d7560;  1 drivers
v000001710b62bf50_0 .net "bgtz_t", 0 0, L_000001710b6d8360;  1 drivers
v000001710b62c9f0_0 .net "bne_t", 0 0, L_000001710b6d7950;  1 drivers
v000001710b62b550_0 .net "branch_or1", 0 0, L_000001710b6d7a30;  1 drivers
v000001710b62ba50_0 .net "equal", 0 0, v000001710b52c6a0_0;  alias, 1 drivers
v000001710b62d850_0 .net "extop_mid", 0 0, L_000001710b6d7640;  1 drivers
v000001710b62c630_0 .net "func", 14 0, L_000001710b6dea40;  1 drivers
v000001710b62bb90_0 .net "ltorz", 0 0, L_000001710b6d8b40;  1 drivers
v000001710b62be10_0 .net "nPC_sel", 0 0, L_000001710b6d7cd0;  alias, 1 drivers
v000001710b62c810_0 .net "not_equal", 0 0, L_000001710b6d8830;  1 drivers
v000001710b62b7d0_0 .net "not_ltorz", 0 0, L_000001710b6d74f0;  1 drivers
v000001710b62c950_0 .net "reg_wr_mid", 2 0, L_000001710b6e1240;  1 drivers
v000001710b62da30_0 .net "sign", 0 0, L_000001710b704380;  alias, 1 drivers
L_000001710b6e2000 .part L_000001710b6dea40, 4, 1;
L_000001710b6dff80 .part L_000001710b6dea40, 3, 1;
L_000001710b6e11a0 .part L_000001710b6dea40, 2, 1;
L_000001710b6e0d40 .part L_000001710b6dea40, 2, 1;
L_000001710b6e0480 .part L_000001710b6dea40, 3, 1;
L_000001710b6e0ca0 .part L_000001710b6dea40, 4, 1;
L_000001710b6e1420 .part L_000001710b6dea40, 5, 1;
L_000001710b6e0de0 .part L_000001710b6e1240, 0, 1;
L_000001710b6e0520 .part L_000001710b6e1240, 1, 1;
L_000001710b6e1240 .concat8 [ 1 1 1 0], L_000001710b6d7410, L_000001710b6d84b0, L_000001710b6d8980;
L_000001710b6e1380 .part L_000001710b6e1240, 2, 1;
L_000001710b6e05c0 .part L_000001710b6dea40, 5, 1;
L_000001710b6dfb20 .part L_000001710b6dea40, 6, 1;
L_000001710b6e20a0 .part L_000001710b6dea40, 13, 1;
L_000001710b6dfbc0 .part L_000001710b6dea40, 5, 1;
L_000001710b6e0840 .part L_000001710b6dea40, 6, 1;
S_000001710b646800 .scope module, "alusrcnot" "not_gate" 2 98, 20 1 0, S_000001710b646030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "z";
L_000001710b6d8d70 .functor NOT 1, L_000001710b326630, C4<0>, C4<0>, C4<0>;
v000001710b60daf0_0 .net "x", 0 0, L_000001710b326630;  alias, 1 drivers
v000001710b60e450_0 .net "z", 0 0, L_000001710b6d8d70;  alias, 1 drivers
S_000001710b6445a0 .scope module, "beqand" "and_gate" 2 73, 6 1 0, S_000001710b646030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7560 .functor AND 1, L_000001710b6e2000, v000001710b52c6a0_0, C4<1>, C4<1>;
v000001710b60e4f0_0 .net "x", 0 0, L_000001710b6e2000;  1 drivers
v000001710b60e310_0 .net "y", 0 0, v000001710b52c6a0_0;  alias, 1 drivers
v000001710b60eef0_0 .net "z", 0 0, L_000001710b6d7560;  alias, 1 drivers
S_000001710b647610 .scope module, "bgtzand" "and_gate" 2 80, 6 1 0, S_000001710b646030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8360 .functor AND 1, L_000001710b6e11a0, L_000001710b6d74f0, C4<1>, C4<1>;
v000001710b60df50_0 .net "x", 0 0, L_000001710b6e11a0;  1 drivers
v000001710b60e130_0 .net "y", 0 0, L_000001710b6d74f0;  alias, 1 drivers
v000001710b60f210_0 .net "z", 0 0, L_000001710b6d8360;  alias, 1 drivers
S_000001710b644730 .scope module, "bneand" "and_gate" 2 76, 6 1 0, S_000001710b646030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7950 .functor AND 1, L_000001710b6dff80, L_000001710b6d8830, C4<1>, C4<1>;
v000001710b60d9b0_0 .net "x", 0 0, L_000001710b6dff80;  1 drivers
v000001710b60ebd0_0 .net "y", 0 0, L_000001710b6d8830;  alias, 1 drivers
v000001710b60eb30_0 .net "z", 0 0, L_000001710b6d7950;  alias, 1 drivers
S_000001710b643920 .scope module, "branchor1" "or_gate" 2 82, 7 1 0, S_000001710b646030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7a30 .functor OR 1, L_000001710b6d7560, L_000001710b6d7950, C4<0>, C4<0>;
v000001710b60f170_0 .net "x", 0 0, L_000001710b6d7560;  alias, 1 drivers
v000001710b60d690_0 .net "y", 0 0, L_000001710b6d7950;  alias, 1 drivers
v000001710b60fad0_0 .net "z", 0 0, L_000001710b6d7a30;  alias, 1 drivers
S_000001710b6448c0 .scope module, "branchor2" "or_gate" 2 83, 7 1 0, S_000001710b646030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7cd0 .functor OR 1, L_000001710b6d7a30, L_000001710b6d8360, C4<0>, C4<0>;
v000001710b60d870_0 .net "x", 0 0, L_000001710b6d7a30;  alias, 1 drivers
v000001710b60f670_0 .net "y", 0 0, L_000001710b6d8360;  alias, 1 drivers
v000001710b60e630_0 .net "z", 0 0, L_000001710b6d7cd0;  alias, 1 drivers
S_000001710b643f60 .scope module, "extopor1" "or_gate" 2 94, 7 1 0, S_000001710b646030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7640 .functor OR 1, L_000001710b6e05c0, L_000001710b6dfb20, C4<0>, C4<0>;
v000001710b60d370_0 .net "x", 0 0, L_000001710b6e05c0;  1 drivers
v000001710b60deb0_0 .net "y", 0 0, L_000001710b6dfb20;  1 drivers
v000001710b60f2b0_0 .net "z", 0 0, L_000001710b6d7640;  alias, 1 drivers
S_000001710b644a50 .scope module, "extopor2" "or_gate" 2 95, 7 1 0, S_000001710b646030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d76b0 .functor OR 1, L_000001710b6d7640, L_000001710b6e20a0, C4<0>, C4<0>;
v000001710b60e1d0_0 .net "x", 0 0, L_000001710b6d7640;  alias, 1 drivers
v000001710b60e590_0 .net "y", 0 0, L_000001710b6e20a0;  1 drivers
v000001710b60e9f0_0 .net "z", 0 0, L_000001710b6d76b0;  alias, 1 drivers
S_000001710b646b20 .scope module, "getaluctr" "get_ALUctr" 2 69, 2 107 0, S_000001710b646030;
 .timescale 0 0;
    .port_info 0 /INPUT 15 "func";
    .port_info 1 /OUTPUT 3 "ALUctr";
v000001710b60fd50_0 .net "ALUctr", 2 0, L_000001710b6e0c00;  alias, 1 drivers
v000001710b612050_0 .net "alu_and", 0 0, L_000001710b6df940;  1 drivers
v000001710b611ab0_0 .net "alu_fa", 0 0, L_000001710b6d7d40;  1 drivers
v000001710b610570_0 .net "alu_fau", 0 0, L_000001710b6df1c0;  1 drivers
v000001710b610cf0_0 .net "alu_or", 0 0, L_000001710b6de680;  1 drivers
v000001710b60ffd0_0 .net "alu_sll", 0 0, L_000001710b6defe0;  1 drivers
v000001710b611150_0 .net "alu_slt", 0 0, L_000001710b6df9e0;  1 drivers
v000001710b611d30_0 .net "alu_sltu", 0 0, L_000001710b6dde60;  1 drivers
v000001710b6120f0_0 .net "alu_sub", 0 0, L_000001710b6d75d0;  1 drivers
v000001710b611510_0 .net "alu_sub_mid", 2 0, L_000001710b6dddc0;  1 drivers
v000001710b6113d0_0 .net "func", 14 0, L_000001710b6dea40;  alias, 1 drivers
v000001710b60fc10_0 .net "or_wires_1", 1 0, L_000001710b6df300;  1 drivers
v000001710b610250_0 .net "or_wires_2", 1 0, L_000001710b6dd640;  1 drivers
v000001710b6106b0_0 .net "or_wires_3", 1 0, L_000001710b6dd500;  1 drivers
L_000001710b6df940 .part L_000001710b6dea40, 9, 1;
L_000001710b6de680 .part L_000001710b6dea40, 8, 1;
L_000001710b6ddbe0 .part L_000001710b6dea40, 14, 1;
L_000001710b6def40 .part L_000001710b6dea40, 13, 1;
L_000001710b6df9e0 .part L_000001710b6dea40, 1, 1;
L_000001710b6df1c0 .part L_000001710b6dea40, 12, 1;
L_000001710b6defe0 .part L_000001710b6dea40, 7, 1;
L_000001710b6de900 .part L_000001710b6dea40, 11, 1;
L_000001710b6de540 .part L_000001710b6dea40, 10, 1;
L_000001710b6de720 .part L_000001710b6dea40, 4, 1;
L_000001710b6de7c0 .part L_000001710b6dea40, 3, 1;
L_000001710b6ddc80 .part L_000001710b6dea40, 2, 1;
L_000001710b6df080 .part L_000001710b6dddc0, 2, 1;
L_000001710b6dddc0 .concat8 [ 1 1 1 0], L_000001710b6d7bf0, L_000001710b6d7db0, L_000001710b6d8a60;
L_000001710b6df6c0 .part L_000001710b6dddc0, 1, 1;
L_000001710b6de860 .part L_000001710b6dddc0, 0, 1;
L_000001710b6dde60 .part L_000001710b6dea40, 0, 1;
L_000001710b6df300 .concat8 [ 1 1 0 0], L_000001710b6d88a0, L_000001710b6d7800;
L_000001710b6df440 .part L_000001710b6df300, 1, 1;
L_000001710b6df3a0 .part L_000001710b6df300, 0, 1;
L_000001710b6dd640 .concat8 [ 1 1 0 0], L_000001710b6d8910, L_000001710b6d79c0;
L_000001710b6dd3c0 .part L_000001710b6dd640, 1, 1;
L_000001710b6dd460 .part L_000001710b6dd640, 0, 1;
L_000001710b6dd500 .concat8 [ 1 1 0 0], L_000001710b6d8440, L_000001710b6d8ad0;
L_000001710b6dd5a0 .part L_000001710b6dd500, 1, 1;
L_000001710b6dd6e0 .part L_000001710b6dd500, 0, 1;
L_000001710b6e0c00 .concat8 [ 1 1 1 0], L_000001710b6d7250, L_000001710b6d8bb0, L_000001710b6d7480;
S_000001710b645540 .scope module, "oradd" "or_gate" 2 124, 7 1 0, S_000001710b646b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7d40 .functor OR 1, L_000001710b6ddbe0, L_000001710b6def40, C4<0>, C4<0>;
v000001710b60d410_0 .net "x", 0 0, L_000001710b6ddbe0;  1 drivers
v000001710b60dff0_0 .net "y", 0 0, L_000001710b6def40;  1 drivers
v000001710b60ed10_0 .net "z", 0 0, L_000001710b6d7d40;  alias, 1 drivers
S_000001710b6456d0 .scope module, "orenc1" "or_gate" 2 152, 7 1 0, S_000001710b646b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7800 .functor OR 1, L_000001710b6de680, L_000001710b6df9e0, C4<0>, C4<0>;
v000001710b60de10_0 .net "x", 0 0, L_000001710b6de680;  alias, 1 drivers
v000001710b60d4b0_0 .net "y", 0 0, L_000001710b6df9e0;  alias, 1 drivers
v000001710b60d910_0 .net "z", 0 0, L_000001710b6d7800;  1 drivers
S_000001710b648740 .scope module, "orenc2" "or_gate" 2 153, 7 1 0, S_000001710b646b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d88a0 .functor OR 1, L_000001710b6defe0, L_000001710b6dde60, C4<0>, C4<0>;
v000001710b60db90_0 .net "x", 0 0, L_000001710b6defe0;  alias, 1 drivers
v000001710b60d550_0 .net "y", 0 0, L_000001710b6dde60;  alias, 1 drivers
v000001710b60da50_0 .net "z", 0 0, L_000001710b6d88a0;  1 drivers
S_000001710b645860 .scope module, "orenc3" "or_gate" 2 154, 7 1 0, S_000001710b646b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7250 .functor OR 1, L_000001710b6df440, L_000001710b6df3a0, C4<0>, C4<0>;
v000001710b60d5f0_0 .net "x", 0 0, L_000001710b6df440;  1 drivers
v000001710b60e770_0 .net "y", 0 0, L_000001710b6df3a0;  1 drivers
v000001710b60f850_0 .net "z", 0 0, L_000001710b6d7250;  1 drivers
S_000001710b645b80 .scope module, "orenc4" "or_gate" 2 157, 7 1 0, S_000001710b646b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d79c0 .functor OR 1, L_000001710b6d7d40, L_000001710b6df9e0, C4<0>, C4<0>;
v000001710b60dc30_0 .net "x", 0 0, L_000001710b6d7d40;  alias, 1 drivers
v000001710b60ec70_0 .net "y", 0 0, L_000001710b6df9e0;  alias, 1 drivers
v000001710b60d730_0 .net "z", 0 0, L_000001710b6d79c0;  1 drivers
S_000001710b6459f0 .scope module, "orenc5" "or_gate" 2 158, 7 1 0, S_000001710b646b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8910 .functor OR 1, L_000001710b6d75d0, L_000001710b6df9e0, C4<0>, C4<0>;
v000001710b60d7d0_0 .net "x", 0 0, L_000001710b6d75d0;  alias, 1 drivers
v000001710b60e950_0 .net "y", 0 0, L_000001710b6df9e0;  alias, 1 drivers
v000001710b60e6d0_0 .net "z", 0 0, L_000001710b6d8910;  1 drivers
S_000001710b645ea0 .scope module, "orenc6" "or_gate" 2 159, 7 1 0, S_000001710b646b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8bb0 .functor OR 1, L_000001710b6dd3c0, L_000001710b6dd460, C4<0>, C4<0>;
v000001710b60dcd0_0 .net "x", 0 0, L_000001710b6dd3c0;  1 drivers
v000001710b60e810_0 .net "y", 0 0, L_000001710b6dd460;  1 drivers
v000001710b60dd70_0 .net "z", 0 0, L_000001710b6d8bb0;  1 drivers
S_000001710b647160 .scope module, "orenc7" "or_gate" 2 162, 7 1 0, S_000001710b646b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8ad0 .functor OR 1, L_000001710b6df1c0, L_000001710b6defe0, C4<0>, C4<0>;
v000001710b60e090_0 .net "x", 0 0, L_000001710b6df1c0;  alias, 1 drivers
v000001710b60e8b0_0 .net "y", 0 0, L_000001710b6defe0;  alias, 1 drivers
v000001710b60ea90_0 .net "z", 0 0, L_000001710b6d8ad0;  1 drivers
S_000001710b648d80 .scope module, "orenc8" "or_gate" 2 163, 7 1 0, S_000001710b646b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8440 .functor OR 1, L_000001710b6d75d0, L_000001710b6dde60, C4<0>, C4<0>;
v000001710b60edb0_0 .net "x", 0 0, L_000001710b6d75d0;  alias, 1 drivers
v000001710b60ee50_0 .net "y", 0 0, L_000001710b6dde60;  alias, 1 drivers
v000001710b60ef90_0 .net "z", 0 0, L_000001710b6d8440;  1 drivers
S_000001710b646cb0 .scope module, "orenc9" "or_gate" 2 164, 7 1 0, S_000001710b646b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7480 .functor OR 1, L_000001710b6dd5a0, L_000001710b6dd6e0, C4<0>, C4<0>;
v000001710b60f030_0 .net "x", 0 0, L_000001710b6dd5a0;  1 drivers
v000001710b60f0d0_0 .net "y", 0 0, L_000001710b6dd6e0;  1 drivers
v000001710b60f350_0 .net "z", 0 0, L_000001710b6d7480;  1 drivers
S_000001710b647930 .scope module, "orsub1" "or_gate" 2 141, 7 1 0, S_000001710b646b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8a60 .functor OR 1, L_000001710b6de900, L_000001710b6de540, C4<0>, C4<0>;
v000001710b60f990_0 .net "x", 0 0, L_000001710b6de900;  1 drivers
v000001710b60f3f0_0 .net "y", 0 0, L_000001710b6de540;  1 drivers
v000001710b60f490_0 .net "z", 0 0, L_000001710b6d8a60;  1 drivers
S_000001710b646fd0 .scope module, "orsub2" "or_gate" 2 142, 7 1 0, S_000001710b646b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7db0 .functor OR 1, L_000001710b6de720, L_000001710b6de7c0, C4<0>, C4<0>;
v000001710b60f5d0_0 .net "x", 0 0, L_000001710b6de720;  1 drivers
v000001710b60f710_0 .net "y", 0 0, L_000001710b6de7c0;  1 drivers
v000001710b60f7b0_0 .net "z", 0 0, L_000001710b6d7db0;  1 drivers
S_000001710b6472f0 .scope module, "orsub3" "or_gate" 2 143, 7 1 0, S_000001710b646b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7bf0 .functor OR 1, L_000001710b6ddc80, L_000001710b6df080, C4<0>, C4<0>;
v000001710b60f8f0_0 .net "x", 0 0, L_000001710b6ddc80;  1 drivers
v000001710b610610_0 .net "y", 0 0, L_000001710b6df080;  1 drivers
v000001710b60fb70_0 .net "z", 0 0, L_000001710b6d7bf0;  1 drivers
S_000001710b647c50 .scope module, "orsub4" "or_gate" 2 144, 7 1 0, S_000001710b646b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d75d0 .functor OR 1, L_000001710b6df6c0, L_000001710b6de860, C4<0>, C4<0>;
v000001710b60fdf0_0 .net "x", 0 0, L_000001710b6df6c0;  1 drivers
v000001710b610c50_0 .net "y", 0 0, L_000001710b6de860;  1 drivers
v000001710b6110b0_0 .net "z", 0 0, L_000001710b6d75d0;  alias, 1 drivers
S_000001710b647480 .scope module, "getfunc" "decode_func" 2 68, 2 167 0, S_000001710b646030;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op";
    .port_info 1 /INPUT 6 "Fun";
    .port_info 2 /OUTPUT 15 "func";
    .port_info 3 /OUTPUT 1 "RegDst";
L_000001710b326630 .functor BUFZ 1, L_000001710b3260f0, C4<0>, C4<0>, C4<0>;
v000001710b62a830_0 .net "Fun", 5 0, L_000001710b6e07a0;  alias, 1 drivers
v000001710b62a8d0_0 .net "Op", 5 0, L_000001710b6e02a0;  alias, 1 drivers
v000001710b62af10_0 .net "RegDst", 0 0, L_000001710b326630;  alias, 1 drivers
v000001710b62aa10_0 .net "func", 14 0, L_000001710b6dea40;  alias, 1 drivers
v000001710b62aab0_0 .net "r_func", 8 0, L_000001710b639290;  1 drivers
v000001710b62ab50_0 .net "r_type", 0 0, L_000001710b3260f0;  1 drivers
LS_000001710b639290_0_0 .concat8 [ 1 1 1 1], L_000001710b6d3dd0, L_000001710b6d4850, L_000001710b6d4fc0, L_000001710b6d3f90;
LS_000001710b639290_0_4 .concat8 [ 1 1 1 1], L_000001710b6d3e40, L_000001710abed040, L_000001710b326390, L_000001710b326240;
LS_000001710b639290_0_8 .concat8 [ 1 0 0 0], L_000001710b327430;
L_000001710b639290 .concat8 [ 4 4 1 0], LS_000001710b639290_0_0, LS_000001710b639290_0_4, LS_000001710b639290_0_8;
L_000001710b638890 .part L_000001710b639290, 8, 1;
L_000001710b63a730 .part L_000001710b639290, 7, 1;
L_000001710b63a9b0 .part L_000001710b639290, 6, 1;
L_000001710b63bc70 .part L_000001710b639290, 5, 1;
L_000001710b63acd0 .part L_000001710b639290, 4, 1;
L_000001710b63b310 .part L_000001710b639290, 3, 1;
L_000001710b63a370 .part L_000001710b639290, 2, 1;
L_000001710b6ddfa0 .part L_000001710b639290, 1, 1;
L_000001710b6decc0 .part L_000001710b639290, 0, 1;
LS_000001710b6dea40_0_0 .concat8 [ 1 1 1 1], v000001710b6246b0_0, v000001710b6219b0_0, L_000001710b6d8de0, L_000001710b6d5a40;
LS_000001710b6dea40_0_4 .concat8 [ 1 1 1 1], L_000001710b6d7100, L_000001710b6d63e0, L_000001710b6d6ed0, v000001710b6205b0_0;
LS_000001710b6dea40_0_8 .concat8 [ 1 1 1 1], v000001710b61e170_0, v000001710b614c10_0, v000001710b6274f0_0, v000001710b625d30_0;
LS_000001710b6dea40_0_12 .concat8 [ 1 1 1 0], v000001710b614210_0, L_000001710b6d6300, v000001710b6118d0_0;
L_000001710b6dea40 .concat8 [ 4 4 4 3], LS_000001710b6dea40_0_0, LS_000001710b6dea40_0_4, LS_000001710b6dea40_0_8, LS_000001710b6dea40_0_12;
S_000001710b6477a0 .scope module, "addif" "set_if_eq" 2 189, 2 205 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "x";
    .port_info 1 /INPUT 6 "y";
    .port_info 2 /OUTPUT 1 "z";
v000001710b610ed0_0 .net "ored", 4 0, L_000001710b63a870;  1 drivers
v000001710b611010_0 .net "x", 5 0, L_000001710b6e02a0;  alias, 1 drivers
v000001710b611790_0 .net "xored", 5 0, L_000001710b63be50;  1 drivers
L_000001710b687ab0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001710b611330_0 .net "y", 5 0, L_000001710b687ab0;  1 drivers
v000001710b611470_0 .net "z", 0 0, L_000001710b6d6300;  1 drivers
L_000001710b6393d0 .part L_000001710b6e02a0, 0, 1;
L_000001710b637fd0 .part L_000001710b687ab0, 0, 1;
L_000001710b6389d0 .part L_000001710b6e02a0, 1, 1;
L_000001710b63a190 .part L_000001710b687ab0, 1, 1;
L_000001710b639c90 .part L_000001710b6e02a0, 2, 1;
L_000001710b639d30 .part L_000001710b687ab0, 2, 1;
L_000001710b638930 .part L_000001710b6e02a0, 3, 1;
L_000001710b639dd0 .part L_000001710b687ab0, 3, 1;
L_000001710b639e70 .part L_000001710b6e02a0, 4, 1;
L_000001710b638a70 .part L_000001710b687ab0, 4, 1;
L_000001710b639fb0 .part L_000001710b6e02a0, 5, 1;
L_000001710b63a0f0 .part L_000001710b687ab0, 5, 1;
LS_000001710b63be50_0_0 .concat8 [ 1 1 1 1], L_000001710b6d3cf0, L_000001710b6d5340, L_000001710b6d53b0, L_000001710b6d5490;
LS_000001710b63be50_0_4 .concat8 [ 1 1 0 0], L_000001710b6d6df0, L_000001710b6d6610;
L_000001710b63be50 .concat8 [ 4 2 0 0], LS_000001710b63be50_0_0, LS_000001710b63be50_0_4;
L_000001710b63bd10 .part L_000001710b63be50, 0, 1;
L_000001710b63b630 .part L_000001710b63be50, 1, 1;
L_000001710b63a910 .part L_000001710b63be50, 2, 1;
L_000001710b63b130 .part L_000001710b63be50, 3, 1;
L_000001710b63b1d0 .part L_000001710b63be50, 4, 1;
L_000001710b63b950 .part L_000001710b63be50, 5, 1;
L_000001710b63bef0 .part L_000001710b63a870, 0, 1;
L_000001710b63b9f0 .part L_000001710b63a870, 1, 1;
L_000001710b63b270 .part L_000001710b63a870, 2, 1;
L_000001710b63ae10 .part L_000001710b63a870, 3, 1;
LS_000001710b63a870_0_0 .concat8 [ 1 1 1 1], L_000001710b6d5880, L_000001710b6d60d0, L_000001710b6d7020, L_000001710b6d5b20;
LS_000001710b63a870_0_4 .concat8 [ 1 0 0 0], L_000001710b6d6e60;
L_000001710b63a870 .concat8 [ 4 1 0 0], LS_000001710b63a870_0_0, LS_000001710b63a870_0_4;
L_000001710b63aa50 .part L_000001710b63a870, 4, 1;
S_000001710b647de0 .scope generate, "genblk1[0]" "genblk1[0]" 2 213, 2 213 0, S_000001710b6477a0;
 .timescale 0 0;
P_000001710b35f0e0 .param/l "i" 0 2 213, +C4<00>;
S_000001710b647f70 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b647de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3cf0 .functor XOR 1, L_000001710b6393d0, L_000001710b637fd0, C4<0>, C4<0>;
v000001710b6116f0_0 .net "x", 0 0, L_000001710b6393d0;  1 drivers
v000001710b610f70_0 .net "y", 0 0, L_000001710b637fd0;  1 drivers
v000001710b611b50_0 .net "z", 0 0, L_000001710b6d3cf0;  1 drivers
S_000001710b6488d0 .scope generate, "genblk1[1]" "genblk1[1]" 2 213, 2 213 0, S_000001710b6477a0;
 .timescale 0 0;
P_000001710b35e4e0 .param/l "i" 0 2 213, +C4<01>;
S_000001710b648a60 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b6488d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5340 .functor XOR 1, L_000001710b6389d0, L_000001710b63a190, C4<0>, C4<0>;
v000001710b612230_0 .net "x", 0 0, L_000001710b6389d0;  1 drivers
v000001710b6111f0_0 .net "y", 0 0, L_000001710b63a190;  1 drivers
v000001710b610b10_0 .net "z", 0 0, L_000001710b6d5340;  1 drivers
S_000001710b648bf0 .scope generate, "genblk1[2]" "genblk1[2]" 2 213, 2 213 0, S_000001710b6477a0;
 .timescale 0 0;
P_000001710b35e520 .param/l "i" 0 2 213, +C4<010>;
S_000001710b6490a0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b648bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d53b0 .functor XOR 1, L_000001710b639c90, L_000001710b639d30, C4<0>, C4<0>;
v000001710b60fe90_0 .net "x", 0 0, L_000001710b639c90;  1 drivers
v000001710b6122d0_0 .net "y", 0 0, L_000001710b639d30;  1 drivers
v000001710b611290_0 .net "z", 0 0, L_000001710b6d53b0;  1 drivers
S_000001710b649230 .scope generate, "genblk1[3]" "genblk1[3]" 2 213, 2 213 0, S_000001710b6477a0;
 .timescale 0 0;
P_000001710b35e760 .param/l "i" 0 2 213, +C4<011>;
S_000001710b64acc0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b649230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5490 .functor XOR 1, L_000001710b638930, L_000001710b639dd0, C4<0>, C4<0>;
v000001710b6115b0_0 .net "x", 0 0, L_000001710b638930;  1 drivers
v000001710b60fcb0_0 .net "y", 0 0, L_000001710b639dd0;  1 drivers
v000001710b611bf0_0 .net "z", 0 0, L_000001710b6d5490;  1 drivers
S_000001710b64bf80 .scope generate, "genblk1[4]" "genblk1[4]" 2 213, 2 213 0, S_000001710b6477a0;
 .timescale 0 0;
P_000001710b35e260 .param/l "i" 0 2 213, +C4<0100>;
S_000001710b64cd90 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b64bf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6df0 .functor XOR 1, L_000001710b639e70, L_000001710b638a70, C4<0>, C4<0>;
v000001710b60ff30_0 .net "x", 0 0, L_000001710b639e70;  1 drivers
v000001710b610070_0 .net "y", 0 0, L_000001710b638a70;  1 drivers
v000001710b610bb0_0 .net "z", 0 0, L_000001710b6d6df0;  1 drivers
S_000001710b64c430 .scope generate, "genblk1[5]" "genblk1[5]" 2 213, 2 213 0, S_000001710b6477a0;
 .timescale 0 0;
P_000001710b35e560 .param/l "i" 0 2 213, +C4<0101>;
S_000001710b649870 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b64c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6610 .functor XOR 1, L_000001710b639fb0, L_000001710b63a0f0, C4<0>, C4<0>;
v000001710b610110_0 .net "x", 0 0, L_000001710b639fb0;  1 drivers
v000001710b611a10_0 .net "y", 0 0, L_000001710b63a0f0;  1 drivers
v000001710b6101b0_0 .net "z", 0 0, L_000001710b6d6610;  1 drivers
S_000001710b64b620 .scope module, "not1" "not_gate" 2 225, 20 1 0, S_000001710b6477a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "z";
L_000001710b6d6300 .functor NOT 1, L_000001710b63aa50, C4<0>, C4<0>, C4<0>;
v000001710b611fb0_0 .net "x", 0 0, L_000001710b63aa50;  1 drivers
v000001710b610d90_0 .net "z", 0 0, L_000001710b6d6300;  alias, 1 drivers
S_000001710b64a9a0 .scope module, "or1" "or_gate" 2 219, 7 1 0, S_000001710b6477a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5880 .functor OR 1, L_000001710b63bd10, L_000001710b63b630, C4<0>, C4<0>;
v000001710b6102f0_0 .net "x", 0 0, L_000001710b63bd10;  1 drivers
v000001710b6109d0_0 .net "y", 0 0, L_000001710b63b630;  1 drivers
v000001710b612190_0 .net "z", 0 0, L_000001710b6d5880;  1 drivers
S_000001710b64ae50 .scope module, "or2" "or_gate" 2 220, 7 1 0, S_000001710b6477a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d60d0 .functor OR 1, L_000001710b63a910, L_000001710b63b130, C4<0>, C4<0>;
v000001710b610390_0 .net "x", 0 0, L_000001710b63a910;  1 drivers
v000001710b610430_0 .net "y", 0 0, L_000001710b63b130;  1 drivers
v000001710b611c90_0 .net "z", 0 0, L_000001710b6d60d0;  1 drivers
S_000001710b64b7b0 .scope module, "or3" "or_gate" 2 221, 7 1 0, S_000001710b6477a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7020 .functor OR 1, L_000001710b63b1d0, L_000001710b63b950, C4<0>, C4<0>;
v000001710b611dd0_0 .net "x", 0 0, L_000001710b63b1d0;  1 drivers
v000001710b6104d0_0 .net "y", 0 0, L_000001710b63b950;  1 drivers
v000001710b611650_0 .net "z", 0 0, L_000001710b6d7020;  1 drivers
S_000001710b64a360 .scope module, "or4" "or_gate" 2 222, 7 1 0, S_000001710b6477a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5b20 .functor OR 1, L_000001710b63bef0, L_000001710b63b9f0, C4<0>, C4<0>;
v000001710b610e30_0 .net "x", 0 0, L_000001710b63bef0;  1 drivers
v000001710b610a70_0 .net "y", 0 0, L_000001710b63b9f0;  1 drivers
v000001710b610750_0 .net "z", 0 0, L_000001710b6d5b20;  1 drivers
S_000001710b64c750 .scope module, "or5" "or_gate" 2 223, 7 1 0, S_000001710b6477a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6e60 .functor OR 1, L_000001710b63b270, L_000001710b63ae10, C4<0>, C4<0>;
v000001710b6107f0_0 .net "x", 0 0, L_000001710b63b270;  1 drivers
v000001710b610890_0 .net "y", 0 0, L_000001710b63ae10;  1 drivers
v000001710b610930_0 .net "z", 0 0, L_000001710b6d6e60;  1 drivers
S_000001710b649b90 .scope module, "addmux" "mux" 2 188, 15 1 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b611e70_0 .net "sel", 0 0, L_000001710b3260f0;  alias, 1 drivers
L_000001710b687a68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001710b611f10_0 .net "src0", 0 0, L_000001710b687a68;  1 drivers
v000001710b611830_0 .net "src1", 0 0, L_000001710b638890;  1 drivers
v000001710b6118d0_0 .var "z", 0 0;
E_000001710b35e220 .event anyedge, v000001710b611830_0, v000001710b611f10_0, v000001710b611e70_0;
S_000001710b649a00 .scope module, "addr" "set_if_eq" 2 178, 2 205 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "x";
    .port_info 1 /INPUT 6 "y";
    .port_info 2 /OUTPUT 1 "z";
v000001710b613590_0 .net "ored", 4 0, L_000001710b630e10;  1 drivers
v000001710b614670_0 .net "x", 5 0, L_000001710b6e07a0;  alias, 1 drivers
v000001710b613630_0 .net "xored", 5 0, L_000001710b631f90;  1 drivers
L_000001710b6877e0 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v000001710b6147b0_0 .net "y", 5 0, L_000001710b6877e0;  1 drivers
v000001710b6139f0_0 .net "z", 0 0, L_000001710b327430;  1 drivers
L_000001710b632030 .part L_000001710b6e07a0, 0, 1;
L_000001710b6325d0 .part L_000001710b6877e0, 0, 1;
L_000001710b6322b0 .part L_000001710b6e07a0, 1, 1;
L_000001710b631e50 .part L_000001710b6877e0, 1, 1;
L_000001710b6323f0 .part L_000001710b6e07a0, 2, 1;
L_000001710b630cd0 .part L_000001710b6877e0, 2, 1;
L_000001710b631590 .part L_000001710b6e07a0, 3, 1;
L_000001710b631630 .part L_000001710b6877e0, 3, 1;
L_000001710b631810 .part L_000001710b6e07a0, 4, 1;
L_000001710b630d70 .part L_000001710b6877e0, 4, 1;
L_000001710b632ad0 .part L_000001710b6e07a0, 5, 1;
L_000001710b631c70 .part L_000001710b6877e0, 5, 1;
LS_000001710b631f90_0_0 .concat8 [ 1 1 1 1], L_000001710b3273c0, L_000001710b3268d0, L_000001710b3265c0, L_000001710b326e10;
LS_000001710b631f90_0_4 .concat8 [ 1 1 0 0], L_000001710b326780, L_000001710b3261d0;
L_000001710b631f90 .concat8 [ 4 2 0 0], LS_000001710b631f90_0_0, LS_000001710b631f90_0_4;
L_000001710b632490 .part L_000001710b631f90, 0, 1;
L_000001710b632850 .part L_000001710b631f90, 1, 1;
L_000001710b6318b0 .part L_000001710b631f90, 2, 1;
L_000001710b631950 .part L_000001710b631f90, 3, 1;
L_000001710b6309b0 .part L_000001710b631f90, 4, 1;
L_000001710b630730 .part L_000001710b631f90, 5, 1;
L_000001710b631270 .part L_000001710b630e10, 0, 1;
L_000001710b630f50 .part L_000001710b630e10, 1, 1;
L_000001710b631310 .part L_000001710b630e10, 2, 1;
L_000001710b632990 .part L_000001710b630e10, 3, 1;
LS_000001710b630e10_0_0 .concat8 [ 1 1 1 1], L_000001710b327510, L_000001710b327660, L_000001710b327ac0, L_000001710b327b30;
LS_000001710b630e10_0_4 .concat8 [ 1 0 0 0], L_000001710b326320;
L_000001710b630e10 .concat8 [ 4 1 0 0], LS_000001710b630e10_0_0, LS_000001710b630e10_0_4;
L_000001710b631090 .part L_000001710b630e10, 4, 1;
S_000001710b64c5c0 .scope generate, "genblk1[0]" "genblk1[0]" 2 213, 2 213 0, S_000001710b649a00;
 .timescale 0 0;
P_000001710b35e720 .param/l "i" 0 2 213, +C4<00>;
S_000001710b64a680 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b64c5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b3273c0 .functor XOR 1, L_000001710b632030, L_000001710b6325d0, C4<0>, C4<0>;
v000001710b611970_0 .net "x", 0 0, L_000001710b632030;  1 drivers
v000001710b614a30_0 .net "y", 0 0, L_000001710b6325d0;  1 drivers
v000001710b612550_0 .net "z", 0 0, L_000001710b3273c0;  1 drivers
S_000001710b64c8e0 .scope generate, "genblk1[1]" "genblk1[1]" 2 213, 2 213 0, S_000001710b649a00;
 .timescale 0 0;
P_000001710b35e860 .param/l "i" 0 2 213, +C4<01>;
S_000001710b649d20 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b64c8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b3268d0 .functor XOR 1, L_000001710b6322b0, L_000001710b631e50, C4<0>, C4<0>;
v000001710b612730_0 .net "x", 0 0, L_000001710b6322b0;  1 drivers
v000001710b613db0_0 .net "y", 0 0, L_000001710b631e50;  1 drivers
v000001710b614990_0 .net "z", 0 0, L_000001710b3268d0;  1 drivers
S_000001710b64afe0 .scope generate, "genblk1[2]" "genblk1[2]" 2 213, 2 213 0, S_000001710b649a00;
 .timescale 0 0;
P_000001710b35e7a0 .param/l "i" 0 2 213, +C4<010>;
S_000001710b649eb0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b64afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b3265c0 .functor XOR 1, L_000001710b6323f0, L_000001710b630cd0, C4<0>, C4<0>;
v000001710b6143f0_0 .net "x", 0 0, L_000001710b6323f0;  1 drivers
v000001710b613310_0 .net "y", 0 0, L_000001710b630cd0;  1 drivers
v000001710b612d70_0 .net "z", 0 0, L_000001710b3265c0;  1 drivers
S_000001710b64a040 .scope generate, "genblk1[3]" "genblk1[3]" 2 213, 2 213 0, S_000001710b649a00;
 .timescale 0 0;
P_000001710b35e820 .param/l "i" 0 2 213, +C4<011>;
S_000001710b64b170 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b64a040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326e10 .functor XOR 1, L_000001710b631590, L_000001710b631630, C4<0>, C4<0>;
v000001710b614ad0_0 .net "x", 0 0, L_000001710b631590;  1 drivers
v000001710b613770_0 .net "y", 0 0, L_000001710b631630;  1 drivers
v000001710b614850_0 .net "z", 0 0, L_000001710b326e10;  1 drivers
S_000001710b64b940 .scope generate, "genblk1[4]" "genblk1[4]" 2 213, 2 213 0, S_000001710b649a00;
 .timescale 0 0;
P_000001710b35ef20 .param/l "i" 0 2 213, +C4<0100>;
S_000001710b64c2a0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b64b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326780 .functor XOR 1, L_000001710b631810, L_000001710b630d70, C4<0>, C4<0>;
v000001710b612c30_0 .net "x", 0 0, L_000001710b631810;  1 drivers
v000001710b6136d0_0 .net "y", 0 0, L_000001710b630d70;  1 drivers
v000001710b614530_0 .net "z", 0 0, L_000001710b326780;  1 drivers
S_000001710b64bad0 .scope generate, "genblk1[5]" "genblk1[5]" 2 213, 2 213 0, S_000001710b649a00;
 .timescale 0 0;
P_000001710b35e920 .param/l "i" 0 2 213, +C4<0101>;
S_000001710b64b300 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b64bad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b3261d0 .functor XOR 1, L_000001710b632ad0, L_000001710b631c70, C4<0>, C4<0>;
v000001710b613b30_0 .net "x", 0 0, L_000001710b632ad0;  1 drivers
v000001710b613950_0 .net "y", 0 0, L_000001710b631c70;  1 drivers
v000001710b6134f0_0 .net "z", 0 0, L_000001710b3261d0;  1 drivers
S_000001710b64a1d0 .scope module, "not1" "not_gate" 2 225, 20 1 0, S_000001710b649a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "z";
L_000001710b327430 .functor NOT 1, L_000001710b631090, C4<0>, C4<0>, C4<0>;
v000001710b6148f0_0 .net "x", 0 0, L_000001710b631090;  1 drivers
v000001710b614710_0 .net "z", 0 0, L_000001710b327430;  alias, 1 drivers
S_000001710b64bc60 .scope module, "or1" "or_gate" 2 219, 7 1 0, S_000001710b649a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b327510 .functor OR 1, L_000001710b632490, L_000001710b632850, C4<0>, C4<0>;
v000001710b6133b0_0 .net "x", 0 0, L_000001710b632490;  1 drivers
v000001710b613450_0 .net "y", 0 0, L_000001710b632850;  1 drivers
v000001710b612410_0 .net "z", 0 0, L_000001710b327510;  1 drivers
S_000001710b64bdf0 .scope module, "or2" "or_gate" 2 220, 7 1 0, S_000001710b649a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b327660 .functor OR 1, L_000001710b6318b0, L_000001710b631950, C4<0>, C4<0>;
v000001710b614030_0 .net "x", 0 0, L_000001710b6318b0;  1 drivers
v000001710b6145d0_0 .net "y", 0 0, L_000001710b631950;  1 drivers
v000001710b612870_0 .net "z", 0 0, L_000001710b327660;  1 drivers
S_000001710b64a4f0 .scope module, "or3" "or_gate" 2 221, 7 1 0, S_000001710b649a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b327ac0 .functor OR 1, L_000001710b6309b0, L_000001710b630730, C4<0>, C4<0>;
v000001710b6125f0_0 .net "x", 0 0, L_000001710b6309b0;  1 drivers
v000001710b613810_0 .net "y", 0 0, L_000001710b630730;  1 drivers
v000001710b6138b0_0 .net "z", 0 0, L_000001710b327ac0;  1 drivers
S_000001710b64ab30 .scope module, "or4" "or_gate" 2 222, 7 1 0, S_000001710b649a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b327b30 .functor OR 1, L_000001710b631270, L_000001710b630f50, C4<0>, C4<0>;
v000001710b612cd0_0 .net "x", 0 0, L_000001710b631270;  1 drivers
v000001710b614490_0 .net "y", 0 0, L_000001710b630f50;  1 drivers
v000001710b612e10_0 .net "z", 0 0, L_000001710b327b30;  1 drivers
S_000001710b64a810 .scope module, "or5" "or_gate" 2 223, 7 1 0, S_000001710b649a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326320 .functor OR 1, L_000001710b631310, L_000001710b632990, C4<0>, C4<0>;
v000001710b613d10_0 .net "x", 0 0, L_000001710b631310;  1 drivers
v000001710b613bd0_0 .net "y", 0 0, L_000001710b632990;  1 drivers
v000001710b612370_0 .net "z", 0 0, L_000001710b326320;  1 drivers
S_000001710b64b490 .scope module, "addumux" "mux" 2 190, 15 1 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b613a90_0 .net "sel", 0 0, L_000001710b3260f0;  alias, 1 drivers
L_000001710b687af8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001710b612ff0_0 .net "src0", 0 0, L_000001710b687af8;  1 drivers
v000001710b612eb0_0 .net "src1", 0 0, L_000001710b63a730;  1 drivers
v000001710b614210_0 .var "z", 0 0;
E_000001710b35e3a0 .event anyedge, v000001710b612eb0_0, v000001710b612ff0_0, v000001710b611e70_0;
S_000001710b64c110 .scope module, "addur" "set_if_eq" 2 179, 2 205 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "x";
    .port_info 1 /INPUT 6 "y";
    .port_info 2 /OUTPUT 1 "z";
v000001710b615610_0 .net "ored", 4 0, L_000001710b634b50;  1 drivers
v000001710b615e30_0 .net "x", 5 0, L_000001710b6e07a0;  alias, 1 drivers
v000001710b615ed0_0 .net "xored", 5 0, L_000001710b631450;  1 drivers
L_000001710b687828 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v000001710b614df0_0 .net "y", 5 0, L_000001710b687828;  1 drivers
v000001710b617230_0 .net "z", 0 0, L_000001710b326240;  1 drivers
L_000001710b631d10 .part L_000001710b6e07a0, 0, 1;
L_000001710b630eb0 .part L_000001710b687828, 0, 1;
L_000001710b632670 .part L_000001710b6e07a0, 1, 1;
L_000001710b6304b0 .part L_000001710b687828, 1, 1;
L_000001710b631bd0 .part L_000001710b6e07a0, 2, 1;
L_000001710b631130 .part L_000001710b687828, 2, 1;
L_000001710b6313b0 .part L_000001710b6e07a0, 3, 1;
L_000001710b631ef0 .part L_000001710b687828, 3, 1;
L_000001710b630370 .part L_000001710b6e07a0, 4, 1;
L_000001710b631770 .part L_000001710b687828, 4, 1;
L_000001710b6319f0 .part L_000001710b6e07a0, 5, 1;
L_000001710b632350 .part L_000001710b687828, 5, 1;
LS_000001710b631450_0_0 .concat8 [ 1 1 1 1], L_000001710b3267f0, L_000001710b327820, L_000001710b327ba0, L_000001710b326f60;
LS_000001710b631450_0_4 .concat8 [ 1 1 0 0], L_000001710b3270b0, L_000001710b327a50;
L_000001710b631450 .concat8 [ 4 2 0 0], LS_000001710b631450_0_0, LS_000001710b631450_0_4;
L_000001710b630550 .part L_000001710b631450, 0, 1;
L_000001710b631a90 .part L_000001710b631450, 1, 1;
L_000001710b6327b0 .part L_000001710b631450, 2, 1;
L_000001710b631b30 .part L_000001710b631450, 3, 1;
L_000001710b6316d0 .part L_000001710b631450, 4, 1;
L_000001710b6320d0 .part L_000001710b631450, 5, 1;
L_000001710b631db0 .part L_000001710b634b50, 0, 1;
L_000001710b632170 .part L_000001710b634b50, 1, 1;
L_000001710b630870 .part L_000001710b634b50, 2, 1;
L_000001710b633390 .part L_000001710b634b50, 3, 1;
LS_000001710b634b50_0_0 .concat8 [ 1 1 1 1], L_000001710b3276d0, L_000001710b326c50, L_000001710b327040, L_000001710b3266a0;
LS_000001710b634b50_0_4 .concat8 [ 1 0 0 0], L_000001710b327120;
L_000001710b634b50 .concat8 [ 4 1 0 0], LS_000001710b634b50_0_0, LS_000001710b634b50_0_4;
L_000001710b6331b0 .part L_000001710b634b50, 4, 1;
S_000001710b64ca70 .scope generate, "genblk1[0]" "genblk1[0]" 2 213, 2 213 0, S_000001710b64c110;
 .timescale 0 0;
P_000001710b35ef60 .param/l "i" 0 2 213, +C4<00>;
S_000001710b64cc00 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b64ca70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b3267f0 .functor XOR 1, L_000001710b631d10, L_000001710b630eb0, C4<0>, C4<0>;
v000001710b612f50_0 .net "x", 0 0, L_000001710b631d10;  1 drivers
v000001710b613c70_0 .net "y", 0 0, L_000001710b630eb0;  1 drivers
v000001710b6124b0_0 .net "z", 0 0, L_000001710b3267f0;  1 drivers
S_000001710b63f5f0 .scope generate, "genblk1[1]" "genblk1[1]" 2 213, 2 213 0, S_000001710b64c110;
 .timescale 0 0;
P_000001710b35eae0 .param/l "i" 0 2 213, +C4<01>;
S_000001710b641d00 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b63f5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b327820 .functor XOR 1, L_000001710b632670, L_000001710b6304b0, C4<0>, C4<0>;
v000001710b613090_0 .net "x", 0 0, L_000001710b632670;  1 drivers
v000001710b613e50_0 .net "y", 0 0, L_000001710b6304b0;  1 drivers
v000001710b613130_0 .net "z", 0 0, L_000001710b327820;  1 drivers
S_000001710b640d60 .scope generate, "genblk1[2]" "genblk1[2]" 2 213, 2 213 0, S_000001710b64c110;
 .timescale 0 0;
P_000001710b35e3e0 .param/l "i" 0 2 213, +C4<010>;
S_000001710b63e4c0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b640d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b327ba0 .functor XOR 1, L_000001710b631bd0, L_000001710b631130, C4<0>, C4<0>;
v000001710b613270_0 .net "x", 0 0, L_000001710b631bd0;  1 drivers
v000001710b613ef0_0 .net "y", 0 0, L_000001710b631130;  1 drivers
v000001710b613f90_0 .net "z", 0 0, L_000001710b327ba0;  1 drivers
S_000001710b63ee20 .scope generate, "genblk1[3]" "genblk1[3]" 2 213, 2 213 0, S_000001710b64c110;
 .timescale 0 0;
P_000001710b35ec20 .param/l "i" 0 2 213, +C4<011>;
S_000001710b63e650 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b63ee20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326f60 .functor XOR 1, L_000001710b6313b0, L_000001710b631ef0, C4<0>, C4<0>;
v000001710b612690_0 .net "x", 0 0, L_000001710b6313b0;  1 drivers
v000001710b6131d0_0 .net "y", 0 0, L_000001710b631ef0;  1 drivers
v000001710b6127d0_0 .net "z", 0 0, L_000001710b326f60;  1 drivers
S_000001710b63d520 .scope generate, "genblk1[4]" "genblk1[4]" 2 213, 2 213 0, S_000001710b64c110;
 .timescale 0 0;
P_000001710b35ec60 .param/l "i" 0 2 213, +C4<0100>;
S_000001710b63efb0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b63d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b3270b0 .functor XOR 1, L_000001710b630370, L_000001710b631770, C4<0>, C4<0>;
v000001710b612910_0 .net "x", 0 0, L_000001710b630370;  1 drivers
v000001710b6129b0_0 .net "y", 0 0, L_000001710b631770;  1 drivers
v000001710b612a50_0 .net "z", 0 0, L_000001710b3270b0;  1 drivers
S_000001710b63d390 .scope generate, "genblk1[5]" "genblk1[5]" 2 213, 2 213 0, S_000001710b64c110;
 .timescale 0 0;
P_000001710b35f0a0 .param/l "i" 0 2 213, +C4<0101>;
S_000001710b63ff50 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b63d390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b327a50 .functor XOR 1, L_000001710b6319f0, L_000001710b632350, C4<0>, C4<0>;
v000001710b612af0_0 .net "x", 0 0, L_000001710b6319f0;  1 drivers
v000001710b6140d0_0 .net "y", 0 0, L_000001710b632350;  1 drivers
v000001710b612b90_0 .net "z", 0 0, L_000001710b327a50;  1 drivers
S_000001710b63d6b0 .scope module, "not1" "not_gate" 2 225, 20 1 0, S_000001710b64c110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "z";
L_000001710b326240 .functor NOT 1, L_000001710b6331b0, C4<0>, C4<0>, C4<0>;
v000001710b614170_0 .net "x", 0 0, L_000001710b6331b0;  1 drivers
v000001710b6142b0_0 .net "z", 0 0, L_000001710b326240;  alias, 1 drivers
S_000001710b63f780 .scope module, "or1" "or_gate" 2 219, 7 1 0, S_000001710b64c110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b3276d0 .functor OR 1, L_000001710b630550, L_000001710b631a90, C4<0>, C4<0>;
v000001710b614350_0 .net "x", 0 0, L_000001710b630550;  1 drivers
v000001710b617190_0 .net "y", 0 0, L_000001710b631a90;  1 drivers
v000001710b617050_0 .net "z", 0 0, L_000001710b3276d0;  1 drivers
S_000001710b642fc0 .scope module, "or2" "or_gate" 2 220, 7 1 0, S_000001710b64c110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326c50 .functor OR 1, L_000001710b6327b0, L_000001710b631b30, C4<0>, C4<0>;
v000001710b616510_0 .net "x", 0 0, L_000001710b6327b0;  1 drivers
v000001710b6172d0_0 .net "y", 0 0, L_000001710b631b30;  1 drivers
v000001710b615c50_0 .net "z", 0 0, L_000001710b326c50;  1 drivers
S_000001710b63e970 .scope module, "or3" "or_gate" 2 221, 7 1 0, S_000001710b64c110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b327040 .functor OR 1, L_000001710b6316d0, L_000001710b6320d0, C4<0>, C4<0>;
v000001710b614fd0_0 .net "x", 0 0, L_000001710b6316d0;  1 drivers
v000001710b6170f0_0 .net "y", 0 0, L_000001710b6320d0;  1 drivers
v000001710b6156b0_0 .net "z", 0 0, L_000001710b327040;  1 drivers
S_000001710b641e90 .scope module, "or4" "or_gate" 2 222, 7 1 0, S_000001710b64c110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b3266a0 .functor OR 1, L_000001710b631db0, L_000001710b632170, C4<0>, C4<0>;
v000001710b614e90_0 .net "x", 0 0, L_000001710b631db0;  1 drivers
v000001710b615250_0 .net "y", 0 0, L_000001710b632170;  1 drivers
v000001710b615cf0_0 .net "z", 0 0, L_000001710b3266a0;  1 drivers
S_000001710b6424d0 .scope module, "or5" "or_gate" 2 223, 7 1 0, S_000001710b64c110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b327120 .functor OR 1, L_000001710b630870, L_000001710b633390, C4<0>, C4<0>;
v000001710b615d90_0 .net "x", 0 0, L_000001710b630870;  1 drivers
v000001710b615a70_0 .net "y", 0 0, L_000001710b633390;  1 drivers
v000001710b615b10_0 .net "z", 0 0, L_000001710b327120;  1 drivers
S_000001710b642980 .scope module, "andmux" "mux" 2 193, 15 1 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b615bb0_0 .net "sel", 0 0, L_000001710b3260f0;  alias, 1 drivers
L_000001710b687bd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001710b615f70_0 .net "src0", 0 0, L_000001710b687bd0;  1 drivers
v000001710b616010_0 .net "src1", 0 0, L_000001710b63acd0;  1 drivers
v000001710b614c10_0 .var "z", 0 0;
E_000001710b35ee60 .event anyedge, v000001710b616010_0, v000001710b615f70_0, v000001710b611e70_0;
S_000001710b63f2d0 .scope module, "andr" "set_if_eq" 2 182, 2 205 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "x";
    .port_info 1 /INPUT 6 "y";
    .port_info 2 /OUTPUT 1 "z";
v000001710b615930_0 .net "ored", 4 0, L_000001710b6378f0;  1 drivers
v000001710b615430_0 .net "x", 5 0, L_000001710b6e07a0;  alias, 1 drivers
v000001710b616c90_0 .net "xored", 5 0, L_000001710b637a30;  1 drivers
L_000001710b687900 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v000001710b616e70_0 .net "y", 5 0, L_000001710b687900;  1 drivers
v000001710b616f10_0 .net "z", 0 0, L_000001710b6d3e40;  1 drivers
L_000001710b634510 .part L_000001710b6e07a0, 0, 1;
L_000001710b634650 .part L_000001710b687900, 0, 1;
L_000001710b632cb0 .part L_000001710b6e07a0, 1, 1;
L_000001710b6346f0 .part L_000001710b687900, 1, 1;
L_000001710b634830 .part L_000001710b6e07a0, 2, 1;
L_000001710b6348d0 .part L_000001710b687900, 2, 1;
L_000001710b634a10 .part L_000001710b6e07a0, 3, 1;
L_000001710b634ab0 .part L_000001710b687900, 3, 1;
L_000001710b634bf0 .part L_000001710b6e07a0, 4, 1;
L_000001710b634f10 .part L_000001710b687900, 4, 1;
L_000001710b634fb0 .part L_000001710b6e07a0, 5, 1;
L_000001710b6355f0 .part L_000001710b687900, 5, 1;
LS_000001710b637a30_0_0 .concat8 [ 1 1 1 1], L_000001710b6d4a10, L_000001710b6d4a80, L_000001710b6d40e0, L_000001710b6d3c80;
LS_000001710b637a30_0_4 .concat8 [ 1 1 0 0], L_000001710b6d51f0, L_000001710b6d4070;
L_000001710b637a30 .concat8 [ 4 2 0 0], LS_000001710b637a30_0_0, LS_000001710b637a30_0_4;
L_000001710b636a90 .part L_000001710b637a30, 0, 1;
L_000001710b636310 .part L_000001710b637a30, 1, 1;
L_000001710b637030 .part L_000001710b637a30, 2, 1;
L_000001710b637210 .part L_000001710b637a30, 3, 1;
L_000001710b635f50 .part L_000001710b637a30, 4, 1;
L_000001710b635730 .part L_000001710b637a30, 5, 1;
L_000001710b635ff0 .part L_000001710b6378f0, 0, 1;
L_000001710b6377b0 .part L_000001710b6378f0, 1, 1;
L_000001710b637ad0 .part L_000001710b6378f0, 2, 1;
L_000001710b637850 .part L_000001710b6378f0, 3, 1;
LS_000001710b6378f0_0_0 .concat8 [ 1 1 1 1], L_000001710b6d5110, L_000001710b6d3ac0, L_000001710b6d5500, L_000001710b6d5030;
LS_000001710b6378f0_0_4 .concat8 [ 1 0 0 0], L_000001710b6d4f50;
L_000001710b6378f0 .concat8 [ 4 1 0 0], LS_000001710b6378f0_0_0, LS_000001710b6378f0_0_4;
L_000001710b636d10 .part L_000001710b6378f0, 4, 1;
S_000001710b63e7e0 .scope generate, "genblk1[0]" "genblk1[0]" 2 213, 2 213 0, S_000001710b63f2d0;
 .timescale 0 0;
P_000001710b35e2a0 .param/l "i" 0 2 213, +C4<00>;
S_000001710b63f140 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b63e7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4a10 .functor XOR 1, L_000001710b634510, L_000001710b634650, C4<0>, C4<0>;
v000001710b6163d0_0 .net "x", 0 0, L_000001710b634510;  1 drivers
v000001710b616330_0 .net "y", 0 0, L_000001710b634650;  1 drivers
v000001710b6166f0_0 .net "z", 0 0, L_000001710b6d4a10;  1 drivers
S_000001710b63f460 .scope generate, "genblk1[1]" "genblk1[1]" 2 213, 2 213 0, S_000001710b63f2d0;
 .timescale 0 0;
P_000001710b35f4e0 .param/l "i" 0 2 213, +C4<01>;
S_000001710b6432e0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b63f460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4a80 .functor XOR 1, L_000001710b632cb0, L_000001710b6346f0, C4<0>, C4<0>;
v000001710b614cb0_0 .net "x", 0 0, L_000001710b632cb0;  1 drivers
v000001710b616a10_0 .net "y", 0 0, L_000001710b6346f0;  1 drivers
v000001710b615070_0 .net "z", 0 0, L_000001710b6d4a80;  1 drivers
S_000001710b640400 .scope generate, "genblk1[2]" "genblk1[2]" 2 213, 2 213 0, S_000001710b63f2d0;
 .timescale 0 0;
P_000001710b35ffe0 .param/l "i" 0 2 213, +C4<010>;
S_000001710b63eb00 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b640400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d40e0 .functor XOR 1, L_000001710b634830, L_000001710b6348d0, C4<0>, C4<0>;
v000001710b615750_0 .net "x", 0 0, L_000001710b634830;  1 drivers
v000001710b616970_0 .net "y", 0 0, L_000001710b6348d0;  1 drivers
v000001710b6154d0_0 .net "z", 0 0, L_000001710b6d40e0;  1 drivers
S_000001710b63f910 .scope generate, "genblk1[3]" "genblk1[3]" 2 213, 2 213 0, S_000001710b63f2d0;
 .timescale 0 0;
P_000001710b35f520 .param/l "i" 0 2 213, +C4<011>;
S_000001710b6408b0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b63f910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3c80 .functor XOR 1, L_000001710b634a10, L_000001710b634ab0, C4<0>, C4<0>;
v000001710b614b70_0 .net "x", 0 0, L_000001710b634a10;  1 drivers
v000001710b616ab0_0 .net "y", 0 0, L_000001710b634ab0;  1 drivers
v000001710b615570_0 .net "z", 0 0, L_000001710b6d3c80;  1 drivers
S_000001710b640720 .scope generate, "genblk1[4]" "genblk1[4]" 2 213, 2 213 0, S_000001710b63f2d0;
 .timescale 0 0;
P_000001710b35f2e0 .param/l "i" 0 2 213, +C4<0100>;
S_000001710b640ef0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b640720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d51f0 .functor XOR 1, L_000001710b634bf0, L_000001710b634f10, C4<0>, C4<0>;
v000001710b6161f0_0 .net "x", 0 0, L_000001710b634bf0;  1 drivers
v000001710b6157f0_0 .net "y", 0 0, L_000001710b634f10;  1 drivers
v000001710b6160b0_0 .net "z", 0 0, L_000001710b6d51f0;  1 drivers
S_000001710b642e30 .scope generate, "genblk1[5]" "genblk1[5]" 2 213, 2 213 0, S_000001710b63f2d0;
 .timescale 0 0;
P_000001710b35f5a0 .param/l "i" 0 2 213, +C4<0101>;
S_000001710b643150 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b642e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4070 .functor XOR 1, L_000001710b634fb0, L_000001710b6355f0, C4<0>, C4<0>;
v000001710b614d50_0 .net "x", 0 0, L_000001710b634fb0;  1 drivers
v000001710b616150_0 .net "y", 0 0, L_000001710b6355f0;  1 drivers
v000001710b616290_0 .net "z", 0 0, L_000001710b6d4070;  1 drivers
S_000001710b642ca0 .scope module, "not1" "not_gate" 2 225, 20 1 0, S_000001710b63f2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "z";
L_000001710b6d3e40 .functor NOT 1, L_000001710b636d10, C4<0>, C4<0>, C4<0>;
v000001710b615110_0 .net "x", 0 0, L_000001710b636d10;  1 drivers
v000001710b614f30_0 .net "z", 0 0, L_000001710b6d3e40;  alias, 1 drivers
S_000001710b63d840 .scope module, "or1" "or_gate" 2 219, 7 1 0, S_000001710b63f2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5110 .functor OR 1, L_000001710b636a90, L_000001710b636310, C4<0>, C4<0>;
v000001710b6165b0_0 .net "x", 0 0, L_000001710b636a90;  1 drivers
v000001710b616470_0 .net "y", 0 0, L_000001710b636310;  1 drivers
v000001710b6159d0_0 .net "z", 0 0, L_000001710b6d5110;  1 drivers
S_000001710b640270 .scope module, "or2" "or_gate" 2 220, 7 1 0, S_000001710b63f2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3ac0 .functor OR 1, L_000001710b637030, L_000001710b637210, C4<0>, C4<0>;
v000001710b615890_0 .net "x", 0 0, L_000001710b637030;  1 drivers
v000001710b616d30_0 .net "y", 0 0, L_000001710b637210;  1 drivers
v000001710b616b50_0 .net "z", 0 0, L_000001710b6d3ac0;  1 drivers
S_000001710b640bd0 .scope module, "or3" "or_gate" 2 221, 7 1 0, S_000001710b63f2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5500 .functor OR 1, L_000001710b635f50, L_000001710b635730, C4<0>, C4<0>;
v000001710b616650_0 .net "x", 0 0, L_000001710b635f50;  1 drivers
v000001710b616bf0_0 .net "y", 0 0, L_000001710b635730;  1 drivers
v000001710b6151b0_0 .net "z", 0 0, L_000001710b6d5500;  1 drivers
S_000001710b640a40 .scope module, "or4" "or_gate" 2 222, 7 1 0, S_000001710b63f2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5030 .functor OR 1, L_000001710b635ff0, L_000001710b6377b0, C4<0>, C4<0>;
v000001710b616790_0 .net "x", 0 0, L_000001710b635ff0;  1 drivers
v000001710b6152f0_0 .net "y", 0 0, L_000001710b6377b0;  1 drivers
v000001710b616830_0 .net "z", 0 0, L_000001710b6d5030;  1 drivers
S_000001710b63fdc0 .scope module, "or5" "or_gate" 2 223, 7 1 0, S_000001710b63f2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4f50 .functor OR 1, L_000001710b637ad0, L_000001710b637850, C4<0>, C4<0>;
v000001710b616dd0_0 .net "x", 0 0, L_000001710b637ad0;  1 drivers
v000001710b615390_0 .net "y", 0 0, L_000001710b637850;  1 drivers
v000001710b6168d0_0 .net "z", 0 0, L_000001710b6d4f50;  1 drivers
S_000001710b63faa0 .scope module, "beqf" "set_if_eq" 2 198, 2 205 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "x";
    .port_info 1 /INPUT 6 "y";
    .port_info 2 /OUTPUT 1 "z";
v000001710b6197b0_0 .net "ored", 4 0, L_000001710b6dcf60;  1 drivers
v000001710b618090_0 .net "x", 5 0, L_000001710b6e02a0;  alias, 1 drivers
v000001710b617410_0 .net "xored", 5 0, L_000001710b6dcec0;  1 drivers
L_000001710b687d38 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v000001710b619350_0 .net "y", 5 0, L_000001710b687d38;  1 drivers
v000001710b6183b0_0 .net "z", 0 0, L_000001710b6d7100;  1 drivers
L_000001710b6db020 .part L_000001710b6e02a0, 0, 1;
L_000001710b6dd280 .part L_000001710b687d38, 0, 1;
L_000001710b6dcb00 .part L_000001710b6e02a0, 1, 1;
L_000001710b6db200 .part L_000001710b687d38, 1, 1;
L_000001710b6dcc40 .part L_000001710b6e02a0, 2, 1;
L_000001710b6dada0 .part L_000001710b687d38, 2, 1;
L_000001710b6dab20 .part L_000001710b6e02a0, 3, 1;
L_000001710b6db480 .part L_000001710b687d38, 3, 1;
L_000001710b6dbd40 .part L_000001710b6e02a0, 4, 1;
L_000001710b6db980 .part L_000001710b687d38, 4, 1;
L_000001710b6dc380 .part L_000001710b6e02a0, 5, 1;
L_000001710b6dad00 .part L_000001710b687d38, 5, 1;
LS_000001710b6dcec0_0_0 .concat8 [ 1 1 1 1], L_000001710b6d6220, L_000001710b6d6990, L_000001710b6d5c70, L_000001710b6d7170;
LS_000001710b6dcec0_0_4 .concat8 [ 1 1 0 0], L_000001710b6d6bc0, L_000001710b6d7090;
L_000001710b6dcec0 .concat8 [ 4 2 0 0], LS_000001710b6dcec0_0_0, LS_000001710b6dcec0_0_4;
L_000001710b6db0c0 .part L_000001710b6dcec0, 0, 1;
L_000001710b6db3e0 .part L_000001710b6dcec0, 1, 1;
L_000001710b6db160 .part L_000001710b6dcec0, 2, 1;
L_000001710b6db520 .part L_000001710b6dcec0, 3, 1;
L_000001710b6dbac0 .part L_000001710b6dcec0, 4, 1;
L_000001710b6db5c0 .part L_000001710b6dcec0, 5, 1;
L_000001710b6dcce0 .part L_000001710b6dcf60, 0, 1;
L_000001710b6dbb60 .part L_000001710b6dcf60, 1, 1;
L_000001710b6dbc00 .part L_000001710b6dcf60, 2, 1;
L_000001710b6dbf20 .part L_000001710b6dcf60, 3, 1;
LS_000001710b6dcf60_0_0 .concat8 [ 1 1 1 1], L_000001710b6d6290, L_000001710b6d5ea0, L_000001710b6d71e0, L_000001710b6d5ce0;
LS_000001710b6dcf60_0_4 .concat8 [ 1 0 0 0], L_000001710b6d58f0;
L_000001710b6dcf60 .concat8 [ 4 1 0 0], LS_000001710b6dcf60_0_0, LS_000001710b6dcf60_0_4;
L_000001710b6dbca0 .part L_000001710b6dcf60, 4, 1;
S_000001710b63ec90 .scope generate, "genblk1[0]" "genblk1[0]" 2 213, 2 213 0, S_000001710b63faa0;
 .timescale 0 0;
P_000001710b35ff20 .param/l "i" 0 2 213, +C4<00>;
S_000001710b63fc30 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b63ec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6220 .functor XOR 1, L_000001710b6db020, L_000001710b6dd280, C4<0>, C4<0>;
v000001710b616fb0_0 .net "x", 0 0, L_000001710b6db020;  1 drivers
v000001710b618b30_0 .net "y", 0 0, L_000001710b6dd280;  1 drivers
v000001710b618ef0_0 .net "z", 0 0, L_000001710b6d6220;  1 drivers
S_000001710b6400e0 .scope generate, "genblk1[1]" "genblk1[1]" 2 213, 2 213 0, S_000001710b63faa0;
 .timescale 0 0;
P_000001710b35f660 .param/l "i" 0 2 213, +C4<01>;
S_000001710b63d070 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b6400e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6990 .functor XOR 1, L_000001710b6dcb00, L_000001710b6db200, C4<0>, C4<0>;
v000001710b6174b0_0 .net "x", 0 0, L_000001710b6dcb00;  1 drivers
v000001710b619210_0 .net "y", 0 0, L_000001710b6db200;  1 drivers
v000001710b617870_0 .net "z", 0 0, L_000001710b6d6990;  1 drivers
S_000001710b640590 .scope generate, "genblk1[2]" "genblk1[2]" 2 213, 2 213 0, S_000001710b63faa0;
 .timescale 0 0;
P_000001710b360020 .param/l "i" 0 2 213, +C4<010>;
S_000001710b641080 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b640590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5c70 .functor XOR 1, L_000001710b6dcc40, L_000001710b6dada0, C4<0>, C4<0>;
v000001710b617eb0_0 .net "x", 0 0, L_000001710b6dcc40;  1 drivers
v000001710b619170_0 .net "y", 0 0, L_000001710b6dada0;  1 drivers
v000001710b617cd0_0 .net "z", 0 0, L_000001710b6d5c70;  1 drivers
S_000001710b641210 .scope generate, "genblk1[3]" "genblk1[3]" 2 213, 2 213 0, S_000001710b63faa0;
 .timescale 0 0;
P_000001710b35f6e0 .param/l "i" 0 2 213, +C4<011>;
S_000001710b6413a0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b641210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7170 .functor XOR 1, L_000001710b6dab20, L_000001710b6db480, C4<0>, C4<0>;
v000001710b619850_0 .net "x", 0 0, L_000001710b6dab20;  1 drivers
v000001710b6192b0_0 .net "y", 0 0, L_000001710b6db480;  1 drivers
v000001710b619a30_0 .net "z", 0 0, L_000001710b6d7170;  1 drivers
S_000001710b641530 .scope generate, "genblk1[4]" "genblk1[4]" 2 213, 2 213 0, S_000001710b63faa0;
 .timescale 0 0;
P_000001710b35f720 .param/l "i" 0 2 213, +C4<0100>;
S_000001710b6416c0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b641530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6bc0 .functor XOR 1, L_000001710b6dbd40, L_000001710b6db980, C4<0>, C4<0>;
v000001710b6195d0_0 .net "x", 0 0, L_000001710b6dbd40;  1 drivers
v000001710b617550_0 .net "y", 0 0, L_000001710b6db980;  1 drivers
v000001710b617b90_0 .net "z", 0 0, L_000001710b6d6bc0;  1 drivers
S_000001710b641850 .scope generate, "genblk1[5]" "genblk1[5]" 2 213, 2 213 0, S_000001710b63faa0;
 .timescale 0 0;
P_000001710b35f7e0 .param/l "i" 0 2 213, +C4<0101>;
S_000001710b6419e0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b641850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7090 .functor XOR 1, L_000001710b6dc380, L_000001710b6dad00, C4<0>, C4<0>;
v000001710b618270_0 .net "x", 0 0, L_000001710b6dc380;  1 drivers
v000001710b617a50_0 .net "y", 0 0, L_000001710b6dad00;  1 drivers
v000001710b6181d0_0 .net "z", 0 0, L_000001710b6d7090;  1 drivers
S_000001710b641b70 .scope module, "not1" "not_gate" 2 225, 20 1 0, S_000001710b63faa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "z";
L_000001710b6d7100 .functor NOT 1, L_000001710b6dbca0, C4<0>, C4<0>, C4<0>;
v000001710b619530_0 .net "x", 0 0, L_000001710b6dbca0;  1 drivers
v000001710b617910_0 .net "z", 0 0, L_000001710b6d7100;  alias, 1 drivers
S_000001710b63d200 .scope module, "or1" "or_gate" 2 219, 7 1 0, S_000001710b63faa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6290 .functor OR 1, L_000001710b6db0c0, L_000001710b6db3e0, C4<0>, C4<0>;
v000001710b618130_0 .net "x", 0 0, L_000001710b6db0c0;  1 drivers
v000001710b6179b0_0 .net "y", 0 0, L_000001710b6db3e0;  1 drivers
v000001710b618310_0 .net "z", 0 0, L_000001710b6d6290;  1 drivers
S_000001710b642020 .scope module, "or2" "or_gate" 2 220, 7 1 0, S_000001710b63faa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5ea0 .functor OR 1, L_000001710b6db160, L_000001710b6db520, C4<0>, C4<0>;
v000001710b617c30_0 .net "x", 0 0, L_000001710b6db160;  1 drivers
v000001710b618f90_0 .net "y", 0 0, L_000001710b6db520;  1 drivers
v000001710b6198f0_0 .net "z", 0 0, L_000001710b6d5ea0;  1 drivers
S_000001710b63d9d0 .scope module, "or3" "or_gate" 2 221, 7 1 0, S_000001710b63faa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d71e0 .functor OR 1, L_000001710b6dbac0, L_000001710b6db5c0, C4<0>, C4<0>;
v000001710b619ad0_0 .net "x", 0 0, L_000001710b6dbac0;  1 drivers
v000001710b617370_0 .net "y", 0 0, L_000001710b6db5c0;  1 drivers
v000001710b6188b0_0 .net "z", 0 0, L_000001710b6d71e0;  1 drivers
S_000001710b6421b0 .scope module, "or4" "or_gate" 2 222, 7 1 0, S_000001710b63faa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5ce0 .functor OR 1, L_000001710b6dcce0, L_000001710b6dbb60, C4<0>, C4<0>;
v000001710b617ff0_0 .net "x", 0 0, L_000001710b6dcce0;  1 drivers
v000001710b617f50_0 .net "y", 0 0, L_000001710b6dbb60;  1 drivers
v000001710b617af0_0 .net "z", 0 0, L_000001710b6d5ce0;  1 drivers
S_000001710b63db60 .scope module, "or5" "or_gate" 2 223, 7 1 0, S_000001710b63faa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d58f0 .functor OR 1, L_000001710b6dbc00, L_000001710b6dbf20, C4<0>, C4<0>;
v000001710b618bd0_0 .net "x", 0 0, L_000001710b6dbc00;  1 drivers
v000001710b617d70_0 .net "y", 0 0, L_000001710b6dbf20;  1 drivers
v000001710b617e10_0 .net "z", 0 0, L_000001710b6d58f0;  1 drivers
S_000001710b642340 .scope module, "bgtzf" "set_if_eq" 2 200, 2 205 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "x";
    .port_info 1 /INPUT 6 "y";
    .port_info 2 /OUTPUT 1 "z";
v000001710b619c10_0 .net "ored", 4 0, L_000001710b6df8a0;  1 drivers
v000001710b619cb0_0 .net "x", 5 0, L_000001710b6e02a0;  alias, 1 drivers
v000001710b61be70_0 .net "xored", 5 0, L_000001710b6df760;  1 drivers
L_000001710b687dc8 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v000001710b61b010_0 .net "y", 5 0, L_000001710b687dc8;  1 drivers
v000001710b61a570_0 .net "z", 0 0, L_000001710b6d8de0;  1 drivers
L_000001710b6de5e0 .part L_000001710b6e02a0, 0, 1;
L_000001710b6de9a0 .part L_000001710b687dc8, 0, 1;
L_000001710b6ddb40 .part L_000001710b6e02a0, 1, 1;
L_000001710b6dd8c0 .part L_000001710b687dc8, 1, 1;
L_000001710b6dec20 .part L_000001710b6e02a0, 2, 1;
L_000001710b6ded60 .part L_000001710b687dc8, 2, 1;
L_000001710b6deea0 .part L_000001710b6e02a0, 3, 1;
L_000001710b6df120 .part L_000001710b687dc8, 3, 1;
L_000001710b6dd960 .part L_000001710b6e02a0, 4, 1;
L_000001710b6df800 .part L_000001710b687dc8, 4, 1;
L_000001710b6df620 .part L_000001710b6e02a0, 5, 1;
L_000001710b6dfa80 .part L_000001710b687dc8, 5, 1;
LS_000001710b6df760_0_0 .concat8 [ 1 1 1 1], L_000001710b6d65a0, L_000001710b6d6b50, L_000001710b6d5ab0, L_000001710b6d6680;
LS_000001710b6df760_0_4 .concat8 [ 1 1 0 0], L_000001710b6d5ff0, L_000001710b6d67d0;
L_000001710b6df760 .concat8 [ 4 2 0 0], LS_000001710b6df760_0_0, LS_000001710b6df760_0_4;
L_000001710b6de180 .part L_000001710b6df760, 0, 1;
L_000001710b6ddaa0 .part L_000001710b6df760, 1, 1;
L_000001710b6df260 .part L_000001710b6df760, 2, 1;
L_000001710b6dda00 .part L_000001710b6df760, 3, 1;
L_000001710b6de4a0 .part L_000001710b6df760, 4, 1;
L_000001710b6dd780 .part L_000001710b6df760, 5, 1;
L_000001710b6dee00 .part L_000001710b6df8a0, 0, 1;
L_000001710b6dd320 .part L_000001710b6df8a0, 1, 1;
L_000001710b6de2c0 .part L_000001710b6df8a0, 2, 1;
L_000001710b6ddf00 .part L_000001710b6df8a0, 3, 1;
LS_000001710b6df8a0_0_0 .concat8 [ 1 1 1 1], L_000001710b6d6840, L_000001710b6d6ca0, L_000001710b6d7f00, L_000001710b6d89f0;
LS_000001710b6df8a0_0_4 .concat8 [ 1 0 0 0], L_000001710b6d8c90;
L_000001710b6df8a0 .concat8 [ 4 1 0 0], LS_000001710b6df8a0_0_0, LS_000001710b6df8a0_0_4;
L_000001710b6de400 .part L_000001710b6df8a0, 4, 1;
S_000001710b642660 .scope generate, "genblk1[0]" "genblk1[0]" 2 213, 2 213 0, S_000001710b642340;
 .timescale 0 0;
P_000001710b35f220 .param/l "i" 0 2 213, +C4<00>;
S_000001710b6427f0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b642660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d65a0 .functor XOR 1, L_000001710b6de5e0, L_000001710b6de9a0, C4<0>, C4<0>;
v000001710b618450_0 .net "x", 0 0, L_000001710b6de5e0;  1 drivers
v000001710b618810_0 .net "y", 0 0, L_000001710b6de9a0;  1 drivers
v000001710b6175f0_0 .net "z", 0 0, L_000001710b6d65a0;  1 drivers
S_000001710b642b10 .scope generate, "genblk1[1]" "genblk1[1]" 2 213, 2 213 0, S_000001710b642340;
 .timescale 0 0;
P_000001710b3600a0 .param/l "i" 0 2 213, +C4<01>;
S_000001710b63e1a0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b642b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6b50 .functor XOR 1, L_000001710b6ddb40, L_000001710b6dd8c0, C4<0>, C4<0>;
v000001710b618950_0 .net "x", 0 0, L_000001710b6ddb40;  1 drivers
v000001710b6193f0_0 .net "y", 0 0, L_000001710b6dd8c0;  1 drivers
v000001710b619990_0 .net "z", 0 0, L_000001710b6d6b50;  1 drivers
S_000001710b63dcf0 .scope generate, "genblk1[2]" "genblk1[2]" 2 213, 2 213 0, S_000001710b642340;
 .timescale 0 0;
P_000001710b35f960 .param/l "i" 0 2 213, +C4<010>;
S_000001710b63de80 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b63dcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5ab0 .functor XOR 1, L_000001710b6dec20, L_000001710b6ded60, C4<0>, C4<0>;
v000001710b618db0_0 .net "x", 0 0, L_000001710b6dec20;  1 drivers
v000001710b6184f0_0 .net "y", 0 0, L_000001710b6ded60;  1 drivers
v000001710b617690_0 .net "z", 0 0, L_000001710b6d5ab0;  1 drivers
S_000001710b63e010 .scope generate, "genblk1[3]" "genblk1[3]" 2 213, 2 213 0, S_000001710b642340;
 .timescale 0 0;
P_000001710b35f260 .param/l "i" 0 2 213, +C4<011>;
S_000001710b63e330 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b63e010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6680 .functor XOR 1, L_000001710b6deea0, L_000001710b6df120, C4<0>, C4<0>;
v000001710b618590_0 .net "x", 0 0, L_000001710b6deea0;  1 drivers
v000001710b6177d0_0 .net "y", 0 0, L_000001710b6df120;  1 drivers
v000001710b617730_0 .net "z", 0 0, L_000001710b6d6680;  1 drivers
S_000001710b65a620 .scope generate, "genblk1[4]" "genblk1[4]" 2 213, 2 213 0, S_000001710b642340;
 .timescale 0 0;
P_000001710b35f9a0 .param/l "i" 0 2 213, +C4<0100>;
S_000001710b659cc0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b65a620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5ff0 .functor XOR 1, L_000001710b6dd960, L_000001710b6df800, C4<0>, C4<0>;
v000001710b619490_0 .net "x", 0 0, L_000001710b6dd960;  1 drivers
v000001710b618c70_0 .net "y", 0 0, L_000001710b6df800;  1 drivers
v000001710b618630_0 .net "z", 0 0, L_000001710b6d5ff0;  1 drivers
S_000001710b65c3d0 .scope generate, "genblk1[5]" "genblk1[5]" 2 213, 2 213 0, S_000001710b642340;
 .timescale 0 0;
P_000001710b35ff60 .param/l "i" 0 2 213, +C4<0101>;
S_000001710b65b430 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b65c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d67d0 .functor XOR 1, L_000001710b6df620, L_000001710b6dfa80, C4<0>, C4<0>;
v000001710b6186d0_0 .net "x", 0 0, L_000001710b6df620;  1 drivers
v000001710b618770_0 .net "y", 0 0, L_000001710b6dfa80;  1 drivers
v000001710b619670_0 .net "z", 0 0, L_000001710b6d67d0;  1 drivers
S_000001710b659e50 .scope module, "not1" "not_gate" 2 225, 20 1 0, S_000001710b642340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "z";
L_000001710b6d8de0 .functor NOT 1, L_000001710b6de400, C4<0>, C4<0>, C4<0>;
v000001710b6189f0_0 .net "x", 0 0, L_000001710b6de400;  1 drivers
v000001710b618a90_0 .net "z", 0 0, L_000001710b6d8de0;  alias, 1 drivers
S_000001710b658eb0 .scope module, "or1" "or_gate" 2 219, 7 1 0, S_000001710b642340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6840 .functor OR 1, L_000001710b6de180, L_000001710b6ddaa0, C4<0>, C4<0>;
v000001710b618d10_0 .net "x", 0 0, L_000001710b6de180;  1 drivers
v000001710b619710_0 .net "y", 0 0, L_000001710b6ddaa0;  1 drivers
v000001710b618e50_0 .net "z", 0 0, L_000001710b6d6840;  1 drivers
S_000001710b658550 .scope module, "or2" "or_gate" 2 220, 7 1 0, S_000001710b642340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6ca0 .functor OR 1, L_000001710b6df260, L_000001710b6dda00, C4<0>, C4<0>;
v000001710b619030_0 .net "x", 0 0, L_000001710b6df260;  1 drivers
v000001710b6190d0_0 .net "y", 0 0, L_000001710b6dda00;  1 drivers
v000001710b61b290_0 .net "z", 0 0, L_000001710b6d6ca0;  1 drivers
S_000001710b657a60 .scope module, "or3" "or_gate" 2 221, 7 1 0, S_000001710b642340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7f00 .functor OR 1, L_000001710b6de4a0, L_000001710b6dd780, C4<0>, C4<0>;
v000001710b61a750_0 .net "x", 0 0, L_000001710b6de4a0;  1 drivers
v000001710b61a930_0 .net "y", 0 0, L_000001710b6dd780;  1 drivers
v000001710b61ba10_0 .net "z", 0 0, L_000001710b6d7f00;  1 drivers
S_000001710b658a00 .scope module, "or4" "or_gate" 2 222, 7 1 0, S_000001710b642340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d89f0 .functor OR 1, L_000001710b6dee00, L_000001710b6dd320, C4<0>, C4<0>;
v000001710b61a1b0_0 .net "x", 0 0, L_000001710b6dee00;  1 drivers
v000001710b61b3d0_0 .net "y", 0 0, L_000001710b6dd320;  1 drivers
v000001710b61b330_0 .net "z", 0 0, L_000001710b6d89f0;  1 drivers
S_000001710b65d820 .scope module, "or5" "or_gate" 2 223, 7 1 0, S_000001710b642340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8c90 .functor OR 1, L_000001710b6de2c0, L_000001710b6ddf00, C4<0>, C4<0>;
v000001710b61bbf0_0 .net "x", 0 0, L_000001710b6de2c0;  1 drivers
v000001710b61a430_0 .net "y", 0 0, L_000001710b6ddf00;  1 drivers
v000001710b61ad90_0 .net "z", 0 0, L_000001710b6d8c90;  1 drivers
S_000001710b65db40 .scope module, "bnef" "set_if_eq" 2 199, 2 205 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "x";
    .port_info 1 /INPUT 6 "y";
    .port_info 2 /OUTPUT 1 "z";
v000001710b619b70_0 .net "ored", 4 0, L_000001710b6de360;  1 drivers
v000001710b61b970_0 .net "x", 5 0, L_000001710b6e02a0;  alias, 1 drivers
v000001710b61a610_0 .net "xored", 5 0, L_000001710b6dc880;  1 drivers
L_000001710b687d80 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v000001710b619f30_0 .net "y", 5 0, L_000001710b687d80;  1 drivers
v000001710b61b790_0 .net "z", 0 0, L_000001710b6d5a40;  1 drivers
L_000001710b6dc740 .part L_000001710b6e02a0, 0, 1;
L_000001710b6dbde0 .part L_000001710b687d80, 0, 1;
L_000001710b6dbfc0 .part L_000001710b6e02a0, 1, 1;
L_000001710b6dc060 .part L_000001710b687d80, 1, 1;
L_000001710b6dc100 .part L_000001710b6e02a0, 2, 1;
L_000001710b6dc1a0 .part L_000001710b687d80, 2, 1;
L_000001710b6dc560 .part L_000001710b6e02a0, 3, 1;
L_000001710b6dc600 .part L_000001710b687d80, 3, 1;
L_000001710b6dc240 .part L_000001710b6e02a0, 4, 1;
L_000001710b6dc2e0 .part L_000001710b687d80, 4, 1;
L_000001710b6dc6a0 .part L_000001710b6e02a0, 5, 1;
L_000001710b6dc7e0 .part L_000001710b687d80, 5, 1;
LS_000001710b6dc880_0_0 .concat8 [ 1 1 1 1], L_000001710b6d5960, L_000001710b6d6450, L_000001710b6d5650, L_000001710b6d56c0;
LS_000001710b6dc880_0_4 .concat8 [ 1 1 0 0], L_000001710b6d59d0, L_000001710b6d5730;
L_000001710b6dc880 .concat8 [ 4 2 0 0], LS_000001710b6dc880_0_0, LS_000001710b6dc880_0_4;
L_000001710b6dc920 .part L_000001710b6dc880, 0, 1;
L_000001710b6dc9c0 .part L_000001710b6dc880, 1, 1;
L_000001710b6df580 .part L_000001710b6dc880, 2, 1;
L_000001710b6deae0 .part L_000001710b6dc880, 3, 1;
L_000001710b6deb80 .part L_000001710b6dc880, 4, 1;
L_000001710b6de040 .part L_000001710b6dc880, 5, 1;
L_000001710b6de220 .part L_000001710b6de360, 0, 1;
L_000001710b6ddd20 .part L_000001710b6de360, 1, 1;
L_000001710b6de0e0 .part L_000001710b6de360, 2, 1;
L_000001710b6df4e0 .part L_000001710b6de360, 3, 1;
LS_000001710b6de360_0_0 .concat8 [ 1 1 1 1], L_000001710b6d5f80, L_000001710b6d57a0, L_000001710b6d5810, L_000001710b6d64c0;
LS_000001710b6de360_0_4 .concat8 [ 1 0 0 0], L_000001710b6d6530;
L_000001710b6de360 .concat8 [ 4 1 0 0], LS_000001710b6de360_0_0, LS_000001710b6de360_0_4;
L_000001710b6dd820 .part L_000001710b6de360, 4, 1;
S_000001710b6586e0 .scope generate, "genblk1[0]" "genblk1[0]" 2 213, 2 213 0, S_000001710b65db40;
 .timescale 0 0;
P_000001710b35fca0 .param/l "i" 0 2 213, +C4<00>;
S_000001710b657f10 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b6586e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5960 .functor XOR 1, L_000001710b6dc740, L_000001710b6dbde0, C4<0>, C4<0>;
v000001710b61a9d0_0 .net "x", 0 0, L_000001710b6dc740;  1 drivers
v000001710b61aa70_0 .net "y", 0 0, L_000001710b6dbde0;  1 drivers
v000001710b61b1f0_0 .net "z", 0 0, L_000001710b6d5960;  1 drivers
S_000001710b65a7b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 213, 2 213 0, S_000001710b65db40;
 .timescale 0 0;
P_000001710b35fba0 .param/l "i" 0 2 213, +C4<01>;
S_000001710b65b110 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b65a7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6450 .functor XOR 1, L_000001710b6dbfc0, L_000001710b6dc060, C4<0>, C4<0>;
v000001710b61a7f0_0 .net "x", 0 0, L_000001710b6dbfc0;  1 drivers
v000001710b61b510_0 .net "y", 0 0, L_000001710b6dc060;  1 drivers
v000001710b61b470_0 .net "z", 0 0, L_000001710b6d6450;  1 drivers
S_000001710b6591d0 .scope generate, "genblk1[2]" "genblk1[2]" 2 213, 2 213 0, S_000001710b65db40;
 .timescale 0 0;
P_000001710b35fbe0 .param/l "i" 0 2 213, +C4<010>;
S_000001710b659680 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b6591d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5650 .functor XOR 1, L_000001710b6dc100, L_000001710b6dc1a0, C4<0>, C4<0>;
v000001710b61ab10_0 .net "x", 0 0, L_000001710b6dc100;  1 drivers
v000001710b619fd0_0 .net "y", 0 0, L_000001710b6dc1a0;  1 drivers
v000001710b61c190_0 .net "z", 0 0, L_000001710b6d5650;  1 drivers
S_000001710b659810 .scope generate, "genblk1[3]" "genblk1[3]" 2 213, 2 213 0, S_000001710b65db40;
 .timescale 0 0;
P_000001710b35fce0 .param/l "i" 0 2 213, +C4<011>;
S_000001710b65b2a0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b659810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d56c0 .functor XOR 1, L_000001710b6dc560, L_000001710b6dc600, C4<0>, C4<0>;
v000001710b61a4d0_0 .net "x", 0 0, L_000001710b6dc560;  1 drivers
v000001710b61a070_0 .net "y", 0 0, L_000001710b6dc600;  1 drivers
v000001710b61c050_0 .net "z", 0 0, L_000001710b6d56c0;  1 drivers
S_000001710b65aad0 .scope generate, "genblk1[4]" "genblk1[4]" 2 213, 2 213 0, S_000001710b65db40;
 .timescale 0 0;
P_000001710b35fd60 .param/l "i" 0 2 213, +C4<0100>;
S_000001710b657bf0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b65aad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d59d0 .functor XOR 1, L_000001710b6dc240, L_000001710b6dc2e0, C4<0>, C4<0>;
v000001710b61acf0_0 .net "x", 0 0, L_000001710b6dc240;  1 drivers
v000001710b61bab0_0 .net "y", 0 0, L_000001710b6dc2e0;  1 drivers
v000001710b619df0_0 .net "z", 0 0, L_000001710b6d59d0;  1 drivers
S_000001710b65af80 .scope generate, "genblk1[5]" "genblk1[5]" 2 213, 2 213 0, S_000001710b65db40;
 .timescale 0 0;
P_000001710b35fe60 .param/l "i" 0 2 213, +C4<0101>;
S_000001710b658b90 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b65af80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5730 .functor XOR 1, L_000001710b6dc6a0, L_000001710b6dc7e0, C4<0>, C4<0>;
v000001710b61ae30_0 .net "x", 0 0, L_000001710b6dc6a0;  1 drivers
v000001710b61aed0_0 .net "y", 0 0, L_000001710b6dc7e0;  1 drivers
v000001710b61abb0_0 .net "z", 0 0, L_000001710b6d5730;  1 drivers
S_000001710b65a170 .scope module, "not1" "not_gate" 2 225, 20 1 0, S_000001710b65db40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "z";
L_000001710b6d5a40 .functor NOT 1, L_000001710b6dd820, C4<0>, C4<0>, C4<0>;
v000001710b61b0b0_0 .net "x", 0 0, L_000001710b6dd820;  1 drivers
v000001710b61ac50_0 .net "z", 0 0, L_000001710b6d5a40;  alias, 1 drivers
S_000001710b65d690 .scope module, "or1" "or_gate" 2 219, 7 1 0, S_000001710b65db40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5f80 .functor OR 1, L_000001710b6dc920, L_000001710b6dc9c0, C4<0>, C4<0>;
v000001710b61b5b0_0 .net "x", 0 0, L_000001710b6dc920;  1 drivers
v000001710b619d50_0 .net "y", 0 0, L_000001710b6dc9c0;  1 drivers
v000001710b61b650_0 .net "z", 0 0, L_000001710b6d5f80;  1 drivers
S_000001710b65bd90 .scope module, "or2" "or_gate" 2 220, 7 1 0, S_000001710b65db40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d57a0 .functor OR 1, L_000001710b6df580, L_000001710b6deae0, C4<0>, C4<0>;
v000001710b61a390_0 .net "x", 0 0, L_000001710b6df580;  1 drivers
v000001710b61a110_0 .net "y", 0 0, L_000001710b6deae0;  1 drivers
v000001710b61a250_0 .net "z", 0 0, L_000001710b6d57a0;  1 drivers
S_000001710b65b5c0 .scope module, "or3" "or_gate" 2 221, 7 1 0, S_000001710b65db40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5810 .functor OR 1, L_000001710b6deb80, L_000001710b6de040, C4<0>, C4<0>;
v000001710b61a2f0_0 .net "x", 0 0, L_000001710b6deb80;  1 drivers
v000001710b61af70_0 .net "y", 0 0, L_000001710b6de040;  1 drivers
v000001710b61c230_0 .net "z", 0 0, L_000001710b6d5810;  1 drivers
S_000001710b659040 .scope module, "or4" "or_gate" 2 222, 7 1 0, S_000001710b65db40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d64c0 .functor OR 1, L_000001710b6de220, L_000001710b6ddd20, C4<0>, C4<0>;
v000001710b61c2d0_0 .net "x", 0 0, L_000001710b6de220;  1 drivers
v000001710b61bfb0_0 .net "y", 0 0, L_000001710b6ddd20;  1 drivers
v000001710b619e90_0 .net "z", 0 0, L_000001710b6d64c0;  1 drivers
S_000001710b65cec0 .scope module, "or5" "or_gate" 2 223, 7 1 0, S_000001710b65db40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6530 .functor OR 1, L_000001710b6de0e0, L_000001710b6df4e0, C4<0>, C4<0>;
v000001710b61b150_0 .net "x", 0 0, L_000001710b6de0e0;  1 drivers
v000001710b61b6f0_0 .net "y", 0 0, L_000001710b6df4e0;  1 drivers
v000001710b61a890_0 .net "z", 0 0, L_000001710b6d6530;  1 drivers
S_000001710b65b750 .scope module, "lwf" "set_if_eq" 2 196, 2 205 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "x";
    .port_info 1 /INPUT 6 "y";
    .port_info 2 /OUTPUT 1 "z";
v000001710b61e670_0 .net "ored", 4 0, L_000001710b63bbd0;  1 drivers
v000001710b61d9f0_0 .net "x", 5 0, L_000001710b6e02a0;  alias, 1 drivers
v000001710b61e8f0_0 .net "xored", 5 0, L_000001710b63b090;  1 drivers
L_000001710b687ca8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001710b61ce10_0 .net "y", 5 0, L_000001710b687ca8;  1 drivers
v000001710b61c410_0 .net "z", 0 0, L_000001710b6d6ed0;  1 drivers
L_000001710b63b770 .part L_000001710b6e02a0, 0, 1;
L_000001710b63ba90 .part L_000001710b687ca8, 0, 1;
L_000001710b63a7d0 .part L_000001710b6e02a0, 1, 1;
L_000001710b63aaf0 .part L_000001710b687ca8, 1, 1;
L_000001710b63ac30 .part L_000001710b6e02a0, 2, 1;
L_000001710b63a410 .part L_000001710b687ca8, 2, 1;
L_000001710b63ab90 .part L_000001710b6e02a0, 3, 1;
L_000001710b63ad70 .part L_000001710b687ca8, 3, 1;
L_000001710b63aeb0 .part L_000001710b6e02a0, 4, 1;
L_000001710b63af50 .part L_000001710b687ca8, 4, 1;
L_000001710b63b3b0 .part L_000001710b6e02a0, 5, 1;
L_000001710b63aff0 .part L_000001710b687ca8, 5, 1;
LS_000001710b63b090_0_0 .concat8 [ 1 1 1 1], L_000001710b6d68b0, L_000001710b6d6a70, L_000001710b6d6c30, L_000001710b6d5f10;
LS_000001710b63b090_0_4 .concat8 [ 1 1 0 0], L_000001710b6d6140, L_000001710b6d66f0;
L_000001710b63b090 .concat8 [ 4 2 0 0], LS_000001710b63b090_0_0, LS_000001710b63b090_0_4;
L_000001710b63b450 .part L_000001710b63b090, 0, 1;
L_000001710b63a4b0 .part L_000001710b63b090, 1, 1;
L_000001710b63b8b0 .part L_000001710b63b090, 2, 1;
L_000001710b63a550 .part L_000001710b63b090, 3, 1;
L_000001710b63b4f0 .part L_000001710b63b090, 4, 1;
L_000001710b63b590 .part L_000001710b63b090, 5, 1;
L_000001710b63b6d0 .part L_000001710b63bbd0, 0, 1;
L_000001710b63a5f0 .part L_000001710b63bbd0, 1, 1;
L_000001710b63b810 .part L_000001710b63bbd0, 2, 1;
L_000001710b63bb30 .part L_000001710b63bbd0, 3, 1;
LS_000001710b63bbd0_0_0 .concat8 [ 1 1 1 1], L_000001710b6d6060, L_000001710b6d6920, L_000001710b6d6ae0, L_000001710b6d6760;
LS_000001710b63bbd0_0_4 .concat8 [ 1 0 0 0], L_000001710b6d6d10;
L_000001710b63bbd0 .concat8 [ 4 1 0 0], LS_000001710b63bbd0_0_0, LS_000001710b63bbd0_0_4;
L_000001710b63a690 .part L_000001710b63bbd0, 4, 1;
S_000001710b658d20 .scope generate, "genblk1[0]" "genblk1[0]" 2 213, 2 213 0, S_000001710b65b750;
 .timescale 0 0;
P_000001710b360ca0 .param/l "i" 0 2 213, +C4<00>;
S_000001710b659360 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b658d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d68b0 .functor XOR 1, L_000001710b63b770, L_000001710b63ba90, C4<0>, C4<0>;
v000001710b61a6b0_0 .net "x", 0 0, L_000001710b63b770;  1 drivers
v000001710b61b830_0 .net "y", 0 0, L_000001710b63ba90;  1 drivers
v000001710b61b8d0_0 .net "z", 0 0, L_000001710b6d68b0;  1 drivers
S_000001710b65a300 .scope generate, "genblk1[1]" "genblk1[1]" 2 213, 2 213 0, S_000001710b65b750;
 .timescale 0 0;
P_000001710b3604a0 .param/l "i" 0 2 213, +C4<01>;
S_000001710b65b8e0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b65a300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6a70 .functor XOR 1, L_000001710b63a7d0, L_000001710b63aaf0, C4<0>, C4<0>;
v000001710b61c0f0_0 .net "x", 0 0, L_000001710b63a7d0;  1 drivers
v000001710b61bb50_0 .net "y", 0 0, L_000001710b63aaf0;  1 drivers
v000001710b61bc90_0 .net "z", 0 0, L_000001710b6d6a70;  1 drivers
S_000001710b65ba70 .scope generate, "genblk1[2]" "genblk1[2]" 2 213, 2 213 0, S_000001710b65b750;
 .timescale 0 0;
P_000001710b3602a0 .param/l "i" 0 2 213, +C4<010>;
S_000001710b65bc00 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b65ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6c30 .functor XOR 1, L_000001710b63ac30, L_000001710b63a410, C4<0>, C4<0>;
v000001710b61bd30_0 .net "x", 0 0, L_000001710b63ac30;  1 drivers
v000001710b61bdd0_0 .net "y", 0 0, L_000001710b63a410;  1 drivers
v000001710b61bf10_0 .net "z", 0 0, L_000001710b6d6c30;  1 drivers
S_000001710b65a490 .scope generate, "genblk1[3]" "genblk1[3]" 2 213, 2 213 0, S_000001710b65b750;
 .timescale 0 0;
P_000001710b360620 .param/l "i" 0 2 213, +C4<011>;
S_000001710b659fe0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b65a490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5f10 .functor XOR 1, L_000001710b63ab90, L_000001710b63ad70, C4<0>, C4<0>;
v000001710b61cb90_0 .net "x", 0 0, L_000001710b63ab90;  1 drivers
v000001710b61e850_0 .net "y", 0 0, L_000001710b63ad70;  1 drivers
v000001710b61c690_0 .net "z", 0 0, L_000001710b6d5f10;  1 drivers
S_000001710b65a940 .scope generate, "genblk1[4]" "genblk1[4]" 2 213, 2 213 0, S_000001710b65b750;
 .timescale 0 0;
P_000001710b360f60 .param/l "i" 0 2 213, +C4<0100>;
S_000001710b65bf20 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b65a940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6140 .functor XOR 1, L_000001710b63aeb0, L_000001710b63af50, C4<0>, C4<0>;
v000001710b61def0_0 .net "x", 0 0, L_000001710b63aeb0;  1 drivers
v000001710b61d770_0 .net "y", 0 0, L_000001710b63af50;  1 drivers
v000001710b61e2b0_0 .net "z", 0 0, L_000001710b6d6140;  1 drivers
S_000001710b6594f0 .scope generate, "genblk1[5]" "genblk1[5]" 2 213, 2 213 0, S_000001710b65b750;
 .timescale 0 0;
P_000001710b3607a0 .param/l "i" 0 2 213, +C4<0101>;
S_000001710b65ac60 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b6594f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d66f0 .functor XOR 1, L_000001710b63b3b0, L_000001710b63aff0, C4<0>, C4<0>;
v000001710b61ea30_0 .net "x", 0 0, L_000001710b63b3b0;  1 drivers
v000001710b61d3b0_0 .net "y", 0 0, L_000001710b63aff0;  1 drivers
v000001710b61ead0_0 .net "z", 0 0, L_000001710b6d66f0;  1 drivers
S_000001710b65c560 .scope module, "not1" "not_gate" 2 225, 20 1 0, S_000001710b65b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "z";
L_000001710b6d6ed0 .functor NOT 1, L_000001710b63a690, C4<0>, C4<0>, C4<0>;
v000001710b61db30_0 .net "x", 0 0, L_000001710b63a690;  1 drivers
v000001710b61d950_0 .net "z", 0 0, L_000001710b6d6ed0;  alias, 1 drivers
S_000001710b6599a0 .scope module, "or1" "or_gate" 2 219, 7 1 0, S_000001710b65b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6060 .functor OR 1, L_000001710b63b450, L_000001710b63a4b0, C4<0>, C4<0>;
v000001710b61c370_0 .net "x", 0 0, L_000001710b63b450;  1 drivers
v000001710b61d8b0_0 .net "y", 0 0, L_000001710b63a4b0;  1 drivers
v000001710b61d1d0_0 .net "z", 0 0, L_000001710b6d6060;  1 drivers
S_000001710b65adf0 .scope module, "or2" "or_gate" 2 220, 7 1 0, S_000001710b65b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6920 .functor OR 1, L_000001710b63b8b0, L_000001710b63a550, C4<0>, C4<0>;
v000001710b61e710_0 .net "x", 0 0, L_000001710b63b8b0;  1 drivers
v000001710b61d630_0 .net "y", 0 0, L_000001710b63a550;  1 drivers
v000001710b61d450_0 .net "z", 0 0, L_000001710b6d6920;  1 drivers
S_000001710b6583c0 .scope module, "or3" "or_gate" 2 221, 7 1 0, S_000001710b65b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6ae0 .functor OR 1, L_000001710b63b4f0, L_000001710b63b590, C4<0>, C4<0>;
v000001710b61e030_0 .net "x", 0 0, L_000001710b63b4f0;  1 drivers
v000001710b61e5d0_0 .net "y", 0 0, L_000001710b63b590;  1 drivers
v000001710b61c870_0 .net "z", 0 0, L_000001710b6d6ae0;  1 drivers
S_000001710b65d9b0 .scope module, "or4" "or_gate" 2 222, 7 1 0, S_000001710b65b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6760 .functor OR 1, L_000001710b63b6d0, L_000001710b63a5f0, C4<0>, C4<0>;
v000001710b61c550_0 .net "x", 0 0, L_000001710b63b6d0;  1 drivers
v000001710b61d810_0 .net "y", 0 0, L_000001710b63a5f0;  1 drivers
v000001710b61e7b0_0 .net "z", 0 0, L_000001710b6d6760;  1 drivers
S_000001710b6580a0 .scope module, "or5" "or_gate" 2 223, 7 1 0, S_000001710b65b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6d10 .functor OR 1, L_000001710b63b810, L_000001710b63bb30, C4<0>, C4<0>;
v000001710b61c730_0 .net "x", 0 0, L_000001710b63b810;  1 drivers
v000001710b61cd70_0 .net "y", 0 0, L_000001710b63bb30;  1 drivers
v000001710b61c9b0_0 .net "z", 0 0, L_000001710b6d6d10;  1 drivers
S_000001710b65c0b0 .scope module, "ormux" "mux" 2 194, 15 1 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b61c7d0_0 .net "sel", 0 0, L_000001710b3260f0;  alias, 1 drivers
L_000001710b687c18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001710b61dbd0_0 .net "src0", 0 0, L_000001710b687c18;  1 drivers
v000001710b61c4b0_0 .net "src1", 0 0, L_000001710b63b310;  1 drivers
v000001710b61e170_0 .var "z", 0 0;
E_000001710b360220 .event anyedge, v000001710b61c4b0_0, v000001710b61dbd0_0, v000001710b611e70_0;
S_000001710b6578d0 .scope module, "orr" "set_if_eq" 2 183, 2 205 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "x";
    .port_info 1 /INPUT 6 "y";
    .port_info 2 /OUTPUT 1 "z";
v000001710b621190_0 .net "ored", 4 0, L_000001710b637990;  1 drivers
v000001710b61f930_0 .net "x", 5 0, L_000001710b6e07a0;  alias, 1 drivers
v000001710b61efd0_0 .net "xored", 5 0, L_000001710b636130;  1 drivers
L_000001710b687948 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v000001710b61f570_0 .net "y", 5 0, L_000001710b687948;  1 drivers
v000001710b61edf0_0 .net "z", 0 0, L_000001710b6d3f90;  1 drivers
L_000001710b635370 .part L_000001710b6e07a0, 0, 1;
L_000001710b635870 .part L_000001710b687948, 0, 1;
L_000001710b635af0 .part L_000001710b6e07a0, 1, 1;
L_000001710b636950 .part L_000001710b687948, 1, 1;
L_000001710b635a50 .part L_000001710b6e07a0, 2, 1;
L_000001710b636590 .part L_000001710b687948, 2, 1;
L_000001710b6357d0 .part L_000001710b6e07a0, 3, 1;
L_000001710b637530 .part L_000001710b687948, 3, 1;
L_000001710b635410 .part L_000001710b6e07a0, 4, 1;
L_000001710b635b90 .part L_000001710b687948, 4, 1;
L_000001710b635910 .part L_000001710b6e07a0, 5, 1;
L_000001710b6363b0 .part L_000001710b687948, 5, 1;
LS_000001710b636130_0_0 .concat8 [ 1 1 1 1], L_000001710b6d4310, L_000001710b6d4e00, L_000001710b6d4e70, L_000001710b6d4000;
LS_000001710b636130_0_4 .concat8 [ 1 1 0 0], L_000001710b6d4c40, L_000001710b6d41c0;
L_000001710b636130 .concat8 [ 4 2 0 0], LS_000001710b636130_0_0, LS_000001710b636130_0_4;
L_000001710b636e50 .part L_000001710b636130, 0, 1;
L_000001710b636b30 .part L_000001710b636130, 1, 1;
L_000001710b636770 .part L_000001710b636130, 2, 1;
L_000001710b635cd0 .part L_000001710b636130, 3, 1;
L_000001710b635c30 .part L_000001710b636130, 4, 1;
L_000001710b635690 .part L_000001710b636130, 5, 1;
L_000001710b6372b0 .part L_000001710b637990, 0, 1;
L_000001710b6375d0 .part L_000001710b637990, 1, 1;
L_000001710b636270 .part L_000001710b637990, 2, 1;
L_000001710b636f90 .part L_000001710b637990, 3, 1;
LS_000001710b637990_0_0 .concat8 [ 1 1 1 1], L_000001710b6d3c10, L_000001710b6d5570, L_000001710b6d4770, L_000001710b6d3f20;
LS_000001710b637990_0_4 .concat8 [ 1 0 0 0], L_000001710b6d4700;
L_000001710b637990 .concat8 [ 4 1 0 0], LS_000001710b637990_0_0, LS_000001710b637990_0_4;
L_000001710b6359b0 .part L_000001710b637990, 4, 1;
S_000001710b65c240 .scope generate, "genblk1[0]" "genblk1[0]" 2 213, 2 213 0, S_000001710b6578d0;
 .timescale 0 0;
P_000001710b3606e0 .param/l "i" 0 2 213, +C4<00>;
S_000001710b659b30 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b65c240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4310 .functor XOR 1, L_000001710b635370, L_000001710b635870, C4<0>, C4<0>;
v000001710b61dc70_0 .net "x", 0 0, L_000001710b635370;  1 drivers
v000001710b61da90_0 .net "y", 0 0, L_000001710b635870;  1 drivers
v000001710b61d4f0_0 .net "z", 0 0, L_000001710b6d4310;  1 drivers
S_000001710b657d80 .scope generate, "genblk1[1]" "genblk1[1]" 2 213, 2 213 0, S_000001710b6578d0;
 .timescale 0 0;
P_000001710b360ee0 .param/l "i" 0 2 213, +C4<01>;
S_000001710b65c6f0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b657d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4e00 .functor XOR 1, L_000001710b635af0, L_000001710b636950, C4<0>, C4<0>;
v000001710b61d270_0 .net "x", 0 0, L_000001710b635af0;  1 drivers
v000001710b61dd10_0 .net "y", 0 0, L_000001710b636950;  1 drivers
v000001710b61c5f0_0 .net "z", 0 0, L_000001710b6d4e00;  1 drivers
S_000001710b65c880 .scope generate, "genblk1[2]" "genblk1[2]" 2 213, 2 213 0, S_000001710b6578d0;
 .timescale 0 0;
P_000001710b3608e0 .param/l "i" 0 2 213, +C4<010>;
S_000001710b65ca10 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b65c880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4e70 .functor XOR 1, L_000001710b635a50, L_000001710b636590, C4<0>, C4<0>;
v000001710b61c910_0 .net "x", 0 0, L_000001710b635a50;  1 drivers
v000001710b61cf50_0 .net "y", 0 0, L_000001710b636590;  1 drivers
v000001710b61ca50_0 .net "z", 0 0, L_000001710b6d4e70;  1 drivers
S_000001710b658230 .scope generate, "genblk1[3]" "genblk1[3]" 2 213, 2 213 0, S_000001710b6578d0;
 .timescale 0 0;
P_000001710b360920 .param/l "i" 0 2 213, +C4<011>;
S_000001710b65cba0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b658230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4000 .functor XOR 1, L_000001710b6357d0, L_000001710b637530, C4<0>, C4<0>;
v000001710b61cc30_0 .net "x", 0 0, L_000001710b6357d0;  1 drivers
v000001710b61d590_0 .net "y", 0 0, L_000001710b637530;  1 drivers
v000001710b61d090_0 .net "z", 0 0, L_000001710b6d4000;  1 drivers
S_000001710b65cd30 .scope generate, "genblk1[4]" "genblk1[4]" 2 213, 2 213 0, S_000001710b6578d0;
 .timescale 0 0;
P_000001710b360e20 .param/l "i" 0 2 213, +C4<0100>;
S_000001710b65d050 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b65cd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4c40 .functor XOR 1, L_000001710b635410, L_000001710b635b90, C4<0>, C4<0>;
v000001710b61cff0_0 .net "x", 0 0, L_000001710b635410;  1 drivers
v000001710b61ceb0_0 .net "y", 0 0, L_000001710b635b90;  1 drivers
v000001710b61caf0_0 .net "z", 0 0, L_000001710b6d4c40;  1 drivers
S_000001710b65d1e0 .scope generate, "genblk1[5]" "genblk1[5]" 2 213, 2 213 0, S_000001710b6578d0;
 .timescale 0 0;
P_000001710b3605e0 .param/l "i" 0 2 213, +C4<0101>;
S_000001710b65d370 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b65d1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d41c0 .functor XOR 1, L_000001710b635910, L_000001710b6363b0, C4<0>, C4<0>;
v000001710b61d130_0 .net "x", 0 0, L_000001710b635910;  1 drivers
v000001710b61ddb0_0 .net "y", 0 0, L_000001710b6363b0;  1 drivers
v000001710b61d6d0_0 .net "z", 0 0, L_000001710b6d41c0;  1 drivers
S_000001710b65d500 .scope module, "not1" "not_gate" 2 225, 20 1 0, S_000001710b6578d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "z";
L_000001710b6d3f90 .functor NOT 1, L_000001710b6359b0, C4<0>, C4<0>, C4<0>;
v000001710b61de50_0 .net "x", 0 0, L_000001710b6359b0;  1 drivers
v000001710b61ccd0_0 .net "z", 0 0, L_000001710b6d3f90;  alias, 1 drivers
S_000001710b658870 .scope module, "or1" "or_gate" 2 219, 7 1 0, S_000001710b6578d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3c10 .functor OR 1, L_000001710b636e50, L_000001710b636b30, C4<0>, C4<0>;
v000001710b61d310_0 .net "x", 0 0, L_000001710b636e50;  1 drivers
v000001710b61df90_0 .net "y", 0 0, L_000001710b636b30;  1 drivers
v000001710b61e990_0 .net "z", 0 0, L_000001710b6d3c10;  1 drivers
S_000001710b662e10 .scope module, "or2" "or_gate" 2 220, 7 1 0, S_000001710b6578d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5570 .functor OR 1, L_000001710b636770, L_000001710b635cd0, C4<0>, C4<0>;
v000001710b61e0d0_0 .net "x", 0 0, L_000001710b636770;  1 drivers
v000001710b61e3f0_0 .net "y", 0 0, L_000001710b635cd0;  1 drivers
v000001710b61e210_0 .net "z", 0 0, L_000001710b6d5570;  1 drivers
S_000001710b65ef90 .scope module, "or3" "or_gate" 2 221, 7 1 0, S_000001710b6578d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4770 .functor OR 1, L_000001710b635c30, L_000001710b635690, C4<0>, C4<0>;
v000001710b61e350_0 .net "x", 0 0, L_000001710b635c30;  1 drivers
v000001710b61e490_0 .net "y", 0 0, L_000001710b635690;  1 drivers
v000001710b61e530_0 .net "z", 0 0, L_000001710b6d4770;  1 drivers
S_000001710b65e7c0 .scope module, "or4" "or_gate" 2 222, 7 1 0, S_000001710b6578d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3f20 .functor OR 1, L_000001710b6372b0, L_000001710b6375d0, C4<0>, C4<0>;
v000001710b621050_0 .net "x", 0 0, L_000001710b6372b0;  1 drivers
v000001710b6206f0_0 .net "y", 0 0, L_000001710b6375d0;  1 drivers
v000001710b61ff70_0 .net "z", 0 0, L_000001710b6d3f20;  1 drivers
S_000001710b6619c0 .scope module, "or5" "or_gate" 2 223, 7 1 0, S_000001710b6578d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4700 .functor OR 1, L_000001710b636270, L_000001710b636f90, C4<0>, C4<0>;
v000001710b61ef30_0 .net "x", 0 0, L_000001710b636270;  1 drivers
v000001710b6210f0_0 .net "y", 0 0, L_000001710b636f90;  1 drivers
v000001710b61fb10_0 .net "z", 0 0, L_000001710b6d4700;  1 drivers
S_000001710b661ce0 .scope module, "setr" "set_if_eq" 2 174, 2 205 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "x";
    .port_info 1 /INPUT 6 "y";
    .port_info 2 /OUTPUT 1 "z";
v000001710b620bf0_0 .net "ored", 4 0, L_000001710b6328f0;  1 drivers
v000001710b6200b0_0 .net "x", 5 0, L_000001710b6e02a0;  alias, 1 drivers
v000001710b61f9d0_0 .net "xored", 5 0, L_000001710b6307d0;  1 drivers
L_000001710b687798 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001710b6201f0_0 .net "y", 5 0, L_000001710b687798;  1 drivers
v000001710b61fa70_0 .net "z", 0 0, L_000001710b3260f0;  alias, 1 drivers
L_000001710b62e430 .part L_000001710b6e02a0, 0, 1;
L_000001710b62fbf0 .part L_000001710b687798, 0, 1;
L_000001710b62e1b0 .part L_000001710b6e02a0, 1, 1;
L_000001710b62e4d0 .part L_000001710b687798, 1, 1;
L_000001710b62f1f0 .part L_000001710b6e02a0, 2, 1;
L_000001710b62f290 .part L_000001710b687798, 2, 1;
L_000001710b62fab0 .part L_000001710b6e02a0, 3, 1;
L_000001710b62fb50 .part L_000001710b687798, 3, 1;
L_000001710b6305f0 .part L_000001710b6e02a0, 4, 1;
L_000001710b630ff0 .part L_000001710b687798, 4, 1;
L_000001710b6311d0 .part L_000001710b6e02a0, 5, 1;
L_000001710b630c30 .part L_000001710b687798, 5, 1;
LS_000001710b6307d0_0_0 .concat8 [ 1 1 1 1], L_000001710b326e80, L_000001710b326cc0, L_000001710b327190, L_000001710b326080;
LS_000001710b6307d0_0_4 .concat8 [ 1 1 0 0], L_000001710b326be0, L_000001710b327350;
L_000001710b6307d0 .concat8 [ 4 2 0 0], LS_000001710b6307d0_0_0, LS_000001710b6307d0_0_4;
L_000001710b630a50 .part L_000001710b6307d0, 0, 1;
L_000001710b630af0 .part L_000001710b6307d0, 1, 1;
L_000001710b630690 .part L_000001710b6307d0, 2, 1;
L_000001710b632a30 .part L_000001710b6307d0, 3, 1;
L_000001710b632210 .part L_000001710b6307d0, 4, 1;
L_000001710b6314f0 .part L_000001710b6307d0, 5, 1;
L_000001710b632530 .part L_000001710b6328f0, 0, 1;
L_000001710b630910 .part L_000001710b6328f0, 1, 1;
L_000001710b632710 .part L_000001710b6328f0, 2, 1;
L_000001710b630b90 .part L_000001710b6328f0, 3, 1;
LS_000001710b6328f0_0_0 .concat8 [ 1 1 1 1], L_000001710b326ef0, L_000001710b326d30, L_000001710b326fd0, L_000001710b326da0;
LS_000001710b6328f0_0_4 .concat8 [ 1 0 0 0], L_000001710b327200;
L_000001710b6328f0 .concat8 [ 4 1 0 0], LS_000001710b6328f0_0_0, LS_000001710b6328f0_0_4;
L_000001710b630410 .part L_000001710b6328f0, 4, 1;
S_000001710b65fc10 .scope generate, "genblk1[0]" "genblk1[0]" 2 213, 2 213 0, S_000001710b661ce0;
 .timescale 0 0;
P_000001710b360520 .param/l "i" 0 2 213, +C4<00>;
S_000001710b660ed0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b65fc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326e80 .functor XOR 1, L_000001710b62e430, L_000001710b62fbf0, C4<0>, C4<0>;
v000001710b61f6b0_0 .net "x", 0 0, L_000001710b62e430;  1 drivers
v000001710b620d30_0 .net "y", 0 0, L_000001710b62fbf0;  1 drivers
v000001710b620970_0 .net "z", 0 0, L_000001710b326e80;  1 drivers
S_000001710b661830 .scope generate, "genblk1[1]" "genblk1[1]" 2 213, 2 213 0, S_000001710b661ce0;
 .timescale 0 0;
P_000001710b360ae0 .param/l "i" 0 2 213, +C4<01>;
S_000001710b660d40 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b661830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326cc0 .functor XOR 1, L_000001710b62e1b0, L_000001710b62e4d0, C4<0>, C4<0>;
v000001710b621230_0 .net "x", 0 0, L_000001710b62e1b0;  1 drivers
v000001710b61fbb0_0 .net "y", 0 0, L_000001710b62e4d0;  1 drivers
v000001710b6212d0_0 .net "z", 0 0, L_000001710b326cc0;  1 drivers
S_000001710b662960 .scope generate, "genblk1[2]" "genblk1[2]" 2 213, 2 213 0, S_000001710b661ce0;
 .timescale 0 0;
P_000001710b360ba0 .param/l "i" 0 2 213, +C4<010>;
S_000001710b660a20 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b662960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b327190 .functor XOR 1, L_000001710b62f1f0, L_000001710b62f290, C4<0>, C4<0>;
v000001710b61f2f0_0 .net "x", 0 0, L_000001710b62f1f0;  1 drivers
v000001710b61fc50_0 .net "y", 0 0, L_000001710b62f290;  1 drivers
v000001710b61f430_0 .net "z", 0 0, L_000001710b327190;  1 drivers
S_000001710b65f120 .scope generate, "genblk1[3]" "genblk1[3]" 2 213, 2 213 0, S_000001710b661ce0;
 .timescale 0 0;
P_000001710b3601e0 .param/l "i" 0 2 213, +C4<011>;
S_000001710b6616a0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b65f120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326080 .functor XOR 1, L_000001710b62fab0, L_000001710b62fb50, C4<0>, C4<0>;
v000001710b61fe30_0 .net "x", 0 0, L_000001710b62fab0;  1 drivers
v000001710b61fcf0_0 .net "y", 0 0, L_000001710b62fb50;  1 drivers
v000001710b61f750_0 .net "z", 0 0, L_000001710b326080;  1 drivers
S_000001710b65f2b0 .scope generate, "genblk1[4]" "genblk1[4]" 2 213, 2 213 0, S_000001710b661ce0;
 .timescale 0 0;
P_000001710b360260 .param/l "i" 0 2 213, +C4<0100>;
S_000001710b65fa80 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b65f2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326be0 .functor XOR 1, L_000001710b6305f0, L_000001710b630ff0, C4<0>, C4<0>;
v000001710b6203d0_0 .net "x", 0 0, L_000001710b6305f0;  1 drivers
v000001710b620330_0 .net "y", 0 0, L_000001710b630ff0;  1 drivers
v000001710b620790_0 .net "z", 0 0, L_000001710b326be0;  1 drivers
S_000001710b65fda0 .scope generate, "genblk1[5]" "genblk1[5]" 2 213, 2 213 0, S_000001710b661ce0;
 .timescale 0 0;
P_000001710b360c20 .param/l "i" 0 2 213, +C4<0101>;
S_000001710b660bb0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b65fda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b327350 .functor XOR 1, L_000001710b6311d0, L_000001710b630c30, C4<0>, C4<0>;
v000001710b61f110_0 .net "x", 0 0, L_000001710b6311d0;  1 drivers
v000001710b61eb70_0 .net "y", 0 0, L_000001710b630c30;  1 drivers
v000001710b620010_0 .net "z", 0 0, L_000001710b327350;  1 drivers
S_000001710b661060 .scope module, "not1" "not_gate" 2 225, 20 1 0, S_000001710b661ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "z";
L_000001710b3260f0 .functor NOT 1, L_000001710b630410, C4<0>, C4<0>, C4<0>;
v000001710b61f610_0 .net "x", 0 0, L_000001710b630410;  1 drivers
v000001710b61ed50_0 .net "z", 0 0, L_000001710b3260f0;  alias, 1 drivers
S_000001710b663db0 .scope module, "or1" "or_gate" 2 219, 7 1 0, S_000001710b661ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326ef0 .functor OR 1, L_000001710b630a50, L_000001710b630af0, C4<0>, C4<0>;
v000001710b620a10_0 .net "x", 0 0, L_000001710b630a50;  1 drivers
v000001710b61f4d0_0 .net "y", 0 0, L_000001710b630af0;  1 drivers
v000001710b61ee90_0 .net "z", 0 0, L_000001710b326ef0;  1 drivers
S_000001710b65f440 .scope module, "or2" "or_gate" 2 220, 7 1 0, S_000001710b661ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326d30 .functor OR 1, L_000001710b630690, L_000001710b632a30, C4<0>, C4<0>;
v000001710b620c90_0 .net "x", 0 0, L_000001710b630690;  1 drivers
v000001710b61f250_0 .net "y", 0 0, L_000001710b632a30;  1 drivers
v000001710b61fd90_0 .net "z", 0 0, L_000001710b326d30;  1 drivers
S_000001710b6611f0 .scope module, "or3" "or_gate" 2 221, 7 1 0, S_000001710b661ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326fd0 .functor OR 1, L_000001710b632210, L_000001710b6314f0, C4<0>, C4<0>;
v000001710b620150_0 .net "x", 0 0, L_000001710b632210;  1 drivers
v000001710b61ec10_0 .net "y", 0 0, L_000001710b6314f0;  1 drivers
v000001710b61f7f0_0 .net "z", 0 0, L_000001710b326fd0;  1 drivers
S_000001710b65f5d0 .scope module, "or4" "or_gate" 2 222, 7 1 0, S_000001710b661ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326da0 .functor OR 1, L_000001710b632530, L_000001710b630910, C4<0>, C4<0>;
v000001710b61f390_0 .net "x", 0 0, L_000001710b632530;  1 drivers
v000001710b61fed0_0 .net "y", 0 0, L_000001710b630910;  1 drivers
v000001710b61f070_0 .net "z", 0 0, L_000001710b326da0;  1 drivers
S_000001710b661e70 .scope module, "or5" "or_gate" 2 223, 7 1 0, S_000001710b661ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b327200 .functor OR 1, L_000001710b632710, L_000001710b630b90, C4<0>, C4<0>;
v000001710b61f1b0_0 .net "x", 0 0, L_000001710b632710;  1 drivers
v000001710b61f890_0 .net "y", 0 0, L_000001710b630b90;  1 drivers
v000001710b61ecb0_0 .net "z", 0 0, L_000001710b327200;  1 drivers
S_000001710b65ff30 .scope module, "sllmux" "mux" 2 195, 15 1 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b620290_0 .net "sel", 0 0, L_000001710b3260f0;  alias, 1 drivers
L_000001710b687c60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001710b620470_0 .net "src0", 0 0, L_000001710b687c60;  1 drivers
v000001710b620510_0 .net "src1", 0 0, L_000001710b63a370;  1 drivers
v000001710b6205b0_0 .var "z", 0 0;
E_000001710b340ca0 .event anyedge, v000001710b620510_0, v000001710b620470_0, v000001710b611e70_0;
S_000001710b662190 .scope module, "sllr" "set_if_eq" 2 184, 2 205 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "x";
    .port_info 1 /INPUT 6 "y";
    .port_info 2 /OUTPUT 1 "z";
v000001710b6224f0_0 .net "ored", 4 0, L_000001710b637670;  1 drivers
v000001710b6226d0_0 .net "x", 5 0, L_000001710b6e07a0;  alias, 1 drivers
v000001710b622130_0 .net "xored", 5 0, L_000001710b6366d0;  1 drivers
L_000001710b687990 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001710b622450_0 .net "y", 5 0, L_000001710b687990;  1 drivers
v000001710b623a30_0 .net "z", 0 0, L_000001710b6d4fc0;  1 drivers
L_000001710b636090 .part L_000001710b6e07a0, 0, 1;
L_000001710b6354b0 .part L_000001710b687990, 0, 1;
L_000001710b636630 .part L_000001710b6e07a0, 1, 1;
L_000001710b6361d0 .part L_000001710b687990, 1, 1;
L_000001710b635d70 .part L_000001710b6e07a0, 2, 1;
L_000001710b635e10 .part L_000001710b687990, 2, 1;
L_000001710b635550 .part L_000001710b6e07a0, 3, 1;
L_000001710b635eb0 .part L_000001710b687990, 3, 1;
L_000001710b636450 .part L_000001710b6e07a0, 4, 1;
L_000001710b6364f0 .part L_000001710b687990, 4, 1;
L_000001710b6370d0 .part L_000001710b6e07a0, 5, 1;
L_000001710b637490 .part L_000001710b687990, 5, 1;
LS_000001710b6366d0_0_0 .concat8 [ 1 1 1 1], L_000001710b6d50a0, L_000001710b6d5180, L_000001710b6d4cb0, L_000001710b6d48c0;
LS_000001710b6366d0_0_4 .concat8 [ 1 1 0 0], L_000001710b6d4230, L_000001710b6d4620;
L_000001710b6366d0 .concat8 [ 4 2 0 0], LS_000001710b6366d0_0_0, LS_000001710b6366d0_0_4;
L_000001710b636810 .part L_000001710b6366d0, 0, 1;
L_000001710b6368b0 .part L_000001710b6366d0, 1, 1;
L_000001710b6369f0 .part L_000001710b6366d0, 2, 1;
L_000001710b636bd0 .part L_000001710b6366d0, 3, 1;
L_000001710b636c70 .part L_000001710b6366d0, 4, 1;
L_000001710b636db0 .part L_000001710b6366d0, 5, 1;
L_000001710b637170 .part L_000001710b637670, 0, 1;
L_000001710b636ef0 .part L_000001710b637670, 1, 1;
L_000001710b637350 .part L_000001710b637670, 2, 1;
L_000001710b6373f0 .part L_000001710b637670, 3, 1;
LS_000001710b637670_0_0 .concat8 [ 1 1 1 1], L_000001710b6d4930, L_000001710b6d3eb0, L_000001710b6d5260, L_000001710b6d3a50;
LS_000001710b637670_0_4 .concat8 [ 1 0 0 0], L_000001710b6d44d0;
L_000001710b637670 .concat8 [ 4 1 0 0], LS_000001710b637670_0_0, LS_000001710b637670_0_4;
L_000001710b637710 .part L_000001710b637670, 4, 1;
S_000001710b6603e0 .scope generate, "genblk1[0]" "genblk1[0]" 2 213, 2 213 0, S_000001710b662190;
 .timescale 0 0;
P_000001710b340f60 .param/l "i" 0 2 213, +C4<00>;
S_000001710b661b50 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b6603e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d50a0 .functor XOR 1, L_000001710b636090, L_000001710b6354b0, C4<0>, C4<0>;
v000001710b620650_0 .net "x", 0 0, L_000001710b636090;  1 drivers
v000001710b620830_0 .net "y", 0 0, L_000001710b6354b0;  1 drivers
v000001710b620dd0_0 .net "z", 0 0, L_000001710b6d50a0;  1 drivers
S_000001710b660250 .scope generate, "genblk1[1]" "genblk1[1]" 2 213, 2 213 0, S_000001710b662190;
 .timescale 0 0;
P_000001710b340520 .param/l "i" 0 2 213, +C4<01>;
S_000001710b662af0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b660250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5180 .functor XOR 1, L_000001710b636630, L_000001710b6361d0, C4<0>, C4<0>;
v000001710b6208d0_0 .net "x", 0 0, L_000001710b636630;  1 drivers
v000001710b620ab0_0 .net "y", 0 0, L_000001710b6361d0;  1 drivers
v000001710b620b50_0 .net "z", 0 0, L_000001710b6d5180;  1 drivers
S_000001710b662000 .scope generate, "genblk1[2]" "genblk1[2]" 2 213, 2 213 0, S_000001710b662190;
 .timescale 0 0;
P_000001710b340360 .param/l "i" 0 2 213, +C4<010>;
S_000001710b65f760 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b662000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4cb0 .functor XOR 1, L_000001710b635d70, L_000001710b635e10, C4<0>, C4<0>;
v000001710b620e70_0 .net "x", 0 0, L_000001710b635d70;  1 drivers
v000001710b620f10_0 .net "y", 0 0, L_000001710b635e10;  1 drivers
v000001710b620fb0_0 .net "z", 0 0, L_000001710b6d4cb0;  1 drivers
S_000001710b6600c0 .scope generate, "genblk1[3]" "genblk1[3]" 2 213, 2 213 0, S_000001710b662190;
 .timescale 0 0;
P_000001710b3406e0 .param/l "i" 0 2 213, +C4<011>;
S_000001710b65f8f0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b6600c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d48c0 .functor XOR 1, L_000001710b635550, L_000001710b635eb0, C4<0>, C4<0>;
v000001710b6215f0_0 .net "x", 0 0, L_000001710b635550;  1 drivers
v000001710b621f50_0 .net "y", 0 0, L_000001710b635eb0;  1 drivers
v000001710b621730_0 .net "z", 0 0, L_000001710b6d48c0;  1 drivers
S_000001710b65e180 .scope generate, "genblk1[4]" "genblk1[4]" 2 213, 2 213 0, S_000001710b662190;
 .timescale 0 0;
P_000001710b3405e0 .param/l "i" 0 2 213, +C4<0100>;
S_000001710b660570 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b65e180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4230 .functor XOR 1, L_000001710b636450, L_000001710b6364f0, C4<0>, C4<0>;
v000001710b621690_0 .net "x", 0 0, L_000001710b636450;  1 drivers
v000001710b623ad0_0 .net "y", 0 0, L_000001710b6364f0;  1 drivers
v000001710b6237b0_0 .net "z", 0 0, L_000001710b6d4230;  1 drivers
S_000001710b661380 .scope generate, "genblk1[5]" "genblk1[5]" 2 213, 2 213 0, S_000001710b662190;
 .timescale 0 0;
P_000001710b341060 .param/l "i" 0 2 213, +C4<0101>;
S_000001710b661510 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b661380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4620 .functor XOR 1, L_000001710b6370d0, L_000001710b637490, C4<0>, C4<0>;
v000001710b623850_0 .net "x", 0 0, L_000001710b6370d0;  1 drivers
v000001710b622310_0 .net "y", 0 0, L_000001710b637490;  1 drivers
v000001710b621370_0 .net "z", 0 0, L_000001710b6d4620;  1 drivers
S_000001710b65dff0 .scope module, "not1" "not_gate" 2 225, 20 1 0, S_000001710b662190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "z";
L_000001710b6d4fc0 .functor NOT 1, L_000001710b637710, C4<0>, C4<0>, C4<0>;
v000001710b621ff0_0 .net "x", 0 0, L_000001710b637710;  1 drivers
v000001710b621af0_0 .net "z", 0 0, L_000001710b6d4fc0;  alias, 1 drivers
S_000001710b660700 .scope module, "or1" "or_gate" 2 219, 7 1 0, S_000001710b662190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4930 .functor OR 1, L_000001710b636810, L_000001710b6368b0, C4<0>, C4<0>;
v000001710b6217d0_0 .net "x", 0 0, L_000001710b636810;  1 drivers
v000001710b623530_0 .net "y", 0 0, L_000001710b6368b0;  1 drivers
v000001710b621870_0 .net "z", 0 0, L_000001710b6d4930;  1 drivers
S_000001710b65dcd0 .scope module, "or2" "or_gate" 2 220, 7 1 0, S_000001710b662190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3eb0 .functor OR 1, L_000001710b6369f0, L_000001710b636bd0, C4<0>, C4<0>;
v000001710b621d70_0 .net "x", 0 0, L_000001710b6369f0;  1 drivers
v000001710b6228b0_0 .net "y", 0 0, L_000001710b636bd0;  1 drivers
v000001710b6233f0_0 .net "z", 0 0, L_000001710b6d3eb0;  1 drivers
S_000001710b660890 .scope module, "or3" "or_gate" 2 221, 7 1 0, S_000001710b662190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5260 .functor OR 1, L_000001710b636c70, L_000001710b636db0, C4<0>, C4<0>;
v000001710b6223b0_0 .net "x", 0 0, L_000001710b636c70;  1 drivers
v000001710b621e10_0 .net "y", 0 0, L_000001710b636db0;  1 drivers
v000001710b621910_0 .net "z", 0 0, L_000001710b6d5260;  1 drivers
S_000001710b662320 .scope module, "or4" "or_gate" 2 222, 7 1 0, S_000001710b662190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3a50 .functor OR 1, L_000001710b637170, L_000001710b636ef0, C4<0>, C4<0>;
v000001710b622090_0 .net "x", 0 0, L_000001710b637170;  1 drivers
v000001710b621eb0_0 .net "y", 0 0, L_000001710b636ef0;  1 drivers
v000001710b623210_0 .net "z", 0 0, L_000001710b6d3a50;  1 drivers
S_000001710b6624b0 .scope module, "or5" "or_gate" 2 223, 7 1 0, S_000001710b662190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d44d0 .functor OR 1, L_000001710b637350, L_000001710b6373f0, C4<0>, C4<0>;
v000001710b622770_0 .net "x", 0 0, L_000001710b637350;  1 drivers
v000001710b6232b0_0 .net "y", 0 0, L_000001710b6373f0;  1 drivers
v000001710b621a50_0 .net "z", 0 0, L_000001710b6d44d0;  1 drivers
S_000001710b662c80 .scope module, "sltmux" "mux" 2 201, 15 1 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b622950_0 .net "sel", 0 0, L_000001710b3260f0;  alias, 1 drivers
L_000001710b687e10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001710b6221d0_0 .net "src0", 0 0, L_000001710b687e10;  1 drivers
v000001710b6235d0_0 .net "src1", 0 0, L_000001710b6ddfa0;  1 drivers
v000001710b6219b0_0 .var "z", 0 0;
E_000001710b340d20 .event anyedge, v000001710b6235d0_0, v000001710b6221d0_0, v000001710b611e70_0;
S_000001710b65e950 .scope module, "sltr" "set_if_eq" 2 185, 2 205 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "x";
    .port_info 1 /INPUT 6 "y";
    .port_info 2 /OUTPUT 1 "z";
v000001710b626230_0 .net "ored", 4 0, L_000001710b6395b0;  1 drivers
v000001710b624bb0_0 .net "x", 5 0, L_000001710b6e07a0;  alias, 1 drivers
v000001710b624430_0 .net "xored", 5 0, L_000001710b63a2d0;  1 drivers
L_000001710b6879d8 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001710b624390_0 .net "y", 5 0, L_000001710b6879d8;  1 drivers
v000001710b624cf0_0 .net "z", 0 0, L_000001710b6d4850;  1 drivers
L_000001710b639ab0 .part L_000001710b6e07a0, 0, 1;
L_000001710b637df0 .part L_000001710b6879d8, 0, 1;
L_000001710b638b10 .part L_000001710b6e07a0, 1, 1;
L_000001710b638bb0 .part L_000001710b6879d8, 1, 1;
L_000001710b639150 .part L_000001710b6e07a0, 2, 1;
L_000001710b638cf0 .part L_000001710b6879d8, 2, 1;
L_000001710b638430 .part L_000001710b6e07a0, 3, 1;
L_000001710b638070 .part L_000001710b6879d8, 3, 1;
L_000001710b6390b0 .part L_000001710b6e07a0, 4, 1;
L_000001710b639f10 .part L_000001710b6879d8, 4, 1;
L_000001710b638390 .part L_000001710b6e07a0, 5, 1;
L_000001710b638250 .part L_000001710b6879d8, 5, 1;
LS_000001710b63a2d0_0_0 .concat8 [ 1 1 1 1], L_000001710b6d4150, L_000001710b6d55e0, L_000001710b6d4460, L_000001710b6d42a0;
LS_000001710b63a2d0_0_4 .concat8 [ 1 1 0 0], L_000001710b6d4540, L_000001710b6d47e0;
L_000001710b63a2d0 .concat8 [ 4 2 0 0], LS_000001710b63a2d0_0_0, LS_000001710b63a2d0_0_4;
L_000001710b6396f0 .part L_000001710b63a2d0, 0, 1;
L_000001710b638750 .part L_000001710b63a2d0, 1, 1;
L_000001710b638110 .part L_000001710b63a2d0, 2, 1;
L_000001710b638d90 .part L_000001710b63a2d0, 3, 1;
L_000001710b638e30 .part L_000001710b63a2d0, 4, 1;
L_000001710b639510 .part L_000001710b63a2d0, 5, 1;
L_000001710b637b70 .part L_000001710b6395b0, 0, 1;
L_000001710b639470 .part L_000001710b6395b0, 1, 1;
L_000001710b638c50 .part L_000001710b6395b0, 2, 1;
L_000001710b6398d0 .part L_000001710b6395b0, 3, 1;
LS_000001710b6395b0_0_0 .concat8 [ 1 1 1 1], L_000001710b6d45b0, L_000001710b6d4380, L_000001710b6d3b30, L_000001710b6d43f0;
LS_000001710b6395b0_0_4 .concat8 [ 1 0 0 0], L_000001710b6d4690;
L_000001710b6395b0 .concat8 [ 4 1 0 0], LS_000001710b6395b0_0_0, LS_000001710b6395b0_0_4;
L_000001710b638610 .part L_000001710b6395b0, 4, 1;
S_000001710b662640 .scope generate, "genblk1[0]" "genblk1[0]" 2 213, 2 213 0, S_000001710b65e950;
 .timescale 0 0;
P_000001710b3408e0 .param/l "i" 0 2 213, +C4<00>;
S_000001710b6627d0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b662640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4150 .functor XOR 1, L_000001710b639ab0, L_000001710b637df0, C4<0>, C4<0>;
v000001710b622db0_0 .net "x", 0 0, L_000001710b639ab0;  1 drivers
v000001710b6214b0_0 .net "y", 0 0, L_000001710b637df0;  1 drivers
v000001710b623350_0 .net "z", 0 0, L_000001710b6d4150;  1 drivers
S_000001710b662fa0 .scope generate, "genblk1[1]" "genblk1[1]" 2 213, 2 213 0, S_000001710b65e950;
 .timescale 0 0;
P_000001710b3402a0 .param/l "i" 0 2 213, +C4<01>;
S_000001710b663f40 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b662fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d55e0 .functor XOR 1, L_000001710b638b10, L_000001710b638bb0, C4<0>, C4<0>;
v000001710b621410_0 .net "x", 0 0, L_000001710b638b10;  1 drivers
v000001710b621b90_0 .net "y", 0 0, L_000001710b638bb0;  1 drivers
v000001710b622590_0 .net "z", 0 0, L_000001710b6d55e0;  1 drivers
S_000001710b663130 .scope generate, "genblk1[2]" "genblk1[2]" 2 213, 2 213 0, S_000001710b65e950;
 .timescale 0 0;
P_000001710b3402e0 .param/l "i" 0 2 213, +C4<010>;
S_000001710b65e630 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b663130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4460 .functor XOR 1, L_000001710b639150, L_000001710b638cf0, C4<0>, C4<0>;
v000001710b622e50_0 .net "x", 0 0, L_000001710b639150;  1 drivers
v000001710b621c30_0 .net "y", 0 0, L_000001710b638cf0;  1 drivers
v000001710b622270_0 .net "z", 0 0, L_000001710b6d4460;  1 drivers
S_000001710b65de60 .scope generate, "genblk1[3]" "genblk1[3]" 2 213, 2 213 0, S_000001710b65e950;
 .timescale 0 0;
P_000001710b3403e0 .param/l "i" 0 2 213, +C4<011>;
S_000001710b6632c0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b65de60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d42a0 .functor XOR 1, L_000001710b638430, L_000001710b638070, C4<0>, C4<0>;
v000001710b622630_0 .net "x", 0 0, L_000001710b638430;  1 drivers
v000001710b623170_0 .net "y", 0 0, L_000001710b638070;  1 drivers
v000001710b621cd0_0 .net "z", 0 0, L_000001710b6d42a0;  1 drivers
S_000001710b663450 .scope generate, "genblk1[4]" "genblk1[4]" 2 213, 2 213 0, S_000001710b65e950;
 .timescale 0 0;
P_000001710b340a20 .param/l "i" 0 2 213, +C4<0100>;
S_000001710b6635e0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b663450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4540 .functor XOR 1, L_000001710b6390b0, L_000001710b639f10, C4<0>, C4<0>;
v000001710b622810_0 .net "x", 0 0, L_000001710b6390b0;  1 drivers
v000001710b623490_0 .net "y", 0 0, L_000001710b639f10;  1 drivers
v000001710b6229f0_0 .net "z", 0 0, L_000001710b6d4540;  1 drivers
S_000001710b663770 .scope generate, "genblk1[5]" "genblk1[5]" 2 213, 2 213 0, S_000001710b65e950;
 .timescale 0 0;
P_000001710b340de0 .param/l "i" 0 2 213, +C4<0101>;
S_000001710b663900 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b663770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d47e0 .functor XOR 1, L_000001710b638390, L_000001710b638250, C4<0>, C4<0>;
v000001710b622a90_0 .net "x", 0 0, L_000001710b638390;  1 drivers
v000001710b622b30_0 .net "y", 0 0, L_000001710b638250;  1 drivers
v000001710b6238f0_0 .net "z", 0 0, L_000001710b6d47e0;  1 drivers
S_000001710b65e310 .scope module, "not1" "not_gate" 2 225, 20 1 0, S_000001710b65e950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "z";
L_000001710b6d4850 .functor NOT 1, L_000001710b638610, C4<0>, C4<0>, C4<0>;
v000001710b621550_0 .net "x", 0 0, L_000001710b638610;  1 drivers
v000001710b622bd0_0 .net "z", 0 0, L_000001710b6d4850;  alias, 1 drivers
S_000001710b663a90 .scope module, "or1" "or_gate" 2 219, 7 1 0, S_000001710b65e950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d45b0 .functor OR 1, L_000001710b6396f0, L_000001710b638750, C4<0>, C4<0>;
v000001710b623990_0 .net "x", 0 0, L_000001710b6396f0;  1 drivers
v000001710b622c70_0 .net "y", 0 0, L_000001710b638750;  1 drivers
v000001710b622d10_0 .net "z", 0 0, L_000001710b6d45b0;  1 drivers
S_000001710b663c20 .scope module, "or2" "or_gate" 2 220, 7 1 0, S_000001710b65e950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4380 .functor OR 1, L_000001710b638110, L_000001710b638d90, C4<0>, C4<0>;
v000001710b622ef0_0 .net "x", 0 0, L_000001710b638110;  1 drivers
v000001710b622f90_0 .net "y", 0 0, L_000001710b638d90;  1 drivers
v000001710b623030_0 .net "z", 0 0, L_000001710b6d4380;  1 drivers
S_000001710b65e4a0 .scope module, "or3" "or_gate" 2 221, 7 1 0, S_000001710b65e950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3b30 .functor OR 1, L_000001710b638e30, L_000001710b639510, C4<0>, C4<0>;
v000001710b6230d0_0 .net "x", 0 0, L_000001710b638e30;  1 drivers
v000001710b623670_0 .net "y", 0 0, L_000001710b639510;  1 drivers
v000001710b623710_0 .net "z", 0 0, L_000001710b6d3b30;  1 drivers
S_000001710b65eae0 .scope module, "or4" "or_gate" 2 222, 7 1 0, S_000001710b65e950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d43f0 .functor OR 1, L_000001710b637b70, L_000001710b639470, C4<0>, C4<0>;
v000001710b625510_0 .net "x", 0 0, L_000001710b637b70;  1 drivers
v000001710b6247f0_0 .net "y", 0 0, L_000001710b639470;  1 drivers
v000001710b624610_0 .net "z", 0 0, L_000001710b6d43f0;  1 drivers
S_000001710b65ec70 .scope module, "or5" "or_gate" 2 223, 7 1 0, S_000001710b65e950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4690 .functor OR 1, L_000001710b638c50, L_000001710b6398d0, C4<0>, C4<0>;
v000001710b6244d0_0 .net "x", 0 0, L_000001710b638c50;  1 drivers
v000001710b623df0_0 .net "y", 0 0, L_000001710b6398d0;  1 drivers
v000001710b624c50_0 .net "z", 0 0, L_000001710b6d4690;  1 drivers
S_000001710b65ee00 .scope module, "sltumux" "mux" 2 202, 15 1 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b624110_0 .net "sel", 0 0, L_000001710b3260f0;  alias, 1 drivers
L_000001710b687e58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001710b623b70_0 .net "src0", 0 0, L_000001710b687e58;  1 drivers
v000001710b624250_0 .net "src1", 0 0, L_000001710b6decc0;  1 drivers
v000001710b6246b0_0 .var "z", 0 0;
E_000001710b341560 .event anyedge, v000001710b624250_0, v000001710b623b70_0, v000001710b611e70_0;
S_000001710b665e80 .scope module, "sltur" "set_if_eq" 2 186, 2 205 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "x";
    .port_info 1 /INPUT 6 "y";
    .port_info 2 /OUTPUT 1 "z";
v000001710b623d50_0 .net "ored", 4 0, L_000001710b639970;  1 drivers
v000001710b623fd0_0 .net "x", 5 0, L_000001710b6e07a0;  alias, 1 drivers
v000001710b6256f0_0 .net "xored", 5 0, L_000001710b6382f0;  1 drivers
L_000001710b687a20 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001710b625790_0 .net "y", 5 0, L_000001710b687a20;  1 drivers
v000001710b625970_0 .net "z", 0 0, L_000001710b6d3dd0;  1 drivers
L_000001710b637f30 .part L_000001710b6e07a0, 0, 1;
L_000001710b639650 .part L_000001710b687a20, 0, 1;
L_000001710b6386b0 .part L_000001710b6e07a0, 1, 1;
L_000001710b637c10 .part L_000001710b687a20, 1, 1;
L_000001710b639bf0 .part L_000001710b6e07a0, 2, 1;
L_000001710b637cb0 .part L_000001710b687a20, 2, 1;
L_000001710b6387f0 .part L_000001710b6e07a0, 3, 1;
L_000001710b639790 .part L_000001710b687a20, 3, 1;
L_000001710b63a230 .part L_000001710b6e07a0, 4, 1;
L_000001710b638f70 .part L_000001710b687a20, 4, 1;
L_000001710b639010 .part L_000001710b6e07a0, 5, 1;
L_000001710b639b50 .part L_000001710b687a20, 5, 1;
LS_000001710b6382f0_0_0 .concat8 [ 1 1 1 1], L_000001710b6d3d60, L_000001710b6d3ba0, L_000001710b6d49a0, L_000001710b6d4af0;
LS_000001710b6382f0_0_4 .concat8 [ 1 1 0 0], L_000001710b6d4b60, L_000001710b6d5420;
L_000001710b6382f0 .concat8 [ 4 2 0 0], LS_000001710b6382f0_0_0, LS_000001710b6382f0_0_4;
L_000001710b637d50 .part L_000001710b6382f0, 0, 1;
L_000001710b6391f0 .part L_000001710b6382f0, 1, 1;
L_000001710b639a10 .part L_000001710b6382f0, 2, 1;
L_000001710b639330 .part L_000001710b6382f0, 3, 1;
L_000001710b6384d0 .part L_000001710b6382f0, 4, 1;
L_000001710b638ed0 .part L_000001710b6382f0, 5, 1;
L_000001710b637e90 .part L_000001710b639970, 0, 1;
L_000001710b6381b0 .part L_000001710b639970, 1, 1;
L_000001710b639830 .part L_000001710b639970, 2, 1;
L_000001710b638570 .part L_000001710b639970, 3, 1;
LS_000001710b639970_0_0 .concat8 [ 1 1 1 1], L_000001710b6d52d0, L_000001710b6d4bd0, L_000001710b6d4d20, L_000001710b6d4d90;
LS_000001710b639970_0_4 .concat8 [ 1 0 0 0], L_000001710b6d4ee0;
L_000001710b639970 .concat8 [ 4 1 0 0], LS_000001710b639970_0_0, LS_000001710b639970_0_4;
L_000001710b63a050 .part L_000001710b639970, 4, 1;
S_000001710b669d00 .scope generate, "genblk1[0]" "genblk1[0]" 2 213, 2 213 0, S_000001710b665e80;
 .timescale 0 0;
P_000001710b3413a0 .param/l "i" 0 2 213, +C4<00>;
S_000001710b6659d0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b669d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3d60 .functor XOR 1, L_000001710b637f30, L_000001710b639650, C4<0>, C4<0>;
v000001710b626050_0 .net "x", 0 0, L_000001710b637f30;  1 drivers
v000001710b623e90_0 .net "y", 0 0, L_000001710b639650;  1 drivers
v000001710b624ed0_0 .net "z", 0 0, L_000001710b6d3d60;  1 drivers
S_000001710b6656b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 213, 2 213 0, S_000001710b665e80;
 .timescale 0 0;
P_000001710b3419e0 .param/l "i" 0 2 213, +C4<01>;
S_000001710b665840 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b6656b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d3ba0 .functor XOR 1, L_000001710b6386b0, L_000001710b637c10, C4<0>, C4<0>;
v000001710b624f70_0 .net "x", 0 0, L_000001710b6386b0;  1 drivers
v000001710b625ab0_0 .net "y", 0 0, L_000001710b637c10;  1 drivers
v000001710b6242f0_0 .net "z", 0 0, L_000001710b6d3ba0;  1 drivers
S_000001710b666c90 .scope generate, "genblk1[2]" "genblk1[2]" 2 213, 2 213 0, S_000001710b665e80;
 .timescale 0 0;
P_000001710b341920 .param/l "i" 0 2 213, +C4<010>;
S_000001710b6661a0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b666c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d49a0 .functor XOR 1, L_000001710b639bf0, L_000001710b637cb0, C4<0>, C4<0>;
v000001710b625150_0 .net "x", 0 0, L_000001710b639bf0;  1 drivers
v000001710b624b10_0 .net "y", 0 0, L_000001710b637cb0;  1 drivers
v000001710b624d90_0 .net "z", 0 0, L_000001710b6d49a0;  1 drivers
S_000001710b667c30 .scope generate, "genblk1[3]" "genblk1[3]" 2 213, 2 213 0, S_000001710b665e80;
 .timescale 0 0;
P_000001710b341860 .param/l "i" 0 2 213, +C4<011>;
S_000001710b664260 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b667c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4af0 .functor XOR 1, L_000001710b6387f0, L_000001710b639790, C4<0>, C4<0>;
v000001710b623f30_0 .net "x", 0 0, L_000001710b6387f0;  1 drivers
v000001710b6255b0_0 .net "y", 0 0, L_000001710b639790;  1 drivers
v000001710b626190_0 .net "z", 0 0, L_000001710b6d4af0;  1 drivers
S_000001710b665b60 .scope generate, "genblk1[4]" "genblk1[4]" 2 213, 2 213 0, S_000001710b665e80;
 .timescale 0 0;
P_000001710b341760 .param/l "i" 0 2 213, +C4<0100>;
S_000001710b66a020 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b665b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4b60 .functor XOR 1, L_000001710b63a230, L_000001710b638f70, C4<0>, C4<0>;
v000001710b625bf0_0 .net "x", 0 0, L_000001710b63a230;  1 drivers
v000001710b624e30_0 .net "y", 0 0, L_000001710b638f70;  1 drivers
v000001710b624570_0 .net "z", 0 0, L_000001710b6d4b60;  1 drivers
S_000001710b666e20 .scope generate, "genblk1[5]" "genblk1[5]" 2 213, 2 213 0, S_000001710b665e80;
 .timescale 0 0;
P_000001710b341be0 .param/l "i" 0 2 213, +C4<0101>;
S_000001710b666010 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b666e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5420 .functor XOR 1, L_000001710b639010, L_000001710b639b50, C4<0>, C4<0>;
v000001710b6262d0_0 .net "x", 0 0, L_000001710b639010;  1 drivers
v000001710b625010_0 .net "y", 0 0, L_000001710b639b50;  1 drivers
v000001710b6260f0_0 .net "z", 0 0, L_000001710b6d5420;  1 drivers
S_000001710b6667e0 .scope module, "not1" "not_gate" 2 225, 20 1 0, S_000001710b665e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "z";
L_000001710b6d3dd0 .functor NOT 1, L_000001710b63a050, C4<0>, C4<0>, C4<0>;
v000001710b625dd0_0 .net "x", 0 0, L_000001710b63a050;  1 drivers
v000001710b623cb0_0 .net "z", 0 0, L_000001710b6d3dd0;  alias, 1 drivers
S_000001710b665cf0 .scope module, "or1" "or_gate" 2 219, 7 1 0, S_000001710b665e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d52d0 .functor OR 1, L_000001710b637d50, L_000001710b6391f0, C4<0>, C4<0>;
v000001710b6253d0_0 .net "x", 0 0, L_000001710b637d50;  1 drivers
v000001710b624890_0 .net "y", 0 0, L_000001710b6391f0;  1 drivers
v000001710b6250b0_0 .net "z", 0 0, L_000001710b6d52d0;  1 drivers
S_000001710b666330 .scope module, "or2" "or_gate" 2 220, 7 1 0, S_000001710b665e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4bd0 .functor OR 1, L_000001710b639a10, L_000001710b639330, C4<0>, C4<0>;
v000001710b6249d0_0 .net "x", 0 0, L_000001710b639a10;  1 drivers
v000001710b625330_0 .net "y", 0 0, L_000001710b639330;  1 drivers
v000001710b6251f0_0 .net "z", 0 0, L_000001710b6d4bd0;  1 drivers
S_000001710b664710 .scope module, "or3" "or_gate" 2 221, 7 1 0, S_000001710b665e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4d20 .functor OR 1, L_000001710b6384d0, L_000001710b638ed0, C4<0>, C4<0>;
v000001710b625470_0 .net "x", 0 0, L_000001710b6384d0;  1 drivers
v000001710b623c10_0 .net "y", 0 0, L_000001710b638ed0;  1 drivers
v000001710b625f10_0 .net "z", 0 0, L_000001710b6d4d20;  1 drivers
S_000001710b666650 .scope module, "or4" "or_gate" 2 222, 7 1 0, S_000001710b665e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4d90 .functor OR 1, L_000001710b637e90, L_000001710b6381b0, C4<0>, C4<0>;
v000001710b625fb0_0 .net "x", 0 0, L_000001710b637e90;  1 drivers
v000001710b625290_0 .net "y", 0 0, L_000001710b6381b0;  1 drivers
v000001710b625650_0 .net "z", 0 0, L_000001710b6d4d90;  1 drivers
S_000001710b664bc0 .scope module, "or5" "or_gate" 2 223, 7 1 0, S_000001710b665e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d4ee0 .functor OR 1, L_000001710b639830, L_000001710b638570, C4<0>, C4<0>;
v000001710b625830_0 .net "x", 0 0, L_000001710b639830;  1 drivers
v000001710b625e70_0 .net "y", 0 0, L_000001710b638570;  1 drivers
v000001710b624070_0 .net "z", 0 0, L_000001710b6d4ee0;  1 drivers
S_000001710b664a30 .scope module, "submux" "mux" 2 191, 15 1 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b6258d0_0 .net "sel", 0 0, L_000001710b3260f0;  alias, 1 drivers
L_000001710b687b40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001710b625a10_0 .net "src0", 0 0, L_000001710b687b40;  1 drivers
v000001710b6241b0_0 .net "src1", 0 0, L_000001710b63a9b0;  1 drivers
v000001710b625d30_0 .var "z", 0 0;
E_000001710b341aa0 .event anyedge, v000001710b6241b0_0, v000001710b625a10_0, v000001710b611e70_0;
S_000001710b6664c0 .scope module, "subr" "set_if_eq" 2 180, 2 205 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "x";
    .port_info 1 /INPUT 6 "y";
    .port_info 2 /OUTPUT 1 "z";
v000001710b6279f0_0 .net "ored", 4 0, L_000001710b633e30;  1 drivers
v000001710b626af0_0 .net "x", 5 0, L_000001710b6e07a0;  alias, 1 drivers
v000001710b627590_0 .net "xored", 5 0, L_000001710b633250;  1 drivers
L_000001710b687870 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v000001710b627130_0 .net "y", 5 0, L_000001710b687870;  1 drivers
v000001710b6278b0_0 .net "z", 0 0, L_000001710b326390;  1 drivers
L_000001710b633750 .part L_000001710b6e07a0, 0, 1;
L_000001710b635190 .part L_000001710b687870, 0, 1;
L_000001710b633d90 .part L_000001710b6e07a0, 1, 1;
L_000001710b633890 .part L_000001710b687870, 1, 1;
L_000001710b633570 .part L_000001710b6e07a0, 2, 1;
L_000001710b633110 .part L_000001710b687870, 2, 1;
L_000001710b632d50 .part L_000001710b6e07a0, 3, 1;
L_000001710b6350f0 .part L_000001710b687870, 3, 1;
L_000001710b6334d0 .part L_000001710b6e07a0, 4, 1;
L_000001710b632df0 .part L_000001710b687870, 4, 1;
L_000001710b634790 .part L_000001710b6e07a0, 5, 1;
L_000001710b634c90 .part L_000001710b687870, 5, 1;
LS_000001710b633250_0_0 .concat8 [ 1 1 1 1], L_000001710b327740, L_000001710b3277b0, L_000001710b3272e0, L_000001710b3274a0;
LS_000001710b633250_0_4 .concat8 [ 1 1 0 0], L_000001710b326860, L_000001710b327580;
L_000001710b633250 .concat8 [ 4 2 0 0], LS_000001710b633250_0_0, LS_000001710b633250_0_4;
L_000001710b6337f0 .part L_000001710b633250, 0, 1;
L_000001710b633610 .part L_000001710b633250, 1, 1;
L_000001710b635230 .part L_000001710b633250, 2, 1;
L_000001710b6340b0 .part L_000001710b633250, 3, 1;
L_000001710b635050 .part L_000001710b633250, 4, 1;
L_000001710b634d30 .part L_000001710b633250, 5, 1;
L_000001710b6332f0 .part L_000001710b633e30, 0, 1;
L_000001710b632e90 .part L_000001710b633e30, 1, 1;
L_000001710b6336b0 .part L_000001710b633e30, 2, 1;
L_000001710b633930 .part L_000001710b633e30, 3, 1;
LS_000001710b633e30_0_0 .concat8 [ 1 1 1 1], L_000001710b3275f0, L_000001710b326470, L_000001710b327890, L_000001710b327900;
LS_000001710b633e30_0_4 .concat8 [ 1 0 0 0], L_000001710b326160;
L_000001710b633e30 .concat8 [ 4 1 0 0], LS_000001710b633e30_0_0, LS_000001710b633e30_0_4;
L_000001710b633430 .part L_000001710b633e30, 4, 1;
S_000001710b669e90 .scope generate, "genblk1[0]" "genblk1[0]" 2 213, 2 213 0, S_000001710b6664c0;
 .timescale 0 0;
P_000001710b341720 .param/l "i" 0 2 213, +C4<00>;
S_000001710b6643f0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b669e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b327740 .functor XOR 1, L_000001710b633750, L_000001710b635190, C4<0>, C4<0>;
v000001710b624750_0 .net "x", 0 0, L_000001710b633750;  1 drivers
v000001710b625b50_0 .net "y", 0 0, L_000001710b635190;  1 drivers
v000001710b625c90_0 .net "z", 0 0, L_000001710b327740;  1 drivers
S_000001710b664580 .scope generate, "genblk1[1]" "genblk1[1]" 2 213, 2 213 0, S_000001710b6664c0;
 .timescale 0 0;
P_000001710b341ae0 .param/l "i" 0 2 213, +C4<01>;
S_000001710b665520 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b664580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b3277b0 .functor XOR 1, L_000001710b633d90, L_000001710b633890, C4<0>, C4<0>;
v000001710b624930_0 .net "x", 0 0, L_000001710b633d90;  1 drivers
v000001710b624a70_0 .net "y", 0 0, L_000001710b633890;  1 drivers
v000001710b6283f0_0 .net "z", 0 0, L_000001710b3277b0;  1 drivers
S_000001710b666970 .scope generate, "genblk1[2]" "genblk1[2]" 2 213, 2 213 0, S_000001710b6664c0;
 .timescale 0 0;
P_000001710b3412e0 .param/l "i" 0 2 213, +C4<010>;
S_000001710b668400 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b666970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b3272e0 .functor XOR 1, L_000001710b633570, L_000001710b633110, C4<0>, C4<0>;
v000001710b626ff0_0 .net "x", 0 0, L_000001710b633570;  1 drivers
v000001710b626d70_0 .net "y", 0 0, L_000001710b633110;  1 drivers
v000001710b628210_0 .net "z", 0 0, L_000001710b3272e0;  1 drivers
S_000001710b666b00 .scope generate, "genblk1[3]" "genblk1[3]" 2 213, 2 213 0, S_000001710b6664c0;
 .timescale 0 0;
P_000001710b341fe0 .param/l "i" 0 2 213, +C4<011>;
S_000001710b668ef0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b666b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b3274a0 .functor XOR 1, L_000001710b632d50, L_000001710b6350f0, C4<0>, C4<0>;
v000001710b6264b0_0 .net "x", 0 0, L_000001710b632d50;  1 drivers
v000001710b626b90_0 .net "y", 0 0, L_000001710b6350f0;  1 drivers
v000001710b626c30_0 .net "z", 0 0, L_000001710b3274a0;  1 drivers
S_000001710b666fb0 .scope generate, "genblk1[4]" "genblk1[4]" 2 213, 2 213 0, S_000001710b6664c0;
 .timescale 0 0;
P_000001710b3427e0 .param/l "i" 0 2 213, +C4<0100>;
S_000001710b667140 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b666fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326860 .functor XOR 1, L_000001710b6334d0, L_000001710b632df0, C4<0>, C4<0>;
v000001710b626e10_0 .net "x", 0 0, L_000001710b6334d0;  1 drivers
v000001710b626eb0_0 .net "y", 0 0, L_000001710b632df0;  1 drivers
v000001710b626cd0_0 .net "z", 0 0, L_000001710b326860;  1 drivers
S_000001710b669530 .scope generate, "genblk1[5]" "genblk1[5]" 2 213, 2 213 0, S_000001710b6664c0;
 .timescale 0 0;
P_000001710b3423e0 .param/l "i" 0 2 213, +C4<0101>;
S_000001710b6672d0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b669530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b327580 .functor XOR 1, L_000001710b634790, L_000001710b634c90, C4<0>, C4<0>;
v000001710b628710_0 .net "x", 0 0, L_000001710b634790;  1 drivers
v000001710b6273b0_0 .net "y", 0 0, L_000001710b634c90;  1 drivers
v000001710b627270_0 .net "z", 0 0, L_000001710b327580;  1 drivers
S_000001710b667460 .scope module, "not1" "not_gate" 2 225, 20 1 0, S_000001710b6664c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "z";
L_000001710b326390 .functor NOT 1, L_000001710b633430, C4<0>, C4<0>, C4<0>;
v000001710b627450_0 .net "x", 0 0, L_000001710b633430;  1 drivers
v000001710b626f50_0 .net "z", 0 0, L_000001710b326390;  alias, 1 drivers
S_000001710b668d60 .scope module, "or1" "or_gate" 2 219, 7 1 0, S_000001710b6664c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b3275f0 .functor OR 1, L_000001710b6337f0, L_000001710b633610, C4<0>, C4<0>;
v000001710b626870_0 .net "x", 0 0, L_000001710b6337f0;  1 drivers
v000001710b626a50_0 .net "y", 0 0, L_000001710b633610;  1 drivers
v000001710b628ad0_0 .net "z", 0 0, L_000001710b3275f0;  1 drivers
S_000001710b667dc0 .scope module, "or2" "or_gate" 2 220, 7 1 0, S_000001710b6664c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326470 .functor OR 1, L_000001710b635230, L_000001710b6340b0, C4<0>, C4<0>;
v000001710b627810_0 .net "x", 0 0, L_000001710b635230;  1 drivers
v000001710b6287b0_0 .net "y", 0 0, L_000001710b6340b0;  1 drivers
v000001710b628490_0 .net "z", 0 0, L_000001710b326470;  1 drivers
S_000001710b66a340 .scope module, "or3" "or_gate" 2 221, 7 1 0, S_000001710b6664c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b327890 .functor OR 1, L_000001710b635050, L_000001710b634d30, C4<0>, C4<0>;
v000001710b626910_0 .net "x", 0 0, L_000001710b635050;  1 drivers
v000001710b628850_0 .net "y", 0 0, L_000001710b634d30;  1 drivers
v000001710b627770_0 .net "z", 0 0, L_000001710b327890;  1 drivers
S_000001710b6675f0 .scope module, "or4" "or_gate" 2 222, 7 1 0, S_000001710b6664c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b327900 .functor OR 1, L_000001710b6332f0, L_000001710b632e90, C4<0>, C4<0>;
v000001710b627090_0 .net "x", 0 0, L_000001710b6332f0;  1 drivers
v000001710b626550_0 .net "y", 0 0, L_000001710b632e90;  1 drivers
v000001710b6288f0_0 .net "z", 0 0, L_000001710b327900;  1 drivers
S_000001710b668bd0 .scope module, "or5" "or_gate" 2 223, 7 1 0, S_000001710b6664c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326160 .functor OR 1, L_000001710b6336b0, L_000001710b633930, C4<0>, C4<0>;
v000001710b6271d0_0 .net "x", 0 0, L_000001710b6336b0;  1 drivers
v000001710b628990_0 .net "y", 0 0, L_000001710b633930;  1 drivers
v000001710b627310_0 .net "z", 0 0, L_000001710b326160;  1 drivers
S_000001710b66a1b0 .scope module, "subumux" "mux" 2 192, 15 1 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b628a30_0 .net "sel", 0 0, L_000001710b3260f0;  alias, 1 drivers
L_000001710b687b88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001710b626730_0 .net "src0", 0 0, L_000001710b687b88;  1 drivers
v000001710b626370_0 .net "src1", 0 0, L_000001710b63bc70;  1 drivers
v000001710b6274f0_0 .var "z", 0 0;
E_000001710b342c20 .event anyedge, v000001710b626370_0, v000001710b626730_0, v000001710b611e70_0;
S_000001710b6640d0 .scope module, "subur" "set_if_eq" 2 181, 2 205 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "x";
    .port_info 1 /INPUT 6 "y";
    .port_info 2 /OUTPUT 1 "z";
v000001710b629430_0 .net "ored", 4 0, L_000001710b634470;  1 drivers
v000001710b628cb0_0 .net "x", 5 0, L_000001710b6e07a0;  alias, 1 drivers
v000001710b629390_0 .net "xored", 5 0, L_000001710b633cf0;  1 drivers
L_000001710b6878b8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001710b62a970_0 .net "y", 5 0, L_000001710b6878b8;  1 drivers
v000001710b62a3d0_0 .net "z", 0 0, L_000001710abed040;  1 drivers
L_000001710b6339d0 .part L_000001710b6e07a0, 0, 1;
L_000001710b633ed0 .part L_000001710b6878b8, 0, 1;
L_000001710b6341f0 .part L_000001710b6e07a0, 1, 1;
L_000001710b633a70 .part L_000001710b6878b8, 1, 1;
L_000001710b633070 .part L_000001710b6e07a0, 2, 1;
L_000001710b633b10 .part L_000001710b6878b8, 2, 1;
L_000001710b633bb0 .part L_000001710b6e07a0, 3, 1;
L_000001710b632f30 .part L_000001710b6878b8, 3, 1;
L_000001710b634970 .part L_000001710b6e07a0, 4, 1;
L_000001710b632fd0 .part L_000001710b6878b8, 4, 1;
L_000001710b6345b0 .part L_000001710b6e07a0, 5, 1;
L_000001710b633c50 .part L_000001710b6878b8, 5, 1;
LS_000001710b633cf0_0_0 .concat8 [ 1 1 1 1], L_000001710b326400, L_000001710b327970, L_000001710b3279e0, L_000001710b3264e0;
LS_000001710b633cf0_0_4 .concat8 [ 1 1 0 0], L_000001710b326940, L_000001710b326550;
L_000001710b633cf0 .concat8 [ 4 2 0 0], LS_000001710b633cf0_0_0, LS_000001710b633cf0_0_4;
L_000001710b6352d0 .part L_000001710b633cf0, 0, 1;
L_000001710b633f70 .part L_000001710b633cf0, 1, 1;
L_000001710b632b70 .part L_000001710b633cf0, 2, 1;
L_000001710b634150 .part L_000001710b633cf0, 3, 1;
L_000001710b634010 .part L_000001710b633cf0, 4, 1;
L_000001710b634290 .part L_000001710b633cf0, 5, 1;
L_000001710b634330 .part L_000001710b634470, 0, 1;
L_000001710b634dd0 .part L_000001710b634470, 1, 1;
L_000001710b632c10 .part L_000001710b634470, 2, 1;
L_000001710b6343d0 .part L_000001710b634470, 3, 1;
LS_000001710b634470_0_0 .concat8 [ 1 1 1 1], L_000001710b326710, L_000001710b3269b0, L_000001710b326a20, L_000001710b326a90;
LS_000001710b634470_0_4 .concat8 [ 1 0 0 0], L_000001710b326b00;
L_000001710b634470 .concat8 [ 4 1 0 0], LS_000001710b634470_0_0, LS_000001710b634470_0_4;
L_000001710b634e70 .part L_000001710b634470, 4, 1;
S_000001710b667780 .scope generate, "genblk1[0]" "genblk1[0]" 2 213, 2 213 0, S_000001710b6640d0;
 .timescale 0 0;
P_000001710b3421e0 .param/l "i" 0 2 213, +C4<00>;
S_000001710b667910 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b667780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326400 .functor XOR 1, L_000001710b6339d0, L_000001710b633ed0, C4<0>, C4<0>;
v000001710b627630_0 .net "x", 0 0, L_000001710b6339d0;  1 drivers
v000001710b6276d0_0 .net "y", 0 0, L_000001710b633ed0;  1 drivers
v000001710b626410_0 .net "z", 0 0, L_000001710b326400;  1 drivers
S_000001710b667aa0 .scope generate, "genblk1[1]" "genblk1[1]" 2 213, 2 213 0, S_000001710b6640d0;
 .timescale 0 0;
P_000001710b3425a0 .param/l "i" 0 2 213, +C4<01>;
S_000001710b667f50 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b667aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b327970 .functor XOR 1, L_000001710b6341f0, L_000001710b633a70, C4<0>, C4<0>;
v000001710b628530_0 .net "x", 0 0, L_000001710b6341f0;  1 drivers
v000001710b6267d0_0 .net "y", 0 0, L_000001710b633a70;  1 drivers
v000001710b627db0_0 .net "z", 0 0, L_000001710b327970;  1 drivers
S_000001710b665200 .scope generate, "genblk1[2]" "genblk1[2]" 2 213, 2 213 0, S_000001710b6640d0;
 .timescale 0 0;
P_000001710b342960 .param/l "i" 0 2 213, +C4<010>;
S_000001710b669210 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b665200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b3279e0 .functor XOR 1, L_000001710b633070, L_000001710b633b10, C4<0>, C4<0>;
v000001710b626690_0 .net "x", 0 0, L_000001710b633070;  1 drivers
v000001710b6285d0_0 .net "y", 0 0, L_000001710b633b10;  1 drivers
v000001710b627950_0 .net "z", 0 0, L_000001710b3279e0;  1 drivers
S_000001710b665390 .scope generate, "genblk1[3]" "genblk1[3]" 2 213, 2 213 0, S_000001710b6640d0;
 .timescale 0 0;
P_000001710b342b60 .param/l "i" 0 2 213, +C4<011>;
S_000001710b6680e0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b665390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b3264e0 .functor XOR 1, L_000001710b633bb0, L_000001710b632f30, C4<0>, C4<0>;
v000001710b6265f0_0 .net "x", 0 0, L_000001710b633bb0;  1 drivers
v000001710b6269b0_0 .net "y", 0 0, L_000001710b632f30;  1 drivers
v000001710b627a90_0 .net "z", 0 0, L_000001710b3264e0;  1 drivers
S_000001710b668270 .scope generate, "genblk1[4]" "genblk1[4]" 2 213, 2 213 0, S_000001710b6640d0;
 .timescale 0 0;
P_000001710b342d60 .param/l "i" 0 2 213, +C4<0100>;
S_000001710b668590 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b668270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326940 .functor XOR 1, L_000001710b634970, L_000001710b632fd0, C4<0>, C4<0>;
v000001710b627b30_0 .net "x", 0 0, L_000001710b634970;  1 drivers
v000001710b627bd0_0 .net "y", 0 0, L_000001710b632fd0;  1 drivers
v000001710b627c70_0 .net "z", 0 0, L_000001710b326940;  1 drivers
S_000001710b668720 .scope generate, "genblk1[5]" "genblk1[5]" 2 213, 2 213 0, S_000001710b6640d0;
 .timescale 0 0;
P_000001710b342ca0 .param/l "i" 0 2 213, +C4<0101>;
S_000001710b6688b0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b668720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326550 .functor XOR 1, L_000001710b6345b0, L_000001710b633c50, C4<0>, C4<0>;
v000001710b627d10_0 .net "x", 0 0, L_000001710b6345b0;  1 drivers
v000001710b627e50_0 .net "y", 0 0, L_000001710b633c50;  1 drivers
v000001710b627ef0_0 .net "z", 0 0, L_000001710b326550;  1 drivers
S_000001710b6648a0 .scope module, "not1" "not_gate" 2 225, 20 1 0, S_000001710b6640d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "z";
L_000001710abed040 .functor NOT 1, L_000001710b634e70, C4<0>, C4<0>, C4<0>;
v000001710b627f90_0 .net "x", 0 0, L_000001710b634e70;  1 drivers
v000001710b628030_0 .net "z", 0 0, L_000001710abed040;  alias, 1 drivers
S_000001710b668a40 .scope module, "or1" "or_gate" 2 219, 7 1 0, S_000001710b6640d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326710 .functor OR 1, L_000001710b6352d0, L_000001710b633f70, C4<0>, C4<0>;
v000001710b6280d0_0 .net "x", 0 0, L_000001710b6352d0;  1 drivers
v000001710b628170_0 .net "y", 0 0, L_000001710b633f70;  1 drivers
v000001710b6282b0_0 .net "z", 0 0, L_000001710b326710;  1 drivers
S_000001710b669080 .scope module, "or2" "or_gate" 2 220, 7 1 0, S_000001710b6640d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b3269b0 .functor OR 1, L_000001710b632b70, L_000001710b634150, C4<0>, C4<0>;
v000001710b628350_0 .net "x", 0 0, L_000001710b632b70;  1 drivers
v000001710b628670_0 .net "y", 0 0, L_000001710b634150;  1 drivers
v000001710b62add0_0 .net "z", 0 0, L_000001710b3269b0;  1 drivers
S_000001710b664d50 .scope module, "or3" "or_gate" 2 221, 7 1 0, S_000001710b6640d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326a20 .functor OR 1, L_000001710b634010, L_000001710b634290, C4<0>, C4<0>;
v000001710b62a0b0_0 .net "x", 0 0, L_000001710b634010;  1 drivers
v000001710b628d50_0 .net "y", 0 0, L_000001710b634290;  1 drivers
v000001710b62a010_0 .net "z", 0 0, L_000001710b326a20;  1 drivers
S_000001710b6693a0 .scope module, "or4" "or_gate" 2 222, 7 1 0, S_000001710b6640d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326a90 .functor OR 1, L_000001710b634330, L_000001710b634dd0, C4<0>, C4<0>;
v000001710b6292f0_0 .net "x", 0 0, L_000001710b634330;  1 drivers
v000001710b628f30_0 .net "y", 0 0, L_000001710b634dd0;  1 drivers
v000001710b629110_0 .net "z", 0 0, L_000001710b326a90;  1 drivers
S_000001710b664ee0 .scope module, "or5" "or_gate" 2 223, 7 1 0, S_000001710b6640d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b326b00 .functor OR 1, L_000001710b632c10, L_000001710b6343d0, C4<0>, C4<0>;
v000001710b6291b0_0 .net "x", 0 0, L_000001710b632c10;  1 drivers
v000001710b62a150_0 .net "y", 0 0, L_000001710b6343d0;  1 drivers
v000001710b629570_0 .net "z", 0 0, L_000001710b326b00;  1 drivers
S_000001710b6696c0 .scope module, "swf" "set_if_eq" 2 197, 2 205 0, S_000001710b647480;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "x";
    .port_info 1 /INPUT 6 "y";
    .port_info 2 /OUTPUT 1 "z";
v000001710b62b0f0_0 .net "ored", 4 0, L_000001710b6daf80;  1 drivers
v000001710b62a6f0_0 .net "x", 5 0, L_000001710b6e02a0;  alias, 1 drivers
v000001710b62a470_0 .net "xored", 5 0, L_000001710b6dcba0;  1 drivers
L_000001710b687cf0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001710b62a650_0 .net "y", 5 0, L_000001710b687cf0;  1 drivers
v000001710b62a790_0 .net "z", 0 0, L_000001710b6d63e0;  1 drivers
L_000001710b63bdb0 .part L_000001710b6e02a0, 0, 1;
L_000001710b6db2a0 .part L_000001710b687cf0, 0, 1;
L_000001710b6db340 .part L_000001710b6e02a0, 1, 1;
L_000001710b6dcd80 .part L_000001710b687cf0, 1, 1;
L_000001710b6dd000 .part L_000001710b6e02a0, 2, 1;
L_000001710b6dca60 .part L_000001710b687cf0, 2, 1;
L_000001710b6dabc0 .part L_000001710b6e02a0, 3, 1;
L_000001710b6db700 .part L_000001710b687cf0, 3, 1;
L_000001710b6daee0 .part L_000001710b6e02a0, 4, 1;
L_000001710b6dd0a0 .part L_000001710b687cf0, 4, 1;
L_000001710b6db7a0 .part L_000001710b6e02a0, 5, 1;
L_000001710b6dae40 .part L_000001710b687cf0, 5, 1;
LS_000001710b6dcba0_0_0 .concat8 [ 1 1 1 1], L_000001710b6d6fb0, L_000001710b6d6a00, L_000001710b6d6370, L_000001710b6d5d50;
LS_000001710b6dcba0_0_4 .concat8 [ 1 1 0 0], L_000001710b6d5dc0, L_000001710b6d61b0;
L_000001710b6dcba0 .concat8 [ 4 2 0 0], LS_000001710b6dcba0_0_0, LS_000001710b6dcba0_0_4;
L_000001710b6dc4c0 .part L_000001710b6dcba0, 0, 1;
L_000001710b6db840 .part L_000001710b6dcba0, 1, 1;
L_000001710b6dc420 .part L_000001710b6dcba0, 2, 1;
L_000001710b6db660 .part L_000001710b6dcba0, 3, 1;
L_000001710b6dce20 .part L_000001710b6dcba0, 4, 1;
L_000001710b6dac60 .part L_000001710b6dcba0, 5, 1;
L_000001710b6dbe80 .part L_000001710b6daf80, 0, 1;
L_000001710b6db8e0 .part L_000001710b6daf80, 1, 1;
L_000001710b6dd140 .part L_000001710b6daf80, 2, 1;
L_000001710b6dd1e0 .part L_000001710b6daf80, 3, 1;
LS_000001710b6daf80_0_0 .concat8 [ 1 1 1 1], L_000001710b6d5b90, L_000001710b6d5e30, L_000001710b6d6f40, L_000001710b6d5c00;
LS_000001710b6daf80_0_4 .concat8 [ 1 0 0 0], L_000001710b6d6d80;
L_000001710b6daf80 .concat8 [ 4 1 0 0], LS_000001710b6daf80_0_0, LS_000001710b6daf80_0_4;
L_000001710b6dba20 .part L_000001710b6daf80, 4, 1;
S_000001710b669850 .scope generate, "genblk1[0]" "genblk1[0]" 2 213, 2 213 0, S_000001710b6696c0;
 .timescale 0 0;
P_000001710b342f20 .param/l "i" 0 2 213, +C4<00>;
S_000001710b6699e0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b669850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6fb0 .functor XOR 1, L_000001710b63bdb0, L_000001710b6db2a0, C4<0>, C4<0>;
v000001710b62a1f0_0 .net "x", 0 0, L_000001710b63bdb0;  1 drivers
v000001710b629cf0_0 .net "y", 0 0, L_000001710b6db2a0;  1 drivers
v000001710b6294d0_0 .net "z", 0 0, L_000001710b6d6fb0;  1 drivers
S_000001710b669b70 .scope generate, "genblk1[1]" "genblk1[1]" 2 213, 2 213 0, S_000001710b6696c0;
 .timescale 0 0;
P_000001710b3432e0 .param/l "i" 0 2 213, +C4<01>;
S_000001710b665070 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b669b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6a00 .functor XOR 1, L_000001710b6db340, L_000001710b6dcd80, C4<0>, C4<0>;
v000001710b62a290_0 .net "x", 0 0, L_000001710b6db340;  1 drivers
v000001710b628c10_0 .net "y", 0 0, L_000001710b6dcd80;  1 drivers
v000001710b62a5b0_0 .net "z", 0 0, L_000001710b6d6a00;  1 drivers
S_000001710b66e990 .scope generate, "genblk1[2]" "genblk1[2]" 2 213, 2 213 0, S_000001710b6696c0;
 .timescale 0 0;
P_000001710b3434a0 .param/l "i" 0 2 213, +C4<010>;
S_000001710b66b150 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b66e990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6370 .functor XOR 1, L_000001710b6dd000, L_000001710b6dca60, C4<0>, C4<0>;
v000001710b629750_0 .net "x", 0 0, L_000001710b6dd000;  1 drivers
v000001710b628fd0_0 .net "y", 0 0, L_000001710b6dca60;  1 drivers
v000001710b62b230_0 .net "z", 0 0, L_000001710b6d6370;  1 drivers
S_000001710b66d860 .scope generate, "genblk1[3]" "genblk1[3]" 2 213, 2 213 0, S_000001710b6696c0;
 .timescale 0 0;
P_000001710b343b60 .param/l "i" 0 2 213, +C4<011>;
S_000001710b66efd0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b66d860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5d50 .functor XOR 1, L_000001710b6dabc0, L_000001710b6db700, C4<0>, C4<0>;
v000001710b629d90_0 .net "x", 0 0, L_000001710b6dabc0;  1 drivers
v000001710b629890_0 .net "y", 0 0, L_000001710b6db700;  1 drivers
v000001710b629e30_0 .net "z", 0 0, L_000001710b6d5d50;  1 drivers
S_000001710b66bdd0 .scope generate, "genblk1[4]" "genblk1[4]" 2 213, 2 213 0, S_000001710b6696c0;
 .timescale 0 0;
P_000001710b345ea0 .param/l "i" 0 2 213, +C4<0100>;
S_000001710b66e4e0 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b66bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5dc0 .functor XOR 1, L_000001710b6daee0, L_000001710b6dd0a0, C4<0>, C4<0>;
v000001710b629b10_0 .net "x", 0 0, L_000001710b6daee0;  1 drivers
v000001710b62b2d0_0 .net "y", 0 0, L_000001710b6dd0a0;  1 drivers
v000001710b6296b0_0 .net "z", 0 0, L_000001710b6d5dc0;  1 drivers
S_000001710b66c8c0 .scope generate, "genblk1[5]" "genblk1[5]" 2 213, 2 213 0, S_000001710b6696c0;
 .timescale 0 0;
P_000001710b34a3e0 .param/l "i" 0 2 213, +C4<0101>;
S_000001710b66c730 .scope module, "xorl" "xor_gate" 2 214, 8 1 0, S_000001710b66c8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d61b0 .functor XOR 1, L_000001710b6db7a0, L_000001710b6dae40, C4<0>, C4<0>;
v000001710b628b70_0 .net "x", 0 0, L_000001710b6db7a0;  1 drivers
v000001710b628df0_0 .net "y", 0 0, L_000001710b6dae40;  1 drivers
v000001710b62b050_0 .net "z", 0 0, L_000001710b6d61b0;  1 drivers
S_000001710b66bf60 .scope module, "not1" "not_gate" 2 225, 20 1 0, S_000001710b6696c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "z";
L_000001710b6d63e0 .functor NOT 1, L_000001710b6dba20, C4<0>, C4<0>, C4<0>;
v000001710b629070_0 .net "x", 0 0, L_000001710b6dba20;  1 drivers
v000001710b62ad30_0 .net "z", 0 0, L_000001710b6d63e0;  alias, 1 drivers
S_000001710b66e670 .scope module, "or1" "or_gate" 2 219, 7 1 0, S_000001710b6696c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5b90 .functor OR 1, L_000001710b6dc4c0, L_000001710b6db840, C4<0>, C4<0>;
v000001710b628e90_0 .net "x", 0 0, L_000001710b6dc4c0;  1 drivers
v000001710b629250_0 .net "y", 0 0, L_000001710b6db840;  1 drivers
v000001710b629610_0 .net "z", 0 0, L_000001710b6d5b90;  1 drivers
S_000001710b66c280 .scope module, "or2" "or_gate" 2 220, 7 1 0, S_000001710b6696c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5e30 .functor OR 1, L_000001710b6dc420, L_000001710b6db660, C4<0>, C4<0>;
v000001710b629930_0 .net "x", 0 0, L_000001710b6dc420;  1 drivers
v000001710b6297f0_0 .net "y", 0 0, L_000001710b6db660;  1 drivers
v000001710b62b190_0 .net "z", 0 0, L_000001710b6d5e30;  1 drivers
S_000001710b66c410 .scope module, "or3" "or_gate" 2 221, 7 1 0, S_000001710b6696c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6f40 .functor OR 1, L_000001710b6dce20, L_000001710b6dac60, C4<0>, C4<0>;
v000001710b62a510_0 .net "x", 0 0, L_000001710b6dce20;  1 drivers
v000001710b62a330_0 .net "y", 0 0, L_000001710b6dac60;  1 drivers
v000001710b6299d0_0 .net "z", 0 0, L_000001710b6d6f40;  1 drivers
S_000001710b66e350 .scope module, "or4" "or_gate" 2 222, 7 1 0, S_000001710b6696c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d5c00 .functor OR 1, L_000001710b6dbe80, L_000001710b6db8e0, C4<0>, C4<0>;
v000001710b629a70_0 .net "x", 0 0, L_000001710b6dbe80;  1 drivers
v000001710b62ae70_0 .net "y", 0 0, L_000001710b6db8e0;  1 drivers
v000001710b629bb0_0 .net "z", 0 0, L_000001710b6d5c00;  1 drivers
S_000001710b66d220 .scope module, "or5" "or_gate" 2 223, 7 1 0, S_000001710b6696c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d6d80 .functor OR 1, L_000001710b6dd140, L_000001710b6dd1e0, C4<0>, C4<0>;
v000001710b629ed0_0 .net "x", 0 0, L_000001710b6dd140;  1 drivers
v000001710b629c50_0 .net "y", 0 0, L_000001710b6dd1e0;  1 drivers
v000001710b629f70_0 .net "z", 0 0, L_000001710b6d6d80;  1 drivers
S_000001710b66ca50 .scope module, "noteq" "not_gate" 2 75, 20 1 0, S_000001710b646030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "z";
L_000001710b6d8830 .functor NOT 1, v000001710b52c6a0_0, C4<0>, C4<0>, C4<0>;
v000001710b62abf0_0 .net "x", 0 0, v000001710b52c6a0_0;  alias, 1 drivers
v000001710b62ac90_0 .net "z", 0 0, L_000001710b6d8830;  alias, 1 drivers
S_000001710b66ab10 .scope module, "notltorz" "not_gate" 2 79, 20 1 0, S_000001710b646030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "z";
L_000001710b6d74f0 .functor NOT 1, L_000001710b6d8b40, C4<0>, C4<0>, C4<0>;
v000001710b62afb0_0 .net "x", 0 0, L_000001710b6d8b40;  alias, 1 drivers
v000001710b62d8f0_0 .net "z", 0 0, L_000001710b6d74f0;  alias, 1 drivers
S_000001710b66cd70 .scope module, "orltorz" "or_gate" 2 78, 7 1 0, S_000001710b646030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8b40 .functor OR 1, v000001710b52c6a0_0, L_000001710b704380, C4<0>, C4<0>;
v000001710b62c270_0 .net "x", 0 0, v000001710b52c6a0_0;  alias, 1 drivers
v000001710b62ca90_0 .net "y", 0 0, L_000001710b704380;  alias, 1 drivers
v000001710b62b410_0 .net "z", 0 0, L_000001710b6d8b40;  alias, 1 drivers
S_000001710b66b920 .scope module, "regor1" "or_gate" 2 87, 7 1 0, S_000001710b646030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d84b0 .functor OR 1, L_000001710b6e0d40, L_000001710b6e0480, C4<0>, C4<0>;
v000001710b62c130_0 .net "x", 0 0, L_000001710b6e0d40;  1 drivers
v000001710b62d210_0 .net "y", 0 0, L_000001710b6e0480;  1 drivers
v000001710b62d990_0 .net "z", 0 0, L_000001710b6d84b0;  1 drivers
S_000001710b670740 .scope module, "regor2" "or_gate" 2 88, 7 1 0, S_000001710b646030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d7410 .functor OR 1, L_000001710b6e0ca0, L_000001710b6e1420, C4<0>, C4<0>;
v000001710b62cbd0_0 .net "x", 0 0, L_000001710b6e0ca0;  1 drivers
v000001710b62cb30_0 .net "y", 0 0, L_000001710b6e1420;  1 drivers
v000001710b62cef0_0 .net "z", 0 0, L_000001710b6d7410;  1 drivers
S_000001710b66c5a0 .scope module, "regor3" "or_gate" 2 89, 7 1 0, S_000001710b646030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d8980 .functor OR 1, L_000001710b6e0de0, L_000001710b6e0520, C4<0>, C4<0>;
v000001710b62bc30_0 .net "x", 0 0, L_000001710b6e0de0;  1 drivers
v000001710b62c590_0 .net "y", 0 0, L_000001710b6e0520;  1 drivers
v000001710b62c090_0 .net "z", 0 0, L_000001710b6d8980;  1 drivers
S_000001710b66b2e0 .scope module, "regwrnot" "not_gate" 2 90, 20 1 0, S_000001710b646030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "z";
L_000001710b6d8d00 .functor NOT 1, L_000001710b6e1380, C4<0>, C4<0>, C4<0>;
v000001710b62d5d0_0 .net "x", 0 0, L_000001710b6e1380;  1 drivers
v000001710b62d530_0 .net "z", 0 0, L_000001710b6d8d00;  alias, 1 drivers
S_000001710b66cbe0 .scope module, "datamux" "mux_32" 2 43, 13 1 0, S_000001710aba46a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "sel";
    .port_info 1 /INPUT 32 "src0";
    .port_info 2 /INPUT 32 "src1";
    .port_info 3 /OUTPUT 32 "z";
L_000001710b68a2e8 .functor BUFT 1, C4<0000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
v000001710b62c450_0 .net "sel", 31 0, L_000001710b68a2e8;  1 drivers
v000001710b62d3f0_0 .net "src0", 31 0, v000001710b526c00_0;  alias, 1 drivers
v000001710b62c4f0_0 .net "src1", 31 0, o000001710b58c0d8;  alias, 0 drivers
v000001710b62d670_0 .var "z", 31 0;
E_000001710b34b3a0 .event anyedge, v000001710b62c4f0_0, v000001710b526c00_0, v000001710b62c450_0;
S_000001710b66ff70 .scope module, "datareg" "registers" 2 27, 21 1 0, S_000001710aba46a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWr";
    .port_info 2 /INPUT 32 "busW";
    .port_info 3 /INPUT 5 "Rw";
    .port_info 4 /INPUT 5 "Ra";
    .port_info 5 /INPUT 5 "Rb";
    .port_info 6 /OUTPUT 32 "busA";
    .port_info 7 /OUTPUT 32 "busB";
P_000001710abaa6d0 .param/l "ADDR_WIDTH" 0 21 14, +C4<00000000000000000000000000000101>;
P_000001710abaa708 .param/l "DATA_WIDTH" 0 21 12, +C4<00000000000000000000000000100000>;
P_000001710abaa740 .param/l "NUM_REGS" 0 21 13, +C4<00000000000000000000000000100000>;
v000001710b62b4b0_0 .net "Ra", 4 0, L_000001710b62fa10;  alias, 1 drivers
v000001710b62bff0_0 .net "Rb", 4 0, L_000001710b62f650;  alias, 1 drivers
v000001710b62c6d0_0 .net "RegWr", 0 0, L_000001710b6d8d00;  alias, 1 drivers
v000001710b62c8b0_0 .net "Rw", 4 0, L_000001710b6e0200;  alias, 1 drivers
v000001710b62c770_0 .net "busA", 31 0, o000001710b3d8978;  alias, 0 drivers
v000001710b62d490_0 .net "busB", 31 0, o000001710b58c288;  alias, 0 drivers
v000001710b62bd70_0 .net "busW", 31 0, v000001710b62d670_0;  alias, 1 drivers
v000001710b62cd10_0 .net "clk", 0 0, o000001710b58c2b8;  alias, 0 drivers
S_000001710b66db80 .scope module, "immext" "extender" 2 30, 22 4 0, S_000001710aba46a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /INPUT 1 "ext";
    .port_info 2 /OUTPUT 32 "out";
v000001710b62b870_0 .net *"_ivl_2", 15 0, L_000001710b6e1100;  1 drivers
v000001710b62b690_0 .net *"_ivl_4", 15 0, L_000001710b6e0b60;  1 drivers
v000001710b62d710_0 .net "ext", 0 0, L_000001710b6d76b0;  alias, 1 drivers
v000001710b62d030_0 .net "in", 15 0, L_000001710b62f150;  alias, 1 drivers
v000001710b62d0d0_0 .net "out", 31 0, L_000001710b6e0660;  alias, 1 drivers
v000001710b62d170_0 .net "sign", 0 0, L_000001710b6d83d0;  1 drivers
L_000001710b6e21e0 .part L_000001710b62f150, 15, 1;
LS_000001710b6e1100_0_0 .concat [ 1 1 1 1], L_000001710b6d83d0, L_000001710b6d83d0, L_000001710b6d83d0, L_000001710b6d83d0;
LS_000001710b6e1100_0_4 .concat [ 1 1 1 1], L_000001710b6d83d0, L_000001710b6d83d0, L_000001710b6d83d0, L_000001710b6d83d0;
LS_000001710b6e1100_0_8 .concat [ 1 1 1 1], L_000001710b6d83d0, L_000001710b6d83d0, L_000001710b6d83d0, L_000001710b6d83d0;
LS_000001710b6e1100_0_12 .concat [ 1 1 1 1], L_000001710b6d83d0, L_000001710b6d83d0, L_000001710b6d83d0, L_000001710b6d83d0;
L_000001710b6e1100 .concat [ 4 4 4 4], LS_000001710b6e1100_0_0, LS_000001710b6e1100_0_4, LS_000001710b6e1100_0_8, LS_000001710b6e1100_0_12;
L_000001710b6e0b60 .concat [ 16 0 0 0], L_000001710b62f150;
L_000001710b6e0660 .concat [ 16 16 0 0], L_000001710b6e0b60, L_000001710b6e1100;
S_000001710b66e800 .scope module, "si" "and_gate" 22 10, 6 1 0, S_000001710b66db80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001710b6d83d0 .functor AND 1, L_000001710b6d76b0, L_000001710b6e21e0, C4<1>, C4<1>;
v000001710b62b370_0 .net "x", 0 0, L_000001710b6d76b0;  alias, 1 drivers
v000001710b62cdb0_0 .net "y", 0 0, L_000001710b6e21e0;  1 drivers
v000001710b62ce50_0 .net "z", 0 0, L_000001710b6d83d0;  alias, 1 drivers
S_000001710b66eb20 .scope module, "mux_rw" "mux_5" 2 26, 2 46 0, S_000001710aba46a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "src0";
    .port_info 2 /INPUT 5 "src1";
    .port_info 3 /OUTPUT 5 "z";
v000001710b62e610_0 .net "sel", 0 0, L_000001710b326630;  alias, 1 drivers
v000001710b62f3d0_0 .net "src0", 4 0, L_000001710b62f650;  alias, 1 drivers
v000001710b62ee30_0 .net "src1", 4 0, L_000001710b62e110;  alias, 1 drivers
v000001710b62fd30_0 .net "z", 4 0, L_000001710b6e0200;  alias, 1 drivers
L_000001710b6dfe40 .part L_000001710b62f650, 0, 1;
L_000001710b6e0a20 .part L_000001710b62e110, 0, 1;
L_000001710b6e0980 .part L_000001710b62f650, 1, 1;
L_000001710b6e03e0 .part L_000001710b62e110, 1, 1;
L_000001710b6e0f20 .part L_000001710b62f650, 2, 1;
L_000001710b6e2140 .part L_000001710b62e110, 2, 1;
L_000001710b6e16a0 .part L_000001710b62f650, 3, 1;
L_000001710b6e0fc0 .part L_000001710b62e110, 3, 1;
L_000001710b6e1a60 .part L_000001710b62f650, 4, 1;
L_000001710b6dfee0 .part L_000001710b62e110, 4, 1;
LS_000001710b6e0200_0_0 .concat8 [ 1 1 1 1], v000001710b62b910_0, v000001710b62f330_0, v000001710b62ff10_0, v000001710b630230_0;
LS_000001710b6e0200_0_4 .concat8 [ 1 0 0 0], v000001710b62ea70_0;
L_000001710b6e0200 .concat8 [ 4 1 0 0], LS_000001710b6e0200_0_0, LS_000001710b6e0200_0_4;
S_000001710b66cf00 .scope generate, "genblk1[0]" "genblk1[0]" 2 52, 2 52 0, S_000001710b66eb20;
 .timescale 0 0;
P_000001710b34b4e0 .param/l "i" 0 2 52, +C4<00>;
S_000001710b66d6d0 .scope module, "mux_5_n" "mux" 2 53, 15 1 0, S_000001710b66cf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b62b730_0 .net "sel", 0 0, L_000001710b326630;  alias, 1 drivers
v000001710b62d2b0_0 .net "src0", 0 0, L_000001710b6dfe40;  1 drivers
v000001710b62d350_0 .net "src1", 0 0, L_000001710b6e0a20;  1 drivers
v000001710b62b910_0 .var "z", 0 0;
E_000001710b34b9a0 .event anyedge, v000001710b62d350_0, v000001710b62d2b0_0, v000001710b60daf0_0;
S_000001710b66bab0 .scope generate, "genblk1[1]" "genblk1[1]" 2 52, 2 52 0, S_000001710b66eb20;
 .timescale 0 0;
P_000001710b34bb60 .param/l "i" 0 2 52, +C4<01>;
S_000001710b6705b0 .scope module, "mux_5_n" "mux" 2 53, 15 1 0, S_000001710b66bab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b62b9b0_0 .net "sel", 0 0, L_000001710b326630;  alias, 1 drivers
v000001710b62e250_0 .net "src0", 0 0, L_000001710b6e0980;  1 drivers
v000001710b62e9d0_0 .net "src1", 0 0, L_000001710b6e03e0;  1 drivers
v000001710b62f330_0 .var "z", 0 0;
E_000001710b34b9e0 .event anyedge, v000001710b62e9d0_0, v000001710b62e250_0, v000001710b60daf0_0;
S_000001710b66c0f0 .scope generate, "genblk1[2]" "genblk1[2]" 2 52, 2 52 0, S_000001710b66eb20;
 .timescale 0 0;
P_000001710b34b4a0 .param/l "i" 0 2 52, +C4<010>;
S_000001710b66bc40 .scope module, "mux_5_n" "mux" 2 53, 15 1 0, S_000001710b66c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b62ebb0_0 .net "sel", 0 0, L_000001710b326630;  alias, 1 drivers
v000001710b6300f0_0 .net "src0", 0 0, L_000001710b6e0f20;  1 drivers
v000001710b62f6f0_0 .net "src1", 0 0, L_000001710b6e2140;  1 drivers
v000001710b62ff10_0 .var "z", 0 0;
E_000001710b34bfa0 .event anyedge, v000001710b62f6f0_0, v000001710b6300f0_0, v000001710b60daf0_0;
S_000001710b66a7f0 .scope generate, "genblk1[3]" "genblk1[3]" 2 52, 2 52 0, S_000001710b66eb20;
 .timescale 0 0;
P_000001710b34be60 .param/l "i" 0 2 52, +C4<011>;
S_000001710b670100 .scope module, "mux_5_n" "mux" 2 53, 15 1 0, S_000001710b66a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b62e2f0_0 .net "sel", 0 0, L_000001710b326630;  alias, 1 drivers
v000001710b62e750_0 .net "src0", 0 0, L_000001710b6e16a0;  1 drivers
v000001710b62df30_0 .net "src1", 0 0, L_000001710b6e0fc0;  1 drivers
v000001710b630230_0 .var "z", 0 0;
E_000001710b148400 .event anyedge, v000001710b62df30_0, v000001710b62e750_0, v000001710b60daf0_0;
S_000001710b66d9f0 .scope generate, "genblk1[4]" "genblk1[4]" 2 52, 2 52 0, S_000001710b66eb20;
 .timescale 0 0;
P_000001710b148d00 .param/l "i" 0 2 52, +C4<0100>;
S_000001710b66d090 .scope module, "mux_5_n" "mux" 2 53, 15 1 0, S_000001710b66d9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "src0";
    .port_info 2 /INPUT 1 "src1";
    .port_info 3 /OUTPUT 1 "z";
v000001710b62ffb0_0 .net "sel", 0 0, L_000001710b326630;  alias, 1 drivers
v000001710b62ed90_0 .net "src0", 0 0, L_000001710b6e1a60;  1 drivers
v000001710b62ecf0_0 .net "src1", 0 0, L_000001710b6dfee0;  1 drivers
v000001710b62ea70_0 .var "z", 0 0;
E_000001710b148200 .event anyedge, v000001710b62ecf0_0, v000001710b62ed90_0, v000001710b60daf0_0;
S_000001710b66dd10 .scope module, "muxb" "mux_32" 2 33, 13 1 0, S_000001710aba46a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "sel";
    .port_info 1 /INPUT 32 "src0";
    .port_info 2 /INPUT 32 "src1";
    .port_info 3 /OUTPUT 32 "z";
v000001710b62ec50_0 .net "sel", 31 0, L_000001710b6e08e0;  1 drivers
v000001710b62eb10_0 .net "src0", 31 0, o000001710b58c288;  alias, 0 drivers
v000001710b630050_0 .net "src1", 31 0, L_000001710b6e0660;  alias, 1 drivers
v000001710b62f5b0_0 .var "z", 31 0;
E_000001710b149040 .event anyedge, v000001710b62d0d0_0, v000001710b62d490_0, v000001710b62ec50_0;
    .scope S_000001710b649b90;
T_0 ;
    %wait E_000001710b35e220;
    %load/vec4 v000001710b611e70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000001710b611f10_0;
    %assign/vec4 v000001710b6118d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001710b611830_0;
    %assign/vec4 v000001710b6118d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001710b64b490;
T_1 ;
    %wait E_000001710b35e3a0;
    %load/vec4 v000001710b613a90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001710b612ff0_0;
    %assign/vec4 v000001710b614210_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001710b612eb0_0;
    %assign/vec4 v000001710b614210_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001710b664a30;
T_2 ;
    %wait E_000001710b341aa0;
    %load/vec4 v000001710b6258d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001710b625a10_0;
    %assign/vec4 v000001710b625d30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001710b6241b0_0;
    %assign/vec4 v000001710b625d30_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001710b66a1b0;
T_3 ;
    %wait E_000001710b342c20;
    %load/vec4 v000001710b628a30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000001710b626730_0;
    %assign/vec4 v000001710b6274f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001710b626370_0;
    %assign/vec4 v000001710b6274f0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001710b642980;
T_4 ;
    %wait E_000001710b35ee60;
    %load/vec4 v000001710b615bb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001710b615f70_0;
    %assign/vec4 v000001710b614c10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001710b616010_0;
    %assign/vec4 v000001710b614c10_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001710b65c0b0;
T_5 ;
    %wait E_000001710b360220;
    %load/vec4 v000001710b61c7d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000001710b61dbd0_0;
    %assign/vec4 v000001710b61e170_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001710b61c4b0_0;
    %assign/vec4 v000001710b61e170_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001710b65ff30;
T_6 ;
    %wait E_000001710b340ca0;
    %load/vec4 v000001710b620290_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000001710b620470_0;
    %assign/vec4 v000001710b6205b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001710b620510_0;
    %assign/vec4 v000001710b6205b0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001710b662c80;
T_7 ;
    %wait E_000001710b340d20;
    %load/vec4 v000001710b622950_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v000001710b6221d0_0;
    %assign/vec4 v000001710b6219b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001710b6235d0_0;
    %assign/vec4 v000001710b6219b0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001710b65ee00;
T_8 ;
    %wait E_000001710b341560;
    %load/vec4 v000001710b624110_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000001710b623b70_0;
    %assign/vec4 v000001710b6246b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001710b624250_0;
    %assign/vec4 v000001710b6246b0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001710b66d6d0;
T_9 ;
    %wait E_000001710b34b9a0;
    %load/vec4 v000001710b62b730_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000001710b62d2b0_0;
    %assign/vec4 v000001710b62b910_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001710b62d350_0;
    %assign/vec4 v000001710b62b910_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001710b6705b0;
T_10 ;
    %wait E_000001710b34b9e0;
    %load/vec4 v000001710b62b9b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v000001710b62e250_0;
    %assign/vec4 v000001710b62f330_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001710b62e9d0_0;
    %assign/vec4 v000001710b62f330_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001710b66bc40;
T_11 ;
    %wait E_000001710b34bfa0;
    %load/vec4 v000001710b62ebb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v000001710b6300f0_0;
    %assign/vec4 v000001710b62ff10_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001710b62f6f0_0;
    %assign/vec4 v000001710b62ff10_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001710b670100;
T_12 ;
    %wait E_000001710b148400;
    %load/vec4 v000001710b62e2f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v000001710b62e750_0;
    %assign/vec4 v000001710b630230_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001710b62df30_0;
    %assign/vec4 v000001710b630230_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001710b66d090;
T_13 ;
    %wait E_000001710b148200;
    %load/vec4 v000001710b62ffb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v000001710b62ed90_0;
    %assign/vec4 v000001710b62ea70_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001710b62ecf0_0;
    %assign/vec4 v000001710b62ea70_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001710b66dd10;
T_14 ;
    %wait E_000001710b149040;
    %load/vec4 v000001710b62ec50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v000001710b62eb10_0;
    %assign/vec4 v000001710b62f5b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001710b630050_0;
    %assign/vec4 v000001710b62f5b0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001710b539330;
T_15 ;
    %wait E_000001710b3598a0;
    %load/vec4 v000001710b525080_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v000001710b526020_0;
    %assign/vec4 v000001710b525940_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001710b526fc0_0;
    %assign/vec4 v000001710b525940_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001710b5333e0;
T_16 ;
    %wait E_000001710b359f60;
    %load/vec4 v000001710b526ac0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001710b526340_0;
    %assign/vec4 v000001710b526200_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001710b525120_0;
    %assign/vec4 v000001710b526200_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001710b5373f0;
T_17 ;
    %wait E_000001710b3598e0;
    %load/vec4 v000001710b525800_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v000001710b5258a0_0;
    %assign/vec4 v000001710b524a40_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001710b527060_0;
    %assign/vec4 v000001710b524a40_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001710b5378a0;
T_18 ;
    %wait E_000001710b359920;
    %load/vec4 v000001710b5267a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v000001710b526de0_0;
    %assign/vec4 v000001710b525a80_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001710b526520_0;
    %assign/vec4 v000001710b525a80_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001710b537a30;
T_19 ;
    %wait E_000001710b359960;
    %load/vec4 v000001710b525c60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v000001710b5263e0_0;
    %assign/vec4 v000001710b525d00_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001710b5265c0_0;
    %assign/vec4 v000001710b525d00_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001710b533570;
T_20 ;
    %wait E_000001710b359ee0;
    %load/vec4 v000001710b526840_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v000001710b525260_0;
    %assign/vec4 v000001710b525da0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001710b525440_0;
    %assign/vec4 v000001710b525da0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001710b533700;
T_21 ;
    %wait E_000001710b3599a0;
    %load/vec4 v000001710b526660_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v000001710b5268e0_0;
    %assign/vec4 v000001710b526c00_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001710b526b60_0;
    %assign/vec4 v000001710b526c00_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001710b53b720;
T_22 ;
    %wait E_000001710b359ce0;
    %load/vec4 v000001710b529400_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v000001710b527600_0;
    %assign/vec4 v000001710b528960_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001710b527740_0;
    %assign/vec4 v000001710b528960_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001710b53bbd0;
T_23 ;
    %wait E_000001710b359ca0;
    %load/vec4 v000001710b528f00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v000001710b527420_0;
    %assign/vec4 v000001710b529540_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001710b529860_0;
    %assign/vec4 v000001710b529540_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001710b53ef60;
T_24 ;
    %wait E_000001710b3599e0;
    %load/vec4 v000001710b528640_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v000001710b527b00_0;
    %assign/vec4 v000001710b529680_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001710b5272e0_0;
    %assign/vec4 v000001710b529680_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001710b53dfc0;
T_25 ;
    %wait E_000001710b359ae0;
    %load/vec4 v000001710b529720_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v000001710b5286e0_0;
    %assign/vec4 v000001710b5297c0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001710b527ba0_0;
    %assign/vec4 v000001710b5297c0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001710b53aaa0;
T_26 ;
    %wait E_000001710b359ba0;
    %load/vec4 v000001710b527f60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v000001710b5271a0_0;
    %assign/vec4 v000001710b528aa0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000001710b527ce0_0;
    %assign/vec4 v000001710b528aa0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001710b539e20;
T_27 ;
    %wait E_000001710b359c20;
    %load/vec4 v000001710b528780_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v000001710b529180_0;
    %assign/vec4 v000001710b5295e0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000001710b527100_0;
    %assign/vec4 v000001710b5295e0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001710b53f730;
T_28 ;
    %wait E_000001710b359d20;
    %load/vec4 v000001710b5294a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v000001710b528820_0;
    %assign/vec4 v000001710b5288c0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000001710b529040_0;
    %assign/vec4 v000001710b5288c0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001710b53f5a0;
T_29 ;
    %wait E_000001710b35a1e0;
    %load/vec4 v000001710b52aa80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v000001710b529f40_0;
    %assign/vec4 v000001710b52a4e0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001710b52ad00_0;
    %assign/vec4 v000001710b52a4e0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000001710b53bef0;
T_30 ;
    %wait E_000001710b35ade0;
    %load/vec4 v000001710b52a080_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v000001710b52b020_0;
    %assign/vec4 v000001710b52b160_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001710b52b0c0_0;
    %assign/vec4 v000001710b52b160_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000001710b53a2d0;
T_31 ;
    %wait E_000001710b35a420;
    %load/vec4 v000001710b52b2a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v000001710b52b340_0;
    %assign/vec4 v000001710b52b480_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000001710b52b3e0_0;
    %assign/vec4 v000001710b52b480_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000001710b53b590;
T_32 ;
    %wait E_000001710b35b120;
    %load/vec4 v000001710b52b520_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v000001710b52b5c0_0;
    %assign/vec4 v000001710b52b700_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001710b52b660_0;
    %assign/vec4 v000001710b52b700_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000001710b53e150;
T_33 ;
    %wait E_000001710b35b020;
    %load/vec4 v000001710b52bac0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_33.0, 4;
    %load/vec4 v000001710b52d500_0;
    %assign/vec4 v000001710b52c7e0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000001710b52e040_0;
    %assign/vec4 v000001710b52c7e0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_000001710b53c080;
T_34 ;
    %wait E_000001710b35a920;
    %load/vec4 v000001710b52da00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_34.0, 4;
    %load/vec4 v000001710b52e220_0;
    %assign/vec4 v000001710b52d0a0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000001710b52d5a0_0;
    %assign/vec4 v000001710b52d0a0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_000001710b53ba40;
T_35 ;
    %wait E_000001710b35a4e0;
    %load/vec4 v000001710b52d320_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_35.0, 4;
    %load/vec4 v000001710b52cb00_0;
    %assign/vec4 v000001710b52c6a0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v000001710b52c380_0;
    %assign/vec4 v000001710b52c6a0_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000001710b53a460;
T_36 ;
    %wait E_000001710b359f20;
    %load/vec4 v000001710b52a580_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_36.0, 4;
    %load/vec4 v000001710b52b7a0_0;
    %assign/vec4 v000001710b52b980_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v000001710b52bd40_0;
    %assign/vec4 v000001710b52b980_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000001710b5394c0;
T_37 ;
    %wait E_000001710b359e60;
    %load/vec4 v000001710b52bf20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_37.0, 4;
    %load/vec4 v000001710b529cc0_0;
    %assign/vec4 v000001710b52abc0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000001710b52bc00_0;
    %assign/vec4 v000001710b52abc0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_000001710b539970;
T_38 ;
    %wait E_000001710b359fe0;
    %load/vec4 v000001710b529e00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_38.0, 4;
    %load/vec4 v000001710b529ae0_0;
    %assign/vec4 v000001710b52bfc0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000001710b52a760_0;
    %assign/vec4 v000001710b52bfc0_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_000001710b53b8b0;
T_39 ;
    %wait E_000001710b35aea0;
    %load/vec4 v000001710b529fe0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v000001710b52ab20_0;
    %assign/vec4 v000001710b52a800_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000001710b52a1c0_0;
    %assign/vec4 v000001710b52a800_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_000001710b53b400;
T_40 ;
    %wait E_000001710b35abe0;
    %load/vec4 v000001710b52c060_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_40.0, 4;
    %load/vec4 v000001710b52af80_0;
    %assign/vec4 v000001710b52ae40_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v000001710b52a300_0;
    %assign/vec4 v000001710b52ae40_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_000001710b53bd60;
T_41 ;
    %wait E_000001710b35ae60;
    %load/vec4 v000001710b52a620_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_41.0, 4;
    %load/vec4 v000001710b5299a0_0;
    %assign/vec4 v000001710b52bca0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000001710b52a8a0_0;
    %assign/vec4 v000001710b52bca0_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_000001710b53ce90;
T_42 ;
    %wait E_000001710b35a560;
    %load/vec4 v000001710b52b8e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_42.0, 4;
    %load/vec4 v000001710b52b200_0;
    %assign/vec4 v000001710b52ac60_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000001710b52a260_0;
    %assign/vec4 v000001710b52ac60_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_000001710b66cbe0;
T_43 ;
    %wait E_000001710b34b3a0;
    %load/vec4 v000001710b62c450_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.0, 4;
    %load/vec4 v000001710b62d3f0_0;
    %assign/vec4 v000001710b62d670_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v000001710b62c4f0_0;
    %assign/vec4 v000001710b62d670_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./ece361_alu_verilog/ALU.v";
    "./ece361_alu_verilog/full_adder_32bit.v";
    "./ece361_alu_verilog/full_adder_1bit.v";
    "./ece361_alu_verilog/and_gate.v";
    "./ece361_alu_verilog/or_gate.v";
    "./ece361_alu_verilog/xor_gate.v";
    "./ece361_alu_verilog/SLT_signed.v";
    "./ece361_alu_verilog/SUB_32bit.v";
    "./ece361_alu_verilog/and_gate_32.v";
    "./ece361_alu_verilog/mux8_1_32bit.v";
    "./lib/mux_32.v";
    "./ece361_alu_verilog/mux8_1_1bit.v";
    "./lib/mux.v";
    "./ece361_alu_verilog/nor_32bit.v";
    "./ece361_alu_verilog/or_gate_32.v";
    "./ece361_alu_verilog/sll_32bit.v";
    "./ece361_alu_verilog/SLT.v";
    "./lib/not_gate.v";
    "./registers.v";
    "./extend.v";
