
---------- Begin Simulation Statistics ----------
final_tick                               1654271044500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 169067                       # Simulator instruction rate (inst/s)
host_mem_usage                                4596844                       # Number of bytes of host memory used
host_op_rate                                   327074                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12125.39                       # Real time elapsed on the host
host_tick_rate                               32561113                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000004                       # Number of instructions simulated
sim_ops                                    3965900558                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.394816                       # Number of seconds simulated
sim_ticks                                394816353750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   505                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1062036                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2122476                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          378                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     11955898                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    221419861                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    100954959                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    124435168                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     23480209                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     246589039                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      12140790                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      8012212                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1022053414                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      589536640                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     11957906                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        186020285                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    124792822                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          778                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    407832652                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1913177477                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    729792380                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.621537                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.961657                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    268499546     36.79%     36.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    105056586     14.40%     51.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     65127225      8.92%     60.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     81011948     11.10%     71.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     32713205      4.48%     75.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     23758809      3.26%     78.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     14984517      2.05%     81.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13847722      1.90%     82.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    124792822     17.10%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    729792380                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        342164187                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9247179                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1644843513                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           234446733                       # Number of loads committed
system.switch_cpus_1.commit.membars               140                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      5783843      0.30%      0.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1346449001     70.38%     70.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1181117      0.06%     70.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      5794698      0.30%     71.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     46866852      2.45%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          112      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     22244818      1.16%     74.66% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       687450      0.04%     74.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      4362488      0.23%     74.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc     12842429      0.67%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     49159879      2.57%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     45731328      2.39%     80.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      1922135      0.10%     80.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     80.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     22831089      1.19%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    174644758      9.13%     90.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    102526795      5.36%     96.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     59801975      3.13%     99.46% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     10346710      0.54%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1913177477                       # Class of committed instruction
system.switch_cpus_1.commit.refs            347320238                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1913177477                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.789633                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.789633                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    189250385                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   2488491387                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      199001806                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       369053057                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     11969684                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     19116274                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         262714855                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              953953                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         121561694                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              110845                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         246589039                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       194225494                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           559674341                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      3289908                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          449                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1342584714                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         3277                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        20633                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      23939368                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                6                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.312283                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    216722823                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    113095749                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.700265                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    788391213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.245776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.543589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      371066868     47.07%     47.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       29607582      3.76%     50.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       25876187      3.28%     54.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       34166394      4.33%     58.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       20330258      2.58%     61.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       32507957      4.12%     65.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       24747863      3.14%     68.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       17970452      2.28%     70.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      232117652     29.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    788391213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       589101881                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      343182925                       # number of floating regfile writes
system.switch_cpus_1.idleCycles               1241494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     15066986                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      202878049                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.715733                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          384802904                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        121506903                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      95746338                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    282901234                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts       158847                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       650442                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    132859047                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   2321100754                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    263296001                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     30638141                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   2144431371                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       682690                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     17691640                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     11969684                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     18608861                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       180204                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     28060988                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       176015                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        15141                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        83322                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     48454496                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     19985539                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        15141                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     13436648                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1630338                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2531424859                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          2132455407                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.620614                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1571036814                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.700566                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           2137906151                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2656568926                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1447758702                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.266412                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.266412                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     10081329      0.46%      0.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   1533559268     70.51%     70.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1248308      0.06%     71.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      5972606      0.27%     71.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     55520458      2.55%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          553      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     25045846      1.15%     75.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       721871      0.03%     75.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      5426167      0.25%     75.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc     14826360      0.68%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     54352658      2.50%     78.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     49855582      2.29%     80.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      1924442      0.09%     80.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     23652789      1.09%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    197388650      9.08%     91.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    112449452      5.17%     96.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     70949494      3.26%     99.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     12093682      0.56%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   2175069515                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     395169045                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    788883878                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    385705372                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    516672387                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          25767492                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011847                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      22198993     86.15%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            1      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu        14216      0.06%     86.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp        12920      0.05%     86.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt       177165      0.69%     86.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc       115372      0.45%     87.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     87.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     87.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     87.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     87.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     87.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     87.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       330885      1.28%     88.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     88.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     88.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt       984113      3.82%     92.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     92.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     92.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult        19837      0.08%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1254240      4.87%     97.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       236398      0.92%     98.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead       219750      0.85%     99.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       203602      0.79%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1795586633                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4379141555                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1746750035                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   2212361947                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       2320658171                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      2175069515                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       442583                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    407923250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      3727701                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       441805                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    570284520                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    788391213                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.758871                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.501284                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    246344962     31.25%     31.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     64437598      8.17%     39.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     86155088     10.93%     50.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     87340566     11.08%     61.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     85414763     10.83%     72.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     75781569      9.61%     81.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     72139775      9.15%     91.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     43320640      5.49%     96.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     27456252      3.48%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    788391213                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.754533                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         194229003                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                3934                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     18415187                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      4638267                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    282901234                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    132859047                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     855720702                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           63                       # number of misc regfile writes
system.switch_cpus_1.numCycles              789632707                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     138685165                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2145497261                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8136423                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      209735422                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     11161624                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2373176                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5957197532                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2434015721                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2718439562                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       375861642                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     27699986                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     11969684                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     52064366                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      572942250                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    697666726                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3085703997                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        74927                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts        19429                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        50984235                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts        20008                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2925968412                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        4701037936                       # The number of ROB writes
system.switch_cpus_1.timesIdled                242871                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          294                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2283473                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        85509                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4388107                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          85510                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1355428                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       230516                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2543755                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         230516                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             903507                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       323553                       # Transaction distribution
system.membus.trans_dist::CleanEvict           737105                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1375                       # Transaction distribution
system.membus.trans_dist::ReadExReq            156936                       # Transaction distribution
system.membus.trans_dist::ReadExResp           156936                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        903507                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      3182919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      3182919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3182919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     88575744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     88575744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                88575744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1061818                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1061818    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1061818                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3678933500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5610952750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1654271044500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1654271044500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1901301                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       713110                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       835354                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1119678                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          178997                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         178997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           203257                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          203257                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1901301                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2506071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4165588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6671659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    106925504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    105691392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              212616896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          563593                       # Total snoops (count)
system.tol2bus.snoopTraffic                  21176512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2847145                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.030137                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.170967                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2761341     96.99%     96.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  85803      3.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2847145                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3411637500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1993318454                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1253040000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       832488                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        83620                       # number of demand (read+write) hits
system.l2.demand_hits::total                   916108                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       832488                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        83620                       # number of overall hits
system.l2.overall_hits::total                  916108                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         2869                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1185578                       # number of demand (read+write) misses
system.l2.demand_misses::total                1188447                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         2869                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1185578                       # number of overall misses
system.l2.overall_misses::total               1188447                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    289379500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 104172057500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     104461437000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    289379500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 104172057500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    104461437000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       835357                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1269198                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2104555                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       835357                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1269198                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2104555                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.003434                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.934116                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.564702                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.003434                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.934116                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.564702                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 100864.238411                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 87866.051411                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87897.430007                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 100864.238411                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 87866.051411                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87897.430007                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              330866                       # number of writebacks
system.l2.writebacks::total                    330866                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus_1.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus_1.inst         2869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1185575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1188444                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         2869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1185575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1188444                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    260689500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  92316076500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  92576766000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    260689500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  92316076500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  92576766000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.934114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.564701                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.934114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.564701                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 90864.238411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77866.078907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77897.457516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 90864.238411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77866.078907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77897.457516                       # average overall mshr miss latency
system.l2.replacements                         333555                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       382230                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           382230                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       382230                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       382230                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       835354                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           835354                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       835354                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       835354                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       854793                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        854793                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        12034                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12034                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data       166963                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             166963                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       178997                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           178997                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.932770                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.932770                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data       166963                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        166963                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   2780569500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2780569500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.932770                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.932770                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16653.806532                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16653.806532                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        39528                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 39528                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       163729                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              163729                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  15423720500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15423720500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       203257                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            203257                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.805527                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.805527                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 94202.740504                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94202.740504                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       163729                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         163729                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  13786430500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13786430500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.805527                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.805527                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 84202.740504                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84202.740504                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       832488                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        44092                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             876580                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         2869                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      1021849                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1024718                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    289379500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  88748337000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  89037716500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       835357                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      1065941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1901298                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.003434                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.958636                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.538957                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 100864.238411                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 86850.735285                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86889.970216                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.data            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2869                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      1021846                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1024715                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    260689500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  78529646000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  78790335500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.003434                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.958633                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.538955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 90864.238411                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 76850.764205                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76889.999171                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4082.994379                       # Cycle average of tags in use
system.l2.tags.total_refs                     2197172                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1221674                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.798493                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4082.994379                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.996825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996825                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4071                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          806                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3159                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993896                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36321296                       # Number of tag accesses
system.l2.tags.data_accesses                 36321296                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           35                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       127966                       # number of demand (read+write) hits
system.l3.demand_hits::total                   128001                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           35                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       127966                       # number of overall hits
system.l3.overall_hits::total                  128001                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         2834                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1057609                       # number of demand (read+write) misses
system.l3.demand_misses::total                1060443                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         2834                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1057609                       # number of overall misses
system.l3.overall_misses::total               1060443                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    242920500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  83581175500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      83824096000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    242920500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  83581175500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     83824096000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         2869                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1185575                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1188444                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         2869                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1185575                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1188444                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.987801                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.892064                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.892295                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.987801                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.892064                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.892295                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 85716.478476                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 79028.426857                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 79046.300461                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 85716.478476                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 79028.426857                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 79046.300461                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              323553                       # number of writebacks
system.l3.writebacks::total                    323553                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         2834                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1057609                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1060443                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         2834                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1057609                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1060443                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst    214580500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  73005085500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  73219666000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst    214580500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  73005085500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  73219666000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.987801                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.892064                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.892295                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.987801                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.892064                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.892295                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75716.478476                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69028.426857                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 69046.300461                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75716.478476                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69028.426857                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 69046.300461                       # average overall mshr miss latency
system.l3.replacements                        1226844                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       330866                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           330866                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       330866                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       330866                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks        64316                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         64316                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data       165588                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total               165588                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data         1375                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total               1375                       # number of UpgradeReq misses
system.l3.UpgradeReq_miss_latency::.switch_cpus_1.data        57000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total        57000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_accesses::.switch_cpus_1.data       166963                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total           166963                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.008235                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.008235                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus_1.data    41.454545                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total    41.454545                       # average UpgradeReq miss latency
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data         1375                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total          1375                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     26249500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total     26249500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.008235                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.008235                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19090.545455                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19090.545455                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data         6793                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  6793                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       156936                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              156936                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  12713563000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   12713563000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       163729                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            163729                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.958511                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.958511                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81011.131926                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 81011.131926                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       156936                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         156936                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  11144203000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  11144203000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.958511                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.958511                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71011.131926                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 71011.131926                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           35                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       121173                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             121208                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst         2834                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       900673                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           903507                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst    242920500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  70867612500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  71110533000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst         2869                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      1021846                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        1024715                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.987801                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.881418                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.881715                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 85716.478476                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 78682.954302                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 78705.016121                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2834                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       900673                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       903507                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    214580500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  61860882500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  62075463000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.987801                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.881418                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.881715                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75716.478476                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 68682.954302                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 68705.016121                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     2657907                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1259612                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.110100                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1524.496337                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst       102.054589                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      5665.281761                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    57.278678                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    13.165156                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 25405.723478                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.046524                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.003114                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.172891                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.001748                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000402                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.775321                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          176                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1104                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        31476                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  41926924                       # Number of tag accesses
system.l3.tags.data_accesses                 41926924                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           1024715                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       654419                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1760773                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq          166963                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp         166963                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           163729                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          163729                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       1024715                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3899162                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     97235840                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1226844                       # Total snoops (count)
system.tol3bus.snoopTraffic                  20707392                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2582251                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.089269                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.285132                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2351735     91.07%     91.07% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 230516      8.93%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2582251                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1602743500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1866147500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       181376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     67686976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           67868352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       181376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        181376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20707392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20707392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         2834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1057609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1060443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       323553                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             323553                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       459393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    171439140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             171898533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       459393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           459393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       52448162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             52448162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       52448162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       459393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    171439140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            224346695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    323553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      2834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1057475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.028032430250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18820                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18820                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2521443                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             305336                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1060443                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     323553                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1060443                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   323553                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    134                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             66917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             66369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             66159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             66341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             67028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             66440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             65957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             66658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             65798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            66115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            66299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            65703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            66759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            66000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             20611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            20144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            20240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            20024                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9786129000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5301545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29666922750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9229.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27979.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   859521                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  230952                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1060443                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               323553                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  787221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  211622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   52901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  19082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  19021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       293370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    301.891645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.443862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   343.010017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       137415     46.84%     46.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        51607     17.59%     64.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        20754      7.07%     71.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17101      5.83%     77.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11037      3.76%     81.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5666      1.93%     83.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4984      1.70%     84.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5680      1.94%     86.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        39126     13.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       293370                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.339160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1164.779980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        18810     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            3      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::86016-90111            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18820                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.191020                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.156993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.083287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8084     42.95%     42.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              204      1.08%     44.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9599     51.00%     95.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              788      4.19%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              105      0.56%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               27      0.14%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18820                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               67859776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20706240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                67868352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20707392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       171.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        52.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    171.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  394829221000                       # Total gap between requests
system.mem_ctrls.avgGap                     285282.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       181376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     67678400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20706240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 459393.331297640048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 171417418.141839057207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 52445243.980727583170                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         2834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1057609                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       323553                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     97742250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  29569180500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9395219091250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     34489.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     27958.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  29037650.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1037284920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            551326215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3778109580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          844977060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31165935840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      95421027270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      71254930560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       204053591445                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.831660                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 184170813500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13183560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 197461980250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1057384020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            562012935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3792496680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          843875640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31165935840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      94562593020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      71977822560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       203962120695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.599981                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 186058134750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13183560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 195574672750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383804437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69166036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    193356246                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1646326719                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383804437                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69166036                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    193356246                       # number of overall hits
system.cpu.icache.overall_hits::total      1646326719                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       318426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        15917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       869243                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1203586                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       318426                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        15917                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       869243                       # number of overall misses
system.cpu.icache.overall_misses::total       1203586                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    206955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  11473424498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11680379498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    206955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  11473424498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11680379498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    194225489                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1647530305                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    194225489                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1647530305                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004475                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000731                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004475                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000731                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 13199.329184                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9704.648856                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 13199.329184                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9704.648856                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3145                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                59                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.305085                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1169185                       # number of writebacks
system.cpu.icache.writebacks::total           1169185                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        33883                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        33883                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        33883                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        33883                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        15917                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       835360                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       851277                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        15917                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       835360                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       851277                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  10285850998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10476888998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  10285850998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10476888998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004301                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000517                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004301                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000517                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12313.075797                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12307.261911                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12313.075797                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12307.261911                       # average overall mshr miss latency
system.cpu.icache.replacements                1169185                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383804437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69166036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    193356246                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1646326719                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       318426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        15917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       869243                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1203586                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    206955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  11473424498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11680379498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    194225489                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1647530305                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004475                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000731                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 13199.329184                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9704.648856                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        33883                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        33883                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        15917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       835360                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       851277                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  10285850998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10476888998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000517                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12313.075797                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12307.261911                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.978092                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1647496422                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1169703                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1408.474136                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.748036                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.267444                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    91.962612                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.819820                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000522                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.179614                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6591290923                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6591290923                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    398239074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19927067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    339881877                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        758048018                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    398239074                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19927067                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    339881877                       # number of overall hits
system.cpu.dcache.overall_hits::total       758048018                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       229301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         9464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6743190                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6981955                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       229301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         9464                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6743190                       # number of overall misses
system.cpu.dcache.overall_misses::total       6981955                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    605690000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 473409273196                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 474014963196                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    605690000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 473409273196                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 474014963196                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    346625067                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    765029973                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    346625067                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    765029973                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.019454                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009126                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.019454                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009126                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63999.366019                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 70205.536726                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67891.437741                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63999.366019                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 70205.536726                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67891.437741                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8396836                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         7874                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            205279                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              68                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.904506                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   115.794118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       512232                       # number of writebacks
system.cpu.dcache.writebacks::total            512232                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5298314                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5298314                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5298314                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5298314                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         9464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1444876                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1454340                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         9464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1444876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1454340                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    596226000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 111929488696                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 112525714696                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    596226000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 111929488696                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 112525714696                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.004168                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001901                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.004168                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001901                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 62999.366019                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77466.501413                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77372.357699                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 62999.366019                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77466.501413                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77372.357699                       # average overall mshr miss latency
system.cpu.dcache.replacements                1505283                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222565313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11115150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    227341693                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       461022156                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       103833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6360936                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6469411                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    120523000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 451922361000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 452042884000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    233702629                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    467491567                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.027218                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013839                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 25963.593279                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 71046.519097                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69873.885582                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5294995                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5294995                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1065941                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1070583                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    115881000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  90824830500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  90940711500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.004561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002290                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 24963.593279                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 85206.245468                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84945.036022                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175673761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8811917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    112540184                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      297025862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       125468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       382254                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       512544                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    485167000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  21486912196                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21972079196                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    112922438                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    297538406                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.003385                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001723                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 100615.304853                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 56211.085289                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42868.669219                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         3319                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3319                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       378935                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       383757                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    480345000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  21104658196                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21585003196                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.003356                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 99615.304853                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 55694.665829                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56246.539336                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995474                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           759747581                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1505795                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            504.549146                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   371.709955                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    22.350721                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   117.934798                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.725996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.043654                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.230341                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          173                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3061625687                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3061625687                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1654271044500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538802000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 484732242500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
