{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513171740586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513171740586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 21:29:00 2017 " "Processing started: Wed Dec 13 21:29:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513171740586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513171740586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513171740586 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1513171740738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513171740767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513171740767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.v 1 1 " "Found 1 design units, including 1 entities, in source file selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Selector " "Found entity 1: Selector" {  } { { "Selector.v" "" { Text "E:/School/Project/Test09/Selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513171740768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513171740768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513171740811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513171740811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFile " "Elaborating entity \"RegisterFile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1513171740826 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "dataout\[7..0\] " "Pin \"dataout\[7..0\]\" is missing source" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 128 720 896 144 "dataout\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1513171740881 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "in " "Pin \"in\" not connected" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 152 56 224 168 "in" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1513171740882 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "datain " "Pin \"datain\" not connected" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 136 56 224 152 "datain\[7..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1513171740882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector Selector:inst " "Elaborating entity \"Selector\" for hierarchy \"Selector:inst\"" {  } { { "RegisterFile.bdf" "inst" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 240 248 424 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513171740887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Selector.v(14) " "Verilog HDL assignment warning at Selector.v(14): truncated value with size 32 to match size of target (8)" {  } { { "Selector.v" "" { Text "E:/School/Project/Test09/Selector.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513171740939 "|Selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Selector.v(15) " "Verilog HDL assignment warning at Selector.v(15): truncated value with size 32 to match size of target (8)" {  } { { "Selector.v" "" { Text "E:/School/Project/Test09/Selector.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513171740939 "|Selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Selector.v(16) " "Verilog HDL assignment warning at Selector.v(16): truncated value with size 32 to match size of target (8)" {  } { { "Selector.v" "" { Text "E:/School/Project/Test09/Selector.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513171740939 "|Selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Selector.v(17) " "Verilog HDL assignment warning at Selector.v(17): truncated value with size 32 to match size of target (8)" {  } { { "Selector.v" "" { Text "E:/School/Project/Test09/Selector.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513171740939 "|Selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Selector.v(18) " "Verilog HDL assignment warning at Selector.v(18): truncated value with size 32 to match size of target (8)" {  } { { "Selector.v" "" { Text "E:/School/Project/Test09/Selector.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513171740939 "|Selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:inst2 " "Elaborating entity \"Register\" for hierarchy \"Register:inst2\"" {  } { { "RegisterFile.bdf" "inst2" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 360 248 440 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513171740940 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in Register.v(9) " "Verilog HDL Always Construct warning at Register.v(9): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1513171740948 "|Register"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain Register.v(9) " "Verilog HDL Always Construct warning at Register.v(9): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1513171740948 "|Register"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out Register.v(10) " "Verilog HDL Always Construct warning at Register.v(10): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1513171740949 "|Register"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp Register.v(10) " "Verilog HDL Always Construct warning at Register.v(10): variable \"temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1513171740949 "|Register"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp Register.v(7) " "Verilog HDL Always Construct warning at Register.v(7): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1513171740949 "|Register"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataout Register.v(7) " "Verilog HDL Always Construct warning at Register.v(7): inferring latch(es) for variable \"dataout\", which holds its previous value in one or more paths through the always construct" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1513171740949 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[0\] Register.v(10) " "Inferred latch for \"dataout\[0\]\" at Register.v(10)" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513171740949 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[1\] Register.v(10) " "Inferred latch for \"dataout\[1\]\" at Register.v(10)" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513171740949 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[2\] Register.v(10) " "Inferred latch for \"dataout\[2\]\" at Register.v(10)" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513171740949 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[3\] Register.v(10) " "Inferred latch for \"dataout\[3\]\" at Register.v(10)" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513171740949 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[4\] Register.v(10) " "Inferred latch for \"dataout\[4\]\" at Register.v(10)" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513171740949 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[5\] Register.v(10) " "Inferred latch for \"dataout\[5\]\" at Register.v(10)" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513171740949 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[6\] Register.v(10) " "Inferred latch for \"dataout\[6\]\" at Register.v(10)" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513171740949 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[7\] Register.v(10) " "Inferred latch for \"dataout\[7\]\" at Register.v(10)" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513171740949 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] Register.v(10) " "Inferred latch for \"temp\[0\]\" at Register.v(10)" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513171740949 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] Register.v(10) " "Inferred latch for \"temp\[1\]\" at Register.v(10)" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513171740949 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] Register.v(10) " "Inferred latch for \"temp\[2\]\" at Register.v(10)" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513171740949 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] Register.v(10) " "Inferred latch for \"temp\[3\]\" at Register.v(10)" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513171740949 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] Register.v(10) " "Inferred latch for \"temp\[4\]\" at Register.v(10)" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513171740950 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] Register.v(10) " "Inferred latch for \"temp\[5\]\" at Register.v(10)" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513171740950 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] Register.v(10) " "Inferred latch for \"temp\[6\]\" at Register.v(10)" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513171740950 "|Register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] Register.v(10) " "Inferred latch for \"temp\[7\]\" at Register.v(10)" {  } { { "Register.v" "" { Text "E:/School/Project/Test09/Register.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513171740950 "|Register"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[7\] GND " "Pin \"dataout\[7\]\" is stuck at GND" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 128 720 896 144 "dataout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513171741243 "|RegisterFile|dataout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[6\] GND " "Pin \"dataout\[6\]\" is stuck at GND" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 128 720 896 144 "dataout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513171741243 "|RegisterFile|dataout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[5\] GND " "Pin \"dataout\[5\]\" is stuck at GND" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 128 720 896 144 "dataout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513171741243 "|RegisterFile|dataout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[4\] GND " "Pin \"dataout\[4\]\" is stuck at GND" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 128 720 896 144 "dataout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513171741243 "|RegisterFile|dataout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[3\] GND " "Pin \"dataout\[3\]\" is stuck at GND" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 128 720 896 144 "dataout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513171741243 "|RegisterFile|dataout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[2\] GND " "Pin \"dataout\[2\]\" is stuck at GND" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 128 720 896 144 "dataout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513171741243 "|RegisterFile|dataout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[1\] GND " "Pin \"dataout\[1\]\" is stuck at GND" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 128 720 896 144 "dataout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513171741243 "|RegisterFile|dataout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[0\] GND " "Pin \"dataout\[0\]\" is stuck at GND" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 128 720 896 144 "dataout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513171741243 "|RegisterFile|dataout[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1513171741243 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1513171741329 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513171741329 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_1khz " "No output dependent on input pin \"clk_1khz\"" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 280 56 224 296 "clk_1khz" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513171741345 "|RegisterFile|clk_1khz"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[2\] " "No output dependent on input pin \"sel\[2\]\"" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 264 56 224 280 "sel" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513171741345 "|RegisterFile|sel[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[1\] " "No output dependent on input pin \"sel\[1\]\"" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 264 56 224 280 "sel" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513171741345 "|RegisterFile|sel[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[0\] " "No output dependent on input pin \"sel\[0\]\"" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 264 56 224 280 "sel" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513171741345 "|RegisterFile|sel[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in " "No output dependent on input pin \"in\"" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 152 56 224 168 "in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513171741345 "|RegisterFile|in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[7\] " "No output dependent on input pin \"datain\[7\]\"" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 136 56 224 152 "datain" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513171741345 "|RegisterFile|datain[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[6\] " "No output dependent on input pin \"datain\[6\]\"" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 136 56 224 152 "datain" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513171741345 "|RegisterFile|datain[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[5\] " "No output dependent on input pin \"datain\[5\]\"" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 136 56 224 152 "datain" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513171741345 "|RegisterFile|datain[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[4\] " "No output dependent on input pin \"datain\[4\]\"" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 136 56 224 152 "datain" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513171741345 "|RegisterFile|datain[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[3\] " "No output dependent on input pin \"datain\[3\]\"" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 136 56 224 152 "datain" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513171741345 "|RegisterFile|datain[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[2\] " "No output dependent on input pin \"datain\[2\]\"" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 136 56 224 152 "datain" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513171741345 "|RegisterFile|datain[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[1\] " "No output dependent on input pin \"datain\[1\]\"" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 136 56 224 152 "datain" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513171741345 "|RegisterFile|datain[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[0\] " "No output dependent on input pin \"datain\[0\]\"" {  } { { "RegisterFile.bdf" "" { Schematic "E:/School/Project/Test09/RegisterFile.bdf" { { 136 56 224 152 "datain" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513171741345 "|RegisterFile|datain[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1513171741345 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1513171741346 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1513171741346 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1513171741346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513171741358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 21:29:01 2017 " "Processing ended: Wed Dec 13 21:29:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513171741358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513171741358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513171741358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513171741358 ""}
