Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Multiplicador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Multiplicador.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Multiplicador"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Multiplicador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Multiplicador.vhd" in Library work.
Architecture behavioral of Entity multiplicador is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Multiplicador> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Multiplicador> in library <work> (Architecture <behavioral>).
Entity <Multiplicador> analyzed. Unit <Multiplicador> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Multiplicador>.
    Related source file is "C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Multiplicador.vhd".
WARNING:Xst:646 - Signal <mantisa_mul<22:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 48-bit latch for signal <mantisa_mul>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <exponente_mul>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit adder for signal <exponente_mul$addsub0000> created at line 61.
    Found 8-bit subtractor for signal <exponente_mul$sub0000> created at line 61.
    Found 24x24-bit multiplier for signal <mantisa_mul$mult0000> created at line 70.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <Multiplicador> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 24x24-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Latches                                              : 2
 48-bit latch                                          : 1
 8-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 24x24-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Latches                                              : 2
 48-bit latch                                          : 1
 8-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <mantisa_mul_0> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_1> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_2> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_3> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_4> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_5> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_6> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_7> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_8> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_9> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_10> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_11> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_12> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_13> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_14> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_15> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_16> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_17> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_18> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_19> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_20> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_21> of sequential type is unconnected in block <Multiplicador>.
WARNING:Xst:2677 - Node <mantisa_mul_22> of sequential type is unconnected in block <Multiplicador>.

Optimizing unit <Multiplicador> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Multiplicador, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Multiplicador.ngr
Top Level Output File Name         : Multiplicador
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 96

Cell Usage :
# BELS                             : 291
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 6
#      LUT2                        : 105
#      LUT3                        : 5
#      LUT4                        : 26
#      MUXCY                       : 73
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 71
# FlipFlops/Latches                : 33
#      LD                          : 33
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 96
#      IBUF                        : 62
#      OBUF                        : 34
# MULTs                            : 4
#      MULT18X18SIO                : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       77  out of   4656     1%  
 Number of Slice Flip Flops:             33  out of   9312     0%  
 Number of 4 input LUTs:                144  out of   9312     1%  
 Number of IOs:                          96
 Number of bonded IOBs:                  96  out of    232    41%  
 Number of MULT18X18SIOs:                 4  out of     20    20%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------+-------------------------+-------+
Clock Signal                                | Clock buffer(FF name)   | Load  |
--------------------------------------------+-------------------------+-------+
mantisa_mul_not00011(mantisa_mul_not00011:O)| BUFG(*)(exponente_mul_0)| 33    |
--------------------------------------------+-------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 13.620ns
   Maximum output required time after clock: 6.993ns
   Maximum combinational path delay: 11.003ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mantisa_mul_not00011'
  Total number of paths / destination ports: 536982 / 33
-------------------------------------------------------------------------
Offset:              13.620ns (Levels of Logic = 36)
  Source:            mantisa1<15> (PAD)
  Destination:       mantisa_mul_47 (LATCH)
  Destination Clock: mantisa_mul_not00011 falling

  Data Path: mantisa1<15> to mantisa_mul_47
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  mantisa1_15_IBUF (mantisa1_15_IBUF)
     MULT18X18SIO:A15->P17    1   4.873   0.499  Mmult_mantisa_mul_mult0000_submult_0 (Mmult_mantisa_mul_mult0000_submult_0_P_to_Adder_A_17)
     LUT2:I1->O            1   0.704   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_lut<17> (Mmult_mantisa_mul_mult0000_submult_00_Madd_lut<17>)
     MUXCY:S->O            1   0.464   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<17> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<18> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<19> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<20> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<21> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<22> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<23> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<24> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<25> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<26> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<27> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<28> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<29> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<30> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<30>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<31> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<31>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<32> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<32>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<33> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<33>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<34> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<34>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<35> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<35>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<36> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<36>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<37> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<37>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<38> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<38>)
     MUXCY:CI->O           0   0.059   0.000  Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<39> (Mmult_mantisa_mul_mult0000_submult_00_Madd_cy<39>)
     XORCY:CI->O           1   0.804   0.595  Mmult_mantisa_mul_mult0000_submult_00_Madd_xor<40> (Mmult_mantisa_mul_mult0000_submult_0_40)
     LUT2:I0->O            1   0.704   0.000  Mmult_mantisa_mul_mult0000_Madd_lut<40> (Mmult_mantisa_mul_mult0000_Madd_lut<40>)
     MUXCY:S->O            1   0.464   0.000  Mmult_mantisa_mul_mult0000_Madd_cy<40> (Mmult_mantisa_mul_mult0000_Madd_cy<40>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_Madd_cy<41> (Mmult_mantisa_mul_mult0000_Madd_cy<41>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_Madd_cy<42> (Mmult_mantisa_mul_mult0000_Madd_cy<42>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_Madd_cy<43> (Mmult_mantisa_mul_mult0000_Madd_cy<43>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_Madd_cy<44> (Mmult_mantisa_mul_mult0000_Madd_cy<44>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_mantisa_mul_mult0000_Madd_cy<45> (Mmult_mantisa_mul_mult0000_Madd_cy<45>)
     MUXCY:CI->O           0   0.059   0.000  Mmult_mantisa_mul_mult0000_Madd_cy<46> (Mmult_mantisa_mul_mult0000_Madd_cy<46>)
     XORCY:CI->O           1   0.804   0.000  Mmult_mantisa_mul_mult0000_Madd_xor<47> (mantisa_mul_mult0000<47>)
     LD:D                      0.308          mantisa_mul_47
    ----------------------------------------
    Total                     13.620ns (11.995ns logic, 1.625ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mantisa_mul_not00011'
  Total number of paths / destination ports: 41 / 34
-------------------------------------------------------------------------
Offset:              6.993ns (Levels of Logic = 3)
  Source:            exponente_mul_7 (LATCH)
  Destination:       error (PAD)
  Source Clock:      mantisa_mul_not00011 falling

  Data Path: exponente_mul_7 to error
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.676   0.622  exponente_mul_7 (exponente_mul_7)
     LUT4:I0->O            1   0.704   0.595  error4 (error4)
     LUT3:I0->O            1   0.704   0.420  error20 (error_OBUF)
     OBUF:I->O                 3.272          error_OBUF (error)
    ----------------------------------------
    Total                      6.993ns (5.356ns logic, 1.637ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2108 / 34
-------------------------------------------------------------------------
Delay:               11.003ns (Levels of Logic = 6)
  Source:            exponente1<1> (PAD)
  Destination:       exponente_multiplicado<7> (PAD)

  Data Path: exponente1<1> to exponente_multiplicado<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  exponente1_1_IBUF (exponente1_1_IBUF)
     LUT4:I0->O            1   0.704   0.595  error_or000012 (error_or000012)
     LUT4:I0->O            2   0.704   0.622  error_or000076 (error_or000076)
     LUT4:I0->O           34   0.704   1.438  error_or0000372 (error_or0000)
     LUT2:I0->O            1   0.704   0.420  mantisa_multiplicada<9>1 (mantisa_multiplicada_9_OBUF)
     OBUF:I->O                 3.272          mantisa_multiplicada_9_OBUF (mantisa_multiplicada<9>)
    ----------------------------------------
    Total                     11.003ns (7.306ns logic, 3.697ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.10 secs
 
--> 

Total memory usage is 298128 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    0 (   0 filtered)

