{"vcs1":{"timestamp_begin":1747550143.821659753, "rt":9.27, "ut":9.40, "st":0.61}}
{"vcselab":{"timestamp_begin":1747550153.171686530, "rt":0.38, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747550153.613261160, "rt":0.44, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747550143.198696237}
{"VCS_COMP_START_TIME": 1747550143.198696237}
{"VCS_COMP_END_TIME": 1747550154.203863605}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 489972}}
{"vcselab": {"peak_mem": 183884}}
