# ðŸ”§ Synthesis Process â€“ VSDBabySoC

- This document explains the complete RTL-to-Gates synthesis flow of the VSDBabySoC using Yosys.

- Synthesis is the process of converting the behavioral/RTL Verilog description of the SoC into a gate-level netlist using standard cell libraries (SKY130 PDK) and custom IP blocks (DAC and PLL).


## ðŸ“Œ Prerequisites

- Installed Yosys
- RTL Design files in src/module/
- Header/include files in src/include/
- Libraries (.lib) available in src/lib/:
- --->avsdpll.lib â€“ PLL cell library
- --->avsddac.lib â€“ DAC cell library
- --->sky130_fd_sc_hd__tt_025C_1v80.lib â€“ SKY130 standard cell library


##  ðŸš€ Step-by-Step Synthesis Flow


## 1ï¸âƒ£ Invoke Yosys

```
bash

yosys
```
- This invokes the Yosys interactive shell where all synthesis commands are executed.


![Invoke_Yosys](Screenshots/invoke_yosys.png)



## 2ï¸âƒ£ Load Libraries

```
tcl

yosys> read_liberty -lib ~/VSD_Soc_TapeOut_Program/VSDBabySoC/src/lib/avsdpll.lib
yosys> read_liberty -lib ~/VSD_Soc_TapeOut_Program/VSDBabySoC/src/lib/avsddac.lib
yosys> read_liberty -lib ~/VSD_Soc_TapeOut_Program/VSDBabySoC/src/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

```
- read_liberty -lib â†’ Loads timing and functional models of the cells into Yosys.
- PLL and DAC libs â†’ Define external IPs so that Yosys recognizes them.
- SKY130 .lib â†’ Provides the set of standard cells used for mapping (NAND, NOR, FFs, MUX, INV, etc.).


![Read_Lib](Screenshots/read_lib.png)



## 3ï¸âƒ£ Read RTL Design Files

```
tcl

yosys > read_verilog src/module/vsdbabysoc.v
yosys > read_verilog -I ~/VSD_Soc_TapeOut_Program/week2/VSDBabySoC/src/include/ \
             ~/VSD_Soc_TapeOut_Program/week2/VSDBabySoC/src/module/rvmyth.v
yosys > read_verilog -I ~/VSD_Soc_TapeOut_Program/week2/VSDBabySoC/src/include/ \
             ~/VSD_Soc_TapeOut_Program/week2/VSDBabySoC/src/module/clk_gate.v
```

- vsdbabysoc.v â€“ Top-level SoC wrapper.
- rvmyth.v â€“ CPU core (RISC-V).
- clk_gate.v â€“ Clock gating logic for power saving.
- -I include/ ensures header files like sp_verilog.vh are accessible.


![Read_Designs](Screenshots/read_modules.png)



## 4ï¸âƒ£ Synthesize to Generic Netlist

```
tcl 
 
yosys> synth -top vsdbabysoc
```

- Converts RTL to a generic gate-level netlist (not mapped to tech cells yet).
- Ensures vsdbabysoc is recognized as the top module.


![Synthesizing](Screenshots/synth.png)



## 5ï¸âƒ£ Technology Mapping and Optimization


### Dff Mapping 

```
tcl

yosys> dfflibmap -liberty ~/VSD_Soc_TapeOut_Program/VSDBabySoC/src/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```
- dfflibmap â†’ Replaces generic flip-flops with SKY130 standard-cell flip-flops.

![Dff_Mapping](Screenshots/dff_map.png)


### Optimization

```
tcl

yosys> opt
```
- opt â†’ Performs logic optimizations (constant propagation, dead code removal).


![Optimization](Screenshots/optimization.png)


### Technology Mapping

```
tcl

yosys> abc -liberty ~/VSD_Soc_TapeOut_Program/VSDBabySoC/src/lib/sky130_fd_sc_hd__tt_025C_1v80.lib \
    -script +strash;scorr;ifraig;retime;{D};strash;dch,-f;map,-M,1,{D}
```
- abc â†’ The heart of synthesis: maps logic to real SKY130 cells, performs retiming & optimization.


![Lib_Mapping](Screenshots/tech_map.png)


### flatten the Design

```
tcl 

yosys> flatten
```
- flatten â†’ Flattens hierarchy â†’ single-level netlist for easier P&R.


![Flatten](Screenshots/flatten.png)


### Unused cells, wires removal

```
tecl

yosys> setundef -zero
yosys> clean -purge
yosys> rename -enumerate
```
- setundef -zero â†’ Replaces all uninitialized signals with logic 0.
- clean -purge â†’ Removes unused signals/cells.
- rename -enumerate â†’ Renames all nets/cells sequentially for readability.


![Removal](Screenshots/remove_unwants.png)



## 6ï¸âƒ£ Generate Statistics

```
tcl

yosys> stat
```

- Reports number of cells, type of cells, and area estimate.
- Important for analyzing design size and complexity.


![Statistics](Screenshots/statistics.png)



## 7ï¸âƒ£ Write Final Netlist

```
tcl

yosys> write_verilog -noattr ~/VSD_Soc_TapeOut_Program/week2/VSDBabySoC/output/post_synth_sim/vsdbabysoc_net.vs
```

- produces the gate-level Verilog netlist.
- Attributes (-noattr) are removed for clean output.
- Netlist is ready for post-synthesis simulation and physical design flow.


![Write_Netlist](Screenshots/write_netlist.png)



## âœ… Conclusion

At the end of synthesis:
- --->RTL is successfully mapped to SKY130 technology cells.
- --->Netlist (vsdbabysoc_net.vs) is generated for post-synthesis simulation.
- --->Design is now ready for logic verification and physical design (PnR).
