{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566497793094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566497793099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 13:16:32 2019 " "Processing started: Thu Aug 22 13:16:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566497793099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566497793099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p1 -c p1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p1 -c p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566497793099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1566497793944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1566497793944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Found design unit 1: counter-Behavioral" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566497812127 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566497812127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566497812127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/dev/VLSI/p1/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566497812127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566497812127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-prueba " "Found design unit 1: sumador-prueba" {  } { { "sumador.vhd" "" { Text "C:/dev/VLSI/p1/sumador.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566497812143 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "C:/dev/VLSI/p1/sumador.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566497812143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566497812143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andv-prueba " "Found design unit 1: andv-prueba" {  } { { "andv.vhd" "" { Text "C:/dev/VLSI/p1/andv.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566497812143 ""} { "Info" "ISGN_ENTITY_NAME" "1 andv " "Found entity 1: andv" {  } { { "andv.vhd" "" { Text "C:/dev/VLSI/p1/andv.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566497812143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566497812143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-prueba " "Found design unit 1: multi-prueba" {  } { { "multi.vhd" "" { Text "C:/dev/VLSI/p1/multi.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566497812143 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.vhd" "" { Text "C:/dev/VLSI/p1/multi.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566497812143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566497812143 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter " "Elaborating entity \"counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1566497812205 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count counter.vhd(18) " "VHDL Process Statement warning at counter.vhd(18): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566497812221 "|counter"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] VCC " "Pin \"led\[0\]\" is stuck at VCC" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566497812893 "|counter|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] VCC " "Pin \"led\[1\]\" is stuck at VCC" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566497812893 "|counter|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] VCC " "Pin \"led\[2\]\" is stuck at VCC" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566497812893 "|counter|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] VCC " "Pin \"led\[3\]\" is stuck at VCC" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566497812893 "|counter|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] VCC " "Pin \"led\[4\]\" is stuck at VCC" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566497812893 "|counter|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] VCC " "Pin \"led\[5\]\" is stuck at VCC" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566497812893 "|counter|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] VCC " "Pin \"led\[6\]\" is stuck at VCC" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566497812893 "|counter|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] VCC " "Pin \"led\[7\]\" is stuck at VCC" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566497812893 "|counter|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[8\] VCC " "Pin \"led\[8\]\" is stuck at VCC" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566497812893 "|counter|led[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[9\] VCC " "Pin \"led\[9\]\" is stuck at VCC" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566497812893 "|counter|led[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[10\] VCC " "Pin \"led\[10\]\" is stuck at VCC" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566497812893 "|counter|led[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[11\] VCC " "Pin \"led\[11\]\" is stuck at VCC" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566497812893 "|counter|led[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[12\] VCC " "Pin \"led\[12\]\" is stuck at VCC" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566497812893 "|counter|led[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[13\] VCC " "Pin \"led\[13\]\" is stuck at VCC" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566497812893 "|counter|led[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[14\] VCC " "Pin \"led\[14\]\" is stuck at VCC" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566497812893 "|counter|led[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[15\] VCC " "Pin \"led\[15\]\" is stuck at VCC" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566497812893 "|counter|led[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[16\] VCC " "Pin \"led\[16\]\" is stuck at VCC" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566497812893 "|counter|led[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[17\] VCC " "Pin \"led\[17\]\" is stuck at VCC" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566497812893 "|counter|led[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1566497812893 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1566497813158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566497813158 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "counter.vhd" "" { Text "C:/dev/VLSI/p1/counter.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566497813252 "|counter|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1566497813252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1566497813252 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1566497813252 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1566497813252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566497813299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 13:16:53 2019 " "Processing ended: Thu Aug 22 13:16:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566497813299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566497813299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566497813299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566497813299 ""}
