Analysis & Synthesis report for filter_sobel
Thu Jun 03 01:20:15 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|r_return_state
 11. State Machine - |image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|r_state
 12. State Machine - |image_proc_top_design|camera_configuration:camera_configuration_inst|cam_config_controller:cam_config_controller_inst|r_state
 13. State Machine - |image_proc_top_design|main_control:main_control_inst|r_state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst|fifo:fifo_inst|RAM:ram|altsyncram:ram_rtl_0|altsyncram_i9n1:auto_generated
 21. Source assignments for window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst|RAM:ram|altsyncram:ram_rtl_0|altsyncram_i9n1:auto_generated
 22. Parameter Settings for User Entity Instance: kernel_mem:kernel_mem_inst
 23. Parameter Settings for User Entity Instance: clock_divider:clock_divider_inst
 24. Parameter Settings for User Entity Instance: main_control:main_control_inst
 25. Parameter Settings for User Entity Instance: camera_configuration:camera_configuration_inst
 26. Parameter Settings for User Entity Instance: camera_configuration:camera_configuration_inst|cam_config_controller:cam_config_controller_inst
 27. Parameter Settings for User Entity Instance: camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst
 28. Parameter Settings for User Entity Instance: pixel_capture:pixel_capture_inst
 29. Parameter Settings for User Entity Instance: window_buffer:window_buffer_inst
 30. Parameter Settings for User Entity Instance: window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst
 31. Parameter Settings for User Entity Instance: window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst
 32. Parameter Settings for User Entity Instance: window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst|RAM:ram
 33. Parameter Settings for User Entity Instance: window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst
 34. Parameter Settings for User Entity Instance: window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst|fifo:fifo_inst
 35. Parameter Settings for User Entity Instance: window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst|fifo:fifo_inst|RAM:ram
 36. Parameter Settings for User Entity Instance: window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst
 37. Parameter Settings for User Entity Instance: window_buffer:window_buffer_inst|shift_register:generation_shift_register[1].shift_register_inst
 38. Parameter Settings for User Entity Instance: window_buffer:window_buffer_inst|shift_register:generation_shift_register[2].shift_register_inst
 39. Parameter Settings for User Entity Instance: convolution_set:convolution_set_inst_0
 40. Parameter Settings for User Entity Instance: convolution_set:convolution_set_inst_0|convolution:generation_convolution[0].convolution_inst
 41. Parameter Settings for User Entity Instance: convolution_set:convolution_set_inst_0|convolution:generation_convolution[1].convolution_inst
 42. Parameter Settings for User Entity Instance: convolution_set:convolution_set_inst_0|convolution:generation_convolution[2].convolution_inst
 43. Parameter Settings for User Entity Instance: convolution_set:convolution_set_inst_1
 44. Parameter Settings for User Entity Instance: convolution_set:convolution_set_inst_1|convolution:generation_convolution[0].convolution_inst
 45. Parameter Settings for User Entity Instance: convolution_set:convolution_set_inst_1|convolution:generation_convolution[1].convolution_inst
 46. Parameter Settings for User Entity Instance: convolution_set:convolution_set_inst_1|convolution:generation_convolution[2].convolution_inst
 47. Parameter Settings for User Entity Instance: magnitude:magnitude_inst
 48. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_0
 49. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst
 50. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst
 51. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst
 52. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst
 53. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst
 54. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst
 55. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst
 56. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst
 57. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst
 58. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_1
 59. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst
 60. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst
 61. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst
 62. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst
 63. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst
 64. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst
 65. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst
 66. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst
 67. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst
 68. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_2
 69. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst
 70. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst
 71. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst
 72. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst
 73. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst
 74. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst
 75. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst
 76. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst
 77. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst
 78. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|range_control:range_control_inst_0
 79. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|range_control:range_control_inst_1
 80. Parameter Settings for User Entity Instance: magnitude:magnitude_inst|range_control:range_control_inst_2
 81. Parameter Settings for User Entity Instance: mux:mux_inst
 82. Parameter Settings for User Entity Instance: post_proc:post_proc_inst
 83. Parameter Settings for Inferred Entity Instance: window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst|fifo:fifo_inst|RAM:ram|altsyncram:ram_rtl_0
 84. Parameter Settings for Inferred Entity Instance: window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst|RAM:ram|altsyncram:ram_rtl_0
 85. altsyncram Parameter Settings by Entity Instance
 86. Port Connectivity Checks: "magnitude:magnitude_inst|sqrt:sqrt_inst_2"
 87. Port Connectivity Checks: "magnitude:magnitude_inst|sqrt:sqrt_inst_1"
 88. Port Connectivity Checks: "magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst"
 89. Port Connectivity Checks: "magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst"
 90. Port Connectivity Checks: "magnitude:magnitude_inst|sqrt:sqrt_inst_0"
 91. Port Connectivity Checks: "convolution_set:convolution_set_inst_1"
 92. Port Connectivity Checks: "window_buffer:window_buffer_inst|shift_register:generation_shift_register[2].shift_register_inst"
 93. Port Connectivity Checks: "window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst"
 94. Port Connectivity Checks: "pixel_capture:pixel_capture_inst"
 95. Port Connectivity Checks: "kernel_mem:kernel_mem_inst"
 96. Post-Synthesis Netlist Statistics for Top Partition
 97. Elapsed Time Per Partition
 98. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jun 03 01:20:15 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; filter_sobel                                ;
; Top-level Entity Name           ; image_proc_top_design                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1165                                        ;
; Total pins                      ; 46                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 30,672                                      ;
; Total DSP Blocks                ; 33                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                ;
+---------------------------------------------------------------------------------+-----------------------+--------------------+
; Option                                                                          ; Setting               ; Default Value      ;
+---------------------------------------------------------------------------------+-----------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6        ;                    ;
; Top-level entity name                                                           ; image_proc_top_design ; filter_sobel       ;
; Family name                                                                     ; Cyclone V             ; Cyclone V          ;
; Use smart compilation                                                           ; Off                   ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                    ; On                 ;
; Enable compact report table                                                     ; Off                   ; Off                ;
; Restructure Multiplexers                                                        ; Auto                  ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                   ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                   ; Off                ;
; Preserve fewer node names                                                       ; On                    ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001          ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993             ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                  ; Auto               ;
; Safe State Machine                                                              ; Off                   ; Off                ;
; Extract Verilog State Machines                                                  ; On                    ; On                 ;
; Extract VHDL State Machines                                                     ; On                    ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                   ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                  ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                   ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                    ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                    ; On                 ;
; Parallel Synthesis                                                              ; On                    ; On                 ;
; DSP Block Balancing                                                             ; Auto                  ; Auto               ;
; NOT Gate Push-Back                                                              ; On                    ; On                 ;
; Power-Up Don't Care                                                             ; On                    ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                   ; Off                ;
; Remove Duplicate Registers                                                      ; On                    ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                   ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                   ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                   ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                   ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                   ; Off                ;
; Ignore SOFT Buffers                                                             ; On                    ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                   ; Off                ;
; Optimization Technique                                                          ; Balanced              ; Balanced           ;
; Carry Chain Length                                                              ; 70                    ; 70                 ;
; Auto Carry Chains                                                               ; On                    ; On                 ;
; Auto Open-Drain Pins                                                            ; On                    ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                   ; Off                ;
; Auto ROM Replacement                                                            ; On                    ; On                 ;
; Auto RAM Replacement                                                            ; On                    ; On                 ;
; Auto DSP Block Replacement                                                      ; On                    ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                  ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                  ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                    ; On                 ;
; Strict RAM Replacement                                                          ; Off                   ; Off                ;
; Allow Synchronous Control Signals                                               ; On                    ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                   ; Off                ;
; Auto Resource Sharing                                                           ; Off                   ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                   ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                   ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                   ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                    ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                   ; Off                ;
; Timing-Driven Synthesis                                                         ; On                    ; On                 ;
; Report Parameter Settings                                                       ; On                    ; On                 ;
; Report Source Assignments                                                       ; On                    ; On                 ;
; Report Connectivity Checks                                                      ; On                    ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                   ; Off                ;
; Synchronization Register Chain Length                                           ; 3                     ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation    ; Normal compilation ;
; HDL message level                                                               ; Level2                ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                   ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                  ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                  ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                   ; 100                ;
; Clock MUX Protection                                                            ; On                    ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                   ; Off                ;
; Block Design Naming                                                             ; Auto                  ; Auto               ;
; SDC constraint protection                                                       ; Off                   ; Off                ;
; Synthesis Effort                                                                ; Auto                  ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                    ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                   ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                  ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                    ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                    ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                   ; Off                ;
+---------------------------------------------------------------------------------+-----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                              ;
+------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                            ; Library ;
+------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; modules/post_proc.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/post_proc.sv                           ;         ;
; modules/address_kernel_counter.sv              ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/address_kernel_counter.sv              ;         ;
; modules/config_camera/sccb_transmitter.sv      ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv      ;         ;
; modules/config_camera/configuration_rom.sv     ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/configuration_rom.sv     ;         ;
; modules/config_camera/camera_configuration.sv  ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/camera_configuration.sv  ;         ;
; modules/config_camera/cam_config_controller.sv ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/cam_config_controller.sv ;         ;
; modules/convolution/convolution_set.sv         ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution/convolution_set.sv         ;         ;
; modules/convolution/convolution.sv             ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution/convolution.sv             ;         ;
; modules/magnitude/sqrt/sqrt_stage.sv           ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt_stage.sv           ;         ;
; modules/magnitude/sqrt/sqrt.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv                 ;         ;
; modules/magnitude/sqrt/range_control.sv        ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/range_control.sv        ;         ;
; modules/magnitude/magnitude.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/magnitude.sv                 ;         ;
; modules/window_buffer/window_buffer.sv         ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/window_buffer.sv         ;         ;
; modules/window_buffer/shift_register.sv        ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/shift_register.sv        ;         ;
; modules/window_buffer/shift_fifo.sv            ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/shift_fifo.sv            ;         ;
; modules/window_buffer/RAM.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/RAM.sv                   ;         ;
; modules/window_buffer/fifo.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/fifo.sv                  ;         ;
; modules/pixel_capture.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/pixel_capture.sv                       ;         ;
; modules/mux.sv                                 ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/mux.sv                                 ;         ;
; modules/main_control.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/main_control.sv                        ;         ;
; modules/kernel_mem.sv                          ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/kernel_mem.sv                          ;         ;
; modules/image_proc_top_design.sv               ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv               ;         ;
; modules/clock_divider.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/clock_divider.sv                       ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                 ; d:/apps/special/devtools/fpga/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                 ; d:/apps/special/devtools/fpga/intelfpga_lite/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                 ; d:/apps/special/devtools/fpga/intelfpga_lite/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                 ; d:/apps/special/devtools/fpga/intelfpga_lite/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; aglobal201.inc                                 ; yes             ; Megafunction                 ; d:/apps/special/devtools/fpga/intelfpga_lite/quartus/libraries/megafunctions/aglobal201.inc             ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                 ; d:/apps/special/devtools/fpga/intelfpga_lite/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                                     ; yes             ; Megafunction                 ; d:/apps/special/devtools/fpga/intelfpga_lite/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                                     ; yes             ; Megafunction                 ; d:/apps/special/devtools/fpga/intelfpga_lite/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                 ; d:/apps/special/devtools/fpga/intelfpga_lite/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_i9n1.tdf                         ; yes             ; Auto-Generated Megafunction  ; D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/db/altsyncram_i9n1.tdf                         ;         ;
+------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 760         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 1163        ;
;     -- 7 input functions                    ; 18          ;
;     -- 6 input functions                    ; 155         ;
;     -- 5 input functions                    ; 97          ;
;     -- 4 input functions                    ; 36          ;
;     -- <=3 input functions                  ; 857         ;
;                                             ;             ;
; Dedicated logic registers                   ; 1165        ;
;                                             ;             ;
; I/O pins                                    ; 46          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 30672       ;
;                                             ;             ;
; Total DSP Blocks                            ; 33          ;
;                                             ;             ;
; Maximum fan-out node                        ; i_clk~input ;
; Maximum fan-out                             ; 1063        ;
; Total fan-out                               ; 9606        ;
; Average fan-out                             ; 3.84        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                     ; Entity Name            ; Library Name ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |image_proc_top_design                                                  ; 1163 (0)            ; 1165 (0)                  ; 30672             ; 33         ; 46   ; 0            ; |image_proc_top_design                                                                                                                                                                  ; image_proc_top_design  ; work         ;
;    |address_kernel_counter:address_kernel_counter_inst|                 ; 3 (3)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|address_kernel_counter:address_kernel_counter_inst                                                                                                               ; address_kernel_counter ; work         ;
;    |camera_configuration:camera_configuration_inst|                     ; 185 (0)             ; 147 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|camera_configuration:camera_configuration_inst                                                                                                                   ; camera_configuration   ; work         ;
;       |cam_config_controller:cam_config_controller_inst|                ; 47 (47)             ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|camera_configuration:camera_configuration_inst|cam_config_controller:cam_config_controller_inst                                                                  ; cam_config_controller  ; work         ;
;       |configuration_rom:configuration_rom_inst|                        ; 75 (75)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|camera_configuration:camera_configuration_inst|configuration_rom:configuration_rom_inst                                                                          ; configuration_rom      ; work         ;
;       |sccb_transmitter:sccb_transmitter_inst|                          ; 63 (63)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst                                                                            ; sccb_transmitter       ; work         ;
;    |clock_divider:clock_divider_inst|                                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|clock_divider:clock_divider_inst                                                                                                                                 ; clock_divider          ; work         ;
;    |convolution_set:convolution_set_inst_0|                             ; 96 (0)              ; 0 (0)                     ; 0                 ; 15         ; 0    ; 0            ; |image_proc_top_design|convolution_set:convolution_set_inst_0                                                                                                                           ; convolution_set        ; work         ;
;       |convolution:generation_convolution[0].convolution_inst|          ; 32 (32)             ; 0 (0)                     ; 0                 ; 5          ; 0    ; 0            ; |image_proc_top_design|convolution_set:convolution_set_inst_0|convolution:generation_convolution[0].convolution_inst                                                                    ; convolution            ; work         ;
;       |convolution:generation_convolution[1].convolution_inst|          ; 32 (32)             ; 0 (0)                     ; 0                 ; 5          ; 0    ; 0            ; |image_proc_top_design|convolution_set:convolution_set_inst_0|convolution:generation_convolution[1].convolution_inst                                                                    ; convolution            ; work         ;
;       |convolution:generation_convolution[2].convolution_inst|          ; 32 (32)             ; 0 (0)                     ; 0                 ; 5          ; 0    ; 0            ; |image_proc_top_design|convolution_set:convolution_set_inst_0|convolution:generation_convolution[2].convolution_inst                                                                    ; convolution            ; work         ;
;    |convolution_set:convolution_set_inst_1|                             ; 96 (0)              ; 0 (0)                     ; 0                 ; 15         ; 0    ; 0            ; |image_proc_top_design|convolution_set:convolution_set_inst_1                                                                                                                           ; convolution_set        ; work         ;
;       |convolution:generation_convolution[0].convolution_inst|          ; 32 (32)             ; 0 (0)                     ; 0                 ; 5          ; 0    ; 0            ; |image_proc_top_design|convolution_set:convolution_set_inst_1|convolution:generation_convolution[0].convolution_inst                                                                    ; convolution            ; work         ;
;       |convolution:generation_convolution[1].convolution_inst|          ; 32 (32)             ; 0 (0)                     ; 0                 ; 5          ; 0    ; 0            ; |image_proc_top_design|convolution_set:convolution_set_inst_1|convolution:generation_convolution[1].convolution_inst                                                                    ; convolution            ; work         ;
;       |convolution:generation_convolution[2].convolution_inst|          ; 32 (32)             ; 0 (0)                     ; 0                 ; 5          ; 0    ; 0            ; |image_proc_top_design|convolution_set:convolution_set_inst_1|convolution:generation_convolution[2].convolution_inst                                                                    ; convolution            ; work         ;
;    |magnitude:magnitude_inst|                                           ; 551 (1)             ; 674 (49)                  ; 0                 ; 3          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst                                                                                                                                         ; magnitude              ; work         ;
;       |range_control:range_control_inst_0|                              ; 1 (1)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|range_control:range_control_inst_0                                                                                                      ; range_control          ; work         ;
;       |range_control:range_control_inst_1|                              ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|range_control:range_control_inst_1                                                                                                      ; range_control          ; work         ;
;       |range_control:range_control_inst_2|                              ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|range_control:range_control_inst_2                                                                                                      ; range_control          ; work         ;
;       |sqrt:sqrt_inst_0|                                                ; 189 (0)             ; 205 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_0                                                                                                                        ; sqrt                   ; work         ;
;          |sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst|                 ; 1 (1)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst|                 ; 5 (5)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst|                 ; 9 (9)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst|                 ; 20 (20)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst|                 ; 23 (23)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst|                 ; 27 (27)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst|                 ; 31 (31)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst|                 ; 35 (35)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst|                 ; 38 (38)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;       |sqrt:sqrt_inst_1|                                                ; 180 (0)             ; 196 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_1                                                                                                                        ; sqrt                   ; work         ;
;          |sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst|                 ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst|                 ; 4 (4)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst|                 ; 8 (8)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst|                 ; 19 (19)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst|                 ; 22 (22)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst|                 ; 26 (26)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst|                 ; 30 (30)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst|                 ; 34 (34)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst|                 ; 37 (37)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;       |sqrt:sqrt_inst_2|                                                ; 180 (0)             ; 196 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_2                                                                                                                        ; sqrt                   ; work         ;
;          |sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst|                 ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst|                 ; 4 (4)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst|                 ; 8 (8)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst|                 ; 19 (19)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst|                 ; 22 (22)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst|                 ; 26 (26)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst|                 ; 30 (30)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst|                 ; 34 (34)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;          |sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst|                 ; 37 (37)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst                                                                           ; sqrt_stage             ; work         ;
;    |main_control:main_control_inst|                                     ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|main_control:main_control_inst                                                                                                                                   ; main_control           ; work         ;
;    |mux:mux_inst|                                                       ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|mux:mux_inst                                                                                                                                                     ; mux                    ; work         ;
;    |pixel_capture:pixel_capture_inst|                                   ; 10 (10)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|pixel_capture:pixel_capture_inst                                                                                                                                 ; pixel_capture          ; work         ;
;    |post_proc:post_proc_inst|                                           ; 58 (58)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|post_proc:post_proc_inst                                                                                                                                         ; post_proc              ; work         ;
;    |window_buffer:window_buffer_inst|                                   ; 147 (29)            ; 276 (20)                  ; 30672             ; 0          ; 0    ; 0            ; |image_proc_top_design|window_buffer:window_buffer_inst                                                                                                                                 ; window_buffer          ; work         ;
;       |shift_fifo:generation_ram_buffers[0].shift_fifo_inst|            ; 57 (13)             ; 30 (10)                   ; 15336             ; 0          ; 0    ; 0            ; |image_proc_top_design|window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst                                                                            ; shift_fifo             ; work         ;
;          |fifo:fifo_inst|                                               ; 44 (44)             ; 20 (20)                   ; 15336             ; 0          ; 0    ; 0            ; |image_proc_top_design|window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst                                                             ; fifo                   ; work         ;
;             |RAM:ram|                                                   ; 0 (0)               ; 0 (0)                     ; 15336             ; 0          ; 0    ; 0            ; |image_proc_top_design|window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst|RAM:ram                                                     ; RAM                    ; work         ;
;                |altsyncram:ram_rtl_0|                                   ; 0 (0)               ; 0 (0)                     ; 15336             ; 0          ; 0    ; 0            ; |image_proc_top_design|window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst|RAM:ram|altsyncram:ram_rtl_0                                ; altsyncram             ; work         ;
;                   |altsyncram_i9n1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 15336             ; 0          ; 0    ; 0            ; |image_proc_top_design|window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst|RAM:ram|altsyncram:ram_rtl_0|altsyncram_i9n1:auto_generated ; altsyncram_i9n1        ; work         ;
;       |shift_fifo:generation_ram_buffers[1].shift_fifo_inst|            ; 57 (13)             ; 30 (10)                   ; 15336             ; 0          ; 0    ; 0            ; |image_proc_top_design|window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst                                                                            ; shift_fifo             ; work         ;
;          |fifo:fifo_inst|                                               ; 44 (44)             ; 20 (20)                   ; 15336             ; 0          ; 0    ; 0            ; |image_proc_top_design|window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst|fifo:fifo_inst                                                             ; fifo                   ; work         ;
;             |RAM:ram|                                                   ; 0 (0)               ; 0 (0)                     ; 15336             ; 0          ; 0    ; 0            ; |image_proc_top_design|window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst|fifo:fifo_inst|RAM:ram                                                     ; RAM                    ; work         ;
;                |altsyncram:ram_rtl_0|                                   ; 0 (0)               ; 0 (0)                     ; 15336             ; 0          ; 0    ; 0            ; |image_proc_top_design|window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst|fifo:fifo_inst|RAM:ram|altsyncram:ram_rtl_0                                ; altsyncram             ; work         ;
;                   |altsyncram_i9n1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 15336             ; 0          ; 0    ; 0            ; |image_proc_top_design|window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst|fifo:fifo_inst|RAM:ram|altsyncram:ram_rtl_0|altsyncram_i9n1:auto_generated ; altsyncram_i9n1        ; work         ;
;       |shift_register:generation_shift_register[0].shift_register_inst| ; 2 (2)               ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst                                                                 ; shift_register         ; work         ;
;       |shift_register:generation_shift_register[1].shift_register_inst| ; 2 (2)               ; 74 (74)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|window_buffer:window_buffer_inst|shift_register:generation_shift_register[1].shift_register_inst                                                                 ; shift_register         ; work         ;
;       |shift_register:generation_shift_register[2].shift_register_inst| ; 0 (0)               ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |image_proc_top_design|window_buffer:window_buffer_inst|shift_register:generation_shift_register[2].shift_register_inst                                                                 ; shift_register         ; work         ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst|RAM:ram|altsyncram:ram_rtl_0|altsyncram_i9n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 639          ; 24           ; 639          ; 24           ; 15336 ; None ;
; window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst|fifo:fifo_inst|RAM:ram|altsyncram:ram_rtl_0|altsyncram_i9n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 639          ; 24           ; 639          ; 24           ; 15336 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary           ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Independent 18x18 plus 36                ; 6           ;
; Sum of two 18x18                         ; 27          ;
; Total number of DSP blocks               ; 33          ;
;                                          ;             ;
; Fixed Point Unsigned Multiplier          ; 42          ;
; Fixed Point Mixed Sign Multiplier        ; 18          ;
; Fixed Point Dedicated Output Adder Chain ; 12          ;
+------------------------------------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|r_return_state                                                                                                                                                                          ;
+---------------------------------+-------------------------+---------------------------------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+-----------------------------+--------------------------------+-------------------------+
; Name                            ; r_return_state.FSM_DONE ; r_return_state.FSM_END_SIGNAL_4 ; r_return_state.FSM_END_SIGNAL_3 ; r_return_state.FSM_END_SIGNAL_2 ; r_return_state.FSM_TX_BIT_4 ; r_return_state.FSM_TX_BIT_3 ; r_return_state.FSM_TX_BIT_2 ; r_return_state.FSM_SELECT_BYTE ; r_return_state.FSM_IDLE ;
+---------------------------------+-------------------------+---------------------------------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+-----------------------------+--------------------------------+-------------------------+
; r_return_state.FSM_IDLE         ; 0                       ; 0                               ; 0                               ; 0                               ; 0                           ; 0                           ; 0                           ; 0                              ; 0                       ;
; r_return_state.FSM_SELECT_BYTE  ; 0                       ; 0                               ; 0                               ; 0                               ; 0                           ; 0                           ; 0                           ; 1                              ; 1                       ;
; r_return_state.FSM_TX_BIT_2     ; 0                       ; 0                               ; 0                               ; 0                               ; 0                           ; 0                           ; 1                           ; 0                              ; 1                       ;
; r_return_state.FSM_TX_BIT_3     ; 0                       ; 0                               ; 0                               ; 0                               ; 0                           ; 1                           ; 0                           ; 0                              ; 1                       ;
; r_return_state.FSM_TX_BIT_4     ; 0                       ; 0                               ; 0                               ; 0                               ; 1                           ; 0                           ; 0                           ; 0                              ; 1                       ;
; r_return_state.FSM_END_SIGNAL_2 ; 0                       ; 0                               ; 0                               ; 1                               ; 0                           ; 0                           ; 0                           ; 0                              ; 1                       ;
; r_return_state.FSM_END_SIGNAL_3 ; 0                       ; 0                               ; 1                               ; 0                               ; 0                           ; 0                           ; 0                           ; 0                              ; 1                       ;
; r_return_state.FSM_END_SIGNAL_4 ; 0                       ; 1                               ; 0                               ; 0                               ; 0                           ; 0                           ; 0                           ; 0                              ; 1                       ;
; r_return_state.FSM_DONE         ; 1                       ; 0                               ; 0                               ; 0                               ; 0                           ; 0                           ; 0                           ; 0                              ; 1                       ;
+---------------------------------+-------------------------+---------------------------------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+-----------------------------+--------------------------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|r_state                                                                                                                                                                                                            ;
+--------------------------+-------------------+------------------+--------------------------+--------------------------+--------------------------+--------------------------+----------------------+----------------------+----------------------+----------------------+-------------------------+--------------------------+------------------+
; Name                     ; r_state.FSM_TIMER ; r_state.FSM_DONE ; r_state.FSM_END_SIGNAL_4 ; r_state.FSM_END_SIGNAL_3 ; r_state.FSM_END_SIGNAL_2 ; r_state.FSM_END_SIGNAL_1 ; r_state.FSM_TX_BIT_4 ; r_state.FSM_TX_BIT_3 ; r_state.FSM_TX_BIT_2 ; r_state.FSM_TX_BIT_1 ; r_state.FSM_SELECT_BYTE ; r_state.FSM_START_SIGNAL ; r_state.FSM_IDLE ;
+--------------------------+-------------------+------------------+--------------------------+--------------------------+--------------------------+--------------------------+----------------------+----------------------+----------------------+----------------------+-------------------------+--------------------------+------------------+
; r_state.FSM_IDLE         ; 0                 ; 0                ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                        ; 0                ;
; r_state.FSM_START_SIGNAL ; 0                 ; 0                ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 1                        ; 1                ;
; r_state.FSM_SELECT_BYTE  ; 0                 ; 0                ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 1                       ; 0                        ; 1                ;
; r_state.FSM_TX_BIT_1     ; 0                 ; 0                ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                    ; 0                    ; 1                    ; 0                       ; 0                        ; 1                ;
; r_state.FSM_TX_BIT_2     ; 0                 ; 0                ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                    ; 1                    ; 0                    ; 0                       ; 0                        ; 1                ;
; r_state.FSM_TX_BIT_3     ; 0                 ; 0                ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 1                    ; 0                    ; 0                    ; 0                       ; 0                        ; 1                ;
; r_state.FSM_TX_BIT_4     ; 0                 ; 0                ; 0                        ; 0                        ; 0                        ; 0                        ; 1                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                        ; 1                ;
; r_state.FSM_END_SIGNAL_1 ; 0                 ; 0                ; 0                        ; 0                        ; 0                        ; 1                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                        ; 1                ;
; r_state.FSM_END_SIGNAL_2 ; 0                 ; 0                ; 0                        ; 0                        ; 1                        ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                        ; 1                ;
; r_state.FSM_END_SIGNAL_3 ; 0                 ; 0                ; 0                        ; 1                        ; 0                        ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                        ; 1                ;
; r_state.FSM_END_SIGNAL_4 ; 0                 ; 0                ; 1                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                        ; 1                ;
; r_state.FSM_DONE         ; 0                 ; 1                ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                        ; 1                ;
; r_state.FSM_TIMER        ; 1                 ; 0                ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                    ; 0                    ; 0                    ; 0                       ; 0                        ; 1                ;
+--------------------------+-------------------+------------------+--------------------------+--------------------------+--------------------------+--------------------------+----------------------+----------------------+----------------------+----------------------+-------------------------+--------------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |image_proc_top_design|camera_configuration:camera_configuration_inst|cam_config_controller:cam_config_controller_inst|r_state                                                           ;
+------------------------------+---------------------+-------------------------+------------------+------------------------------+--------------------------+---------------------------+------------------+
; Name                         ; r_state.FSM_CLEANUP ; r_state.FSM_CONFIG_DONE ; r_state.FSM_WAIT ; r_state.FSM_RESET_START_SCCB ; r_state.FSM_SEND_TO_SCCB ; r_state.FSM_READ_FROM_ROM ; r_state.FSM_IDLE ;
+------------------------------+---------------------+-------------------------+------------------+------------------------------+--------------------------+---------------------------+------------------+
; r_state.FSM_IDLE             ; 0                   ; 0                       ; 0                ; 0                            ; 0                        ; 0                         ; 0                ;
; r_state.FSM_READ_FROM_ROM    ; 0                   ; 0                       ; 0                ; 0                            ; 0                        ; 1                         ; 1                ;
; r_state.FSM_SEND_TO_SCCB     ; 0                   ; 0                       ; 0                ; 0                            ; 1                        ; 0                         ; 1                ;
; r_state.FSM_RESET_START_SCCB ; 0                   ; 0                       ; 0                ; 1                            ; 0                        ; 0                         ; 1                ;
; r_state.FSM_WAIT             ; 0                   ; 0                       ; 1                ; 0                            ; 0                        ; 0                         ; 1                ;
; r_state.FSM_CONFIG_DONE      ; 0                   ; 1                       ; 0                ; 0                            ; 0                        ; 0                         ; 1                ;
; r_state.FSM_CLEANUP          ; 1                   ; 0                       ; 0                ; 0                            ; 0                        ; 0                         ; 1                ;
+------------------------------+---------------------+-------------------------+------------------+------------------------------+--------------------------+---------------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |image_proc_top_design|main_control:main_control_inst|r_state ;
+------------------------+------------------------------------------------------+
; Name                   ; r_state.FSM_WORK                                     ;
+------------------------+------------------------------------------------------+
; r_state.FSM_CONFIG_CAM ; 0                                                    ;
; r_state.FSM_WORK       ; 1                                                    ;
+------------------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                         ; Reason for Removal                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; kernel_mem:kernel_mem_inst|o_kernel[8][5]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[8][4]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[8][3]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[8][2]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[8][1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[7][4]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[7][3]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[7][2]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[6][5]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[6][4]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[6][3]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[6][2]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[6][1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[5][8]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[5][7]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[5][6]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[5][5]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[5][4]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[5][3]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[5][2]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[5][1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[5][0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[4][8]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[4][7]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[4][6]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[4][5]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[4][4]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[4][1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[3][5]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[3][4]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[3][3]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[3][2]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[3][0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[2][8]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[2][7]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[2][6]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[2][5]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[2][4]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[2][3]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[2][2]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[2][1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[2][0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[1][8]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[1][7]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[1][6]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[1][5]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[1][4]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[1][3]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[1][2]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[1][1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[1][0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[0][8]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[0][7]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[0][6]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[0][5]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[0][4]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[0][3]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[0][2]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[0][0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[8][8]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[8][7]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[8][6]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[8][0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[7][8]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[7][7]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[7][6]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[7][5]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[7][1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[7][0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[6][8]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[6][7]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[6][6]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[6][0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[4][3]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[4][2]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[4][0]                                                                             ; Stuck at VCC due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[3][8]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[3][7]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[3][6]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[3][1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; kernel_mem:kernel_mem_inst|o_kernel[0][1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst|r_remainder[1]                 ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst|r_root[0]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst|r_remainder[1]                 ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst|r_root[0]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst|r_remainder[1]                 ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst|r_root[0]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst|r_root[1]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst|r_root[1]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst|r_root[1]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst|r_root[2]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst|r_root[2]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst|r_root[2]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst|r_root[3]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst|r_root[3]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst|r_root[3]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst|r_root[4]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst|r_root[4]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst|r_root[4]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst|r_root[5]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst|r_root[5]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst|r_root[5]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst|r_root[6]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst|r_root[6]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst|r_root[6]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst|r_root[7]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst|r_root[7]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst|r_root[7]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst|r_root[8]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst|r_root[8]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst|r_root[8]                      ; Stuck at GND due to stuck port data_in                                                                                            ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[0][0][5] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[0][0][0] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[1][0][0] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[1][0][5] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[0][2][2] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[0][2][7] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[0][2][1] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[0][2][6] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[0][2][0] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[0][2][5] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[0][1][1] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[0][1][7] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[0][1][0] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[0][1][6] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[0][0][2] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[0][0][7] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[0][0][1] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[0][0][6] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[2][0][0] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[2][0][5] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[1][2][2] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[1][2][7] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[1][2][1] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[1][2][6] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[1][2][0] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[1][2][5] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[1][1][1] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[1][1][7] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[1][1][0] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[1][1][6] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[1][0][2] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[1][0][7] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[1][0][1] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[1][0][6] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[2][2][2] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[2][2][7] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[2][2][1] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[2][2][6] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[2][2][0] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[2][2][5] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[2][1][1] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[2][1][7] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[2][1][0] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[2][1][6] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[2][0][2] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[2][0][7] ;
; window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[2][0][1] ; Merged with window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst|r_shift_reg[2][0][6] ;
; magnitude:magnitude_inst|range_control:range_control_inst_1|o_data_ready                                              ; Merged with magnitude:magnitude_inst|range_control:range_control_inst_0|o_data_ready                                              ;
; magnitude:magnitude_inst|range_control:range_control_inst_2|o_data_ready                                              ; Merged with magnitude:magnitude_inst|range_control:range_control_inst_0|o_data_ready                                              ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst|o_root_ready                   ; Merged with magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst|o_root_ready                   ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst|o_root_ready                   ; Merged with magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst|o_root_ready                   ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst|o_root_ready                   ; Merged with magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst|o_root_ready                   ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst|o_root_ready                   ; Merged with magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst|o_root_ready                   ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst|o_root_ready                   ; Merged with magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst|o_root_ready                   ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst|o_root_ready                   ; Merged with magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst|o_root_ready                   ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst|o_root_ready                   ; Merged with magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst|o_root_ready                   ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst|o_root_ready                   ; Merged with magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst|o_root_ready                   ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst|o_root_ready                   ; Merged with magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst|o_root_ready                   ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst|o_root_ready                   ; Merged with magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst|o_root_ready                   ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst|o_root_ready                   ; Merged with magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst|o_root_ready                   ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst|o_root_ready                   ; Merged with magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst|o_root_ready                   ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst|o_root_ready                   ; Merged with magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst|o_root_ready                   ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst|o_root_ready                   ; Merged with magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst|o_root_ready                   ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst|r_remainder[3]                 ; Merged with magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst|r_remainder[2]                 ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst|r_remainder[3]                 ; Merged with magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst|r_remainder[2]                 ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst|r_remainder[3]                 ; Merged with magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst|r_remainder[2]                 ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst|o_root_ready                   ; Merged with magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst|o_root_ready                   ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst|o_root_ready                   ; Merged with magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst|o_root_ready                   ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst|o_root_ready                   ; Merged with magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst|o_root_ready                   ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst|o_root_ready                   ; Merged with magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst|o_root_ready                   ;
; camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|r_byte_counter[2]               ; Stuck at GND due to stuck port data_in                                                                                            ;
; camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|r_return_state~4                ; Lost fanout                                                                                                                       ;
; camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|r_return_state~5                ; Lost fanout                                                                                                                       ;
; camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|r_return_state~6                ; Lost fanout                                                                                                                       ;
; camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|r_return_state~7                ; Lost fanout                                                                                                                       ;
; camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|r_state~13                      ; Lost fanout                                                                                                                       ;
; camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|r_state~14                      ; Lost fanout                                                                                                                       ;
; camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|r_state~15                      ; Lost fanout                                                                                                                       ;
; camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|r_state~16                      ; Lost fanout                                                                                                                       ;
; camera_configuration:camera_configuration_inst|cam_config_controller:cam_config_controller_inst|r_state~4             ; Lost fanout                                                                                                                       ;
; camera_configuration:camera_configuration_inst|cam_config_controller:cam_config_controller_inst|r_state~5             ; Lost fanout                                                                                                                       ;
; camera_configuration:camera_configuration_inst|cam_config_controller:cam_config_controller_inst|r_state~6             ; Lost fanout                                                                                                                       ;
; main_control:main_control_inst|r_state~6                                                                              ; Lost fanout                                                                                                                       ;
; main_control:main_control_inst|r_state~7                                                                              ; Lost fanout                                                                                                                       ;
; Total Number of Removed Registers = 172                                                                               ;                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                            ;
+--------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------+
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst|r_root[0] ; Stuck at GND              ; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst|r_root[1], ;
;                                                                                                  ; due to stuck port data_in ; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst|r_root[2], ;
;                                                                                                  ;                           ; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst|r_root[3], ;
;                                                                                                  ;                           ; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst|r_root[4], ;
;                                                                                                  ;                           ; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst|r_root[5], ;
;                                                                                                  ;                           ; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst|r_root[6], ;
;                                                                                                  ;                           ; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst|r_root[7], ;
;                                                                                                  ;                           ; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst|r_root[8]  ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst|r_root[0] ; Stuck at GND              ; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst|r_root[1], ;
;                                                                                                  ; due to stuck port data_in ; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst|r_root[2], ;
;                                                                                                  ;                           ; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst|r_root[3], ;
;                                                                                                  ;                           ; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst|r_root[4], ;
;                                                                                                  ;                           ; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst|r_root[5], ;
;                                                                                                  ;                           ; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst|r_root[6], ;
;                                                                                                  ;                           ; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst|r_root[7], ;
;                                                                                                  ;                           ; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst|r_root[8]  ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst|r_root[0] ; Stuck at GND              ; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst|r_root[1], ;
;                                                                                                  ; due to stuck port data_in ; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst|r_root[2], ;
;                                                                                                  ;                           ; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst|r_root[3], ;
;                                                                                                  ;                           ; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst|r_root[4], ;
;                                                                                                  ;                           ; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst|r_root[5], ;
;                                                                                                  ;                           ; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst|r_root[6], ;
;                                                                                                  ;                           ; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst|r_root[7], ;
;                                                                                                  ;                           ; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst|r_root[8]  ;
+--------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1165  ;
; Number of registers using Synchronous Clear  ; 83    ;
; Number of registers using Synchronous Load   ; 203   ;
; Number of registers using Asynchronous Clear ; 443   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1083  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                     ;
+--------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                      ; Fan out ;
+--------------------------------------------------------------------------------------------------------+---------+
; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst|r_remainder[17] ; 3       ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst|r_remainder[17] ; 3       ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst|r_remainder[17] ; 3       ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst|r_remainder[15] ; 19      ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst|r_remainder[15] ; 19      ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst|r_remainder[15] ; 19      ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst|r_remainder[13] ; 17      ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst|r_remainder[13] ; 17      ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst|r_remainder[13] ; 17      ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst|r_remainder[11] ; 15      ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst|r_remainder[11] ; 15      ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst|r_remainder[11] ; 15      ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst|r_remainder[9]  ; 13      ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst|r_remainder[9]  ; 13      ;
; magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst|r_remainder[9]  ; 13      ;
; camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|o_siod           ; 2       ;
; camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|o_sioc           ; 2       ;
; camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|o_ready          ; 5       ;
; pixel_capture:pixel_capture_inst|r_vsync[3]                                                            ; 2       ;
; pixel_capture:pixel_capture_inst|r_vsync[2]                                                            ; 2       ;
; pixel_capture:pixel_capture_inst|r_vsync[1]                                                            ; 2       ;
; pixel_capture:pixel_capture_inst|r_vsync[0]                                                            ; 2       ;
; pixel_capture:pixel_capture_inst|r_vsync[15]                                                           ; 1       ;
; pixel_capture:pixel_capture_inst|r_vsync[14]                                                           ; 2       ;
; pixel_capture:pixel_capture_inst|r_vsync[13]                                                           ; 2       ;
; pixel_capture:pixel_capture_inst|r_vsync[12]                                                           ; 2       ;
; pixel_capture:pixel_capture_inst|r_vsync[11]                                                           ; 2       ;
; pixel_capture:pixel_capture_inst|r_vsync[10]                                                           ; 2       ;
; pixel_capture:pixel_capture_inst|r_vsync[9]                                                            ; 2       ;
; pixel_capture:pixel_capture_inst|r_vsync[8]                                                            ; 2       ;
; pixel_capture:pixel_capture_inst|r_vsync[7]                                                            ; 2       ;
; pixel_capture:pixel_capture_inst|r_vsync[6]                                                            ; 2       ;
; pixel_capture:pixel_capture_inst|r_vsync[5]                                                            ; 2       ;
; pixel_capture:pixel_capture_inst|r_vsync[4]                                                            ; 2       ;
; Total number of inverted registers = 34                                                                ;         ;
+--------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                         ; Megafunction                                                                                                           ; Type ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------+
; window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst|fifo:fifo_inst|RAM:ram|o_read_value[0..2][0..7] ; window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst|fifo:fifo_inst|RAM:ram|ram_rtl_0 ; RAM  ;
; window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst|RAM:ram|o_read_value[0..2][0..7] ; window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst|RAM:ram|ram_rtl_0 ; RAM  ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |image_proc_top_design|post_proc:post_proc_inst|r_data[1][6]                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |image_proc_top_design|magnitude:magnitude_inst|r_convolution_value[1][0][0]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |image_proc_top_design|magnitude:magnitude_inst|r_convolution_value[1][1][6]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |image_proc_top_design|magnitude:magnitude_inst|r_convolution_value[1][2][1]                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |image_proc_top_design|post_proc:post_proc_inst|r_data[1][7]                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |image_proc_top_design|post_proc:post_proc_inst|r_data[1][4]                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|r_clk_counter[2]               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|r_bit_counter[0]               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |image_proc_top_design|post_proc:post_proc_inst|r_data[0][3]                                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |image_proc_top_design|post_proc:post_proc_inst|r_data[1][1]                                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |image_proc_top_design|post_proc:post_proc_inst|r_data[2][1]                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|r_clk_counter[7]               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|r_clk_counter[6]               ;
; 11:1               ; 7 bits    ; 49 LEs        ; 14 LEs               ; 35 LEs                 ; Yes        ; |image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|r_tx_byte[5]                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst|r_state                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |image_proc_top_design|convolution_set:convolution_set_inst_0|convolution:generation_convolution[0].convolution_inst|o_convolution_value[4] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |image_proc_top_design|convolution_set:convolution_set_inst_0|convolution:generation_convolution[1].convolution_inst|o_convolution_value[1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |image_proc_top_design|convolution_set:convolution_set_inst_0|convolution:generation_convolution[2].convolution_inst|o_convolution_value[4] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |image_proc_top_design|camera_configuration:camera_configuration_inst|cam_config_controller:cam_config_controller_inst|Selector6            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst|fifo:fifo_inst|RAM:ram|altsyncram:ram_rtl_0|altsyncram_i9n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst|RAM:ram|altsyncram:ram_rtl_0|altsyncram_i9n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: kernel_mem:kernel_mem_inst ;
+---------------------+-------+-------------------------------------------+
; Parameter Name      ; Value ; Type                                      ;
+---------------------+-------+-------------------------------------------+
; KERNEL_NUM_ELEMENTS ; 9     ; Signed Integer                            ;
; DATA_KERNEL_WIDTH   ; 9     ; Signed Integer                            ;
+---------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clock_divider_inst ;
+----------------+----------+---------------------------------------------------+
; Parameter Name ; Value    ; Type                                              ;
+----------------+----------+---------------------------------------------------+
; FREQ_1         ; 50000000 ; Signed Integer                                    ;
; FREQ_2         ; 25000000 ; Signed Integer                                    ;
+----------------+----------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_control:main_control_inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; FSM_CONFIG_CAM ; 0     ; Unsigned Binary                                    ;
; FSM_WORK       ; 1     ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_configuration:camera_configuration_inst ;
+----------------+----------+-----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                            ;
+----------------+----------+-----------------------------------------------------------------+
; CLK_FREQUENCY  ; 25000000 ; Signed Integer                                                  ;
; SCCB_FREQUENCY ; 100000   ; Signed Integer                                                  ;
+----------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_configuration:camera_configuration_inst|cam_config_controller:cam_config_controller_inst ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                             ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------+
; CLK_FREQUENCY  ; 25000000 ; Signed Integer                                                                                                   ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                   ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
; SCCB_FREQUENCY ; 100000   ; Signed Integer                                                                                         ;
; CLK_FREQUENCY  ; 25000000 ; Signed Integer                                                                                         ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pixel_capture:pixel_capture_inst ;
+----------------+--------+-----------------------------------------------------+
; Parameter Name ; Value  ; Type                                                ;
+----------------+--------+-----------------------------------------------------+
; MAX_ADDRESS    ; 262143 ; Signed Integer                                      ;
+----------------+--------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: window_buffer:window_buffer_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; COLOR_CHANNEL  ; 8     ; Signed Integer                                       ;
; KERNEL         ; 3     ; Signed Integer                                       ;
; WIDTH_IMAGE    ; 640   ; Signed Integer                                       ;
; HEIGHT_IMAGE   ; 480   ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; PXL_CHANNEL      ; 8     ; Signed Integer                                                                                          ;
; SHIFT_FIFO_DEPTH ; 637   ; Signed Integer                                                                                          ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; COLOR_CHANNEL  ; 8     ; Signed Integer                                                                                                           ;
; FIFO_DEPTH     ; 638   ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst|RAM:ram ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PXL_CHANNEL    ; 8     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 639   ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; PXL_CHANNEL      ; 8     ; Signed Integer                                                                                          ;
; SHIFT_FIFO_DEPTH ; 637   ; Signed Integer                                                                                          ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst|fifo:fifo_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; COLOR_CHANNEL  ; 8     ; Signed Integer                                                                                                           ;
; FIFO_DEPTH     ; 638   ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst|fifo:fifo_inst|RAM:ram ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PXL_CHANNEL    ; 8     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 639   ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                       ;
; PXL_CHANNEL    ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: window_buffer:window_buffer_inst|shift_register:generation_shift_register[1].shift_register_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                       ;
; PXL_CHANNEL    ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: window_buffer:window_buffer_inst|shift_register:generation_shift_register[2].shift_register_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                       ;
; PXL_CHANNEL    ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_set:convolution_set_inst_0 ;
+---------------------+-------+-------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                  ;
+---------------------+-------+-------------------------------------------------------+
; KERNEL              ; 3     ; Signed Integer                                        ;
; KERNEL_NUM_ELEMENTS ; 9     ; Signed Integer                                        ;
; COLOR_CHANNEL       ; 8     ; Signed Integer                                        ;
; DATA_KERNEL_WIDTH   ; 9     ; Signed Integer                                        ;
+---------------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_set:convolution_set_inst_0|convolution:generation_convolution[0].convolution_inst ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; KERNEL_NUM_ELEMENTS ; 9     ; Signed Integer                                                                                               ;
; COLOR_CHANNEL       ; 8     ; Signed Integer                                                                                               ;
; DATA_KERNEL_WIDTH   ; 9     ; Signed Integer                                                                                               ;
; ADDER_WIDTH         ; 22    ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_set:convolution_set_inst_0|convolution:generation_convolution[1].convolution_inst ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; KERNEL_NUM_ELEMENTS ; 9     ; Signed Integer                                                                                               ;
; COLOR_CHANNEL       ; 8     ; Signed Integer                                                                                               ;
; DATA_KERNEL_WIDTH   ; 9     ; Signed Integer                                                                                               ;
; ADDER_WIDTH         ; 22    ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_set:convolution_set_inst_0|convolution:generation_convolution[2].convolution_inst ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; KERNEL_NUM_ELEMENTS ; 9     ; Signed Integer                                                                                               ;
; COLOR_CHANNEL       ; 8     ; Signed Integer                                                                                               ;
; DATA_KERNEL_WIDTH   ; 9     ; Signed Integer                                                                                               ;
; ADDER_WIDTH         ; 22    ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_set:convolution_set_inst_1 ;
+---------------------+-------+-------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                  ;
+---------------------+-------+-------------------------------------------------------+
; KERNEL              ; 3     ; Signed Integer                                        ;
; KERNEL_NUM_ELEMENTS ; 9     ; Signed Integer                                        ;
; COLOR_CHANNEL       ; 8     ; Signed Integer                                        ;
; DATA_KERNEL_WIDTH   ; 9     ; Signed Integer                                        ;
+---------------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_set:convolution_set_inst_1|convolution:generation_convolution[0].convolution_inst ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; KERNEL_NUM_ELEMENTS ; 9     ; Signed Integer                                                                                               ;
; COLOR_CHANNEL       ; 8     ; Signed Integer                                                                                               ;
; DATA_KERNEL_WIDTH   ; 9     ; Signed Integer                                                                                               ;
; ADDER_WIDTH         ; 22    ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_set:convolution_set_inst_1|convolution:generation_convolution[1].convolution_inst ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; KERNEL_NUM_ELEMENTS ; 9     ; Signed Integer                                                                                               ;
; COLOR_CHANNEL       ; 8     ; Signed Integer                                                                                               ;
; DATA_KERNEL_WIDTH   ; 9     ; Signed Integer                                                                                               ;
; ADDER_WIDTH         ; 22    ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: convolution_set:convolution_set_inst_1|convolution:generation_convolution[2].convolution_inst ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; KERNEL_NUM_ELEMENTS ; 9     ; Signed Integer                                                                                               ;
; COLOR_CHANNEL       ; 8     ; Signed Integer                                                                                               ;
; DATA_KERNEL_WIDTH   ; 9     ; Signed Integer                                                                                               ;
; ADDER_WIDTH         ; 22    ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; COLOR_CHANNEL  ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_SIZE      ; 17    ; Signed Integer                                                ;
; COLOR_CHANNEL  ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 1     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 2     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 2     ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 4     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 2     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 3     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 4     ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 6     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 3     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 4     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 6     ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 8     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 4     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 5     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 8     ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 10    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 5     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 6     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 10    ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 12    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 6     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 7     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 12    ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 14    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 7     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 7     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 8     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 14    ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 16    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 8     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 9     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 16    ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 18    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 9     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 9     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 10    ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 18    ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 20    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_SIZE      ; 17    ; Signed Integer                                                ;
; COLOR_CHANNEL  ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 1     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 2     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 2     ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 4     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 2     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 3     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 4     ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 6     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 3     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 4     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 6     ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 8     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 4     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 5     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 8     ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 10    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 5     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 6     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 10    ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 12    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 6     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 7     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 12    ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 14    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 7     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 7     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 8     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 14    ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 16    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 8     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 9     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 16    ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 18    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_1|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 9     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 9     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 10    ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 18    ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 20    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_2 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_SIZE      ; 17    ; Signed Integer                                                ;
; COLOR_CHANNEL  ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 1     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 2     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 2     ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 4     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 2     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 3     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 4     ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 6     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 3     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 4     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 6     ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 8     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 4     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 5     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 8     ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 10    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 5     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 6     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 10    ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 12    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 6     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 7     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 12    ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 14    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 7     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 7     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 8     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 14    ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 16    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 8     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 9     ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 16    ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 18    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|sqrt:sqrt_inst_2|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 9     ; Signed Integer                                                                                             ;
; SIZE_DATA      ; 17    ; Signed Integer                                                                                             ;
; SIZE_ROOT_IN   ; 9     ; Signed Integer                                                                                             ;
; SIZE_ROOT_OUT  ; 10    ; Signed Integer                                                                                             ;
; SIZE_REM_IN    ; 18    ; Signed Integer                                                                                             ;
; SIZE_REM_OUT   ; 20    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|range_control:range_control_inst_0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; COLOR_CHANNEL  ; 8     ; Signed Integer                                                                  ;
; DATA_SIZE      ; 17    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|range_control:range_control_inst_1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; COLOR_CHANNEL  ; 8     ; Signed Integer                                                                  ;
; DATA_SIZE      ; 17    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: magnitude:magnitude_inst|range_control:range_control_inst_2 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; COLOR_CHANNEL  ; 8     ; Signed Integer                                                                  ;
; DATA_SIZE      ; 17    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:mux_inst ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; COLOR_CHANNEL  ; 8     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: post_proc:post_proc_inst ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; COLOR_CHANNEL  ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst|fifo:fifo_inst|RAM:ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                                                ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                                ;
; NUMWORDS_A                         ; 639                  ; Untyped                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                                                ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                                ;
; NUMWORDS_B                         ; 639                  ; Untyped                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_i9n1      ; Untyped                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst|RAM:ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                                                ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                                ;
; NUMWORDS_A                         ; 639                  ; Untyped                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                                                ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                                ;
; NUMWORDS_B                         ; 639                  ; Untyped                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_i9n1      ; Untyped                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                 ;
; Entity Instance                           ; window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst|fifo:fifo_inst|RAM:ram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                                ;
;     -- NUMWORDS_A                         ; 639                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 24                                                                                                                                ;
;     -- NUMWORDS_B                         ; 639                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                          ;
; Entity Instance                           ; window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst|RAM:ram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                                ;
;     -- NUMWORDS_A                         ; 639                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 24                                                                                                                                ;
;     -- NUMWORDS_B                         ; 639                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "magnitude:magnitude_inst|sqrt:sqrt_inst_2" ;
+------------+-------+----------+---------------------------------------+
; Port       ; Type  ; Severity ; Details                               ;
+------------+-------+----------+---------------------------------------+
; i_data[17] ; Input ; Info     ; Stuck at GND                          ;
+------------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "magnitude:magnitude_inst|sqrt:sqrt_inst_1" ;
+------------+-------+----------+---------------------------------------+
; Port       ; Type  ; Severity ; Details                               ;
+------------+-------+----------+---------------------------------------+
; i_data[17] ; Input ; Info     ; Stuck at GND                          ;
+------------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst"    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_data      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_root[9]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_remainder ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; i_root ; Input ; Info     ; Stuck at GND                                                                           ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "magnitude:magnitude_inst|sqrt:sqrt_inst_0" ;
+------------+-------+----------+---------------------------------------+
; Port       ; Type  ; Severity ; Details                               ;
+------------+-------+----------+---------------------------------------+
; i_data[17] ; Input ; Info     ; Stuck at GND                          ;
+------------+-------+----------+---------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "convolution_set:convolution_set_inst_1" ;
+-------------------+-------+----------+-----------------------------+
; Port              ; Type  ; Severity ; Details                     ;
+-------------------+-------+----------+-----------------------------+
; i_kernel[5..3]    ; Input ; Info     ; Stuck at GND                ;
; i_kernel[8]       ; Input ; Info     ; Stuck at VCC                ;
; i_kernel[7][8..1] ; Input ; Info     ; Stuck at VCC                ;
; i_kernel[7][0]    ; Input ; Info     ; Stuck at GND                ;
; i_kernel[6]       ; Input ; Info     ; Stuck at VCC                ;
; i_kernel[2][8..1] ; Input ; Info     ; Stuck at GND                ;
; i_kernel[2][0]    ; Input ; Info     ; Stuck at VCC                ;
; i_kernel[1][8..2] ; Input ; Info     ; Stuck at GND                ;
; i_kernel[1][1]    ; Input ; Info     ; Stuck at VCC                ;
; i_kernel[1][0]    ; Input ; Info     ; Stuck at GND                ;
; i_kernel[0][8..1] ; Input ; Info     ; Stuck at GND                ;
; i_kernel[0][0]    ; Input ; Info     ; Stuck at VCC                ;
+-------------------+-------+----------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "window_buffer:window_buffer_inst|shift_register:generation_shift_register[2].shift_register_inst" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                    ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------+
; o_data      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; o_enable_tx ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------+
; o_empty ; Output ; Info     ; Explicitly unconnected                                                                             ;
; o_full  ; Output ; Info     ; Explicitly unconnected                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pixel_capture:pixel_capture_inst"                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; o_we_memory   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_vsync       ; Output ; Info     ; Explicitly unconnected                                                              ;
; o_fake_output ; Output ; Info     ; Explicitly unconnected                                                              ;
; o_wr_address  ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "kernel_mem:kernel_mem_inst" ;
+------------------+-------+----------+------------------+
; Port             ; Type  ; Severity ; Details          ;
+------------------+-------+----------+------------------+
; i_kernel_address ; Input ; Info     ; Stuck at GND     ;
+------------------+-------+----------+------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1165                        ;
;     CLR               ; 53                          ;
;     CLR SCLR          ; 2                           ;
;     ENA               ; 476                         ;
;     ENA CLR           ; 334                         ;
;     ENA CLR SCLR      ; 46                          ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SCLR          ; 24                          ;
;     ENA SLD           ; 195                         ;
;     SCLR              ; 11                          ;
;     plain             ; 16                          ;
; arriav_lcell_comb     ; 1165                        ;
;     arith             ; 729                         ;
;         1 data inputs ; 387                         ;
;         2 data inputs ; 336                         ;
;         3 data inputs ; 6                           ;
;     extend            ; 18                          ;
;         7 data inputs ; 18                          ;
;     normal            ; 418                         ;
;         1 data inputs ; 55                          ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 50                          ;
;         4 data inputs ; 36                          ;
;         5 data inputs ; 97                          ;
;         6 data inputs ; 155                         ;
; arriav_mac            ; 33                          ;
; boundary_port         ; 46                          ;
; stratixv_ram_block    ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.61                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Jun 03 01:19:53 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off filter_sobel -c filter_sobel
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file modules/selection_mode.sv
    Info (12023): Found entity 1: selection_mode File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/selection_mode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/post_proc.sv
    Info (12023): Found entity 1: post_proc File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/post_proc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/address_kernel_counter.sv
    Info (12023): Found entity 1: address_kernel_counter File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/address_kernel_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/config_camera/sccb_transmitter.sv
    Info (12023): Found entity 1: sccb_transmitter File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/config_camera/configuration_rom.sv
    Info (12023): Found entity 1: configuration_rom File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/configuration_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/config_camera/camera_configuration.sv
    Info (12023): Found entity 1: camera_configuration File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/camera_configuration.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/config_camera/cam_config_controller.sv
    Info (12023): Found entity 1: cam_config_controller File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/cam_config_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/convolution/convolution_set.sv
    Info (12023): Found entity 1: convolution_set File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution/convolution_set.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/convolution/convolution.sv
    Info (12023): Found entity 1: convolution File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution/convolution.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/magnitude/sqrt/sqrt_stage.sv
    Info (12023): Found entity 1: sqrt_stage File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt_stage.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/magnitude/sqrt/sqrt.sv
    Info (12023): Found entity 1: sqrt File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/magnitude/sqrt/range_control.sv
    Info (12023): Found entity 1: range_control File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/range_control.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/magnitude/magnitude.sv
    Info (12023): Found entity 1: magnitude File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/magnitude.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/window_buffer/window_buffer.sv
    Info (12023): Found entity 1: window_buffer File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/window_buffer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/window_buffer/shift_register.sv
    Info (12023): Found entity 1: shift_register File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/shift_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/window_buffer/shift_fifo.sv
    Info (12023): Found entity 1: shift_fifo File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/shift_fifo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/window_buffer/ram.sv
    Info (12023): Found entity 1: RAM File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/RAM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/window_buffer/fifo.sv
    Info (12023): Found entity 1: fifo File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/fifo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/writer.sv
    Info (12023): Found entity 1: writer File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/writer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/vga.sv
    Info (12023): Found entity 1: VGA File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/VGA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/ram_16.sv
    Info (12023): Found entity 1: RAM_16 File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/RAM_16.sv Line: 1
Warning (10229): Verilog HDL Expression warning at pixel_capture.sv(44): truncated literal to match 5 bits File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/pixel_capture.sv Line: 44
Warning (10229): Verilog HDL Expression warning at pixel_capture.sv(48): truncated literal to match 5 bits File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/pixel_capture.sv Line: 48
Warning (10229): Verilog HDL Expression warning at pixel_capture.sv(52): truncated literal to match 6 bits File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/pixel_capture.sv Line: 52
Warning (10229): Verilog HDL Expression warning at pixel_capture.sv(52): truncated literal to match 5 bits File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/pixel_capture.sv Line: 52
Warning (10229): Verilog HDL Expression warning at pixel_capture.sv(59): truncated literal to match 6 bits File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/pixel_capture.sv Line: 59
Warning (10229): Verilog HDL Expression warning at pixel_capture.sv(63): truncated literal to match 5 bits File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/pixel_capture.sv Line: 63
Warning (10229): Verilog HDL Expression warning at pixel_capture.sv(67): truncated literal to match 5 bits File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/pixel_capture.sv Line: 67
Warning (10229): Verilog HDL Expression warning at pixel_capture.sv(67): truncated literal to match 6 bits File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/pixel_capture.sv Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file modules/pixel_capture.sv
    Info (12023): Found entity 1: pixel_capture File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/pixel_capture.sv Line: 1
Warning (12090): Entity "mux" obtained from "modules/mux.sv" instead of from Quartus Prime megafunction library File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/mux.sv
    Info (12023): Found entity 1: mux File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/main_control.sv
    Info (12023): Found entity 1: main_control File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/main_control.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/kernel_mem.sv
    Info (12023): Found entity 1: kernel_mem File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/kernel_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/image_proc_top_design.sv
    Info (12023): Found entity 1: image_proc_top_design File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/clock_divider.sv Line: 2
Warning (10236): Verilog HDL Implicit Net warning at image_proc_top_design.sv(77): created implicit net for "dac_nsync" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 77
Warning (10236): Verilog HDL Implicit Net warning at image_proc_top_design.sv(78): created implicit net for "o_camera_pwdn" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 78
Warning (10236): Verilog HDL Implicit Net warning at image_proc_top_design.sv(83): created implicit net for "o_camera_reset" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 83
Warning (10236): Verilog HDL Implicit Net warning at image_proc_top_design.sv(104): created implicit net for "i_kernel_address" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 104
Info (12127): Elaborating entity "image_proc_top_design" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at image_proc_top_design.sv(77): object "dac_nsync" assigned a value but never read File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 77
Warning (10036): Verilog HDL or VHDL warning at image_proc_top_design.sv(78): object "o_camera_pwdn" assigned a value but never read File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 78
Warning (10036): Verilog HDL or VHDL warning at image_proc_top_design.sv(83): object "o_camera_reset" assigned a value but never read File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 83
Warning (10030): Net "i_kernel_address" at image_proc_top_design.sv(104) has no driver or initial value, using a default initial value '0' File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 104
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "w_kernel" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "w_data_from_wb" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "w_pixel_area_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "w_convolution_value" into its bus
Info (12128): Elaborating entity "address_kernel_counter" for hierarchy "address_kernel_counter:address_kernel_counter_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 94
Warning (10230): Verilog HDL assignment warning at address_kernel_counter.sv(30): truncated value with size 32 to match size of target (3) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/address_kernel_counter.sv Line: 30
Info (12128): Elaborating entity "kernel_mem" for hierarchy "kernel_mem:kernel_mem_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 106
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clock_divider_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 152
Info (12128): Elaborating entity "main_control" for hierarchy "main_control:main_control_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 161
Info (12128): Elaborating entity "camera_configuration" for hierarchy "camera_configuration:camera_configuration_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 177
Info (12128): Elaborating entity "configuration_rom" for hierarchy "camera_configuration:camera_configuration_inst|configuration_rom:configuration_rom_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/camera_configuration.sv Line: 32
Warning (10272): Verilog HDL Case Statement warning at configuration_rom.sv(72): case item expression covers a value already covered by a previous case item File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/configuration_rom.sv Line: 72
Info (12128): Elaborating entity "cam_config_controller" for hierarchy "camera_configuration:camera_configuration_inst|cam_config_controller:cam_config_controller_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/camera_configuration.sv Line: 48
Info (12128): Elaborating entity "sccb_transmitter" for hierarchy "camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/camera_configuration.sv Line: 66
Warning (10230): Verilog HDL assignment warning at sccb_transmitter.sv(96): truncated value with size 32 to match size of target (9) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv Line: 96
Warning (10230): Verilog HDL assignment warning at sccb_transmitter.sv(110): truncated value with size 32 to match size of target (3) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv Line: 110
Warning (10230): Verilog HDL assignment warning at sccb_transmitter.sv(128): truncated value with size 32 to match size of target (9) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv Line: 128
Warning (10230): Verilog HDL assignment warning at sccb_transmitter.sv(140): truncated value with size 32 to match size of target (9) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv Line: 140
Warning (10230): Verilog HDL assignment warning at sccb_transmitter.sv(149): truncated value with size 32 to match size of target (9) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv Line: 149
Warning (10230): Verilog HDL assignment warning at sccb_transmitter.sv(163): truncated value with size 32 to match size of target (4) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv Line: 163
Warning (10230): Verilog HDL assignment warning at sccb_transmitter.sv(170): truncated value with size 32 to match size of target (9) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv Line: 170
Warning (10230): Verilog HDL assignment warning at sccb_transmitter.sv(178): truncated value with size 32 to match size of target (9) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv Line: 178
Warning (10230): Verilog HDL assignment warning at sccb_transmitter.sv(186): truncated value with size 32 to match size of target (9) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv Line: 186
Warning (10230): Verilog HDL assignment warning at sccb_transmitter.sv(194): truncated value with size 32 to match size of target (9) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv Line: 194
Warning (10230): Verilog HDL assignment warning at sccb_transmitter.sv(203): truncated value with size 32 to match size of target (9) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv Line: 203
Warning (10230): Verilog HDL assignment warning at sccb_transmitter.sv(211): truncated value with size 32 to match size of target (9) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv Line: 211
Info (12128): Elaborating entity "pixel_capture" for hierarchy "pixel_capture:pixel_capture_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 198
Info (12128): Elaborating entity "window_buffer" for hierarchy "window_buffer:window_buffer_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 232
Warning (10230): Verilog HDL assignment warning at window_buffer.sv(101): truncated value with size 32 to match size of target (19) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/window_buffer.sv Line: 101
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "o_pixel_area_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wi_data_shift_reg" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wo_data_shift_reg" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wi_data_shift_fifo" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wo_data_shift_fifo" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "o_pixel_area_data" into its bus
Info (12128): Elaborating entity "shift_fifo" for hierarchy "window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/window_buffer.sv Line: 53
Warning (10230): Verilog HDL assignment warning at shift_fifo.sv(46): truncated value with size 32 to match size of target (10) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/shift_fifo.sv Line: 46
Info (12128): Elaborating entity "fifo" for hierarchy "window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/shift_fifo.sv Line: 35
Warning (10230): Verilog HDL assignment warning at fifo.sv(39): truncated value with size 32 to match size of target (10) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/fifo.sv Line: 39
Warning (10230): Verilog HDL assignment warning at fifo.sv(52): truncated value with size 32 to match size of target (10) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/fifo.sv Line: 52
Warning (10230): Verilog HDL assignment warning at fifo.sv(58): truncated value with size 32 to match size of target (10) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/fifo.sv Line: 58
Info (12128): Elaborating entity "RAM" for hierarchy "window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst|RAM:ram" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/fifo.sv Line: 33
Info (12128): Elaborating entity "shift_register" for hierarchy "window_buffer:window_buffer_inst|shift_register:generation_shift_register[0].shift_register_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/window_buffer.sv Line: 72
Warning (10230): Verilog HDL assignment warning at shift_register.sv(33): truncated value with size 32 to match size of target (2) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/shift_register.sv Line: 33
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "o_whole_data_reg" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "r_shift_reg" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "o_whole_data_reg" into its bus
Info (12128): Elaborating entity "convolution_set" for hierarchy "convolution_set:convolution_set_inst_0" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 248
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "i_pixel_area_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "w_pixel_area_color_channel" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "w_pixel_area_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "i_pixel_area_data" into its bus
Info (12128): Elaborating entity "convolution" for hierarchy "convolution_set:convolution_set_inst_0|convolution:generation_convolution[0].convolution_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution/convolution_set.sv Line: 53
Warning (10230): Verilog HDL assignment warning at convolution.sv(51): truncated value with size 32 to match size of target (8) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution/convolution.sv Line: 51
Info (12128): Elaborating entity "magnitude" for hierarchy "magnitude:magnitude_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 278
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "i_convolution_value" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "r_convolution_value" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "i_convolution_value" into its bus
Info (12128): Elaborating entity "sqrt" for hierarchy "magnitude:magnitude_inst|sqrt:sqrt_inst_0" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/magnitude.sv Line: 50
Info (12128): Elaborating entity "sqrt_stage" for hierarchy "magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv Line: 50
Warning (10230): Verilog HDL assignment warning at sqrt_stage.sv(31): truncated value with size 3 to match size of target (2) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt_stage.sv Line: 31
Info (12128): Elaborating entity "sqrt_stage" for hierarchy "magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[2].sqrt_stage_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv Line: 50
Info (12128): Elaborating entity "sqrt_stage" for hierarchy "magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[3].sqrt_stage_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv Line: 50
Info (12128): Elaborating entity "sqrt_stage" for hierarchy "magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[4].sqrt_stage_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv Line: 50
Info (12128): Elaborating entity "sqrt_stage" for hierarchy "magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[5].sqrt_stage_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv Line: 50
Info (12128): Elaborating entity "sqrt_stage" for hierarchy "magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[6].sqrt_stage_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv Line: 50
Info (12128): Elaborating entity "sqrt_stage" for hierarchy "magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[7].sqrt_stage_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv Line: 50
Info (12128): Elaborating entity "sqrt_stage" for hierarchy "magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[8].sqrt_stage_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv Line: 50
Info (12128): Elaborating entity "sqrt_stage" for hierarchy "magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[9].sqrt_stage_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv Line: 50
Info (12128): Elaborating entity "range_control" for hierarchy "magnitude:magnitude_inst|range_control:range_control_inst_0" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/magnitude.sv Line: 97
Warning (10230): Verilog HDL assignment warning at range_control.sv(18): truncated value with size 32 to match size of target (8) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/range_control.sv Line: 18
Info (12128): Elaborating entity "mux" for hierarchy "mux:mux_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 293
Info (12128): Elaborating entity "post_proc" for hierarchy "post_proc:post_proc_inst" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 313
Warning (10230): Verilog HDL assignment warning at post_proc.sv(40): truncated value with size 32 to match size of target (8) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/post_proc.sv Line: 40
Warning (10230): Verilog HDL assignment warning at post_proc.sv(41): truncated value with size 32 to match size of target (8) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/post_proc.sv Line: 41
Warning (10230): Verilog HDL assignment warning at post_proc.sv(42): truncated value with size 32 to match size of target (8) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/post_proc.sv Line: 42
Warning (10230): Verilog HDL assignment warning at post_proc.sv(52): truncated value with size 32 to match size of target (8) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/post_proc.sv Line: 52
Warning (10230): Verilog HDL assignment warning at post_proc.sv(53): truncated value with size 32 to match size of target (8) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/post_proc.sv Line: 53
Warning (10230): Verilog HDL assignment warning at post_proc.sv(54): truncated value with size 32 to match size of target (8) File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/post_proc.sv Line: 54
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst|fifo:fifo_inst|RAM:ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 639
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 639
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst|RAM:ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 639
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 639
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst|fifo:fifo_inst|RAM:ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "window_buffer:window_buffer_inst|shift_fifo:generation_ram_buffers[1].shift_fifo_inst|fifo:fifo_inst|RAM:ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "639"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "639"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i9n1.tdf
    Info (12023): Found entity 1: altsyncram_i9n1 File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/db/altsyncram_i9n1.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "i_red_screen" File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 9
Info (21057): Implemented 2019 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 1892 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21062): Implemented 33 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 4894 megabytes
    Info: Processing ended: Thu Jun 03 01:20:15 2021
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:23


