// Seed: 2195422009
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input supply1 id_2,
    input wire id_3,
    input tri id_4,
    input wire id_5,
    output logic id_6,
    input uwire id_7
);
  wire id_9;
  always_comb @(posedge (1'b0) or posedge 1) id_6 <= #1 -1;
  assign id_6 = 1;
  wire id_10;
  wire id_11 = id_11;
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_11
  );
endmodule
