1,8c1,17
< load 0000 miss 00000000
< load 0004 miss 00000000
< load 0008 miss 00000000
< load 000c miss 00000000
< load 0010 miss 00000000
< load 0014 miss 00000000
< load 0018 miss 00000000
< load 001c miss 00000000
---
> cachesize: 8, nWays: 1, storeAlg: 10, blocksize: 4
> load 0000 4
> Processing load. address: 0, size: 4
> load 0004 4
> Processing load. address: 4, size: 4
> load 0008 4
> Processing load. address: 8, size: 4
> load 000c 4
> Processing load. address: c, size: 4
> load 0010 4
> Processing load. address: 10, size: 4
> load 0014 4
> Processing load. address: 14, size: 4
> load 0018 4
> Processing load. address: 18, size: 4
> load 001c 4
> Processing load. address: 1c, size: 4
