/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 56 104 224 120)
	(text "INPUT" (rect 125 0 161 13)(font "Arial" (font_size 6)))
	(text "clk" (rect 5 0 23 15)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 152 20)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 896 104 1072 120)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "DCa[15..0]" (rect 90 0 158 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 616 184 792 200)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "clk_D" (rect 90 0 126 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 416 184 592 200)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "clk_in" (rect 90 0 127 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 288 80 400 176)
	(text "Block1" (rect 5 0 53 20)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 73 31 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 20 20)(font "Intel Clear" (font_size 8)))
		(text "clk" (rect 21 27 41 47)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 112 32)
		(output)
		(text "clk_in" (rect 0 0 41 20)(font "Intel Clear" (font_size 8)))
		(text "clk_in" (rect 50 27 91 47)(font "Intel Clear" (font_size 8)))
		(line (pt 112 32)(pt 96 32))
	)
	(drawing
		(rectangle (rect 16 16 96 80))
	)
)
(symbol
	(rect 464 80 600 176)
	(text "Block2" (rect 5 0 53 20)(font "Intel Clear" (font_size 8)))
	(text "inst2" (rect 8 73 39 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "clk_in" (rect 0 0 41 20)(font "Intel Clear" (font_size 8)))
		(text "clk_in" (rect 21 27 62 47)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 136 32)
		(output)
		(text "clk_D" (rect 0 0 38 20)(font "Intel Clear" (font_size 8)))
		(text "clk_D" (rect 77 27 115 47)(font "Intel Clear" (font_size 8)))
		(line (pt 136 32)(pt 120 32))
	)
	(drawing
		(rectangle (rect 16 16 120 80))
	)
)
(symbol
	(rect 664 80 832 176)
	(text "Block3" (rect 5 0 53 20)(font "Intel Clear" (font_size 8)))
	(text "inst3" (rect 8 73 39 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "clk_D" (rect 0 0 38 20)(font "Intel Clear" (font_size 8)))
		(text "clk_D" (rect 21 27 59 47)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 168 32)
		(output)
		(text "DCa[15..0]" (rect 0 0 73 20)(font "Intel Clear" (font_size 8)))
		(text "DCa[15..0]" (rect 74 27 147 47)(font "Intel Clear" (font_size 8)))
		(line (pt 168 32)(pt 152 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 152 80))
	)
)
(connector
	(pt 608 112)
	(pt 608 192)
)
(connector
	(pt 608 192)
	(pt 616 192)
)
(connector
	(pt 408 112)
	(pt 408 192)
)
(connector
	(pt 408 192)
	(pt 416 192)
)
(connector
	(pt 400 112)
	(pt 408 112)
)
(connector
	(pt 408 112)
	(pt 464 112)
)
(connector
	(pt 600 112)
	(pt 608 112)
)
(connector
	(pt 608 112)
	(pt 664 112)
)
(connector
	(pt 224 112)
	(pt 288 112)
)
(connector
	(pt 832 112)
	(pt 896 112)
	(bus)
)
(junction (pt 608 112))
(junction (pt 408 112))
