{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501515293338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501515293342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 31 17:34:53 2017 " "Processing started: Mon Jul 31 17:34:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501515293342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515293342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sampler -c sampler " "Command: quartus_map --read_settings_files=on --write_settings_files=off sampler -c sampler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515293342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1501515293826 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1501515293826 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_sampler.qsys " "Elaborating Qsys system entity \"nios_sampler.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515302195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:35:05 Progress: Loading sampler/nios_sampler.qsys " "2017.07.31.17:35:05 Progress: Loading sampler/nios_sampler.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515305620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:35:05 Progress: Reading input file " "2017.07.31.17:35:05 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515305992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:35:06 Progress: Adding clk_0 \[clock_source 17.0\] " "2017.07.31.17:35:06 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515306059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:35:06 Progress: Parameterizing module clk_0 " "2017.07.31.17:35:06 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515306722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:35:06 Progress: Adding cpu \[altera_nios2_gen2 17.0\] " "2017.07.31.17:35:06 Progress: Adding cpu \[altera_nios2_gen2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515306722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:35:06 Progress: Parameterizing module cpu " "2017.07.31.17:35:06 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515306985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:35:06 Progress: Adding cpu_memory \[altera_avalon_onchip_memory2 17.0\] " "2017.07.31.17:35:06 Progress: Adding cpu_memory \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515306985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:35:07 Progress: Parameterizing module cpu_memory " "2017.07.31.17:35:07 Progress: Parameterizing module cpu_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515307016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:35:07 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.0\] " "2017.07.31.17:35:07 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515307016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:35:07 Progress: Parameterizing module jtag_uart_0 " "2017.07.31.17:35:07 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515307048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:35:07 Progress: Adding pio_0 \[altera_avalon_pio 17.0\] " "2017.07.31.17:35:07 Progress: Adding pio_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515307048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:35:07 Progress: Parameterizing module pio_0 " "2017.07.31.17:35:07 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515307063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:35:07 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.0\] " "2017.07.31.17:35:07 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515307063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:35:07 Progress: Parameterizing module sdram " "2017.07.31.17:35:07 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515307099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:35:07 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 17.0\] " "2017.07.31.17:35:07 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515307099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:35:07 Progress: Parameterizing module sys_sdram_pll_0 " "2017.07.31.17:35:07 Progress: Parameterizing module sys_sdram_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515307130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:35:07 Progress: Building connections " "2017.07.31.17:35:07 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515307130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:35:07 Progress: Parameterizing connections " "2017.07.31.17:35:07 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515307177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:35:07 Progress: Validating " "2017.07.31.17:35:07 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515307177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:35:08 Progress: Done reading input file " "2017.07.31.17:35:08 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515308163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_sampler.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515308693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Nios_sampler.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515308693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler.sys_sdram_pll_0: Refclk Freq: 50.0 " "Nios_sampler.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515308693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler: Generating nios_sampler \"nios_sampler\" for QUARTUS_SYNTH " "Nios_sampler: Generating nios_sampler \"nios_sampler\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515309329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios_sampler\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"nios_sampler\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515312519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_memory: Starting RTL generation for module 'nios_sampler_cpu_memory' " "Cpu_memory: Starting RTL generation for module 'nios_sampler_cpu_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515312602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_memory:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_sampler_cpu_memory --dir=C:/Users/Ronald/AppData/Local/Temp/alt7378_4551789523474828617.dir/0001_cpu_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ronald/AppData/Local/Temp/alt7378_4551789523474828617.dir/0001_cpu_memory_gen//nios_sampler_cpu_memory_component_configuration.pl  --do_build_sim=0  \] " "Cpu_memory:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_sampler_cpu_memory --dir=C:/Users/Ronald/AppData/Local/Temp/alt7378_4551789523474828617.dir/0001_cpu_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ronald/AppData/Local/Temp/alt7378_4551789523474828617.dir/0001_cpu_memory_gen//nios_sampler_cpu_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515312602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_memory: Done RTL generation for module 'nios_sampler_cpu_memory' " "Cpu_memory: Done RTL generation for module 'nios_sampler_cpu_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515312845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_memory: \"nios_sampler\" instantiated altera_avalon_onchip_memory2 \"cpu_memory\" " "Cpu_memory: \"nios_sampler\" instantiated altera_avalon_onchip_memory2 \"cpu_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515312860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'nios_sampler_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'nios_sampler_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515312860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_sampler_jtag_uart_0 --dir=C:/Users/Ronald/AppData/Local/Temp/alt7378_4551789523474828617.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ronald/AppData/Local/Temp/alt7378_4551789523474828617.dir/0002_jtag_uart_0_gen//nios_sampler_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_sampler_jtag_uart_0 --dir=C:/Users/Ronald/AppData/Local/Temp/alt7378_4551789523474828617.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ronald/AppData/Local/Temp/alt7378_4551789523474828617.dir/0002_jtag_uart_0_gen//nios_sampler_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515312860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'nios_sampler_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'nios_sampler_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515313135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"nios_sampler\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"nios_sampler\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515313151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'nios_sampler_pio_0' " "Pio_0: Starting RTL generation for module 'nios_sampler_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515313155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_sampler_pio_0 --dir=C:/Users/Ronald/AppData/Local/Temp/alt7378_4551789523474828617.dir/0003_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ronald/AppData/Local/Temp/alt7378_4551789523474828617.dir/0003_pio_0_gen//nios_sampler_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_sampler_pio_0 --dir=C:/Users/Ronald/AppData/Local/Temp/alt7378_4551789523474828617.dir/0003_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ronald/AppData/Local/Temp/alt7378_4551789523474828617.dir/0003_pio_0_gen//nios_sampler_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515313155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'nios_sampler_pio_0' " "Pio_0: Done RTL generation for module 'nios_sampler_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515313331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"nios_sampler\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"nios_sampler\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515313347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'nios_sampler_sdram' " "Sdram: Starting RTL generation for module 'nios_sampler_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515313347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_sampler_sdram --dir=C:/Users/Ronald/AppData/Local/Temp/alt7378_4551789523474828617.dir/0004_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ronald/AppData/Local/Temp/alt7378_4551789523474828617.dir/0004_sdram_gen//nios_sampler_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_sampler_sdram --dir=C:/Users/Ronald/AppData/Local/Temp/alt7378_4551789523474828617.dir/0004_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ronald/AppData/Local/Temp/alt7378_4551789523474828617.dir/0004_sdram_gen//nios_sampler_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515313347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'nios_sampler_sdram' " "Sdram: Done RTL generation for module 'nios_sampler_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515313704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"nios_sampler\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"nios_sampler\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515313704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll_0: \"nios_sampler\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\" " "Sys_sdram_pll_0: \"nios_sampler\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515313870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515315092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515315237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515315351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515315481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515315615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios_sampler\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios_sampler\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515316406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios_sampler\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios_sampler\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515316406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios_sampler\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios_sampler\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515316422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios_sampler_cpu_cpu' " "Cpu: Starting RTL generation for module 'nios_sampler_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515316437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_sampler_cpu_cpu --dir=C:/Users/Ronald/AppData/Local/Temp/alt7378_4551789523474828617.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/Ronald/AppData/Local/Temp/alt7378_4551789523474828617.dir/0007_cpu_gen//nios_sampler_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_sampler_cpu_cpu --dir=C:/Users/Ronald/AppData/Local/Temp/alt7378_4551789523474828617.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/Ronald/AppData/Local/Temp/alt7378_4551789523474828617.dir/0007_cpu_gen//nios_sampler_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515316437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:35:16 (*) Starting Nios II generation " "Cpu: # 2017.07.31 17:35:16 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515318981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:35:16 (*)   Checking for plaintext license. " "Cpu: # 2017.07.31 17:35:16 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515318981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:35:17 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/ " "Cpu: # 2017.07.31 17:35:17 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515318981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:35:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2017.07.31 17:35:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515318981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:35:17 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2017.07.31 17:35:17 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515318981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:35:17 (*)   Plaintext license not found. " "Cpu: # 2017.07.31 17:35:17 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515318981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:35:17 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2017.07.31 17:35:17 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515318981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:35:17 (*)   Elaborating CPU configuration settings " "Cpu: # 2017.07.31 17:35:17 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515318981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:35:17 (*)   Creating all objects for CPU " "Cpu: # 2017.07.31 17:35:17 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515318981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:35:18 (*)   Generating RTL from CPU objects " "Cpu: # 2017.07.31 17:35:18 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515318981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:35:18 (*)   Creating plain-text RTL " "Cpu: # 2017.07.31 17:35:18 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515318981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:35:18 (*) Done Nios II generation " "Cpu: # 2017.07.31 17:35:18 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515318981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios_sampler_cpu_cpu' " "Cpu: Done RTL generation for module 'nios_sampler_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515318981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515318985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler: Done \"nios_sampler\" with 37 modules, 59 files " "Nios_sampler: Done \"nios_sampler\" with 37 modules, 59 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515319610 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_sampler.qsys " "Finished elaborating Qsys system entity \"nios_sampler.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515320566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/nios_sampler.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/nios_sampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler " "Found entity 1: nios_sampler" {  } { { "nios_sampler/synthesis/nios_sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/nios_sampler.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_sampler/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_sampler/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_irq_mapper " "Found entity 1: nios_sampler_irq_mapper" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0 " "Found entity 1: nios_sampler_mm_interconnect_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: nios_sampler_mm_interconnect_0_avalon_st_adapter_004" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_sampler_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_sampler_mm_interconnect_0_rsp_mux_001" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320763 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_rsp_mux " "Found entity 1: nios_sampler_mm_interconnect_0_rsp_mux" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios_sampler_mm_interconnect_0_rsp_demux_003" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_rsp_demux " "Found entity 1: nios_sampler_mm_interconnect_0_rsp_demux" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios_sampler_mm_interconnect_0_cmd_mux_003" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_cmd_mux " "Found entity 1: nios_sampler_mm_interconnect_0_cmd_mux" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_sampler_mm_interconnect_0_cmd_demux_001" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_cmd_demux " "Found entity 1: nios_sampler_mm_interconnect_0_cmd_demux" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320794 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320794 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320794 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320794 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515320794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_sampler/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515320794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_sampler/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sampler_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515320810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sampler_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515320810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios_sampler_mm_interconnect_0_router_006_default_decode" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320810 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_mm_interconnect_0_router_006 " "Found entity 2: nios_sampler_mm_interconnect_0_router_006" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sampler_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515320810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sampler_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515320810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_sampler_mm_interconnect_0_router_005_default_decode" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320810 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_mm_interconnect_0_router_005 " "Found entity 2: nios_sampler_mm_interconnect_0_router_005" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sampler_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515320810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sampler_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515320810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_sampler_mm_interconnect_0_router_002_default_decode" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320810 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_mm_interconnect_0_router_002 " "Found entity 2: nios_sampler_mm_interconnect_0_router_002" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sampler_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515320825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sampler_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515320825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_sampler_mm_interconnect_0_router_001_default_decode" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320825 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_mm_interconnect_0_router_001 " "Found entity 2: nios_sampler_mm_interconnect_0_router_001" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sampler_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515320825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sampler_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515320825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_router_default_decode " "Found entity 1: nios_sampler_mm_interconnect_0_router_default_decode" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320825 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_mm_interconnect_0_router " "Found entity 2: nios_sampler_mm_interconnect_0_router" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_sys_sdram_pll_0 " "Found entity 1: nios_sampler_sys_sdram_pll_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "nios_sampler/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "nios_sampler/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_sdram_input_efifo_module " "Found entity 1: nios_sampler_sdram_input_efifo_module" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_sdram.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320841 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_sdram " "Found entity 2: nios_sampler_sdram" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_sdram.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_pio_0 " "Found entity 1: nios_sampler_pio_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_pio_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_sampler_jtag_uart_0_sim_scfifo_w" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320856 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_jtag_uart_0_scfifo_w " "Found entity 2: nios_sampler_jtag_uart_0_scfifo_w" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320856 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_sampler_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_sampler_jtag_uart_0_sim_scfifo_r" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320856 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_sampler_jtag_uart_0_scfifo_r " "Found entity 4: nios_sampler_jtag_uart_0_scfifo_r" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320856 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_sampler_jtag_uart_0 " "Found entity 5: nios_sampler_jtag_uart_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_cpu_memory " "Found entity 1: nios_sampler_cpu_memory" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_cpu " "Found entity 1: nios_sampler_cpu" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_cpu_cpu_register_bank_a_module " "Found entity 1: nios_sampler_cpu_cpu_register_bank_a_module" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320872 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_cpu_cpu_register_bank_b_module " "Found entity 2: nios_sampler_cpu_cpu_register_bank_b_module" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320872 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_sampler_cpu_cpu_nios2_oci_debug " "Found entity 3: nios_sampler_cpu_cpu_nios2_oci_debug" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320872 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_sampler_cpu_cpu_nios2_oci_break " "Found entity 4: nios_sampler_cpu_cpu_nios2_oci_break" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320872 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_sampler_cpu_cpu_nios2_oci_xbrk " "Found entity 5: nios_sampler_cpu_cpu_nios2_oci_xbrk" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320872 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_sampler_cpu_cpu_nios2_oci_dbrk " "Found entity 6: nios_sampler_cpu_cpu_nios2_oci_dbrk" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320872 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_sampler_cpu_cpu_nios2_oci_itrace " "Found entity 7: nios_sampler_cpu_cpu_nios2_oci_itrace" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320872 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_sampler_cpu_cpu_nios2_oci_td_mode " "Found entity 8: nios_sampler_cpu_cpu_nios2_oci_td_mode" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320872 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_sampler_cpu_cpu_nios2_oci_dtrace " "Found entity 9: nios_sampler_cpu_cpu_nios2_oci_dtrace" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320872 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_sampler_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_sampler_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320872 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_sampler_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_sampler_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320872 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_sampler_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_sampler_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320872 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_sampler_cpu_cpu_nios2_oci_fifo " "Found entity 13: nios_sampler_cpu_cpu_nios2_oci_fifo" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320872 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_sampler_cpu_cpu_nios2_oci_pib " "Found entity 14: nios_sampler_cpu_cpu_nios2_oci_pib" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320872 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_sampler_cpu_cpu_nios2_oci_im " "Found entity 15: nios_sampler_cpu_cpu_nios2_oci_im" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320872 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_sampler_cpu_cpu_nios2_performance_monitors " "Found entity 16: nios_sampler_cpu_cpu_nios2_performance_monitors" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320872 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_sampler_cpu_cpu_nios2_avalon_reg " "Found entity 17: nios_sampler_cpu_cpu_nios2_avalon_reg" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320872 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_sampler_cpu_cpu_ociram_sp_ram_module " "Found entity 18: nios_sampler_cpu_cpu_ociram_sp_ram_module" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320872 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_sampler_cpu_cpu_nios2_ocimem " "Found entity 19: nios_sampler_cpu_cpu_nios2_ocimem" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320872 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_sampler_cpu_cpu_nios2_oci " "Found entity 20: nios_sampler_cpu_cpu_nios2_oci" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320872 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_sampler_cpu_cpu " "Found entity 21: nios_sampler_cpu_cpu" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_sampler_cpu_cpu_debug_slave_sysclk" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_cpu_cpu_debug_slave_tck " "Found entity 1: nios_sampler_cpu_cpu_debug_slave_tck" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_sampler_cpu_cpu_debug_slave_wrapper" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_cpu_cpu_test_bench " "Found entity 1: nios_sampler_cpu_cpu_test_bench" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_test_bench.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sampler.v 1 1 " "Found 1 design units, including 1 entities, in source file sampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sampler " "Found entity 1: sampler" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515320876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320876 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios_sampler nios_sampler.v(6) " "Verilog HDL error at nios_sampler.v(6): module \"nios_sampler\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/nios_sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/nios_sampler.v" 6 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515320892 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios_sampler nios_sampler.v(6) " "HDL info at nios_sampler.v(6): see declaration for object \"nios_sampler\"" {  } { { "nios_sampler/synthesis/nios_sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/nios_sampler.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515320892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/nios_sampler.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/nios_sampler.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320892 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_avalon_sc_fifo.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515320892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320892 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_avalon_st_pipeline_base altera_avalon_st_pipeline_base.v(22) " "Verilog HDL error at altera_avalon_st_pipeline_base.v(22): module \"altera_avalon_st_pipeline_base\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_base.v" 22 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515320892 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_avalon_st_pipeline_base altera_avalon_st_pipeline_base.v(22) " "HDL info at altera_avalon_st_pipeline_base.v(22): see declaration for object \"altera_avalon_st_pipeline_base\"" {  } { { "nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515320892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320892 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_avalon_st_pipeline_stage altera_avalon_st_pipeline_stage.sv(22) " "Verilog HDL error at altera_avalon_st_pipeline_stage.sv(22): module \"altera_avalon_st_pipeline_stage\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_stage.sv" 22 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515320908 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_avalon_st_pipeline_stage altera_avalon_st_pipeline_stage.sv(22) " "HDL info at altera_avalon_st_pipeline_stage.sv(22): see declaration for object \"altera_avalon_st_pipeline_stage\"" {  } { { "nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515320908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320908 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_default_burst_converter altera_default_burst_converter.sv(30) " "Verilog HDL error at altera_default_burst_converter.sv(30): module \"altera_default_burst_converter\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_default_burst_converter.sv" 30 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515320908 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_default_burst_converter altera_default_burst_converter.sv(30) " "HDL info at altera_default_burst_converter.sv(30): see declaration for object \"altera_default_burst_converter\"" {  } { { "nios_sampler/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_default_burst_converter.sv" 30 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515320908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320908 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_incr_burst_converter altera_incr_burst_converter.sv(28) " "Verilog HDL error at altera_incr_burst_converter.sv(28): module \"altera_incr_burst_converter\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_incr_burst_converter.sv" 28 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515320923 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_incr_burst_converter altera_incr_burst_converter.sv(28) " "HDL info at altera_incr_burst_converter.sv(28): see declaration for object \"altera_incr_burst_converter\"" {  } { { "nios_sampler/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_incr_burst_converter.sv" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515320923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320923 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_address_alignment altera_merlin_address_alignment.sv(26) " "Verilog HDL error at altera_merlin_address_alignment.sv(26): module \"altera_merlin_address_alignment\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_address_alignment.sv" 26 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515320939 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_address_alignment altera_merlin_address_alignment.sv(26) " "HDL info at altera_merlin_address_alignment.sv(26): see declaration for object \"altera_merlin_address_alignment\"" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_address_alignment.sv" 26 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515320939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320939 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(103) " "Verilog HDL error at altera_merlin_arbitrator.sv(103): module \"altera_merlin_arbitrator\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv" 103 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515320939 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(103) " "HDL info at altera_merlin_arbitrator.sv(103): see declaration for object \"altera_merlin_arbitrator\"" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" 103 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515320939 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_merlin_arb_adder altera_merlin_arbitrator.sv(228) " "Ignored design unit \"altera_merlin_arb_adder\" at altera_merlin_arbitrator.sv(228) due to previous errors" {  } { { "db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv" 228 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1501515320939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320939 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_burst_adapter altera_merlin_burst_adapter.sv(21) " "Verilog HDL error at altera_merlin_burst_adapter.sv(21): module \"altera_merlin_burst_adapter\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter.sv" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515320955 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_burst_adapter altera_merlin_burst_adapter.sv(21) " "HDL info at altera_merlin_burst_adapter.sv(21): see declaration for object \"altera_merlin_burst_adapter\"" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515320955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320955 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_burst_adapter_burstwrap_increment altera_merlin_burst_adapter_13_1.sv(40) " "Verilog HDL error at altera_merlin_burst_adapter_13_1.sv(40): module \"altera_merlin_burst_adapter_burstwrap_increment\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_13_1.sv" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515320955 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_burst_adapter_burstwrap_increment altera_merlin_burst_adapter_13_1.sv(40) " "HDL info at altera_merlin_burst_adapter_13_1.sv(40): see declaration for object \"altera_merlin_burst_adapter_burstwrap_increment\"" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515320955 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_merlin_burst_adapter_adder altera_merlin_burst_adapter_13_1.sv(55) " "Ignored design unit \"altera_merlin_burst_adapter_adder\" at altera_merlin_burst_adapter_13_1.sv(55) due to previous errors" {  } { { "db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_13_1.sv" 55 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1501515320955 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_merlin_burst_adapter_subtractor altera_merlin_burst_adapter_13_1.sv(77) " "Ignored design unit \"altera_merlin_burst_adapter_subtractor\" at altera_merlin_burst_adapter_13_1.sv(77) due to previous errors" {  } { { "db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_13_1.sv" 77 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1501515320955 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_merlin_burst_adapter_min altera_merlin_burst_adapter_13_1.sv(98) " "Ignored design unit \"altera_merlin_burst_adapter_min\" at altera_merlin_burst_adapter_13_1.sv(98) due to previous errors" {  } { { "db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_13_1.sv" 98 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1501515320955 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_merlin_burst_adapter_13_1 altera_merlin_burst_adapter_13_1.sv(264) " "Ignored design unit \"altera_merlin_burst_adapter_13_1\" at altera_merlin_burst_adapter_13_1.sv(264) due to previous errors" {  } { { "db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_13_1.sv" 264 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1501515320955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515320970 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_burst_adapter_new altera_merlin_burst_adapter_new.sv(25) " "Verilog HDL error at altera_merlin_burst_adapter_new.sv(25): module \"altera_merlin_burst_adapter_new\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_new.sv" 25 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515320970 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_burst_adapter_new altera_merlin_burst_adapter_new.sv(25) " "HDL info at altera_merlin_burst_adapter_new.sv(25): see declaration for object \"altera_merlin_burst_adapter_new\"" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515320970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320970 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_burst_adapter_uncompressed_only altera_merlin_burst_adapter_uncmpr.sv(39) " "Verilog HDL error at altera_merlin_burst_adapter_uncmpr.sv(39): module \"altera_merlin_burst_adapter_uncompressed_only\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515320986 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_burst_adapter_uncompressed_only altera_merlin_burst_adapter_uncmpr.sv(39) " "HDL info at altera_merlin_burst_adapter_uncmpr.sv(39): see declaration for object \"altera_merlin_burst_adapter_uncompressed_only\"" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515320986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320990 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(40) " "Verilog HDL error at altera_merlin_burst_uncompressor.sv(40): module \"altera_merlin_burst_uncompressor\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515320990 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(40) " "HDL info at altera_merlin_burst_uncompressor.sv(40): see declaration for object \"altera_merlin_burst_uncompressor\"" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515320990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515320990 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_master_agent altera_merlin_master_agent.sv(28) " "Verilog HDL error at altera_merlin_master_agent.sv(28): module \"altera_merlin_master_agent\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_master_agent.sv" 28 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321006 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_master_agent altera_merlin_master_agent.sv(28) " "HDL info at altera_merlin_master_agent.sv(28): see declaration for object \"altera_merlin_master_agent\"" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321006 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_master_translator altera_merlin_master_translator.sv(32) " "Verilog HDL error at altera_merlin_master_translator.sv(32): module \"altera_merlin_master_translator\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_master_translator.sv" 32 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321006 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_master_translator altera_merlin_master_translator.sv(32) " "HDL info at altera_merlin_master_translator.sv(32): see declaration for object \"altera_merlin_master_translator\"" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv" 32 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321006 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_slave_agent altera_merlin_slave_agent.sv(34) " "Verilog HDL error at altera_merlin_slave_agent.sv(34): module \"altera_merlin_slave_agent\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_slave_agent.sv" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321022 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_slave_agent altera_merlin_slave_agent.sv(34) " "HDL info at altera_merlin_slave_agent.sv(34): see declaration for object \"altera_merlin_slave_agent\"" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321022 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_slave_translator altera_merlin_slave_translator.sv(35) " "Verilog HDL error at altera_merlin_slave_translator.sv(35): module \"altera_merlin_slave_translator\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_slave_translator.sv" 35 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321022 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_slave_translator altera_merlin_slave_translator.sv(35) " "HDL info at altera_merlin_slave_translator.sv(35): see declaration for object \"altera_merlin_slave_translator\"" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv" 35 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321037 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_width_adapter altera_merlin_width_adapter.sv(25) " "Verilog HDL error at altera_merlin_width_adapter.sv(25): module \"altera_merlin_width_adapter\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_width_adapter.sv" 25 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321037 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_width_adapter altera_merlin_width_adapter.sv(25) " "HDL info at altera_merlin_width_adapter.sv(25): see declaration for object \"altera_merlin_width_adapter\"" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv" 25 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321037 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_reset_controller altera_reset_controller.v(42) " "Verilog HDL error at altera_reset_controller.v(42): module \"altera_reset_controller\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/altera_reset_controller.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_reset_controller.v" 42 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321053 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_reset_controller altera_reset_controller.v(42) " "HDL info at altera_reset_controller.v(42): see declaration for object \"altera_reset_controller\"" {  } { { "nios_sampler/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_reset_controller.v" 42 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321053 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_reset_synchronizer altera_reset_synchronizer.v(24) " "Verilog HDL error at altera_reset_synchronizer.v(24): module \"altera_reset_synchronizer\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_reset_synchronizer.v" 24 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321053 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_reset_synchronizer altera_reset_synchronizer.v(24) " "HDL info at altera_reset_synchronizer.v(24): see declaration for object \"altera_reset_synchronizer\"" {  } { { "nios_sampler/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_reset_synchronizer.v" 24 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321053 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_up_altpll altera_up_altpll.v(29) " "Verilog HDL error at altera_up_altpll.v(29): module \"altera_up_altpll\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/altera_up_altpll.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_up_altpll.v" 29 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321068 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_up_altpll altera_up_altpll.v(29) " "HDL info at altera_up_altpll.v(29): see declaration for object \"altera_up_altpll\"" {  } { { "nios_sampler/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_up_altpll.v" 29 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_up_altpll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_up_altpll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321068 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_up_avalon_reset_from_locked_signal altera_up_avalon_reset_from_locked_signal.v(28) " "Verilog HDL error at altera_up_avalon_reset_from_locked_signal.v(28): module \"altera_up_avalon_reset_from_locked_signal\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321068 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_up_avalon_reset_from_locked_signal altera_up_avalon_reset_from_locked_signal.v(28) " "HDL info at altera_up_avalon_reset_from_locked_signal.v(28): see declaration for object \"altera_up_avalon_reset_from_locked_signal\"" {  } { { "nios_sampler/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_up_avalon_reset_from_locked_signal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_up_avalon_reset_from_locked_signal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/nios_sampler/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515321084 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_wrap_burst_converter altera_wrap_burst_converter.sv(27) " "Verilog HDL error at altera_wrap_burst_converter.sv(27): module \"altera_wrap_burst_converter\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_wrap_burst_converter.sv" 27 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321084 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_wrap_burst_converter altera_wrap_burst_converter.sv(27) " "HDL info at altera_wrap_burst_converter.sv(27): see declaration for object \"altera_wrap_burst_converter\"" {  } { { "nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv" 27 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321084 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios_sampler_cpu nios_sampler_cpu.v(9) " "Verilog HDL error at nios_sampler_cpu.v(9): module \"nios_sampler_cpu\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/nios_sampler_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321084 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios_sampler_cpu nios_sampler_cpu.v(9) " "HDL info at nios_sampler_cpu.v(9): see declaration for object \"nios_sampler_cpu\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321084 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515321084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321084 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515321084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321084 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515321100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321100 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515321100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321100 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_test_bench.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_test_bench.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515321100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321100 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_memory.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_memory.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515321104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_cpu_memory.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_cpu_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321104 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios_sampler_irq_mapper nios_sampler_irq_mapper.sv(31) " "Verilog HDL error at nios_sampler_irq_mapper.sv(31): module \"nios_sampler_irq_mapper\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/nios_sampler_irq_mapper.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_irq_mapper.sv" 31 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321104 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios_sampler_irq_mapper nios_sampler_irq_mapper.sv(31) " "HDL info at nios_sampler_irq_mapper.sv(31): see declaration for object \"nios_sampler_irq_mapper\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv" 31 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321104 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_jtag_uart_0.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_jtag_uart_0.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515321104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321104 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios_sampler_mm_interconnect_0 nios_sampler_mm_interconnect_0.v(9) " "Verilog HDL error at nios_sampler_mm_interconnect_0.v(9): module \"nios_sampler_mm_interconnect_0\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321104 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios_sampler_mm_interconnect_0 nios_sampler_mm_interconnect_0.v(9) " "HDL info at nios_sampler_mm_interconnect_0.v(9): see declaration for object \"nios_sampler_mm_interconnect_0\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321104 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios_sampler_mm_interconnect_0_avalon_st_adapter nios_sampler_mm_interconnect_0_avalon_st_adapter.v(9) " "Verilog HDL error at nios_sampler_mm_interconnect_0_avalon_st_adapter.v(9): module \"nios_sampler_mm_interconnect_0_avalon_st_adapter\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321104 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios_sampler_mm_interconnect_0_avalon_st_adapter nios_sampler_mm_interconnect_0_avalon_st_adapter.v(9) " "HDL info at nios_sampler_mm_interconnect_0_avalon_st_adapter.v(9): see declaration for object \"nios_sampler_mm_interconnect_0_avalon_st_adapter\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321104 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios_sampler_mm_interconnect_0_avalon_st_adapter_004 nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v(9) " "Verilog HDL error at nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v(9): module \"nios_sampler_mm_interconnect_0_avalon_st_adapter_004\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321120 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios_sampler_mm_interconnect_0_avalon_st_adapter_004 nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v(9) " "HDL info at nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v(9): see declaration for object \"nios_sampler_mm_interconnect_0_avalon_st_adapter_004\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321120 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv(66) " "Verilog HDL error at nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv(66): module \"nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321120 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv(66) " "HDL info at nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv(66): see declaration for object \"nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321120 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(66) " "Verilog HDL error at nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(66): module \"nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321120 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(66) " "HDL info at nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(66): see declaration for object \"nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321120 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios_sampler_mm_interconnect_0_cmd_demux nios_sampler_mm_interconnect_0_cmd_demux.sv(43) " "Verilog HDL error at nios_sampler_mm_interconnect_0_cmd_demux.sv(43): module \"nios_sampler_mm_interconnect_0_cmd_demux\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321120 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios_sampler_mm_interconnect_0_cmd_demux nios_sampler_mm_interconnect_0_cmd_demux.sv(43) " "HDL info at nios_sampler_mm_interconnect_0_cmd_demux.sv(43): see declaration for object \"nios_sampler_mm_interconnect_0_cmd_demux\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321120 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios_sampler_mm_interconnect_0_cmd_demux_001 nios_sampler_mm_interconnect_0_cmd_demux_001.sv(43) " "Verilog HDL error at nios_sampler_mm_interconnect_0_cmd_demux_001.sv(43): module \"nios_sampler_mm_interconnect_0_cmd_demux_001\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321120 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios_sampler_mm_interconnect_0_cmd_demux_001 nios_sampler_mm_interconnect_0_cmd_demux_001.sv(43) " "HDL info at nios_sampler_mm_interconnect_0_cmd_demux_001.sv(43): see declaration for object \"nios_sampler_mm_interconnect_0_cmd_demux_001\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321120 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios_sampler_mm_interconnect_0_cmd_mux nios_sampler_mm_interconnect_0_cmd_mux.sv(51) " "Verilog HDL error at nios_sampler_mm_interconnect_0_cmd_mux.sv(51): module \"nios_sampler_mm_interconnect_0_cmd_mux\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321120 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios_sampler_mm_interconnect_0_cmd_mux nios_sampler_mm_interconnect_0_cmd_mux.sv(51) " "HDL info at nios_sampler_mm_interconnect_0_cmd_mux.sv(51): see declaration for object \"nios_sampler_mm_interconnect_0_cmd_mux\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321120 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios_sampler_mm_interconnect_0_cmd_mux_003 nios_sampler_mm_interconnect_0_cmd_mux_003.sv(51) " "Verilog HDL error at nios_sampler_mm_interconnect_0_cmd_mux_003.sv(51): module \"nios_sampler_mm_interconnect_0_cmd_mux_003\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux_003.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321135 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios_sampler_mm_interconnect_0_cmd_mux_003 nios_sampler_mm_interconnect_0_cmd_mux_003.sv(51) " "HDL info at nios_sampler_mm_interconnect_0_cmd_mux_003.sv(51): see declaration for object \"nios_sampler_mm_interconnect_0_cmd_mux_003\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux_003.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321135 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515321135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321135 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_001.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515321135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321135 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_002.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515321135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321135 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_005.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_005.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515321135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_005.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_005.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321135 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_006.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_006.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515321135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_006.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_006.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321135 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios_sampler_mm_interconnect_0_rsp_demux nios_sampler_mm_interconnect_0_rsp_demux.sv(43) " "Verilog HDL error at nios_sampler_mm_interconnect_0_rsp_demux.sv(43): module \"nios_sampler_mm_interconnect_0_rsp_demux\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321135 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios_sampler_mm_interconnect_0_rsp_demux nios_sampler_mm_interconnect_0_rsp_demux.sv(43) " "HDL info at nios_sampler_mm_interconnect_0_rsp_demux.sv(43): see declaration for object \"nios_sampler_mm_interconnect_0_rsp_demux\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321135 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios_sampler_mm_interconnect_0_rsp_demux_003 nios_sampler_mm_interconnect_0_rsp_demux_003.sv(43) " "Verilog HDL error at nios_sampler_mm_interconnect_0_rsp_demux_003.sv(43): module \"nios_sampler_mm_interconnect_0_rsp_demux_003\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux_003.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321135 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios_sampler_mm_interconnect_0_rsp_demux_003 nios_sampler_mm_interconnect_0_rsp_demux_003.sv(43) " "HDL info at nios_sampler_mm_interconnect_0_rsp_demux_003.sv(43): see declaration for object \"nios_sampler_mm_interconnect_0_rsp_demux_003\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux_003.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321151 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios_sampler_mm_interconnect_0_rsp_mux nios_sampler_mm_interconnect_0_rsp_mux.sv(51) " "Verilog HDL error at nios_sampler_mm_interconnect_0_rsp_mux.sv(51): module \"nios_sampler_mm_interconnect_0_rsp_mux\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321151 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios_sampler_mm_interconnect_0_rsp_mux nios_sampler_mm_interconnect_0_rsp_mux.sv(51) " "HDL info at nios_sampler_mm_interconnect_0_rsp_mux.sv(51): see declaration for object \"nios_sampler_mm_interconnect_0_rsp_mux\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321151 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios_sampler_mm_interconnect_0_rsp_mux_001 nios_sampler_mm_interconnect_0_rsp_mux_001.sv(51) " "Verilog HDL error at nios_sampler_mm_interconnect_0_rsp_mux_001.sv(51): module \"nios_sampler_mm_interconnect_0_rsp_mux_001\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321151 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios_sampler_mm_interconnect_0_rsp_mux_001 nios_sampler_mm_interconnect_0_rsp_mux_001.sv(51) " "HDL info at nios_sampler_mm_interconnect_0_rsp_mux_001.sv(51): see declaration for object \"nios_sampler_mm_interconnect_0_rsp_mux_001\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321151 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_pio_0.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_pio_0.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_pio_0.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_pio_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515321151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_pio_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_pio_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321151 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_sdram.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sdram.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_sdram.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515321151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321151 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios_sampler_sys_sdram_pll_0 nios_sampler_sys_sdram_pll_0.v(9) " "Verilog HDL error at nios_sampler_sys_sdram_pll_0.v(9): module \"nios_sampler_sys_sdram_pll_0\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/nios_sampler_sys_sdram_pll_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_sys_sdram_pll_0.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1501515321151 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios_sampler_sys_sdram_pll_0 nios_sampler_sys_sdram_pll_0.v(9) " "HDL info at nios_sampler_sys_sdram_pll_0.v(9): see declaration for object \"nios_sampler_sys_sdram_pll_0\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515321151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_sys_sdram_pll_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_sys_sdram_pll_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321151 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ronald/Documents/sampler/sampler/sampler.map.smsg " "Generated suppressed messages file C:/Users/Ronald/Documents/sampler/sampler/sampler.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321218 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 43 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 43 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "614 " "Peak virtual memory: 614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501515321312 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 31 17:35:21 2017 " "Processing ended: Mon Jul 31 17:35:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501515321312 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501515321312 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501515321312 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515321312 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 45 s 1  " "Quartus Prime Full Compilation was unsuccessful. 45 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515322016 ""}
