<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: firmware/chibios/os/hal/platforms/STM32F4xx/hal_lld.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d9edf6c004b4a7ff14fe9ae7a92214ee.html">firmware</a></li><li class="navelem"><a class="el" href="dir_21a48cc84fab37df13f3d66c9e3784e7.html">chibios</a></li><li class="navelem"><a class="el" href="dir_9cd46e37c9b5ff49bb4c3562e3d00204.html">os</a></li><li class="navelem"><a class="el" href="dir_ef0a6b7d63c1f4e6004e5ea956b42934.html">hal</a></li><li class="navelem"><a class="el" href="dir_8cdcfaf9c6bf82c091f53d562f90f3fd.html">platforms</a></li><li class="navelem"><a class="el" href="dir_669f7f1a82621df79a7092a8152c4ec4.html">STM32F4xx</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">hal_lld.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>STM32F4xx/STM32F2xx HAL subsystem low level driver header.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32_8h_source.html">stm32.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STM32F4xx_2stm32__isr_8h_source.html">stm32_isr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STM32F4xx_2stm32__dma_8h_source.html">stm32_dma.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STM32F4xx_2stm32__rcc_8h_source.html">stm32_rcc.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for hal_lld.h:</div>
<div class="dyncontent">
<div class="center"><img src="chibios_2os_2hal_2platforms_2STM32F4xx_2hal__lld_8h__incl.png" border="0" usemap="#firmware_2chibios_2os_2hal_2platforms_2STM32F4xx_2hal__lld_8h" alt=""/></div>
<map name="firmware_2chibios_2os_2hal_2platforms_2STM32F4xx_2hal__lld_8h" id="firmware_2chibios_2os_2hal_2platforms_2STM32F4xx_2hal__lld_8h">
<area shape="rect" title="STM32F4xx/STM32F2xx HAL subsystem low level driver header." alt="" coords="121,5,314,61"/>
<area shape="rect" href="stm32_8h.html" title="STM32 common header." alt="" coords="5,109,80,136"/>
<area shape="rect" href="STM32F4xx_2stm32__isr_8h.html" title="ISR remapper driver header." alt="" coords="104,109,203,136"/>
<area shape="rect" href="STM32F4xx_2stm32__dma_8h.html" title="Enhanced&#45;DMA helper driver header." alt="" coords="227,109,338,136"/>
<area shape="rect" href="STM32F4xx_2stm32__rcc_8h.html" title="RCC helper driver header." alt="" coords="363,109,464,136"/>
</map>
</div>
</div>
<p><a href="chibios_2os_2hal_2platforms_2STM32F4xx_2hal__lld_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c9f16468ea7467b0911bdb042b142f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga97c9f16468ea7467b0911bdb042b142f.html#ga97c9f16468ea7467b0911bdb042b142f">STM32_PLLM</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_gacba56aaa8c0bd717ad217771ee8300c2.html#gacba56aaa8c0bd717ad217771ee8300c2">STM32_PLLM_VALUE</a> &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga97c9f16468ea7467b0911bdb042b142f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum frequency thresholds and wait states for flash access.  <a href="group__HAL_ga97c9f16468ea7467b0911bdb042b142f.html#ga97c9f16468ea7467b0911bdb042b142f">More...</a><br /></td></tr>
<tr class="separator:ga97c9f16468ea7467b0911bdb042b142f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a>&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group__HAL_gacba56aaa8c0bd717ad217771ee8300c2.html#gacba56aaa8c0bd717ad217771ee8300c2">STM32_PLLM_VALUE</a>)</td></tr>
<tr class="memdesc:ga0b32be6543b6d55b0505288f268ddbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLs input clock frequency. <br /></td></tr>
<tr class="separator:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50581c0af9cad3a47d3a72476236a810"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga50581c0af9cad3a47d3a72476236a810">STM32_ACTIVATE_PLL</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga50581c0af9cad3a47d3a72476236a810"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> activation flag. <br /></td></tr>
<tr class="separator:ga50581c0af9cad3a47d3a72476236a810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63169967f5d9bffe007dc92f6148da96"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga63169967f5d9bffe007dc92f6148da96">STM32_PLLN</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_ga42a8bb439be9c6c643c7ab48f02ee662.html#ga42a8bb439be9c6c643c7ab48f02ee662">STM32_PLLN_VALUE</a> &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga63169967f5d9bffe007dc92f6148da96"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLN field. <br /></td></tr>
<tr class="separator:ga63169967f5d9bffe007dc92f6148da96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1946fac37c10bb94e6daa17dc4e6138e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga1946fac37c10bb94e6daa17dc4e6138e">STM32_PLLP</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga1946fac37c10bb94e6daa17dc4e6138e"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLP field. <br /></td></tr>
<tr class="separator:ga1946fac37c10bb94e6daa17dc4e6138e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c62d05f62b04754eb986ca83d63e7c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga26c62d05f62b04754eb986ca83d63e7c">STM32_PLLQ</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_gadc27d1e2fcdedcb56fc15a41e5f43d91.html#gadc27d1e2fcdedcb56fc15a41e5f43d91">STM32_PLLQ_VALUE</a> &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga26c62d05f62b04754eb986ca83d63e7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLQ field. <br /></td></tr>
<tr class="separator:ga26c62d05f62b04754eb986ca83d63e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad537b9f020ad589c5a1b78f27316f8ef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad537b9f020ad589c5a1b78f27316f8ef">STM32_PLLVCO</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group__HAL_ga42a8bb439be9c6c643c7ab48f02ee662.html#ga42a8bb439be9c6c643c7ab48f02ee662">STM32_PLLN_VALUE</a>)</td></tr>
<tr class="memdesc:gad537b9f020ad589c5a1b78f27316f8ef"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> VCO frequency. <br /></td></tr>
<tr class="separator:gad537b9f020ad589c5a1b78f27316f8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#gad537b9f020ad589c5a1b78f27316f8ef">STM32_PLLVCO</a> / <a class="el" href="group__HAL_ga0a2a10496ad437bb1bf6bf23892148e4.html#ga0a2a10496ad437bb1bf6bf23892148e4">STM32_PLLP_VALUE</a>)</td></tr>
<tr class="memdesc:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a></td></tr>
<tr class="memdesc:ga81594f71c9bc1c1fde4e5207e5133777"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock source. <br /></td></tr>
<tr class="separator:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f5da7cbaec4709ca1c30ce7e1abd4ae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_OVERDRIVE_REQUIRED</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga2f5da7cbaec4709ca1c30ce7e1abd4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918128f20df10ac68bd73605007bccf1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a> / 1)</td></tr>
<tr class="memdesc:ga918128f20df10ac68bd73605007bccf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB frequency. <br /></td></tr>
<tr class="separator:ga918128f20df10ac68bd73605007bccf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 4)</td></tr>
<tr class="memdesc:ga79d8b0164de9c4437da78024b0ed94cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 frequency. <br /></td></tr>
<tr class="separator:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a19a811dd0dadfed94695a579997cec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 2)</td></tr>
<tr class="memdesc:ga2a19a811dd0dadfed94695a579997cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 frequency. <br /></td></tr>
<tr class="separator:ga2a19a811dd0dadfed94695a579997cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0085c975246931b0437d1ac1517dd991"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ACTIVATE_PLLI2S</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga0085c975246931b0437d1ac1517dd991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45edcd61a04651439c284de848bfa809"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga45edcd61a04651439c284de848bfa809">STM32_PLLI2SN</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_gaa2179285dbf70d5d5a370c3353737813.html#gaa2179285dbf70d5d5a370c3353737813">STM32_PLLI2SN_VALUE</a> &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga45edcd61a04651439c284de848bfa809"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLI2SN field. <br /></td></tr>
<tr class="separator:ga45edcd61a04651439c284de848bfa809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaade70a783a8516086a8211a94393a84"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaaade70a783a8516086a8211a94393a84">STM32_PLLI2SR</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_gaa6385bafac509e5ef0926a722fc54adb.html#gaa6385bafac509e5ef0926a722fc54adb">STM32_PLLI2SR_VALUE</a> &lt;&lt; 28)</td></tr>
<tr class="memdesc:gaaade70a783a8516086a8211a94393a84"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLI2SR field. <br /></td></tr>
<tr class="separator:gaaade70a783a8516086a8211a94393a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d88211678e05d307ef77d888dd2ee2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab7d88211678e05d307ef77d888dd2ee2">STM32_PLLI2SVCO</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group__HAL_gaa2179285dbf70d5d5a370c3353737813.html#gaa2179285dbf70d5d5a370c3353737813">STM32_PLLI2SN_VALUE</a>)</td></tr>
<tr class="memdesc:gab7d88211678e05d307ef77d888dd2ee2"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> VCO frequency. <br /></td></tr>
<tr class="separator:gab7d88211678e05d307ef77d888dd2ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c199a0627313131ae245fd4ecdef3a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga10c199a0627313131ae245fd4ecdef3a">STM32_PLLI2SCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#gab7d88211678e05d307ef77d888dd2ee2">STM32_PLLI2SVCO</a> / <a class="el" href="group__HAL_gaa6385bafac509e5ef0926a722fc54adb.html#gaa6385bafac509e5ef0926a722fc54adb">STM32_PLLI2SR_VALUE</a>)</td></tr>
<tr class="memdesc:ga10c199a0627313131ae245fd4ecdef3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLI2S output clock frequency. <br /></td></tr>
<tr class="separator:ga10c199a0627313131ae245fd4ecdef3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21cdcd3e60626026a78b4a8e70f9d47d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga21cdcd3e60626026a78b4a8e70f9d47d">STM32_MCO1DIVCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga65c12bc7160ab579eaeee40ec2915110.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a></td></tr>
<tr class="memdesc:ga21cdcd3e60626026a78b4a8e70f9d47d"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO1 divider clock. <br /></td></tr>
<tr class="separator:ga21cdcd3e60626026a78b4a8e70f9d47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c1274722d618f3611bba230c730de8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga77c1274722d618f3611bba230c730de8">STM32_MCO1CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga21cdcd3e60626026a78b4a8e70f9d47d">STM32_MCO1DIVCLK</a></td></tr>
<tr class="memdesc:ga77c1274722d618f3611bba230c730de8"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO1 output pin clock. <br /></td></tr>
<tr class="separator:ga77c1274722d618f3611bba230c730de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be0ea978182dca835b72946674a26f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5be0ea978182dca835b72946674a26f5">STM32_MCO2DIVCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a></td></tr>
<tr class="memdesc:ga5be0ea978182dca835b72946674a26f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO2 divider clock. <br /></td></tr>
<tr class="separator:ga5be0ea978182dca835b72946674a26f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bb2d37331070df33abe7d5677b1643"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga95bb2d37331070df33abe7d5677b1643">STM32_MCO2CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga5be0ea978182dca835b72946674a26f5">STM32_MCO2DIVCLK</a> / 5)</td></tr>
<tr class="memdesc:ga95bb2d37331070df33abe7d5677b1643"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO2 output pin clock. <br /></td></tr>
<tr class="separator:ga95bb2d37331070df33abe7d5677b1643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8144c2af57de000f8c94863e2caa9a0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab8144c2af57de000f8c94863e2caa9a0">STM32_RTCPRE</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#gaea50a21db71009ebc7951180dc0d29ea">STM32_RTCPRE_VALUE</a> &lt;&lt; 16)</td></tr>
<tr class="memdesc:gab8144c2af57de000f8c94863e2caa9a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC HSE divider setting. <br /></td></tr>
<tr class="separator:gab8144c2af57de000f8c94863e2caa9a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab238ab776bcb3e1c2fa32d54b0919872"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab238ab776bcb3e1c2fa32d54b0919872">STM32_HSEDIVCLK</a>&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group__HAL.html#gaea50a21db71009ebc7951180dc0d29ea">STM32_RTCPRE_VALUE</a>)</td></tr>
<tr class="memdesc:gab238ab776bcb3e1c2fa32d54b0919872"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSE divider toward RTC clock. <br /></td></tr>
<tr class="separator:gab238ab776bcb3e1c2fa32d54b0919872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0fe3df90a74776d29cc824a0e24069b5">STM32_RTCCLK</a>&#160;&#160;&#160;STM32_LSECLK</td></tr>
<tr class="memdesc:ga0fe3df90a74776d29cc824a0e24069b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock. <br /></td></tr>
<tr class="separator:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51da85c31d935b42e5ab9fda2224005"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab51da85c31d935b42e5ab9fda2224005">STM32_PLL48CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab51da85c31d935b42e5ab9fda2224005"><td class="mdescLeft">&#160;</td><td class="mdescRight">48MHz frequency. <br /></td></tr>
<tr class="separator:gab51da85c31d935b42e5ab9fda2224005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d53f5e948e73dc86013349c17f742f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga8d53f5e948e73dc86013349c17f742f3">STM32_TIMCLK1</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a> * 2)</td></tr>
<tr class="memdesc:ga8d53f5e948e73dc86013349c17f742f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 14 clock. <br /></td></tr>
<tr class="separator:ga8d53f5e948e73dc86013349c17f742f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacec831f4aa8037c710ab56c7a73686"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gacacec831f4aa8037c710ab56c7a73686">STM32_TIMCLK2</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 2)</td></tr>
<tr class="memdesc:gacacec831f4aa8037c710ab56c7a73686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 1, 8 clock. <br /></td></tr>
<tr class="separator:gacacec831f4aa8037c710ab56c7a73686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">STM32_FLASHBITS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash settings. <br /></td></tr>
<tr class="separator:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb41665351172898cb03e4cb9417ca1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM1_BRK_IRQn</b>&#160;&#160;&#160;<a class="el" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a></td></tr>
<tr class="separator:ga6cb41665351172898cb03e4cb9417ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86823112131b09ed0360de3e7b46ef16"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM1_UP_IRQn</b>&#160;&#160;&#160;<a class="el" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a></td></tr>
<tr class="separator:ga86823112131b09ed0360de3e7b46ef16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga728f2b4aeccc89d3e8d696b90e5b23c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM1_TRG_COM_IRQn</b>&#160;&#160;&#160;<a class="el" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a></td></tr>
<tr class="separator:ga728f2b4aeccc89d3e8d696b90e5b23c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86ebb25e2e1e65e47e20e37e1311305"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM8_BRK_IRQn</b>&#160;&#160;&#160;<a class="el" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a></td></tr>
<tr class="separator:gaa86ebb25e2e1e65e47e20e37e1311305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e82b224ba4ee7277722e51874c45d53"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM8_UP_IRQn</b>&#160;&#160;&#160;<a class="el" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a></td></tr>
<tr class="separator:ga9e82b224ba4ee7277722e51874c45d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84d95244021f2795b7f68a566a088388"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM8_TRG_COM_IRQn</b>&#160;&#160;&#160;<a class="el" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a></td></tr>
<tr class="separator:ga84d95244021f2795b7f68a566a088388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b58144c58561ea2698a000ee077f15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0b58144c58561ea2698a000ee077f15a.html#ga0b58144c58561ea2698a000ee077f15a">hal_lld_get_counter_value</a>()&#160;&#160;&#160;DWT_CYCCNT</td></tr>
<tr class="memdesc:ga0b58144c58561ea2698a000ee077f15a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current value of the system free running counter.  <a href="group__HAL_ga0b58144c58561ea2698a000ee077f15a.html#ga0b58144c58561ea2698a000ee077f15a">More...</a><br /></td></tr>
<tr class="separator:ga0b58144c58561ea2698a000ee077f15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">hal_lld_get_counter_frequency</a>()&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a></td></tr>
<tr class="memdesc:ga6736dc08fce519d8aa265d68cf8d2619"><td class="mdescLeft">&#160;</td><td class="mdescRight">Realtime counter frequency.  <a href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">More...</a><br /></td></tr>
<tr class="separator:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Internal clock sources</div></td></tr>
<tr class="memitem:ga65c12bc7160ab579eaeee40ec2915110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga65c12bc7160ab579eaeee40ec2915110.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="separator:ga65c12bc7160ab579eaeee40ec2915110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90421650b988332462db9a08815efb6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga90421650b988332462db9a08815efb6f.html#ga90421650b988332462db9a08815efb6f">STM32_LSICLK</a>&#160;&#160;&#160;32000</td></tr>
<tr class="separator:ga90421650b988332462db9a08815efb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PWR_CR register bits definitions</div></td></tr>
<tr class="memitem:ga13e5444c23bfbe3cbf675702dbfdd03f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_VOS_SCALE3</b>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga27b4e08a8936aa9828c5d683fde2fb59.html#ga27b4e08a8936aa9828c5d683fde2fb59">PWR_CR_VOS_0</a>)</td></tr>
<tr class="separator:ga13e5444c23bfbe3cbf675702dbfdd03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac365b2b4b225bdf0d45460eb81755ac8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_VOS_SCALE2</b>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gac3093c26b256c965cebec3b2e388a3b4.html#gac3093c26b256c965cebec3b2e388a3b4">PWR_CR_VOS_1</a>)</td></tr>
<tr class="separator:gac365b2b4b225bdf0d45460eb81755ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a75da8f124c387becb222dd6ed89ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_VOS_SCALE1</b>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gac3093c26b256c965cebec3b2e388a3b4.html#gac3093c26b256c965cebec3b2e388a3b4">PWR_CR_VOS_1</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition_ga27b4e08a8936aa9828c5d683fde2fb59.html#ga27b4e08a8936aa9828c5d683fde2fb59">PWR_CR_VOS_0</a>)</td></tr>
<tr class="separator:ga54a75da8f124c387becb222dd6ed89ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8a3fb7f63420c5a83de6149a13d6abff.html#ga8a3fb7f63420c5a83de6149a13d6abff">STM32_PLS_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 5)</td></tr>
<tr class="separator:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga262a564aa849ae91e77bb83e5f0ca007.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a>&#160;&#160;&#160;(0 &lt;&lt; 5)</td></tr>
<tr class="separator:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaee5c37d9dba7c4d35c17b108da866cb0.html#gaee5c37d9dba7c4d35c17b108da866cb0">STM32_PLS_LEV1</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb125df0f25ef8b273134bb9367cd503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeb125df0f25ef8b273134bb9367cd503.html#gaeb125df0f25ef8b273134bb9367cd503">STM32_PLS_LEV2</a>&#160;&#160;&#160;(2 &lt;&lt; 5)</td></tr>
<tr class="separator:gaeb125df0f25ef8b273134bb9367cd503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf35ee6978848e96c2a1110dc67f52f5c.html#gaf35ee6978848e96c2a1110dc67f52f5c">STM32_PLS_LEV3</a>&#160;&#160;&#160;(3 &lt;&lt; 5)</td></tr>
<tr class="separator:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3f9b9816446be77c75b8fcebd4dfe171.html#ga3f9b9816446be77c75b8fcebd4dfe171">STM32_PLS_LEV4</a>&#160;&#160;&#160;(4 &lt;&lt; 5)</td></tr>
<tr class="separator:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4ef3a377cdc03bf1a4ddae72aed07011.html#ga4ef3a377cdc03bf1a4ddae72aed07011">STM32_PLS_LEV5</a>&#160;&#160;&#160;(5 &lt;&lt; 5)</td></tr>
<tr class="separator:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga74f2fbbca20cb011857741e6b5fb26c5.html#ga74f2fbbca20cb011857741e6b5fb26c5">STM32_PLS_LEV6</a>&#160;&#160;&#160;(6 &lt;&lt; 5)</td></tr>
<tr class="separator:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac018edd117f15001f49a546c2ab0b24a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac018edd117f15001f49a546c2ab0b24a.html#gac018edd117f15001f49a546c2ab0b24a">STM32_PLS_LEV7</a>&#160;&#160;&#160;(7 &lt;&lt; 5)</td></tr>
<tr class="separator:gac018edd117f15001f49a546c2ab0b24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RCC_PLLCFGR register bits definitions</div></td></tr>
<tr class="memitem:gaa6401af54c14a59ff521e0e75688bdeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa6401af54c14a59ff521e0e75688bdeb.html#gaa6401af54c14a59ff521e0e75688bdeb">STM32_PLLP_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 16)</td></tr>
<tr class="separator:gaa6401af54c14a59ff521e0e75688bdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bed1c4b29e905eaeaac11ea580f100f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7bed1c4b29e905eaeaac11ea580f100f.html#ga7bed1c4b29e905eaeaac11ea580f100f">STM32_PLLP_DIV2</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="separator:ga7bed1c4b29e905eaeaac11ea580f100f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0995def7207c9fb400579f994d5d6e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0995def7207c9fb400579f994d5d6e49.html#ga0995def7207c9fb400579f994d5d6e49">STM32_PLLP_DIV4</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga0995def7207c9fb400579f994d5d6e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f3e688e43cf9f17457e428c4dc2ad13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7f3e688e43cf9f17457e428c4dc2ad13.html#ga7f3e688e43cf9f17457e428c4dc2ad13">STM32_PLLP_DIV6</a>&#160;&#160;&#160;(2 &lt;&lt; 16)</td></tr>
<tr class="separator:ga7f3e688e43cf9f17457e428c4dc2ad13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb823931691e49b0285dc1e621ba1133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gabb823931691e49b0285dc1e621ba1133.html#gabb823931691e49b0285dc1e621ba1133">STM32_PLLP_DIV8</a>&#160;&#160;&#160;(3 &lt;&lt; 16)</td></tr>
<tr class="separator:gabb823931691e49b0285dc1e621ba1133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac8438d5c9b3c6bfd0346e1026b8055fc.html#gac8438d5c9b3c6bfd0346e1026b8055fc">STM32_PLLSRC_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 22)</td></tr>
<tr class="separator:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64328eed4cc2c355aab176e0beb31b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga64328eed4cc2c355aab176e0beb31b63.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga64328eed4cc2c355aab176e0beb31b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RCC_CFGR register bits definitions</div></td></tr>
<tr class="memitem:ga4806a8924601d3fd7214f3a2783bc28c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4806a8924601d3fd7214f3a2783bc28c.html#ga4806a8924601d3fd7214f3a2783bc28c">STM32_SW_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="separator:ga4806a8924601d3fd7214f3a2783bc28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6a49bf4388f3acf15661252b3bb7547b.html#ga6a49bf4388f3acf15661252b3bb7547b">STM32_SW_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 0)</td></tr>
<tr class="separator:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab5b581bd1ff4fd48fc8c5f093ca776ca.html#gab5b581bd1ff4fd48fc8c5f093ca776ca">STM32_SW_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8bc74f08245bf796555d33a86afd9fc4.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a>&#160;&#160;&#160;(2 &lt;&lt; 0)</td></tr>
<tr class="separator:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga968c4857140f1166ab72fc5b64369d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga968c4857140f1166ab72fc5b64369d2f.html#ga968c4857140f1166ab72fc5b64369d2f">STM32_HPRE_MASK</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="separator:ga968c4857140f1166ab72fc5b64369d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gabf2bcd341b2140b7a82ff24b92f6af68.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6dfcd5149eb88f1681b4defc77f4d8b2.html#ga6dfcd5149eb88f1681b4defc77f4d8b2">STM32_HPRE_DIV2</a>&#160;&#160;&#160;(8 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeb5f7cce4d1b6646f7e48d2784aade1c.html#gaeb5f7cce4d1b6646f7e48d2784aade1c">STM32_HPRE_DIV4</a>&#160;&#160;&#160;(9 &lt;&lt; 4)</td></tr>
<tr class="separator:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6b23363a848239b048cde5b565e2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaaa6b23363a848239b048cde5b565e2d5.html#gaaa6b23363a848239b048cde5b565e2d5">STM32_HPRE_DIV8</a>&#160;&#160;&#160;(10 &lt;&lt; 4)</td></tr>
<tr class="separator:gaaa6b23363a848239b048cde5b565e2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6772439c76981e1c1d23bf97ec3910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaab6772439c76981e1c1d23bf97ec3910.html#gaab6772439c76981e1c1d23bf97ec3910">STM32_HPRE_DIV16</a>&#160;&#160;&#160;(11 &lt;&lt; 4)</td></tr>
<tr class="separator:gaab6772439c76981e1c1d23bf97ec3910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga152f3c2eabcc96019194c85bb2f7f2af.html#ga152f3c2eabcc96019194c85bb2f7f2af">STM32_HPRE_DIV64</a>&#160;&#160;&#160;(12 &lt;&lt; 4)</td></tr>
<tr class="separator:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea1e82317d266fa344d6787f485e991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6ea1e82317d266fa344d6787f485e991.html#ga6ea1e82317d266fa344d6787f485e991">STM32_HPRE_DIV128</a>&#160;&#160;&#160;(13 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6ea1e82317d266fa344d6787f485e991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7099ae3ddeb74537f4a34f1e36730dbe.html#ga7099ae3ddeb74537f4a34f1e36730dbe">STM32_HPRE_DIV256</a>&#160;&#160;&#160;(14 &lt;&lt; 4)</td></tr>
<tr class="separator:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaac6d223ccd51614bd3c8f354b16e4671.html#gaac6d223ccd51614bd3c8f354b16e4671">STM32_HPRE_DIV512</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="separator:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga041cc4d2f3fcd72e35e243037a9abf5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga041cc4d2f3fcd72e35e243037a9abf5b.html#ga041cc4d2f3fcd72e35e243037a9abf5b">STM32_PPRE1_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 10)</td></tr>
<tr class="separator:ga041cc4d2f3fcd72e35e243037a9abf5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9ece8fc206039d5723f8016adb789d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3c9ece8fc206039d5723f8016adb789d.html#ga3c9ece8fc206039d5723f8016adb789d">STM32_PPRE1_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 10)</td></tr>
<tr class="separator:ga3c9ece8fc206039d5723f8016adb789d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae205bae3cec6b45723d687bc2b7a4e38.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 10)</td></tr>
<tr class="separator:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga18b34bc52ebebd209fffb01002b2bc98.html#ga18b34bc52ebebd209fffb01002b2bc98">STM32_PPRE1_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 10)</td></tr>
<tr class="separator:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b100956dae0246dd9faa0a54010b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab7b100956dae0246dd9faa0a54010b17.html#gab7b100956dae0246dd9faa0a54010b17">STM32_PPRE1_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 10)</td></tr>
<tr class="separator:gab7b100956dae0246dd9faa0a54010b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga750b0ba24dbebb1fac1a3b2330666350.html#ga750b0ba24dbebb1fac1a3b2330666350">STM32_PPRE1_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 10)</td></tr>
<tr class="separator:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f060a9c04d41d319f2e2d9a82f96c37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1f060a9c04d41d319f2e2d9a82f96c37.html#ga1f060a9c04d41d319f2e2d9a82f96c37">STM32_PPRE2_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 13)</td></tr>
<tr class="separator:ga1f060a9c04d41d319f2e2d9a82f96c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9883bc736b03534d09789f13a6026c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9883bc736b03534d09789f13a6026c31.html#ga9883bc736b03534d09789f13a6026c31">STM32_PPRE2_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 13)</td></tr>
<tr class="separator:ga9883bc736b03534d09789f13a6026c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga55e0199e60c0551b8fae6b8eb49d6364.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 13)</td></tr>
<tr class="separator:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85c01042fcee21da997473f4f42ba78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa85c01042fcee21da997473f4f42ba78.html#gaa85c01042fcee21da997473f4f42ba78">STM32_PPRE2_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 13)</td></tr>
<tr class="separator:gaa85c01042fcee21da997473f4f42ba78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db040c759cc09cee6261301a952d862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0db040c759cc09cee6261301a952d862.html#ga0db040c759cc09cee6261301a952d862">STM32_PPRE2_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 13)</td></tr>
<tr class="separator:ga0db040c759cc09cee6261301a952d862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf986782e091335aeaf0235635d20353d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf986782e091335aeaf0235635d20353d.html#gaf986782e091335aeaf0235635d20353d">STM32_PPRE2_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 13)</td></tr>
<tr class="separator:gaf986782e091335aeaf0235635d20353d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga909ef4741c53a4bd260f6397df5789ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga909ef4741c53a4bd260f6397df5789ec.html#ga909ef4741c53a4bd260f6397df5789ec">STM32_RTCPRE_MASK</a>&#160;&#160;&#160;(31 &lt;&lt; 16)</td></tr>
<tr class="separator:ga909ef4741c53a4bd260f6397df5789ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga668d903188b95c3a6acea4849c451f44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga668d903188b95c3a6acea4849c451f44.html#ga668d903188b95c3a6acea4849c451f44">STM32_MCO1SEL_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 21)</td></tr>
<tr class="separator:ga668d903188b95c3a6acea4849c451f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f4edcadf54e0bc4f4e3acd21ef5a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga93f4edcadf54e0bc4f4e3acd21ef5a44.html#ga93f4edcadf54e0bc4f4e3acd21ef5a44">STM32_MCO1SEL_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 21)</td></tr>
<tr class="separator:ga93f4edcadf54e0bc4f4e3acd21ef5a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef68ecde5cfdb2eb63a4e0dc4203dfb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaef68ecde5cfdb2eb63a4e0dc4203dfb0.html#gaef68ecde5cfdb2eb63a4e0dc4203dfb0">STM32_MCO1SEL_LSE</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:gaef68ecde5cfdb2eb63a4e0dc4203dfb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43782ca2d60161f2c1884cdf2edf3a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga43782ca2d60161f2c1884cdf2edf3a02.html#ga43782ca2d60161f2c1884cdf2edf3a02">STM32_MCO1SEL_HSE</a>&#160;&#160;&#160;(2 &lt;&lt; 21)</td></tr>
<tr class="separator:ga43782ca2d60161f2c1884cdf2edf3a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b77bc569d070ffd9edcb8b965495d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga15b77bc569d070ffd9edcb8b965495d1.html#ga15b77bc569d070ffd9edcb8b965495d1">STM32_MCO1SEL_PLL</a>&#160;&#160;&#160;(3 &lt;&lt; 21)</td></tr>
<tr class="separator:ga15b77bc569d070ffd9edcb8b965495d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab139e7db05f3728d035608d21620e7e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab139e7db05f3728d035608d21620e7e6.html#gab139e7db05f3728d035608d21620e7e6">STM32_I2SSRC_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:gab139e7db05f3728d035608d21620e7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec5ae31fe6f8399980da7b3ed18339f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6ec5ae31fe6f8399980da7b3ed18339f.html#ga6ec5ae31fe6f8399980da7b3ed18339f">STM32_I2SSRC_PLLI2S</a>&#160;&#160;&#160;(0 &lt;&lt; 23)</td></tr>
<tr class="separator:ga6ec5ae31fe6f8399980da7b3ed18339f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c77a0b0d7277366278f6394b63ec82b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9c77a0b0d7277366278f6394b63ec82b.html#ga9c77a0b0d7277366278f6394b63ec82b">STM32_I2SSRC_CKIN</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga9c77a0b0d7277366278f6394b63ec82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d9aa292fc45538e6618326d44b7f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga51d9aa292fc45538e6618326d44b7f04.html#ga51d9aa292fc45538e6618326d44b7f04">STM32_MCO1PRE_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 24)</td></tr>
<tr class="separator:ga51d9aa292fc45538e6618326d44b7f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d3cf5f81a9cb3076b962693c5f1139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa0d3cf5f81a9cb3076b962693c5f1139.html#gaa0d3cf5f81a9cb3076b962693c5f1139">STM32_MCO1PRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 24)</td></tr>
<tr class="separator:gaa0d3cf5f81a9cb3076b962693c5f1139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fd32c850363dab843d896ded75b27d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga63fd32c850363dab843d896ded75b27d.html#ga63fd32c850363dab843d896ded75b27d">STM32_MCO1PRE_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 24)</td></tr>
<tr class="separator:ga63fd32c850363dab843d896ded75b27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2dfe1b51f3a511f4d4efc0050a22356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab2dfe1b51f3a511f4d4efc0050a22356.html#gab2dfe1b51f3a511f4d4efc0050a22356">STM32_MCO1PRE_DIV3</a>&#160;&#160;&#160;(5 &lt;&lt; 24)</td></tr>
<tr class="separator:gab2dfe1b51f3a511f4d4efc0050a22356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7e3d23b5aea69f894795fec19bb48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaca7e3d23b5aea69f894795fec19bb48a.html#gaca7e3d23b5aea69f894795fec19bb48a">STM32_MCO1PRE_DIV4</a>&#160;&#160;&#160;(6 &lt;&lt; 24)</td></tr>
<tr class="separator:gaca7e3d23b5aea69f894795fec19bb48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d5300d18efcb934276a47dddff56746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3d5300d18efcb934276a47dddff56746.html#ga3d5300d18efcb934276a47dddff56746">STM32_MCO1PRE_DIV5</a>&#160;&#160;&#160;(7 &lt;&lt; 24)</td></tr>
<tr class="separator:ga3d5300d18efcb934276a47dddff56746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736453f6dc86e14fb381ac0d3e88f1c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga736453f6dc86e14fb381ac0d3e88f1c1.html#ga736453f6dc86e14fb381ac0d3e88f1c1">STM32_MCO2PRE_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 27)</td></tr>
<tr class="separator:ga736453f6dc86e14fb381ac0d3e88f1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74c55a516dd0fffffee3bb486f52c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac74c55a516dd0fffffee3bb486f52c0c.html#gac74c55a516dd0fffffee3bb486f52c0c">STM32_MCO2PRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 27)</td></tr>
<tr class="separator:gac74c55a516dd0fffffee3bb486f52c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba5f392ef3174dff531a8d203199081f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaba5f392ef3174dff531a8d203199081f.html#gaba5f392ef3174dff531a8d203199081f">STM32_MCO2PRE_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 27)</td></tr>
<tr class="separator:gaba5f392ef3174dff531a8d203199081f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e5eafebad884f16c6bf865b07b64b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga04e5eafebad884f16c6bf865b07b64b1.html#ga04e5eafebad884f16c6bf865b07b64b1">STM32_MCO2PRE_DIV3</a>&#160;&#160;&#160;(5 &lt;&lt; 27)</td></tr>
<tr class="separator:ga04e5eafebad884f16c6bf865b07b64b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1c7396d67497e5d84ec949dca248520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf1c7396d67497e5d84ec949dca248520.html#gaf1c7396d67497e5d84ec949dca248520">STM32_MCO2PRE_DIV4</a>&#160;&#160;&#160;(6 &lt;&lt; 27)</td></tr>
<tr class="separator:gaf1c7396d67497e5d84ec949dca248520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107d5b32f212fee69d3be7d7b51c3410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga107d5b32f212fee69d3be7d7b51c3410.html#ga107d5b32f212fee69d3be7d7b51c3410">STM32_MCO2PRE_DIV5</a>&#160;&#160;&#160;(7 &lt;&lt; 27)</td></tr>
<tr class="separator:ga107d5b32f212fee69d3be7d7b51c3410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad64a30716417496cc5c1fe86e4a3d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7ad64a30716417496cc5c1fe86e4a3d4.html#ga7ad64a30716417496cc5c1fe86e4a3d4">STM32_MCO2SEL_MASK</a>&#160;&#160;&#160;(3U &lt;&lt; 30)</td></tr>
<tr class="separator:ga7ad64a30716417496cc5c1fe86e4a3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8344cb5f61736b164ad810d886649ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac8344cb5f61736b164ad810d886649ca.html#gac8344cb5f61736b164ad810d886649ca">STM32_MCO2SEL_SYSCLK</a>&#160;&#160;&#160;(0U &lt;&lt; 30)</td></tr>
<tr class="separator:gac8344cb5f61736b164ad810d886649ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b218eae7fb302bcdc962420ec1b4a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8b218eae7fb302bcdc962420ec1b4a73.html#ga8b218eae7fb302bcdc962420ec1b4a73">STM32_MCO2SEL_PLLI2S</a>&#160;&#160;&#160;(1U &lt;&lt; 30)</td></tr>
<tr class="separator:ga8b218eae7fb302bcdc962420ec1b4a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6de16b70be0266bc6d76ad2f157e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacc6de16b70be0266bc6d76ad2f157e21.html#gacc6de16b70be0266bc6d76ad2f157e21">STM32_MCO2SEL_HSE</a>&#160;&#160;&#160;(2U &lt;&lt; 30)</td></tr>
<tr class="separator:gacc6de16b70be0266bc6d76ad2f157e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf59c260790f17f130a1b1af980695082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf59c260790f17f130a1b1af980695082.html#gaf59c260790f17f130a1b1af980695082">STM32_MCO2SEL_PLL</a>&#160;&#160;&#160;(3U &lt;&lt; 30)</td></tr>
<tr class="separator:gaf59c260790f17f130a1b1af980695082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f5c1fbd095fb2aa521877b7072680d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga2f5c1fbd095fb2aa521877b7072680d2.html#ga2f5c1fbd095fb2aa521877b7072680d2">STM32_RTC_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga2f5c1fbd095fb2aa521877b7072680d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e0640c7e96db356ce3e9359f7a931ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga2e0640c7e96db356ce3e9359f7a931ab.html#ga2e0640c7e96db356ce3e9359f7a931ab">STM32_RTC_LSE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga2e0640c7e96db356ce3e9359f7a931ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3b051c30be31841aced8a43a6a6403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0a3b051c30be31841aced8a43a6a6403.html#ga0a3b051c30be31841aced8a43a6a6403">STM32_RTC_LSI</a>&#160;&#160;&#160;(2 &lt;&lt; 8)</td></tr>
<tr class="separator:ga0a3b051c30be31841aced8a43a6a6403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd23e68b475139402bc1f27525774e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacd23e68b475139402bc1f27525774e6b.html#gacd23e68b475139402bc1f27525774e6b">STM32_RTC_HSE</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gacd23e68b475139402bc1f27525774e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RCC_PLLI2SCFGR register bits definitions</div></td></tr>
<tr class="memitem:gadc76bea9e62a1882b176a1e14292b69f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gadc76bea9e62a1882b176a1e14292b69f.html#gadc76bea9e62a1882b176a1e14292b69f">STM32_PLLI2SN_MASK</a>&#160;&#160;&#160;(511 &lt;&lt; 6)</td></tr>
<tr class="separator:gadc76bea9e62a1882b176a1e14292b69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4324b18a9b2c5d7ece3d88c3f5097df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf4324b18a9b2c5d7ece3d88c3f5097df.html#gaf4324b18a9b2c5d7ece3d88c3f5097df">STM32_PLLI2SR_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 28)</td></tr>
<tr class="separator:gaf4324b18a9b2c5d7ece3d88c3f5097df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RCC_BDCR register bits definitions</div></td></tr>
<tr class="memitem:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafd2e1233f00f5b0b087ae661e7bc60c0.html#gafd2e1233f00f5b0b087ae661e7bc60c0">STM32_RTCSEL_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5ab9353b28c9eb66d0713d0d29170550.html#ga5ab9353b28c9eb66d0713d0d29170550">STM32_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebd50151baf59de1d9185874b85b709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacebd50151baf59de1d9185874b85b709.html#gacebd50151baf59de1d9185874b85b709">STM32_RTCSEL_LSE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gacebd50151baf59de1d9185874b85b709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5132550f1ca29b308396261787a3700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac5132550f1ca29b308396261787a3700.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a>&#160;&#160;&#160;(2 &lt;&lt; 8)</td></tr>
<tr class="separator:gac5132550f1ca29b308396261787a3700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab364b1de8f49e6c04ae8b7a90360c7e2.html#gab364b1de8f49e6c04ae8b7a90360c7e2">STM32_RTCSEL_HSEDIV</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">STM32F4xx capabilities</div></td></tr>
<tr class="memitem:gab1208eea17089173b70faf472a88dd3d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gab1208eea17089173b70faf472a88dd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71edded710fc37bc21a31886e1add746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC1_DMA_MSK</b></td></tr>
<tr class="separator:ga71edded710fc37bc21a31886e1add746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43377444c1617389fd821f235dcbb30"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC1_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gad43377444c1617389fd821f235dcbb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548f9c7f195691c289796d89744cdd38"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga548f9c7f195691c289796d89744cdd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15919ea4a7a31dc58ba99ea34810ebec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC2_DMA_MSK</b></td></tr>
<tr class="separator:ga15919ea4a7a31dc58ba99ea34810ebec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca000d0fbf93529aa38a8cb0272c9d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC2_DMA_CHN</b>&#160;&#160;&#160;0x00001100</td></tr>
<tr class="separator:gaafca000d0fbf93529aa38a8cb0272c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7588866df4628b66577f758fe81b6e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC3_DMA_MSK</b></td></tr>
<tr class="separator:ga7588866df4628b66577f758fe81b6e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89aad4a9419df350b58f5df05604526"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC3_DMA_CHN</b>&#160;&#160;&#160;0x00000022</td></tr>
<tr class="separator:gac89aad4a9419df350b58f5df05604526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625a5ce373eb4b749d5b892850349cd5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC4_DMA_MSK</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga625a5ce373eb4b749d5b892850349cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab150478154ebc52cdae38f8033e2e60e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC4_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gab150478154ebc52cdae38f8033e2e60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085f61b246ab3263225f86401203802c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_CAN_MAX_FILTERS</b>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga085f61b246ab3263225f86401203802c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a5de102e63e6b690fbf4101ff43839"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DAC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga67a5de102e63e6b690fbf4101ff43839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5809d7497340794caa195dbaa3b16825"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADVANCED_DMA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga5809d7497340794caa195dbaa3b16825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f4745d468d39770f1c9e0f7bc14da5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaa4f4745d468d39770f1c9e0f7bc14da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf382c9c2ad7fb7d6e7403a3bf2beb6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gabbf382c9c2ad7fb7d6e7403a3bf2beb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587c3ada668c63f20e960a15add23a0f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ETH</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga587c3ada668c63f20e960a15add23a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a459c23ed41dd8ea03f24ac296f76b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_EXTI_NUM_CHANNELS</b>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga03a459c23ed41dd8ea03f24ac296f76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e41072d3c01179c395d21024a4f98c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga89e41072d3c01179c395d21024a4f98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOB</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545c4983515bc851e0d64c645922db14"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga545c4983515bc851e0d64c645922db14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067361045c6793814ee04a161349d2f8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOD</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga067361045c6793814ee04a161349d2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOE</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOH</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOF</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOG</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOI</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_RX_DMA_MSK</b></td></tr>
<tr class="separator:gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a62c8317fb8afaccfedbe051347e719"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00100001</td></tr>
<tr class="separator:ga7a62c8317fb8afaccfedbe051347e719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac379bea085da73baeee21f5dca18a78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_TX_DMA_MSK</b></td></tr>
<tr class="separator:gac379bea085da73baeee21f5dca18a78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae747a12c05543c3dac86453c4c0faf6c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_TX_DMA_CHN</b>&#160;&#160;&#160;0x11000000</td></tr>
<tr class="separator:gae747a12c05543c3dac86453c4c0faf6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027aa3e63cb3329ebeca6d169e53c25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_RX_DMA_MSK</b></td></tr>
<tr class="separator:ga027aa3e63cb3329ebeca6d169e53c25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2157ab83a984d5f982e79e1f630f74c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00007700</td></tr>
<tr class="separator:ga2157ab83a984d5f982e79e1f630f74c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f49cd2843fafa2d314c0b23ebe505c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 7))</td></tr>
<tr class="separator:ga3f49cd2843fafa2d314c0b23ebe505c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d2a4149fd25cdd9e5cc4401796f144"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_TX_DMA_CHN</b>&#160;&#160;&#160;0x70000000</td></tr>
<tr class="separator:ga03d2a4149fd25cdd9e5cc4401796f144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e29988ca4e9912527e6e230d94845fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga9e29988ca4e9912527e6e230d94845fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442030b5ca73c1de5fc805a7bb154ba6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 2))</td></tr>
<tr class="separator:ga442030b5ca73c1de5fc805a7bb154ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff983ff1e79b8a8e728c7ab7b2e8c655"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000300</td></tr>
<tr class="separator:gaff983ff1e79b8a8e728c7ab7b2e8c655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f2af9d76decaca0fea5fcacec42f21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4))</td></tr>
<tr class="separator:ga02f2af9d76decaca0fea5fcacec42f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafedd78077a50085638a94ea604b69739"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00030000</td></tr>
<tr class="separator:gafedd78077a50085638a94ea604b69739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_RTC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_HAS_SUBSECONDS</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c941151c59059a8174529e37c1726d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_IS_CALENDAR</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga71c941151c59059a8174529e37c1726d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30017168af7fc40f77935cd27b7b5081"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDIO</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga30017168af7fc40f77935cd27b7b5081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c9d73599b535befafb7c6b3fd0c6f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDC_SDIO_DMA_MSK</b></td></tr>
<tr class="separator:ga39c9d73599b535befafb7c6b3fd0c6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga666b3fcfabc1562ea49daaaf903de4ea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDC_SDIO_DMA_CHN</b>&#160;&#160;&#160;0x04004000</td></tr>
<tr class="separator:ga666b3fcfabc1562ea49daaaf903de4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663c3bda637d50d5af455c251795fc01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_RX_DMA_MSK</b></td></tr>
<tr class="separator:ga663c3bda637d50d5af455c251795fc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000303</td></tr>
<tr class="separator:ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4abfab19432ae21d2eaf5ef95cda390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_TX_DMA_MSK</b></td></tr>
<tr class="separator:gaa4abfab19432ae21d2eaf5ef95cda390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebccffc66bad32e658bdd39e91f1504a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00303000</td></tr>
<tr class="separator:gaebccffc66bad32e658bdd39e91f1504a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad683aa4cbe32fc8cdba780cc35ba5562"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 3))</td></tr>
<tr class="separator:gad683aa4cbe32fc8cdba780cc35ba5562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be22a3e33db62cc63edf43eef3f45cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga9be22a3e33db62cc63edf43eef3f45cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220e99f5ed71b0e46fb7f32c4c6948c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4))</td></tr>
<tr class="separator:ga220e99f5ed71b0e46fb7f32c4c6948c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ce95d5bc89a6b76c8703fe37a22b04"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaf6ce95d5bc89a6b76c8703fe37a22b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b316103a0b5a297f1da42d1705eb151"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga1b316103a0b5a297f1da42d1705eb151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b102f1e4f079d0781681226dc97144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_RX_DMA_MSK</b></td></tr>
<tr class="separator:gab8b102f1e4f079d0781681226dc97144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b153a0f6496cb029a61fa172e0b436"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga18b153a0f6496cb029a61fa172e0b436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dba2cb110becee61dca6d73693bc328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_TX_DMA_MSK</b></td></tr>
<tr class="separator:ga9dba2cb110becee61dca6d73693bc328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35beb58af69ca5fb1ea466adcb84e1ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga35beb58af69ca5fb1ea466adcb84e1ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bae92edb94559d32045c67229c49bbb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga7bae92edb94559d32045c67229c49bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad087396a6fe09aa836f879260417caff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gad087396a6fe09aa836f879260417caff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dbb4b73fccda662f4bec251936e545"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga42dbb4b73fccda662f4bec251936e545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5730d7617e5221b6664d2794c88a9a49"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga5730d7617e5221b6664d2794c88a9a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f37e513c7e70c3d13433baed017117"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga61f37e513c7e70c3d13433baed017117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM7</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ece2e572899caba11b0988732ee9e68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM8</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga6ece2e572899caba11b0988732ee9e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8832314ee03b0f03c2a15bd589bae97"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM9</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gae8832314ee03b0f03c2a15bd589bae97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM10</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM11</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14b5a5586a42484dfc5180018c8c022"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM12</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaa14b5a5586a42484dfc5180018c8c022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM13</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM14</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5358eedb54dc26f152d8ca599634fc06"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM15</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga5358eedb54dc26f152d8ca599634fc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM16</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784aa9494d9396be6585e00e44e08853"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM17</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga784aa9494d9396be6585e00e44e08853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM18</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274016852d7a478b673dfa3f6dfe5559"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM19</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga274016852d7a478b673dfa3f6dfe5559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a56c9f5435e7980b5111b685a78779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_RX_DMA_MSK</b></td></tr>
<tr class="separator:ga39a56c9f5435e7980b5111b685a78779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab909f23048f130c70e80b773f54b3805"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00400400</td></tr>
<tr class="separator:gab909f23048f130c70e80b773f54b3805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2caebd3a548ec85c73f8a6e24367374d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 7))</td></tr>
<tr class="separator:ga2caebd3a548ec85c73f8a6e24367374d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066b3e0d184e42aa4b22cca89ea7db79"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_TX_DMA_CHN</b>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:ga066b3e0d184e42aa4b22cca89ea7db79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40928ddc737f15b23a924fc38e306b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaf40928ddc737f15b23a924fc38e306b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34838904e4bf63f0b5f8cb24b512ef19"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5))</td></tr>
<tr class="separator:ga34838904e4bf63f0b5f8cb24b512ef19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6a53e3f863c0affce6a2a0550c8b51"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:gaee6a53e3f863c0affce6a2a0550c8b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831d5543d7031b698e3894a87931873e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 6))</td></tr>
<tr class="separator:ga831d5543d7031b698e3894a87931873e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61630c4c5692e027a5191d14ccf0ec46"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_TX_DMA_CHN</b>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:ga61630c4c5692e027a5191d14ccf0ec46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a96873b0f6cb24422948d48c64a504"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gac9a96873b0f6cb24422948d48c64a504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4631f38326719157de788b0e2560e4ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 1))</td></tr>
<tr class="separator:ga4631f38326719157de788b0e2560e4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b9c02ce01f019c4633b715ef580d12"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:gac4b9c02ce01f019c4633b715ef580d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4aaf0f7c2d398f3610139459f3a52ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_TX_DMA_MSK</b></td></tr>
<tr class="separator:gae4aaf0f7c2d398f3610139459f3a52ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8458f6b7b1e69a3fd95e421c8eb75f71"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00074000</td></tr>
<tr class="separator:ga8458f6b7b1e69a3fd95e421c8eb75f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad45291ff040d8522822a7345b1e8ed7f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gad45291ff040d8522822a7345b1e8ed7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddfaed404af3993a2be4a20d24a45bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 2))</td></tr>
<tr class="separator:ga1ddfaed404af3993a2be4a20d24a45bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3358af975ee36f0018329e9f7a03b229"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ga3358af975ee36f0018329e9f7a03b229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73253091d2dde782cbe2672e7d9f3d96"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4))</td></tr>
<tr class="separator:ga73253091d2dde782cbe2672e7d9f3d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d18be0534bf3f48e19342aa05eb340"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_TX_DMA_CHN</b>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:ga99d18be0534bf3f48e19342aa05eb340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab128266614662fa05717f9b236284ed6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 0))</td></tr>
<tr class="separator:gab128266614662fa05717f9b236284ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdbb74bdb9d807c65b280cc0ad69c05f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gafdbb74bdb9d807c65b280cc0ad69c05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f4ef7a2e3db0f3f73a3c4838e78bfd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 7))</td></tr>
<tr class="separator:gae1f4ef7a2e3db0f3f73a3c4838e78bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e99b8e6901f3ccd968cf753d22d53f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_TX_DMA_CHN</b>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:gad6e99b8e6901f3ccd968cf753d22d53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc52c0fd7808a662b8ffafb42b7a233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_RX_DMA_MSK</b></td></tr>
<tr class="separator:ga1cc52c0fd7808a662b8ffafb42b7a233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2131e8b6ae1e76632b0c02e61bd3f7e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000550</td></tr>
<tr class="separator:ga2131e8b6ae1e76632b0c02e61bd3f7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b062a5cfb7ecf7b76827b3848e57b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_TX_DMA_MSK</b></td></tr>
<tr class="separator:ga0b062a5cfb7ecf7b76827b3848e57b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a8c8c02136d59883832f5e1d6a0a89"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_TX_DMA_CHN</b>&#160;&#160;&#160;0x55000000</td></tr>
<tr class="separator:ga47a8c8c02136d59883832f5e1d6a0a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USB</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2176486794a698378192501db505965"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaa2176486794a698378192501db505965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">IRQ VECTOR names</div></td></tr>
<tr class="memitem:gad4c8a013e3354da6d132cdb91a481c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad4c8a013e3354da6d132cdb91a481c3c.html#gad4c8a013e3354da6d132cdb91a481c3c">WWDG_IRQHandler</a>&#160;&#160;&#160;Vector40</td></tr>
<tr class="separator:gad4c8a013e3354da6d132cdb91a481c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045476dfaec8c84f5e16b06b937c0c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga045476dfaec8c84f5e16b06b937c0c18.html#ga045476dfaec8c84f5e16b06b937c0c18">PVD_IRQHandler</a>&#160;&#160;&#160;Vector44</td></tr>
<tr class="separator:ga045476dfaec8c84f5e16b06b937c0c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e377154130d1c4a80d36fbb6ca07ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga75e377154130d1c4a80d36fbb6ca07ce.html#ga75e377154130d1c4a80d36fbb6ca07ce">TAMP_STAMP_IRQHandler</a>&#160;&#160;&#160;Vector48</td></tr>
<tr class="separator:ga75e377154130d1c4a80d36fbb6ca07ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga958e0e8e85df9b2d33b349ae5db14f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga958e0e8e85df9b2d33b349ae5db14f02.html#ga958e0e8e85df9b2d33b349ae5db14f02">RTC_WKUP_IRQHandler</a>&#160;&#160;&#160;Vector4C</td></tr>
<tr class="separator:ga958e0e8e85df9b2d33b349ae5db14f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cca2eaebb146655fb72e09adee7839d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3cca2eaebb146655fb72e09adee7839d.html#ga3cca2eaebb146655fb72e09adee7839d">FLASH_IRQHandler</a>&#160;&#160;&#160;Vector50</td></tr>
<tr class="separator:ga3cca2eaebb146655fb72e09adee7839d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6d083fa78461da86a717b28973e009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5a6d083fa78461da86a717b28973e009.html#ga5a6d083fa78461da86a717b28973e009">RCC_IRQHandler</a>&#160;&#160;&#160;Vector54</td></tr>
<tr class="separator:ga5a6d083fa78461da86a717b28973e009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac468127e2887086eeafd0fc5044c8c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac468127e2887086eeafd0fc5044c8c1f.html#gac468127e2887086eeafd0fc5044c8c1f">EXTI0_IRQHandler</a>&#160;&#160;&#160;Vector58</td></tr>
<tr class="separator:gac468127e2887086eeafd0fc5044c8c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0580c4052329cca57bede85ffff29de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0580c4052329cca57bede85ffff29de5.html#ga0580c4052329cca57bede85ffff29de5">EXTI1_IRQHandler</a>&#160;&#160;&#160;Vector5C</td></tr>
<tr class="separator:ga0580c4052329cca57bede85ffff29de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39f987c5ace4c480d23ea000ed53f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae39f987c5ace4c480d23ea000ed53f6e.html#gae39f987c5ace4c480d23ea000ed53f6e">EXTI2_IRQHandler</a>&#160;&#160;&#160;Vector60</td></tr>
<tr class="separator:gae39f987c5ace4c480d23ea000ed53f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6227b0b9333e766db47c3e86d57b8a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6227b0b9333e766db47c3e86d57b8a4f.html#ga6227b0b9333e766db47c3e86d57b8a4f">EXTI3_IRQHandler</a>&#160;&#160;&#160;Vector64</td></tr>
<tr class="separator:ga6227b0b9333e766db47c3e86d57b8a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7dcb33a5cf9254fd25f8619c6c92ab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab7dcb33a5cf9254fd25f8619c6c92ab8.html#gab7dcb33a5cf9254fd25f8619c6c92ab8">EXTI4_IRQHandler</a>&#160;&#160;&#160;Vector68</td></tr>
<tr class="separator:gab7dcb33a5cf9254fd25f8619c6c92ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa8adfdb9eabaaa2b325d11112297a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafa8adfdb9eabaaa2b325d11112297a18.html#gafa8adfdb9eabaaa2b325d11112297a18">DMA1_Stream0_IRQHandler</a>&#160;&#160;&#160;Vector6C</td></tr>
<tr class="separator:gafa8adfdb9eabaaa2b325d11112297a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68b6a7c9b6124b2191981edf2eb269a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad68b6a7c9b6124b2191981edf2eb269a.html#gad68b6a7c9b6124b2191981edf2eb269a">DMA1_Stream1_IRQHandler</a>&#160;&#160;&#160;Vector70</td></tr>
<tr class="separator:gad68b6a7c9b6124b2191981edf2eb269a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd84f6873b1d1eb9b4bba4b7d17e734c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gabd84f6873b1d1eb9b4bba4b7d17e734c.html#gabd84f6873b1d1eb9b4bba4b7d17e734c">DMA1_Stream2_IRQHandler</a>&#160;&#160;&#160;Vector74</td></tr>
<tr class="separator:gabd84f6873b1d1eb9b4bba4b7d17e734c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6decee2513fab984dc14669248705c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab6decee2513fab984dc14669248705c1.html#gab6decee2513fab984dc14669248705c1">DMA1_Stream3_IRQHandler</a>&#160;&#160;&#160;Vector78</td></tr>
<tr class="separator:gab6decee2513fab984dc14669248705c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a537feab54569226bfe7abc10483e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga05a537feab54569226bfe7abc10483e2.html#ga05a537feab54569226bfe7abc10483e2">DMA1_Stream4_IRQHandler</a>&#160;&#160;&#160;Vector7C</td></tr>
<tr class="separator:ga05a537feab54569226bfe7abc10483e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6bbc16de4bcffa047dccd2c4b694b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa6bbc16de4bcffa047dccd2c4b694b2a.html#gaa6bbc16de4bcffa047dccd2c4b694b2a">DMA1_Stream5_IRQHandler</a>&#160;&#160;&#160;Vector80</td></tr>
<tr class="separator:gaa6bbc16de4bcffa047dccd2c4b694b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37a242490b67458cc057cc26f58cbbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab37a242490b67458cc057cc26f58cbbd.html#gab37a242490b67458cc057cc26f58cbbd">DMA1_Stream6_IRQHandler</a>&#160;&#160;&#160;Vector84</td></tr>
<tr class="separator:gab37a242490b67458cc057cc26f58cbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7b059844b58feab8067e97fb549b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacf7b059844b58feab8067e97fb549b09.html#gacf7b059844b58feab8067e97fb549b09">ADC1_2_3_IRQHandler</a>&#160;&#160;&#160;Vector88</td></tr>
<tr class="separator:gacf7b059844b58feab8067e97fb549b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fdbecfed2cdeadfec6210f7ec510fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4fdbecfed2cdeadfec6210f7ec510fbc.html#ga4fdbecfed2cdeadfec6210f7ec510fbc">CAN1_TX_IRQHandler</a>&#160;&#160;&#160;Vector8C</td></tr>
<tr class="separator:ga4fdbecfed2cdeadfec6210f7ec510fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40873fbdcb268642576f45babaad5c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga40873fbdcb268642576f45babaad5c2e.html#ga40873fbdcb268642576f45babaad5c2e">CAN1_RX0_IRQHandler</a>&#160;&#160;&#160;Vector90</td></tr>
<tr class="separator:ga40873fbdcb268642576f45babaad5c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8550c9680a59f697a018b283878b0648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8550c9680a59f697a018b283878b0648.html#ga8550c9680a59f697a018b283878b0648">CAN1_RX1_IRQHandler</a>&#160;&#160;&#160;Vector94</td></tr>
<tr class="separator:ga8550c9680a59f697a018b283878b0648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a0b35d117d66c63172d56a59ce2e20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab6a0b35d117d66c63172d56a59ce2e20.html#gab6a0b35d117d66c63172d56a59ce2e20">CAN1_SCE_IRQHandler</a>&#160;&#160;&#160;Vector98</td></tr>
<tr class="separator:gab6a0b35d117d66c63172d56a59ce2e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2efac0867c3c975ea4ea586013b10ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab2efac0867c3c975ea4ea586013b10ce.html#gab2efac0867c3c975ea4ea586013b10ce">EXTI9_5_IRQHandler</a>&#160;&#160;&#160;Vector9C</td></tr>
<tr class="separator:gab2efac0867c3c975ea4ea586013b10ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f33687cec484ac054656b3a9daca2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga2f33687cec484ac054656b3a9daca2c1.html#ga2f33687cec484ac054656b3a9daca2c1">TIM1_BRK_IRQHandler</a>&#160;&#160;&#160;VectorA0</td></tr>
<tr class="separator:ga2f33687cec484ac054656b3a9daca2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga578b4afc3dd6695f66e1b7a116c33d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga578b4afc3dd6695f66e1b7a116c33d41.html#ga578b4afc3dd6695f66e1b7a116c33d41">TIM1_UP_IRQHandler</a>&#160;&#160;&#160;VectorA4</td></tr>
<tr class="separator:ga578b4afc3dd6695f66e1b7a116c33d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga029af7575a43b2c3c6b50c62571ed21c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga029af7575a43b2c3c6b50c62571ed21c.html#ga029af7575a43b2c3c6b50c62571ed21c">TIM1_TRG_COM_IRQHandler</a>&#160;&#160;&#160;VectorA8</td></tr>
<tr class="separator:ga029af7575a43b2c3c6b50c62571ed21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f167d3dabac4824347885babe86926f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3f167d3dabac4824347885babe86926f.html#ga3f167d3dabac4824347885babe86926f">TIM1_CC_IRQHandler</a>&#160;&#160;&#160;VectorAC</td></tr>
<tr class="separator:ga3f167d3dabac4824347885babe86926f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499bdce3f1172d391e9565e9f9d07a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga499bdce3f1172d391e9565e9f9d07a76.html#ga499bdce3f1172d391e9565e9f9d07a76">TIM2_IRQHandler</a>&#160;&#160;&#160;VectorB0</td></tr>
<tr class="separator:ga499bdce3f1172d391e9565e9f9d07a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5c20e41d6d555efd718fc29037cc26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8e5c20e41d6d555efd718fc29037cc26.html#ga8e5c20e41d6d555efd718fc29037cc26">TIM3_IRQHandler</a>&#160;&#160;&#160;VectorB4</td></tr>
<tr class="separator:ga8e5c20e41d6d555efd718fc29037cc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582fbd8d35d9280347b55cd12f65c213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga582fbd8d35d9280347b55cd12f65c213.html#ga582fbd8d35d9280347b55cd12f65c213">TIM4_IRQHandler</a>&#160;&#160;&#160;VectorB8</td></tr>
<tr class="separator:ga582fbd8d35d9280347b55cd12f65c213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e61d3d4eb31c12a4369f6b1d9fa742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga83e61d3d4eb31c12a4369f6b1d9fa742.html#ga83e61d3d4eb31c12a4369f6b1d9fa742">I2C1_EV_IRQHandler</a>&#160;&#160;&#160;VectorBC</td></tr>
<tr class="separator:ga83e61d3d4eb31c12a4369f6b1d9fa742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e382b9ce2bb267c7414c7185637654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad8e382b9ce2bb267c7414c7185637654.html#gad8e382b9ce2bb267c7414c7185637654">I2C1_ER_IRQHandler</a>&#160;&#160;&#160;VectorC0</td></tr>
<tr class="separator:gad8e382b9ce2bb267c7414c7185637654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8dacb7ac76cfc954fd0db2d5e53025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0b8dacb7ac76cfc954fd0db2d5e53025.html#ga0b8dacb7ac76cfc954fd0db2d5e53025">I2C2_EV_IRQHandler</a>&#160;&#160;&#160;VectorC4</td></tr>
<tr class="separator:ga0b8dacb7ac76cfc954fd0db2d5e53025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a98d05b127fa293a1210397bda82007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1a98d05b127fa293a1210397bda82007.html#ga1a98d05b127fa293a1210397bda82007">I2C2_ER_IRQHandler</a>&#160;&#160;&#160;VectorC8</td></tr>
<tr class="separator:ga1a98d05b127fa293a1210397bda82007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc38983c3ec1357840b21472ff1a2147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gadc38983c3ec1357840b21472ff1a2147.html#gadc38983c3ec1357840b21472ff1a2147">SPI1_IRQHandler</a>&#160;&#160;&#160;VectorCC</td></tr>
<tr class="separator:gadc38983c3ec1357840b21472ff1a2147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaace6fa425ba2038de9ce01755070057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaaace6fa425ba2038de9ce01755070057.html#gaaace6fa425ba2038de9ce01755070057">SPI2_IRQHandler</a>&#160;&#160;&#160;VectorD0</td></tr>
<tr class="separator:gaaace6fa425ba2038de9ce01755070057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23182c2feafd217668e6b37c126512a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga23182c2feafd217668e6b37c126512a1.html#ga23182c2feafd217668e6b37c126512a1">USART1_IRQHandler</a>&#160;&#160;&#160;VectorD4</td></tr>
<tr class="separator:ga23182c2feafd217668e6b37c126512a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga484cf268e20400bfa2cf159fd86b98be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga484cf268e20400bfa2cf159fd86b98be.html#ga484cf268e20400bfa2cf159fd86b98be">USART2_IRQHandler</a>&#160;&#160;&#160;VectorD8</td></tr>
<tr class="separator:ga484cf268e20400bfa2cf159fd86b98be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a246e61ab1022b289c251e48f7094aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8a246e61ab1022b289c251e48f7094aa.html#ga8a246e61ab1022b289c251e48f7094aa">USART3_IRQHandler</a>&#160;&#160;&#160;VectorDC</td></tr>
<tr class="separator:ga8a246e61ab1022b289c251e48f7094aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d705608b3377724d368a6ce381c735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga94d705608b3377724d368a6ce381c735.html#ga94d705608b3377724d368a6ce381c735">EXTI15_10_IRQHandler</a>&#160;&#160;&#160;VectorE0</td></tr>
<tr class="separator:ga94d705608b3377724d368a6ce381c735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9cb393b4527feb7fda840d9584d5edf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac9cb393b4527feb7fda840d9584d5edf.html#gac9cb393b4527feb7fda840d9584d5edf">RTC_Alarm_IRQHandler</a>&#160;&#160;&#160;VectorE4</td></tr>
<tr class="separator:gac9cb393b4527feb7fda840d9584d5edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d10057f3ad0cec6a12f2f593ef8e4c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8d10057f3ad0cec6a12f2f593ef8e4c0.html#ga8d10057f3ad0cec6a12f2f593ef8e4c0">OTG_FS_WKUP_IRQHandler</a>&#160;&#160;&#160;VectorE8</td></tr>
<tr class="separator:ga8d10057f3ad0cec6a12f2f593ef8e4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac635c00a20e7eabe13729819a1da315c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac635c00a20e7eabe13729819a1da315c.html#gac635c00a20e7eabe13729819a1da315c">TIM8_BRK_IRQHandler</a>&#160;&#160;&#160;VectorEC</td></tr>
<tr class="separator:gac635c00a20e7eabe13729819a1da315c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382f5f6851ef86ec4307b5ec06980e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga382f5f6851ef86ec4307b5ec06980e12.html#ga382f5f6851ef86ec4307b5ec06980e12">TIM8_UP_IRQHandler</a>&#160;&#160;&#160;VectorF0</td></tr>
<tr class="separator:ga382f5f6851ef86ec4307b5ec06980e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf84e2e666ecbfd5efef8805e8870f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacf84e2e666ecbfd5efef8805e8870f8e.html#gacf84e2e666ecbfd5efef8805e8870f8e">TIM8_TRG_COM_IRQHandler</a>&#160;&#160;&#160;VectorF4</td></tr>
<tr class="separator:gacf84e2e666ecbfd5efef8805e8870f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa757dea287f3017dd4829db7357aaf4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa757dea287f3017dd4829db7357aaf4c.html#gaa757dea287f3017dd4829db7357aaf4c">TIM8_CC_IRQHandler</a>&#160;&#160;&#160;VectorF8</td></tr>
<tr class="separator:gaa757dea287f3017dd4829db7357aaf4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f409d7b4387e0b66d985d9f77817e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga2f409d7b4387e0b66d985d9f77817e3a.html#ga2f409d7b4387e0b66d985d9f77817e3a">DMA1_Stream7_IRQHandler</a>&#160;&#160;&#160;VectorFC</td></tr>
<tr class="separator:ga2f409d7b4387e0b66d985d9f77817e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b49d338a67aae8ff880596f373a1d58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5b49d338a67aae8ff880596f373a1d58.html#ga5b49d338a67aae8ff880596f373a1d58">FSMC_IRQHandler</a>&#160;&#160;&#160;Vector100</td></tr>
<tr class="separator:ga5b49d338a67aae8ff880596f373a1d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b56def4842b9f9ba6ce93e4dfe6361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga44b56def4842b9f9ba6ce93e4dfe6361.html#ga44b56def4842b9f9ba6ce93e4dfe6361">SDIO_IRQHandler</a>&#160;&#160;&#160;Vector104</td></tr>
<tr class="separator:ga44b56def4842b9f9ba6ce93e4dfe6361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9fe80492ed4e0fa1fd6faf58bd58e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab9fe80492ed4e0fa1fd6faf58bd58e4b.html#gab9fe80492ed4e0fa1fd6faf58bd58e4b">TIM5_IRQHandler</a>&#160;&#160;&#160;Vector108</td></tr>
<tr class="separator:gab9fe80492ed4e0fa1fd6faf58bd58e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e1203f13593d969234331ceb55d7d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad9e1203f13593d969234331ceb55d7d2.html#gad9e1203f13593d969234331ceb55d7d2">SPI3_IRQHandler</a>&#160;&#160;&#160;Vector10C</td></tr>
<tr class="separator:gad9e1203f13593d969234331ceb55d7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b19b89f21dd7c2510cf3ad18f30550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac4b19b89f21dd7c2510cf3ad18f30550.html#gac4b19b89f21dd7c2510cf3ad18f30550">UART4_IRQHandler</a>&#160;&#160;&#160;Vector110</td></tr>
<tr class="separator:gac4b19b89f21dd7c2510cf3ad18f30550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b377c7a7064b3dad2e2ef423f786786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3b377c7a7064b3dad2e2ef423f786786.html#ga3b377c7a7064b3dad2e2ef423f786786">UART5_IRQHandler</a>&#160;&#160;&#160;Vector114</td></tr>
<tr class="separator:ga3b377c7a7064b3dad2e2ef423f786786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30e35a563a952a284f3f54d7f164ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae30e35a563a952a284f3f54d7f164ccd.html#gae30e35a563a952a284f3f54d7f164ccd">TIM6_IRQHandler</a>&#160;&#160;&#160;Vector118</td></tr>
<tr class="separator:gae30e35a563a952a284f3f54d7f164ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58f7701209700015c8090b7904e5e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf58f7701209700015c8090b7904e5e3e.html#gaf58f7701209700015c8090b7904e5e3e">TIM7_IRQHandler</a>&#160;&#160;&#160;Vector11C</td></tr>
<tr class="separator:gaf58f7701209700015c8090b7904e5e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2db7510e2a167e06cbdbb9a3053e34e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae2db7510e2a167e06cbdbb9a3053e34e.html#gae2db7510e2a167e06cbdbb9a3053e34e">DMA2_Stream0_IRQHandler</a>&#160;&#160;&#160;Vector120</td></tr>
<tr class="separator:gae2db7510e2a167e06cbdbb9a3053e34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5698c871b2a2f2ff05df0a51bba9b92f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5698c871b2a2f2ff05df0a51bba9b92f.html#ga5698c871b2a2f2ff05df0a51bba9b92f">DMA2_Stream1_IRQHandler</a>&#160;&#160;&#160;Vector124</td></tr>
<tr class="separator:ga5698c871b2a2f2ff05df0a51bba9b92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44ffa7b8aa97715d079e08bc4f6d0327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga44ffa7b8aa97715d079e08bc4f6d0327.html#ga44ffa7b8aa97715d079e08bc4f6d0327">DMA2_Stream2_IRQHandler</a>&#160;&#160;&#160;Vector128</td></tr>
<tr class="separator:ga44ffa7b8aa97715d079e08bc4f6d0327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad016c2a0cb64fc770a13e6cf3c752b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad016c2a0cb64fc770a13e6cf3c752b9a.html#gad016c2a0cb64fc770a13e6cf3c752b9a">DMA2_Stream3_IRQHandler</a>&#160;&#160;&#160;Vector12C</td></tr>
<tr class="separator:gad016c2a0cb64fc770a13e6cf3c752b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5c58d4a0afeb6160ac27bf4cbed1fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0a5c58d4a0afeb6160ac27bf4cbed1fc.html#ga0a5c58d4a0afeb6160ac27bf4cbed1fc">DMA2_Stream4_IRQHandler</a>&#160;&#160;&#160;Vector130</td></tr>
<tr class="separator:ga0a5c58d4a0afeb6160ac27bf4cbed1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4edc08be5bb6da369dcfa6e8904e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9c4edc08be5bb6da369dcfa6e8904e8c.html#ga9c4edc08be5bb6da369dcfa6e8904e8c">ETH_IRQHandler</a>&#160;&#160;&#160;Vector134</td></tr>
<tr class="separator:ga9c4edc08be5bb6da369dcfa6e8904e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37e42fa5ac97c2b11a675203babde70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga37e42fa5ac97c2b11a675203babde70d.html#ga37e42fa5ac97c2b11a675203babde70d">ETH_WKUP_IRQHandler</a>&#160;&#160;&#160;Vector138</td></tr>
<tr class="separator:ga37e42fa5ac97c2b11a675203babde70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0032aa0dc56f382b429d42689cd328b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0032aa0dc56f382b429d42689cd328b4.html#ga0032aa0dc56f382b429d42689cd328b4">CAN2_TX_IRQHandler</a>&#160;&#160;&#160;Vector13C</td></tr>
<tr class="separator:ga0032aa0dc56f382b429d42689cd328b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fd3a1d20f78823270967f8d8595850b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1fd3a1d20f78823270967f8d8595850b.html#ga1fd3a1d20f78823270967f8d8595850b">CAN2_RX0_IRQHandler</a>&#160;&#160;&#160;Vector140</td></tr>
<tr class="separator:ga1fd3a1d20f78823270967f8d8595850b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e709ac3b25920cf21b816943432a38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga43e709ac3b25920cf21b816943432a38.html#ga43e709ac3b25920cf21b816943432a38">CAN2_RX1_IRQHandler</a>&#160;&#160;&#160;Vector144</td></tr>
<tr class="separator:ga43e709ac3b25920cf21b816943432a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac20ce4961b11559841c17ba37d472cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac20ce4961b11559841c17ba37d472cd6.html#gac20ce4961b11559841c17ba37d472cd6">CAN2_SCE_IRQHandler</a>&#160;&#160;&#160;Vector148</td></tr>
<tr class="separator:gac20ce4961b11559841c17ba37d472cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102dbe2f5d20558c66a47ebe99b4eb59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga102dbe2f5d20558c66a47ebe99b4eb59.html#ga102dbe2f5d20558c66a47ebe99b4eb59">OTG_FS_IRQHandler</a>&#160;&#160;&#160;Vector14C</td></tr>
<tr class="separator:ga102dbe2f5d20558c66a47ebe99b4eb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01fbb9dd39c2e29ff0000d5ae4cb4c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga01fbb9dd39c2e29ff0000d5ae4cb4c8d.html#ga01fbb9dd39c2e29ff0000d5ae4cb4c8d">DMA2_Stream5_IRQHandler</a>&#160;&#160;&#160;Vector150</td></tr>
<tr class="separator:ga01fbb9dd39c2e29ff0000d5ae4cb4c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02a4d7ad3f3dce551947ec2f7ae6913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab02a4d7ad3f3dce551947ec2f7ae6913.html#gab02a4d7ad3f3dce551947ec2f7ae6913">DMA2_Stream6_IRQHandler</a>&#160;&#160;&#160;Vector154</td></tr>
<tr class="separator:gab02a4d7ad3f3dce551947ec2f7ae6913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81188a8ce246400520758f8e2ae3a25f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga81188a8ce246400520758f8e2ae3a25f.html#ga81188a8ce246400520758f8e2ae3a25f">DMA2_Stream7_IRQHandler</a>&#160;&#160;&#160;Vector158</td></tr>
<tr class="separator:ga81188a8ce246400520758f8e2ae3a25f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac96cc0070104a0bb891c8bfa911d2bc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac96cc0070104a0bb891c8bfa911d2bc5.html#gac96cc0070104a0bb891c8bfa911d2bc5">USART6_IRQHandler</a>&#160;&#160;&#160;Vector15C</td></tr>
<tr class="separator:gac96cc0070104a0bb891c8bfa911d2bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7abf157f6d7780a8161f64bd0db757e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7abf157f6d7780a8161f64bd0db757e6.html#ga7abf157f6d7780a8161f64bd0db757e6">I2C3_EV_IRQHandler</a>&#160;&#160;&#160;Vector160</td></tr>
<tr class="separator:ga7abf157f6d7780a8161f64bd0db757e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fbd550a02ce90cd4a45bf2e580bc73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0fbd550a02ce90cd4a45bf2e580bc73e.html#ga0fbd550a02ce90cd4a45bf2e580bc73e">I2C3_ER_IRQHandler</a>&#160;&#160;&#160;Vector164</td></tr>
<tr class="separator:ga0fbd550a02ce90cd4a45bf2e580bc73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c4898fd25e75cdd6fee89a5ccf93df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4c4898fd25e75cdd6fee89a5ccf93df4.html#ga4c4898fd25e75cdd6fee89a5ccf93df4">OTG_HS_EP1_OUT_IRQHandler</a>&#160;&#160;&#160;Vector168</td></tr>
<tr class="separator:ga4c4898fd25e75cdd6fee89a5ccf93df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d6a7d67eb2c5b0c88f59b6ff268db07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7d6a7d67eb2c5b0c88f59b6ff268db07.html#ga7d6a7d67eb2c5b0c88f59b6ff268db07">OTG_HS_EP1_IN_IRQHandler</a>&#160;&#160;&#160;Vector16C</td></tr>
<tr class="separator:ga7d6a7d67eb2c5b0c88f59b6ff268db07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac94e627d7af77fd7f738dce8f0120f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac94e627d7af77fd7f738dce8f0120f3b.html#gac94e627d7af77fd7f738dce8f0120f3b">OTG_HS_WKUP_IRQHandler</a>&#160;&#160;&#160;Vector170</td></tr>
<tr class="separator:gac94e627d7af77fd7f738dce8f0120f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e538bf87770d2640ddcd44463746a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga08e538bf87770d2640ddcd44463746a1.html#ga08e538bf87770d2640ddcd44463746a1">OTG_HS_IRQHandler</a>&#160;&#160;&#160;Vector174</td></tr>
<tr class="separator:ga08e538bf87770d2640ddcd44463746a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1021a99f7f8638d49c4ba6bcaa2d68b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1021a99f7f8638d49c4ba6bcaa2d68b1.html#ga1021a99f7f8638d49c4ba6bcaa2d68b1">DCMI_IRQHandler</a>&#160;&#160;&#160;Vector178</td></tr>
<tr class="separator:ga1021a99f7f8638d49c4ba6bcaa2d68b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga685fd6dc87ebd7ed2b61fb7b08cf1e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga685fd6dc87ebd7ed2b61fb7b08cf1e48.html#ga685fd6dc87ebd7ed2b61fb7b08cf1e48">CRYP_IRQHandler</a>&#160;&#160;&#160;Vector17C</td></tr>
<tr class="separator:ga685fd6dc87ebd7ed2b61fb7b08cf1e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02197754de1bce261e192d5e5221f20e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga02197754de1bce261e192d5e5221f20e.html#ga02197754de1bce261e192d5e5221f20e">HASH_RNG_IRQHandler</a>&#160;&#160;&#160;Vector180</td></tr>
<tr class="separator:ga02197754de1bce261e192d5e5221f20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Configuration options</div></td></tr>
<tr class="memitem:gaffb519ca907542b6bff9104700c0009d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaffb519ca907542b6bff9104700c0009d">STM32_NO_INIT</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gaffb519ca907542b6bff9104700c0009d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the PWR/RCC initialization in the HAL. <br /></td></tr>
<tr class="separator:gaffb519ca907542b6bff9104700c0009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab70d9b5c3764aac6282d594d8f6a88ec">STM32_PVD_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the programmable voltage detector. <br /></td></tr>
<tr class="separator:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga262a564aa849ae91e77bb83e5f0ca007.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a></td></tr>
<tr class="memdesc:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets voltage level for programmable voltage detector. <br /></td></tr>
<tr class="separator:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc47be2589d2a861f2a7e94048d7035"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2fc47be2589d2a861f2a7e94048d7035">STM32_BKPRAM_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga2fc47be2589d2a861f2a7e94048d7035"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the backup RAM regulator. <br /></td></tr>
<tr class="separator:ga2fc47be2589d2a861f2a7e94048d7035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2044f0288f2c20b27d6eee1e1a1e6256">STM32_HSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSI clock source. <br /></td></tr>
<tr class="separator:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga02b4e3e6222baab7ee448cbbb2273370">STM32_LSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga02b4e3e6222baab7ee448cbbb2273370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSI clock source. <br /></td></tr>
<tr class="separator:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad94c4a0da6c8c7a3d0b800fdc0dbebfa">STM32_HSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSE clock source. <br /></td></tr>
<tr class="separator:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b49e91f478558d33b2b862718758fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga05b49e91f478558d33b2b862718758fa">STM32_LSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga05b49e91f478558d33b2b862718758fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSE clock source. <br /></td></tr>
<tr class="separator:ga05b49e91f478558d33b2b862718758fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61440cd331858b31458b3ce72abf906"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab61440cd331858b31458b3ce72abf906">STM32_CLOCK48_REQUIRED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gab61440cd331858b31458b3ce72abf906"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB/SDIO clock setting. <br /></td></tr>
<tr class="separator:gab61440cd331858b31458b3ce72abf906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga29204b81c265dd6e124fbcf12a2c8d6f.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga8bc74f08245bf796555d33a86afd9fc4.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a></td></tr>
<tr class="memdesc:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main clock source selection.  <a href="group__HAL_ga29204b81c265dd6e124fbcf12a2c8d6f.html#ga29204b81c265dd6e124fbcf12a2c8d6f">More...</a><br /></td></tr>
<tr class="separator:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga811cfbd049f0ab00976def9593849d32.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga64328eed4cc2c355aab176e0beb31b63.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a></td></tr>
<tr class="memdesc:ga811cfbd049f0ab00976def9593849d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock source for the PLLs.  <a href="group__HAL_ga811cfbd049f0ab00976def9593849d32.html#ga811cfbd049f0ab00976def9593849d32">More...</a><br /></td></tr>
<tr class="separator:ga811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba56aaa8c0bd717ad217771ee8300c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacba56aaa8c0bd717ad217771ee8300c2.html#gacba56aaa8c0bd717ad217771ee8300c2">STM32_PLLM_VALUE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gacba56aaa8c0bd717ad217771ee8300c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLM divider value.  <a href="group__HAL_gacba56aaa8c0bd717ad217771ee8300c2.html#gacba56aaa8c0bd717ad217771ee8300c2">More...</a><br /></td></tr>
<tr class="separator:gacba56aaa8c0bd717ad217771ee8300c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a8bb439be9c6c643c7ab48f02ee662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga42a8bb439be9c6c643c7ab48f02ee662.html#ga42a8bb439be9c6c643c7ab48f02ee662">STM32_PLLN_VALUE</a>&#160;&#160;&#160;240</td></tr>
<tr class="memdesc:ga42a8bb439be9c6c643c7ab48f02ee662"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLN multiplier value.  <a href="group__HAL_ga42a8bb439be9c6c643c7ab48f02ee662.html#ga42a8bb439be9c6c643c7ab48f02ee662">More...</a><br /></td></tr>
<tr class="separator:ga42a8bb439be9c6c643c7ab48f02ee662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2a10496ad437bb1bf6bf23892148e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0a2a10496ad437bb1bf6bf23892148e4.html#ga0a2a10496ad437bb1bf6bf23892148e4">STM32_PLLP_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga0a2a10496ad437bb1bf6bf23892148e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLP divider value.  <a href="group__HAL_ga0a2a10496ad437bb1bf6bf23892148e4.html#ga0a2a10496ad437bb1bf6bf23892148e4">More...</a><br /></td></tr>
<tr class="separator:ga0a2a10496ad437bb1bf6bf23892148e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gadc27d1e2fcdedcb56fc15a41e5f43d91.html#gadc27d1e2fcdedcb56fc15a41e5f43d91">STM32_PLLQ_VALUE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gadc27d1e2fcdedcb56fc15a41e5f43d91"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLQ multiplier value.  <a href="group__HAL_gadc27d1e2fcdedcb56fc15a41e5f43d91.html#gadc27d1e2fcdedcb56fc15a41e5f43d91">More...</a><br /></td></tr>
<tr class="separator:gadc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gabf2bcd341b2140b7a82ff24b92f6af68.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a></td></tr>
<tr class="memdesc:ga035ea0d8259c0f89306c6a7d344705f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB prescaler value. <br /></td></tr>
<tr class="separator:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga18b34bc52ebebd209fffb01002b2bc98.html#ga18b34bc52ebebd209fffb01002b2bc98">STM32_PPRE1_DIV4</a></td></tr>
<tr class="memdesc:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 prescaler value. <br /></td></tr>
<tr class="separator:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga55e0199e60c0551b8fae6b8eb49d6364.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a></td></tr>
<tr class="memdesc:ga3670f3886d02bb3010016bbf0db0db83"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 prescaler value. <br /></td></tr>
<tr class="separator:ga3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gacebd50151baf59de1d9185874b85b709.html#gacebd50151baf59de1d9185874b85b709">STM32_RTCSEL_LSE</a></td></tr>
<tr class="memdesc:ga945eb1f70822303bd0191ef633e5eaca"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock source. <br /></td></tr>
<tr class="separator:ga945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea50a21db71009ebc7951180dc0d29ea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaea50a21db71009ebc7951180dc0d29ea">STM32_RTCPRE_VALUE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaea50a21db71009ebc7951180dc0d29ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC HSE prescaler value. <br /></td></tr>
<tr class="separator:gaea50a21db71009ebc7951180dc0d29ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f4dea2ca69a6afdc2a05593ddb4999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga66f4dea2ca69a6afdc2a05593ddb4999.html#ga66f4dea2ca69a6afdc2a05593ddb4999">STM32_MCO1SEL</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga93f4edcadf54e0bc4f4e3acd21ef5a44.html#ga93f4edcadf54e0bc4f4e3acd21ef5a44">STM32_MCO1SEL_HSI</a></td></tr>
<tr class="memdesc:ga66f4dea2ca69a6afdc2a05593ddb4999"><td class="mdescLeft">&#160;</td><td class="mdescRight">MC01 clock source value.  <a href="group__HAL_ga66f4dea2ca69a6afdc2a05593ddb4999.html#ga66f4dea2ca69a6afdc2a05593ddb4999">More...</a><br /></td></tr>
<tr class="separator:ga66f4dea2ca69a6afdc2a05593ddb4999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeadb80a063dd3d4975ca3947a18ff995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeadb80a063dd3d4975ca3947a18ff995.html#gaeadb80a063dd3d4975ca3947a18ff995">STM32_MCO1PRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gaa0d3cf5f81a9cb3076b962693c5f1139.html#gaa0d3cf5f81a9cb3076b962693c5f1139">STM32_MCO1PRE_DIV1</a></td></tr>
<tr class="memdesc:gaeadb80a063dd3d4975ca3947a18ff995"><td class="mdescLeft">&#160;</td><td class="mdescRight">MC01 prescaler value.  <a href="group__HAL_gaeadb80a063dd3d4975ca3947a18ff995.html#gaeadb80a063dd3d4975ca3947a18ff995">More...</a><br /></td></tr>
<tr class="separator:gaeadb80a063dd3d4975ca3947a18ff995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1164056ea271b26c923140f69ace87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gada1164056ea271b26c923140f69ace87.html#gada1164056ea271b26c923140f69ace87">STM32_MCO2SEL</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gac8344cb5f61736b164ad810d886649ca.html#gac8344cb5f61736b164ad810d886649ca">STM32_MCO2SEL_SYSCLK</a></td></tr>
<tr class="memdesc:gada1164056ea271b26c923140f69ace87"><td class="mdescLeft">&#160;</td><td class="mdescRight">MC02 clock source value.  <a href="group__HAL_gada1164056ea271b26c923140f69ace87.html#gada1164056ea271b26c923140f69ace87">More...</a><br /></td></tr>
<tr class="separator:gada1164056ea271b26c923140f69ace87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7625378f7bf7e1a50a58739742839619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7625378f7bf7e1a50a58739742839619.html#ga7625378f7bf7e1a50a58739742839619">STM32_MCO2PRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga107d5b32f212fee69d3be7d7b51c3410.html#ga107d5b32f212fee69d3be7d7b51c3410">STM32_MCO2PRE_DIV5</a></td></tr>
<tr class="memdesc:ga7625378f7bf7e1a50a58739742839619"><td class="mdescLeft">&#160;</td><td class="mdescRight">MC02 prescaler value.  <a href="group__HAL_ga7625378f7bf7e1a50a58739742839619.html#ga7625378f7bf7e1a50a58739742839619">More...</a><br /></td></tr>
<tr class="separator:ga7625378f7bf7e1a50a58739742839619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54203015c2973969adee1dd719010d3a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga54203015c2973969adee1dd719010d3a">STM32_I2SSRC</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga9c77a0b0d7277366278f6394b63ec82b.html#ga9c77a0b0d7277366278f6394b63ec82b">STM32_I2SSRC_CKIN</a></td></tr>
<tr class="memdesc:ga54203015c2973969adee1dd719010d3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock source. <br /></td></tr>
<tr class="separator:ga54203015c2973969adee1dd719010d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2179285dbf70d5d5a370c3353737813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa2179285dbf70d5d5a370c3353737813.html#gaa2179285dbf70d5d5a370c3353737813">STM32_PLLI2SN_VALUE</a>&#160;&#160;&#160;192</td></tr>
<tr class="memdesc:gaa2179285dbf70d5d5a370c3353737813"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLI2SN multiplier value.  <a href="group__HAL_gaa2179285dbf70d5d5a370c3353737813.html#gaa2179285dbf70d5d5a370c3353737813">More...</a><br /></td></tr>
<tr class="separator:gaa2179285dbf70d5d5a370c3353737813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6385bafac509e5ef0926a722fc54adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa6385bafac509e5ef0926a722fc54adb.html#gaa6385bafac509e5ef0926a722fc54adb">STM32_PLLI2SR_VALUE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gaa6385bafac509e5ef0926a722fc54adb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLI2SR multiplier value.  <a href="group__HAL_gaa6385bafac509e5ef0926a722fc54adb.html#gaa6385bafac509e5ef0926a722fc54adb">More...</a><br /></td></tr>
<tr class="separator:gaa6385bafac509e5ef0926a722fc54adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memItemLeft" align="right" valign="top">
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaf3eca55d81a3c9d0c0b6131b079bfb9e">halclock_t</a></td></tr>
<tr class="memdesc:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type representing a system clock frequency. <br /></td></tr>
<tr class="separator:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a210ed32313aab79a661eea02778f76"><td class="memItemLeft" align="right" valign="top">
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5a210ed32313aab79a661eea02778f76">halrtcnt_t</a></td></tr>
<tr class="memdesc:ga5a210ed32313aab79a661eea02778f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of the realtime free counter value. <br /></td></tr>
<tr class="separator:ga5a210ed32313aab79a661eea02778f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga07d5821e5a06754e2ce920c97890d06f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga07d5821e5a06754e2ce920c97890d06f.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init</a> (void)</td></tr>
<tr class="memdesc:ga07d5821e5a06754e2ce920c97890d06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low level HAL driver initialization.  <a href="group__HAL_ga07d5821e5a06754e2ce920c97890d06f.html#ga07d5821e5a06754e2ce920c97890d06f">More...</a><br /></td></tr>
<tr class="separator:ga07d5821e5a06754e2ce920c97890d06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc37c6e05255d6485d9dfe06cdf82f5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacdc37c6e05255d6485d9dfe06cdf82f5.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init</a> (void)</td></tr>
<tr class="memdesc:gacdc37c6e05255d6485d9dfe06cdf82f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 clocks and <a class="el" href="structPLL.html">PLL</a> initialization.  <a href="group__HAL_gacdc37c6e05255d6485d9dfe06cdf82f5.html#gacdc37c6e05255d6485d9dfe06cdf82f5">More...</a><br /></td></tr>
<tr class="separator:gacdc37c6e05255d6485d9dfe06cdf82f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>STM32F4xx/STM32F2xx HAL subsystem low level driver header. </p>
<dl class="section pre"><dt>Precondition</dt><dd>This module requires the following macros to be defined in the <code>board.h</code> file:<ul>
<li>STM32_LSECLK.</li>
<li>STM32_LSE_BYPASS (optionally).</li>
<li>STM32_HSECLK.</li>
<li>STM32_HSE_BYPASS (optionally).</li>
<li>STM32_VDD (as hundredths of Volt).</li>
</ul>
One of the following macros must also be defined:<ul>
<li>STM32F2XX for High-performance STM32 F-2 devices.</li>
<li>STM32F401xx for High-performance STM32 F-4 devices.</li>
<li>STM32F40_41xxx for High-performance STM32 F-4 devices.</li>
<li>STM32F427_437xx for High-performance STM32 F-4 devices.</li>
<li>STM32F429_439xx for High-performance STM32 F-4 devices.</li>
</ul>
</dd></dl>
</div></div><!-- contents -->
<div class="ttc" id="agroup__STM32F0xx__DMA_ga656433ede85fb38fbe0283f168272299_html_ga656433ede85fb38fbe0283f168272299"><div class="ttname"><a href="group__STM32F0xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a></div><div class="ttdeci">#define STM32_DMA_STREAM_ID_MSK(dma, stream)</div><div class="ttdoc">Returns a DMA stream identifier mask.</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:84</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
