$comment
	File created using the following command:
		vcd file Thunderbird_Turn_Signal.msim.vcd -direction
$end
$date
	Tue Dec 04 09:31:23 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Thunderbird_Turn_Signal_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " left_sw $end
$var reg 1 # reset $end
$var reg 1 $ right_sw $end
$var wire 1 % la $end
$var wire 1 & lb $end
$var wire 1 ' lc $end
$var wire 1 ( next_la $end
$var wire 1 ) next_lb $end
$var wire 1 * next_lc $end
$var wire 1 + next_ra $end
$var wire 1 , next_rb $end
$var wire 1 - next_rc $end
$var wire 1 . ra $end
$var wire 1 / rb $end
$var wire 1 0 rc $end

$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 reset~input_o $end
$var wire 1 8 la~output_o $end
$var wire 1 9 lb~output_o $end
$var wire 1 : lc~output_o $end
$var wire 1 ; ra~output_o $end
$var wire 1 < rb~output_o $end
$var wire 1 = rc~output_o $end
$var wire 1 > next_la~output_o $end
$var wire 1 ? next_lb~output_o $end
$var wire 1 @ next_lc~output_o $end
$var wire 1 A next_ra~output_o $end
$var wire 1 B next_rb~output_o $end
$var wire 1 C next_rc~output_o $end
$var wire 1 D clk~input_o $end
$var wire 1 E clk~inputclkctrl_outclk $end
$var wire 1 F left_sw~input_o $end
$var wire 1 G next_lc~0_combout $end
$var wire 1 H ff_lc|latch1|Q~combout $end
$var wire 1 I ff_lc|latch2|Q~combout $end
$var wire 1 J next_la~1_combout $end
$var wire 1 K ff_lb|latch1|Q~combout $end
$var wire 1 L ff_lb|latch2|Q~combout $end
$var wire 1 M next_la~0_combout $end
$var wire 1 N ff_la|latch1|Q~combout $end
$var wire 1 O ff_la|latch2|Q~combout $end
$var wire 1 P right_sw~input_o $end
$var wire 1 Q next_rc~0_combout $end
$var wire 1 R ff_rc|latch1|Q~combout $end
$var wire 1 S ff_rc|latch2|Q~combout $end
$var wire 1 T next_ra~1_combout $end
$var wire 1 U ff_rb|latch1|Q~combout $end
$var wire 1 V ff_rb|latch2|Q~combout $end
$var wire 1 W next_ra~0_combout $end
$var wire 1 X ff_ra|latch1|Q~combout $end
$var wire 1 Y ff_ra|latch2|Q~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
x#
0$
x%
x&
x'
0(
0)
0*
0+
0,
0-
x.
x/
x0
01
12
x3
14
15
16
x7
x8
x9
x:
x;
x<
x=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
xI
0J
0K
xL
0M
0N
xO
0P
0Q
0R
xS
0T
0U
xV
0W
0X
xY
$end
#2500
1!
1D
1E
0Y
0V
0S
0O
0L
0I
0:
09
08
0=
0<
0;
0.
0/
00
0%
0&
0'
#5000
1"
0!
1F
0D
0E
1G
1@
1H
1*
#7500
1!
1D
1E
1I
1:
1'
1J
1?
1)
#10000
1$
0!
1P
0D
0E
1K
1Q
1C
1R
1-
#12500
1!
1D
1E
1S
1L
19
1=
10
1&
1T
1M
1>
1B
1,
1(
#15000
0!
0D
0E
1U
1N
#17500
1!
1D
1E
1V
1O
18
1<
1/
1%
1W
0M
0J
0G
0@
0?
0>
1A
1+
0(
0)
0*
#20000
0!
0D
0E
1X
0N
0K
0H
#22500
1!
1D
1E
1Y
0O
0L
0I
0:
09
08
1;
1.
0%
0&
0'
0W
0T
0Q
1G
1@
0C
0B
0A
0+
0,
0-
1*
#25000
0!
0D
0E
0X
0U
0R
1H
#27500
1!
1D
1E
0Y
0V
0S
1I
1:
0=
0<
0;
0.
0/
00
1'
1Q
1J
1?
1C
1-
1)
#30000
