digraph "CFG for 'main' function" {
	label="CFG for 'main' function";

	Node0x28aa740 [shape=record,label="{entry:\l  %retval = alloca i32, align 4\l  %d = alloca i32, align 4\l  %z = alloca i32, align 4\l  %k = alloca i32, align 4\l  %l = alloca i32, align 4\l  %j = alloca i32, align 4\l  %f = alloca i32, align 4\l  %g = alloca i32, align 4\l  %m = alloca [5 x i32], align 16\l  store i32 0, i32* %retval\l  call void @llvm.dbg.declare(metadata !\{i32* %d\}, metadata !12), !dbg !13\l  call void @llvm.dbg.declare(metadata !\{i32* %z\}, metadata !14), !dbg !13\l  call void @llvm.dbg.declare(metadata !\{i32* %k\}, metadata !15), !dbg !13\l  call void @llvm.dbg.declare(metadata !\{i32* %l\}, metadata !16), !dbg !13\l  call void @llvm.dbg.declare(metadata !\{i32* %j\}, metadata !17), !dbg !13\l  call void @llvm.dbg.declare(metadata !\{i32* %f\}, metadata !18), !dbg !13\l  call void @llvm.dbg.declare(metadata !\{i32* %g\}, metadata !19), !dbg !13\l  call void @llvm.dbg.declare(metadata !\{[5 x i32]* %m\}, metadata !20), !dbg\l... !24\l  store i32 15, i32* %d, align 4, !dbg !25\l  store i32 15, i32* %z, align 4, !dbg !26\l  %arrayidx = getelementptr inbounds [5 x i32]* %m, i32 0, i64 4, !dbg !27\l  %0 = load i32* %arrayidx, align 4, !dbg !27\l  %add = add nsw i32 10, %0, !dbg !27\l  store i32 %add, i32* %l, align 4, !dbg !27\l  %arrayidx1 = getelementptr inbounds [5 x i32]* %m, i32 0, i64 4, !dbg !28\l  %1 = load i32* %arrayidx1, align 4, !dbg !28\l  %add2 = add nsw i32 10, %1, !dbg !28\l  store i32 %add2, i32* %d, align 4, !dbg !28\l  %2 = load i32* %z, align 4, !dbg !29\l  %add3 = add nsw i32 10, %2, !dbg !29\l  %arrayidx4 = getelementptr inbounds [5 x i32]* %m, i32 0, i64 4, !dbg !29\l  store i32 %add3, i32* %arrayidx4, align 4, !dbg !29\l  %3 = load i32* %z, align 4, !dbg !30\l  %add5 = add nsw i32 18, %3, !dbg !30\l  store i32 %add5, i32* %d, align 4, !dbg !30\l  store i32 15, i32* %d, align 4, !dbg !31\l  %4 = load i32* %z, align 4, !dbg !32\l  %5 = load i32* %d, align 4, !dbg !32\l  %ITR = load i32* %z\l  %IT = load i32* %z\l  %Test = icmp sgt i32 %ITR, %IT\l  br i1 %Test, label %if.then, label %if.else, !dbg !32\l|{<s0>T|<s1>F}}"];
	Node0x28aa740:s0 -> Node0x28aa7a0;
	Node0x28aa740:s1 -> Node0x28aa800;
	Node0x28aa7a0 [shape=record,label="{if.then:                                          \l  store i32 5, i32* %k, align 4, !dbg !34\l  %6 = load i32* %k, align 4, !dbg !36\l  %add6 = add nsw i32 %6, 5, !dbg !36\l  store i32 %add6, i32* %j, align 4, !dbg !36\l  br label %if.end, !dbg !37\l}"];
	Node0x28aa7a0 -> Node0x28aa860;
	Node0x28aa800 [shape=record,label="{if.else:                                          \l  store i32 10, i32* %k, align 4, !dbg !38\l  br label %if.endclone\l}"];
	Node0x28aa800 -> Node0x28ca4e0;
	Node0x28aa860 [shape=record,label="{if.end:                                           \l  %GVN = load i32* %j, align 4\l  store i32 %GVN, i32* %l, align 4\l  %7 = load i32* %d, align 4, !dbg !40\l  %add8 = add nsw i32 %7, 5, !dbg !40\l  store i32 %add8, i32* %f, align 4, !dbg !40\l  %8 = load i32* %d, align 4, !dbg !41\l  %9 = load i32* %z, align 4, !dbg !41\l  %ITR1 = load i32* %z\l  %IT2 = load i32* %z\l  %Test3 = icmp sgt i32 %ITR1, %IT2\l  br i1 %Test3, label %if.then10, label %if.else11, !dbg !41\l|{<s0>T|<s1>F}}"];
	Node0x28aa860:s0 -> Node0x28aa8c0;
	Node0x28aa860:s1 -> Node0x28aa920;
	Node0x28aa8c0 [shape=record,label="{if.then10:                                        \l  store i32 25, i32* %j, align 4, !dbg !43\l  br label %if.end12, !dbg !45\l}"];
	Node0x28aa8c0 -> Node0x28aa980;
	Node0x28aa920 [shape=record,label="{if.else11:                                        \l  store i32 9, i32* %k, align 4, !dbg !46\l  br label %if.end12\l}"];
	Node0x28aa920 -> Node0x28aa980;
	Node0x28aa980 [shape=record,label="{if.end12:                                         \l  %10 = load i32* %z, align 4, !dbg !48\l  %add13 = add nsw i32 18, %10, !dbg !48\l  store i32 %add13, i32* %f, align 4, !dbg !48\l  store i32 5, i32* %f, align 4, !dbg !49\l  %11 = load i32* %d, align 4, !dbg !50\l  %add14 = add nsw i32 %11, 5, !dbg !50\l  store i32 %add14, i32* %g, align 4, !dbg !50\l  store i32 5, i32* %l, align 4, !dbg !51\l  store i32 8, i32* %d, align 4, !dbg !52\l  %12 = load i32* %z, align 4, !dbg !53\l  %ITR7 = load i32* %z\l  %IT8 = load i32* %k\l  %Test9 = icmp sgt i32 %ITR7, %IT8\l  br i1 %Test9, label %if.then16, label %if.else17, !dbg !53\l|{<s0>T|<s1>F}}"];
	Node0x28aa980:s0 -> Node0x28aa9e0;
	Node0x28aa980:s1 -> Node0x28aaa40;
	Node0x28aa9e0 [shape=record,label="{if.then16:                                        \l  store i32 25, i32* %j, align 4, !dbg !55\l  br label %if.end18, !dbg !57\l}"];
	Node0x28aa9e0 -> Node0x28aaaa0;
	Node0x28aaa40 [shape=record,label="{if.else17:                                        \l  br label %if.end18\l}"];
	Node0x28aaa40 -> Node0x28aaaa0;
	Node0x28aaaa0 [shape=record,label="{if.end18:                                         \l  %13 = load i32* %z, align 4, !dbg !58\l  %add19 = add nsw i32 18, %13, !dbg !58\l  store i32 %add19, i32* %k, align 4, !dbg !58\l  %14 = load i32* %d, align 4, !dbg !59\l  %add20 = add nsw i32 %14, 8, !dbg !59\l  store i32 %add20, i32* %l, align 4, !dbg !59\l  %15 = load i32* %d, align 4, !dbg !60\l  %add21 = add nsw i32 %15, 5, !dbg !60\l  store i32 %add21, i32* %f, align 4, !dbg !60\l  %16 = load i32* %retval, !dbg !61\l  ret i32 %16, !dbg !61\l}"];
	Node0x28ca4e0 [shape=record,label="{if.endclone:                                      \l  %17 = load i32* %k, align 4, !dbg !62\l  %add7clone = add nsw i32 %17, 5, !dbg !62\l  store i32 %add7clone, i32* %l, align 4, !dbg !62\l  %18 = load i32* %d, align 4, !dbg !40\l  %add8clone = add nsw i32 %18, 5, !dbg !40\l  store i32 %add8clone, i32* %f, align 4, !dbg !40\l  %19 = load i32* %d, align 4, !dbg !41\l  %20 = load i32* %z, align 4, !dbg !41\l  %ITR4 = load i32* %z\l  %IT5 = load i32* %z\l  %Test6 = icmp sgt i32 %ITR4, %IT5\l  br i1 %Test6, label %if.then10, label %if.else11, !dbg !41\l|{<s0>T|<s1>F}}"];
	Node0x28ca4e0:s0 -> Node0x28aa8c0;
	Node0x28ca4e0:s1 -> Node0x28aa920;
}
