
DHT11-LCD16x02.I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006138  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  080062d8  080062d8  000162d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080066f4  080066f4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080066f4  080066f4  000166f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080066fc  080066fc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080066fc  080066fc  000166fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006700  08006700  00016700  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006704  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e8  200001dc  080068e0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002c4  080068e0  000202c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b139  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000199e  00000000  00000000  0002b345  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be0  00000000  00000000  0002cce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b20  00000000  00000000  0002d8c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016fda  00000000  00000000  0002e3e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d422  00000000  00000000  000453c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f00e  00000000  00000000  000527e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e17f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043ac  00000000  00000000  000e1844  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080062c0 	.word	0x080062c0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	080062c0 	.word	0x080062c0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b974 	b.w	8000eb8 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468e      	mov	lr, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14d      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	d969      	bls.n	8000cd0 <__udivmoddi4+0xe8>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b152      	cbz	r2, 8000c18 <__udivmoddi4+0x30>
 8000c02:	fa01 f302 	lsl.w	r3, r1, r2
 8000c06:	f1c2 0120 	rsb	r1, r2, #32
 8000c0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c12:	ea41 0e03 	orr.w	lr, r1, r3
 8000c16:	4094      	lsls	r4, r2
 8000c18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c1c:	0c21      	lsrs	r1, r4, #16
 8000c1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c22:	fa1f f78c 	uxth.w	r7, ip
 8000c26:	fb08 e316 	mls	r3, r8, r6, lr
 8000c2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c2e:	fb06 f107 	mul.w	r1, r6, r7
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3e:	f080 811f 	bcs.w	8000e80 <__udivmoddi4+0x298>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 811c 	bls.w	8000e80 <__udivmoddi4+0x298>
 8000c48:	3e02      	subs	r6, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a5b      	subs	r3, r3, r1
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c54:	fb08 3310 	mls	r3, r8, r0, r3
 8000c58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c5c:	fb00 f707 	mul.w	r7, r0, r7
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x92>
 8000c64:	eb1c 0404 	adds.w	r4, ip, r4
 8000c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6c:	f080 810a 	bcs.w	8000e84 <__udivmoddi4+0x29c>
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	f240 8107 	bls.w	8000e84 <__udivmoddi4+0x29c>
 8000c76:	4464      	add	r4, ip
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7e:	1be4      	subs	r4, r4, r7
 8000c80:	2600      	movs	r6, #0
 8000c82:	b11d      	cbz	r5, 8000c8c <__udivmoddi4+0xa4>
 8000c84:	40d4      	lsrs	r4, r2
 8000c86:	2300      	movs	r3, #0
 8000c88:	e9c5 4300 	strd	r4, r3, [r5]
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0xc2>
 8000c96:	2d00      	cmp	r5, #0
 8000c98:	f000 80ef 	beq.w	8000e7a <__udivmoddi4+0x292>
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca2:	4630      	mov	r0, r6
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	fab3 f683 	clz	r6, r3
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d14a      	bne.n	8000d48 <__udivmoddi4+0x160>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xd4>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80f9 	bhi.w	8000eae <__udivmoddi4+0x2c6>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	469e      	mov	lr, r3
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d0e0      	beq.n	8000c8c <__udivmoddi4+0xa4>
 8000cca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cce:	e7dd      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000cd0:	b902      	cbnz	r2, 8000cd4 <__udivmoddi4+0xec>
 8000cd2:	deff      	udf	#255	; 0xff
 8000cd4:	fab2 f282 	clz	r2, r2
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	f040 8092 	bne.w	8000e02 <__udivmoddi4+0x21a>
 8000cde:	eba1 010c 	sub.w	r1, r1, ip
 8000ce2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce6:	fa1f fe8c 	uxth.w	lr, ip
 8000cea:	2601      	movs	r6, #1
 8000cec:	0c20      	lsrs	r0, r4, #16
 8000cee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cf2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cf6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cfa:	fb0e f003 	mul.w	r0, lr, r3
 8000cfe:	4288      	cmp	r0, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x12c>
 8000d02:	eb1c 0101 	adds.w	r1, ip, r1
 8000d06:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x12a>
 8000d0c:	4288      	cmp	r0, r1
 8000d0e:	f200 80cb 	bhi.w	8000ea8 <__udivmoddi4+0x2c0>
 8000d12:	4643      	mov	r3, r8
 8000d14:	1a09      	subs	r1, r1, r0
 8000d16:	b2a4      	uxth	r4, r4
 8000d18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d24:	fb0e fe00 	mul.w	lr, lr, r0
 8000d28:	45a6      	cmp	lr, r4
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x156>
 8000d2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d30:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x154>
 8000d36:	45a6      	cmp	lr, r4
 8000d38:	f200 80bb 	bhi.w	8000eb2 <__udivmoddi4+0x2ca>
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	eba4 040e 	sub.w	r4, r4, lr
 8000d42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d46:	e79c      	b.n	8000c82 <__udivmoddi4+0x9a>
 8000d48:	f1c6 0720 	rsb	r7, r6, #32
 8000d4c:	40b3      	lsls	r3, r6
 8000d4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d56:	fa20 f407 	lsr.w	r4, r0, r7
 8000d5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d5e:	431c      	orrs	r4, r3
 8000d60:	40f9      	lsrs	r1, r7
 8000d62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d66:	fa00 f306 	lsl.w	r3, r0, r6
 8000d6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d6e:	0c20      	lsrs	r0, r4, #16
 8000d70:	fa1f fe8c 	uxth.w	lr, ip
 8000d74:	fb09 1118 	mls	r1, r9, r8, r1
 8000d78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d80:	4288      	cmp	r0, r1
 8000d82:	fa02 f206 	lsl.w	r2, r2, r6
 8000d86:	d90b      	bls.n	8000da0 <__udivmoddi4+0x1b8>
 8000d88:	eb1c 0101 	adds.w	r1, ip, r1
 8000d8c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d90:	f080 8088 	bcs.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d94:	4288      	cmp	r0, r1
 8000d96:	f240 8085 	bls.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	1a09      	subs	r1, r1, r0
 8000da2:	b2a4      	uxth	r4, r4
 8000da4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000da8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000db0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db4:	458e      	cmp	lr, r1
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x1e2>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc0:	d26c      	bcs.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc2:	458e      	cmp	lr, r1
 8000dc4:	d96a      	bls.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	4461      	add	r1, ip
 8000dca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dce:	fba0 9402 	umull	r9, r4, r0, r2
 8000dd2:	eba1 010e 	sub.w	r1, r1, lr
 8000dd6:	42a1      	cmp	r1, r4
 8000dd8:	46c8      	mov	r8, r9
 8000dda:	46a6      	mov	lr, r4
 8000ddc:	d356      	bcc.n	8000e8c <__udivmoddi4+0x2a4>
 8000dde:	d053      	beq.n	8000e88 <__udivmoddi4+0x2a0>
 8000de0:	b15d      	cbz	r5, 8000dfa <__udivmoddi4+0x212>
 8000de2:	ebb3 0208 	subs.w	r2, r3, r8
 8000de6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dea:	fa01 f707 	lsl.w	r7, r1, r7
 8000dee:	fa22 f306 	lsr.w	r3, r2, r6
 8000df2:	40f1      	lsrs	r1, r6
 8000df4:	431f      	orrs	r7, r3
 8000df6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dfa:	2600      	movs	r6, #0
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	f1c2 0320 	rsb	r3, r2, #32
 8000e06:	40d8      	lsrs	r0, r3
 8000e08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e10:	4091      	lsls	r1, r2
 8000e12:	4301      	orrs	r1, r0
 8000e14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e18:	fa1f fe8c 	uxth.w	lr, ip
 8000e1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e20:	fb07 3610 	mls	r6, r7, r0, r3
 8000e24:	0c0b      	lsrs	r3, r1, #16
 8000e26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e2e:	429e      	cmp	r6, r3
 8000e30:	fa04 f402 	lsl.w	r4, r4, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x260>
 8000e36:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e3e:	d22f      	bcs.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e40:	429e      	cmp	r6, r3
 8000e42:	d92d      	bls.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e44:	3802      	subs	r0, #2
 8000e46:	4463      	add	r3, ip
 8000e48:	1b9b      	subs	r3, r3, r6
 8000e4a:	b289      	uxth	r1, r1
 8000e4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e50:	fb07 3316 	mls	r3, r7, r6, r3
 8000e54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e58:	fb06 f30e 	mul.w	r3, r6, lr
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x28a>
 8000e60:	eb1c 0101 	adds.w	r1, ip, r1
 8000e64:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e68:	d216      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d914      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6e:	3e02      	subs	r6, #2
 8000e70:	4461      	add	r1, ip
 8000e72:	1ac9      	subs	r1, r1, r3
 8000e74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e78:	e738      	b.n	8000cec <__udivmoddi4+0x104>
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e705      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e3      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6f8      	b.n	8000c7a <__udivmoddi4+0x92>
 8000e88:	454b      	cmp	r3, r9
 8000e8a:	d2a9      	bcs.n	8000de0 <__udivmoddi4+0x1f8>
 8000e8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7a3      	b.n	8000de0 <__udivmoddi4+0x1f8>
 8000e98:	4646      	mov	r6, r8
 8000e9a:	e7ea      	b.n	8000e72 <__udivmoddi4+0x28a>
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	e794      	b.n	8000dca <__udivmoddi4+0x1e2>
 8000ea0:	4640      	mov	r0, r8
 8000ea2:	e7d1      	b.n	8000e48 <__udivmoddi4+0x260>
 8000ea4:	46d0      	mov	r8, sl
 8000ea6:	e77b      	b.n	8000da0 <__udivmoddi4+0x1b8>
 8000ea8:	3b02      	subs	r3, #2
 8000eaa:	4461      	add	r1, ip
 8000eac:	e732      	b.n	8000d14 <__udivmoddi4+0x12c>
 8000eae:	4630      	mov	r0, r6
 8000eb0:	e709      	b.n	8000cc6 <__udivmoddi4+0xde>
 8000eb2:	4464      	add	r4, ip
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	e742      	b.n	8000d3e <__udivmoddi4+0x156>

08000eb8 <__aeabi_idiv0>:
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop

08000ebc <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c2;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to your setup

void lcd_send_cmd (char cmd)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b086      	sub	sp, #24
 8000ec0:	af02      	add	r7, sp, #8
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000ec6:	79fb      	ldrb	r3, [r7, #7]
 8000ec8:	f023 030f 	bic.w	r3, r3, #15
 8000ecc:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000ece:	79fb      	ldrb	r3, [r7, #7]
 8000ed0:	011b      	lsls	r3, r3, #4
 8000ed2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000ed4:	7bfb      	ldrb	r3, [r7, #15]
 8000ed6:	f043 030c 	orr.w	r3, r3, #12
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000ede:	7bfb      	ldrb	r3, [r7, #15]
 8000ee0:	f043 0308 	orr.w	r3, r3, #8
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000ee8:	7bbb      	ldrb	r3, [r7, #14]
 8000eea:	f043 030c 	orr.w	r3, r3, #12
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000ef2:	7bbb      	ldrb	r3, [r7, #14]
 8000ef4:	f043 0308 	orr.w	r3, r3, #8
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c2, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000efc:	f107 0208 	add.w	r2, r7, #8
 8000f00:	2364      	movs	r3, #100	; 0x64
 8000f02:	9300      	str	r3, [sp, #0]
 8000f04:	2304      	movs	r3, #4
 8000f06:	214e      	movs	r1, #78	; 0x4e
 8000f08:	4803      	ldr	r0, [pc, #12]	; (8000f18 <lcd_send_cmd+0x5c>)
 8000f0a:	f001 fa0d 	bl	8002328 <HAL_I2C_Master_Transmit>
}
 8000f0e:	bf00      	nop
 8000f10:	3710      	adds	r7, #16
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	200001f8 	.word	0x200001f8

08000f1c <lcd_send_data>:

void lcd_send_data (char data)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b086      	sub	sp, #24
 8000f20:	af02      	add	r7, sp, #8
 8000f22:	4603      	mov	r3, r0
 8000f24:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000f26:	79fb      	ldrb	r3, [r7, #7]
 8000f28:	f023 030f 	bic.w	r3, r3, #15
 8000f2c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000f2e:	79fb      	ldrb	r3, [r7, #7]
 8000f30:	011b      	lsls	r3, r3, #4
 8000f32:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	f043 030d 	orr.w	r3, r3, #13
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000f3e:	7bfb      	ldrb	r3, [r7, #15]
 8000f40:	f043 0309 	orr.w	r3, r3, #9
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000f48:	7bbb      	ldrb	r3, [r7, #14]
 8000f4a:	f043 030d 	orr.w	r3, r3, #13
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000f52:	7bbb      	ldrb	r3, [r7, #14]
 8000f54:	f043 0309 	orr.w	r3, r3, #9
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c2, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000f5c:	f107 0208 	add.w	r2, r7, #8
 8000f60:	2364      	movs	r3, #100	; 0x64
 8000f62:	9300      	str	r3, [sp, #0]
 8000f64:	2304      	movs	r3, #4
 8000f66:	214e      	movs	r1, #78	; 0x4e
 8000f68:	4803      	ldr	r0, [pc, #12]	; (8000f78 <lcd_send_data+0x5c>)
 8000f6a:	f001 f9dd 	bl	8002328 <HAL_I2C_Master_Transmit>
}
 8000f6e:	bf00      	nop
 8000f70:	3710      	adds	r7, #16
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	200001f8 	.word	0x200001f8

08000f7c <lcd_clear>:

void lcd_clear (void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);//0xba tch ra 4 bit nh no anh nh =))
 8000f80:	2001      	movs	r0, #1
 8000f82:	f7ff ff9b 	bl	8000ebc <lcd_send_cmd>
	HAL_Delay(10);
 8000f86:	200a      	movs	r0, #10
 8000f88:	f000 fdca 	bl	8001b20 <HAL_Delay>
}
 8000f8c:	bf00      	nop
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	6039      	str	r1, [r7, #0]
    switch (row)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d003      	beq.n	8000fa8 <lcd_put_cur+0x18>
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2b01      	cmp	r3, #1
 8000fa4:	d005      	beq.n	8000fb2 <lcd_put_cur+0x22>
 8000fa6:	e009      	b.n	8000fbc <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fae:	603b      	str	r3, [r7, #0]
            break;
 8000fb0:	e004      	b.n	8000fbc <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000fb8:	603b      	str	r3, [r7, #0]
            break;
 8000fba:	bf00      	nop
    }

    lcd_send_cmd (col);
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	b2db      	uxtb	r3, r3
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f7ff ff7b 	bl	8000ebc <lcd_send_cmd>
}
 8000fc6:	bf00      	nop
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <lcd_init>:


void lcd_init (void)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8000fd2:	2032      	movs	r0, #50	; 0x32
 8000fd4:	f000 fda4 	bl	8001b20 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000fd8:	2030      	movs	r0, #48	; 0x30
 8000fda:	f7ff ff6f 	bl	8000ebc <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8000fde:	2005      	movs	r0, #5
 8000fe0:	f000 fd9e 	bl	8001b20 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000fe4:	2030      	movs	r0, #48	; 0x30
 8000fe6:	f7ff ff69 	bl	8000ebc <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8000fea:	2001      	movs	r0, #1
 8000fec:	f000 fd98 	bl	8001b20 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000ff0:	2030      	movs	r0, #48	; 0x30
 8000ff2:	f7ff ff63 	bl	8000ebc <lcd_send_cmd>
	HAL_Delay(10);
 8000ff6:	200a      	movs	r0, #10
 8000ff8:	f000 fd92 	bl	8001b20 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8000ffc:	2020      	movs	r0, #32
 8000ffe:	f7ff ff5d 	bl	8000ebc <lcd_send_cmd>
	HAL_Delay(10);
 8001002:	200a      	movs	r0, #10
 8001004:	f000 fd8c 	bl	8001b20 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001008:	2028      	movs	r0, #40	; 0x28
 800100a:	f7ff ff57 	bl	8000ebc <lcd_send_cmd>
	HAL_Delay(1);
 800100e:	2001      	movs	r0, #1
 8001010:	f000 fd86 	bl	8001b20 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001014:	2008      	movs	r0, #8
 8001016:	f7ff ff51 	bl	8000ebc <lcd_send_cmd>
	HAL_Delay(1);
 800101a:	2001      	movs	r0, #1
 800101c:	f000 fd80 	bl	8001b20 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001020:	2001      	movs	r0, #1
 8001022:	f7ff ff4b 	bl	8000ebc <lcd_send_cmd>
	HAL_Delay(1);
 8001026:	2001      	movs	r0, #1
 8001028:	f000 fd7a 	bl	8001b20 <HAL_Delay>
	HAL_Delay(1);
 800102c:	2001      	movs	r0, #1
 800102e:	f000 fd77 	bl	8001b20 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001032:	2006      	movs	r0, #6
 8001034:	f7ff ff42 	bl	8000ebc <lcd_send_cmd>
	HAL_Delay(1);
 8001038:	2001      	movs	r0, #1
 800103a:	f000 fd71 	bl	8001b20 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 800103e:	200c      	movs	r0, #12
 8001040:	f7ff ff3c 	bl	8000ebc <lcd_send_cmd>
}
 8001044:	bf00      	nop
 8001046:	bd80      	pop	{r7, pc}

08001048 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001050:	e006      	b.n	8001060 <lcd_send_string+0x18>
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	1c5a      	adds	r2, r3, #1
 8001056:	607a      	str	r2, [r7, #4]
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff ff5e 	bl	8000f1c <lcd_send_data>
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d1f4      	bne.n	8001052 <lcd_send_string+0xa>
}
 8001068:	bf00      	nop
 800106a:	bf00      	nop
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
	...

08001074 <delay_us>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void delay_us(uint16_t us) {
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	80fb      	strh	r3, [r7, #6]
	/* change your code here for the delay in microseconds */
	__HAL_TIM_SET_COUNTER(&htim10, 0);
 800107e:	4b09      	ldr	r3, [pc, #36]	; (80010a4 <delay_us+0x30>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	2200      	movs	r2, #0
 8001084:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim10)) < us)
 8001086:	bf00      	nop
 8001088:	4b06      	ldr	r3, [pc, #24]	; (80010a4 <delay_us+0x30>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800108e:	88fb      	ldrh	r3, [r7, #6]
 8001090:	429a      	cmp	r2, r3
 8001092:	d3f9      	bcc.n	8001088 <delay_us+0x14>
		;
}
 8001094:	bf00      	nop
 8001096:	bf00      	nop
 8001098:	370c      	adds	r7, #12
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	2000024c 	.word	0x2000024c

080010a8 <Display_Temp>:

void Display_Temp(float Temp) {
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b088      	sub	sp, #32
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	ed87 0a01 	vstr	s0, [r7, #4]
	char str[20] = { 0 };
 80010b2:	2300      	movs	r3, #0
 80010b4:	60fb      	str	r3, [r7, #12]
 80010b6:	f107 0310 	add.w	r3, r7, #16
 80010ba:	2200      	movs	r2, #0
 80010bc:	601a      	str	r2, [r3, #0]
 80010be:	605a      	str	r2, [r3, #4]
 80010c0:	609a      	str	r2, [r3, #8]
 80010c2:	60da      	str	r2, [r3, #12]
	lcd_put_cur(0, 7);
 80010c4:	2107      	movs	r1, #7
 80010c6:	2000      	movs	r0, #0
 80010c8:	f7ff ff62 	bl	8000f90 <lcd_put_cur>
	sprintf(str, "%.2f", Temp);
 80010cc:	6878      	ldr	r0, [r7, #4]
 80010ce:	f7ff fa43 	bl	8000558 <__aeabi_f2d>
 80010d2:	4602      	mov	r2, r0
 80010d4:	460b      	mov	r3, r1
 80010d6:	f107 000c 	add.w	r0, r7, #12
 80010da:	4906      	ldr	r1, [pc, #24]	; (80010f4 <Display_Temp+0x4c>)
 80010dc:	f002 fe76 	bl	8003dcc <siprintf>
	lcd_send_string(str);
 80010e0:	f107 030c 	add.w	r3, r7, #12
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff ffaf 	bl	8001048 <lcd_send_string>


}
 80010ea:	bf00      	nop
 80010ec:	3720      	adds	r7, #32
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	080062d8 	.word	0x080062d8

080010f8 <Display_Rh>:

void Display_Rh(float Rh) {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b088      	sub	sp, #32
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	ed87 0a01 	vstr	s0, [r7, #4]
	char str[20] = { 0 };
 8001102:	2300      	movs	r3, #0
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	f107 0310 	add.w	r3, r7, #16
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	605a      	str	r2, [r3, #4]
 8001110:	609a      	str	r2, [r3, #8]
 8001112:	60da      	str	r2, [r3, #12]
	lcd_put_cur(1, 7);
 8001114:	2107      	movs	r1, #7
 8001116:	2001      	movs	r0, #1
 8001118:	f7ff ff3a 	bl	8000f90 <lcd_put_cur>
	sprintf(str, "%.2f", Rh);
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f7ff fa1b 	bl	8000558 <__aeabi_f2d>
 8001122:	4602      	mov	r2, r0
 8001124:	460b      	mov	r3, r1
 8001126:	f107 000c 	add.w	r0, r7, #12
 800112a:	4906      	ldr	r1, [pc, #24]	; (8001144 <Display_Rh+0x4c>)
 800112c:	f002 fe4e 	bl	8003dcc <siprintf>
	lcd_send_string(str);
 8001130:	f107 030c 	add.w	r3, r7, #12
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff ff87 	bl	8001048 <lcd_send_string>

}
 800113a:	bf00      	nop
 800113c:	3720      	adds	r7, #32
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	080062d8 	.word	0x080062d8

08001148 <Set_Pin_Output>:

void Set_Pin_Output(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8001148:	b580      	push	{r7, lr}
 800114a:	b088      	sub	sp, #32
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
 8001150:	460b      	mov	r3, r1
 8001152:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001154:	f107 030c 	add.w	r3, r7, #12
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	60da      	str	r2, [r3, #12]
 8001162:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001164:	887b      	ldrh	r3, [r7, #2]
 8001166:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001168:	2301      	movs	r3, #1
 800116a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800116c:	2300      	movs	r3, #0
 800116e:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001170:	f107 030c 	add.w	r3, r7, #12
 8001174:	4619      	mov	r1, r3
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f000 fddc 	bl	8001d34 <HAL_GPIO_Init>
}
 800117c:	bf00      	nop
 800117e:	3720      	adds	r7, #32
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <Set_Pin_Input>:
void Set_Pin_Input(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8001184:	b580      	push	{r7, lr}
 8001186:	b088      	sub	sp, #32
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	460b      	mov	r3, r1
 800118e:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001190:	f107 030c 	add.w	r3, r7, #12
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	605a      	str	r2, [r3, #4]
 800119a:	609a      	str	r2, [r3, #8]
 800119c:	60da      	str	r2, [r3, #12]
 800119e:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 80011a0:	887b      	ldrh	r3, [r7, #2]
 80011a2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011a4:	2300      	movs	r3, #0
 80011a6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011a8:	2301      	movs	r3, #1
 80011aa:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80011ac:	f107 030c 	add.w	r3, r7, #12
 80011b0:	4619      	mov	r1, r3
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f000 fdbe 	bl	8001d34 <HAL_GPIO_Init>
}
 80011b8:	bf00      	nop
 80011ba:	3720      	adds	r7, #32
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <DHT11_Init>:
void DHT11_Init() {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	Set_Pin_Output(GPIOA, GPIO_PIN_1); //set PA1 ouput to pull down in 18ms
 80011c4:	2102      	movs	r1, #2
 80011c6:	480d      	ldr	r0, [pc, #52]	; (80011fc <DHT11_Init+0x3c>)
 80011c8:	f7ff ffbe 	bl	8001148 <Set_Pin_Output>
	HAL_GPIO_WritePin(DHT11_PORT_A, DHT11_PIN_1, 0); //pull down in 18ms
 80011cc:	2200      	movs	r2, #0
 80011ce:	2102      	movs	r1, #2
 80011d0:	480a      	ldr	r0, [pc, #40]	; (80011fc <DHT11_Init+0x3c>)
 80011d2:	f000 ff4b 	bl	800206c <HAL_GPIO_WritePin>
	delay_us(18000); //18ms
 80011d6:	f244 6050 	movw	r0, #18000	; 0x4650
 80011da:	f7ff ff4b 	bl	8001074 <delay_us>
	HAL_GPIO_WritePin(DHT11_PORT_A, DHT11_PIN_1, 1);
 80011de:	2201      	movs	r2, #1
 80011e0:	2102      	movs	r1, #2
 80011e2:	4806      	ldr	r0, [pc, #24]	; (80011fc <DHT11_Init+0x3c>)
 80011e4:	f000 ff42 	bl	800206c <HAL_GPIO_WritePin>
	delay_us(20); //pull wait
 80011e8:	2014      	movs	r0, #20
 80011ea:	f7ff ff43 	bl	8001074 <delay_us>
	Set_Pin_Input(DHT11_PORT_A, DHT11_PIN_1);
 80011ee:	2102      	movs	r1, #2
 80011f0:	4802      	ldr	r0, [pc, #8]	; (80011fc <DHT11_Init+0x3c>)
 80011f2:	f7ff ffc7 	bl	8001184 <Set_Pin_Input>
}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40020000 	.word	0x40020000

08001200 <DHT11_CheckRespone>:
uint8_t DHT11_CheckRespone() {
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
	uint8_t Respone = 0;
 8001206:	2300      	movs	r3, #0
 8001208:	71fb      	strb	r3, [r7, #7]
	delay_us(40); //point middle low
 800120a:	2028      	movs	r0, #40	; 0x28
 800120c:	f7ff ff32 	bl	8001074 <delay_us>
	if (!HAL_GPIO_ReadPin(DHT11_PORT_A, DHT11_PIN_1)) {
 8001210:	2102      	movs	r1, #2
 8001212:	4816      	ldr	r0, [pc, #88]	; (800126c <DHT11_CheckRespone+0x6c>)
 8001214:	f000 ff12 	bl	800203c <HAL_GPIO_ReadPin>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d10e      	bne.n	800123c <DHT11_CheckRespone+0x3c>
		delay_us(80); //point middle high
 800121e:	2050      	movs	r0, #80	; 0x50
 8001220:	f7ff ff28 	bl	8001074 <delay_us>
		if (!HAL_GPIO_ReadPin(DHT11_PORT_A, DHT11_PIN_1))
 8001224:	2102      	movs	r1, #2
 8001226:	4811      	ldr	r0, [pc, #68]	; (800126c <DHT11_CheckRespone+0x6c>)
 8001228:	f000 ff08 	bl	800203c <HAL_GPIO_ReadPin>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d102      	bne.n	8001238 <DHT11_CheckRespone+0x38>
			Respone = 1;
 8001232:	2301      	movs	r3, #1
 8001234:	71fb      	strb	r3, [r7, #7]
 8001236:	e001      	b.n	800123c <DHT11_CheckRespone+0x3c>
		else
			Respone = -1;
 8001238:	23ff      	movs	r3, #255	; 0xff
 800123a:	71fb      	strb	r3, [r7, #7]
	}
		uint32_t timeout = 0;
 800123c:	2300      	movs	r3, #0
 800123e:	603b      	str	r3, [r7, #0]
		while (HAL_GPIO_ReadPin(DHT11_PORT_A, DHT11_PIN_1))
 8001240:	e005      	b.n	800124e <DHT11_CheckRespone+0x4e>
			if (timeout++ > 1160 * 4 * 2)
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	1c5a      	adds	r2, r3, #1
 8001246:	603a      	str	r2, [r7, #0]
 8001248:	f5b3 5f11 	cmp.w	r3, #9280	; 0x2440
 800124c:	d807      	bhi.n	800125e <DHT11_CheckRespone+0x5e>
		while (HAL_GPIO_ReadPin(DHT11_PORT_A, DHT11_PIN_1))
 800124e:	2102      	movs	r1, #2
 8001250:	4806      	ldr	r0, [pc, #24]	; (800126c <DHT11_CheckRespone+0x6c>)
 8001252:	f000 fef3 	bl	800203c <HAL_GPIO_ReadPin>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d1f2      	bne.n	8001242 <DHT11_CheckRespone+0x42>
 800125c:	e000      	b.n	8001260 <DHT11_CheckRespone+0x60>
				break; //wait to go low
 800125e:	bf00      	nop

	return Respone;
 8001260:	79fb      	ldrb	r3, [r7, #7]
}
 8001262:	4618      	mov	r0, r3
 8001264:	3708      	adds	r7, #8
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	40020000 	.word	0x40020000

08001270 <DHT11_ReadData>:
uint8_t DHT11_ReadData() {
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0

	uint8_t i, j;
	for (j = 0; j < 8; j++) {
 8001276:	2300      	movs	r3, #0
 8001278:	71bb      	strb	r3, [r7, #6]
 800127a:	e04b      	b.n	8001314 <DHT11_ReadData+0xa4>
		uint32_t timeout = 0;
 800127c:	2300      	movs	r3, #0
 800127e:	603b      	str	r3, [r7, #0]
		while (!(HAL_GPIO_ReadPin(DHT11_PORT_A, DHT11_PIN_1)))
 8001280:	e005      	b.n	800128e <DHT11_ReadData+0x1e>
			if (timeout++ > 1160 * 4 * 2)
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	1c5a      	adds	r2, r3, #1
 8001286:	603a      	str	r2, [r7, #0]
 8001288:	f5b3 5f11 	cmp.w	r3, #9280	; 0x2440
 800128c:	d807      	bhi.n	800129e <DHT11_ReadData+0x2e>
		while (!(HAL_GPIO_ReadPin(DHT11_PORT_A, DHT11_PIN_1)))
 800128e:	2102      	movs	r1, #2
 8001290:	4824      	ldr	r0, [pc, #144]	; (8001324 <DHT11_ReadData+0xb4>)
 8001292:	f000 fed3 	bl	800203c <HAL_GPIO_ReadPin>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d0f2      	beq.n	8001282 <DHT11_ReadData+0x12>
 800129c:	e000      	b.n	80012a0 <DHT11_ReadData+0x30>
				break; // wait for the pin to go high
 800129e:	bf00      	nop
		delay_us(40);   // wait for 40 us
 80012a0:	2028      	movs	r0, #40	; 0x28
 80012a2:	f7ff fee7 	bl	8001074 <delay_us>
		if (!(HAL_GPIO_ReadPin(DHT11_PORT_A, DHT11_PIN_1))) // if the pin is low
 80012a6:	2102      	movs	r1, #2
 80012a8:	481e      	ldr	r0, [pc, #120]	; (8001324 <DHT11_ReadData+0xb4>)
 80012aa:	f000 fec7 	bl	800203c <HAL_GPIO_ReadPin>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d10e      	bne.n	80012d2 <DHT11_ReadData+0x62>
		{
			i &= ~(1 << (7 - j));   // write 0
 80012b4:	79bb      	ldrb	r3, [r7, #6]
 80012b6:	f1c3 0307 	rsb	r3, r3, #7
 80012ba:	2201      	movs	r2, #1
 80012bc:	fa02 f303 	lsl.w	r3, r2, r3
 80012c0:	b25b      	sxtb	r3, r3
 80012c2:	43db      	mvns	r3, r3
 80012c4:	b25a      	sxtb	r2, r3
 80012c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ca:	4013      	ands	r3, r2
 80012cc:	b25b      	sxtb	r3, r3
 80012ce:	71fb      	strb	r3, [r7, #7]
 80012d0:	e00b      	b.n	80012ea <DHT11_ReadData+0x7a>
		} else
			i |= (1 << (7 - j));  // if the pin is high, write 1
 80012d2:	79bb      	ldrb	r3, [r7, #6]
 80012d4:	f1c3 0307 	rsb	r3, r3, #7
 80012d8:	2201      	movs	r2, #1
 80012da:	fa02 f303 	lsl.w	r3, r2, r3
 80012de:	b25a      	sxtb	r2, r3
 80012e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012e4:	4313      	orrs	r3, r2
 80012e6:	b25b      	sxtb	r3, r3
 80012e8:	71fb      	strb	r3, [r7, #7]
		timeout = 0;
 80012ea:	2300      	movs	r3, #0
 80012ec:	603b      	str	r3, [r7, #0]
		while ((HAL_GPIO_ReadPin(DHT11_PORT_A, DHT11_PIN_1)))
 80012ee:	e005      	b.n	80012fc <DHT11_ReadData+0x8c>
				if (timeout++ > 1160 * 4 * 2)
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	1c5a      	adds	r2, r3, #1
 80012f4:	603a      	str	r2, [r7, #0]
 80012f6:	f5b3 5f11 	cmp.w	r3, #9280	; 0x2440
 80012fa:	d807      	bhi.n	800130c <DHT11_ReadData+0x9c>
		while ((HAL_GPIO_ReadPin(DHT11_PORT_A, DHT11_PIN_1)))
 80012fc:	2102      	movs	r1, #2
 80012fe:	4809      	ldr	r0, [pc, #36]	; (8001324 <DHT11_ReadData+0xb4>)
 8001300:	f000 fe9c 	bl	800203c <HAL_GPIO_ReadPin>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d1f2      	bne.n	80012f0 <DHT11_ReadData+0x80>
 800130a:	e000      	b.n	800130e <DHT11_ReadData+0x9e>
				break;  // wait for the pin to go low
 800130c:	bf00      	nop
	for (j = 0; j < 8; j++) {
 800130e:	79bb      	ldrb	r3, [r7, #6]
 8001310:	3301      	adds	r3, #1
 8001312:	71bb      	strb	r3, [r7, #6]
 8001314:	79bb      	ldrb	r3, [r7, #6]
 8001316:	2b07      	cmp	r3, #7
 8001318:	d9b0      	bls.n	800127c <DHT11_ReadData+0xc>
	}

	return i;
 800131a:	79fb      	ldrb	r3, [r7, #7]
}
 800131c:	4618      	mov	r0, r3
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40020000 	.word	0x40020000

08001328 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800132c:	f000 fb86 	bl	8001a3c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001330:	f000 f8a6 	bl	8001480 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001334:	f000 f95e 	bl	80015f4 <MX_GPIO_Init>
  MX_TIM10_Init();
 8001338:	f000 f938 	bl	80015ac <MX_TIM10_Init>
  MX_I2C2_Init();
 800133c:	f000 f908 	bl	8001550 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim10);
 8001340:	4842      	ldr	r0, [pc, #264]	; (800144c <main+0x124>)
 8001342:	f001 ffcd 	bl	80032e0 <HAL_TIM_Base_Start>

	lcd_init(); //  lcd init phi dt sau i2c init nha
 8001346:	f7ff fe42 	bl	8000fce <lcd_init>

	lcd_clear();
 800134a:	f7ff fe17 	bl	8000f7c <lcd_clear>
	lcd_send_string("TEMP :         C");
 800134e:	4840      	ldr	r0, [pc, #256]	; (8001450 <main+0x128>)
 8001350:	f7ff fe7a 	bl	8001048 <lcd_send_string>
	lcd_put_cur(1, 0);
 8001354:	2100      	movs	r1, #0
 8001356:	2001      	movs	r0, #1
 8001358:	f7ff fe1a 	bl	8000f90 <lcd_put_cur>
	lcd_send_string("RH   :        %");
 800135c:	483d      	ldr	r0, [pc, #244]	; (8001454 <main+0x12c>)
 800135e:	f7ff fe73 	bl	8001048 <lcd_send_string>
	lcd_put_cur(0, 14);
 8001362:	210e      	movs	r1, #14
 8001364:	2000      	movs	r0, #0
 8001366:	f7ff fe13 	bl	8000f90 <lcd_put_cur>
	lcd_send_data(0b11011111);
 800136a:	20df      	movs	r0, #223	; 0xdf
 800136c:	f7ff fdd6 	bl	8000f1c <lcd_send_data>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		Display_Temp(Temperature);
 8001370:	4b39      	ldr	r3, [pc, #228]	; (8001458 <main+0x130>)
 8001372:	edd3 7a00 	vldr	s15, [r3]
 8001376:	eeb0 0a67 	vmov.f32	s0, s15
 800137a:	f7ff fe95 	bl	80010a8 <Display_Temp>
		Display_Rh(Humidity);
 800137e:	4b37      	ldr	r3, [pc, #220]	; (800145c <main+0x134>)
 8001380:	edd3 7a00 	vldr	s15, [r3]
 8001384:	eeb0 0a67 	vmov.f32	s0, s15
 8001388:	f7ff feb6 	bl	80010f8 <Display_Rh>
		DHT11_Init();
 800138c:	f7ff ff18 	bl	80011c0 <DHT11_Init>
		Presence = DHT11_CheckRespone();
 8001390:	f7ff ff36 	bl	8001200 <DHT11_CheckRespone>
 8001394:	4603      	mov	r3, r0
 8001396:	461a      	mov	r2, r3
 8001398:	4b31      	ldr	r3, [pc, #196]	; (8001460 <main+0x138>)
 800139a:	701a      	strb	r2, [r3, #0]
		Rh_byte1 = DHT11_ReadData();
 800139c:	f7ff ff68 	bl	8001270 <DHT11_ReadData>
 80013a0:	4603      	mov	r3, r0
 80013a2:	461a      	mov	r2, r3
 80013a4:	4b2f      	ldr	r3, [pc, #188]	; (8001464 <main+0x13c>)
 80013a6:	701a      	strb	r2, [r3, #0]
		Rh_byte2 = DHT11_ReadData();
 80013a8:	f7ff ff62 	bl	8001270 <DHT11_ReadData>
 80013ac:	4603      	mov	r3, r0
 80013ae:	461a      	mov	r2, r3
 80013b0:	4b2d      	ldr	r3, [pc, #180]	; (8001468 <main+0x140>)
 80013b2:	701a      	strb	r2, [r3, #0]
		Temp_byte1 = DHT11_ReadData();
 80013b4:	f7ff ff5c 	bl	8001270 <DHT11_ReadData>
 80013b8:	4603      	mov	r3, r0
 80013ba:	461a      	mov	r2, r3
 80013bc:	4b2b      	ldr	r3, [pc, #172]	; (800146c <main+0x144>)
 80013be:	701a      	strb	r2, [r3, #0]
		Temp_byte2 = DHT11_ReadData();
 80013c0:	f7ff ff56 	bl	8001270 <DHT11_ReadData>
 80013c4:	4603      	mov	r3, r0
 80013c6:	461a      	mov	r2, r3
 80013c8:	4b29      	ldr	r3, [pc, #164]	; (8001470 <main+0x148>)
 80013ca:	701a      	strb	r2, [r3, #0]
		SUM = DHT11_ReadData();
 80013cc:	f7ff ff50 	bl	8001270 <DHT11_ReadData>
 80013d0:	4603      	mov	r3, r0
 80013d2:	b29a      	uxth	r2, r3
 80013d4:	4b27      	ldr	r3, [pc, #156]	; (8001474 <main+0x14c>)
 80013d6:	801a      	strh	r2, [r3, #0]
		TEMP = Temp_byte1;
 80013d8:	4b24      	ldr	r3, [pc, #144]	; (800146c <main+0x144>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	b29a      	uxth	r2, r3
 80013de:	4b26      	ldr	r3, [pc, #152]	; (8001478 <main+0x150>)
 80013e0:	801a      	strh	r2, [r3, #0]
		RH = Rh_byte1;
 80013e2:	4b20      	ldr	r3, [pc, #128]	; (8001464 <main+0x13c>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	b29a      	uxth	r2, r3
 80013e8:	4b24      	ldr	r3, [pc, #144]	; (800147c <main+0x154>)
 80013ea:	801a      	strh	r2, [r3, #0]

		Temperature = (float)((float)TEMP+((float)Temp_byte2/10));
 80013ec:	4b22      	ldr	r3, [pc, #136]	; (8001478 <main+0x150>)
 80013ee:	881b      	ldrh	r3, [r3, #0]
 80013f0:	ee07 3a90 	vmov	s15, r3
 80013f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80013f8:	4b1d      	ldr	r3, [pc, #116]	; (8001470 <main+0x148>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	ee07 3a90 	vmov	s15, r3
 8001400:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001404:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 8001408:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800140c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001410:	4b11      	ldr	r3, [pc, #68]	; (8001458 <main+0x130>)
 8001412:	edc3 7a00 	vstr	s15, [r3]
		Humidity = (float)((float)RH+((float)Rh_byte2/10));
 8001416:	4b19      	ldr	r3, [pc, #100]	; (800147c <main+0x154>)
 8001418:	881b      	ldrh	r3, [r3, #0]
 800141a:	ee07 3a90 	vmov	s15, r3
 800141e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001422:	4b11      	ldr	r3, [pc, #68]	; (8001468 <main+0x140>)
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	ee07 3a90 	vmov	s15, r3
 800142a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800142e:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 8001432:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001436:	ee77 7a27 	vadd.f32	s15, s14, s15
 800143a:	4b08      	ldr	r3, [pc, #32]	; (800145c <main+0x134>)
 800143c:	edc3 7a00 	vstr	s15, [r3]

		HAL_Delay(1000);
 8001440:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001444:	f000 fb6c 	bl	8001b20 <HAL_Delay>
		Display_Temp(Temperature);
 8001448:	e792      	b.n	8001370 <main+0x48>
 800144a:	bf00      	nop
 800144c:	2000024c 	.word	0x2000024c
 8001450:	080062e0 	.word	0x080062e0
 8001454:	080062f4 	.word	0x080062f4
 8001458:	200002a0 	.word	0x200002a0
 800145c:	200002a4 	.word	0x200002a4
 8001460:	200002a8 	.word	0x200002a8
 8001464:	20000294 	.word	0x20000294
 8001468:	20000295 	.word	0x20000295
 800146c:	20000296 	.word	0x20000296
 8001470:	20000297 	.word	0x20000297
 8001474:	20000298 	.word	0x20000298
 8001478:	2000029c 	.word	0x2000029c
 800147c:	2000029a 	.word	0x2000029a

08001480 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b094      	sub	sp, #80	; 0x50
 8001484:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001486:	f107 0320 	add.w	r3, r7, #32
 800148a:	2230      	movs	r2, #48	; 0x30
 800148c:	2100      	movs	r1, #0
 800148e:	4618      	mov	r0, r3
 8001490:	f002 f82a 	bl	80034e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001494:	f107 030c 	add.w	r3, r7, #12
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	60da      	str	r2, [r3, #12]
 80014a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014a4:	2300      	movs	r3, #0
 80014a6:	60bb      	str	r3, [r7, #8]
 80014a8:	4b27      	ldr	r3, [pc, #156]	; (8001548 <SystemClock_Config+0xc8>)
 80014aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ac:	4a26      	ldr	r2, [pc, #152]	; (8001548 <SystemClock_Config+0xc8>)
 80014ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014b2:	6413      	str	r3, [r2, #64]	; 0x40
 80014b4:	4b24      	ldr	r3, [pc, #144]	; (8001548 <SystemClock_Config+0xc8>)
 80014b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014bc:	60bb      	str	r3, [r7, #8]
 80014be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014c0:	2300      	movs	r3, #0
 80014c2:	607b      	str	r3, [r7, #4]
 80014c4:	4b21      	ldr	r3, [pc, #132]	; (800154c <SystemClock_Config+0xcc>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a20      	ldr	r2, [pc, #128]	; (800154c <SystemClock_Config+0xcc>)
 80014ca:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80014ce:	6013      	str	r3, [r2, #0]
 80014d0:	4b1e      	ldr	r3, [pc, #120]	; (800154c <SystemClock_Config+0xcc>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014d8:	607b      	str	r3, [r7, #4]
 80014da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014dc:	2301      	movs	r3, #1
 80014de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014e4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014e6:	2302      	movs	r3, #2
 80014e8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014ea:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80014ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80014f0:	2304      	movs	r3, #4
 80014f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80014f4:	2348      	movs	r3, #72	; 0x48
 80014f6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014f8:	2302      	movs	r3, #2
 80014fa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80014fc:	2304      	movs	r3, #4
 80014fe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001500:	f107 0320 	add.w	r3, r7, #32
 8001504:	4618      	mov	r0, r3
 8001506:	f001 fa17 	bl	8002938 <HAL_RCC_OscConfig>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001510:	f000 f8c0 	bl	8001694 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001514:	230f      	movs	r3, #15
 8001516:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001518:	2302      	movs	r3, #2
 800151a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800151c:	2300      	movs	r3, #0
 800151e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001520:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001524:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001526:	2300      	movs	r3, #0
 8001528:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800152a:	f107 030c 	add.w	r3, r7, #12
 800152e:	2102      	movs	r1, #2
 8001530:	4618      	mov	r0, r3
 8001532:	f001 fc79 	bl	8002e28 <HAL_RCC_ClockConfig>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800153c:	f000 f8aa 	bl	8001694 <Error_Handler>
  }
}
 8001540:	bf00      	nop
 8001542:	3750      	adds	r7, #80	; 0x50
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	40023800 	.word	0x40023800
 800154c:	40007000 	.word	0x40007000

08001550 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001554:	4b12      	ldr	r3, [pc, #72]	; (80015a0 <MX_I2C2_Init+0x50>)
 8001556:	4a13      	ldr	r2, [pc, #76]	; (80015a4 <MX_I2C2_Init+0x54>)
 8001558:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800155a:	4b11      	ldr	r3, [pc, #68]	; (80015a0 <MX_I2C2_Init+0x50>)
 800155c:	4a12      	ldr	r2, [pc, #72]	; (80015a8 <MX_I2C2_Init+0x58>)
 800155e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001560:	4b0f      	ldr	r3, [pc, #60]	; (80015a0 <MX_I2C2_Init+0x50>)
 8001562:	2200      	movs	r2, #0
 8001564:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001566:	4b0e      	ldr	r3, [pc, #56]	; (80015a0 <MX_I2C2_Init+0x50>)
 8001568:	2200      	movs	r2, #0
 800156a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800156c:	4b0c      	ldr	r3, [pc, #48]	; (80015a0 <MX_I2C2_Init+0x50>)
 800156e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001572:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001574:	4b0a      	ldr	r3, [pc, #40]	; (80015a0 <MX_I2C2_Init+0x50>)
 8001576:	2200      	movs	r2, #0
 8001578:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800157a:	4b09      	ldr	r3, [pc, #36]	; (80015a0 <MX_I2C2_Init+0x50>)
 800157c:	2200      	movs	r2, #0
 800157e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001580:	4b07      	ldr	r3, [pc, #28]	; (80015a0 <MX_I2C2_Init+0x50>)
 8001582:	2200      	movs	r2, #0
 8001584:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001586:	4b06      	ldr	r3, [pc, #24]	; (80015a0 <MX_I2C2_Init+0x50>)
 8001588:	2200      	movs	r2, #0
 800158a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800158c:	4804      	ldr	r0, [pc, #16]	; (80015a0 <MX_I2C2_Init+0x50>)
 800158e:	f000 fd87 	bl	80020a0 <HAL_I2C_Init>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001598:	f000 f87c 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800159c:	bf00      	nop
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	200001f8 	.word	0x200001f8
 80015a4:	40005800 	.word	0x40005800
 80015a8:	000186a0 	.word	0x000186a0

080015ac <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80015b0:	4b0e      	ldr	r3, [pc, #56]	; (80015ec <MX_TIM10_Init+0x40>)
 80015b2:	4a0f      	ldr	r2, [pc, #60]	; (80015f0 <MX_TIM10_Init+0x44>)
 80015b4:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 72-1;
 80015b6:	4b0d      	ldr	r3, [pc, #52]	; (80015ec <MX_TIM10_Init+0x40>)
 80015b8:	2247      	movs	r2, #71	; 0x47
 80015ba:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015bc:	4b0b      	ldr	r3, [pc, #44]	; (80015ec <MX_TIM10_Init+0x40>)
 80015be:	2200      	movs	r2, #0
 80015c0:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 0xffff-1;
 80015c2:	4b0a      	ldr	r3, [pc, #40]	; (80015ec <MX_TIM10_Init+0x40>)
 80015c4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80015c8:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ca:	4b08      	ldr	r3, [pc, #32]	; (80015ec <MX_TIM10_Init+0x40>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015d0:	4b06      	ldr	r3, [pc, #24]	; (80015ec <MX_TIM10_Init+0x40>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80015d6:	4805      	ldr	r0, [pc, #20]	; (80015ec <MX_TIM10_Init+0x40>)
 80015d8:	f001 fe32 	bl	8003240 <HAL_TIM_Base_Init>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 80015e2:	f000 f857 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80015e6:	bf00      	nop
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	2000024c 	.word	0x2000024c
 80015f0:	40014400 	.word	0x40014400

080015f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b088      	sub	sp, #32
 80015f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015fa:	f107 030c 	add.w	r3, r7, #12
 80015fe:	2200      	movs	r2, #0
 8001600:	601a      	str	r2, [r3, #0]
 8001602:	605a      	str	r2, [r3, #4]
 8001604:	609a      	str	r2, [r3, #8]
 8001606:	60da      	str	r2, [r3, #12]
 8001608:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800160a:	2300      	movs	r3, #0
 800160c:	60bb      	str	r3, [r7, #8]
 800160e:	4b1f      	ldr	r3, [pc, #124]	; (800168c <MX_GPIO_Init+0x98>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001612:	4a1e      	ldr	r2, [pc, #120]	; (800168c <MX_GPIO_Init+0x98>)
 8001614:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001618:	6313      	str	r3, [r2, #48]	; 0x30
 800161a:	4b1c      	ldr	r3, [pc, #112]	; (800168c <MX_GPIO_Init+0x98>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001622:	60bb      	str	r3, [r7, #8]
 8001624:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001626:	2300      	movs	r3, #0
 8001628:	607b      	str	r3, [r7, #4]
 800162a:	4b18      	ldr	r3, [pc, #96]	; (800168c <MX_GPIO_Init+0x98>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162e:	4a17      	ldr	r2, [pc, #92]	; (800168c <MX_GPIO_Init+0x98>)
 8001630:	f043 0301 	orr.w	r3, r3, #1
 8001634:	6313      	str	r3, [r2, #48]	; 0x30
 8001636:	4b15      	ldr	r3, [pc, #84]	; (800168c <MX_GPIO_Init+0x98>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163a:	f003 0301 	and.w	r3, r3, #1
 800163e:	607b      	str	r3, [r7, #4]
 8001640:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001642:	2300      	movs	r3, #0
 8001644:	603b      	str	r3, [r7, #0]
 8001646:	4b11      	ldr	r3, [pc, #68]	; (800168c <MX_GPIO_Init+0x98>)
 8001648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164a:	4a10      	ldr	r2, [pc, #64]	; (800168c <MX_GPIO_Init+0x98>)
 800164c:	f043 0302 	orr.w	r3, r3, #2
 8001650:	6313      	str	r3, [r2, #48]	; 0x30
 8001652:	4b0e      	ldr	r3, [pc, #56]	; (800168c <MX_GPIO_Init+0x98>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001656:	f003 0302 	and.w	r3, r3, #2
 800165a:	603b      	str	r3, [r7, #0]
 800165c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800165e:	2200      	movs	r2, #0
 8001660:	2102      	movs	r1, #2
 8001662:	480b      	ldr	r0, [pc, #44]	; (8001690 <MX_GPIO_Init+0x9c>)
 8001664:	f000 fd02 	bl	800206c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001668:	2302      	movs	r3, #2
 800166a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800166c:	2301      	movs	r3, #1
 800166e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001670:	2301      	movs	r3, #1
 8001672:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001674:	2300      	movs	r3, #0
 8001676:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001678:	f107 030c 	add.w	r3, r7, #12
 800167c:	4619      	mov	r1, r3
 800167e:	4804      	ldr	r0, [pc, #16]	; (8001690 <MX_GPIO_Init+0x9c>)
 8001680:	f000 fb58 	bl	8001d34 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001684:	bf00      	nop
 8001686:	3720      	adds	r7, #32
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	40023800 	.word	0x40023800
 8001690:	40020000 	.word	0x40020000

08001694 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001698:	b672      	cpsid	i
}
 800169a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800169c:	e7fe      	b.n	800169c <Error_Handler+0x8>
	...

080016a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	607b      	str	r3, [r7, #4]
 80016aa:	4b10      	ldr	r3, [pc, #64]	; (80016ec <HAL_MspInit+0x4c>)
 80016ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ae:	4a0f      	ldr	r2, [pc, #60]	; (80016ec <HAL_MspInit+0x4c>)
 80016b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016b4:	6453      	str	r3, [r2, #68]	; 0x44
 80016b6:	4b0d      	ldr	r3, [pc, #52]	; (80016ec <HAL_MspInit+0x4c>)
 80016b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016be:	607b      	str	r3, [r7, #4]
 80016c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	603b      	str	r3, [r7, #0]
 80016c6:	4b09      	ldr	r3, [pc, #36]	; (80016ec <HAL_MspInit+0x4c>)
 80016c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ca:	4a08      	ldr	r2, [pc, #32]	; (80016ec <HAL_MspInit+0x4c>)
 80016cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016d0:	6413      	str	r3, [r2, #64]	; 0x40
 80016d2:	4b06      	ldr	r3, [pc, #24]	; (80016ec <HAL_MspInit+0x4c>)
 80016d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016da:	603b      	str	r3, [r7, #0]
 80016dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016de:	bf00      	nop
 80016e0:	370c      	adds	r7, #12
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	40023800 	.word	0x40023800

080016f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b08a      	sub	sp, #40	; 0x28
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f8:	f107 0314 	add.w	r3, r7, #20
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
 8001700:	605a      	str	r2, [r3, #4]
 8001702:	609a      	str	r2, [r3, #8]
 8001704:	60da      	str	r2, [r3, #12]
 8001706:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a21      	ldr	r2, [pc, #132]	; (8001794 <HAL_I2C_MspInit+0xa4>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d13c      	bne.n	800178c <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	613b      	str	r3, [r7, #16]
 8001716:	4b20      	ldr	r3, [pc, #128]	; (8001798 <HAL_I2C_MspInit+0xa8>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171a:	4a1f      	ldr	r2, [pc, #124]	; (8001798 <HAL_I2C_MspInit+0xa8>)
 800171c:	f043 0302 	orr.w	r3, r3, #2
 8001720:	6313      	str	r3, [r2, #48]	; 0x30
 8001722:	4b1d      	ldr	r3, [pc, #116]	; (8001798 <HAL_I2C_MspInit+0xa8>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	613b      	str	r3, [r7, #16]
 800172c:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB3     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800172e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001732:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001734:	2312      	movs	r3, #18
 8001736:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001738:	2300      	movs	r3, #0
 800173a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800173c:	2303      	movs	r3, #3
 800173e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001740:	2304      	movs	r3, #4
 8001742:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001744:	f107 0314 	add.w	r3, r7, #20
 8001748:	4619      	mov	r1, r3
 800174a:	4814      	ldr	r0, [pc, #80]	; (800179c <HAL_I2C_MspInit+0xac>)
 800174c:	f000 faf2 	bl	8001d34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001750:	2308      	movs	r3, #8
 8001752:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001754:	2312      	movs	r3, #18
 8001756:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001758:	2300      	movs	r3, #0
 800175a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800175c:	2303      	movs	r3, #3
 800175e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8001760:	2309      	movs	r3, #9
 8001762:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001764:	f107 0314 	add.w	r3, r7, #20
 8001768:	4619      	mov	r1, r3
 800176a:	480c      	ldr	r0, [pc, #48]	; (800179c <HAL_I2C_MspInit+0xac>)
 800176c:	f000 fae2 	bl	8001d34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001770:	2300      	movs	r3, #0
 8001772:	60fb      	str	r3, [r7, #12]
 8001774:	4b08      	ldr	r3, [pc, #32]	; (8001798 <HAL_I2C_MspInit+0xa8>)
 8001776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001778:	4a07      	ldr	r2, [pc, #28]	; (8001798 <HAL_I2C_MspInit+0xa8>)
 800177a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800177e:	6413      	str	r3, [r2, #64]	; 0x40
 8001780:	4b05      	ldr	r3, [pc, #20]	; (8001798 <HAL_I2C_MspInit+0xa8>)
 8001782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001784:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001788:	60fb      	str	r3, [r7, #12]
 800178a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800178c:	bf00      	nop
 800178e:	3728      	adds	r7, #40	; 0x28
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	40005800 	.word	0x40005800
 8001798:	40023800 	.word	0x40023800
 800179c:	40020400 	.word	0x40020400

080017a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b085      	sub	sp, #20
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a0b      	ldr	r2, [pc, #44]	; (80017dc <HAL_TIM_Base_MspInit+0x3c>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d10d      	bne.n	80017ce <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80017b2:	2300      	movs	r3, #0
 80017b4:	60fb      	str	r3, [r7, #12]
 80017b6:	4b0a      	ldr	r3, [pc, #40]	; (80017e0 <HAL_TIM_Base_MspInit+0x40>)
 80017b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ba:	4a09      	ldr	r2, [pc, #36]	; (80017e0 <HAL_TIM_Base_MspInit+0x40>)
 80017bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017c0:	6453      	str	r3, [r2, #68]	; 0x44
 80017c2:	4b07      	ldr	r3, [pc, #28]	; (80017e0 <HAL_TIM_Base_MspInit+0x40>)
 80017c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ca:	60fb      	str	r3, [r7, #12]
 80017cc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 80017ce:	bf00      	nop
 80017d0:	3714      	adds	r7, #20
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	40014400 	.word	0x40014400
 80017e0:	40023800 	.word	0x40023800

080017e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017e8:	e7fe      	b.n	80017e8 <NMI_Handler+0x4>

080017ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ea:	b480      	push	{r7}
 80017ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017ee:	e7fe      	b.n	80017ee <HardFault_Handler+0x4>

080017f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017f4:	e7fe      	b.n	80017f4 <MemManage_Handler+0x4>

080017f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017f6:	b480      	push	{r7}
 80017f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017fa:	e7fe      	b.n	80017fa <BusFault_Handler+0x4>

080017fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001800:	e7fe      	b.n	8001800 <UsageFault_Handler+0x4>

08001802 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001802:	b480      	push	{r7}
 8001804:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001806:	bf00      	nop
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr

08001810 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001814:	bf00      	nop
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr

0800181e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800181e:	b480      	push	{r7}
 8001820:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001822:	bf00      	nop
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr

0800182c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001830:	f000 f956 	bl	8001ae0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001834:	bf00      	nop
 8001836:	bd80      	pop	{r7, pc}

08001838 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  return 1;
 800183c:	2301      	movs	r3, #1
}
 800183e:	4618      	mov	r0, r3
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr

08001848 <_kill>:

int _kill(int pid, int sig)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001852:	f001 fe1f 	bl	8003494 <__errno>
 8001856:	4603      	mov	r3, r0
 8001858:	2216      	movs	r2, #22
 800185a:	601a      	str	r2, [r3, #0]
  return -1;
 800185c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001860:	4618      	mov	r0, r3
 8001862:	3708      	adds	r7, #8
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}

08001868 <_exit>:

void _exit (int status)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001870:	f04f 31ff 	mov.w	r1, #4294967295
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f7ff ffe7 	bl	8001848 <_kill>
  while (1) {}    /* Make sure we hang here */
 800187a:	e7fe      	b.n	800187a <_exit+0x12>

0800187c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b086      	sub	sp, #24
 8001880:	af00      	add	r7, sp, #0
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]
 800188c:	e00a      	b.n	80018a4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800188e:	f3af 8000 	nop.w
 8001892:	4601      	mov	r1, r0
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	1c5a      	adds	r2, r3, #1
 8001898:	60ba      	str	r2, [r7, #8]
 800189a:	b2ca      	uxtb	r2, r1
 800189c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	3301      	adds	r3, #1
 80018a2:	617b      	str	r3, [r7, #20]
 80018a4:	697a      	ldr	r2, [r7, #20]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	dbf0      	blt.n	800188e <_read+0x12>
  }

  return len;
 80018ac:	687b      	ldr	r3, [r7, #4]
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3718      	adds	r7, #24
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b086      	sub	sp, #24
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	60f8      	str	r0, [r7, #12]
 80018be:	60b9      	str	r1, [r7, #8]
 80018c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018c2:	2300      	movs	r3, #0
 80018c4:	617b      	str	r3, [r7, #20]
 80018c6:	e009      	b.n	80018dc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	1c5a      	adds	r2, r3, #1
 80018cc:	60ba      	str	r2, [r7, #8]
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	3301      	adds	r3, #1
 80018da:	617b      	str	r3, [r7, #20]
 80018dc:	697a      	ldr	r2, [r7, #20]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	dbf1      	blt.n	80018c8 <_write+0x12>
  }
  return len;
 80018e4:	687b      	ldr	r3, [r7, #4]
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3718      	adds	r7, #24
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}

080018ee <_close>:

int _close(int file)
{
 80018ee:	b480      	push	{r7}
 80018f0:	b083      	sub	sp, #12
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	370c      	adds	r7, #12
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr

08001906 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001906:	b480      	push	{r7}
 8001908:	b083      	sub	sp, #12
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]
 800190e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001916:	605a      	str	r2, [r3, #4]
  return 0;
 8001918:	2300      	movs	r3, #0
}
 800191a:	4618      	mov	r0, r3
 800191c:	370c      	adds	r7, #12
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr

08001926 <_isatty>:

int _isatty(int file)
{
 8001926:	b480      	push	{r7}
 8001928:	b083      	sub	sp, #12
 800192a:	af00      	add	r7, sp, #0
 800192c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800192e:	2301      	movs	r3, #1
}
 8001930:	4618      	mov	r0, r3
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr

0800193c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800193c:	b480      	push	{r7}
 800193e:	b085      	sub	sp, #20
 8001940:	af00      	add	r7, sp, #0
 8001942:	60f8      	str	r0, [r7, #12]
 8001944:	60b9      	str	r1, [r7, #8]
 8001946:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001948:	2300      	movs	r3, #0
}
 800194a:	4618      	mov	r0, r3
 800194c:	3714      	adds	r7, #20
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
	...

08001958 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b086      	sub	sp, #24
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001960:	4a14      	ldr	r2, [pc, #80]	; (80019b4 <_sbrk+0x5c>)
 8001962:	4b15      	ldr	r3, [pc, #84]	; (80019b8 <_sbrk+0x60>)
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800196c:	4b13      	ldr	r3, [pc, #76]	; (80019bc <_sbrk+0x64>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d102      	bne.n	800197a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001974:	4b11      	ldr	r3, [pc, #68]	; (80019bc <_sbrk+0x64>)
 8001976:	4a12      	ldr	r2, [pc, #72]	; (80019c0 <_sbrk+0x68>)
 8001978:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800197a:	4b10      	ldr	r3, [pc, #64]	; (80019bc <_sbrk+0x64>)
 800197c:	681a      	ldr	r2, [r3, #0]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4413      	add	r3, r2
 8001982:	693a      	ldr	r2, [r7, #16]
 8001984:	429a      	cmp	r2, r3
 8001986:	d207      	bcs.n	8001998 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001988:	f001 fd84 	bl	8003494 <__errno>
 800198c:	4603      	mov	r3, r0
 800198e:	220c      	movs	r2, #12
 8001990:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001992:	f04f 33ff 	mov.w	r3, #4294967295
 8001996:	e009      	b.n	80019ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001998:	4b08      	ldr	r3, [pc, #32]	; (80019bc <_sbrk+0x64>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800199e:	4b07      	ldr	r3, [pc, #28]	; (80019bc <_sbrk+0x64>)
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4413      	add	r3, r2
 80019a6:	4a05      	ldr	r2, [pc, #20]	; (80019bc <_sbrk+0x64>)
 80019a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019aa:	68fb      	ldr	r3, [r7, #12]
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	3718      	adds	r7, #24
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	20020000 	.word	0x20020000
 80019b8:	00000400 	.word	0x00000400
 80019bc:	200002ac 	.word	0x200002ac
 80019c0:	200002c8 	.word	0x200002c8

080019c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019c8:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <SystemInit+0x20>)
 80019ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019ce:	4a05      	ldr	r2, [pc, #20]	; (80019e4 <SystemInit+0x20>)
 80019d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019d8:	bf00      	nop
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	e000ed00 	.word	0xe000ed00

080019e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80019e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a20 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80019ec:	480d      	ldr	r0, [pc, #52]	; (8001a24 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80019ee:	490e      	ldr	r1, [pc, #56]	; (8001a28 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80019f0:	4a0e      	ldr	r2, [pc, #56]	; (8001a2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80019f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019f4:	e002      	b.n	80019fc <LoopCopyDataInit>

080019f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019fa:	3304      	adds	r3, #4

080019fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a00:	d3f9      	bcc.n	80019f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a02:	4a0b      	ldr	r2, [pc, #44]	; (8001a30 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001a04:	4c0b      	ldr	r4, [pc, #44]	; (8001a34 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001a06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a08:	e001      	b.n	8001a0e <LoopFillZerobss>

08001a0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a0c:	3204      	adds	r2, #4

08001a0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a10:	d3fb      	bcc.n	8001a0a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a12:	f7ff ffd7 	bl	80019c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a16:	f001 fd43 	bl	80034a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a1a:	f7ff fc85 	bl	8001328 <main>
  bx  lr    
 8001a1e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a20:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a28:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001a2c:	08006704 	.word	0x08006704
  ldr r2, =_sbss
 8001a30:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001a34:	200002c4 	.word	0x200002c4

08001a38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a38:	e7fe      	b.n	8001a38 <ADC_IRQHandler>
	...

08001a3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a40:	4b0e      	ldr	r3, [pc, #56]	; (8001a7c <HAL_Init+0x40>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a0d      	ldr	r2, [pc, #52]	; (8001a7c <HAL_Init+0x40>)
 8001a46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a4c:	4b0b      	ldr	r3, [pc, #44]	; (8001a7c <HAL_Init+0x40>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a0a      	ldr	r2, [pc, #40]	; (8001a7c <HAL_Init+0x40>)
 8001a52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a58:	4b08      	ldr	r3, [pc, #32]	; (8001a7c <HAL_Init+0x40>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a07      	ldr	r2, [pc, #28]	; (8001a7c <HAL_Init+0x40>)
 8001a5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a64:	2003      	movs	r0, #3
 8001a66:	f000 f931 	bl	8001ccc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a6a:	200f      	movs	r0, #15
 8001a6c:	f000 f808 	bl	8001a80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a70:	f7ff fe16 	bl	80016a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40023c00 	.word	0x40023c00

08001a80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a88:	4b12      	ldr	r3, [pc, #72]	; (8001ad4 <HAL_InitTick+0x54>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	4b12      	ldr	r3, [pc, #72]	; (8001ad8 <HAL_InitTick+0x58>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	4619      	mov	r1, r3
 8001a92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a96:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f000 f93b 	bl	8001d1a <HAL_SYSTICK_Config>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e00e      	b.n	8001acc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2b0f      	cmp	r3, #15
 8001ab2:	d80a      	bhi.n	8001aca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	6879      	ldr	r1, [r7, #4]
 8001ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8001abc:	f000 f911 	bl	8001ce2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ac0:	4a06      	ldr	r2, [pc, #24]	; (8001adc <HAL_InitTick+0x5c>)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	e000      	b.n	8001acc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	20000000 	.word	0x20000000
 8001ad8:	20000008 	.word	0x20000008
 8001adc:	20000004 	.word	0x20000004

08001ae0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ae4:	4b06      	ldr	r3, [pc, #24]	; (8001b00 <HAL_IncTick+0x20>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	461a      	mov	r2, r3
 8001aea:	4b06      	ldr	r3, [pc, #24]	; (8001b04 <HAL_IncTick+0x24>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4413      	add	r3, r2
 8001af0:	4a04      	ldr	r2, [pc, #16]	; (8001b04 <HAL_IncTick+0x24>)
 8001af2:	6013      	str	r3, [r2, #0]
}
 8001af4:	bf00      	nop
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	20000008 	.word	0x20000008
 8001b04:	200002b0 	.word	0x200002b0

08001b08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b0c:	4b03      	ldr	r3, [pc, #12]	; (8001b1c <HAL_GetTick+0x14>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	200002b0 	.word	0x200002b0

08001b20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b28:	f7ff ffee 	bl	8001b08 <HAL_GetTick>
 8001b2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b38:	d005      	beq.n	8001b46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b3a:	4b0a      	ldr	r3, [pc, #40]	; (8001b64 <HAL_Delay+0x44>)
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	461a      	mov	r2, r3
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	4413      	add	r3, r2
 8001b44:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b46:	bf00      	nop
 8001b48:	f7ff ffde 	bl	8001b08 <HAL_GetTick>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	68fa      	ldr	r2, [r7, #12]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d8f7      	bhi.n	8001b48 <HAL_Delay+0x28>
  {
  }
}
 8001b58:	bf00      	nop
 8001b5a:	bf00      	nop
 8001b5c:	3710      	adds	r7, #16
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	20000008 	.word	0x20000008

08001b68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b085      	sub	sp, #20
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	f003 0307 	and.w	r3, r3, #7
 8001b76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b78:	4b0c      	ldr	r3, [pc, #48]	; (8001bac <__NVIC_SetPriorityGrouping+0x44>)
 8001b7a:	68db      	ldr	r3, [r3, #12]
 8001b7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b7e:	68ba      	ldr	r2, [r7, #8]
 8001b80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b84:	4013      	ands	r3, r2
 8001b86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b9a:	4a04      	ldr	r2, [pc, #16]	; (8001bac <__NVIC_SetPriorityGrouping+0x44>)
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	60d3      	str	r3, [r2, #12]
}
 8001ba0:	bf00      	nop
 8001ba2:	3714      	adds	r7, #20
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	e000ed00 	.word	0xe000ed00

08001bb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bb4:	4b04      	ldr	r3, [pc, #16]	; (8001bc8 <__NVIC_GetPriorityGrouping+0x18>)
 8001bb6:	68db      	ldr	r3, [r3, #12]
 8001bb8:	0a1b      	lsrs	r3, r3, #8
 8001bba:	f003 0307 	and.w	r3, r3, #7
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	e000ed00 	.word	0xe000ed00

08001bcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	6039      	str	r1, [r7, #0]
 8001bd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	db0a      	blt.n	8001bf6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	b2da      	uxtb	r2, r3
 8001be4:	490c      	ldr	r1, [pc, #48]	; (8001c18 <__NVIC_SetPriority+0x4c>)
 8001be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bea:	0112      	lsls	r2, r2, #4
 8001bec:	b2d2      	uxtb	r2, r2
 8001bee:	440b      	add	r3, r1
 8001bf0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bf4:	e00a      	b.n	8001c0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	b2da      	uxtb	r2, r3
 8001bfa:	4908      	ldr	r1, [pc, #32]	; (8001c1c <__NVIC_SetPriority+0x50>)
 8001bfc:	79fb      	ldrb	r3, [r7, #7]
 8001bfe:	f003 030f 	and.w	r3, r3, #15
 8001c02:	3b04      	subs	r3, #4
 8001c04:	0112      	lsls	r2, r2, #4
 8001c06:	b2d2      	uxtb	r2, r2
 8001c08:	440b      	add	r3, r1
 8001c0a:	761a      	strb	r2, [r3, #24]
}
 8001c0c:	bf00      	nop
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr
 8001c18:	e000e100 	.word	0xe000e100
 8001c1c:	e000ed00 	.word	0xe000ed00

08001c20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b089      	sub	sp, #36	; 0x24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f003 0307 	and.w	r3, r3, #7
 8001c32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	f1c3 0307 	rsb	r3, r3, #7
 8001c3a:	2b04      	cmp	r3, #4
 8001c3c:	bf28      	it	cs
 8001c3e:	2304      	movcs	r3, #4
 8001c40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	3304      	adds	r3, #4
 8001c46:	2b06      	cmp	r3, #6
 8001c48:	d902      	bls.n	8001c50 <NVIC_EncodePriority+0x30>
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	3b03      	subs	r3, #3
 8001c4e:	e000      	b.n	8001c52 <NVIC_EncodePriority+0x32>
 8001c50:	2300      	movs	r3, #0
 8001c52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c54:	f04f 32ff 	mov.w	r2, #4294967295
 8001c58:	69bb      	ldr	r3, [r7, #24]
 8001c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5e:	43da      	mvns	r2, r3
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	401a      	ands	r2, r3
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c68:	f04f 31ff 	mov.w	r1, #4294967295
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c72:	43d9      	mvns	r1, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c78:	4313      	orrs	r3, r2
         );
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3724      	adds	r7, #36	; 0x24
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
	...

08001c88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	3b01      	subs	r3, #1
 8001c94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c98:	d301      	bcc.n	8001c9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e00f      	b.n	8001cbe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c9e:	4a0a      	ldr	r2, [pc, #40]	; (8001cc8 <SysTick_Config+0x40>)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	3b01      	subs	r3, #1
 8001ca4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ca6:	210f      	movs	r1, #15
 8001ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8001cac:	f7ff ff8e 	bl	8001bcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cb0:	4b05      	ldr	r3, [pc, #20]	; (8001cc8 <SysTick_Config+0x40>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cb6:	4b04      	ldr	r3, [pc, #16]	; (8001cc8 <SysTick_Config+0x40>)
 8001cb8:	2207      	movs	r2, #7
 8001cba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cbc:	2300      	movs	r3, #0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	e000e010 	.word	0xe000e010

08001ccc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b082      	sub	sp, #8
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f7ff ff47 	bl	8001b68 <__NVIC_SetPriorityGrouping>
}
 8001cda:	bf00      	nop
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}

08001ce2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ce2:	b580      	push	{r7, lr}
 8001ce4:	b086      	sub	sp, #24
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	4603      	mov	r3, r0
 8001cea:	60b9      	str	r1, [r7, #8]
 8001cec:	607a      	str	r2, [r7, #4]
 8001cee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cf4:	f7ff ff5c 	bl	8001bb0 <__NVIC_GetPriorityGrouping>
 8001cf8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	68b9      	ldr	r1, [r7, #8]
 8001cfe:	6978      	ldr	r0, [r7, #20]
 8001d00:	f7ff ff8e 	bl	8001c20 <NVIC_EncodePriority>
 8001d04:	4602      	mov	r2, r0
 8001d06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d0a:	4611      	mov	r1, r2
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f7ff ff5d 	bl	8001bcc <__NVIC_SetPriority>
}
 8001d12:	bf00      	nop
 8001d14:	3718      	adds	r7, #24
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}

08001d1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	b082      	sub	sp, #8
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f7ff ffb0 	bl	8001c88 <SysTick_Config>
 8001d28:	4603      	mov	r3, r0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
	...

08001d34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b089      	sub	sp, #36	; 0x24
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d42:	2300      	movs	r3, #0
 8001d44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d46:	2300      	movs	r3, #0
 8001d48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	61fb      	str	r3, [r7, #28]
 8001d4e:	e159      	b.n	8002004 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d50:	2201      	movs	r2, #1
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	697a      	ldr	r2, [r7, #20]
 8001d60:	4013      	ands	r3, r2
 8001d62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d64:	693a      	ldr	r2, [r7, #16]
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	f040 8148 	bne.w	8001ffe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f003 0303 	and.w	r3, r3, #3
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d005      	beq.n	8001d86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d130      	bne.n	8001de8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	2203      	movs	r2, #3
 8001d92:	fa02 f303 	lsl.w	r3, r2, r3
 8001d96:	43db      	mvns	r3, r3
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	68da      	ldr	r2, [r3, #12]
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	fa02 f303 	lsl.w	r3, r2, r3
 8001daa:	69ba      	ldr	r2, [r7, #24]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	69ba      	ldr	r2, [r7, #24]
 8001db4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc4:	43db      	mvns	r3, r3
 8001dc6:	69ba      	ldr	r2, [r7, #24]
 8001dc8:	4013      	ands	r3, r2
 8001dca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	091b      	lsrs	r3, r3, #4
 8001dd2:	f003 0201 	and.w	r2, r3, #1
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	69ba      	ldr	r2, [r7, #24]
 8001dde:	4313      	orrs	r3, r2
 8001de0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	69ba      	ldr	r2, [r7, #24]
 8001de6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f003 0303 	and.w	r3, r3, #3
 8001df0:	2b03      	cmp	r3, #3
 8001df2:	d017      	beq.n	8001e24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	2203      	movs	r2, #3
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	43db      	mvns	r3, r3
 8001e06:	69ba      	ldr	r2, [r7, #24]
 8001e08:	4013      	ands	r3, r2
 8001e0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	689a      	ldr	r2, [r3, #8]
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	005b      	lsls	r3, r3, #1
 8001e14:	fa02 f303 	lsl.w	r3, r2, r3
 8001e18:	69ba      	ldr	r2, [r7, #24]
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	69ba      	ldr	r2, [r7, #24]
 8001e22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f003 0303 	and.w	r3, r3, #3
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d123      	bne.n	8001e78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e30:	69fb      	ldr	r3, [r7, #28]
 8001e32:	08da      	lsrs	r2, r3, #3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	3208      	adds	r2, #8
 8001e38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	f003 0307 	and.w	r3, r3, #7
 8001e44:	009b      	lsls	r3, r3, #2
 8001e46:	220f      	movs	r2, #15
 8001e48:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4c:	43db      	mvns	r3, r3
 8001e4e:	69ba      	ldr	r2, [r7, #24]
 8001e50:	4013      	ands	r3, r2
 8001e52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	691a      	ldr	r2, [r3, #16]
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	f003 0307 	and.w	r3, r3, #7
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	69ba      	ldr	r2, [r7, #24]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	08da      	lsrs	r2, r3, #3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	3208      	adds	r2, #8
 8001e72:	69b9      	ldr	r1, [r7, #24]
 8001e74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	2203      	movs	r2, #3
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	69ba      	ldr	r2, [r7, #24]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f003 0203 	and.w	r2, r3, #3
 8001e98:	69fb      	ldr	r3, [r7, #28]
 8001e9a:	005b      	lsls	r3, r3, #1
 8001e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea0:	69ba      	ldr	r2, [r7, #24]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	69ba      	ldr	r2, [r7, #24]
 8001eaa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	f000 80a2 	beq.w	8001ffe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60fb      	str	r3, [r7, #12]
 8001ebe:	4b57      	ldr	r3, [pc, #348]	; (800201c <HAL_GPIO_Init+0x2e8>)
 8001ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec2:	4a56      	ldr	r2, [pc, #344]	; (800201c <HAL_GPIO_Init+0x2e8>)
 8001ec4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ec8:	6453      	str	r3, [r2, #68]	; 0x44
 8001eca:	4b54      	ldr	r3, [pc, #336]	; (800201c <HAL_GPIO_Init+0x2e8>)
 8001ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ece:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ed2:	60fb      	str	r3, [r7, #12]
 8001ed4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ed6:	4a52      	ldr	r2, [pc, #328]	; (8002020 <HAL_GPIO_Init+0x2ec>)
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	089b      	lsrs	r3, r3, #2
 8001edc:	3302      	adds	r3, #2
 8001ede:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	f003 0303 	and.w	r3, r3, #3
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	220f      	movs	r2, #15
 8001eee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef2:	43db      	mvns	r3, r3
 8001ef4:	69ba      	ldr	r2, [r7, #24]
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a49      	ldr	r2, [pc, #292]	; (8002024 <HAL_GPIO_Init+0x2f0>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d019      	beq.n	8001f36 <HAL_GPIO_Init+0x202>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a48      	ldr	r2, [pc, #288]	; (8002028 <HAL_GPIO_Init+0x2f4>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d013      	beq.n	8001f32 <HAL_GPIO_Init+0x1fe>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a47      	ldr	r2, [pc, #284]	; (800202c <HAL_GPIO_Init+0x2f8>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d00d      	beq.n	8001f2e <HAL_GPIO_Init+0x1fa>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a46      	ldr	r2, [pc, #280]	; (8002030 <HAL_GPIO_Init+0x2fc>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d007      	beq.n	8001f2a <HAL_GPIO_Init+0x1f6>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a45      	ldr	r2, [pc, #276]	; (8002034 <HAL_GPIO_Init+0x300>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d101      	bne.n	8001f26 <HAL_GPIO_Init+0x1f2>
 8001f22:	2304      	movs	r3, #4
 8001f24:	e008      	b.n	8001f38 <HAL_GPIO_Init+0x204>
 8001f26:	2307      	movs	r3, #7
 8001f28:	e006      	b.n	8001f38 <HAL_GPIO_Init+0x204>
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e004      	b.n	8001f38 <HAL_GPIO_Init+0x204>
 8001f2e:	2302      	movs	r3, #2
 8001f30:	e002      	b.n	8001f38 <HAL_GPIO_Init+0x204>
 8001f32:	2301      	movs	r3, #1
 8001f34:	e000      	b.n	8001f38 <HAL_GPIO_Init+0x204>
 8001f36:	2300      	movs	r3, #0
 8001f38:	69fa      	ldr	r2, [r7, #28]
 8001f3a:	f002 0203 	and.w	r2, r2, #3
 8001f3e:	0092      	lsls	r2, r2, #2
 8001f40:	4093      	lsls	r3, r2
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f48:	4935      	ldr	r1, [pc, #212]	; (8002020 <HAL_GPIO_Init+0x2ec>)
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	089b      	lsrs	r3, r3, #2
 8001f4e:	3302      	adds	r3, #2
 8001f50:	69ba      	ldr	r2, [r7, #24]
 8001f52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f56:	4b38      	ldr	r3, [pc, #224]	; (8002038 <HAL_GPIO_Init+0x304>)
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	69ba      	ldr	r2, [r7, #24]
 8001f62:	4013      	ands	r3, r2
 8001f64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d003      	beq.n	8001f7a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001f72:	69ba      	ldr	r2, [r7, #24]
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f7a:	4a2f      	ldr	r2, [pc, #188]	; (8002038 <HAL_GPIO_Init+0x304>)
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f80:	4b2d      	ldr	r3, [pc, #180]	; (8002038 <HAL_GPIO_Init+0x304>)
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	69ba      	ldr	r2, [r7, #24]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d003      	beq.n	8001fa4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fa4:	4a24      	ldr	r2, [pc, #144]	; (8002038 <HAL_GPIO_Init+0x304>)
 8001fa6:	69bb      	ldr	r3, [r7, #24]
 8001fa8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001faa:	4b23      	ldr	r3, [pc, #140]	; (8002038 <HAL_GPIO_Init+0x304>)
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	43db      	mvns	r3, r3
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d003      	beq.n	8001fce <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fce:	4a1a      	ldr	r2, [pc, #104]	; (8002038 <HAL_GPIO_Init+0x304>)
 8001fd0:	69bb      	ldr	r3, [r7, #24]
 8001fd2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fd4:	4b18      	ldr	r3, [pc, #96]	; (8002038 <HAL_GPIO_Init+0x304>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	43db      	mvns	r3, r3
 8001fde:	69ba      	ldr	r2, [r7, #24]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d003      	beq.n	8001ff8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ff8:	4a0f      	ldr	r2, [pc, #60]	; (8002038 <HAL_GPIO_Init+0x304>)
 8001ffa:	69bb      	ldr	r3, [r7, #24]
 8001ffc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	3301      	adds	r3, #1
 8002002:	61fb      	str	r3, [r7, #28]
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	2b0f      	cmp	r3, #15
 8002008:	f67f aea2 	bls.w	8001d50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800200c:	bf00      	nop
 800200e:	bf00      	nop
 8002010:	3724      	adds	r7, #36	; 0x24
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	40023800 	.word	0x40023800
 8002020:	40013800 	.word	0x40013800
 8002024:	40020000 	.word	0x40020000
 8002028:	40020400 	.word	0x40020400
 800202c:	40020800 	.word	0x40020800
 8002030:	40020c00 	.word	0x40020c00
 8002034:	40021000 	.word	0x40021000
 8002038:	40013c00 	.word	0x40013c00

0800203c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800203c:	b480      	push	{r7}
 800203e:	b085      	sub	sp, #20
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	460b      	mov	r3, r1
 8002046:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	691a      	ldr	r2, [r3, #16]
 800204c:	887b      	ldrh	r3, [r7, #2]
 800204e:	4013      	ands	r3, r2
 8002050:	2b00      	cmp	r3, #0
 8002052:	d002      	beq.n	800205a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002054:	2301      	movs	r3, #1
 8002056:	73fb      	strb	r3, [r7, #15]
 8002058:	e001      	b.n	800205e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800205a:	2300      	movs	r3, #0
 800205c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800205e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002060:	4618      	mov	r0, r3
 8002062:	3714      	adds	r7, #20
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	460b      	mov	r3, r1
 8002076:	807b      	strh	r3, [r7, #2]
 8002078:	4613      	mov	r3, r2
 800207a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800207c:	787b      	ldrb	r3, [r7, #1]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d003      	beq.n	800208a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002082:	887a      	ldrh	r2, [r7, #2]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002088:	e003      	b.n	8002092 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800208a:	887b      	ldrh	r3, [r7, #2]
 800208c:	041a      	lsls	r2, r3, #16
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	619a      	str	r2, [r3, #24]
}
 8002092:	bf00      	nop
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
	...

080020a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d101      	bne.n	80020b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e12b      	b.n	800230a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d106      	bne.n	80020cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f7ff fb12 	bl	80016f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2224      	movs	r2, #36	; 0x24
 80020d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f022 0201 	bic.w	r2, r2, #1
 80020e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80020f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002102:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002104:	f001 f888 	bl	8003218 <HAL_RCC_GetPCLK1Freq>
 8002108:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	4a81      	ldr	r2, [pc, #516]	; (8002314 <HAL_I2C_Init+0x274>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d807      	bhi.n	8002124 <HAL_I2C_Init+0x84>
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	4a80      	ldr	r2, [pc, #512]	; (8002318 <HAL_I2C_Init+0x278>)
 8002118:	4293      	cmp	r3, r2
 800211a:	bf94      	ite	ls
 800211c:	2301      	movls	r3, #1
 800211e:	2300      	movhi	r3, #0
 8002120:	b2db      	uxtb	r3, r3
 8002122:	e006      	b.n	8002132 <HAL_I2C_Init+0x92>
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	4a7d      	ldr	r2, [pc, #500]	; (800231c <HAL_I2C_Init+0x27c>)
 8002128:	4293      	cmp	r3, r2
 800212a:	bf94      	ite	ls
 800212c:	2301      	movls	r3, #1
 800212e:	2300      	movhi	r3, #0
 8002130:	b2db      	uxtb	r3, r3
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e0e7      	b.n	800230a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	4a78      	ldr	r2, [pc, #480]	; (8002320 <HAL_I2C_Init+0x280>)
 800213e:	fba2 2303 	umull	r2, r3, r2, r3
 8002142:	0c9b      	lsrs	r3, r3, #18
 8002144:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	68ba      	ldr	r2, [r7, #8]
 8002156:	430a      	orrs	r2, r1
 8002158:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	6a1b      	ldr	r3, [r3, #32]
 8002160:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	4a6a      	ldr	r2, [pc, #424]	; (8002314 <HAL_I2C_Init+0x274>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d802      	bhi.n	8002174 <HAL_I2C_Init+0xd4>
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	3301      	adds	r3, #1
 8002172:	e009      	b.n	8002188 <HAL_I2C_Init+0xe8>
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800217a:	fb02 f303 	mul.w	r3, r2, r3
 800217e:	4a69      	ldr	r2, [pc, #420]	; (8002324 <HAL_I2C_Init+0x284>)
 8002180:	fba2 2303 	umull	r2, r3, r2, r3
 8002184:	099b      	lsrs	r3, r3, #6
 8002186:	3301      	adds	r3, #1
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	6812      	ldr	r2, [r2, #0]
 800218c:	430b      	orrs	r3, r1
 800218e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	69db      	ldr	r3, [r3, #28]
 8002196:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800219a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	495c      	ldr	r1, [pc, #368]	; (8002314 <HAL_I2C_Init+0x274>)
 80021a4:	428b      	cmp	r3, r1
 80021a6:	d819      	bhi.n	80021dc <HAL_I2C_Init+0x13c>
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	1e59      	subs	r1, r3, #1
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80021b6:	1c59      	adds	r1, r3, #1
 80021b8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80021bc:	400b      	ands	r3, r1
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d00a      	beq.n	80021d8 <HAL_I2C_Init+0x138>
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	1e59      	subs	r1, r3, #1
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80021d0:	3301      	adds	r3, #1
 80021d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021d6:	e051      	b.n	800227c <HAL_I2C_Init+0x1dc>
 80021d8:	2304      	movs	r3, #4
 80021da:	e04f      	b.n	800227c <HAL_I2C_Init+0x1dc>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d111      	bne.n	8002208 <HAL_I2C_Init+0x168>
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	1e58      	subs	r0, r3, #1
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6859      	ldr	r1, [r3, #4]
 80021ec:	460b      	mov	r3, r1
 80021ee:	005b      	lsls	r3, r3, #1
 80021f0:	440b      	add	r3, r1
 80021f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80021f6:	3301      	adds	r3, #1
 80021f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	bf0c      	ite	eq
 8002200:	2301      	moveq	r3, #1
 8002202:	2300      	movne	r3, #0
 8002204:	b2db      	uxtb	r3, r3
 8002206:	e012      	b.n	800222e <HAL_I2C_Init+0x18e>
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	1e58      	subs	r0, r3, #1
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6859      	ldr	r1, [r3, #4]
 8002210:	460b      	mov	r3, r1
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	440b      	add	r3, r1
 8002216:	0099      	lsls	r1, r3, #2
 8002218:	440b      	add	r3, r1
 800221a:	fbb0 f3f3 	udiv	r3, r0, r3
 800221e:	3301      	adds	r3, #1
 8002220:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002224:	2b00      	cmp	r3, #0
 8002226:	bf0c      	ite	eq
 8002228:	2301      	moveq	r3, #1
 800222a:	2300      	movne	r3, #0
 800222c:	b2db      	uxtb	r3, r3
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <HAL_I2C_Init+0x196>
 8002232:	2301      	movs	r3, #1
 8002234:	e022      	b.n	800227c <HAL_I2C_Init+0x1dc>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d10e      	bne.n	800225c <HAL_I2C_Init+0x1bc>
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	1e58      	subs	r0, r3, #1
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6859      	ldr	r1, [r3, #4]
 8002246:	460b      	mov	r3, r1
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	440b      	add	r3, r1
 800224c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002250:	3301      	adds	r3, #1
 8002252:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002256:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800225a:	e00f      	b.n	800227c <HAL_I2C_Init+0x1dc>
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	1e58      	subs	r0, r3, #1
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6859      	ldr	r1, [r3, #4]
 8002264:	460b      	mov	r3, r1
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	440b      	add	r3, r1
 800226a:	0099      	lsls	r1, r3, #2
 800226c:	440b      	add	r3, r1
 800226e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002272:	3301      	adds	r3, #1
 8002274:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002278:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800227c:	6879      	ldr	r1, [r7, #4]
 800227e:	6809      	ldr	r1, [r1, #0]
 8002280:	4313      	orrs	r3, r2
 8002282:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	69da      	ldr	r2, [r3, #28]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6a1b      	ldr	r3, [r3, #32]
 8002296:	431a      	orrs	r2, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	430a      	orrs	r2, r1
 800229e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80022aa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	6911      	ldr	r1, [r2, #16]
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	68d2      	ldr	r2, [r2, #12]
 80022b6:	4311      	orrs	r1, r2
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	6812      	ldr	r2, [r2, #0]
 80022bc:	430b      	orrs	r3, r1
 80022be:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	68db      	ldr	r3, [r3, #12]
 80022c6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	695a      	ldr	r2, [r3, #20]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	699b      	ldr	r3, [r3, #24]
 80022d2:	431a      	orrs	r2, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	430a      	orrs	r2, r1
 80022da:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f042 0201 	orr.w	r2, r2, #1
 80022ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2220      	movs	r2, #32
 80022f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2200      	movs	r2, #0
 8002304:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	3710      	adds	r7, #16
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	000186a0 	.word	0x000186a0
 8002318:	001e847f 	.word	0x001e847f
 800231c:	003d08ff 	.word	0x003d08ff
 8002320:	431bde83 	.word	0x431bde83
 8002324:	10624dd3 	.word	0x10624dd3

08002328 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b088      	sub	sp, #32
 800232c:	af02      	add	r7, sp, #8
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	607a      	str	r2, [r7, #4]
 8002332:	461a      	mov	r2, r3
 8002334:	460b      	mov	r3, r1
 8002336:	817b      	strh	r3, [r7, #10]
 8002338:	4613      	mov	r3, r2
 800233a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800233c:	f7ff fbe4 	bl	8001b08 <HAL_GetTick>
 8002340:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002348:	b2db      	uxtb	r3, r3
 800234a:	2b20      	cmp	r3, #32
 800234c:	f040 80e0 	bne.w	8002510 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	9300      	str	r3, [sp, #0]
 8002354:	2319      	movs	r3, #25
 8002356:	2201      	movs	r2, #1
 8002358:	4970      	ldr	r1, [pc, #448]	; (800251c <HAL_I2C_Master_Transmit+0x1f4>)
 800235a:	68f8      	ldr	r0, [r7, #12]
 800235c:	f000 f964 	bl	8002628 <I2C_WaitOnFlagUntilTimeout>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002366:	2302      	movs	r3, #2
 8002368:	e0d3      	b.n	8002512 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002370:	2b01      	cmp	r3, #1
 8002372:	d101      	bne.n	8002378 <HAL_I2C_Master_Transmit+0x50>
 8002374:	2302      	movs	r3, #2
 8002376:	e0cc      	b.n	8002512 <HAL_I2C_Master_Transmit+0x1ea>
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2201      	movs	r2, #1
 800237c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0301 	and.w	r3, r3, #1
 800238a:	2b01      	cmp	r3, #1
 800238c:	d007      	beq.n	800239e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f042 0201 	orr.w	r2, r2, #1
 800239c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023ac:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	2221      	movs	r2, #33	; 0x21
 80023b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2210      	movs	r2, #16
 80023ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	2200      	movs	r2, #0
 80023c2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	687a      	ldr	r2, [r7, #4]
 80023c8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	893a      	ldrh	r2, [r7, #8]
 80023ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023d4:	b29a      	uxth	r2, r3
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	4a50      	ldr	r2, [pc, #320]	; (8002520 <HAL_I2C_Master_Transmit+0x1f8>)
 80023de:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80023e0:	8979      	ldrh	r1, [r7, #10]
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	6a3a      	ldr	r2, [r7, #32]
 80023e6:	68f8      	ldr	r0, [r7, #12]
 80023e8:	f000 f89c 	bl	8002524 <I2C_MasterRequestWrite>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e08d      	b.n	8002512 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023f6:	2300      	movs	r3, #0
 80023f8:	613b      	str	r3, [r7, #16]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	695b      	ldr	r3, [r3, #20]
 8002400:	613b      	str	r3, [r7, #16]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	699b      	ldr	r3, [r3, #24]
 8002408:	613b      	str	r3, [r7, #16]
 800240a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800240c:	e066      	b.n	80024dc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800240e:	697a      	ldr	r2, [r7, #20]
 8002410:	6a39      	ldr	r1, [r7, #32]
 8002412:	68f8      	ldr	r0, [r7, #12]
 8002414:	f000 f9de 	bl	80027d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d00d      	beq.n	800243a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002422:	2b04      	cmp	r3, #4
 8002424:	d107      	bne.n	8002436 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002434:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e06b      	b.n	8002512 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800243e:	781a      	ldrb	r2, [r3, #0]
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800244a:	1c5a      	adds	r2, r3, #1
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002454:	b29b      	uxth	r3, r3
 8002456:	3b01      	subs	r3, #1
 8002458:	b29a      	uxth	r2, r3
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002462:	3b01      	subs	r3, #1
 8002464:	b29a      	uxth	r2, r3
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	695b      	ldr	r3, [r3, #20]
 8002470:	f003 0304 	and.w	r3, r3, #4
 8002474:	2b04      	cmp	r3, #4
 8002476:	d11b      	bne.n	80024b0 <HAL_I2C_Master_Transmit+0x188>
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800247c:	2b00      	cmp	r3, #0
 800247e:	d017      	beq.n	80024b0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002484:	781a      	ldrb	r2, [r3, #0]
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002490:	1c5a      	adds	r2, r3, #1
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800249a:	b29b      	uxth	r3, r3
 800249c:	3b01      	subs	r3, #1
 800249e:	b29a      	uxth	r2, r3
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024a8:	3b01      	subs	r3, #1
 80024aa:	b29a      	uxth	r2, r3
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024b0:	697a      	ldr	r2, [r7, #20]
 80024b2:	6a39      	ldr	r1, [r7, #32]
 80024b4:	68f8      	ldr	r0, [r7, #12]
 80024b6:	f000 f9ce 	bl	8002856 <I2C_WaitOnBTFFlagUntilTimeout>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d00d      	beq.n	80024dc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c4:	2b04      	cmp	r3, #4
 80024c6:	d107      	bne.n	80024d8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024d6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e01a      	b.n	8002512 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d194      	bne.n	800240e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2220      	movs	r2, #32
 80024f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2200      	movs	r2, #0
 8002500:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2200      	movs	r2, #0
 8002508:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800250c:	2300      	movs	r3, #0
 800250e:	e000      	b.n	8002512 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002510:	2302      	movs	r3, #2
  }
}
 8002512:	4618      	mov	r0, r3
 8002514:	3718      	adds	r7, #24
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	00100002 	.word	0x00100002
 8002520:	ffff0000 	.word	0xffff0000

08002524 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b088      	sub	sp, #32
 8002528:	af02      	add	r7, sp, #8
 800252a:	60f8      	str	r0, [r7, #12]
 800252c:	607a      	str	r2, [r7, #4]
 800252e:	603b      	str	r3, [r7, #0]
 8002530:	460b      	mov	r3, r1
 8002532:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002538:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	2b08      	cmp	r3, #8
 800253e:	d006      	beq.n	800254e <I2C_MasterRequestWrite+0x2a>
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	2b01      	cmp	r3, #1
 8002544:	d003      	beq.n	800254e <I2C_MasterRequestWrite+0x2a>
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800254c:	d108      	bne.n	8002560 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800255c:	601a      	str	r2, [r3, #0]
 800255e:	e00b      	b.n	8002578 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002564:	2b12      	cmp	r3, #18
 8002566:	d107      	bne.n	8002578 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002576:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	9300      	str	r3, [sp, #0]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002584:	68f8      	ldr	r0, [r7, #12]
 8002586:	f000 f84f 	bl	8002628 <I2C_WaitOnFlagUntilTimeout>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d00d      	beq.n	80025ac <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800259a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800259e:	d103      	bne.n	80025a8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025a6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e035      	b.n	8002618 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	691b      	ldr	r3, [r3, #16]
 80025b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80025b4:	d108      	bne.n	80025c8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80025b6:	897b      	ldrh	r3, [r7, #10]
 80025b8:	b2db      	uxtb	r3, r3
 80025ba:	461a      	mov	r2, r3
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80025c4:	611a      	str	r2, [r3, #16]
 80025c6:	e01b      	b.n	8002600 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80025c8:	897b      	ldrh	r3, [r7, #10]
 80025ca:	11db      	asrs	r3, r3, #7
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	f003 0306 	and.w	r3, r3, #6
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	f063 030f 	orn	r3, r3, #15
 80025d8:	b2da      	uxtb	r2, r3
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	490e      	ldr	r1, [pc, #56]	; (8002620 <I2C_MasterRequestWrite+0xfc>)
 80025e6:	68f8      	ldr	r0, [r7, #12]
 80025e8:	f000 f875 	bl	80026d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e010      	b.n	8002618 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80025f6:	897b      	ldrh	r3, [r7, #10]
 80025f8:	b2da      	uxtb	r2, r3
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	4907      	ldr	r1, [pc, #28]	; (8002624 <I2C_MasterRequestWrite+0x100>)
 8002606:	68f8      	ldr	r0, [r7, #12]
 8002608:	f000 f865 	bl	80026d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d001      	beq.n	8002616 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e000      	b.n	8002618 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002616:	2300      	movs	r3, #0
}
 8002618:	4618      	mov	r0, r3
 800261a:	3718      	adds	r7, #24
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}
 8002620:	00010008 	.word	0x00010008
 8002624:	00010002 	.word	0x00010002

08002628 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	60f8      	str	r0, [r7, #12]
 8002630:	60b9      	str	r1, [r7, #8]
 8002632:	603b      	str	r3, [r7, #0]
 8002634:	4613      	mov	r3, r2
 8002636:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002638:	e025      	b.n	8002686 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002640:	d021      	beq.n	8002686 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002642:	f7ff fa61 	bl	8001b08 <HAL_GetTick>
 8002646:	4602      	mov	r2, r0
 8002648:	69bb      	ldr	r3, [r7, #24]
 800264a:	1ad3      	subs	r3, r2, r3
 800264c:	683a      	ldr	r2, [r7, #0]
 800264e:	429a      	cmp	r2, r3
 8002650:	d302      	bcc.n	8002658 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d116      	bne.n	8002686 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2200      	movs	r2, #0
 800265c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2220      	movs	r2, #32
 8002662:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002672:	f043 0220 	orr.w	r2, r3, #32
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2200      	movs	r2, #0
 800267e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e023      	b.n	80026ce <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	0c1b      	lsrs	r3, r3, #16
 800268a:	b2db      	uxtb	r3, r3
 800268c:	2b01      	cmp	r3, #1
 800268e:	d10d      	bne.n	80026ac <I2C_WaitOnFlagUntilTimeout+0x84>
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	695b      	ldr	r3, [r3, #20]
 8002696:	43da      	mvns	r2, r3
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	4013      	ands	r3, r2
 800269c:	b29b      	uxth	r3, r3
 800269e:	2b00      	cmp	r3, #0
 80026a0:	bf0c      	ite	eq
 80026a2:	2301      	moveq	r3, #1
 80026a4:	2300      	movne	r3, #0
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	461a      	mov	r2, r3
 80026aa:	e00c      	b.n	80026c6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	699b      	ldr	r3, [r3, #24]
 80026b2:	43da      	mvns	r2, r3
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	4013      	ands	r3, r2
 80026b8:	b29b      	uxth	r3, r3
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	bf0c      	ite	eq
 80026be:	2301      	moveq	r3, #1
 80026c0:	2300      	movne	r3, #0
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	461a      	mov	r2, r3
 80026c6:	79fb      	ldrb	r3, [r7, #7]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d0b6      	beq.n	800263a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80026cc:	2300      	movs	r3, #0
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3710      	adds	r7, #16
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80026d6:	b580      	push	{r7, lr}
 80026d8:	b084      	sub	sp, #16
 80026da:	af00      	add	r7, sp, #0
 80026dc:	60f8      	str	r0, [r7, #12]
 80026de:	60b9      	str	r1, [r7, #8]
 80026e0:	607a      	str	r2, [r7, #4]
 80026e2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80026e4:	e051      	b.n	800278a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	695b      	ldr	r3, [r3, #20]
 80026ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026f4:	d123      	bne.n	800273e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002704:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800270e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2200      	movs	r2, #0
 8002714:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2220      	movs	r2, #32
 800271a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2200      	movs	r2, #0
 8002722:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272a:	f043 0204 	orr.w	r2, r3, #4
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2200      	movs	r2, #0
 8002736:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e046      	b.n	80027cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002744:	d021      	beq.n	800278a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002746:	f7ff f9df 	bl	8001b08 <HAL_GetTick>
 800274a:	4602      	mov	r2, r0
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	1ad3      	subs	r3, r2, r3
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	429a      	cmp	r2, r3
 8002754:	d302      	bcc.n	800275c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d116      	bne.n	800278a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2200      	movs	r2, #0
 8002760:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2220      	movs	r2, #32
 8002766:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2200      	movs	r2, #0
 800276e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002776:	f043 0220 	orr.w	r2, r3, #32
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e020      	b.n	80027cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	0c1b      	lsrs	r3, r3, #16
 800278e:	b2db      	uxtb	r3, r3
 8002790:	2b01      	cmp	r3, #1
 8002792:	d10c      	bne.n	80027ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	695b      	ldr	r3, [r3, #20]
 800279a:	43da      	mvns	r2, r3
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	4013      	ands	r3, r2
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	bf14      	ite	ne
 80027a6:	2301      	movne	r3, #1
 80027a8:	2300      	moveq	r3, #0
 80027aa:	b2db      	uxtb	r3, r3
 80027ac:	e00b      	b.n	80027c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	699b      	ldr	r3, [r3, #24]
 80027b4:	43da      	mvns	r2, r3
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	4013      	ands	r3, r2
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	2b00      	cmp	r3, #0
 80027be:	bf14      	ite	ne
 80027c0:	2301      	movne	r3, #1
 80027c2:	2300      	moveq	r3, #0
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d18d      	bne.n	80026e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80027ca:	2300      	movs	r3, #0
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3710      	adds	r7, #16
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b084      	sub	sp, #16
 80027d8:	af00      	add	r7, sp, #0
 80027da:	60f8      	str	r0, [r7, #12]
 80027dc:	60b9      	str	r1, [r7, #8]
 80027de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027e0:	e02d      	b.n	800283e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80027e2:	68f8      	ldr	r0, [r7, #12]
 80027e4:	f000 f878 	bl	80028d8 <I2C_IsAcknowledgeFailed>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d001      	beq.n	80027f2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e02d      	b.n	800284e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f8:	d021      	beq.n	800283e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027fa:	f7ff f985 	bl	8001b08 <HAL_GetTick>
 80027fe:	4602      	mov	r2, r0
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	68ba      	ldr	r2, [r7, #8]
 8002806:	429a      	cmp	r2, r3
 8002808:	d302      	bcc.n	8002810 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d116      	bne.n	800283e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2200      	movs	r2, #0
 8002814:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2220      	movs	r2, #32
 800281a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2200      	movs	r2, #0
 8002822:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282a:	f043 0220 	orr.w	r2, r3, #32
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	2200      	movs	r2, #0
 8002836:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e007      	b.n	800284e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	695b      	ldr	r3, [r3, #20]
 8002844:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002848:	2b80      	cmp	r3, #128	; 0x80
 800284a:	d1ca      	bne.n	80027e2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800284c:	2300      	movs	r3, #0
}
 800284e:	4618      	mov	r0, r3
 8002850:	3710      	adds	r7, #16
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}

08002856 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002856:	b580      	push	{r7, lr}
 8002858:	b084      	sub	sp, #16
 800285a:	af00      	add	r7, sp, #0
 800285c:	60f8      	str	r0, [r7, #12]
 800285e:	60b9      	str	r1, [r7, #8]
 8002860:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002862:	e02d      	b.n	80028c0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002864:	68f8      	ldr	r0, [r7, #12]
 8002866:	f000 f837 	bl	80028d8 <I2C_IsAcknowledgeFailed>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d001      	beq.n	8002874 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	e02d      	b.n	80028d0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	f1b3 3fff 	cmp.w	r3, #4294967295
 800287a:	d021      	beq.n	80028c0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800287c:	f7ff f944 	bl	8001b08 <HAL_GetTick>
 8002880:	4602      	mov	r2, r0
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	68ba      	ldr	r2, [r7, #8]
 8002888:	429a      	cmp	r2, r3
 800288a:	d302      	bcc.n	8002892 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d116      	bne.n	80028c0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2200      	movs	r2, #0
 8002896:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2220      	movs	r2, #32
 800289c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2200      	movs	r2, #0
 80028a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ac:	f043 0220 	orr.w	r2, r3, #32
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2200      	movs	r2, #0
 80028b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e007      	b.n	80028d0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	695b      	ldr	r3, [r3, #20]
 80028c6:	f003 0304 	and.w	r3, r3, #4
 80028ca:	2b04      	cmp	r3, #4
 80028cc:	d1ca      	bne.n	8002864 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80028ce:	2300      	movs	r3, #0
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3710      	adds	r7, #16
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	695b      	ldr	r3, [r3, #20]
 80028e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028ee:	d11b      	bne.n	8002928 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80028f8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2220      	movs	r2, #32
 8002904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2200      	movs	r2, #0
 800290c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002914:	f043 0204 	orr.w	r2, r3, #4
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e000      	b.n	800292a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002928:	2300      	movs	r3, #0
}
 800292a:	4618      	mov	r0, r3
 800292c:	370c      	adds	r7, #12
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr
	...

08002938 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b086      	sub	sp, #24
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d101      	bne.n	800294a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e267      	b.n	8002e1a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 0301 	and.w	r3, r3, #1
 8002952:	2b00      	cmp	r3, #0
 8002954:	d075      	beq.n	8002a42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002956:	4b88      	ldr	r3, [pc, #544]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f003 030c 	and.w	r3, r3, #12
 800295e:	2b04      	cmp	r3, #4
 8002960:	d00c      	beq.n	800297c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002962:	4b85      	ldr	r3, [pc, #532]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800296a:	2b08      	cmp	r3, #8
 800296c:	d112      	bne.n	8002994 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800296e:	4b82      	ldr	r3, [pc, #520]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002976:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800297a:	d10b      	bne.n	8002994 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800297c:	4b7e      	ldr	r3, [pc, #504]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d05b      	beq.n	8002a40 <HAL_RCC_OscConfig+0x108>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d157      	bne.n	8002a40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e242      	b.n	8002e1a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800299c:	d106      	bne.n	80029ac <HAL_RCC_OscConfig+0x74>
 800299e:	4b76      	ldr	r3, [pc, #472]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a75      	ldr	r2, [pc, #468]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 80029a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029a8:	6013      	str	r3, [r2, #0]
 80029aa:	e01d      	b.n	80029e8 <HAL_RCC_OscConfig+0xb0>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029b4:	d10c      	bne.n	80029d0 <HAL_RCC_OscConfig+0x98>
 80029b6:	4b70      	ldr	r3, [pc, #448]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a6f      	ldr	r2, [pc, #444]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 80029bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029c0:	6013      	str	r3, [r2, #0]
 80029c2:	4b6d      	ldr	r3, [pc, #436]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a6c      	ldr	r2, [pc, #432]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 80029c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029cc:	6013      	str	r3, [r2, #0]
 80029ce:	e00b      	b.n	80029e8 <HAL_RCC_OscConfig+0xb0>
 80029d0:	4b69      	ldr	r3, [pc, #420]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a68      	ldr	r2, [pc, #416]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 80029d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029da:	6013      	str	r3, [r2, #0]
 80029dc:	4b66      	ldr	r3, [pc, #408]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a65      	ldr	r2, [pc, #404]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 80029e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d013      	beq.n	8002a18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f0:	f7ff f88a 	bl	8001b08 <HAL_GetTick>
 80029f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029f6:	e008      	b.n	8002a0a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029f8:	f7ff f886 	bl	8001b08 <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b64      	cmp	r3, #100	; 0x64
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e207      	b.n	8002e1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a0a:	4b5b      	ldr	r3, [pc, #364]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d0f0      	beq.n	80029f8 <HAL_RCC_OscConfig+0xc0>
 8002a16:	e014      	b.n	8002a42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a18:	f7ff f876 	bl	8001b08 <HAL_GetTick>
 8002a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a1e:	e008      	b.n	8002a32 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a20:	f7ff f872 	bl	8001b08 <HAL_GetTick>
 8002a24:	4602      	mov	r2, r0
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	2b64      	cmp	r3, #100	; 0x64
 8002a2c:	d901      	bls.n	8002a32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e1f3      	b.n	8002e1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a32:	4b51      	ldr	r3, [pc, #324]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d1f0      	bne.n	8002a20 <HAL_RCC_OscConfig+0xe8>
 8002a3e:	e000      	b.n	8002a42 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d063      	beq.n	8002b16 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a4e:	4b4a      	ldr	r3, [pc, #296]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	f003 030c 	and.w	r3, r3, #12
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d00b      	beq.n	8002a72 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a5a:	4b47      	ldr	r3, [pc, #284]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a62:	2b08      	cmp	r3, #8
 8002a64:	d11c      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a66:	4b44      	ldr	r3, [pc, #272]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d116      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a72:	4b41      	ldr	r3, [pc, #260]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0302 	and.w	r3, r3, #2
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d005      	beq.n	8002a8a <HAL_RCC_OscConfig+0x152>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	68db      	ldr	r3, [r3, #12]
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d001      	beq.n	8002a8a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e1c7      	b.n	8002e1a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a8a:	4b3b      	ldr	r3, [pc, #236]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	691b      	ldr	r3, [r3, #16]
 8002a96:	00db      	lsls	r3, r3, #3
 8002a98:	4937      	ldr	r1, [pc, #220]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a9e:	e03a      	b.n	8002b16 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d020      	beq.n	8002aea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002aa8:	4b34      	ldr	r3, [pc, #208]	; (8002b7c <HAL_RCC_OscConfig+0x244>)
 8002aaa:	2201      	movs	r2, #1
 8002aac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aae:	f7ff f82b 	bl	8001b08 <HAL_GetTick>
 8002ab2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ab4:	e008      	b.n	8002ac8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ab6:	f7ff f827 	bl	8001b08 <HAL_GetTick>
 8002aba:	4602      	mov	r2, r0
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d901      	bls.n	8002ac8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e1a8      	b.n	8002e1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ac8:	4b2b      	ldr	r3, [pc, #172]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0302 	and.w	r3, r3, #2
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d0f0      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ad4:	4b28      	ldr	r3, [pc, #160]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	691b      	ldr	r3, [r3, #16]
 8002ae0:	00db      	lsls	r3, r3, #3
 8002ae2:	4925      	ldr	r1, [pc, #148]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	600b      	str	r3, [r1, #0]
 8002ae8:	e015      	b.n	8002b16 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002aea:	4b24      	ldr	r3, [pc, #144]	; (8002b7c <HAL_RCC_OscConfig+0x244>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af0:	f7ff f80a 	bl	8001b08 <HAL_GetTick>
 8002af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002af6:	e008      	b.n	8002b0a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002af8:	f7ff f806 	bl	8001b08 <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d901      	bls.n	8002b0a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	e187      	b.n	8002e1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b0a:	4b1b      	ldr	r3, [pc, #108]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0302 	and.w	r3, r3, #2
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d1f0      	bne.n	8002af8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0308 	and.w	r3, r3, #8
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d036      	beq.n	8002b90 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	695b      	ldr	r3, [r3, #20]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d016      	beq.n	8002b58 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b2a:	4b15      	ldr	r3, [pc, #84]	; (8002b80 <HAL_RCC_OscConfig+0x248>)
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b30:	f7fe ffea 	bl	8001b08 <HAL_GetTick>
 8002b34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b36:	e008      	b.n	8002b4a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b38:	f7fe ffe6 	bl	8001b08 <HAL_GetTick>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	d901      	bls.n	8002b4a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b46:	2303      	movs	r3, #3
 8002b48:	e167      	b.n	8002e1a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b4a:	4b0b      	ldr	r3, [pc, #44]	; (8002b78 <HAL_RCC_OscConfig+0x240>)
 8002b4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b4e:	f003 0302 	and.w	r3, r3, #2
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d0f0      	beq.n	8002b38 <HAL_RCC_OscConfig+0x200>
 8002b56:	e01b      	b.n	8002b90 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b58:	4b09      	ldr	r3, [pc, #36]	; (8002b80 <HAL_RCC_OscConfig+0x248>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b5e:	f7fe ffd3 	bl	8001b08 <HAL_GetTick>
 8002b62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b64:	e00e      	b.n	8002b84 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b66:	f7fe ffcf 	bl	8001b08 <HAL_GetTick>
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	1ad3      	subs	r3, r2, r3
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d907      	bls.n	8002b84 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002b74:	2303      	movs	r3, #3
 8002b76:	e150      	b.n	8002e1a <HAL_RCC_OscConfig+0x4e2>
 8002b78:	40023800 	.word	0x40023800
 8002b7c:	42470000 	.word	0x42470000
 8002b80:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b84:	4b88      	ldr	r3, [pc, #544]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002b86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b88:	f003 0302 	and.w	r3, r3, #2
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d1ea      	bne.n	8002b66 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0304 	and.w	r3, r3, #4
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	f000 8097 	beq.w	8002ccc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ba2:	4b81      	ldr	r3, [pc, #516]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d10f      	bne.n	8002bce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bae:	2300      	movs	r3, #0
 8002bb0:	60bb      	str	r3, [r7, #8]
 8002bb2:	4b7d      	ldr	r3, [pc, #500]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb6:	4a7c      	ldr	r2, [pc, #496]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002bb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bbc:	6413      	str	r3, [r2, #64]	; 0x40
 8002bbe:	4b7a      	ldr	r3, [pc, #488]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bc6:	60bb      	str	r3, [r7, #8]
 8002bc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bce:	4b77      	ldr	r3, [pc, #476]	; (8002dac <HAL_RCC_OscConfig+0x474>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d118      	bne.n	8002c0c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bda:	4b74      	ldr	r3, [pc, #464]	; (8002dac <HAL_RCC_OscConfig+0x474>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a73      	ldr	r2, [pc, #460]	; (8002dac <HAL_RCC_OscConfig+0x474>)
 8002be0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002be4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002be6:	f7fe ff8f 	bl	8001b08 <HAL_GetTick>
 8002bea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bec:	e008      	b.n	8002c00 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bee:	f7fe ff8b 	bl	8001b08 <HAL_GetTick>
 8002bf2:	4602      	mov	r2, r0
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	2b02      	cmp	r3, #2
 8002bfa:	d901      	bls.n	8002c00 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002bfc:	2303      	movs	r3, #3
 8002bfe:	e10c      	b.n	8002e1a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c00:	4b6a      	ldr	r3, [pc, #424]	; (8002dac <HAL_RCC_OscConfig+0x474>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d0f0      	beq.n	8002bee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d106      	bne.n	8002c22 <HAL_RCC_OscConfig+0x2ea>
 8002c14:	4b64      	ldr	r3, [pc, #400]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002c16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c18:	4a63      	ldr	r2, [pc, #396]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002c1a:	f043 0301 	orr.w	r3, r3, #1
 8002c1e:	6713      	str	r3, [r2, #112]	; 0x70
 8002c20:	e01c      	b.n	8002c5c <HAL_RCC_OscConfig+0x324>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	2b05      	cmp	r3, #5
 8002c28:	d10c      	bne.n	8002c44 <HAL_RCC_OscConfig+0x30c>
 8002c2a:	4b5f      	ldr	r3, [pc, #380]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002c2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c2e:	4a5e      	ldr	r2, [pc, #376]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002c30:	f043 0304 	orr.w	r3, r3, #4
 8002c34:	6713      	str	r3, [r2, #112]	; 0x70
 8002c36:	4b5c      	ldr	r3, [pc, #368]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002c38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c3a:	4a5b      	ldr	r2, [pc, #364]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002c3c:	f043 0301 	orr.w	r3, r3, #1
 8002c40:	6713      	str	r3, [r2, #112]	; 0x70
 8002c42:	e00b      	b.n	8002c5c <HAL_RCC_OscConfig+0x324>
 8002c44:	4b58      	ldr	r3, [pc, #352]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002c46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c48:	4a57      	ldr	r2, [pc, #348]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002c4a:	f023 0301 	bic.w	r3, r3, #1
 8002c4e:	6713      	str	r3, [r2, #112]	; 0x70
 8002c50:	4b55      	ldr	r3, [pc, #340]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002c52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c54:	4a54      	ldr	r2, [pc, #336]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002c56:	f023 0304 	bic.w	r3, r3, #4
 8002c5a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d015      	beq.n	8002c90 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c64:	f7fe ff50 	bl	8001b08 <HAL_GetTick>
 8002c68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c6a:	e00a      	b.n	8002c82 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c6c:	f7fe ff4c 	bl	8001b08 <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d901      	bls.n	8002c82 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002c7e:	2303      	movs	r3, #3
 8002c80:	e0cb      	b.n	8002e1a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c82:	4b49      	ldr	r3, [pc, #292]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c86:	f003 0302 	and.w	r3, r3, #2
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d0ee      	beq.n	8002c6c <HAL_RCC_OscConfig+0x334>
 8002c8e:	e014      	b.n	8002cba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c90:	f7fe ff3a 	bl	8001b08 <HAL_GetTick>
 8002c94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c96:	e00a      	b.n	8002cae <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c98:	f7fe ff36 	bl	8001b08 <HAL_GetTick>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d901      	bls.n	8002cae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e0b5      	b.n	8002e1a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cae:	4b3e      	ldr	r3, [pc, #248]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cb2:	f003 0302 	and.w	r3, r3, #2
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d1ee      	bne.n	8002c98 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002cba:	7dfb      	ldrb	r3, [r7, #23]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d105      	bne.n	8002ccc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cc0:	4b39      	ldr	r3, [pc, #228]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc4:	4a38      	ldr	r2, [pc, #224]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002cc6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cca:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	699b      	ldr	r3, [r3, #24]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	f000 80a1 	beq.w	8002e18 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002cd6:	4b34      	ldr	r3, [pc, #208]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	f003 030c 	and.w	r3, r3, #12
 8002cde:	2b08      	cmp	r3, #8
 8002ce0:	d05c      	beq.n	8002d9c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	699b      	ldr	r3, [r3, #24]
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d141      	bne.n	8002d6e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cea:	4b31      	ldr	r3, [pc, #196]	; (8002db0 <HAL_RCC_OscConfig+0x478>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cf0:	f7fe ff0a 	bl	8001b08 <HAL_GetTick>
 8002cf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cf6:	e008      	b.n	8002d0a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cf8:	f7fe ff06 	bl	8001b08 <HAL_GetTick>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d901      	bls.n	8002d0a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e087      	b.n	8002e1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d0a:	4b27      	ldr	r3, [pc, #156]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d1f0      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	69da      	ldr	r2, [r3, #28]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6a1b      	ldr	r3, [r3, #32]
 8002d1e:	431a      	orrs	r2, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d24:	019b      	lsls	r3, r3, #6
 8002d26:	431a      	orrs	r2, r3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d2c:	085b      	lsrs	r3, r3, #1
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	041b      	lsls	r3, r3, #16
 8002d32:	431a      	orrs	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d38:	061b      	lsls	r3, r3, #24
 8002d3a:	491b      	ldr	r1, [pc, #108]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d40:	4b1b      	ldr	r3, [pc, #108]	; (8002db0 <HAL_RCC_OscConfig+0x478>)
 8002d42:	2201      	movs	r2, #1
 8002d44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d46:	f7fe fedf 	bl	8001b08 <HAL_GetTick>
 8002d4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d4c:	e008      	b.n	8002d60 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d4e:	f7fe fedb 	bl	8001b08 <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d901      	bls.n	8002d60 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e05c      	b.n	8002e1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d60:	4b11      	ldr	r3, [pc, #68]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d0f0      	beq.n	8002d4e <HAL_RCC_OscConfig+0x416>
 8002d6c:	e054      	b.n	8002e18 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d6e:	4b10      	ldr	r3, [pc, #64]	; (8002db0 <HAL_RCC_OscConfig+0x478>)
 8002d70:	2200      	movs	r2, #0
 8002d72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d74:	f7fe fec8 	bl	8001b08 <HAL_GetTick>
 8002d78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d7a:	e008      	b.n	8002d8e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d7c:	f7fe fec4 	bl	8001b08 <HAL_GetTick>
 8002d80:	4602      	mov	r2, r0
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	2b02      	cmp	r3, #2
 8002d88:	d901      	bls.n	8002d8e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002d8a:	2303      	movs	r3, #3
 8002d8c:	e045      	b.n	8002e1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d8e:	4b06      	ldr	r3, [pc, #24]	; (8002da8 <HAL_RCC_OscConfig+0x470>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d1f0      	bne.n	8002d7c <HAL_RCC_OscConfig+0x444>
 8002d9a:	e03d      	b.n	8002e18 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	699b      	ldr	r3, [r3, #24]
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d107      	bne.n	8002db4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e038      	b.n	8002e1a <HAL_RCC_OscConfig+0x4e2>
 8002da8:	40023800 	.word	0x40023800
 8002dac:	40007000 	.word	0x40007000
 8002db0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002db4:	4b1b      	ldr	r3, [pc, #108]	; (8002e24 <HAL_RCC_OscConfig+0x4ec>)
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	699b      	ldr	r3, [r3, #24]
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d028      	beq.n	8002e14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d121      	bne.n	8002e14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d11a      	bne.n	8002e14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002dde:	68fa      	ldr	r2, [r7, #12]
 8002de0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002de4:	4013      	ands	r3, r2
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002dea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d111      	bne.n	8002e14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dfa:	085b      	lsrs	r3, r3, #1
 8002dfc:	3b01      	subs	r3, #1
 8002dfe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d107      	bne.n	8002e14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e0e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d001      	beq.n	8002e18 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e000      	b.n	8002e1a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3718      	adds	r7, #24
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	40023800 	.word	0x40023800

08002e28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d101      	bne.n	8002e3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e0cc      	b.n	8002fd6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e3c:	4b68      	ldr	r3, [pc, #416]	; (8002fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0307 	and.w	r3, r3, #7
 8002e44:	683a      	ldr	r2, [r7, #0]
 8002e46:	429a      	cmp	r2, r3
 8002e48:	d90c      	bls.n	8002e64 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e4a:	4b65      	ldr	r3, [pc, #404]	; (8002fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e4c:	683a      	ldr	r2, [r7, #0]
 8002e4e:	b2d2      	uxtb	r2, r2
 8002e50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e52:	4b63      	ldr	r3, [pc, #396]	; (8002fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0307 	and.w	r3, r3, #7
 8002e5a:	683a      	ldr	r2, [r7, #0]
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d001      	beq.n	8002e64 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e0b8      	b.n	8002fd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0302 	and.w	r3, r3, #2
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d020      	beq.n	8002eb2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 0304 	and.w	r3, r3, #4
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d005      	beq.n	8002e88 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e7c:	4b59      	ldr	r3, [pc, #356]	; (8002fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	4a58      	ldr	r2, [pc, #352]	; (8002fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e82:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002e86:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0308 	and.w	r3, r3, #8
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d005      	beq.n	8002ea0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e94:	4b53      	ldr	r3, [pc, #332]	; (8002fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	4a52      	ldr	r2, [pc, #328]	; (8002fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e9a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002e9e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ea0:	4b50      	ldr	r3, [pc, #320]	; (8002fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	494d      	ldr	r1, [pc, #308]	; (8002fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d044      	beq.n	8002f48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d107      	bne.n	8002ed6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ec6:	4b47      	ldr	r3, [pc, #284]	; (8002fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d119      	bne.n	8002f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e07f      	b.n	8002fd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d003      	beq.n	8002ee6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ee2:	2b03      	cmp	r3, #3
 8002ee4:	d107      	bne.n	8002ef6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ee6:	4b3f      	ldr	r3, [pc, #252]	; (8002fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d109      	bne.n	8002f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e06f      	b.n	8002fd6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ef6:	4b3b      	ldr	r3, [pc, #236]	; (8002fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d101      	bne.n	8002f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
 8002f04:	e067      	b.n	8002fd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f06:	4b37      	ldr	r3, [pc, #220]	; (8002fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	f023 0203 	bic.w	r2, r3, #3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	4934      	ldr	r1, [pc, #208]	; (8002fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f14:	4313      	orrs	r3, r2
 8002f16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f18:	f7fe fdf6 	bl	8001b08 <HAL_GetTick>
 8002f1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f1e:	e00a      	b.n	8002f36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f20:	f7fe fdf2 	bl	8001b08 <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e04f      	b.n	8002fd6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f36:	4b2b      	ldr	r3, [pc, #172]	; (8002fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	f003 020c 	and.w	r2, r3, #12
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d1eb      	bne.n	8002f20 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f48:	4b25      	ldr	r3, [pc, #148]	; (8002fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0307 	and.w	r3, r3, #7
 8002f50:	683a      	ldr	r2, [r7, #0]
 8002f52:	429a      	cmp	r2, r3
 8002f54:	d20c      	bcs.n	8002f70 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f56:	4b22      	ldr	r3, [pc, #136]	; (8002fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8002f58:	683a      	ldr	r2, [r7, #0]
 8002f5a:	b2d2      	uxtb	r2, r2
 8002f5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f5e:	4b20      	ldr	r3, [pc, #128]	; (8002fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0307 	and.w	r3, r3, #7
 8002f66:	683a      	ldr	r2, [r7, #0]
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d001      	beq.n	8002f70 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e032      	b.n	8002fd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 0304 	and.w	r3, r3, #4
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d008      	beq.n	8002f8e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f7c:	4b19      	ldr	r3, [pc, #100]	; (8002fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	4916      	ldr	r1, [pc, #88]	; (8002fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0308 	and.w	r3, r3, #8
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d009      	beq.n	8002fae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f9a:	4b12      	ldr	r3, [pc, #72]	; (8002fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	691b      	ldr	r3, [r3, #16]
 8002fa6:	00db      	lsls	r3, r3, #3
 8002fa8:	490e      	ldr	r1, [pc, #56]	; (8002fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8002faa:	4313      	orrs	r3, r2
 8002fac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002fae:	f000 f821 	bl	8002ff4 <HAL_RCC_GetSysClockFreq>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	4b0b      	ldr	r3, [pc, #44]	; (8002fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	091b      	lsrs	r3, r3, #4
 8002fba:	f003 030f 	and.w	r3, r3, #15
 8002fbe:	490a      	ldr	r1, [pc, #40]	; (8002fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8002fc0:	5ccb      	ldrb	r3, [r1, r3]
 8002fc2:	fa22 f303 	lsr.w	r3, r2, r3
 8002fc6:	4a09      	ldr	r2, [pc, #36]	; (8002fec <HAL_RCC_ClockConfig+0x1c4>)
 8002fc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002fca:	4b09      	ldr	r3, [pc, #36]	; (8002ff0 <HAL_RCC_ClockConfig+0x1c8>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f7fe fd56 	bl	8001a80 <HAL_InitTick>

  return HAL_OK;
 8002fd4:	2300      	movs	r3, #0
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	40023c00 	.word	0x40023c00
 8002fe4:	40023800 	.word	0x40023800
 8002fe8:	08006304 	.word	0x08006304
 8002fec:	20000000 	.word	0x20000000
 8002ff0:	20000004 	.word	0x20000004

08002ff4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ff4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ff8:	b094      	sub	sp, #80	; 0x50
 8002ffa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	647b      	str	r3, [r7, #68]	; 0x44
 8003000:	2300      	movs	r3, #0
 8003002:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003004:	2300      	movs	r3, #0
 8003006:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003008:	2300      	movs	r3, #0
 800300a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800300c:	4b79      	ldr	r3, [pc, #484]	; (80031f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	f003 030c 	and.w	r3, r3, #12
 8003014:	2b08      	cmp	r3, #8
 8003016:	d00d      	beq.n	8003034 <HAL_RCC_GetSysClockFreq+0x40>
 8003018:	2b08      	cmp	r3, #8
 800301a:	f200 80e1 	bhi.w	80031e0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800301e:	2b00      	cmp	r3, #0
 8003020:	d002      	beq.n	8003028 <HAL_RCC_GetSysClockFreq+0x34>
 8003022:	2b04      	cmp	r3, #4
 8003024:	d003      	beq.n	800302e <HAL_RCC_GetSysClockFreq+0x3a>
 8003026:	e0db      	b.n	80031e0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003028:	4b73      	ldr	r3, [pc, #460]	; (80031f8 <HAL_RCC_GetSysClockFreq+0x204>)
 800302a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800302c:	e0db      	b.n	80031e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800302e:	4b73      	ldr	r3, [pc, #460]	; (80031fc <HAL_RCC_GetSysClockFreq+0x208>)
 8003030:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003032:	e0d8      	b.n	80031e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003034:	4b6f      	ldr	r3, [pc, #444]	; (80031f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800303c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800303e:	4b6d      	ldr	r3, [pc, #436]	; (80031f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d063      	beq.n	8003112 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800304a:	4b6a      	ldr	r3, [pc, #424]	; (80031f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	099b      	lsrs	r3, r3, #6
 8003050:	2200      	movs	r2, #0
 8003052:	63bb      	str	r3, [r7, #56]	; 0x38
 8003054:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003058:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800305c:	633b      	str	r3, [r7, #48]	; 0x30
 800305e:	2300      	movs	r3, #0
 8003060:	637b      	str	r3, [r7, #52]	; 0x34
 8003062:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003066:	4622      	mov	r2, r4
 8003068:	462b      	mov	r3, r5
 800306a:	f04f 0000 	mov.w	r0, #0
 800306e:	f04f 0100 	mov.w	r1, #0
 8003072:	0159      	lsls	r1, r3, #5
 8003074:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003078:	0150      	lsls	r0, r2, #5
 800307a:	4602      	mov	r2, r0
 800307c:	460b      	mov	r3, r1
 800307e:	4621      	mov	r1, r4
 8003080:	1a51      	subs	r1, r2, r1
 8003082:	6139      	str	r1, [r7, #16]
 8003084:	4629      	mov	r1, r5
 8003086:	eb63 0301 	sbc.w	r3, r3, r1
 800308a:	617b      	str	r3, [r7, #20]
 800308c:	f04f 0200 	mov.w	r2, #0
 8003090:	f04f 0300 	mov.w	r3, #0
 8003094:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003098:	4659      	mov	r1, fp
 800309a:	018b      	lsls	r3, r1, #6
 800309c:	4651      	mov	r1, sl
 800309e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80030a2:	4651      	mov	r1, sl
 80030a4:	018a      	lsls	r2, r1, #6
 80030a6:	4651      	mov	r1, sl
 80030a8:	ebb2 0801 	subs.w	r8, r2, r1
 80030ac:	4659      	mov	r1, fp
 80030ae:	eb63 0901 	sbc.w	r9, r3, r1
 80030b2:	f04f 0200 	mov.w	r2, #0
 80030b6:	f04f 0300 	mov.w	r3, #0
 80030ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80030be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80030c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80030c6:	4690      	mov	r8, r2
 80030c8:	4699      	mov	r9, r3
 80030ca:	4623      	mov	r3, r4
 80030cc:	eb18 0303 	adds.w	r3, r8, r3
 80030d0:	60bb      	str	r3, [r7, #8]
 80030d2:	462b      	mov	r3, r5
 80030d4:	eb49 0303 	adc.w	r3, r9, r3
 80030d8:	60fb      	str	r3, [r7, #12]
 80030da:	f04f 0200 	mov.w	r2, #0
 80030de:	f04f 0300 	mov.w	r3, #0
 80030e2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80030e6:	4629      	mov	r1, r5
 80030e8:	024b      	lsls	r3, r1, #9
 80030ea:	4621      	mov	r1, r4
 80030ec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80030f0:	4621      	mov	r1, r4
 80030f2:	024a      	lsls	r2, r1, #9
 80030f4:	4610      	mov	r0, r2
 80030f6:	4619      	mov	r1, r3
 80030f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030fa:	2200      	movs	r2, #0
 80030fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80030fe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003100:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003104:	f7fd fd58 	bl	8000bb8 <__aeabi_uldivmod>
 8003108:	4602      	mov	r2, r0
 800310a:	460b      	mov	r3, r1
 800310c:	4613      	mov	r3, r2
 800310e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003110:	e058      	b.n	80031c4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003112:	4b38      	ldr	r3, [pc, #224]	; (80031f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	099b      	lsrs	r3, r3, #6
 8003118:	2200      	movs	r2, #0
 800311a:	4618      	mov	r0, r3
 800311c:	4611      	mov	r1, r2
 800311e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003122:	623b      	str	r3, [r7, #32]
 8003124:	2300      	movs	r3, #0
 8003126:	627b      	str	r3, [r7, #36]	; 0x24
 8003128:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800312c:	4642      	mov	r2, r8
 800312e:	464b      	mov	r3, r9
 8003130:	f04f 0000 	mov.w	r0, #0
 8003134:	f04f 0100 	mov.w	r1, #0
 8003138:	0159      	lsls	r1, r3, #5
 800313a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800313e:	0150      	lsls	r0, r2, #5
 8003140:	4602      	mov	r2, r0
 8003142:	460b      	mov	r3, r1
 8003144:	4641      	mov	r1, r8
 8003146:	ebb2 0a01 	subs.w	sl, r2, r1
 800314a:	4649      	mov	r1, r9
 800314c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003150:	f04f 0200 	mov.w	r2, #0
 8003154:	f04f 0300 	mov.w	r3, #0
 8003158:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800315c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003160:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003164:	ebb2 040a 	subs.w	r4, r2, sl
 8003168:	eb63 050b 	sbc.w	r5, r3, fp
 800316c:	f04f 0200 	mov.w	r2, #0
 8003170:	f04f 0300 	mov.w	r3, #0
 8003174:	00eb      	lsls	r3, r5, #3
 8003176:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800317a:	00e2      	lsls	r2, r4, #3
 800317c:	4614      	mov	r4, r2
 800317e:	461d      	mov	r5, r3
 8003180:	4643      	mov	r3, r8
 8003182:	18e3      	adds	r3, r4, r3
 8003184:	603b      	str	r3, [r7, #0]
 8003186:	464b      	mov	r3, r9
 8003188:	eb45 0303 	adc.w	r3, r5, r3
 800318c:	607b      	str	r3, [r7, #4]
 800318e:	f04f 0200 	mov.w	r2, #0
 8003192:	f04f 0300 	mov.w	r3, #0
 8003196:	e9d7 4500 	ldrd	r4, r5, [r7]
 800319a:	4629      	mov	r1, r5
 800319c:	028b      	lsls	r3, r1, #10
 800319e:	4621      	mov	r1, r4
 80031a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80031a4:	4621      	mov	r1, r4
 80031a6:	028a      	lsls	r2, r1, #10
 80031a8:	4610      	mov	r0, r2
 80031aa:	4619      	mov	r1, r3
 80031ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80031ae:	2200      	movs	r2, #0
 80031b0:	61bb      	str	r3, [r7, #24]
 80031b2:	61fa      	str	r2, [r7, #28]
 80031b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031b8:	f7fd fcfe 	bl	8000bb8 <__aeabi_uldivmod>
 80031bc:	4602      	mov	r2, r0
 80031be:	460b      	mov	r3, r1
 80031c0:	4613      	mov	r3, r2
 80031c2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80031c4:	4b0b      	ldr	r3, [pc, #44]	; (80031f4 <HAL_RCC_GetSysClockFreq+0x200>)
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	0c1b      	lsrs	r3, r3, #16
 80031ca:	f003 0303 	and.w	r3, r3, #3
 80031ce:	3301      	adds	r3, #1
 80031d0:	005b      	lsls	r3, r3, #1
 80031d2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80031d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80031d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80031d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80031dc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80031de:	e002      	b.n	80031e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80031e0:	4b05      	ldr	r3, [pc, #20]	; (80031f8 <HAL_RCC_GetSysClockFreq+0x204>)
 80031e2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80031e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3750      	adds	r7, #80	; 0x50
 80031ec:	46bd      	mov	sp, r7
 80031ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031f2:	bf00      	nop
 80031f4:	40023800 	.word	0x40023800
 80031f8:	00f42400 	.word	0x00f42400
 80031fc:	007a1200 	.word	0x007a1200

08003200 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003204:	4b03      	ldr	r3, [pc, #12]	; (8003214 <HAL_RCC_GetHCLKFreq+0x14>)
 8003206:	681b      	ldr	r3, [r3, #0]
}
 8003208:	4618      	mov	r0, r3
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	20000000 	.word	0x20000000

08003218 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800321c:	f7ff fff0 	bl	8003200 <HAL_RCC_GetHCLKFreq>
 8003220:	4602      	mov	r2, r0
 8003222:	4b05      	ldr	r3, [pc, #20]	; (8003238 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	0a9b      	lsrs	r3, r3, #10
 8003228:	f003 0307 	and.w	r3, r3, #7
 800322c:	4903      	ldr	r1, [pc, #12]	; (800323c <HAL_RCC_GetPCLK1Freq+0x24>)
 800322e:	5ccb      	ldrb	r3, [r1, r3]
 8003230:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003234:	4618      	mov	r0, r3
 8003236:	bd80      	pop	{r7, pc}
 8003238:	40023800 	.word	0x40023800
 800323c:	08006314 	.word	0x08006314

08003240 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d101      	bne.n	8003252 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e041      	b.n	80032d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d106      	bne.n	800326c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f7fe fa9a 	bl	80017a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2202      	movs	r2, #2
 8003270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	3304      	adds	r3, #4
 800327c:	4619      	mov	r1, r3
 800327e:	4610      	mov	r0, r2
 8003280:	f000 f888 	bl	8003394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2201      	movs	r2, #1
 8003298:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2201      	movs	r2, #1
 80032a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2201      	movs	r2, #1
 80032a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2201      	movs	r2, #1
 80032b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3708      	adds	r7, #8
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
	...

080032e0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b085      	sub	sp, #20
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d001      	beq.n	80032f8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e03c      	b.n	8003372 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2202      	movs	r2, #2
 80032fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a1e      	ldr	r2, [pc, #120]	; (8003380 <HAL_TIM_Base_Start+0xa0>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d018      	beq.n	800333c <HAL_TIM_Base_Start+0x5c>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003312:	d013      	beq.n	800333c <HAL_TIM_Base_Start+0x5c>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a1a      	ldr	r2, [pc, #104]	; (8003384 <HAL_TIM_Base_Start+0xa4>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d00e      	beq.n	800333c <HAL_TIM_Base_Start+0x5c>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a19      	ldr	r2, [pc, #100]	; (8003388 <HAL_TIM_Base_Start+0xa8>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d009      	beq.n	800333c <HAL_TIM_Base_Start+0x5c>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a17      	ldr	r2, [pc, #92]	; (800338c <HAL_TIM_Base_Start+0xac>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d004      	beq.n	800333c <HAL_TIM_Base_Start+0x5c>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a16      	ldr	r2, [pc, #88]	; (8003390 <HAL_TIM_Base_Start+0xb0>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d111      	bne.n	8003360 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f003 0307 	and.w	r3, r3, #7
 8003346:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2b06      	cmp	r3, #6
 800334c:	d010      	beq.n	8003370 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f042 0201 	orr.w	r2, r2, #1
 800335c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800335e:	e007      	b.n	8003370 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f042 0201 	orr.w	r2, r2, #1
 800336e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003370:	2300      	movs	r3, #0
}
 8003372:	4618      	mov	r0, r3
 8003374:	3714      	adds	r7, #20
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	40010000 	.word	0x40010000
 8003384:	40000400 	.word	0x40000400
 8003388:	40000800 	.word	0x40000800
 800338c:	40000c00 	.word	0x40000c00
 8003390:	40014000 	.word	0x40014000

08003394 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003394:	b480      	push	{r7}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	4a34      	ldr	r2, [pc, #208]	; (8003478 <TIM_Base_SetConfig+0xe4>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d00f      	beq.n	80033cc <TIM_Base_SetConfig+0x38>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033b2:	d00b      	beq.n	80033cc <TIM_Base_SetConfig+0x38>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	4a31      	ldr	r2, [pc, #196]	; (800347c <TIM_Base_SetConfig+0xe8>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d007      	beq.n	80033cc <TIM_Base_SetConfig+0x38>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4a30      	ldr	r2, [pc, #192]	; (8003480 <TIM_Base_SetConfig+0xec>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d003      	beq.n	80033cc <TIM_Base_SetConfig+0x38>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4a2f      	ldr	r2, [pc, #188]	; (8003484 <TIM_Base_SetConfig+0xf0>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d108      	bne.n	80033de <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	68fa      	ldr	r2, [r7, #12]
 80033da:	4313      	orrs	r3, r2
 80033dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a25      	ldr	r2, [pc, #148]	; (8003478 <TIM_Base_SetConfig+0xe4>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d01b      	beq.n	800341e <TIM_Base_SetConfig+0x8a>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033ec:	d017      	beq.n	800341e <TIM_Base_SetConfig+0x8a>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a22      	ldr	r2, [pc, #136]	; (800347c <TIM_Base_SetConfig+0xe8>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d013      	beq.n	800341e <TIM_Base_SetConfig+0x8a>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a21      	ldr	r2, [pc, #132]	; (8003480 <TIM_Base_SetConfig+0xec>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d00f      	beq.n	800341e <TIM_Base_SetConfig+0x8a>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a20      	ldr	r2, [pc, #128]	; (8003484 <TIM_Base_SetConfig+0xf0>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d00b      	beq.n	800341e <TIM_Base_SetConfig+0x8a>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a1f      	ldr	r2, [pc, #124]	; (8003488 <TIM_Base_SetConfig+0xf4>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d007      	beq.n	800341e <TIM_Base_SetConfig+0x8a>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a1e      	ldr	r2, [pc, #120]	; (800348c <TIM_Base_SetConfig+0xf8>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d003      	beq.n	800341e <TIM_Base_SetConfig+0x8a>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a1d      	ldr	r2, [pc, #116]	; (8003490 <TIM_Base_SetConfig+0xfc>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d108      	bne.n	8003430 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003424:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	68fa      	ldr	r2, [r7, #12]
 800342c:	4313      	orrs	r3, r2
 800342e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	695b      	ldr	r3, [r3, #20]
 800343a:	4313      	orrs	r3, r2
 800343c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	68fa      	ldr	r2, [r7, #12]
 8003442:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	689a      	ldr	r2, [r3, #8]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	4a08      	ldr	r2, [pc, #32]	; (8003478 <TIM_Base_SetConfig+0xe4>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d103      	bne.n	8003464 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	691a      	ldr	r2, [r3, #16]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2201      	movs	r2, #1
 8003468:	615a      	str	r2, [r3, #20]
}
 800346a:	bf00      	nop
 800346c:	3714      	adds	r7, #20
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop
 8003478:	40010000 	.word	0x40010000
 800347c:	40000400 	.word	0x40000400
 8003480:	40000800 	.word	0x40000800
 8003484:	40000c00 	.word	0x40000c00
 8003488:	40014000 	.word	0x40014000
 800348c:	40014400 	.word	0x40014400
 8003490:	40014800 	.word	0x40014800

08003494 <__errno>:
 8003494:	4b01      	ldr	r3, [pc, #4]	; (800349c <__errno+0x8>)
 8003496:	6818      	ldr	r0, [r3, #0]
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	2000000c 	.word	0x2000000c

080034a0 <__libc_init_array>:
 80034a0:	b570      	push	{r4, r5, r6, lr}
 80034a2:	4d0d      	ldr	r5, [pc, #52]	; (80034d8 <__libc_init_array+0x38>)
 80034a4:	4c0d      	ldr	r4, [pc, #52]	; (80034dc <__libc_init_array+0x3c>)
 80034a6:	1b64      	subs	r4, r4, r5
 80034a8:	10a4      	asrs	r4, r4, #2
 80034aa:	2600      	movs	r6, #0
 80034ac:	42a6      	cmp	r6, r4
 80034ae:	d109      	bne.n	80034c4 <__libc_init_array+0x24>
 80034b0:	4d0b      	ldr	r5, [pc, #44]	; (80034e0 <__libc_init_array+0x40>)
 80034b2:	4c0c      	ldr	r4, [pc, #48]	; (80034e4 <__libc_init_array+0x44>)
 80034b4:	f002 ff04 	bl	80062c0 <_init>
 80034b8:	1b64      	subs	r4, r4, r5
 80034ba:	10a4      	asrs	r4, r4, #2
 80034bc:	2600      	movs	r6, #0
 80034be:	42a6      	cmp	r6, r4
 80034c0:	d105      	bne.n	80034ce <__libc_init_array+0x2e>
 80034c2:	bd70      	pop	{r4, r5, r6, pc}
 80034c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80034c8:	4798      	blx	r3
 80034ca:	3601      	adds	r6, #1
 80034cc:	e7ee      	b.n	80034ac <__libc_init_array+0xc>
 80034ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80034d2:	4798      	blx	r3
 80034d4:	3601      	adds	r6, #1
 80034d6:	e7f2      	b.n	80034be <__libc_init_array+0x1e>
 80034d8:	080066fc 	.word	0x080066fc
 80034dc:	080066fc 	.word	0x080066fc
 80034e0:	080066fc 	.word	0x080066fc
 80034e4:	08006700 	.word	0x08006700

080034e8 <memset>:
 80034e8:	4402      	add	r2, r0
 80034ea:	4603      	mov	r3, r0
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d100      	bne.n	80034f2 <memset+0xa>
 80034f0:	4770      	bx	lr
 80034f2:	f803 1b01 	strb.w	r1, [r3], #1
 80034f6:	e7f9      	b.n	80034ec <memset+0x4>

080034f8 <__cvt>:
 80034f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80034fc:	ec55 4b10 	vmov	r4, r5, d0
 8003500:	2d00      	cmp	r5, #0
 8003502:	460e      	mov	r6, r1
 8003504:	4619      	mov	r1, r3
 8003506:	462b      	mov	r3, r5
 8003508:	bfbb      	ittet	lt
 800350a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800350e:	461d      	movlt	r5, r3
 8003510:	2300      	movge	r3, #0
 8003512:	232d      	movlt	r3, #45	; 0x2d
 8003514:	700b      	strb	r3, [r1, #0]
 8003516:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003518:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800351c:	4691      	mov	r9, r2
 800351e:	f023 0820 	bic.w	r8, r3, #32
 8003522:	bfbc      	itt	lt
 8003524:	4622      	movlt	r2, r4
 8003526:	4614      	movlt	r4, r2
 8003528:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800352c:	d005      	beq.n	800353a <__cvt+0x42>
 800352e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003532:	d100      	bne.n	8003536 <__cvt+0x3e>
 8003534:	3601      	adds	r6, #1
 8003536:	2102      	movs	r1, #2
 8003538:	e000      	b.n	800353c <__cvt+0x44>
 800353a:	2103      	movs	r1, #3
 800353c:	ab03      	add	r3, sp, #12
 800353e:	9301      	str	r3, [sp, #4]
 8003540:	ab02      	add	r3, sp, #8
 8003542:	9300      	str	r3, [sp, #0]
 8003544:	ec45 4b10 	vmov	d0, r4, r5
 8003548:	4653      	mov	r3, sl
 800354a:	4632      	mov	r2, r6
 800354c:	f000 fcec 	bl	8003f28 <_dtoa_r>
 8003550:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003554:	4607      	mov	r7, r0
 8003556:	d102      	bne.n	800355e <__cvt+0x66>
 8003558:	f019 0f01 	tst.w	r9, #1
 800355c:	d022      	beq.n	80035a4 <__cvt+0xac>
 800355e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003562:	eb07 0906 	add.w	r9, r7, r6
 8003566:	d110      	bne.n	800358a <__cvt+0x92>
 8003568:	783b      	ldrb	r3, [r7, #0]
 800356a:	2b30      	cmp	r3, #48	; 0x30
 800356c:	d10a      	bne.n	8003584 <__cvt+0x8c>
 800356e:	2200      	movs	r2, #0
 8003570:	2300      	movs	r3, #0
 8003572:	4620      	mov	r0, r4
 8003574:	4629      	mov	r1, r5
 8003576:	f7fd faaf 	bl	8000ad8 <__aeabi_dcmpeq>
 800357a:	b918      	cbnz	r0, 8003584 <__cvt+0x8c>
 800357c:	f1c6 0601 	rsb	r6, r6, #1
 8003580:	f8ca 6000 	str.w	r6, [sl]
 8003584:	f8da 3000 	ldr.w	r3, [sl]
 8003588:	4499      	add	r9, r3
 800358a:	2200      	movs	r2, #0
 800358c:	2300      	movs	r3, #0
 800358e:	4620      	mov	r0, r4
 8003590:	4629      	mov	r1, r5
 8003592:	f7fd faa1 	bl	8000ad8 <__aeabi_dcmpeq>
 8003596:	b108      	cbz	r0, 800359c <__cvt+0xa4>
 8003598:	f8cd 900c 	str.w	r9, [sp, #12]
 800359c:	2230      	movs	r2, #48	; 0x30
 800359e:	9b03      	ldr	r3, [sp, #12]
 80035a0:	454b      	cmp	r3, r9
 80035a2:	d307      	bcc.n	80035b4 <__cvt+0xbc>
 80035a4:	9b03      	ldr	r3, [sp, #12]
 80035a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80035a8:	1bdb      	subs	r3, r3, r7
 80035aa:	4638      	mov	r0, r7
 80035ac:	6013      	str	r3, [r2, #0]
 80035ae:	b004      	add	sp, #16
 80035b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035b4:	1c59      	adds	r1, r3, #1
 80035b6:	9103      	str	r1, [sp, #12]
 80035b8:	701a      	strb	r2, [r3, #0]
 80035ba:	e7f0      	b.n	800359e <__cvt+0xa6>

080035bc <__exponent>:
 80035bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80035be:	4603      	mov	r3, r0
 80035c0:	2900      	cmp	r1, #0
 80035c2:	bfb8      	it	lt
 80035c4:	4249      	neglt	r1, r1
 80035c6:	f803 2b02 	strb.w	r2, [r3], #2
 80035ca:	bfb4      	ite	lt
 80035cc:	222d      	movlt	r2, #45	; 0x2d
 80035ce:	222b      	movge	r2, #43	; 0x2b
 80035d0:	2909      	cmp	r1, #9
 80035d2:	7042      	strb	r2, [r0, #1]
 80035d4:	dd2a      	ble.n	800362c <__exponent+0x70>
 80035d6:	f10d 0407 	add.w	r4, sp, #7
 80035da:	46a4      	mov	ip, r4
 80035dc:	270a      	movs	r7, #10
 80035de:	46a6      	mov	lr, r4
 80035e0:	460a      	mov	r2, r1
 80035e2:	fb91 f6f7 	sdiv	r6, r1, r7
 80035e6:	fb07 1516 	mls	r5, r7, r6, r1
 80035ea:	3530      	adds	r5, #48	; 0x30
 80035ec:	2a63      	cmp	r2, #99	; 0x63
 80035ee:	f104 34ff 	add.w	r4, r4, #4294967295
 80035f2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80035f6:	4631      	mov	r1, r6
 80035f8:	dcf1      	bgt.n	80035de <__exponent+0x22>
 80035fa:	3130      	adds	r1, #48	; 0x30
 80035fc:	f1ae 0502 	sub.w	r5, lr, #2
 8003600:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003604:	1c44      	adds	r4, r0, #1
 8003606:	4629      	mov	r1, r5
 8003608:	4561      	cmp	r1, ip
 800360a:	d30a      	bcc.n	8003622 <__exponent+0x66>
 800360c:	f10d 0209 	add.w	r2, sp, #9
 8003610:	eba2 020e 	sub.w	r2, r2, lr
 8003614:	4565      	cmp	r5, ip
 8003616:	bf88      	it	hi
 8003618:	2200      	movhi	r2, #0
 800361a:	4413      	add	r3, r2
 800361c:	1a18      	subs	r0, r3, r0
 800361e:	b003      	add	sp, #12
 8003620:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003622:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003626:	f804 2f01 	strb.w	r2, [r4, #1]!
 800362a:	e7ed      	b.n	8003608 <__exponent+0x4c>
 800362c:	2330      	movs	r3, #48	; 0x30
 800362e:	3130      	adds	r1, #48	; 0x30
 8003630:	7083      	strb	r3, [r0, #2]
 8003632:	70c1      	strb	r1, [r0, #3]
 8003634:	1d03      	adds	r3, r0, #4
 8003636:	e7f1      	b.n	800361c <__exponent+0x60>

08003638 <_printf_float>:
 8003638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800363c:	ed2d 8b02 	vpush	{d8}
 8003640:	b08d      	sub	sp, #52	; 0x34
 8003642:	460c      	mov	r4, r1
 8003644:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003648:	4616      	mov	r6, r2
 800364a:	461f      	mov	r7, r3
 800364c:	4605      	mov	r5, r0
 800364e:	f001 fa59 	bl	8004b04 <_localeconv_r>
 8003652:	f8d0 a000 	ldr.w	sl, [r0]
 8003656:	4650      	mov	r0, sl
 8003658:	f7fc fdc2 	bl	80001e0 <strlen>
 800365c:	2300      	movs	r3, #0
 800365e:	930a      	str	r3, [sp, #40]	; 0x28
 8003660:	6823      	ldr	r3, [r4, #0]
 8003662:	9305      	str	r3, [sp, #20]
 8003664:	f8d8 3000 	ldr.w	r3, [r8]
 8003668:	f894 b018 	ldrb.w	fp, [r4, #24]
 800366c:	3307      	adds	r3, #7
 800366e:	f023 0307 	bic.w	r3, r3, #7
 8003672:	f103 0208 	add.w	r2, r3, #8
 8003676:	f8c8 2000 	str.w	r2, [r8]
 800367a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800367e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003682:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003686:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800368a:	9307      	str	r3, [sp, #28]
 800368c:	f8cd 8018 	str.w	r8, [sp, #24]
 8003690:	ee08 0a10 	vmov	s16, r0
 8003694:	4b9f      	ldr	r3, [pc, #636]	; (8003914 <_printf_float+0x2dc>)
 8003696:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800369a:	f04f 32ff 	mov.w	r2, #4294967295
 800369e:	f7fd fa4d 	bl	8000b3c <__aeabi_dcmpun>
 80036a2:	bb88      	cbnz	r0, 8003708 <_printf_float+0xd0>
 80036a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80036a8:	4b9a      	ldr	r3, [pc, #616]	; (8003914 <_printf_float+0x2dc>)
 80036aa:	f04f 32ff 	mov.w	r2, #4294967295
 80036ae:	f7fd fa27 	bl	8000b00 <__aeabi_dcmple>
 80036b2:	bb48      	cbnz	r0, 8003708 <_printf_float+0xd0>
 80036b4:	2200      	movs	r2, #0
 80036b6:	2300      	movs	r3, #0
 80036b8:	4640      	mov	r0, r8
 80036ba:	4649      	mov	r1, r9
 80036bc:	f7fd fa16 	bl	8000aec <__aeabi_dcmplt>
 80036c0:	b110      	cbz	r0, 80036c8 <_printf_float+0x90>
 80036c2:	232d      	movs	r3, #45	; 0x2d
 80036c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80036c8:	4b93      	ldr	r3, [pc, #588]	; (8003918 <_printf_float+0x2e0>)
 80036ca:	4894      	ldr	r0, [pc, #592]	; (800391c <_printf_float+0x2e4>)
 80036cc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80036d0:	bf94      	ite	ls
 80036d2:	4698      	movls	r8, r3
 80036d4:	4680      	movhi	r8, r0
 80036d6:	2303      	movs	r3, #3
 80036d8:	6123      	str	r3, [r4, #16]
 80036da:	9b05      	ldr	r3, [sp, #20]
 80036dc:	f023 0204 	bic.w	r2, r3, #4
 80036e0:	6022      	str	r2, [r4, #0]
 80036e2:	f04f 0900 	mov.w	r9, #0
 80036e6:	9700      	str	r7, [sp, #0]
 80036e8:	4633      	mov	r3, r6
 80036ea:	aa0b      	add	r2, sp, #44	; 0x2c
 80036ec:	4621      	mov	r1, r4
 80036ee:	4628      	mov	r0, r5
 80036f0:	f000 f9d8 	bl	8003aa4 <_printf_common>
 80036f4:	3001      	adds	r0, #1
 80036f6:	f040 8090 	bne.w	800381a <_printf_float+0x1e2>
 80036fa:	f04f 30ff 	mov.w	r0, #4294967295
 80036fe:	b00d      	add	sp, #52	; 0x34
 8003700:	ecbd 8b02 	vpop	{d8}
 8003704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003708:	4642      	mov	r2, r8
 800370a:	464b      	mov	r3, r9
 800370c:	4640      	mov	r0, r8
 800370e:	4649      	mov	r1, r9
 8003710:	f7fd fa14 	bl	8000b3c <__aeabi_dcmpun>
 8003714:	b140      	cbz	r0, 8003728 <_printf_float+0xf0>
 8003716:	464b      	mov	r3, r9
 8003718:	2b00      	cmp	r3, #0
 800371a:	bfbc      	itt	lt
 800371c:	232d      	movlt	r3, #45	; 0x2d
 800371e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003722:	487f      	ldr	r0, [pc, #508]	; (8003920 <_printf_float+0x2e8>)
 8003724:	4b7f      	ldr	r3, [pc, #508]	; (8003924 <_printf_float+0x2ec>)
 8003726:	e7d1      	b.n	80036cc <_printf_float+0x94>
 8003728:	6863      	ldr	r3, [r4, #4]
 800372a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800372e:	9206      	str	r2, [sp, #24]
 8003730:	1c5a      	adds	r2, r3, #1
 8003732:	d13f      	bne.n	80037b4 <_printf_float+0x17c>
 8003734:	2306      	movs	r3, #6
 8003736:	6063      	str	r3, [r4, #4]
 8003738:	9b05      	ldr	r3, [sp, #20]
 800373a:	6861      	ldr	r1, [r4, #4]
 800373c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003740:	2300      	movs	r3, #0
 8003742:	9303      	str	r3, [sp, #12]
 8003744:	ab0a      	add	r3, sp, #40	; 0x28
 8003746:	e9cd b301 	strd	fp, r3, [sp, #4]
 800374a:	ab09      	add	r3, sp, #36	; 0x24
 800374c:	ec49 8b10 	vmov	d0, r8, r9
 8003750:	9300      	str	r3, [sp, #0]
 8003752:	6022      	str	r2, [r4, #0]
 8003754:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003758:	4628      	mov	r0, r5
 800375a:	f7ff fecd 	bl	80034f8 <__cvt>
 800375e:	9b06      	ldr	r3, [sp, #24]
 8003760:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003762:	2b47      	cmp	r3, #71	; 0x47
 8003764:	4680      	mov	r8, r0
 8003766:	d108      	bne.n	800377a <_printf_float+0x142>
 8003768:	1cc8      	adds	r0, r1, #3
 800376a:	db02      	blt.n	8003772 <_printf_float+0x13a>
 800376c:	6863      	ldr	r3, [r4, #4]
 800376e:	4299      	cmp	r1, r3
 8003770:	dd41      	ble.n	80037f6 <_printf_float+0x1be>
 8003772:	f1ab 0b02 	sub.w	fp, fp, #2
 8003776:	fa5f fb8b 	uxtb.w	fp, fp
 800377a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800377e:	d820      	bhi.n	80037c2 <_printf_float+0x18a>
 8003780:	3901      	subs	r1, #1
 8003782:	465a      	mov	r2, fp
 8003784:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003788:	9109      	str	r1, [sp, #36]	; 0x24
 800378a:	f7ff ff17 	bl	80035bc <__exponent>
 800378e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003790:	1813      	adds	r3, r2, r0
 8003792:	2a01      	cmp	r2, #1
 8003794:	4681      	mov	r9, r0
 8003796:	6123      	str	r3, [r4, #16]
 8003798:	dc02      	bgt.n	80037a0 <_printf_float+0x168>
 800379a:	6822      	ldr	r2, [r4, #0]
 800379c:	07d2      	lsls	r2, r2, #31
 800379e:	d501      	bpl.n	80037a4 <_printf_float+0x16c>
 80037a0:	3301      	adds	r3, #1
 80037a2:	6123      	str	r3, [r4, #16]
 80037a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d09c      	beq.n	80036e6 <_printf_float+0xae>
 80037ac:	232d      	movs	r3, #45	; 0x2d
 80037ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80037b2:	e798      	b.n	80036e6 <_printf_float+0xae>
 80037b4:	9a06      	ldr	r2, [sp, #24]
 80037b6:	2a47      	cmp	r2, #71	; 0x47
 80037b8:	d1be      	bne.n	8003738 <_printf_float+0x100>
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d1bc      	bne.n	8003738 <_printf_float+0x100>
 80037be:	2301      	movs	r3, #1
 80037c0:	e7b9      	b.n	8003736 <_printf_float+0xfe>
 80037c2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80037c6:	d118      	bne.n	80037fa <_printf_float+0x1c2>
 80037c8:	2900      	cmp	r1, #0
 80037ca:	6863      	ldr	r3, [r4, #4]
 80037cc:	dd0b      	ble.n	80037e6 <_printf_float+0x1ae>
 80037ce:	6121      	str	r1, [r4, #16]
 80037d0:	b913      	cbnz	r3, 80037d8 <_printf_float+0x1a0>
 80037d2:	6822      	ldr	r2, [r4, #0]
 80037d4:	07d0      	lsls	r0, r2, #31
 80037d6:	d502      	bpl.n	80037de <_printf_float+0x1a6>
 80037d8:	3301      	adds	r3, #1
 80037da:	440b      	add	r3, r1
 80037dc:	6123      	str	r3, [r4, #16]
 80037de:	65a1      	str	r1, [r4, #88]	; 0x58
 80037e0:	f04f 0900 	mov.w	r9, #0
 80037e4:	e7de      	b.n	80037a4 <_printf_float+0x16c>
 80037e6:	b913      	cbnz	r3, 80037ee <_printf_float+0x1b6>
 80037e8:	6822      	ldr	r2, [r4, #0]
 80037ea:	07d2      	lsls	r2, r2, #31
 80037ec:	d501      	bpl.n	80037f2 <_printf_float+0x1ba>
 80037ee:	3302      	adds	r3, #2
 80037f0:	e7f4      	b.n	80037dc <_printf_float+0x1a4>
 80037f2:	2301      	movs	r3, #1
 80037f4:	e7f2      	b.n	80037dc <_printf_float+0x1a4>
 80037f6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80037fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80037fc:	4299      	cmp	r1, r3
 80037fe:	db05      	blt.n	800380c <_printf_float+0x1d4>
 8003800:	6823      	ldr	r3, [r4, #0]
 8003802:	6121      	str	r1, [r4, #16]
 8003804:	07d8      	lsls	r0, r3, #31
 8003806:	d5ea      	bpl.n	80037de <_printf_float+0x1a6>
 8003808:	1c4b      	adds	r3, r1, #1
 800380a:	e7e7      	b.n	80037dc <_printf_float+0x1a4>
 800380c:	2900      	cmp	r1, #0
 800380e:	bfd4      	ite	le
 8003810:	f1c1 0202 	rsble	r2, r1, #2
 8003814:	2201      	movgt	r2, #1
 8003816:	4413      	add	r3, r2
 8003818:	e7e0      	b.n	80037dc <_printf_float+0x1a4>
 800381a:	6823      	ldr	r3, [r4, #0]
 800381c:	055a      	lsls	r2, r3, #21
 800381e:	d407      	bmi.n	8003830 <_printf_float+0x1f8>
 8003820:	6923      	ldr	r3, [r4, #16]
 8003822:	4642      	mov	r2, r8
 8003824:	4631      	mov	r1, r6
 8003826:	4628      	mov	r0, r5
 8003828:	47b8      	blx	r7
 800382a:	3001      	adds	r0, #1
 800382c:	d12c      	bne.n	8003888 <_printf_float+0x250>
 800382e:	e764      	b.n	80036fa <_printf_float+0xc2>
 8003830:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003834:	f240 80e0 	bls.w	80039f8 <_printf_float+0x3c0>
 8003838:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800383c:	2200      	movs	r2, #0
 800383e:	2300      	movs	r3, #0
 8003840:	f7fd f94a 	bl	8000ad8 <__aeabi_dcmpeq>
 8003844:	2800      	cmp	r0, #0
 8003846:	d034      	beq.n	80038b2 <_printf_float+0x27a>
 8003848:	4a37      	ldr	r2, [pc, #220]	; (8003928 <_printf_float+0x2f0>)
 800384a:	2301      	movs	r3, #1
 800384c:	4631      	mov	r1, r6
 800384e:	4628      	mov	r0, r5
 8003850:	47b8      	blx	r7
 8003852:	3001      	adds	r0, #1
 8003854:	f43f af51 	beq.w	80036fa <_printf_float+0xc2>
 8003858:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800385c:	429a      	cmp	r2, r3
 800385e:	db02      	blt.n	8003866 <_printf_float+0x22e>
 8003860:	6823      	ldr	r3, [r4, #0]
 8003862:	07d8      	lsls	r0, r3, #31
 8003864:	d510      	bpl.n	8003888 <_printf_float+0x250>
 8003866:	ee18 3a10 	vmov	r3, s16
 800386a:	4652      	mov	r2, sl
 800386c:	4631      	mov	r1, r6
 800386e:	4628      	mov	r0, r5
 8003870:	47b8      	blx	r7
 8003872:	3001      	adds	r0, #1
 8003874:	f43f af41 	beq.w	80036fa <_printf_float+0xc2>
 8003878:	f04f 0800 	mov.w	r8, #0
 800387c:	f104 091a 	add.w	r9, r4, #26
 8003880:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003882:	3b01      	subs	r3, #1
 8003884:	4543      	cmp	r3, r8
 8003886:	dc09      	bgt.n	800389c <_printf_float+0x264>
 8003888:	6823      	ldr	r3, [r4, #0]
 800388a:	079b      	lsls	r3, r3, #30
 800388c:	f100 8105 	bmi.w	8003a9a <_printf_float+0x462>
 8003890:	68e0      	ldr	r0, [r4, #12]
 8003892:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003894:	4298      	cmp	r0, r3
 8003896:	bfb8      	it	lt
 8003898:	4618      	movlt	r0, r3
 800389a:	e730      	b.n	80036fe <_printf_float+0xc6>
 800389c:	2301      	movs	r3, #1
 800389e:	464a      	mov	r2, r9
 80038a0:	4631      	mov	r1, r6
 80038a2:	4628      	mov	r0, r5
 80038a4:	47b8      	blx	r7
 80038a6:	3001      	adds	r0, #1
 80038a8:	f43f af27 	beq.w	80036fa <_printf_float+0xc2>
 80038ac:	f108 0801 	add.w	r8, r8, #1
 80038b0:	e7e6      	b.n	8003880 <_printf_float+0x248>
 80038b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	dc39      	bgt.n	800392c <_printf_float+0x2f4>
 80038b8:	4a1b      	ldr	r2, [pc, #108]	; (8003928 <_printf_float+0x2f0>)
 80038ba:	2301      	movs	r3, #1
 80038bc:	4631      	mov	r1, r6
 80038be:	4628      	mov	r0, r5
 80038c0:	47b8      	blx	r7
 80038c2:	3001      	adds	r0, #1
 80038c4:	f43f af19 	beq.w	80036fa <_printf_float+0xc2>
 80038c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80038cc:	4313      	orrs	r3, r2
 80038ce:	d102      	bne.n	80038d6 <_printf_float+0x29e>
 80038d0:	6823      	ldr	r3, [r4, #0]
 80038d2:	07d9      	lsls	r1, r3, #31
 80038d4:	d5d8      	bpl.n	8003888 <_printf_float+0x250>
 80038d6:	ee18 3a10 	vmov	r3, s16
 80038da:	4652      	mov	r2, sl
 80038dc:	4631      	mov	r1, r6
 80038de:	4628      	mov	r0, r5
 80038e0:	47b8      	blx	r7
 80038e2:	3001      	adds	r0, #1
 80038e4:	f43f af09 	beq.w	80036fa <_printf_float+0xc2>
 80038e8:	f04f 0900 	mov.w	r9, #0
 80038ec:	f104 0a1a 	add.w	sl, r4, #26
 80038f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038f2:	425b      	negs	r3, r3
 80038f4:	454b      	cmp	r3, r9
 80038f6:	dc01      	bgt.n	80038fc <_printf_float+0x2c4>
 80038f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80038fa:	e792      	b.n	8003822 <_printf_float+0x1ea>
 80038fc:	2301      	movs	r3, #1
 80038fe:	4652      	mov	r2, sl
 8003900:	4631      	mov	r1, r6
 8003902:	4628      	mov	r0, r5
 8003904:	47b8      	blx	r7
 8003906:	3001      	adds	r0, #1
 8003908:	f43f aef7 	beq.w	80036fa <_printf_float+0xc2>
 800390c:	f109 0901 	add.w	r9, r9, #1
 8003910:	e7ee      	b.n	80038f0 <_printf_float+0x2b8>
 8003912:	bf00      	nop
 8003914:	7fefffff 	.word	0x7fefffff
 8003918:	08006320 	.word	0x08006320
 800391c:	08006324 	.word	0x08006324
 8003920:	0800632c 	.word	0x0800632c
 8003924:	08006328 	.word	0x08006328
 8003928:	08006330 	.word	0x08006330
 800392c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800392e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003930:	429a      	cmp	r2, r3
 8003932:	bfa8      	it	ge
 8003934:	461a      	movge	r2, r3
 8003936:	2a00      	cmp	r2, #0
 8003938:	4691      	mov	r9, r2
 800393a:	dc37      	bgt.n	80039ac <_printf_float+0x374>
 800393c:	f04f 0b00 	mov.w	fp, #0
 8003940:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003944:	f104 021a 	add.w	r2, r4, #26
 8003948:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800394a:	9305      	str	r3, [sp, #20]
 800394c:	eba3 0309 	sub.w	r3, r3, r9
 8003950:	455b      	cmp	r3, fp
 8003952:	dc33      	bgt.n	80039bc <_printf_float+0x384>
 8003954:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003958:	429a      	cmp	r2, r3
 800395a:	db3b      	blt.n	80039d4 <_printf_float+0x39c>
 800395c:	6823      	ldr	r3, [r4, #0]
 800395e:	07da      	lsls	r2, r3, #31
 8003960:	d438      	bmi.n	80039d4 <_printf_float+0x39c>
 8003962:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003964:	9a05      	ldr	r2, [sp, #20]
 8003966:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003968:	1a9a      	subs	r2, r3, r2
 800396a:	eba3 0901 	sub.w	r9, r3, r1
 800396e:	4591      	cmp	r9, r2
 8003970:	bfa8      	it	ge
 8003972:	4691      	movge	r9, r2
 8003974:	f1b9 0f00 	cmp.w	r9, #0
 8003978:	dc35      	bgt.n	80039e6 <_printf_float+0x3ae>
 800397a:	f04f 0800 	mov.w	r8, #0
 800397e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003982:	f104 0a1a 	add.w	sl, r4, #26
 8003986:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800398a:	1a9b      	subs	r3, r3, r2
 800398c:	eba3 0309 	sub.w	r3, r3, r9
 8003990:	4543      	cmp	r3, r8
 8003992:	f77f af79 	ble.w	8003888 <_printf_float+0x250>
 8003996:	2301      	movs	r3, #1
 8003998:	4652      	mov	r2, sl
 800399a:	4631      	mov	r1, r6
 800399c:	4628      	mov	r0, r5
 800399e:	47b8      	blx	r7
 80039a0:	3001      	adds	r0, #1
 80039a2:	f43f aeaa 	beq.w	80036fa <_printf_float+0xc2>
 80039a6:	f108 0801 	add.w	r8, r8, #1
 80039aa:	e7ec      	b.n	8003986 <_printf_float+0x34e>
 80039ac:	4613      	mov	r3, r2
 80039ae:	4631      	mov	r1, r6
 80039b0:	4642      	mov	r2, r8
 80039b2:	4628      	mov	r0, r5
 80039b4:	47b8      	blx	r7
 80039b6:	3001      	adds	r0, #1
 80039b8:	d1c0      	bne.n	800393c <_printf_float+0x304>
 80039ba:	e69e      	b.n	80036fa <_printf_float+0xc2>
 80039bc:	2301      	movs	r3, #1
 80039be:	4631      	mov	r1, r6
 80039c0:	4628      	mov	r0, r5
 80039c2:	9205      	str	r2, [sp, #20]
 80039c4:	47b8      	blx	r7
 80039c6:	3001      	adds	r0, #1
 80039c8:	f43f ae97 	beq.w	80036fa <_printf_float+0xc2>
 80039cc:	9a05      	ldr	r2, [sp, #20]
 80039ce:	f10b 0b01 	add.w	fp, fp, #1
 80039d2:	e7b9      	b.n	8003948 <_printf_float+0x310>
 80039d4:	ee18 3a10 	vmov	r3, s16
 80039d8:	4652      	mov	r2, sl
 80039da:	4631      	mov	r1, r6
 80039dc:	4628      	mov	r0, r5
 80039de:	47b8      	blx	r7
 80039e0:	3001      	adds	r0, #1
 80039e2:	d1be      	bne.n	8003962 <_printf_float+0x32a>
 80039e4:	e689      	b.n	80036fa <_printf_float+0xc2>
 80039e6:	9a05      	ldr	r2, [sp, #20]
 80039e8:	464b      	mov	r3, r9
 80039ea:	4442      	add	r2, r8
 80039ec:	4631      	mov	r1, r6
 80039ee:	4628      	mov	r0, r5
 80039f0:	47b8      	blx	r7
 80039f2:	3001      	adds	r0, #1
 80039f4:	d1c1      	bne.n	800397a <_printf_float+0x342>
 80039f6:	e680      	b.n	80036fa <_printf_float+0xc2>
 80039f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80039fa:	2a01      	cmp	r2, #1
 80039fc:	dc01      	bgt.n	8003a02 <_printf_float+0x3ca>
 80039fe:	07db      	lsls	r3, r3, #31
 8003a00:	d538      	bpl.n	8003a74 <_printf_float+0x43c>
 8003a02:	2301      	movs	r3, #1
 8003a04:	4642      	mov	r2, r8
 8003a06:	4631      	mov	r1, r6
 8003a08:	4628      	mov	r0, r5
 8003a0a:	47b8      	blx	r7
 8003a0c:	3001      	adds	r0, #1
 8003a0e:	f43f ae74 	beq.w	80036fa <_printf_float+0xc2>
 8003a12:	ee18 3a10 	vmov	r3, s16
 8003a16:	4652      	mov	r2, sl
 8003a18:	4631      	mov	r1, r6
 8003a1a:	4628      	mov	r0, r5
 8003a1c:	47b8      	blx	r7
 8003a1e:	3001      	adds	r0, #1
 8003a20:	f43f ae6b 	beq.w	80036fa <_printf_float+0xc2>
 8003a24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003a28:	2200      	movs	r2, #0
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	f7fd f854 	bl	8000ad8 <__aeabi_dcmpeq>
 8003a30:	b9d8      	cbnz	r0, 8003a6a <_printf_float+0x432>
 8003a32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a34:	f108 0201 	add.w	r2, r8, #1
 8003a38:	3b01      	subs	r3, #1
 8003a3a:	4631      	mov	r1, r6
 8003a3c:	4628      	mov	r0, r5
 8003a3e:	47b8      	blx	r7
 8003a40:	3001      	adds	r0, #1
 8003a42:	d10e      	bne.n	8003a62 <_printf_float+0x42a>
 8003a44:	e659      	b.n	80036fa <_printf_float+0xc2>
 8003a46:	2301      	movs	r3, #1
 8003a48:	4652      	mov	r2, sl
 8003a4a:	4631      	mov	r1, r6
 8003a4c:	4628      	mov	r0, r5
 8003a4e:	47b8      	blx	r7
 8003a50:	3001      	adds	r0, #1
 8003a52:	f43f ae52 	beq.w	80036fa <_printf_float+0xc2>
 8003a56:	f108 0801 	add.w	r8, r8, #1
 8003a5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a5c:	3b01      	subs	r3, #1
 8003a5e:	4543      	cmp	r3, r8
 8003a60:	dcf1      	bgt.n	8003a46 <_printf_float+0x40e>
 8003a62:	464b      	mov	r3, r9
 8003a64:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003a68:	e6dc      	b.n	8003824 <_printf_float+0x1ec>
 8003a6a:	f04f 0800 	mov.w	r8, #0
 8003a6e:	f104 0a1a 	add.w	sl, r4, #26
 8003a72:	e7f2      	b.n	8003a5a <_printf_float+0x422>
 8003a74:	2301      	movs	r3, #1
 8003a76:	4642      	mov	r2, r8
 8003a78:	e7df      	b.n	8003a3a <_printf_float+0x402>
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	464a      	mov	r2, r9
 8003a7e:	4631      	mov	r1, r6
 8003a80:	4628      	mov	r0, r5
 8003a82:	47b8      	blx	r7
 8003a84:	3001      	adds	r0, #1
 8003a86:	f43f ae38 	beq.w	80036fa <_printf_float+0xc2>
 8003a8a:	f108 0801 	add.w	r8, r8, #1
 8003a8e:	68e3      	ldr	r3, [r4, #12]
 8003a90:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003a92:	1a5b      	subs	r3, r3, r1
 8003a94:	4543      	cmp	r3, r8
 8003a96:	dcf0      	bgt.n	8003a7a <_printf_float+0x442>
 8003a98:	e6fa      	b.n	8003890 <_printf_float+0x258>
 8003a9a:	f04f 0800 	mov.w	r8, #0
 8003a9e:	f104 0919 	add.w	r9, r4, #25
 8003aa2:	e7f4      	b.n	8003a8e <_printf_float+0x456>

08003aa4 <_printf_common>:
 8003aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003aa8:	4616      	mov	r6, r2
 8003aaa:	4699      	mov	r9, r3
 8003aac:	688a      	ldr	r2, [r1, #8]
 8003aae:	690b      	ldr	r3, [r1, #16]
 8003ab0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	bfb8      	it	lt
 8003ab8:	4613      	movlt	r3, r2
 8003aba:	6033      	str	r3, [r6, #0]
 8003abc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003ac0:	4607      	mov	r7, r0
 8003ac2:	460c      	mov	r4, r1
 8003ac4:	b10a      	cbz	r2, 8003aca <_printf_common+0x26>
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	6033      	str	r3, [r6, #0]
 8003aca:	6823      	ldr	r3, [r4, #0]
 8003acc:	0699      	lsls	r1, r3, #26
 8003ace:	bf42      	ittt	mi
 8003ad0:	6833      	ldrmi	r3, [r6, #0]
 8003ad2:	3302      	addmi	r3, #2
 8003ad4:	6033      	strmi	r3, [r6, #0]
 8003ad6:	6825      	ldr	r5, [r4, #0]
 8003ad8:	f015 0506 	ands.w	r5, r5, #6
 8003adc:	d106      	bne.n	8003aec <_printf_common+0x48>
 8003ade:	f104 0a19 	add.w	sl, r4, #25
 8003ae2:	68e3      	ldr	r3, [r4, #12]
 8003ae4:	6832      	ldr	r2, [r6, #0]
 8003ae6:	1a9b      	subs	r3, r3, r2
 8003ae8:	42ab      	cmp	r3, r5
 8003aea:	dc26      	bgt.n	8003b3a <_printf_common+0x96>
 8003aec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003af0:	1e13      	subs	r3, r2, #0
 8003af2:	6822      	ldr	r2, [r4, #0]
 8003af4:	bf18      	it	ne
 8003af6:	2301      	movne	r3, #1
 8003af8:	0692      	lsls	r2, r2, #26
 8003afa:	d42b      	bmi.n	8003b54 <_printf_common+0xb0>
 8003afc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b00:	4649      	mov	r1, r9
 8003b02:	4638      	mov	r0, r7
 8003b04:	47c0      	blx	r8
 8003b06:	3001      	adds	r0, #1
 8003b08:	d01e      	beq.n	8003b48 <_printf_common+0xa4>
 8003b0a:	6823      	ldr	r3, [r4, #0]
 8003b0c:	68e5      	ldr	r5, [r4, #12]
 8003b0e:	6832      	ldr	r2, [r6, #0]
 8003b10:	f003 0306 	and.w	r3, r3, #6
 8003b14:	2b04      	cmp	r3, #4
 8003b16:	bf08      	it	eq
 8003b18:	1aad      	subeq	r5, r5, r2
 8003b1a:	68a3      	ldr	r3, [r4, #8]
 8003b1c:	6922      	ldr	r2, [r4, #16]
 8003b1e:	bf0c      	ite	eq
 8003b20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b24:	2500      	movne	r5, #0
 8003b26:	4293      	cmp	r3, r2
 8003b28:	bfc4      	itt	gt
 8003b2a:	1a9b      	subgt	r3, r3, r2
 8003b2c:	18ed      	addgt	r5, r5, r3
 8003b2e:	2600      	movs	r6, #0
 8003b30:	341a      	adds	r4, #26
 8003b32:	42b5      	cmp	r5, r6
 8003b34:	d11a      	bne.n	8003b6c <_printf_common+0xc8>
 8003b36:	2000      	movs	r0, #0
 8003b38:	e008      	b.n	8003b4c <_printf_common+0xa8>
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	4652      	mov	r2, sl
 8003b3e:	4649      	mov	r1, r9
 8003b40:	4638      	mov	r0, r7
 8003b42:	47c0      	blx	r8
 8003b44:	3001      	adds	r0, #1
 8003b46:	d103      	bne.n	8003b50 <_printf_common+0xac>
 8003b48:	f04f 30ff 	mov.w	r0, #4294967295
 8003b4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b50:	3501      	adds	r5, #1
 8003b52:	e7c6      	b.n	8003ae2 <_printf_common+0x3e>
 8003b54:	18e1      	adds	r1, r4, r3
 8003b56:	1c5a      	adds	r2, r3, #1
 8003b58:	2030      	movs	r0, #48	; 0x30
 8003b5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003b5e:	4422      	add	r2, r4
 8003b60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003b64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003b68:	3302      	adds	r3, #2
 8003b6a:	e7c7      	b.n	8003afc <_printf_common+0x58>
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	4622      	mov	r2, r4
 8003b70:	4649      	mov	r1, r9
 8003b72:	4638      	mov	r0, r7
 8003b74:	47c0      	blx	r8
 8003b76:	3001      	adds	r0, #1
 8003b78:	d0e6      	beq.n	8003b48 <_printf_common+0xa4>
 8003b7a:	3601      	adds	r6, #1
 8003b7c:	e7d9      	b.n	8003b32 <_printf_common+0x8e>
	...

08003b80 <_printf_i>:
 8003b80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b84:	7e0f      	ldrb	r7, [r1, #24]
 8003b86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003b88:	2f78      	cmp	r7, #120	; 0x78
 8003b8a:	4691      	mov	r9, r2
 8003b8c:	4680      	mov	r8, r0
 8003b8e:	460c      	mov	r4, r1
 8003b90:	469a      	mov	sl, r3
 8003b92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003b96:	d807      	bhi.n	8003ba8 <_printf_i+0x28>
 8003b98:	2f62      	cmp	r7, #98	; 0x62
 8003b9a:	d80a      	bhi.n	8003bb2 <_printf_i+0x32>
 8003b9c:	2f00      	cmp	r7, #0
 8003b9e:	f000 80d8 	beq.w	8003d52 <_printf_i+0x1d2>
 8003ba2:	2f58      	cmp	r7, #88	; 0x58
 8003ba4:	f000 80a3 	beq.w	8003cee <_printf_i+0x16e>
 8003ba8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003bac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003bb0:	e03a      	b.n	8003c28 <_printf_i+0xa8>
 8003bb2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003bb6:	2b15      	cmp	r3, #21
 8003bb8:	d8f6      	bhi.n	8003ba8 <_printf_i+0x28>
 8003bba:	a101      	add	r1, pc, #4	; (adr r1, 8003bc0 <_printf_i+0x40>)
 8003bbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003bc0:	08003c19 	.word	0x08003c19
 8003bc4:	08003c2d 	.word	0x08003c2d
 8003bc8:	08003ba9 	.word	0x08003ba9
 8003bcc:	08003ba9 	.word	0x08003ba9
 8003bd0:	08003ba9 	.word	0x08003ba9
 8003bd4:	08003ba9 	.word	0x08003ba9
 8003bd8:	08003c2d 	.word	0x08003c2d
 8003bdc:	08003ba9 	.word	0x08003ba9
 8003be0:	08003ba9 	.word	0x08003ba9
 8003be4:	08003ba9 	.word	0x08003ba9
 8003be8:	08003ba9 	.word	0x08003ba9
 8003bec:	08003d39 	.word	0x08003d39
 8003bf0:	08003c5d 	.word	0x08003c5d
 8003bf4:	08003d1b 	.word	0x08003d1b
 8003bf8:	08003ba9 	.word	0x08003ba9
 8003bfc:	08003ba9 	.word	0x08003ba9
 8003c00:	08003d5b 	.word	0x08003d5b
 8003c04:	08003ba9 	.word	0x08003ba9
 8003c08:	08003c5d 	.word	0x08003c5d
 8003c0c:	08003ba9 	.word	0x08003ba9
 8003c10:	08003ba9 	.word	0x08003ba9
 8003c14:	08003d23 	.word	0x08003d23
 8003c18:	682b      	ldr	r3, [r5, #0]
 8003c1a:	1d1a      	adds	r2, r3, #4
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	602a      	str	r2, [r5, #0]
 8003c20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e0a3      	b.n	8003d74 <_printf_i+0x1f4>
 8003c2c:	6820      	ldr	r0, [r4, #0]
 8003c2e:	6829      	ldr	r1, [r5, #0]
 8003c30:	0606      	lsls	r6, r0, #24
 8003c32:	f101 0304 	add.w	r3, r1, #4
 8003c36:	d50a      	bpl.n	8003c4e <_printf_i+0xce>
 8003c38:	680e      	ldr	r6, [r1, #0]
 8003c3a:	602b      	str	r3, [r5, #0]
 8003c3c:	2e00      	cmp	r6, #0
 8003c3e:	da03      	bge.n	8003c48 <_printf_i+0xc8>
 8003c40:	232d      	movs	r3, #45	; 0x2d
 8003c42:	4276      	negs	r6, r6
 8003c44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c48:	485e      	ldr	r0, [pc, #376]	; (8003dc4 <_printf_i+0x244>)
 8003c4a:	230a      	movs	r3, #10
 8003c4c:	e019      	b.n	8003c82 <_printf_i+0x102>
 8003c4e:	680e      	ldr	r6, [r1, #0]
 8003c50:	602b      	str	r3, [r5, #0]
 8003c52:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003c56:	bf18      	it	ne
 8003c58:	b236      	sxthne	r6, r6
 8003c5a:	e7ef      	b.n	8003c3c <_printf_i+0xbc>
 8003c5c:	682b      	ldr	r3, [r5, #0]
 8003c5e:	6820      	ldr	r0, [r4, #0]
 8003c60:	1d19      	adds	r1, r3, #4
 8003c62:	6029      	str	r1, [r5, #0]
 8003c64:	0601      	lsls	r1, r0, #24
 8003c66:	d501      	bpl.n	8003c6c <_printf_i+0xec>
 8003c68:	681e      	ldr	r6, [r3, #0]
 8003c6a:	e002      	b.n	8003c72 <_printf_i+0xf2>
 8003c6c:	0646      	lsls	r6, r0, #25
 8003c6e:	d5fb      	bpl.n	8003c68 <_printf_i+0xe8>
 8003c70:	881e      	ldrh	r6, [r3, #0]
 8003c72:	4854      	ldr	r0, [pc, #336]	; (8003dc4 <_printf_i+0x244>)
 8003c74:	2f6f      	cmp	r7, #111	; 0x6f
 8003c76:	bf0c      	ite	eq
 8003c78:	2308      	moveq	r3, #8
 8003c7a:	230a      	movne	r3, #10
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003c82:	6865      	ldr	r5, [r4, #4]
 8003c84:	60a5      	str	r5, [r4, #8]
 8003c86:	2d00      	cmp	r5, #0
 8003c88:	bfa2      	ittt	ge
 8003c8a:	6821      	ldrge	r1, [r4, #0]
 8003c8c:	f021 0104 	bicge.w	r1, r1, #4
 8003c90:	6021      	strge	r1, [r4, #0]
 8003c92:	b90e      	cbnz	r6, 8003c98 <_printf_i+0x118>
 8003c94:	2d00      	cmp	r5, #0
 8003c96:	d04d      	beq.n	8003d34 <_printf_i+0x1b4>
 8003c98:	4615      	mov	r5, r2
 8003c9a:	fbb6 f1f3 	udiv	r1, r6, r3
 8003c9e:	fb03 6711 	mls	r7, r3, r1, r6
 8003ca2:	5dc7      	ldrb	r7, [r0, r7]
 8003ca4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003ca8:	4637      	mov	r7, r6
 8003caa:	42bb      	cmp	r3, r7
 8003cac:	460e      	mov	r6, r1
 8003cae:	d9f4      	bls.n	8003c9a <_printf_i+0x11a>
 8003cb0:	2b08      	cmp	r3, #8
 8003cb2:	d10b      	bne.n	8003ccc <_printf_i+0x14c>
 8003cb4:	6823      	ldr	r3, [r4, #0]
 8003cb6:	07de      	lsls	r6, r3, #31
 8003cb8:	d508      	bpl.n	8003ccc <_printf_i+0x14c>
 8003cba:	6923      	ldr	r3, [r4, #16]
 8003cbc:	6861      	ldr	r1, [r4, #4]
 8003cbe:	4299      	cmp	r1, r3
 8003cc0:	bfde      	ittt	le
 8003cc2:	2330      	movle	r3, #48	; 0x30
 8003cc4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003cc8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003ccc:	1b52      	subs	r2, r2, r5
 8003cce:	6122      	str	r2, [r4, #16]
 8003cd0:	f8cd a000 	str.w	sl, [sp]
 8003cd4:	464b      	mov	r3, r9
 8003cd6:	aa03      	add	r2, sp, #12
 8003cd8:	4621      	mov	r1, r4
 8003cda:	4640      	mov	r0, r8
 8003cdc:	f7ff fee2 	bl	8003aa4 <_printf_common>
 8003ce0:	3001      	adds	r0, #1
 8003ce2:	d14c      	bne.n	8003d7e <_printf_i+0x1fe>
 8003ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ce8:	b004      	add	sp, #16
 8003cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cee:	4835      	ldr	r0, [pc, #212]	; (8003dc4 <_printf_i+0x244>)
 8003cf0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003cf4:	6829      	ldr	r1, [r5, #0]
 8003cf6:	6823      	ldr	r3, [r4, #0]
 8003cf8:	f851 6b04 	ldr.w	r6, [r1], #4
 8003cfc:	6029      	str	r1, [r5, #0]
 8003cfe:	061d      	lsls	r5, r3, #24
 8003d00:	d514      	bpl.n	8003d2c <_printf_i+0x1ac>
 8003d02:	07df      	lsls	r7, r3, #31
 8003d04:	bf44      	itt	mi
 8003d06:	f043 0320 	orrmi.w	r3, r3, #32
 8003d0a:	6023      	strmi	r3, [r4, #0]
 8003d0c:	b91e      	cbnz	r6, 8003d16 <_printf_i+0x196>
 8003d0e:	6823      	ldr	r3, [r4, #0]
 8003d10:	f023 0320 	bic.w	r3, r3, #32
 8003d14:	6023      	str	r3, [r4, #0]
 8003d16:	2310      	movs	r3, #16
 8003d18:	e7b0      	b.n	8003c7c <_printf_i+0xfc>
 8003d1a:	6823      	ldr	r3, [r4, #0]
 8003d1c:	f043 0320 	orr.w	r3, r3, #32
 8003d20:	6023      	str	r3, [r4, #0]
 8003d22:	2378      	movs	r3, #120	; 0x78
 8003d24:	4828      	ldr	r0, [pc, #160]	; (8003dc8 <_printf_i+0x248>)
 8003d26:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003d2a:	e7e3      	b.n	8003cf4 <_printf_i+0x174>
 8003d2c:	0659      	lsls	r1, r3, #25
 8003d2e:	bf48      	it	mi
 8003d30:	b2b6      	uxthmi	r6, r6
 8003d32:	e7e6      	b.n	8003d02 <_printf_i+0x182>
 8003d34:	4615      	mov	r5, r2
 8003d36:	e7bb      	b.n	8003cb0 <_printf_i+0x130>
 8003d38:	682b      	ldr	r3, [r5, #0]
 8003d3a:	6826      	ldr	r6, [r4, #0]
 8003d3c:	6961      	ldr	r1, [r4, #20]
 8003d3e:	1d18      	adds	r0, r3, #4
 8003d40:	6028      	str	r0, [r5, #0]
 8003d42:	0635      	lsls	r5, r6, #24
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	d501      	bpl.n	8003d4c <_printf_i+0x1cc>
 8003d48:	6019      	str	r1, [r3, #0]
 8003d4a:	e002      	b.n	8003d52 <_printf_i+0x1d2>
 8003d4c:	0670      	lsls	r0, r6, #25
 8003d4e:	d5fb      	bpl.n	8003d48 <_printf_i+0x1c8>
 8003d50:	8019      	strh	r1, [r3, #0]
 8003d52:	2300      	movs	r3, #0
 8003d54:	6123      	str	r3, [r4, #16]
 8003d56:	4615      	mov	r5, r2
 8003d58:	e7ba      	b.n	8003cd0 <_printf_i+0x150>
 8003d5a:	682b      	ldr	r3, [r5, #0]
 8003d5c:	1d1a      	adds	r2, r3, #4
 8003d5e:	602a      	str	r2, [r5, #0]
 8003d60:	681d      	ldr	r5, [r3, #0]
 8003d62:	6862      	ldr	r2, [r4, #4]
 8003d64:	2100      	movs	r1, #0
 8003d66:	4628      	mov	r0, r5
 8003d68:	f7fc fa42 	bl	80001f0 <memchr>
 8003d6c:	b108      	cbz	r0, 8003d72 <_printf_i+0x1f2>
 8003d6e:	1b40      	subs	r0, r0, r5
 8003d70:	6060      	str	r0, [r4, #4]
 8003d72:	6863      	ldr	r3, [r4, #4]
 8003d74:	6123      	str	r3, [r4, #16]
 8003d76:	2300      	movs	r3, #0
 8003d78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d7c:	e7a8      	b.n	8003cd0 <_printf_i+0x150>
 8003d7e:	6923      	ldr	r3, [r4, #16]
 8003d80:	462a      	mov	r2, r5
 8003d82:	4649      	mov	r1, r9
 8003d84:	4640      	mov	r0, r8
 8003d86:	47d0      	blx	sl
 8003d88:	3001      	adds	r0, #1
 8003d8a:	d0ab      	beq.n	8003ce4 <_printf_i+0x164>
 8003d8c:	6823      	ldr	r3, [r4, #0]
 8003d8e:	079b      	lsls	r3, r3, #30
 8003d90:	d413      	bmi.n	8003dba <_printf_i+0x23a>
 8003d92:	68e0      	ldr	r0, [r4, #12]
 8003d94:	9b03      	ldr	r3, [sp, #12]
 8003d96:	4298      	cmp	r0, r3
 8003d98:	bfb8      	it	lt
 8003d9a:	4618      	movlt	r0, r3
 8003d9c:	e7a4      	b.n	8003ce8 <_printf_i+0x168>
 8003d9e:	2301      	movs	r3, #1
 8003da0:	4632      	mov	r2, r6
 8003da2:	4649      	mov	r1, r9
 8003da4:	4640      	mov	r0, r8
 8003da6:	47d0      	blx	sl
 8003da8:	3001      	adds	r0, #1
 8003daa:	d09b      	beq.n	8003ce4 <_printf_i+0x164>
 8003dac:	3501      	adds	r5, #1
 8003dae:	68e3      	ldr	r3, [r4, #12]
 8003db0:	9903      	ldr	r1, [sp, #12]
 8003db2:	1a5b      	subs	r3, r3, r1
 8003db4:	42ab      	cmp	r3, r5
 8003db6:	dcf2      	bgt.n	8003d9e <_printf_i+0x21e>
 8003db8:	e7eb      	b.n	8003d92 <_printf_i+0x212>
 8003dba:	2500      	movs	r5, #0
 8003dbc:	f104 0619 	add.w	r6, r4, #25
 8003dc0:	e7f5      	b.n	8003dae <_printf_i+0x22e>
 8003dc2:	bf00      	nop
 8003dc4:	08006332 	.word	0x08006332
 8003dc8:	08006343 	.word	0x08006343

08003dcc <siprintf>:
 8003dcc:	b40e      	push	{r1, r2, r3}
 8003dce:	b500      	push	{lr}
 8003dd0:	b09c      	sub	sp, #112	; 0x70
 8003dd2:	ab1d      	add	r3, sp, #116	; 0x74
 8003dd4:	9002      	str	r0, [sp, #8]
 8003dd6:	9006      	str	r0, [sp, #24]
 8003dd8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003ddc:	4809      	ldr	r0, [pc, #36]	; (8003e04 <siprintf+0x38>)
 8003dde:	9107      	str	r1, [sp, #28]
 8003de0:	9104      	str	r1, [sp, #16]
 8003de2:	4909      	ldr	r1, [pc, #36]	; (8003e08 <siprintf+0x3c>)
 8003de4:	f853 2b04 	ldr.w	r2, [r3], #4
 8003de8:	9105      	str	r1, [sp, #20]
 8003dea:	6800      	ldr	r0, [r0, #0]
 8003dec:	9301      	str	r3, [sp, #4]
 8003dee:	a902      	add	r1, sp, #8
 8003df0:	f001 fb78 	bl	80054e4 <_svfiprintf_r>
 8003df4:	9b02      	ldr	r3, [sp, #8]
 8003df6:	2200      	movs	r2, #0
 8003df8:	701a      	strb	r2, [r3, #0]
 8003dfa:	b01c      	add	sp, #112	; 0x70
 8003dfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8003e00:	b003      	add	sp, #12
 8003e02:	4770      	bx	lr
 8003e04:	2000000c 	.word	0x2000000c
 8003e08:	ffff0208 	.word	0xffff0208

08003e0c <quorem>:
 8003e0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e10:	6903      	ldr	r3, [r0, #16]
 8003e12:	690c      	ldr	r4, [r1, #16]
 8003e14:	42a3      	cmp	r3, r4
 8003e16:	4607      	mov	r7, r0
 8003e18:	f2c0 8081 	blt.w	8003f1e <quorem+0x112>
 8003e1c:	3c01      	subs	r4, #1
 8003e1e:	f101 0814 	add.w	r8, r1, #20
 8003e22:	f100 0514 	add.w	r5, r0, #20
 8003e26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003e2a:	9301      	str	r3, [sp, #4]
 8003e2c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003e30:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003e34:	3301      	adds	r3, #1
 8003e36:	429a      	cmp	r2, r3
 8003e38:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003e3c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003e40:	fbb2 f6f3 	udiv	r6, r2, r3
 8003e44:	d331      	bcc.n	8003eaa <quorem+0x9e>
 8003e46:	f04f 0e00 	mov.w	lr, #0
 8003e4a:	4640      	mov	r0, r8
 8003e4c:	46ac      	mov	ip, r5
 8003e4e:	46f2      	mov	sl, lr
 8003e50:	f850 2b04 	ldr.w	r2, [r0], #4
 8003e54:	b293      	uxth	r3, r2
 8003e56:	fb06 e303 	mla	r3, r6, r3, lr
 8003e5a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8003e5e:	b29b      	uxth	r3, r3
 8003e60:	ebaa 0303 	sub.w	r3, sl, r3
 8003e64:	f8dc a000 	ldr.w	sl, [ip]
 8003e68:	0c12      	lsrs	r2, r2, #16
 8003e6a:	fa13 f38a 	uxtah	r3, r3, sl
 8003e6e:	fb06 e202 	mla	r2, r6, r2, lr
 8003e72:	9300      	str	r3, [sp, #0]
 8003e74:	9b00      	ldr	r3, [sp, #0]
 8003e76:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003e7a:	b292      	uxth	r2, r2
 8003e7c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8003e80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003e84:	f8bd 3000 	ldrh.w	r3, [sp]
 8003e88:	4581      	cmp	r9, r0
 8003e8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003e8e:	f84c 3b04 	str.w	r3, [ip], #4
 8003e92:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003e96:	d2db      	bcs.n	8003e50 <quorem+0x44>
 8003e98:	f855 300b 	ldr.w	r3, [r5, fp]
 8003e9c:	b92b      	cbnz	r3, 8003eaa <quorem+0x9e>
 8003e9e:	9b01      	ldr	r3, [sp, #4]
 8003ea0:	3b04      	subs	r3, #4
 8003ea2:	429d      	cmp	r5, r3
 8003ea4:	461a      	mov	r2, r3
 8003ea6:	d32e      	bcc.n	8003f06 <quorem+0xfa>
 8003ea8:	613c      	str	r4, [r7, #16]
 8003eaa:	4638      	mov	r0, r7
 8003eac:	f001 f8c6 	bl	800503c <__mcmp>
 8003eb0:	2800      	cmp	r0, #0
 8003eb2:	db24      	blt.n	8003efe <quorem+0xf2>
 8003eb4:	3601      	adds	r6, #1
 8003eb6:	4628      	mov	r0, r5
 8003eb8:	f04f 0c00 	mov.w	ip, #0
 8003ebc:	f858 2b04 	ldr.w	r2, [r8], #4
 8003ec0:	f8d0 e000 	ldr.w	lr, [r0]
 8003ec4:	b293      	uxth	r3, r2
 8003ec6:	ebac 0303 	sub.w	r3, ip, r3
 8003eca:	0c12      	lsrs	r2, r2, #16
 8003ecc:	fa13 f38e 	uxtah	r3, r3, lr
 8003ed0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003ed4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003ede:	45c1      	cmp	r9, r8
 8003ee0:	f840 3b04 	str.w	r3, [r0], #4
 8003ee4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003ee8:	d2e8      	bcs.n	8003ebc <quorem+0xb0>
 8003eea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003eee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003ef2:	b922      	cbnz	r2, 8003efe <quorem+0xf2>
 8003ef4:	3b04      	subs	r3, #4
 8003ef6:	429d      	cmp	r5, r3
 8003ef8:	461a      	mov	r2, r3
 8003efa:	d30a      	bcc.n	8003f12 <quorem+0x106>
 8003efc:	613c      	str	r4, [r7, #16]
 8003efe:	4630      	mov	r0, r6
 8003f00:	b003      	add	sp, #12
 8003f02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f06:	6812      	ldr	r2, [r2, #0]
 8003f08:	3b04      	subs	r3, #4
 8003f0a:	2a00      	cmp	r2, #0
 8003f0c:	d1cc      	bne.n	8003ea8 <quorem+0x9c>
 8003f0e:	3c01      	subs	r4, #1
 8003f10:	e7c7      	b.n	8003ea2 <quorem+0x96>
 8003f12:	6812      	ldr	r2, [r2, #0]
 8003f14:	3b04      	subs	r3, #4
 8003f16:	2a00      	cmp	r2, #0
 8003f18:	d1f0      	bne.n	8003efc <quorem+0xf0>
 8003f1a:	3c01      	subs	r4, #1
 8003f1c:	e7eb      	b.n	8003ef6 <quorem+0xea>
 8003f1e:	2000      	movs	r0, #0
 8003f20:	e7ee      	b.n	8003f00 <quorem+0xf4>
 8003f22:	0000      	movs	r0, r0
 8003f24:	0000      	movs	r0, r0
	...

08003f28 <_dtoa_r>:
 8003f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f2c:	ed2d 8b04 	vpush	{d8-d9}
 8003f30:	ec57 6b10 	vmov	r6, r7, d0
 8003f34:	b093      	sub	sp, #76	; 0x4c
 8003f36:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003f38:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8003f3c:	9106      	str	r1, [sp, #24]
 8003f3e:	ee10 aa10 	vmov	sl, s0
 8003f42:	4604      	mov	r4, r0
 8003f44:	9209      	str	r2, [sp, #36]	; 0x24
 8003f46:	930c      	str	r3, [sp, #48]	; 0x30
 8003f48:	46bb      	mov	fp, r7
 8003f4a:	b975      	cbnz	r5, 8003f6a <_dtoa_r+0x42>
 8003f4c:	2010      	movs	r0, #16
 8003f4e:	f000 fddd 	bl	8004b0c <malloc>
 8003f52:	4602      	mov	r2, r0
 8003f54:	6260      	str	r0, [r4, #36]	; 0x24
 8003f56:	b920      	cbnz	r0, 8003f62 <_dtoa_r+0x3a>
 8003f58:	4ba7      	ldr	r3, [pc, #668]	; (80041f8 <_dtoa_r+0x2d0>)
 8003f5a:	21ea      	movs	r1, #234	; 0xea
 8003f5c:	48a7      	ldr	r0, [pc, #668]	; (80041fc <_dtoa_r+0x2d4>)
 8003f5e:	f001 fbd1 	bl	8005704 <__assert_func>
 8003f62:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003f66:	6005      	str	r5, [r0, #0]
 8003f68:	60c5      	str	r5, [r0, #12]
 8003f6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f6c:	6819      	ldr	r1, [r3, #0]
 8003f6e:	b151      	cbz	r1, 8003f86 <_dtoa_r+0x5e>
 8003f70:	685a      	ldr	r2, [r3, #4]
 8003f72:	604a      	str	r2, [r1, #4]
 8003f74:	2301      	movs	r3, #1
 8003f76:	4093      	lsls	r3, r2
 8003f78:	608b      	str	r3, [r1, #8]
 8003f7a:	4620      	mov	r0, r4
 8003f7c:	f000 fe1c 	bl	8004bb8 <_Bfree>
 8003f80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f82:	2200      	movs	r2, #0
 8003f84:	601a      	str	r2, [r3, #0]
 8003f86:	1e3b      	subs	r3, r7, #0
 8003f88:	bfaa      	itet	ge
 8003f8a:	2300      	movge	r3, #0
 8003f8c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8003f90:	f8c8 3000 	strge.w	r3, [r8]
 8003f94:	4b9a      	ldr	r3, [pc, #616]	; (8004200 <_dtoa_r+0x2d8>)
 8003f96:	bfbc      	itt	lt
 8003f98:	2201      	movlt	r2, #1
 8003f9a:	f8c8 2000 	strlt.w	r2, [r8]
 8003f9e:	ea33 030b 	bics.w	r3, r3, fp
 8003fa2:	d11b      	bne.n	8003fdc <_dtoa_r+0xb4>
 8003fa4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003fa6:	f242 730f 	movw	r3, #9999	; 0x270f
 8003faa:	6013      	str	r3, [r2, #0]
 8003fac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8003fb0:	4333      	orrs	r3, r6
 8003fb2:	f000 8592 	beq.w	8004ada <_dtoa_r+0xbb2>
 8003fb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003fb8:	b963      	cbnz	r3, 8003fd4 <_dtoa_r+0xac>
 8003fba:	4b92      	ldr	r3, [pc, #584]	; (8004204 <_dtoa_r+0x2dc>)
 8003fbc:	e022      	b.n	8004004 <_dtoa_r+0xdc>
 8003fbe:	4b92      	ldr	r3, [pc, #584]	; (8004208 <_dtoa_r+0x2e0>)
 8003fc0:	9301      	str	r3, [sp, #4]
 8003fc2:	3308      	adds	r3, #8
 8003fc4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003fc6:	6013      	str	r3, [r2, #0]
 8003fc8:	9801      	ldr	r0, [sp, #4]
 8003fca:	b013      	add	sp, #76	; 0x4c
 8003fcc:	ecbd 8b04 	vpop	{d8-d9}
 8003fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fd4:	4b8b      	ldr	r3, [pc, #556]	; (8004204 <_dtoa_r+0x2dc>)
 8003fd6:	9301      	str	r3, [sp, #4]
 8003fd8:	3303      	adds	r3, #3
 8003fda:	e7f3      	b.n	8003fc4 <_dtoa_r+0x9c>
 8003fdc:	2200      	movs	r2, #0
 8003fde:	2300      	movs	r3, #0
 8003fe0:	4650      	mov	r0, sl
 8003fe2:	4659      	mov	r1, fp
 8003fe4:	f7fc fd78 	bl	8000ad8 <__aeabi_dcmpeq>
 8003fe8:	ec4b ab19 	vmov	d9, sl, fp
 8003fec:	4680      	mov	r8, r0
 8003fee:	b158      	cbz	r0, 8004008 <_dtoa_r+0xe0>
 8003ff0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	6013      	str	r3, [r2, #0]
 8003ff6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	f000 856b 	beq.w	8004ad4 <_dtoa_r+0xbac>
 8003ffe:	4883      	ldr	r0, [pc, #524]	; (800420c <_dtoa_r+0x2e4>)
 8004000:	6018      	str	r0, [r3, #0]
 8004002:	1e43      	subs	r3, r0, #1
 8004004:	9301      	str	r3, [sp, #4]
 8004006:	e7df      	b.n	8003fc8 <_dtoa_r+0xa0>
 8004008:	ec4b ab10 	vmov	d0, sl, fp
 800400c:	aa10      	add	r2, sp, #64	; 0x40
 800400e:	a911      	add	r1, sp, #68	; 0x44
 8004010:	4620      	mov	r0, r4
 8004012:	f001 f8b9 	bl	8005188 <__d2b>
 8004016:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800401a:	ee08 0a10 	vmov	s16, r0
 800401e:	2d00      	cmp	r5, #0
 8004020:	f000 8084 	beq.w	800412c <_dtoa_r+0x204>
 8004024:	ee19 3a90 	vmov	r3, s19
 8004028:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800402c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004030:	4656      	mov	r6, sl
 8004032:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004036:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800403a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800403e:	4b74      	ldr	r3, [pc, #464]	; (8004210 <_dtoa_r+0x2e8>)
 8004040:	2200      	movs	r2, #0
 8004042:	4630      	mov	r0, r6
 8004044:	4639      	mov	r1, r7
 8004046:	f7fc f927 	bl	8000298 <__aeabi_dsub>
 800404a:	a365      	add	r3, pc, #404	; (adr r3, 80041e0 <_dtoa_r+0x2b8>)
 800404c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004050:	f7fc fada 	bl	8000608 <__aeabi_dmul>
 8004054:	a364      	add	r3, pc, #400	; (adr r3, 80041e8 <_dtoa_r+0x2c0>)
 8004056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800405a:	f7fc f91f 	bl	800029c <__adddf3>
 800405e:	4606      	mov	r6, r0
 8004060:	4628      	mov	r0, r5
 8004062:	460f      	mov	r7, r1
 8004064:	f7fc fa66 	bl	8000534 <__aeabi_i2d>
 8004068:	a361      	add	r3, pc, #388	; (adr r3, 80041f0 <_dtoa_r+0x2c8>)
 800406a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800406e:	f7fc facb 	bl	8000608 <__aeabi_dmul>
 8004072:	4602      	mov	r2, r0
 8004074:	460b      	mov	r3, r1
 8004076:	4630      	mov	r0, r6
 8004078:	4639      	mov	r1, r7
 800407a:	f7fc f90f 	bl	800029c <__adddf3>
 800407e:	4606      	mov	r6, r0
 8004080:	460f      	mov	r7, r1
 8004082:	f7fc fd71 	bl	8000b68 <__aeabi_d2iz>
 8004086:	2200      	movs	r2, #0
 8004088:	9000      	str	r0, [sp, #0]
 800408a:	2300      	movs	r3, #0
 800408c:	4630      	mov	r0, r6
 800408e:	4639      	mov	r1, r7
 8004090:	f7fc fd2c 	bl	8000aec <__aeabi_dcmplt>
 8004094:	b150      	cbz	r0, 80040ac <_dtoa_r+0x184>
 8004096:	9800      	ldr	r0, [sp, #0]
 8004098:	f7fc fa4c 	bl	8000534 <__aeabi_i2d>
 800409c:	4632      	mov	r2, r6
 800409e:	463b      	mov	r3, r7
 80040a0:	f7fc fd1a 	bl	8000ad8 <__aeabi_dcmpeq>
 80040a4:	b910      	cbnz	r0, 80040ac <_dtoa_r+0x184>
 80040a6:	9b00      	ldr	r3, [sp, #0]
 80040a8:	3b01      	subs	r3, #1
 80040aa:	9300      	str	r3, [sp, #0]
 80040ac:	9b00      	ldr	r3, [sp, #0]
 80040ae:	2b16      	cmp	r3, #22
 80040b0:	d85a      	bhi.n	8004168 <_dtoa_r+0x240>
 80040b2:	9a00      	ldr	r2, [sp, #0]
 80040b4:	4b57      	ldr	r3, [pc, #348]	; (8004214 <_dtoa_r+0x2ec>)
 80040b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80040ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040be:	ec51 0b19 	vmov	r0, r1, d9
 80040c2:	f7fc fd13 	bl	8000aec <__aeabi_dcmplt>
 80040c6:	2800      	cmp	r0, #0
 80040c8:	d050      	beq.n	800416c <_dtoa_r+0x244>
 80040ca:	9b00      	ldr	r3, [sp, #0]
 80040cc:	3b01      	subs	r3, #1
 80040ce:	9300      	str	r3, [sp, #0]
 80040d0:	2300      	movs	r3, #0
 80040d2:	930b      	str	r3, [sp, #44]	; 0x2c
 80040d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80040d6:	1b5d      	subs	r5, r3, r5
 80040d8:	1e6b      	subs	r3, r5, #1
 80040da:	9305      	str	r3, [sp, #20]
 80040dc:	bf45      	ittet	mi
 80040de:	f1c5 0301 	rsbmi	r3, r5, #1
 80040e2:	9304      	strmi	r3, [sp, #16]
 80040e4:	2300      	movpl	r3, #0
 80040e6:	2300      	movmi	r3, #0
 80040e8:	bf4c      	ite	mi
 80040ea:	9305      	strmi	r3, [sp, #20]
 80040ec:	9304      	strpl	r3, [sp, #16]
 80040ee:	9b00      	ldr	r3, [sp, #0]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	db3d      	blt.n	8004170 <_dtoa_r+0x248>
 80040f4:	9b05      	ldr	r3, [sp, #20]
 80040f6:	9a00      	ldr	r2, [sp, #0]
 80040f8:	920a      	str	r2, [sp, #40]	; 0x28
 80040fa:	4413      	add	r3, r2
 80040fc:	9305      	str	r3, [sp, #20]
 80040fe:	2300      	movs	r3, #0
 8004100:	9307      	str	r3, [sp, #28]
 8004102:	9b06      	ldr	r3, [sp, #24]
 8004104:	2b09      	cmp	r3, #9
 8004106:	f200 8089 	bhi.w	800421c <_dtoa_r+0x2f4>
 800410a:	2b05      	cmp	r3, #5
 800410c:	bfc4      	itt	gt
 800410e:	3b04      	subgt	r3, #4
 8004110:	9306      	strgt	r3, [sp, #24]
 8004112:	9b06      	ldr	r3, [sp, #24]
 8004114:	f1a3 0302 	sub.w	r3, r3, #2
 8004118:	bfcc      	ite	gt
 800411a:	2500      	movgt	r5, #0
 800411c:	2501      	movle	r5, #1
 800411e:	2b03      	cmp	r3, #3
 8004120:	f200 8087 	bhi.w	8004232 <_dtoa_r+0x30a>
 8004124:	e8df f003 	tbb	[pc, r3]
 8004128:	59383a2d 	.word	0x59383a2d
 800412c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004130:	441d      	add	r5, r3
 8004132:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004136:	2b20      	cmp	r3, #32
 8004138:	bfc1      	itttt	gt
 800413a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800413e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004142:	fa0b f303 	lslgt.w	r3, fp, r3
 8004146:	fa26 f000 	lsrgt.w	r0, r6, r0
 800414a:	bfda      	itte	le
 800414c:	f1c3 0320 	rsble	r3, r3, #32
 8004150:	fa06 f003 	lslle.w	r0, r6, r3
 8004154:	4318      	orrgt	r0, r3
 8004156:	f7fc f9dd 	bl	8000514 <__aeabi_ui2d>
 800415a:	2301      	movs	r3, #1
 800415c:	4606      	mov	r6, r0
 800415e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004162:	3d01      	subs	r5, #1
 8004164:	930e      	str	r3, [sp, #56]	; 0x38
 8004166:	e76a      	b.n	800403e <_dtoa_r+0x116>
 8004168:	2301      	movs	r3, #1
 800416a:	e7b2      	b.n	80040d2 <_dtoa_r+0x1aa>
 800416c:	900b      	str	r0, [sp, #44]	; 0x2c
 800416e:	e7b1      	b.n	80040d4 <_dtoa_r+0x1ac>
 8004170:	9b04      	ldr	r3, [sp, #16]
 8004172:	9a00      	ldr	r2, [sp, #0]
 8004174:	1a9b      	subs	r3, r3, r2
 8004176:	9304      	str	r3, [sp, #16]
 8004178:	4253      	negs	r3, r2
 800417a:	9307      	str	r3, [sp, #28]
 800417c:	2300      	movs	r3, #0
 800417e:	930a      	str	r3, [sp, #40]	; 0x28
 8004180:	e7bf      	b.n	8004102 <_dtoa_r+0x1da>
 8004182:	2300      	movs	r3, #0
 8004184:	9308      	str	r3, [sp, #32]
 8004186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004188:	2b00      	cmp	r3, #0
 800418a:	dc55      	bgt.n	8004238 <_dtoa_r+0x310>
 800418c:	2301      	movs	r3, #1
 800418e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004192:	461a      	mov	r2, r3
 8004194:	9209      	str	r2, [sp, #36]	; 0x24
 8004196:	e00c      	b.n	80041b2 <_dtoa_r+0x28a>
 8004198:	2301      	movs	r3, #1
 800419a:	e7f3      	b.n	8004184 <_dtoa_r+0x25c>
 800419c:	2300      	movs	r3, #0
 800419e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80041a0:	9308      	str	r3, [sp, #32]
 80041a2:	9b00      	ldr	r3, [sp, #0]
 80041a4:	4413      	add	r3, r2
 80041a6:	9302      	str	r3, [sp, #8]
 80041a8:	3301      	adds	r3, #1
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	9303      	str	r3, [sp, #12]
 80041ae:	bfb8      	it	lt
 80041b0:	2301      	movlt	r3, #1
 80041b2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80041b4:	2200      	movs	r2, #0
 80041b6:	6042      	str	r2, [r0, #4]
 80041b8:	2204      	movs	r2, #4
 80041ba:	f102 0614 	add.w	r6, r2, #20
 80041be:	429e      	cmp	r6, r3
 80041c0:	6841      	ldr	r1, [r0, #4]
 80041c2:	d93d      	bls.n	8004240 <_dtoa_r+0x318>
 80041c4:	4620      	mov	r0, r4
 80041c6:	f000 fcb7 	bl	8004b38 <_Balloc>
 80041ca:	9001      	str	r0, [sp, #4]
 80041cc:	2800      	cmp	r0, #0
 80041ce:	d13b      	bne.n	8004248 <_dtoa_r+0x320>
 80041d0:	4b11      	ldr	r3, [pc, #68]	; (8004218 <_dtoa_r+0x2f0>)
 80041d2:	4602      	mov	r2, r0
 80041d4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80041d8:	e6c0      	b.n	8003f5c <_dtoa_r+0x34>
 80041da:	2301      	movs	r3, #1
 80041dc:	e7df      	b.n	800419e <_dtoa_r+0x276>
 80041de:	bf00      	nop
 80041e0:	636f4361 	.word	0x636f4361
 80041e4:	3fd287a7 	.word	0x3fd287a7
 80041e8:	8b60c8b3 	.word	0x8b60c8b3
 80041ec:	3fc68a28 	.word	0x3fc68a28
 80041f0:	509f79fb 	.word	0x509f79fb
 80041f4:	3fd34413 	.word	0x3fd34413
 80041f8:	08006361 	.word	0x08006361
 80041fc:	08006378 	.word	0x08006378
 8004200:	7ff00000 	.word	0x7ff00000
 8004204:	0800635d 	.word	0x0800635d
 8004208:	08006354 	.word	0x08006354
 800420c:	08006331 	.word	0x08006331
 8004210:	3ff80000 	.word	0x3ff80000
 8004214:	08006468 	.word	0x08006468
 8004218:	080063d3 	.word	0x080063d3
 800421c:	2501      	movs	r5, #1
 800421e:	2300      	movs	r3, #0
 8004220:	9306      	str	r3, [sp, #24]
 8004222:	9508      	str	r5, [sp, #32]
 8004224:	f04f 33ff 	mov.w	r3, #4294967295
 8004228:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800422c:	2200      	movs	r2, #0
 800422e:	2312      	movs	r3, #18
 8004230:	e7b0      	b.n	8004194 <_dtoa_r+0x26c>
 8004232:	2301      	movs	r3, #1
 8004234:	9308      	str	r3, [sp, #32]
 8004236:	e7f5      	b.n	8004224 <_dtoa_r+0x2fc>
 8004238:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800423a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800423e:	e7b8      	b.n	80041b2 <_dtoa_r+0x28a>
 8004240:	3101      	adds	r1, #1
 8004242:	6041      	str	r1, [r0, #4]
 8004244:	0052      	lsls	r2, r2, #1
 8004246:	e7b8      	b.n	80041ba <_dtoa_r+0x292>
 8004248:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800424a:	9a01      	ldr	r2, [sp, #4]
 800424c:	601a      	str	r2, [r3, #0]
 800424e:	9b03      	ldr	r3, [sp, #12]
 8004250:	2b0e      	cmp	r3, #14
 8004252:	f200 809d 	bhi.w	8004390 <_dtoa_r+0x468>
 8004256:	2d00      	cmp	r5, #0
 8004258:	f000 809a 	beq.w	8004390 <_dtoa_r+0x468>
 800425c:	9b00      	ldr	r3, [sp, #0]
 800425e:	2b00      	cmp	r3, #0
 8004260:	dd32      	ble.n	80042c8 <_dtoa_r+0x3a0>
 8004262:	4ab7      	ldr	r2, [pc, #732]	; (8004540 <_dtoa_r+0x618>)
 8004264:	f003 030f 	and.w	r3, r3, #15
 8004268:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800426c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004270:	9b00      	ldr	r3, [sp, #0]
 8004272:	05d8      	lsls	r0, r3, #23
 8004274:	ea4f 1723 	mov.w	r7, r3, asr #4
 8004278:	d516      	bpl.n	80042a8 <_dtoa_r+0x380>
 800427a:	4bb2      	ldr	r3, [pc, #712]	; (8004544 <_dtoa_r+0x61c>)
 800427c:	ec51 0b19 	vmov	r0, r1, d9
 8004280:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004284:	f7fc faea 	bl	800085c <__aeabi_ddiv>
 8004288:	f007 070f 	and.w	r7, r7, #15
 800428c:	4682      	mov	sl, r0
 800428e:	468b      	mov	fp, r1
 8004290:	2503      	movs	r5, #3
 8004292:	4eac      	ldr	r6, [pc, #688]	; (8004544 <_dtoa_r+0x61c>)
 8004294:	b957      	cbnz	r7, 80042ac <_dtoa_r+0x384>
 8004296:	4642      	mov	r2, r8
 8004298:	464b      	mov	r3, r9
 800429a:	4650      	mov	r0, sl
 800429c:	4659      	mov	r1, fp
 800429e:	f7fc fadd 	bl	800085c <__aeabi_ddiv>
 80042a2:	4682      	mov	sl, r0
 80042a4:	468b      	mov	fp, r1
 80042a6:	e028      	b.n	80042fa <_dtoa_r+0x3d2>
 80042a8:	2502      	movs	r5, #2
 80042aa:	e7f2      	b.n	8004292 <_dtoa_r+0x36a>
 80042ac:	07f9      	lsls	r1, r7, #31
 80042ae:	d508      	bpl.n	80042c2 <_dtoa_r+0x39a>
 80042b0:	4640      	mov	r0, r8
 80042b2:	4649      	mov	r1, r9
 80042b4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80042b8:	f7fc f9a6 	bl	8000608 <__aeabi_dmul>
 80042bc:	3501      	adds	r5, #1
 80042be:	4680      	mov	r8, r0
 80042c0:	4689      	mov	r9, r1
 80042c2:	107f      	asrs	r7, r7, #1
 80042c4:	3608      	adds	r6, #8
 80042c6:	e7e5      	b.n	8004294 <_dtoa_r+0x36c>
 80042c8:	f000 809b 	beq.w	8004402 <_dtoa_r+0x4da>
 80042cc:	9b00      	ldr	r3, [sp, #0]
 80042ce:	4f9d      	ldr	r7, [pc, #628]	; (8004544 <_dtoa_r+0x61c>)
 80042d0:	425e      	negs	r6, r3
 80042d2:	4b9b      	ldr	r3, [pc, #620]	; (8004540 <_dtoa_r+0x618>)
 80042d4:	f006 020f 	and.w	r2, r6, #15
 80042d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80042dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e0:	ec51 0b19 	vmov	r0, r1, d9
 80042e4:	f7fc f990 	bl	8000608 <__aeabi_dmul>
 80042e8:	1136      	asrs	r6, r6, #4
 80042ea:	4682      	mov	sl, r0
 80042ec:	468b      	mov	fp, r1
 80042ee:	2300      	movs	r3, #0
 80042f0:	2502      	movs	r5, #2
 80042f2:	2e00      	cmp	r6, #0
 80042f4:	d17a      	bne.n	80043ec <_dtoa_r+0x4c4>
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d1d3      	bne.n	80042a2 <_dtoa_r+0x37a>
 80042fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	f000 8082 	beq.w	8004406 <_dtoa_r+0x4de>
 8004302:	4b91      	ldr	r3, [pc, #580]	; (8004548 <_dtoa_r+0x620>)
 8004304:	2200      	movs	r2, #0
 8004306:	4650      	mov	r0, sl
 8004308:	4659      	mov	r1, fp
 800430a:	f7fc fbef 	bl	8000aec <__aeabi_dcmplt>
 800430e:	2800      	cmp	r0, #0
 8004310:	d079      	beq.n	8004406 <_dtoa_r+0x4de>
 8004312:	9b03      	ldr	r3, [sp, #12]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d076      	beq.n	8004406 <_dtoa_r+0x4de>
 8004318:	9b02      	ldr	r3, [sp, #8]
 800431a:	2b00      	cmp	r3, #0
 800431c:	dd36      	ble.n	800438c <_dtoa_r+0x464>
 800431e:	9b00      	ldr	r3, [sp, #0]
 8004320:	4650      	mov	r0, sl
 8004322:	4659      	mov	r1, fp
 8004324:	1e5f      	subs	r7, r3, #1
 8004326:	2200      	movs	r2, #0
 8004328:	4b88      	ldr	r3, [pc, #544]	; (800454c <_dtoa_r+0x624>)
 800432a:	f7fc f96d 	bl	8000608 <__aeabi_dmul>
 800432e:	9e02      	ldr	r6, [sp, #8]
 8004330:	4682      	mov	sl, r0
 8004332:	468b      	mov	fp, r1
 8004334:	3501      	adds	r5, #1
 8004336:	4628      	mov	r0, r5
 8004338:	f7fc f8fc 	bl	8000534 <__aeabi_i2d>
 800433c:	4652      	mov	r2, sl
 800433e:	465b      	mov	r3, fp
 8004340:	f7fc f962 	bl	8000608 <__aeabi_dmul>
 8004344:	4b82      	ldr	r3, [pc, #520]	; (8004550 <_dtoa_r+0x628>)
 8004346:	2200      	movs	r2, #0
 8004348:	f7fb ffa8 	bl	800029c <__adddf3>
 800434c:	46d0      	mov	r8, sl
 800434e:	46d9      	mov	r9, fp
 8004350:	4682      	mov	sl, r0
 8004352:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8004356:	2e00      	cmp	r6, #0
 8004358:	d158      	bne.n	800440c <_dtoa_r+0x4e4>
 800435a:	4b7e      	ldr	r3, [pc, #504]	; (8004554 <_dtoa_r+0x62c>)
 800435c:	2200      	movs	r2, #0
 800435e:	4640      	mov	r0, r8
 8004360:	4649      	mov	r1, r9
 8004362:	f7fb ff99 	bl	8000298 <__aeabi_dsub>
 8004366:	4652      	mov	r2, sl
 8004368:	465b      	mov	r3, fp
 800436a:	4680      	mov	r8, r0
 800436c:	4689      	mov	r9, r1
 800436e:	f7fc fbdb 	bl	8000b28 <__aeabi_dcmpgt>
 8004372:	2800      	cmp	r0, #0
 8004374:	f040 8295 	bne.w	80048a2 <_dtoa_r+0x97a>
 8004378:	4652      	mov	r2, sl
 800437a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800437e:	4640      	mov	r0, r8
 8004380:	4649      	mov	r1, r9
 8004382:	f7fc fbb3 	bl	8000aec <__aeabi_dcmplt>
 8004386:	2800      	cmp	r0, #0
 8004388:	f040 8289 	bne.w	800489e <_dtoa_r+0x976>
 800438c:	ec5b ab19 	vmov	sl, fp, d9
 8004390:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004392:	2b00      	cmp	r3, #0
 8004394:	f2c0 8148 	blt.w	8004628 <_dtoa_r+0x700>
 8004398:	9a00      	ldr	r2, [sp, #0]
 800439a:	2a0e      	cmp	r2, #14
 800439c:	f300 8144 	bgt.w	8004628 <_dtoa_r+0x700>
 80043a0:	4b67      	ldr	r3, [pc, #412]	; (8004540 <_dtoa_r+0x618>)
 80043a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80043a6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80043aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	f280 80d5 	bge.w	800455c <_dtoa_r+0x634>
 80043b2:	9b03      	ldr	r3, [sp, #12]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	f300 80d1 	bgt.w	800455c <_dtoa_r+0x634>
 80043ba:	f040 826f 	bne.w	800489c <_dtoa_r+0x974>
 80043be:	4b65      	ldr	r3, [pc, #404]	; (8004554 <_dtoa_r+0x62c>)
 80043c0:	2200      	movs	r2, #0
 80043c2:	4640      	mov	r0, r8
 80043c4:	4649      	mov	r1, r9
 80043c6:	f7fc f91f 	bl	8000608 <__aeabi_dmul>
 80043ca:	4652      	mov	r2, sl
 80043cc:	465b      	mov	r3, fp
 80043ce:	f7fc fba1 	bl	8000b14 <__aeabi_dcmpge>
 80043d2:	9e03      	ldr	r6, [sp, #12]
 80043d4:	4637      	mov	r7, r6
 80043d6:	2800      	cmp	r0, #0
 80043d8:	f040 8245 	bne.w	8004866 <_dtoa_r+0x93e>
 80043dc:	9d01      	ldr	r5, [sp, #4]
 80043de:	2331      	movs	r3, #49	; 0x31
 80043e0:	f805 3b01 	strb.w	r3, [r5], #1
 80043e4:	9b00      	ldr	r3, [sp, #0]
 80043e6:	3301      	adds	r3, #1
 80043e8:	9300      	str	r3, [sp, #0]
 80043ea:	e240      	b.n	800486e <_dtoa_r+0x946>
 80043ec:	07f2      	lsls	r2, r6, #31
 80043ee:	d505      	bpl.n	80043fc <_dtoa_r+0x4d4>
 80043f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043f4:	f7fc f908 	bl	8000608 <__aeabi_dmul>
 80043f8:	3501      	adds	r5, #1
 80043fa:	2301      	movs	r3, #1
 80043fc:	1076      	asrs	r6, r6, #1
 80043fe:	3708      	adds	r7, #8
 8004400:	e777      	b.n	80042f2 <_dtoa_r+0x3ca>
 8004402:	2502      	movs	r5, #2
 8004404:	e779      	b.n	80042fa <_dtoa_r+0x3d2>
 8004406:	9f00      	ldr	r7, [sp, #0]
 8004408:	9e03      	ldr	r6, [sp, #12]
 800440a:	e794      	b.n	8004336 <_dtoa_r+0x40e>
 800440c:	9901      	ldr	r1, [sp, #4]
 800440e:	4b4c      	ldr	r3, [pc, #304]	; (8004540 <_dtoa_r+0x618>)
 8004410:	4431      	add	r1, r6
 8004412:	910d      	str	r1, [sp, #52]	; 0x34
 8004414:	9908      	ldr	r1, [sp, #32]
 8004416:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800441a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800441e:	2900      	cmp	r1, #0
 8004420:	d043      	beq.n	80044aa <_dtoa_r+0x582>
 8004422:	494d      	ldr	r1, [pc, #308]	; (8004558 <_dtoa_r+0x630>)
 8004424:	2000      	movs	r0, #0
 8004426:	f7fc fa19 	bl	800085c <__aeabi_ddiv>
 800442a:	4652      	mov	r2, sl
 800442c:	465b      	mov	r3, fp
 800442e:	f7fb ff33 	bl	8000298 <__aeabi_dsub>
 8004432:	9d01      	ldr	r5, [sp, #4]
 8004434:	4682      	mov	sl, r0
 8004436:	468b      	mov	fp, r1
 8004438:	4649      	mov	r1, r9
 800443a:	4640      	mov	r0, r8
 800443c:	f7fc fb94 	bl	8000b68 <__aeabi_d2iz>
 8004440:	4606      	mov	r6, r0
 8004442:	f7fc f877 	bl	8000534 <__aeabi_i2d>
 8004446:	4602      	mov	r2, r0
 8004448:	460b      	mov	r3, r1
 800444a:	4640      	mov	r0, r8
 800444c:	4649      	mov	r1, r9
 800444e:	f7fb ff23 	bl	8000298 <__aeabi_dsub>
 8004452:	3630      	adds	r6, #48	; 0x30
 8004454:	f805 6b01 	strb.w	r6, [r5], #1
 8004458:	4652      	mov	r2, sl
 800445a:	465b      	mov	r3, fp
 800445c:	4680      	mov	r8, r0
 800445e:	4689      	mov	r9, r1
 8004460:	f7fc fb44 	bl	8000aec <__aeabi_dcmplt>
 8004464:	2800      	cmp	r0, #0
 8004466:	d163      	bne.n	8004530 <_dtoa_r+0x608>
 8004468:	4642      	mov	r2, r8
 800446a:	464b      	mov	r3, r9
 800446c:	4936      	ldr	r1, [pc, #216]	; (8004548 <_dtoa_r+0x620>)
 800446e:	2000      	movs	r0, #0
 8004470:	f7fb ff12 	bl	8000298 <__aeabi_dsub>
 8004474:	4652      	mov	r2, sl
 8004476:	465b      	mov	r3, fp
 8004478:	f7fc fb38 	bl	8000aec <__aeabi_dcmplt>
 800447c:	2800      	cmp	r0, #0
 800447e:	f040 80b5 	bne.w	80045ec <_dtoa_r+0x6c4>
 8004482:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004484:	429d      	cmp	r5, r3
 8004486:	d081      	beq.n	800438c <_dtoa_r+0x464>
 8004488:	4b30      	ldr	r3, [pc, #192]	; (800454c <_dtoa_r+0x624>)
 800448a:	2200      	movs	r2, #0
 800448c:	4650      	mov	r0, sl
 800448e:	4659      	mov	r1, fp
 8004490:	f7fc f8ba 	bl	8000608 <__aeabi_dmul>
 8004494:	4b2d      	ldr	r3, [pc, #180]	; (800454c <_dtoa_r+0x624>)
 8004496:	4682      	mov	sl, r0
 8004498:	468b      	mov	fp, r1
 800449a:	4640      	mov	r0, r8
 800449c:	4649      	mov	r1, r9
 800449e:	2200      	movs	r2, #0
 80044a0:	f7fc f8b2 	bl	8000608 <__aeabi_dmul>
 80044a4:	4680      	mov	r8, r0
 80044a6:	4689      	mov	r9, r1
 80044a8:	e7c6      	b.n	8004438 <_dtoa_r+0x510>
 80044aa:	4650      	mov	r0, sl
 80044ac:	4659      	mov	r1, fp
 80044ae:	f7fc f8ab 	bl	8000608 <__aeabi_dmul>
 80044b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80044b4:	9d01      	ldr	r5, [sp, #4]
 80044b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80044b8:	4682      	mov	sl, r0
 80044ba:	468b      	mov	fp, r1
 80044bc:	4649      	mov	r1, r9
 80044be:	4640      	mov	r0, r8
 80044c0:	f7fc fb52 	bl	8000b68 <__aeabi_d2iz>
 80044c4:	4606      	mov	r6, r0
 80044c6:	f7fc f835 	bl	8000534 <__aeabi_i2d>
 80044ca:	3630      	adds	r6, #48	; 0x30
 80044cc:	4602      	mov	r2, r0
 80044ce:	460b      	mov	r3, r1
 80044d0:	4640      	mov	r0, r8
 80044d2:	4649      	mov	r1, r9
 80044d4:	f7fb fee0 	bl	8000298 <__aeabi_dsub>
 80044d8:	f805 6b01 	strb.w	r6, [r5], #1
 80044dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80044de:	429d      	cmp	r5, r3
 80044e0:	4680      	mov	r8, r0
 80044e2:	4689      	mov	r9, r1
 80044e4:	f04f 0200 	mov.w	r2, #0
 80044e8:	d124      	bne.n	8004534 <_dtoa_r+0x60c>
 80044ea:	4b1b      	ldr	r3, [pc, #108]	; (8004558 <_dtoa_r+0x630>)
 80044ec:	4650      	mov	r0, sl
 80044ee:	4659      	mov	r1, fp
 80044f0:	f7fb fed4 	bl	800029c <__adddf3>
 80044f4:	4602      	mov	r2, r0
 80044f6:	460b      	mov	r3, r1
 80044f8:	4640      	mov	r0, r8
 80044fa:	4649      	mov	r1, r9
 80044fc:	f7fc fb14 	bl	8000b28 <__aeabi_dcmpgt>
 8004500:	2800      	cmp	r0, #0
 8004502:	d173      	bne.n	80045ec <_dtoa_r+0x6c4>
 8004504:	4652      	mov	r2, sl
 8004506:	465b      	mov	r3, fp
 8004508:	4913      	ldr	r1, [pc, #76]	; (8004558 <_dtoa_r+0x630>)
 800450a:	2000      	movs	r0, #0
 800450c:	f7fb fec4 	bl	8000298 <__aeabi_dsub>
 8004510:	4602      	mov	r2, r0
 8004512:	460b      	mov	r3, r1
 8004514:	4640      	mov	r0, r8
 8004516:	4649      	mov	r1, r9
 8004518:	f7fc fae8 	bl	8000aec <__aeabi_dcmplt>
 800451c:	2800      	cmp	r0, #0
 800451e:	f43f af35 	beq.w	800438c <_dtoa_r+0x464>
 8004522:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004524:	1e6b      	subs	r3, r5, #1
 8004526:	930f      	str	r3, [sp, #60]	; 0x3c
 8004528:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800452c:	2b30      	cmp	r3, #48	; 0x30
 800452e:	d0f8      	beq.n	8004522 <_dtoa_r+0x5fa>
 8004530:	9700      	str	r7, [sp, #0]
 8004532:	e049      	b.n	80045c8 <_dtoa_r+0x6a0>
 8004534:	4b05      	ldr	r3, [pc, #20]	; (800454c <_dtoa_r+0x624>)
 8004536:	f7fc f867 	bl	8000608 <__aeabi_dmul>
 800453a:	4680      	mov	r8, r0
 800453c:	4689      	mov	r9, r1
 800453e:	e7bd      	b.n	80044bc <_dtoa_r+0x594>
 8004540:	08006468 	.word	0x08006468
 8004544:	08006440 	.word	0x08006440
 8004548:	3ff00000 	.word	0x3ff00000
 800454c:	40240000 	.word	0x40240000
 8004550:	401c0000 	.word	0x401c0000
 8004554:	40140000 	.word	0x40140000
 8004558:	3fe00000 	.word	0x3fe00000
 800455c:	9d01      	ldr	r5, [sp, #4]
 800455e:	4656      	mov	r6, sl
 8004560:	465f      	mov	r7, fp
 8004562:	4642      	mov	r2, r8
 8004564:	464b      	mov	r3, r9
 8004566:	4630      	mov	r0, r6
 8004568:	4639      	mov	r1, r7
 800456a:	f7fc f977 	bl	800085c <__aeabi_ddiv>
 800456e:	f7fc fafb 	bl	8000b68 <__aeabi_d2iz>
 8004572:	4682      	mov	sl, r0
 8004574:	f7fb ffde 	bl	8000534 <__aeabi_i2d>
 8004578:	4642      	mov	r2, r8
 800457a:	464b      	mov	r3, r9
 800457c:	f7fc f844 	bl	8000608 <__aeabi_dmul>
 8004580:	4602      	mov	r2, r0
 8004582:	460b      	mov	r3, r1
 8004584:	4630      	mov	r0, r6
 8004586:	4639      	mov	r1, r7
 8004588:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800458c:	f7fb fe84 	bl	8000298 <__aeabi_dsub>
 8004590:	f805 6b01 	strb.w	r6, [r5], #1
 8004594:	9e01      	ldr	r6, [sp, #4]
 8004596:	9f03      	ldr	r7, [sp, #12]
 8004598:	1bae      	subs	r6, r5, r6
 800459a:	42b7      	cmp	r7, r6
 800459c:	4602      	mov	r2, r0
 800459e:	460b      	mov	r3, r1
 80045a0:	d135      	bne.n	800460e <_dtoa_r+0x6e6>
 80045a2:	f7fb fe7b 	bl	800029c <__adddf3>
 80045a6:	4642      	mov	r2, r8
 80045a8:	464b      	mov	r3, r9
 80045aa:	4606      	mov	r6, r0
 80045ac:	460f      	mov	r7, r1
 80045ae:	f7fc fabb 	bl	8000b28 <__aeabi_dcmpgt>
 80045b2:	b9d0      	cbnz	r0, 80045ea <_dtoa_r+0x6c2>
 80045b4:	4642      	mov	r2, r8
 80045b6:	464b      	mov	r3, r9
 80045b8:	4630      	mov	r0, r6
 80045ba:	4639      	mov	r1, r7
 80045bc:	f7fc fa8c 	bl	8000ad8 <__aeabi_dcmpeq>
 80045c0:	b110      	cbz	r0, 80045c8 <_dtoa_r+0x6a0>
 80045c2:	f01a 0f01 	tst.w	sl, #1
 80045c6:	d110      	bne.n	80045ea <_dtoa_r+0x6c2>
 80045c8:	4620      	mov	r0, r4
 80045ca:	ee18 1a10 	vmov	r1, s16
 80045ce:	f000 faf3 	bl	8004bb8 <_Bfree>
 80045d2:	2300      	movs	r3, #0
 80045d4:	9800      	ldr	r0, [sp, #0]
 80045d6:	702b      	strb	r3, [r5, #0]
 80045d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80045da:	3001      	adds	r0, #1
 80045dc:	6018      	str	r0, [r3, #0]
 80045de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	f43f acf1 	beq.w	8003fc8 <_dtoa_r+0xa0>
 80045e6:	601d      	str	r5, [r3, #0]
 80045e8:	e4ee      	b.n	8003fc8 <_dtoa_r+0xa0>
 80045ea:	9f00      	ldr	r7, [sp, #0]
 80045ec:	462b      	mov	r3, r5
 80045ee:	461d      	mov	r5, r3
 80045f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80045f4:	2a39      	cmp	r2, #57	; 0x39
 80045f6:	d106      	bne.n	8004606 <_dtoa_r+0x6de>
 80045f8:	9a01      	ldr	r2, [sp, #4]
 80045fa:	429a      	cmp	r2, r3
 80045fc:	d1f7      	bne.n	80045ee <_dtoa_r+0x6c6>
 80045fe:	9901      	ldr	r1, [sp, #4]
 8004600:	2230      	movs	r2, #48	; 0x30
 8004602:	3701      	adds	r7, #1
 8004604:	700a      	strb	r2, [r1, #0]
 8004606:	781a      	ldrb	r2, [r3, #0]
 8004608:	3201      	adds	r2, #1
 800460a:	701a      	strb	r2, [r3, #0]
 800460c:	e790      	b.n	8004530 <_dtoa_r+0x608>
 800460e:	4ba6      	ldr	r3, [pc, #664]	; (80048a8 <_dtoa_r+0x980>)
 8004610:	2200      	movs	r2, #0
 8004612:	f7fb fff9 	bl	8000608 <__aeabi_dmul>
 8004616:	2200      	movs	r2, #0
 8004618:	2300      	movs	r3, #0
 800461a:	4606      	mov	r6, r0
 800461c:	460f      	mov	r7, r1
 800461e:	f7fc fa5b 	bl	8000ad8 <__aeabi_dcmpeq>
 8004622:	2800      	cmp	r0, #0
 8004624:	d09d      	beq.n	8004562 <_dtoa_r+0x63a>
 8004626:	e7cf      	b.n	80045c8 <_dtoa_r+0x6a0>
 8004628:	9a08      	ldr	r2, [sp, #32]
 800462a:	2a00      	cmp	r2, #0
 800462c:	f000 80d7 	beq.w	80047de <_dtoa_r+0x8b6>
 8004630:	9a06      	ldr	r2, [sp, #24]
 8004632:	2a01      	cmp	r2, #1
 8004634:	f300 80ba 	bgt.w	80047ac <_dtoa_r+0x884>
 8004638:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800463a:	2a00      	cmp	r2, #0
 800463c:	f000 80b2 	beq.w	80047a4 <_dtoa_r+0x87c>
 8004640:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004644:	9e07      	ldr	r6, [sp, #28]
 8004646:	9d04      	ldr	r5, [sp, #16]
 8004648:	9a04      	ldr	r2, [sp, #16]
 800464a:	441a      	add	r2, r3
 800464c:	9204      	str	r2, [sp, #16]
 800464e:	9a05      	ldr	r2, [sp, #20]
 8004650:	2101      	movs	r1, #1
 8004652:	441a      	add	r2, r3
 8004654:	4620      	mov	r0, r4
 8004656:	9205      	str	r2, [sp, #20]
 8004658:	f000 fb66 	bl	8004d28 <__i2b>
 800465c:	4607      	mov	r7, r0
 800465e:	2d00      	cmp	r5, #0
 8004660:	dd0c      	ble.n	800467c <_dtoa_r+0x754>
 8004662:	9b05      	ldr	r3, [sp, #20]
 8004664:	2b00      	cmp	r3, #0
 8004666:	dd09      	ble.n	800467c <_dtoa_r+0x754>
 8004668:	42ab      	cmp	r3, r5
 800466a:	9a04      	ldr	r2, [sp, #16]
 800466c:	bfa8      	it	ge
 800466e:	462b      	movge	r3, r5
 8004670:	1ad2      	subs	r2, r2, r3
 8004672:	9204      	str	r2, [sp, #16]
 8004674:	9a05      	ldr	r2, [sp, #20]
 8004676:	1aed      	subs	r5, r5, r3
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	9305      	str	r3, [sp, #20]
 800467c:	9b07      	ldr	r3, [sp, #28]
 800467e:	b31b      	cbz	r3, 80046c8 <_dtoa_r+0x7a0>
 8004680:	9b08      	ldr	r3, [sp, #32]
 8004682:	2b00      	cmp	r3, #0
 8004684:	f000 80af 	beq.w	80047e6 <_dtoa_r+0x8be>
 8004688:	2e00      	cmp	r6, #0
 800468a:	dd13      	ble.n	80046b4 <_dtoa_r+0x78c>
 800468c:	4639      	mov	r1, r7
 800468e:	4632      	mov	r2, r6
 8004690:	4620      	mov	r0, r4
 8004692:	f000 fc09 	bl	8004ea8 <__pow5mult>
 8004696:	ee18 2a10 	vmov	r2, s16
 800469a:	4601      	mov	r1, r0
 800469c:	4607      	mov	r7, r0
 800469e:	4620      	mov	r0, r4
 80046a0:	f000 fb58 	bl	8004d54 <__multiply>
 80046a4:	ee18 1a10 	vmov	r1, s16
 80046a8:	4680      	mov	r8, r0
 80046aa:	4620      	mov	r0, r4
 80046ac:	f000 fa84 	bl	8004bb8 <_Bfree>
 80046b0:	ee08 8a10 	vmov	s16, r8
 80046b4:	9b07      	ldr	r3, [sp, #28]
 80046b6:	1b9a      	subs	r2, r3, r6
 80046b8:	d006      	beq.n	80046c8 <_dtoa_r+0x7a0>
 80046ba:	ee18 1a10 	vmov	r1, s16
 80046be:	4620      	mov	r0, r4
 80046c0:	f000 fbf2 	bl	8004ea8 <__pow5mult>
 80046c4:	ee08 0a10 	vmov	s16, r0
 80046c8:	2101      	movs	r1, #1
 80046ca:	4620      	mov	r0, r4
 80046cc:	f000 fb2c 	bl	8004d28 <__i2b>
 80046d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	4606      	mov	r6, r0
 80046d6:	f340 8088 	ble.w	80047ea <_dtoa_r+0x8c2>
 80046da:	461a      	mov	r2, r3
 80046dc:	4601      	mov	r1, r0
 80046de:	4620      	mov	r0, r4
 80046e0:	f000 fbe2 	bl	8004ea8 <__pow5mult>
 80046e4:	9b06      	ldr	r3, [sp, #24]
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	4606      	mov	r6, r0
 80046ea:	f340 8081 	ble.w	80047f0 <_dtoa_r+0x8c8>
 80046ee:	f04f 0800 	mov.w	r8, #0
 80046f2:	6933      	ldr	r3, [r6, #16]
 80046f4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80046f8:	6918      	ldr	r0, [r3, #16]
 80046fa:	f000 fac5 	bl	8004c88 <__hi0bits>
 80046fe:	f1c0 0020 	rsb	r0, r0, #32
 8004702:	9b05      	ldr	r3, [sp, #20]
 8004704:	4418      	add	r0, r3
 8004706:	f010 001f 	ands.w	r0, r0, #31
 800470a:	f000 8092 	beq.w	8004832 <_dtoa_r+0x90a>
 800470e:	f1c0 0320 	rsb	r3, r0, #32
 8004712:	2b04      	cmp	r3, #4
 8004714:	f340 808a 	ble.w	800482c <_dtoa_r+0x904>
 8004718:	f1c0 001c 	rsb	r0, r0, #28
 800471c:	9b04      	ldr	r3, [sp, #16]
 800471e:	4403      	add	r3, r0
 8004720:	9304      	str	r3, [sp, #16]
 8004722:	9b05      	ldr	r3, [sp, #20]
 8004724:	4403      	add	r3, r0
 8004726:	4405      	add	r5, r0
 8004728:	9305      	str	r3, [sp, #20]
 800472a:	9b04      	ldr	r3, [sp, #16]
 800472c:	2b00      	cmp	r3, #0
 800472e:	dd07      	ble.n	8004740 <_dtoa_r+0x818>
 8004730:	ee18 1a10 	vmov	r1, s16
 8004734:	461a      	mov	r2, r3
 8004736:	4620      	mov	r0, r4
 8004738:	f000 fc10 	bl	8004f5c <__lshift>
 800473c:	ee08 0a10 	vmov	s16, r0
 8004740:	9b05      	ldr	r3, [sp, #20]
 8004742:	2b00      	cmp	r3, #0
 8004744:	dd05      	ble.n	8004752 <_dtoa_r+0x82a>
 8004746:	4631      	mov	r1, r6
 8004748:	461a      	mov	r2, r3
 800474a:	4620      	mov	r0, r4
 800474c:	f000 fc06 	bl	8004f5c <__lshift>
 8004750:	4606      	mov	r6, r0
 8004752:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004754:	2b00      	cmp	r3, #0
 8004756:	d06e      	beq.n	8004836 <_dtoa_r+0x90e>
 8004758:	ee18 0a10 	vmov	r0, s16
 800475c:	4631      	mov	r1, r6
 800475e:	f000 fc6d 	bl	800503c <__mcmp>
 8004762:	2800      	cmp	r0, #0
 8004764:	da67      	bge.n	8004836 <_dtoa_r+0x90e>
 8004766:	9b00      	ldr	r3, [sp, #0]
 8004768:	3b01      	subs	r3, #1
 800476a:	ee18 1a10 	vmov	r1, s16
 800476e:	9300      	str	r3, [sp, #0]
 8004770:	220a      	movs	r2, #10
 8004772:	2300      	movs	r3, #0
 8004774:	4620      	mov	r0, r4
 8004776:	f000 fa41 	bl	8004bfc <__multadd>
 800477a:	9b08      	ldr	r3, [sp, #32]
 800477c:	ee08 0a10 	vmov	s16, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	f000 81b1 	beq.w	8004ae8 <_dtoa_r+0xbc0>
 8004786:	2300      	movs	r3, #0
 8004788:	4639      	mov	r1, r7
 800478a:	220a      	movs	r2, #10
 800478c:	4620      	mov	r0, r4
 800478e:	f000 fa35 	bl	8004bfc <__multadd>
 8004792:	9b02      	ldr	r3, [sp, #8]
 8004794:	2b00      	cmp	r3, #0
 8004796:	4607      	mov	r7, r0
 8004798:	f300 808e 	bgt.w	80048b8 <_dtoa_r+0x990>
 800479c:	9b06      	ldr	r3, [sp, #24]
 800479e:	2b02      	cmp	r3, #2
 80047a0:	dc51      	bgt.n	8004846 <_dtoa_r+0x91e>
 80047a2:	e089      	b.n	80048b8 <_dtoa_r+0x990>
 80047a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80047a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80047aa:	e74b      	b.n	8004644 <_dtoa_r+0x71c>
 80047ac:	9b03      	ldr	r3, [sp, #12]
 80047ae:	1e5e      	subs	r6, r3, #1
 80047b0:	9b07      	ldr	r3, [sp, #28]
 80047b2:	42b3      	cmp	r3, r6
 80047b4:	bfbf      	itttt	lt
 80047b6:	9b07      	ldrlt	r3, [sp, #28]
 80047b8:	9607      	strlt	r6, [sp, #28]
 80047ba:	1af2      	sublt	r2, r6, r3
 80047bc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80047be:	bfb6      	itet	lt
 80047c0:	189b      	addlt	r3, r3, r2
 80047c2:	1b9e      	subge	r6, r3, r6
 80047c4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80047c6:	9b03      	ldr	r3, [sp, #12]
 80047c8:	bfb8      	it	lt
 80047ca:	2600      	movlt	r6, #0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	bfb7      	itett	lt
 80047d0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80047d4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80047d8:	1a9d      	sublt	r5, r3, r2
 80047da:	2300      	movlt	r3, #0
 80047dc:	e734      	b.n	8004648 <_dtoa_r+0x720>
 80047de:	9e07      	ldr	r6, [sp, #28]
 80047e0:	9d04      	ldr	r5, [sp, #16]
 80047e2:	9f08      	ldr	r7, [sp, #32]
 80047e4:	e73b      	b.n	800465e <_dtoa_r+0x736>
 80047e6:	9a07      	ldr	r2, [sp, #28]
 80047e8:	e767      	b.n	80046ba <_dtoa_r+0x792>
 80047ea:	9b06      	ldr	r3, [sp, #24]
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	dc18      	bgt.n	8004822 <_dtoa_r+0x8fa>
 80047f0:	f1ba 0f00 	cmp.w	sl, #0
 80047f4:	d115      	bne.n	8004822 <_dtoa_r+0x8fa>
 80047f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80047fa:	b993      	cbnz	r3, 8004822 <_dtoa_r+0x8fa>
 80047fc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004800:	0d1b      	lsrs	r3, r3, #20
 8004802:	051b      	lsls	r3, r3, #20
 8004804:	b183      	cbz	r3, 8004828 <_dtoa_r+0x900>
 8004806:	9b04      	ldr	r3, [sp, #16]
 8004808:	3301      	adds	r3, #1
 800480a:	9304      	str	r3, [sp, #16]
 800480c:	9b05      	ldr	r3, [sp, #20]
 800480e:	3301      	adds	r3, #1
 8004810:	9305      	str	r3, [sp, #20]
 8004812:	f04f 0801 	mov.w	r8, #1
 8004816:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004818:	2b00      	cmp	r3, #0
 800481a:	f47f af6a 	bne.w	80046f2 <_dtoa_r+0x7ca>
 800481e:	2001      	movs	r0, #1
 8004820:	e76f      	b.n	8004702 <_dtoa_r+0x7da>
 8004822:	f04f 0800 	mov.w	r8, #0
 8004826:	e7f6      	b.n	8004816 <_dtoa_r+0x8ee>
 8004828:	4698      	mov	r8, r3
 800482a:	e7f4      	b.n	8004816 <_dtoa_r+0x8ee>
 800482c:	f43f af7d 	beq.w	800472a <_dtoa_r+0x802>
 8004830:	4618      	mov	r0, r3
 8004832:	301c      	adds	r0, #28
 8004834:	e772      	b.n	800471c <_dtoa_r+0x7f4>
 8004836:	9b03      	ldr	r3, [sp, #12]
 8004838:	2b00      	cmp	r3, #0
 800483a:	dc37      	bgt.n	80048ac <_dtoa_r+0x984>
 800483c:	9b06      	ldr	r3, [sp, #24]
 800483e:	2b02      	cmp	r3, #2
 8004840:	dd34      	ble.n	80048ac <_dtoa_r+0x984>
 8004842:	9b03      	ldr	r3, [sp, #12]
 8004844:	9302      	str	r3, [sp, #8]
 8004846:	9b02      	ldr	r3, [sp, #8]
 8004848:	b96b      	cbnz	r3, 8004866 <_dtoa_r+0x93e>
 800484a:	4631      	mov	r1, r6
 800484c:	2205      	movs	r2, #5
 800484e:	4620      	mov	r0, r4
 8004850:	f000 f9d4 	bl	8004bfc <__multadd>
 8004854:	4601      	mov	r1, r0
 8004856:	4606      	mov	r6, r0
 8004858:	ee18 0a10 	vmov	r0, s16
 800485c:	f000 fbee 	bl	800503c <__mcmp>
 8004860:	2800      	cmp	r0, #0
 8004862:	f73f adbb 	bgt.w	80043dc <_dtoa_r+0x4b4>
 8004866:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004868:	9d01      	ldr	r5, [sp, #4]
 800486a:	43db      	mvns	r3, r3
 800486c:	9300      	str	r3, [sp, #0]
 800486e:	f04f 0800 	mov.w	r8, #0
 8004872:	4631      	mov	r1, r6
 8004874:	4620      	mov	r0, r4
 8004876:	f000 f99f 	bl	8004bb8 <_Bfree>
 800487a:	2f00      	cmp	r7, #0
 800487c:	f43f aea4 	beq.w	80045c8 <_dtoa_r+0x6a0>
 8004880:	f1b8 0f00 	cmp.w	r8, #0
 8004884:	d005      	beq.n	8004892 <_dtoa_r+0x96a>
 8004886:	45b8      	cmp	r8, r7
 8004888:	d003      	beq.n	8004892 <_dtoa_r+0x96a>
 800488a:	4641      	mov	r1, r8
 800488c:	4620      	mov	r0, r4
 800488e:	f000 f993 	bl	8004bb8 <_Bfree>
 8004892:	4639      	mov	r1, r7
 8004894:	4620      	mov	r0, r4
 8004896:	f000 f98f 	bl	8004bb8 <_Bfree>
 800489a:	e695      	b.n	80045c8 <_dtoa_r+0x6a0>
 800489c:	2600      	movs	r6, #0
 800489e:	4637      	mov	r7, r6
 80048a0:	e7e1      	b.n	8004866 <_dtoa_r+0x93e>
 80048a2:	9700      	str	r7, [sp, #0]
 80048a4:	4637      	mov	r7, r6
 80048a6:	e599      	b.n	80043dc <_dtoa_r+0x4b4>
 80048a8:	40240000 	.word	0x40240000
 80048ac:	9b08      	ldr	r3, [sp, #32]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	f000 80ca 	beq.w	8004a48 <_dtoa_r+0xb20>
 80048b4:	9b03      	ldr	r3, [sp, #12]
 80048b6:	9302      	str	r3, [sp, #8]
 80048b8:	2d00      	cmp	r5, #0
 80048ba:	dd05      	ble.n	80048c8 <_dtoa_r+0x9a0>
 80048bc:	4639      	mov	r1, r7
 80048be:	462a      	mov	r2, r5
 80048c0:	4620      	mov	r0, r4
 80048c2:	f000 fb4b 	bl	8004f5c <__lshift>
 80048c6:	4607      	mov	r7, r0
 80048c8:	f1b8 0f00 	cmp.w	r8, #0
 80048cc:	d05b      	beq.n	8004986 <_dtoa_r+0xa5e>
 80048ce:	6879      	ldr	r1, [r7, #4]
 80048d0:	4620      	mov	r0, r4
 80048d2:	f000 f931 	bl	8004b38 <_Balloc>
 80048d6:	4605      	mov	r5, r0
 80048d8:	b928      	cbnz	r0, 80048e6 <_dtoa_r+0x9be>
 80048da:	4b87      	ldr	r3, [pc, #540]	; (8004af8 <_dtoa_r+0xbd0>)
 80048dc:	4602      	mov	r2, r0
 80048de:	f240 21ea 	movw	r1, #746	; 0x2ea
 80048e2:	f7ff bb3b 	b.w	8003f5c <_dtoa_r+0x34>
 80048e6:	693a      	ldr	r2, [r7, #16]
 80048e8:	3202      	adds	r2, #2
 80048ea:	0092      	lsls	r2, r2, #2
 80048ec:	f107 010c 	add.w	r1, r7, #12
 80048f0:	300c      	adds	r0, #12
 80048f2:	f000 f913 	bl	8004b1c <memcpy>
 80048f6:	2201      	movs	r2, #1
 80048f8:	4629      	mov	r1, r5
 80048fa:	4620      	mov	r0, r4
 80048fc:	f000 fb2e 	bl	8004f5c <__lshift>
 8004900:	9b01      	ldr	r3, [sp, #4]
 8004902:	f103 0901 	add.w	r9, r3, #1
 8004906:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800490a:	4413      	add	r3, r2
 800490c:	9305      	str	r3, [sp, #20]
 800490e:	f00a 0301 	and.w	r3, sl, #1
 8004912:	46b8      	mov	r8, r7
 8004914:	9304      	str	r3, [sp, #16]
 8004916:	4607      	mov	r7, r0
 8004918:	4631      	mov	r1, r6
 800491a:	ee18 0a10 	vmov	r0, s16
 800491e:	f7ff fa75 	bl	8003e0c <quorem>
 8004922:	4641      	mov	r1, r8
 8004924:	9002      	str	r0, [sp, #8]
 8004926:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800492a:	ee18 0a10 	vmov	r0, s16
 800492e:	f000 fb85 	bl	800503c <__mcmp>
 8004932:	463a      	mov	r2, r7
 8004934:	9003      	str	r0, [sp, #12]
 8004936:	4631      	mov	r1, r6
 8004938:	4620      	mov	r0, r4
 800493a:	f000 fb9b 	bl	8005074 <__mdiff>
 800493e:	68c2      	ldr	r2, [r0, #12]
 8004940:	f109 3bff 	add.w	fp, r9, #4294967295
 8004944:	4605      	mov	r5, r0
 8004946:	bb02      	cbnz	r2, 800498a <_dtoa_r+0xa62>
 8004948:	4601      	mov	r1, r0
 800494a:	ee18 0a10 	vmov	r0, s16
 800494e:	f000 fb75 	bl	800503c <__mcmp>
 8004952:	4602      	mov	r2, r0
 8004954:	4629      	mov	r1, r5
 8004956:	4620      	mov	r0, r4
 8004958:	9207      	str	r2, [sp, #28]
 800495a:	f000 f92d 	bl	8004bb8 <_Bfree>
 800495e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8004962:	ea43 0102 	orr.w	r1, r3, r2
 8004966:	9b04      	ldr	r3, [sp, #16]
 8004968:	430b      	orrs	r3, r1
 800496a:	464d      	mov	r5, r9
 800496c:	d10f      	bne.n	800498e <_dtoa_r+0xa66>
 800496e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8004972:	d02a      	beq.n	80049ca <_dtoa_r+0xaa2>
 8004974:	9b03      	ldr	r3, [sp, #12]
 8004976:	2b00      	cmp	r3, #0
 8004978:	dd02      	ble.n	8004980 <_dtoa_r+0xa58>
 800497a:	9b02      	ldr	r3, [sp, #8]
 800497c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8004980:	f88b a000 	strb.w	sl, [fp]
 8004984:	e775      	b.n	8004872 <_dtoa_r+0x94a>
 8004986:	4638      	mov	r0, r7
 8004988:	e7ba      	b.n	8004900 <_dtoa_r+0x9d8>
 800498a:	2201      	movs	r2, #1
 800498c:	e7e2      	b.n	8004954 <_dtoa_r+0xa2c>
 800498e:	9b03      	ldr	r3, [sp, #12]
 8004990:	2b00      	cmp	r3, #0
 8004992:	db04      	blt.n	800499e <_dtoa_r+0xa76>
 8004994:	9906      	ldr	r1, [sp, #24]
 8004996:	430b      	orrs	r3, r1
 8004998:	9904      	ldr	r1, [sp, #16]
 800499a:	430b      	orrs	r3, r1
 800499c:	d122      	bne.n	80049e4 <_dtoa_r+0xabc>
 800499e:	2a00      	cmp	r2, #0
 80049a0:	ddee      	ble.n	8004980 <_dtoa_r+0xa58>
 80049a2:	ee18 1a10 	vmov	r1, s16
 80049a6:	2201      	movs	r2, #1
 80049a8:	4620      	mov	r0, r4
 80049aa:	f000 fad7 	bl	8004f5c <__lshift>
 80049ae:	4631      	mov	r1, r6
 80049b0:	ee08 0a10 	vmov	s16, r0
 80049b4:	f000 fb42 	bl	800503c <__mcmp>
 80049b8:	2800      	cmp	r0, #0
 80049ba:	dc03      	bgt.n	80049c4 <_dtoa_r+0xa9c>
 80049bc:	d1e0      	bne.n	8004980 <_dtoa_r+0xa58>
 80049be:	f01a 0f01 	tst.w	sl, #1
 80049c2:	d0dd      	beq.n	8004980 <_dtoa_r+0xa58>
 80049c4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80049c8:	d1d7      	bne.n	800497a <_dtoa_r+0xa52>
 80049ca:	2339      	movs	r3, #57	; 0x39
 80049cc:	f88b 3000 	strb.w	r3, [fp]
 80049d0:	462b      	mov	r3, r5
 80049d2:	461d      	mov	r5, r3
 80049d4:	3b01      	subs	r3, #1
 80049d6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80049da:	2a39      	cmp	r2, #57	; 0x39
 80049dc:	d071      	beq.n	8004ac2 <_dtoa_r+0xb9a>
 80049de:	3201      	adds	r2, #1
 80049e0:	701a      	strb	r2, [r3, #0]
 80049e2:	e746      	b.n	8004872 <_dtoa_r+0x94a>
 80049e4:	2a00      	cmp	r2, #0
 80049e6:	dd07      	ble.n	80049f8 <_dtoa_r+0xad0>
 80049e8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80049ec:	d0ed      	beq.n	80049ca <_dtoa_r+0xaa2>
 80049ee:	f10a 0301 	add.w	r3, sl, #1
 80049f2:	f88b 3000 	strb.w	r3, [fp]
 80049f6:	e73c      	b.n	8004872 <_dtoa_r+0x94a>
 80049f8:	9b05      	ldr	r3, [sp, #20]
 80049fa:	f809 ac01 	strb.w	sl, [r9, #-1]
 80049fe:	4599      	cmp	r9, r3
 8004a00:	d047      	beq.n	8004a92 <_dtoa_r+0xb6a>
 8004a02:	ee18 1a10 	vmov	r1, s16
 8004a06:	2300      	movs	r3, #0
 8004a08:	220a      	movs	r2, #10
 8004a0a:	4620      	mov	r0, r4
 8004a0c:	f000 f8f6 	bl	8004bfc <__multadd>
 8004a10:	45b8      	cmp	r8, r7
 8004a12:	ee08 0a10 	vmov	s16, r0
 8004a16:	f04f 0300 	mov.w	r3, #0
 8004a1a:	f04f 020a 	mov.w	r2, #10
 8004a1e:	4641      	mov	r1, r8
 8004a20:	4620      	mov	r0, r4
 8004a22:	d106      	bne.n	8004a32 <_dtoa_r+0xb0a>
 8004a24:	f000 f8ea 	bl	8004bfc <__multadd>
 8004a28:	4680      	mov	r8, r0
 8004a2a:	4607      	mov	r7, r0
 8004a2c:	f109 0901 	add.w	r9, r9, #1
 8004a30:	e772      	b.n	8004918 <_dtoa_r+0x9f0>
 8004a32:	f000 f8e3 	bl	8004bfc <__multadd>
 8004a36:	4639      	mov	r1, r7
 8004a38:	4680      	mov	r8, r0
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	220a      	movs	r2, #10
 8004a3e:	4620      	mov	r0, r4
 8004a40:	f000 f8dc 	bl	8004bfc <__multadd>
 8004a44:	4607      	mov	r7, r0
 8004a46:	e7f1      	b.n	8004a2c <_dtoa_r+0xb04>
 8004a48:	9b03      	ldr	r3, [sp, #12]
 8004a4a:	9302      	str	r3, [sp, #8]
 8004a4c:	9d01      	ldr	r5, [sp, #4]
 8004a4e:	ee18 0a10 	vmov	r0, s16
 8004a52:	4631      	mov	r1, r6
 8004a54:	f7ff f9da 	bl	8003e0c <quorem>
 8004a58:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8004a5c:	9b01      	ldr	r3, [sp, #4]
 8004a5e:	f805 ab01 	strb.w	sl, [r5], #1
 8004a62:	1aea      	subs	r2, r5, r3
 8004a64:	9b02      	ldr	r3, [sp, #8]
 8004a66:	4293      	cmp	r3, r2
 8004a68:	dd09      	ble.n	8004a7e <_dtoa_r+0xb56>
 8004a6a:	ee18 1a10 	vmov	r1, s16
 8004a6e:	2300      	movs	r3, #0
 8004a70:	220a      	movs	r2, #10
 8004a72:	4620      	mov	r0, r4
 8004a74:	f000 f8c2 	bl	8004bfc <__multadd>
 8004a78:	ee08 0a10 	vmov	s16, r0
 8004a7c:	e7e7      	b.n	8004a4e <_dtoa_r+0xb26>
 8004a7e:	9b02      	ldr	r3, [sp, #8]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	bfc8      	it	gt
 8004a84:	461d      	movgt	r5, r3
 8004a86:	9b01      	ldr	r3, [sp, #4]
 8004a88:	bfd8      	it	le
 8004a8a:	2501      	movle	r5, #1
 8004a8c:	441d      	add	r5, r3
 8004a8e:	f04f 0800 	mov.w	r8, #0
 8004a92:	ee18 1a10 	vmov	r1, s16
 8004a96:	2201      	movs	r2, #1
 8004a98:	4620      	mov	r0, r4
 8004a9a:	f000 fa5f 	bl	8004f5c <__lshift>
 8004a9e:	4631      	mov	r1, r6
 8004aa0:	ee08 0a10 	vmov	s16, r0
 8004aa4:	f000 faca 	bl	800503c <__mcmp>
 8004aa8:	2800      	cmp	r0, #0
 8004aaa:	dc91      	bgt.n	80049d0 <_dtoa_r+0xaa8>
 8004aac:	d102      	bne.n	8004ab4 <_dtoa_r+0xb8c>
 8004aae:	f01a 0f01 	tst.w	sl, #1
 8004ab2:	d18d      	bne.n	80049d0 <_dtoa_r+0xaa8>
 8004ab4:	462b      	mov	r3, r5
 8004ab6:	461d      	mov	r5, r3
 8004ab8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004abc:	2a30      	cmp	r2, #48	; 0x30
 8004abe:	d0fa      	beq.n	8004ab6 <_dtoa_r+0xb8e>
 8004ac0:	e6d7      	b.n	8004872 <_dtoa_r+0x94a>
 8004ac2:	9a01      	ldr	r2, [sp, #4]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d184      	bne.n	80049d2 <_dtoa_r+0xaaa>
 8004ac8:	9b00      	ldr	r3, [sp, #0]
 8004aca:	3301      	adds	r3, #1
 8004acc:	9300      	str	r3, [sp, #0]
 8004ace:	2331      	movs	r3, #49	; 0x31
 8004ad0:	7013      	strb	r3, [r2, #0]
 8004ad2:	e6ce      	b.n	8004872 <_dtoa_r+0x94a>
 8004ad4:	4b09      	ldr	r3, [pc, #36]	; (8004afc <_dtoa_r+0xbd4>)
 8004ad6:	f7ff ba95 	b.w	8004004 <_dtoa_r+0xdc>
 8004ada:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	f47f aa6e 	bne.w	8003fbe <_dtoa_r+0x96>
 8004ae2:	4b07      	ldr	r3, [pc, #28]	; (8004b00 <_dtoa_r+0xbd8>)
 8004ae4:	f7ff ba8e 	b.w	8004004 <_dtoa_r+0xdc>
 8004ae8:	9b02      	ldr	r3, [sp, #8]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	dcae      	bgt.n	8004a4c <_dtoa_r+0xb24>
 8004aee:	9b06      	ldr	r3, [sp, #24]
 8004af0:	2b02      	cmp	r3, #2
 8004af2:	f73f aea8 	bgt.w	8004846 <_dtoa_r+0x91e>
 8004af6:	e7a9      	b.n	8004a4c <_dtoa_r+0xb24>
 8004af8:	080063d3 	.word	0x080063d3
 8004afc:	08006330 	.word	0x08006330
 8004b00:	08006354 	.word	0x08006354

08004b04 <_localeconv_r>:
 8004b04:	4800      	ldr	r0, [pc, #0]	; (8004b08 <_localeconv_r+0x4>)
 8004b06:	4770      	bx	lr
 8004b08:	20000160 	.word	0x20000160

08004b0c <malloc>:
 8004b0c:	4b02      	ldr	r3, [pc, #8]	; (8004b18 <malloc+0xc>)
 8004b0e:	4601      	mov	r1, r0
 8004b10:	6818      	ldr	r0, [r3, #0]
 8004b12:	f000 bc17 	b.w	8005344 <_malloc_r>
 8004b16:	bf00      	nop
 8004b18:	2000000c 	.word	0x2000000c

08004b1c <memcpy>:
 8004b1c:	440a      	add	r2, r1
 8004b1e:	4291      	cmp	r1, r2
 8004b20:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b24:	d100      	bne.n	8004b28 <memcpy+0xc>
 8004b26:	4770      	bx	lr
 8004b28:	b510      	push	{r4, lr}
 8004b2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b32:	4291      	cmp	r1, r2
 8004b34:	d1f9      	bne.n	8004b2a <memcpy+0xe>
 8004b36:	bd10      	pop	{r4, pc}

08004b38 <_Balloc>:
 8004b38:	b570      	push	{r4, r5, r6, lr}
 8004b3a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004b3c:	4604      	mov	r4, r0
 8004b3e:	460d      	mov	r5, r1
 8004b40:	b976      	cbnz	r6, 8004b60 <_Balloc+0x28>
 8004b42:	2010      	movs	r0, #16
 8004b44:	f7ff ffe2 	bl	8004b0c <malloc>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	6260      	str	r0, [r4, #36]	; 0x24
 8004b4c:	b920      	cbnz	r0, 8004b58 <_Balloc+0x20>
 8004b4e:	4b18      	ldr	r3, [pc, #96]	; (8004bb0 <_Balloc+0x78>)
 8004b50:	4818      	ldr	r0, [pc, #96]	; (8004bb4 <_Balloc+0x7c>)
 8004b52:	2166      	movs	r1, #102	; 0x66
 8004b54:	f000 fdd6 	bl	8005704 <__assert_func>
 8004b58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004b5c:	6006      	str	r6, [r0, #0]
 8004b5e:	60c6      	str	r6, [r0, #12]
 8004b60:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004b62:	68f3      	ldr	r3, [r6, #12]
 8004b64:	b183      	cbz	r3, 8004b88 <_Balloc+0x50>
 8004b66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004b6e:	b9b8      	cbnz	r0, 8004ba0 <_Balloc+0x68>
 8004b70:	2101      	movs	r1, #1
 8004b72:	fa01 f605 	lsl.w	r6, r1, r5
 8004b76:	1d72      	adds	r2, r6, #5
 8004b78:	0092      	lsls	r2, r2, #2
 8004b7a:	4620      	mov	r0, r4
 8004b7c:	f000 fb60 	bl	8005240 <_calloc_r>
 8004b80:	b160      	cbz	r0, 8004b9c <_Balloc+0x64>
 8004b82:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004b86:	e00e      	b.n	8004ba6 <_Balloc+0x6e>
 8004b88:	2221      	movs	r2, #33	; 0x21
 8004b8a:	2104      	movs	r1, #4
 8004b8c:	4620      	mov	r0, r4
 8004b8e:	f000 fb57 	bl	8005240 <_calloc_r>
 8004b92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b94:	60f0      	str	r0, [r6, #12]
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d1e4      	bne.n	8004b66 <_Balloc+0x2e>
 8004b9c:	2000      	movs	r0, #0
 8004b9e:	bd70      	pop	{r4, r5, r6, pc}
 8004ba0:	6802      	ldr	r2, [r0, #0]
 8004ba2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004bac:	e7f7      	b.n	8004b9e <_Balloc+0x66>
 8004bae:	bf00      	nop
 8004bb0:	08006361 	.word	0x08006361
 8004bb4:	080063e4 	.word	0x080063e4

08004bb8 <_Bfree>:
 8004bb8:	b570      	push	{r4, r5, r6, lr}
 8004bba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004bbc:	4605      	mov	r5, r0
 8004bbe:	460c      	mov	r4, r1
 8004bc0:	b976      	cbnz	r6, 8004be0 <_Bfree+0x28>
 8004bc2:	2010      	movs	r0, #16
 8004bc4:	f7ff ffa2 	bl	8004b0c <malloc>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	6268      	str	r0, [r5, #36]	; 0x24
 8004bcc:	b920      	cbnz	r0, 8004bd8 <_Bfree+0x20>
 8004bce:	4b09      	ldr	r3, [pc, #36]	; (8004bf4 <_Bfree+0x3c>)
 8004bd0:	4809      	ldr	r0, [pc, #36]	; (8004bf8 <_Bfree+0x40>)
 8004bd2:	218a      	movs	r1, #138	; 0x8a
 8004bd4:	f000 fd96 	bl	8005704 <__assert_func>
 8004bd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004bdc:	6006      	str	r6, [r0, #0]
 8004bde:	60c6      	str	r6, [r0, #12]
 8004be0:	b13c      	cbz	r4, 8004bf2 <_Bfree+0x3a>
 8004be2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004be4:	6862      	ldr	r2, [r4, #4]
 8004be6:	68db      	ldr	r3, [r3, #12]
 8004be8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004bec:	6021      	str	r1, [r4, #0]
 8004bee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004bf2:	bd70      	pop	{r4, r5, r6, pc}
 8004bf4:	08006361 	.word	0x08006361
 8004bf8:	080063e4 	.word	0x080063e4

08004bfc <__multadd>:
 8004bfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c00:	690d      	ldr	r5, [r1, #16]
 8004c02:	4607      	mov	r7, r0
 8004c04:	460c      	mov	r4, r1
 8004c06:	461e      	mov	r6, r3
 8004c08:	f101 0c14 	add.w	ip, r1, #20
 8004c0c:	2000      	movs	r0, #0
 8004c0e:	f8dc 3000 	ldr.w	r3, [ip]
 8004c12:	b299      	uxth	r1, r3
 8004c14:	fb02 6101 	mla	r1, r2, r1, r6
 8004c18:	0c1e      	lsrs	r6, r3, #16
 8004c1a:	0c0b      	lsrs	r3, r1, #16
 8004c1c:	fb02 3306 	mla	r3, r2, r6, r3
 8004c20:	b289      	uxth	r1, r1
 8004c22:	3001      	adds	r0, #1
 8004c24:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004c28:	4285      	cmp	r5, r0
 8004c2a:	f84c 1b04 	str.w	r1, [ip], #4
 8004c2e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004c32:	dcec      	bgt.n	8004c0e <__multadd+0x12>
 8004c34:	b30e      	cbz	r6, 8004c7a <__multadd+0x7e>
 8004c36:	68a3      	ldr	r3, [r4, #8]
 8004c38:	42ab      	cmp	r3, r5
 8004c3a:	dc19      	bgt.n	8004c70 <__multadd+0x74>
 8004c3c:	6861      	ldr	r1, [r4, #4]
 8004c3e:	4638      	mov	r0, r7
 8004c40:	3101      	adds	r1, #1
 8004c42:	f7ff ff79 	bl	8004b38 <_Balloc>
 8004c46:	4680      	mov	r8, r0
 8004c48:	b928      	cbnz	r0, 8004c56 <__multadd+0x5a>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	4b0c      	ldr	r3, [pc, #48]	; (8004c80 <__multadd+0x84>)
 8004c4e:	480d      	ldr	r0, [pc, #52]	; (8004c84 <__multadd+0x88>)
 8004c50:	21b5      	movs	r1, #181	; 0xb5
 8004c52:	f000 fd57 	bl	8005704 <__assert_func>
 8004c56:	6922      	ldr	r2, [r4, #16]
 8004c58:	3202      	adds	r2, #2
 8004c5a:	f104 010c 	add.w	r1, r4, #12
 8004c5e:	0092      	lsls	r2, r2, #2
 8004c60:	300c      	adds	r0, #12
 8004c62:	f7ff ff5b 	bl	8004b1c <memcpy>
 8004c66:	4621      	mov	r1, r4
 8004c68:	4638      	mov	r0, r7
 8004c6a:	f7ff ffa5 	bl	8004bb8 <_Bfree>
 8004c6e:	4644      	mov	r4, r8
 8004c70:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004c74:	3501      	adds	r5, #1
 8004c76:	615e      	str	r6, [r3, #20]
 8004c78:	6125      	str	r5, [r4, #16]
 8004c7a:	4620      	mov	r0, r4
 8004c7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c80:	080063d3 	.word	0x080063d3
 8004c84:	080063e4 	.word	0x080063e4

08004c88 <__hi0bits>:
 8004c88:	0c03      	lsrs	r3, r0, #16
 8004c8a:	041b      	lsls	r3, r3, #16
 8004c8c:	b9d3      	cbnz	r3, 8004cc4 <__hi0bits+0x3c>
 8004c8e:	0400      	lsls	r0, r0, #16
 8004c90:	2310      	movs	r3, #16
 8004c92:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004c96:	bf04      	itt	eq
 8004c98:	0200      	lsleq	r0, r0, #8
 8004c9a:	3308      	addeq	r3, #8
 8004c9c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8004ca0:	bf04      	itt	eq
 8004ca2:	0100      	lsleq	r0, r0, #4
 8004ca4:	3304      	addeq	r3, #4
 8004ca6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8004caa:	bf04      	itt	eq
 8004cac:	0080      	lsleq	r0, r0, #2
 8004cae:	3302      	addeq	r3, #2
 8004cb0:	2800      	cmp	r0, #0
 8004cb2:	db05      	blt.n	8004cc0 <__hi0bits+0x38>
 8004cb4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004cb8:	f103 0301 	add.w	r3, r3, #1
 8004cbc:	bf08      	it	eq
 8004cbe:	2320      	moveq	r3, #32
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	4770      	bx	lr
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	e7e4      	b.n	8004c92 <__hi0bits+0xa>

08004cc8 <__lo0bits>:
 8004cc8:	6803      	ldr	r3, [r0, #0]
 8004cca:	f013 0207 	ands.w	r2, r3, #7
 8004cce:	4601      	mov	r1, r0
 8004cd0:	d00b      	beq.n	8004cea <__lo0bits+0x22>
 8004cd2:	07da      	lsls	r2, r3, #31
 8004cd4:	d423      	bmi.n	8004d1e <__lo0bits+0x56>
 8004cd6:	0798      	lsls	r0, r3, #30
 8004cd8:	bf49      	itett	mi
 8004cda:	085b      	lsrmi	r3, r3, #1
 8004cdc:	089b      	lsrpl	r3, r3, #2
 8004cde:	2001      	movmi	r0, #1
 8004ce0:	600b      	strmi	r3, [r1, #0]
 8004ce2:	bf5c      	itt	pl
 8004ce4:	600b      	strpl	r3, [r1, #0]
 8004ce6:	2002      	movpl	r0, #2
 8004ce8:	4770      	bx	lr
 8004cea:	b298      	uxth	r0, r3
 8004cec:	b9a8      	cbnz	r0, 8004d1a <__lo0bits+0x52>
 8004cee:	0c1b      	lsrs	r3, r3, #16
 8004cf0:	2010      	movs	r0, #16
 8004cf2:	b2da      	uxtb	r2, r3
 8004cf4:	b90a      	cbnz	r2, 8004cfa <__lo0bits+0x32>
 8004cf6:	3008      	adds	r0, #8
 8004cf8:	0a1b      	lsrs	r3, r3, #8
 8004cfa:	071a      	lsls	r2, r3, #28
 8004cfc:	bf04      	itt	eq
 8004cfe:	091b      	lsreq	r3, r3, #4
 8004d00:	3004      	addeq	r0, #4
 8004d02:	079a      	lsls	r2, r3, #30
 8004d04:	bf04      	itt	eq
 8004d06:	089b      	lsreq	r3, r3, #2
 8004d08:	3002      	addeq	r0, #2
 8004d0a:	07da      	lsls	r2, r3, #31
 8004d0c:	d403      	bmi.n	8004d16 <__lo0bits+0x4e>
 8004d0e:	085b      	lsrs	r3, r3, #1
 8004d10:	f100 0001 	add.w	r0, r0, #1
 8004d14:	d005      	beq.n	8004d22 <__lo0bits+0x5a>
 8004d16:	600b      	str	r3, [r1, #0]
 8004d18:	4770      	bx	lr
 8004d1a:	4610      	mov	r0, r2
 8004d1c:	e7e9      	b.n	8004cf2 <__lo0bits+0x2a>
 8004d1e:	2000      	movs	r0, #0
 8004d20:	4770      	bx	lr
 8004d22:	2020      	movs	r0, #32
 8004d24:	4770      	bx	lr
	...

08004d28 <__i2b>:
 8004d28:	b510      	push	{r4, lr}
 8004d2a:	460c      	mov	r4, r1
 8004d2c:	2101      	movs	r1, #1
 8004d2e:	f7ff ff03 	bl	8004b38 <_Balloc>
 8004d32:	4602      	mov	r2, r0
 8004d34:	b928      	cbnz	r0, 8004d42 <__i2b+0x1a>
 8004d36:	4b05      	ldr	r3, [pc, #20]	; (8004d4c <__i2b+0x24>)
 8004d38:	4805      	ldr	r0, [pc, #20]	; (8004d50 <__i2b+0x28>)
 8004d3a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004d3e:	f000 fce1 	bl	8005704 <__assert_func>
 8004d42:	2301      	movs	r3, #1
 8004d44:	6144      	str	r4, [r0, #20]
 8004d46:	6103      	str	r3, [r0, #16]
 8004d48:	bd10      	pop	{r4, pc}
 8004d4a:	bf00      	nop
 8004d4c:	080063d3 	.word	0x080063d3
 8004d50:	080063e4 	.word	0x080063e4

08004d54 <__multiply>:
 8004d54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d58:	4691      	mov	r9, r2
 8004d5a:	690a      	ldr	r2, [r1, #16]
 8004d5c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004d60:	429a      	cmp	r2, r3
 8004d62:	bfb8      	it	lt
 8004d64:	460b      	movlt	r3, r1
 8004d66:	460c      	mov	r4, r1
 8004d68:	bfbc      	itt	lt
 8004d6a:	464c      	movlt	r4, r9
 8004d6c:	4699      	movlt	r9, r3
 8004d6e:	6927      	ldr	r7, [r4, #16]
 8004d70:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004d74:	68a3      	ldr	r3, [r4, #8]
 8004d76:	6861      	ldr	r1, [r4, #4]
 8004d78:	eb07 060a 	add.w	r6, r7, sl
 8004d7c:	42b3      	cmp	r3, r6
 8004d7e:	b085      	sub	sp, #20
 8004d80:	bfb8      	it	lt
 8004d82:	3101      	addlt	r1, #1
 8004d84:	f7ff fed8 	bl	8004b38 <_Balloc>
 8004d88:	b930      	cbnz	r0, 8004d98 <__multiply+0x44>
 8004d8a:	4602      	mov	r2, r0
 8004d8c:	4b44      	ldr	r3, [pc, #272]	; (8004ea0 <__multiply+0x14c>)
 8004d8e:	4845      	ldr	r0, [pc, #276]	; (8004ea4 <__multiply+0x150>)
 8004d90:	f240 115d 	movw	r1, #349	; 0x15d
 8004d94:	f000 fcb6 	bl	8005704 <__assert_func>
 8004d98:	f100 0514 	add.w	r5, r0, #20
 8004d9c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004da0:	462b      	mov	r3, r5
 8004da2:	2200      	movs	r2, #0
 8004da4:	4543      	cmp	r3, r8
 8004da6:	d321      	bcc.n	8004dec <__multiply+0x98>
 8004da8:	f104 0314 	add.w	r3, r4, #20
 8004dac:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8004db0:	f109 0314 	add.w	r3, r9, #20
 8004db4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8004db8:	9202      	str	r2, [sp, #8]
 8004dba:	1b3a      	subs	r2, r7, r4
 8004dbc:	3a15      	subs	r2, #21
 8004dbe:	f022 0203 	bic.w	r2, r2, #3
 8004dc2:	3204      	adds	r2, #4
 8004dc4:	f104 0115 	add.w	r1, r4, #21
 8004dc8:	428f      	cmp	r7, r1
 8004dca:	bf38      	it	cc
 8004dcc:	2204      	movcc	r2, #4
 8004dce:	9201      	str	r2, [sp, #4]
 8004dd0:	9a02      	ldr	r2, [sp, #8]
 8004dd2:	9303      	str	r3, [sp, #12]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d80c      	bhi.n	8004df2 <__multiply+0x9e>
 8004dd8:	2e00      	cmp	r6, #0
 8004dda:	dd03      	ble.n	8004de4 <__multiply+0x90>
 8004ddc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d05a      	beq.n	8004e9a <__multiply+0x146>
 8004de4:	6106      	str	r6, [r0, #16]
 8004de6:	b005      	add	sp, #20
 8004de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dec:	f843 2b04 	str.w	r2, [r3], #4
 8004df0:	e7d8      	b.n	8004da4 <__multiply+0x50>
 8004df2:	f8b3 a000 	ldrh.w	sl, [r3]
 8004df6:	f1ba 0f00 	cmp.w	sl, #0
 8004dfa:	d024      	beq.n	8004e46 <__multiply+0xf2>
 8004dfc:	f104 0e14 	add.w	lr, r4, #20
 8004e00:	46a9      	mov	r9, r5
 8004e02:	f04f 0c00 	mov.w	ip, #0
 8004e06:	f85e 2b04 	ldr.w	r2, [lr], #4
 8004e0a:	f8d9 1000 	ldr.w	r1, [r9]
 8004e0e:	fa1f fb82 	uxth.w	fp, r2
 8004e12:	b289      	uxth	r1, r1
 8004e14:	fb0a 110b 	mla	r1, sl, fp, r1
 8004e18:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8004e1c:	f8d9 2000 	ldr.w	r2, [r9]
 8004e20:	4461      	add	r1, ip
 8004e22:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8004e26:	fb0a c20b 	mla	r2, sl, fp, ip
 8004e2a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004e2e:	b289      	uxth	r1, r1
 8004e30:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004e34:	4577      	cmp	r7, lr
 8004e36:	f849 1b04 	str.w	r1, [r9], #4
 8004e3a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8004e3e:	d8e2      	bhi.n	8004e06 <__multiply+0xb2>
 8004e40:	9a01      	ldr	r2, [sp, #4]
 8004e42:	f845 c002 	str.w	ip, [r5, r2]
 8004e46:	9a03      	ldr	r2, [sp, #12]
 8004e48:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004e4c:	3304      	adds	r3, #4
 8004e4e:	f1b9 0f00 	cmp.w	r9, #0
 8004e52:	d020      	beq.n	8004e96 <__multiply+0x142>
 8004e54:	6829      	ldr	r1, [r5, #0]
 8004e56:	f104 0c14 	add.w	ip, r4, #20
 8004e5a:	46ae      	mov	lr, r5
 8004e5c:	f04f 0a00 	mov.w	sl, #0
 8004e60:	f8bc b000 	ldrh.w	fp, [ip]
 8004e64:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8004e68:	fb09 220b 	mla	r2, r9, fp, r2
 8004e6c:	4492      	add	sl, r2
 8004e6e:	b289      	uxth	r1, r1
 8004e70:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8004e74:	f84e 1b04 	str.w	r1, [lr], #4
 8004e78:	f85c 2b04 	ldr.w	r2, [ip], #4
 8004e7c:	f8be 1000 	ldrh.w	r1, [lr]
 8004e80:	0c12      	lsrs	r2, r2, #16
 8004e82:	fb09 1102 	mla	r1, r9, r2, r1
 8004e86:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8004e8a:	4567      	cmp	r7, ip
 8004e8c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004e90:	d8e6      	bhi.n	8004e60 <__multiply+0x10c>
 8004e92:	9a01      	ldr	r2, [sp, #4]
 8004e94:	50a9      	str	r1, [r5, r2]
 8004e96:	3504      	adds	r5, #4
 8004e98:	e79a      	b.n	8004dd0 <__multiply+0x7c>
 8004e9a:	3e01      	subs	r6, #1
 8004e9c:	e79c      	b.n	8004dd8 <__multiply+0x84>
 8004e9e:	bf00      	nop
 8004ea0:	080063d3 	.word	0x080063d3
 8004ea4:	080063e4 	.word	0x080063e4

08004ea8 <__pow5mult>:
 8004ea8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004eac:	4615      	mov	r5, r2
 8004eae:	f012 0203 	ands.w	r2, r2, #3
 8004eb2:	4606      	mov	r6, r0
 8004eb4:	460f      	mov	r7, r1
 8004eb6:	d007      	beq.n	8004ec8 <__pow5mult+0x20>
 8004eb8:	4c25      	ldr	r4, [pc, #148]	; (8004f50 <__pow5mult+0xa8>)
 8004eba:	3a01      	subs	r2, #1
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004ec2:	f7ff fe9b 	bl	8004bfc <__multadd>
 8004ec6:	4607      	mov	r7, r0
 8004ec8:	10ad      	asrs	r5, r5, #2
 8004eca:	d03d      	beq.n	8004f48 <__pow5mult+0xa0>
 8004ecc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004ece:	b97c      	cbnz	r4, 8004ef0 <__pow5mult+0x48>
 8004ed0:	2010      	movs	r0, #16
 8004ed2:	f7ff fe1b 	bl	8004b0c <malloc>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	6270      	str	r0, [r6, #36]	; 0x24
 8004eda:	b928      	cbnz	r0, 8004ee8 <__pow5mult+0x40>
 8004edc:	4b1d      	ldr	r3, [pc, #116]	; (8004f54 <__pow5mult+0xac>)
 8004ede:	481e      	ldr	r0, [pc, #120]	; (8004f58 <__pow5mult+0xb0>)
 8004ee0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8004ee4:	f000 fc0e 	bl	8005704 <__assert_func>
 8004ee8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004eec:	6004      	str	r4, [r0, #0]
 8004eee:	60c4      	str	r4, [r0, #12]
 8004ef0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004ef4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004ef8:	b94c      	cbnz	r4, 8004f0e <__pow5mult+0x66>
 8004efa:	f240 2171 	movw	r1, #625	; 0x271
 8004efe:	4630      	mov	r0, r6
 8004f00:	f7ff ff12 	bl	8004d28 <__i2b>
 8004f04:	2300      	movs	r3, #0
 8004f06:	f8c8 0008 	str.w	r0, [r8, #8]
 8004f0a:	4604      	mov	r4, r0
 8004f0c:	6003      	str	r3, [r0, #0]
 8004f0e:	f04f 0900 	mov.w	r9, #0
 8004f12:	07eb      	lsls	r3, r5, #31
 8004f14:	d50a      	bpl.n	8004f2c <__pow5mult+0x84>
 8004f16:	4639      	mov	r1, r7
 8004f18:	4622      	mov	r2, r4
 8004f1a:	4630      	mov	r0, r6
 8004f1c:	f7ff ff1a 	bl	8004d54 <__multiply>
 8004f20:	4639      	mov	r1, r7
 8004f22:	4680      	mov	r8, r0
 8004f24:	4630      	mov	r0, r6
 8004f26:	f7ff fe47 	bl	8004bb8 <_Bfree>
 8004f2a:	4647      	mov	r7, r8
 8004f2c:	106d      	asrs	r5, r5, #1
 8004f2e:	d00b      	beq.n	8004f48 <__pow5mult+0xa0>
 8004f30:	6820      	ldr	r0, [r4, #0]
 8004f32:	b938      	cbnz	r0, 8004f44 <__pow5mult+0x9c>
 8004f34:	4622      	mov	r2, r4
 8004f36:	4621      	mov	r1, r4
 8004f38:	4630      	mov	r0, r6
 8004f3a:	f7ff ff0b 	bl	8004d54 <__multiply>
 8004f3e:	6020      	str	r0, [r4, #0]
 8004f40:	f8c0 9000 	str.w	r9, [r0]
 8004f44:	4604      	mov	r4, r0
 8004f46:	e7e4      	b.n	8004f12 <__pow5mult+0x6a>
 8004f48:	4638      	mov	r0, r7
 8004f4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f4e:	bf00      	nop
 8004f50:	08006530 	.word	0x08006530
 8004f54:	08006361 	.word	0x08006361
 8004f58:	080063e4 	.word	0x080063e4

08004f5c <__lshift>:
 8004f5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f60:	460c      	mov	r4, r1
 8004f62:	6849      	ldr	r1, [r1, #4]
 8004f64:	6923      	ldr	r3, [r4, #16]
 8004f66:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004f6a:	68a3      	ldr	r3, [r4, #8]
 8004f6c:	4607      	mov	r7, r0
 8004f6e:	4691      	mov	r9, r2
 8004f70:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004f74:	f108 0601 	add.w	r6, r8, #1
 8004f78:	42b3      	cmp	r3, r6
 8004f7a:	db0b      	blt.n	8004f94 <__lshift+0x38>
 8004f7c:	4638      	mov	r0, r7
 8004f7e:	f7ff fddb 	bl	8004b38 <_Balloc>
 8004f82:	4605      	mov	r5, r0
 8004f84:	b948      	cbnz	r0, 8004f9a <__lshift+0x3e>
 8004f86:	4602      	mov	r2, r0
 8004f88:	4b2a      	ldr	r3, [pc, #168]	; (8005034 <__lshift+0xd8>)
 8004f8a:	482b      	ldr	r0, [pc, #172]	; (8005038 <__lshift+0xdc>)
 8004f8c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004f90:	f000 fbb8 	bl	8005704 <__assert_func>
 8004f94:	3101      	adds	r1, #1
 8004f96:	005b      	lsls	r3, r3, #1
 8004f98:	e7ee      	b.n	8004f78 <__lshift+0x1c>
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	f100 0114 	add.w	r1, r0, #20
 8004fa0:	f100 0210 	add.w	r2, r0, #16
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	4553      	cmp	r3, sl
 8004fa8:	db37      	blt.n	800501a <__lshift+0xbe>
 8004faa:	6920      	ldr	r0, [r4, #16]
 8004fac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004fb0:	f104 0314 	add.w	r3, r4, #20
 8004fb4:	f019 091f 	ands.w	r9, r9, #31
 8004fb8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004fbc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8004fc0:	d02f      	beq.n	8005022 <__lshift+0xc6>
 8004fc2:	f1c9 0e20 	rsb	lr, r9, #32
 8004fc6:	468a      	mov	sl, r1
 8004fc8:	f04f 0c00 	mov.w	ip, #0
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	fa02 f209 	lsl.w	r2, r2, r9
 8004fd2:	ea42 020c 	orr.w	r2, r2, ip
 8004fd6:	f84a 2b04 	str.w	r2, [sl], #4
 8004fda:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fde:	4298      	cmp	r0, r3
 8004fe0:	fa22 fc0e 	lsr.w	ip, r2, lr
 8004fe4:	d8f2      	bhi.n	8004fcc <__lshift+0x70>
 8004fe6:	1b03      	subs	r3, r0, r4
 8004fe8:	3b15      	subs	r3, #21
 8004fea:	f023 0303 	bic.w	r3, r3, #3
 8004fee:	3304      	adds	r3, #4
 8004ff0:	f104 0215 	add.w	r2, r4, #21
 8004ff4:	4290      	cmp	r0, r2
 8004ff6:	bf38      	it	cc
 8004ff8:	2304      	movcc	r3, #4
 8004ffa:	f841 c003 	str.w	ip, [r1, r3]
 8004ffe:	f1bc 0f00 	cmp.w	ip, #0
 8005002:	d001      	beq.n	8005008 <__lshift+0xac>
 8005004:	f108 0602 	add.w	r6, r8, #2
 8005008:	3e01      	subs	r6, #1
 800500a:	4638      	mov	r0, r7
 800500c:	612e      	str	r6, [r5, #16]
 800500e:	4621      	mov	r1, r4
 8005010:	f7ff fdd2 	bl	8004bb8 <_Bfree>
 8005014:	4628      	mov	r0, r5
 8005016:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800501a:	f842 0f04 	str.w	r0, [r2, #4]!
 800501e:	3301      	adds	r3, #1
 8005020:	e7c1      	b.n	8004fa6 <__lshift+0x4a>
 8005022:	3904      	subs	r1, #4
 8005024:	f853 2b04 	ldr.w	r2, [r3], #4
 8005028:	f841 2f04 	str.w	r2, [r1, #4]!
 800502c:	4298      	cmp	r0, r3
 800502e:	d8f9      	bhi.n	8005024 <__lshift+0xc8>
 8005030:	e7ea      	b.n	8005008 <__lshift+0xac>
 8005032:	bf00      	nop
 8005034:	080063d3 	.word	0x080063d3
 8005038:	080063e4 	.word	0x080063e4

0800503c <__mcmp>:
 800503c:	b530      	push	{r4, r5, lr}
 800503e:	6902      	ldr	r2, [r0, #16]
 8005040:	690c      	ldr	r4, [r1, #16]
 8005042:	1b12      	subs	r2, r2, r4
 8005044:	d10e      	bne.n	8005064 <__mcmp+0x28>
 8005046:	f100 0314 	add.w	r3, r0, #20
 800504a:	3114      	adds	r1, #20
 800504c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005050:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005054:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005058:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800505c:	42a5      	cmp	r5, r4
 800505e:	d003      	beq.n	8005068 <__mcmp+0x2c>
 8005060:	d305      	bcc.n	800506e <__mcmp+0x32>
 8005062:	2201      	movs	r2, #1
 8005064:	4610      	mov	r0, r2
 8005066:	bd30      	pop	{r4, r5, pc}
 8005068:	4283      	cmp	r3, r0
 800506a:	d3f3      	bcc.n	8005054 <__mcmp+0x18>
 800506c:	e7fa      	b.n	8005064 <__mcmp+0x28>
 800506e:	f04f 32ff 	mov.w	r2, #4294967295
 8005072:	e7f7      	b.n	8005064 <__mcmp+0x28>

08005074 <__mdiff>:
 8005074:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005078:	460c      	mov	r4, r1
 800507a:	4606      	mov	r6, r0
 800507c:	4611      	mov	r1, r2
 800507e:	4620      	mov	r0, r4
 8005080:	4690      	mov	r8, r2
 8005082:	f7ff ffdb 	bl	800503c <__mcmp>
 8005086:	1e05      	subs	r5, r0, #0
 8005088:	d110      	bne.n	80050ac <__mdiff+0x38>
 800508a:	4629      	mov	r1, r5
 800508c:	4630      	mov	r0, r6
 800508e:	f7ff fd53 	bl	8004b38 <_Balloc>
 8005092:	b930      	cbnz	r0, 80050a2 <__mdiff+0x2e>
 8005094:	4b3a      	ldr	r3, [pc, #232]	; (8005180 <__mdiff+0x10c>)
 8005096:	4602      	mov	r2, r0
 8005098:	f240 2132 	movw	r1, #562	; 0x232
 800509c:	4839      	ldr	r0, [pc, #228]	; (8005184 <__mdiff+0x110>)
 800509e:	f000 fb31 	bl	8005704 <__assert_func>
 80050a2:	2301      	movs	r3, #1
 80050a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80050a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050ac:	bfa4      	itt	ge
 80050ae:	4643      	movge	r3, r8
 80050b0:	46a0      	movge	r8, r4
 80050b2:	4630      	mov	r0, r6
 80050b4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80050b8:	bfa6      	itte	ge
 80050ba:	461c      	movge	r4, r3
 80050bc:	2500      	movge	r5, #0
 80050be:	2501      	movlt	r5, #1
 80050c0:	f7ff fd3a 	bl	8004b38 <_Balloc>
 80050c4:	b920      	cbnz	r0, 80050d0 <__mdiff+0x5c>
 80050c6:	4b2e      	ldr	r3, [pc, #184]	; (8005180 <__mdiff+0x10c>)
 80050c8:	4602      	mov	r2, r0
 80050ca:	f44f 7110 	mov.w	r1, #576	; 0x240
 80050ce:	e7e5      	b.n	800509c <__mdiff+0x28>
 80050d0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80050d4:	6926      	ldr	r6, [r4, #16]
 80050d6:	60c5      	str	r5, [r0, #12]
 80050d8:	f104 0914 	add.w	r9, r4, #20
 80050dc:	f108 0514 	add.w	r5, r8, #20
 80050e0:	f100 0e14 	add.w	lr, r0, #20
 80050e4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80050e8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80050ec:	f108 0210 	add.w	r2, r8, #16
 80050f0:	46f2      	mov	sl, lr
 80050f2:	2100      	movs	r1, #0
 80050f4:	f859 3b04 	ldr.w	r3, [r9], #4
 80050f8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80050fc:	fa1f f883 	uxth.w	r8, r3
 8005100:	fa11 f18b 	uxtah	r1, r1, fp
 8005104:	0c1b      	lsrs	r3, r3, #16
 8005106:	eba1 0808 	sub.w	r8, r1, r8
 800510a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800510e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005112:	fa1f f888 	uxth.w	r8, r8
 8005116:	1419      	asrs	r1, r3, #16
 8005118:	454e      	cmp	r6, r9
 800511a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800511e:	f84a 3b04 	str.w	r3, [sl], #4
 8005122:	d8e7      	bhi.n	80050f4 <__mdiff+0x80>
 8005124:	1b33      	subs	r3, r6, r4
 8005126:	3b15      	subs	r3, #21
 8005128:	f023 0303 	bic.w	r3, r3, #3
 800512c:	3304      	adds	r3, #4
 800512e:	3415      	adds	r4, #21
 8005130:	42a6      	cmp	r6, r4
 8005132:	bf38      	it	cc
 8005134:	2304      	movcc	r3, #4
 8005136:	441d      	add	r5, r3
 8005138:	4473      	add	r3, lr
 800513a:	469e      	mov	lr, r3
 800513c:	462e      	mov	r6, r5
 800513e:	4566      	cmp	r6, ip
 8005140:	d30e      	bcc.n	8005160 <__mdiff+0xec>
 8005142:	f10c 0203 	add.w	r2, ip, #3
 8005146:	1b52      	subs	r2, r2, r5
 8005148:	f022 0203 	bic.w	r2, r2, #3
 800514c:	3d03      	subs	r5, #3
 800514e:	45ac      	cmp	ip, r5
 8005150:	bf38      	it	cc
 8005152:	2200      	movcc	r2, #0
 8005154:	441a      	add	r2, r3
 8005156:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800515a:	b17b      	cbz	r3, 800517c <__mdiff+0x108>
 800515c:	6107      	str	r7, [r0, #16]
 800515e:	e7a3      	b.n	80050a8 <__mdiff+0x34>
 8005160:	f856 8b04 	ldr.w	r8, [r6], #4
 8005164:	fa11 f288 	uxtah	r2, r1, r8
 8005168:	1414      	asrs	r4, r2, #16
 800516a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800516e:	b292      	uxth	r2, r2
 8005170:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005174:	f84e 2b04 	str.w	r2, [lr], #4
 8005178:	1421      	asrs	r1, r4, #16
 800517a:	e7e0      	b.n	800513e <__mdiff+0xca>
 800517c:	3f01      	subs	r7, #1
 800517e:	e7ea      	b.n	8005156 <__mdiff+0xe2>
 8005180:	080063d3 	.word	0x080063d3
 8005184:	080063e4 	.word	0x080063e4

08005188 <__d2b>:
 8005188:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800518c:	4689      	mov	r9, r1
 800518e:	2101      	movs	r1, #1
 8005190:	ec57 6b10 	vmov	r6, r7, d0
 8005194:	4690      	mov	r8, r2
 8005196:	f7ff fccf 	bl	8004b38 <_Balloc>
 800519a:	4604      	mov	r4, r0
 800519c:	b930      	cbnz	r0, 80051ac <__d2b+0x24>
 800519e:	4602      	mov	r2, r0
 80051a0:	4b25      	ldr	r3, [pc, #148]	; (8005238 <__d2b+0xb0>)
 80051a2:	4826      	ldr	r0, [pc, #152]	; (800523c <__d2b+0xb4>)
 80051a4:	f240 310a 	movw	r1, #778	; 0x30a
 80051a8:	f000 faac 	bl	8005704 <__assert_func>
 80051ac:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80051b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80051b4:	bb35      	cbnz	r5, 8005204 <__d2b+0x7c>
 80051b6:	2e00      	cmp	r6, #0
 80051b8:	9301      	str	r3, [sp, #4]
 80051ba:	d028      	beq.n	800520e <__d2b+0x86>
 80051bc:	4668      	mov	r0, sp
 80051be:	9600      	str	r6, [sp, #0]
 80051c0:	f7ff fd82 	bl	8004cc8 <__lo0bits>
 80051c4:	9900      	ldr	r1, [sp, #0]
 80051c6:	b300      	cbz	r0, 800520a <__d2b+0x82>
 80051c8:	9a01      	ldr	r2, [sp, #4]
 80051ca:	f1c0 0320 	rsb	r3, r0, #32
 80051ce:	fa02 f303 	lsl.w	r3, r2, r3
 80051d2:	430b      	orrs	r3, r1
 80051d4:	40c2      	lsrs	r2, r0
 80051d6:	6163      	str	r3, [r4, #20]
 80051d8:	9201      	str	r2, [sp, #4]
 80051da:	9b01      	ldr	r3, [sp, #4]
 80051dc:	61a3      	str	r3, [r4, #24]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	bf14      	ite	ne
 80051e2:	2202      	movne	r2, #2
 80051e4:	2201      	moveq	r2, #1
 80051e6:	6122      	str	r2, [r4, #16]
 80051e8:	b1d5      	cbz	r5, 8005220 <__d2b+0x98>
 80051ea:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80051ee:	4405      	add	r5, r0
 80051f0:	f8c9 5000 	str.w	r5, [r9]
 80051f4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80051f8:	f8c8 0000 	str.w	r0, [r8]
 80051fc:	4620      	mov	r0, r4
 80051fe:	b003      	add	sp, #12
 8005200:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005204:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005208:	e7d5      	b.n	80051b6 <__d2b+0x2e>
 800520a:	6161      	str	r1, [r4, #20]
 800520c:	e7e5      	b.n	80051da <__d2b+0x52>
 800520e:	a801      	add	r0, sp, #4
 8005210:	f7ff fd5a 	bl	8004cc8 <__lo0bits>
 8005214:	9b01      	ldr	r3, [sp, #4]
 8005216:	6163      	str	r3, [r4, #20]
 8005218:	2201      	movs	r2, #1
 800521a:	6122      	str	r2, [r4, #16]
 800521c:	3020      	adds	r0, #32
 800521e:	e7e3      	b.n	80051e8 <__d2b+0x60>
 8005220:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005224:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005228:	f8c9 0000 	str.w	r0, [r9]
 800522c:	6918      	ldr	r0, [r3, #16]
 800522e:	f7ff fd2b 	bl	8004c88 <__hi0bits>
 8005232:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005236:	e7df      	b.n	80051f8 <__d2b+0x70>
 8005238:	080063d3 	.word	0x080063d3
 800523c:	080063e4 	.word	0x080063e4

08005240 <_calloc_r>:
 8005240:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005242:	fba1 2402 	umull	r2, r4, r1, r2
 8005246:	b94c      	cbnz	r4, 800525c <_calloc_r+0x1c>
 8005248:	4611      	mov	r1, r2
 800524a:	9201      	str	r2, [sp, #4]
 800524c:	f000 f87a 	bl	8005344 <_malloc_r>
 8005250:	9a01      	ldr	r2, [sp, #4]
 8005252:	4605      	mov	r5, r0
 8005254:	b930      	cbnz	r0, 8005264 <_calloc_r+0x24>
 8005256:	4628      	mov	r0, r5
 8005258:	b003      	add	sp, #12
 800525a:	bd30      	pop	{r4, r5, pc}
 800525c:	220c      	movs	r2, #12
 800525e:	6002      	str	r2, [r0, #0]
 8005260:	2500      	movs	r5, #0
 8005262:	e7f8      	b.n	8005256 <_calloc_r+0x16>
 8005264:	4621      	mov	r1, r4
 8005266:	f7fe f93f 	bl	80034e8 <memset>
 800526a:	e7f4      	b.n	8005256 <_calloc_r+0x16>

0800526c <_free_r>:
 800526c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800526e:	2900      	cmp	r1, #0
 8005270:	d044      	beq.n	80052fc <_free_r+0x90>
 8005272:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005276:	9001      	str	r0, [sp, #4]
 8005278:	2b00      	cmp	r3, #0
 800527a:	f1a1 0404 	sub.w	r4, r1, #4
 800527e:	bfb8      	it	lt
 8005280:	18e4      	addlt	r4, r4, r3
 8005282:	f000 fa9b 	bl	80057bc <__malloc_lock>
 8005286:	4a1e      	ldr	r2, [pc, #120]	; (8005300 <_free_r+0x94>)
 8005288:	9801      	ldr	r0, [sp, #4]
 800528a:	6813      	ldr	r3, [r2, #0]
 800528c:	b933      	cbnz	r3, 800529c <_free_r+0x30>
 800528e:	6063      	str	r3, [r4, #4]
 8005290:	6014      	str	r4, [r2, #0]
 8005292:	b003      	add	sp, #12
 8005294:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005298:	f000 ba96 	b.w	80057c8 <__malloc_unlock>
 800529c:	42a3      	cmp	r3, r4
 800529e:	d908      	bls.n	80052b2 <_free_r+0x46>
 80052a0:	6825      	ldr	r5, [r4, #0]
 80052a2:	1961      	adds	r1, r4, r5
 80052a4:	428b      	cmp	r3, r1
 80052a6:	bf01      	itttt	eq
 80052a8:	6819      	ldreq	r1, [r3, #0]
 80052aa:	685b      	ldreq	r3, [r3, #4]
 80052ac:	1949      	addeq	r1, r1, r5
 80052ae:	6021      	streq	r1, [r4, #0]
 80052b0:	e7ed      	b.n	800528e <_free_r+0x22>
 80052b2:	461a      	mov	r2, r3
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	b10b      	cbz	r3, 80052bc <_free_r+0x50>
 80052b8:	42a3      	cmp	r3, r4
 80052ba:	d9fa      	bls.n	80052b2 <_free_r+0x46>
 80052bc:	6811      	ldr	r1, [r2, #0]
 80052be:	1855      	adds	r5, r2, r1
 80052c0:	42a5      	cmp	r5, r4
 80052c2:	d10b      	bne.n	80052dc <_free_r+0x70>
 80052c4:	6824      	ldr	r4, [r4, #0]
 80052c6:	4421      	add	r1, r4
 80052c8:	1854      	adds	r4, r2, r1
 80052ca:	42a3      	cmp	r3, r4
 80052cc:	6011      	str	r1, [r2, #0]
 80052ce:	d1e0      	bne.n	8005292 <_free_r+0x26>
 80052d0:	681c      	ldr	r4, [r3, #0]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	6053      	str	r3, [r2, #4]
 80052d6:	4421      	add	r1, r4
 80052d8:	6011      	str	r1, [r2, #0]
 80052da:	e7da      	b.n	8005292 <_free_r+0x26>
 80052dc:	d902      	bls.n	80052e4 <_free_r+0x78>
 80052de:	230c      	movs	r3, #12
 80052e0:	6003      	str	r3, [r0, #0]
 80052e2:	e7d6      	b.n	8005292 <_free_r+0x26>
 80052e4:	6825      	ldr	r5, [r4, #0]
 80052e6:	1961      	adds	r1, r4, r5
 80052e8:	428b      	cmp	r3, r1
 80052ea:	bf04      	itt	eq
 80052ec:	6819      	ldreq	r1, [r3, #0]
 80052ee:	685b      	ldreq	r3, [r3, #4]
 80052f0:	6063      	str	r3, [r4, #4]
 80052f2:	bf04      	itt	eq
 80052f4:	1949      	addeq	r1, r1, r5
 80052f6:	6021      	streq	r1, [r4, #0]
 80052f8:	6054      	str	r4, [r2, #4]
 80052fa:	e7ca      	b.n	8005292 <_free_r+0x26>
 80052fc:	b003      	add	sp, #12
 80052fe:	bd30      	pop	{r4, r5, pc}
 8005300:	200002b4 	.word	0x200002b4

08005304 <sbrk_aligned>:
 8005304:	b570      	push	{r4, r5, r6, lr}
 8005306:	4e0e      	ldr	r6, [pc, #56]	; (8005340 <sbrk_aligned+0x3c>)
 8005308:	460c      	mov	r4, r1
 800530a:	6831      	ldr	r1, [r6, #0]
 800530c:	4605      	mov	r5, r0
 800530e:	b911      	cbnz	r1, 8005316 <sbrk_aligned+0x12>
 8005310:	f000 f9e8 	bl	80056e4 <_sbrk_r>
 8005314:	6030      	str	r0, [r6, #0]
 8005316:	4621      	mov	r1, r4
 8005318:	4628      	mov	r0, r5
 800531a:	f000 f9e3 	bl	80056e4 <_sbrk_r>
 800531e:	1c43      	adds	r3, r0, #1
 8005320:	d00a      	beq.n	8005338 <sbrk_aligned+0x34>
 8005322:	1cc4      	adds	r4, r0, #3
 8005324:	f024 0403 	bic.w	r4, r4, #3
 8005328:	42a0      	cmp	r0, r4
 800532a:	d007      	beq.n	800533c <sbrk_aligned+0x38>
 800532c:	1a21      	subs	r1, r4, r0
 800532e:	4628      	mov	r0, r5
 8005330:	f000 f9d8 	bl	80056e4 <_sbrk_r>
 8005334:	3001      	adds	r0, #1
 8005336:	d101      	bne.n	800533c <sbrk_aligned+0x38>
 8005338:	f04f 34ff 	mov.w	r4, #4294967295
 800533c:	4620      	mov	r0, r4
 800533e:	bd70      	pop	{r4, r5, r6, pc}
 8005340:	200002b8 	.word	0x200002b8

08005344 <_malloc_r>:
 8005344:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005348:	1ccd      	adds	r5, r1, #3
 800534a:	f025 0503 	bic.w	r5, r5, #3
 800534e:	3508      	adds	r5, #8
 8005350:	2d0c      	cmp	r5, #12
 8005352:	bf38      	it	cc
 8005354:	250c      	movcc	r5, #12
 8005356:	2d00      	cmp	r5, #0
 8005358:	4607      	mov	r7, r0
 800535a:	db01      	blt.n	8005360 <_malloc_r+0x1c>
 800535c:	42a9      	cmp	r1, r5
 800535e:	d905      	bls.n	800536c <_malloc_r+0x28>
 8005360:	230c      	movs	r3, #12
 8005362:	603b      	str	r3, [r7, #0]
 8005364:	2600      	movs	r6, #0
 8005366:	4630      	mov	r0, r6
 8005368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800536c:	4e2e      	ldr	r6, [pc, #184]	; (8005428 <_malloc_r+0xe4>)
 800536e:	f000 fa25 	bl	80057bc <__malloc_lock>
 8005372:	6833      	ldr	r3, [r6, #0]
 8005374:	461c      	mov	r4, r3
 8005376:	bb34      	cbnz	r4, 80053c6 <_malloc_r+0x82>
 8005378:	4629      	mov	r1, r5
 800537a:	4638      	mov	r0, r7
 800537c:	f7ff ffc2 	bl	8005304 <sbrk_aligned>
 8005380:	1c43      	adds	r3, r0, #1
 8005382:	4604      	mov	r4, r0
 8005384:	d14d      	bne.n	8005422 <_malloc_r+0xde>
 8005386:	6834      	ldr	r4, [r6, #0]
 8005388:	4626      	mov	r6, r4
 800538a:	2e00      	cmp	r6, #0
 800538c:	d140      	bne.n	8005410 <_malloc_r+0xcc>
 800538e:	6823      	ldr	r3, [r4, #0]
 8005390:	4631      	mov	r1, r6
 8005392:	4638      	mov	r0, r7
 8005394:	eb04 0803 	add.w	r8, r4, r3
 8005398:	f000 f9a4 	bl	80056e4 <_sbrk_r>
 800539c:	4580      	cmp	r8, r0
 800539e:	d13a      	bne.n	8005416 <_malloc_r+0xd2>
 80053a0:	6821      	ldr	r1, [r4, #0]
 80053a2:	3503      	adds	r5, #3
 80053a4:	1a6d      	subs	r5, r5, r1
 80053a6:	f025 0503 	bic.w	r5, r5, #3
 80053aa:	3508      	adds	r5, #8
 80053ac:	2d0c      	cmp	r5, #12
 80053ae:	bf38      	it	cc
 80053b0:	250c      	movcc	r5, #12
 80053b2:	4629      	mov	r1, r5
 80053b4:	4638      	mov	r0, r7
 80053b6:	f7ff ffa5 	bl	8005304 <sbrk_aligned>
 80053ba:	3001      	adds	r0, #1
 80053bc:	d02b      	beq.n	8005416 <_malloc_r+0xd2>
 80053be:	6823      	ldr	r3, [r4, #0]
 80053c0:	442b      	add	r3, r5
 80053c2:	6023      	str	r3, [r4, #0]
 80053c4:	e00e      	b.n	80053e4 <_malloc_r+0xa0>
 80053c6:	6822      	ldr	r2, [r4, #0]
 80053c8:	1b52      	subs	r2, r2, r5
 80053ca:	d41e      	bmi.n	800540a <_malloc_r+0xc6>
 80053cc:	2a0b      	cmp	r2, #11
 80053ce:	d916      	bls.n	80053fe <_malloc_r+0xba>
 80053d0:	1961      	adds	r1, r4, r5
 80053d2:	42a3      	cmp	r3, r4
 80053d4:	6025      	str	r5, [r4, #0]
 80053d6:	bf18      	it	ne
 80053d8:	6059      	strne	r1, [r3, #4]
 80053da:	6863      	ldr	r3, [r4, #4]
 80053dc:	bf08      	it	eq
 80053de:	6031      	streq	r1, [r6, #0]
 80053e0:	5162      	str	r2, [r4, r5]
 80053e2:	604b      	str	r3, [r1, #4]
 80053e4:	4638      	mov	r0, r7
 80053e6:	f104 060b 	add.w	r6, r4, #11
 80053ea:	f000 f9ed 	bl	80057c8 <__malloc_unlock>
 80053ee:	f026 0607 	bic.w	r6, r6, #7
 80053f2:	1d23      	adds	r3, r4, #4
 80053f4:	1af2      	subs	r2, r6, r3
 80053f6:	d0b6      	beq.n	8005366 <_malloc_r+0x22>
 80053f8:	1b9b      	subs	r3, r3, r6
 80053fa:	50a3      	str	r3, [r4, r2]
 80053fc:	e7b3      	b.n	8005366 <_malloc_r+0x22>
 80053fe:	6862      	ldr	r2, [r4, #4]
 8005400:	42a3      	cmp	r3, r4
 8005402:	bf0c      	ite	eq
 8005404:	6032      	streq	r2, [r6, #0]
 8005406:	605a      	strne	r2, [r3, #4]
 8005408:	e7ec      	b.n	80053e4 <_malloc_r+0xa0>
 800540a:	4623      	mov	r3, r4
 800540c:	6864      	ldr	r4, [r4, #4]
 800540e:	e7b2      	b.n	8005376 <_malloc_r+0x32>
 8005410:	4634      	mov	r4, r6
 8005412:	6876      	ldr	r6, [r6, #4]
 8005414:	e7b9      	b.n	800538a <_malloc_r+0x46>
 8005416:	230c      	movs	r3, #12
 8005418:	603b      	str	r3, [r7, #0]
 800541a:	4638      	mov	r0, r7
 800541c:	f000 f9d4 	bl	80057c8 <__malloc_unlock>
 8005420:	e7a1      	b.n	8005366 <_malloc_r+0x22>
 8005422:	6025      	str	r5, [r4, #0]
 8005424:	e7de      	b.n	80053e4 <_malloc_r+0xa0>
 8005426:	bf00      	nop
 8005428:	200002b4 	.word	0x200002b4

0800542c <__ssputs_r>:
 800542c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005430:	688e      	ldr	r6, [r1, #8]
 8005432:	429e      	cmp	r6, r3
 8005434:	4682      	mov	sl, r0
 8005436:	460c      	mov	r4, r1
 8005438:	4690      	mov	r8, r2
 800543a:	461f      	mov	r7, r3
 800543c:	d838      	bhi.n	80054b0 <__ssputs_r+0x84>
 800543e:	898a      	ldrh	r2, [r1, #12]
 8005440:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005444:	d032      	beq.n	80054ac <__ssputs_r+0x80>
 8005446:	6825      	ldr	r5, [r4, #0]
 8005448:	6909      	ldr	r1, [r1, #16]
 800544a:	eba5 0901 	sub.w	r9, r5, r1
 800544e:	6965      	ldr	r5, [r4, #20]
 8005450:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005454:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005458:	3301      	adds	r3, #1
 800545a:	444b      	add	r3, r9
 800545c:	106d      	asrs	r5, r5, #1
 800545e:	429d      	cmp	r5, r3
 8005460:	bf38      	it	cc
 8005462:	461d      	movcc	r5, r3
 8005464:	0553      	lsls	r3, r2, #21
 8005466:	d531      	bpl.n	80054cc <__ssputs_r+0xa0>
 8005468:	4629      	mov	r1, r5
 800546a:	f7ff ff6b 	bl	8005344 <_malloc_r>
 800546e:	4606      	mov	r6, r0
 8005470:	b950      	cbnz	r0, 8005488 <__ssputs_r+0x5c>
 8005472:	230c      	movs	r3, #12
 8005474:	f8ca 3000 	str.w	r3, [sl]
 8005478:	89a3      	ldrh	r3, [r4, #12]
 800547a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800547e:	81a3      	strh	r3, [r4, #12]
 8005480:	f04f 30ff 	mov.w	r0, #4294967295
 8005484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005488:	6921      	ldr	r1, [r4, #16]
 800548a:	464a      	mov	r2, r9
 800548c:	f7ff fb46 	bl	8004b1c <memcpy>
 8005490:	89a3      	ldrh	r3, [r4, #12]
 8005492:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005496:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800549a:	81a3      	strh	r3, [r4, #12]
 800549c:	6126      	str	r6, [r4, #16]
 800549e:	6165      	str	r5, [r4, #20]
 80054a0:	444e      	add	r6, r9
 80054a2:	eba5 0509 	sub.w	r5, r5, r9
 80054a6:	6026      	str	r6, [r4, #0]
 80054a8:	60a5      	str	r5, [r4, #8]
 80054aa:	463e      	mov	r6, r7
 80054ac:	42be      	cmp	r6, r7
 80054ae:	d900      	bls.n	80054b2 <__ssputs_r+0x86>
 80054b0:	463e      	mov	r6, r7
 80054b2:	6820      	ldr	r0, [r4, #0]
 80054b4:	4632      	mov	r2, r6
 80054b6:	4641      	mov	r1, r8
 80054b8:	f000 f966 	bl	8005788 <memmove>
 80054bc:	68a3      	ldr	r3, [r4, #8]
 80054be:	1b9b      	subs	r3, r3, r6
 80054c0:	60a3      	str	r3, [r4, #8]
 80054c2:	6823      	ldr	r3, [r4, #0]
 80054c4:	4433      	add	r3, r6
 80054c6:	6023      	str	r3, [r4, #0]
 80054c8:	2000      	movs	r0, #0
 80054ca:	e7db      	b.n	8005484 <__ssputs_r+0x58>
 80054cc:	462a      	mov	r2, r5
 80054ce:	f000 f981 	bl	80057d4 <_realloc_r>
 80054d2:	4606      	mov	r6, r0
 80054d4:	2800      	cmp	r0, #0
 80054d6:	d1e1      	bne.n	800549c <__ssputs_r+0x70>
 80054d8:	6921      	ldr	r1, [r4, #16]
 80054da:	4650      	mov	r0, sl
 80054dc:	f7ff fec6 	bl	800526c <_free_r>
 80054e0:	e7c7      	b.n	8005472 <__ssputs_r+0x46>
	...

080054e4 <_svfiprintf_r>:
 80054e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054e8:	4698      	mov	r8, r3
 80054ea:	898b      	ldrh	r3, [r1, #12]
 80054ec:	061b      	lsls	r3, r3, #24
 80054ee:	b09d      	sub	sp, #116	; 0x74
 80054f0:	4607      	mov	r7, r0
 80054f2:	460d      	mov	r5, r1
 80054f4:	4614      	mov	r4, r2
 80054f6:	d50e      	bpl.n	8005516 <_svfiprintf_r+0x32>
 80054f8:	690b      	ldr	r3, [r1, #16]
 80054fa:	b963      	cbnz	r3, 8005516 <_svfiprintf_r+0x32>
 80054fc:	2140      	movs	r1, #64	; 0x40
 80054fe:	f7ff ff21 	bl	8005344 <_malloc_r>
 8005502:	6028      	str	r0, [r5, #0]
 8005504:	6128      	str	r0, [r5, #16]
 8005506:	b920      	cbnz	r0, 8005512 <_svfiprintf_r+0x2e>
 8005508:	230c      	movs	r3, #12
 800550a:	603b      	str	r3, [r7, #0]
 800550c:	f04f 30ff 	mov.w	r0, #4294967295
 8005510:	e0d1      	b.n	80056b6 <_svfiprintf_r+0x1d2>
 8005512:	2340      	movs	r3, #64	; 0x40
 8005514:	616b      	str	r3, [r5, #20]
 8005516:	2300      	movs	r3, #0
 8005518:	9309      	str	r3, [sp, #36]	; 0x24
 800551a:	2320      	movs	r3, #32
 800551c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005520:	f8cd 800c 	str.w	r8, [sp, #12]
 8005524:	2330      	movs	r3, #48	; 0x30
 8005526:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80056d0 <_svfiprintf_r+0x1ec>
 800552a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800552e:	f04f 0901 	mov.w	r9, #1
 8005532:	4623      	mov	r3, r4
 8005534:	469a      	mov	sl, r3
 8005536:	f813 2b01 	ldrb.w	r2, [r3], #1
 800553a:	b10a      	cbz	r2, 8005540 <_svfiprintf_r+0x5c>
 800553c:	2a25      	cmp	r2, #37	; 0x25
 800553e:	d1f9      	bne.n	8005534 <_svfiprintf_r+0x50>
 8005540:	ebba 0b04 	subs.w	fp, sl, r4
 8005544:	d00b      	beq.n	800555e <_svfiprintf_r+0x7a>
 8005546:	465b      	mov	r3, fp
 8005548:	4622      	mov	r2, r4
 800554a:	4629      	mov	r1, r5
 800554c:	4638      	mov	r0, r7
 800554e:	f7ff ff6d 	bl	800542c <__ssputs_r>
 8005552:	3001      	adds	r0, #1
 8005554:	f000 80aa 	beq.w	80056ac <_svfiprintf_r+0x1c8>
 8005558:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800555a:	445a      	add	r2, fp
 800555c:	9209      	str	r2, [sp, #36]	; 0x24
 800555e:	f89a 3000 	ldrb.w	r3, [sl]
 8005562:	2b00      	cmp	r3, #0
 8005564:	f000 80a2 	beq.w	80056ac <_svfiprintf_r+0x1c8>
 8005568:	2300      	movs	r3, #0
 800556a:	f04f 32ff 	mov.w	r2, #4294967295
 800556e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005572:	f10a 0a01 	add.w	sl, sl, #1
 8005576:	9304      	str	r3, [sp, #16]
 8005578:	9307      	str	r3, [sp, #28]
 800557a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800557e:	931a      	str	r3, [sp, #104]	; 0x68
 8005580:	4654      	mov	r4, sl
 8005582:	2205      	movs	r2, #5
 8005584:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005588:	4851      	ldr	r0, [pc, #324]	; (80056d0 <_svfiprintf_r+0x1ec>)
 800558a:	f7fa fe31 	bl	80001f0 <memchr>
 800558e:	9a04      	ldr	r2, [sp, #16]
 8005590:	b9d8      	cbnz	r0, 80055ca <_svfiprintf_r+0xe6>
 8005592:	06d0      	lsls	r0, r2, #27
 8005594:	bf44      	itt	mi
 8005596:	2320      	movmi	r3, #32
 8005598:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800559c:	0711      	lsls	r1, r2, #28
 800559e:	bf44      	itt	mi
 80055a0:	232b      	movmi	r3, #43	; 0x2b
 80055a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80055a6:	f89a 3000 	ldrb.w	r3, [sl]
 80055aa:	2b2a      	cmp	r3, #42	; 0x2a
 80055ac:	d015      	beq.n	80055da <_svfiprintf_r+0xf6>
 80055ae:	9a07      	ldr	r2, [sp, #28]
 80055b0:	4654      	mov	r4, sl
 80055b2:	2000      	movs	r0, #0
 80055b4:	f04f 0c0a 	mov.w	ip, #10
 80055b8:	4621      	mov	r1, r4
 80055ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80055be:	3b30      	subs	r3, #48	; 0x30
 80055c0:	2b09      	cmp	r3, #9
 80055c2:	d94e      	bls.n	8005662 <_svfiprintf_r+0x17e>
 80055c4:	b1b0      	cbz	r0, 80055f4 <_svfiprintf_r+0x110>
 80055c6:	9207      	str	r2, [sp, #28]
 80055c8:	e014      	b.n	80055f4 <_svfiprintf_r+0x110>
 80055ca:	eba0 0308 	sub.w	r3, r0, r8
 80055ce:	fa09 f303 	lsl.w	r3, r9, r3
 80055d2:	4313      	orrs	r3, r2
 80055d4:	9304      	str	r3, [sp, #16]
 80055d6:	46a2      	mov	sl, r4
 80055d8:	e7d2      	b.n	8005580 <_svfiprintf_r+0x9c>
 80055da:	9b03      	ldr	r3, [sp, #12]
 80055dc:	1d19      	adds	r1, r3, #4
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	9103      	str	r1, [sp, #12]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	bfbb      	ittet	lt
 80055e6:	425b      	neglt	r3, r3
 80055e8:	f042 0202 	orrlt.w	r2, r2, #2
 80055ec:	9307      	strge	r3, [sp, #28]
 80055ee:	9307      	strlt	r3, [sp, #28]
 80055f0:	bfb8      	it	lt
 80055f2:	9204      	strlt	r2, [sp, #16]
 80055f4:	7823      	ldrb	r3, [r4, #0]
 80055f6:	2b2e      	cmp	r3, #46	; 0x2e
 80055f8:	d10c      	bne.n	8005614 <_svfiprintf_r+0x130>
 80055fa:	7863      	ldrb	r3, [r4, #1]
 80055fc:	2b2a      	cmp	r3, #42	; 0x2a
 80055fe:	d135      	bne.n	800566c <_svfiprintf_r+0x188>
 8005600:	9b03      	ldr	r3, [sp, #12]
 8005602:	1d1a      	adds	r2, r3, #4
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	9203      	str	r2, [sp, #12]
 8005608:	2b00      	cmp	r3, #0
 800560a:	bfb8      	it	lt
 800560c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005610:	3402      	adds	r4, #2
 8005612:	9305      	str	r3, [sp, #20]
 8005614:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80056e0 <_svfiprintf_r+0x1fc>
 8005618:	7821      	ldrb	r1, [r4, #0]
 800561a:	2203      	movs	r2, #3
 800561c:	4650      	mov	r0, sl
 800561e:	f7fa fde7 	bl	80001f0 <memchr>
 8005622:	b140      	cbz	r0, 8005636 <_svfiprintf_r+0x152>
 8005624:	2340      	movs	r3, #64	; 0x40
 8005626:	eba0 000a 	sub.w	r0, r0, sl
 800562a:	fa03 f000 	lsl.w	r0, r3, r0
 800562e:	9b04      	ldr	r3, [sp, #16]
 8005630:	4303      	orrs	r3, r0
 8005632:	3401      	adds	r4, #1
 8005634:	9304      	str	r3, [sp, #16]
 8005636:	f814 1b01 	ldrb.w	r1, [r4], #1
 800563a:	4826      	ldr	r0, [pc, #152]	; (80056d4 <_svfiprintf_r+0x1f0>)
 800563c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005640:	2206      	movs	r2, #6
 8005642:	f7fa fdd5 	bl	80001f0 <memchr>
 8005646:	2800      	cmp	r0, #0
 8005648:	d038      	beq.n	80056bc <_svfiprintf_r+0x1d8>
 800564a:	4b23      	ldr	r3, [pc, #140]	; (80056d8 <_svfiprintf_r+0x1f4>)
 800564c:	bb1b      	cbnz	r3, 8005696 <_svfiprintf_r+0x1b2>
 800564e:	9b03      	ldr	r3, [sp, #12]
 8005650:	3307      	adds	r3, #7
 8005652:	f023 0307 	bic.w	r3, r3, #7
 8005656:	3308      	adds	r3, #8
 8005658:	9303      	str	r3, [sp, #12]
 800565a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800565c:	4433      	add	r3, r6
 800565e:	9309      	str	r3, [sp, #36]	; 0x24
 8005660:	e767      	b.n	8005532 <_svfiprintf_r+0x4e>
 8005662:	fb0c 3202 	mla	r2, ip, r2, r3
 8005666:	460c      	mov	r4, r1
 8005668:	2001      	movs	r0, #1
 800566a:	e7a5      	b.n	80055b8 <_svfiprintf_r+0xd4>
 800566c:	2300      	movs	r3, #0
 800566e:	3401      	adds	r4, #1
 8005670:	9305      	str	r3, [sp, #20]
 8005672:	4619      	mov	r1, r3
 8005674:	f04f 0c0a 	mov.w	ip, #10
 8005678:	4620      	mov	r0, r4
 800567a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800567e:	3a30      	subs	r2, #48	; 0x30
 8005680:	2a09      	cmp	r2, #9
 8005682:	d903      	bls.n	800568c <_svfiprintf_r+0x1a8>
 8005684:	2b00      	cmp	r3, #0
 8005686:	d0c5      	beq.n	8005614 <_svfiprintf_r+0x130>
 8005688:	9105      	str	r1, [sp, #20]
 800568a:	e7c3      	b.n	8005614 <_svfiprintf_r+0x130>
 800568c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005690:	4604      	mov	r4, r0
 8005692:	2301      	movs	r3, #1
 8005694:	e7f0      	b.n	8005678 <_svfiprintf_r+0x194>
 8005696:	ab03      	add	r3, sp, #12
 8005698:	9300      	str	r3, [sp, #0]
 800569a:	462a      	mov	r2, r5
 800569c:	4b0f      	ldr	r3, [pc, #60]	; (80056dc <_svfiprintf_r+0x1f8>)
 800569e:	a904      	add	r1, sp, #16
 80056a0:	4638      	mov	r0, r7
 80056a2:	f7fd ffc9 	bl	8003638 <_printf_float>
 80056a6:	1c42      	adds	r2, r0, #1
 80056a8:	4606      	mov	r6, r0
 80056aa:	d1d6      	bne.n	800565a <_svfiprintf_r+0x176>
 80056ac:	89ab      	ldrh	r3, [r5, #12]
 80056ae:	065b      	lsls	r3, r3, #25
 80056b0:	f53f af2c 	bmi.w	800550c <_svfiprintf_r+0x28>
 80056b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80056b6:	b01d      	add	sp, #116	; 0x74
 80056b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056bc:	ab03      	add	r3, sp, #12
 80056be:	9300      	str	r3, [sp, #0]
 80056c0:	462a      	mov	r2, r5
 80056c2:	4b06      	ldr	r3, [pc, #24]	; (80056dc <_svfiprintf_r+0x1f8>)
 80056c4:	a904      	add	r1, sp, #16
 80056c6:	4638      	mov	r0, r7
 80056c8:	f7fe fa5a 	bl	8003b80 <_printf_i>
 80056cc:	e7eb      	b.n	80056a6 <_svfiprintf_r+0x1c2>
 80056ce:	bf00      	nop
 80056d0:	0800653c 	.word	0x0800653c
 80056d4:	08006546 	.word	0x08006546
 80056d8:	08003639 	.word	0x08003639
 80056dc:	0800542d 	.word	0x0800542d
 80056e0:	08006542 	.word	0x08006542

080056e4 <_sbrk_r>:
 80056e4:	b538      	push	{r3, r4, r5, lr}
 80056e6:	4d06      	ldr	r5, [pc, #24]	; (8005700 <_sbrk_r+0x1c>)
 80056e8:	2300      	movs	r3, #0
 80056ea:	4604      	mov	r4, r0
 80056ec:	4608      	mov	r0, r1
 80056ee:	602b      	str	r3, [r5, #0]
 80056f0:	f7fc f932 	bl	8001958 <_sbrk>
 80056f4:	1c43      	adds	r3, r0, #1
 80056f6:	d102      	bne.n	80056fe <_sbrk_r+0x1a>
 80056f8:	682b      	ldr	r3, [r5, #0]
 80056fa:	b103      	cbz	r3, 80056fe <_sbrk_r+0x1a>
 80056fc:	6023      	str	r3, [r4, #0]
 80056fe:	bd38      	pop	{r3, r4, r5, pc}
 8005700:	200002bc 	.word	0x200002bc

08005704 <__assert_func>:
 8005704:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005706:	4614      	mov	r4, r2
 8005708:	461a      	mov	r2, r3
 800570a:	4b09      	ldr	r3, [pc, #36]	; (8005730 <__assert_func+0x2c>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4605      	mov	r5, r0
 8005710:	68d8      	ldr	r0, [r3, #12]
 8005712:	b14c      	cbz	r4, 8005728 <__assert_func+0x24>
 8005714:	4b07      	ldr	r3, [pc, #28]	; (8005734 <__assert_func+0x30>)
 8005716:	9100      	str	r1, [sp, #0]
 8005718:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800571c:	4906      	ldr	r1, [pc, #24]	; (8005738 <__assert_func+0x34>)
 800571e:	462b      	mov	r3, r5
 8005720:	f000 f80e 	bl	8005740 <fiprintf>
 8005724:	f000 faac 	bl	8005c80 <abort>
 8005728:	4b04      	ldr	r3, [pc, #16]	; (800573c <__assert_func+0x38>)
 800572a:	461c      	mov	r4, r3
 800572c:	e7f3      	b.n	8005716 <__assert_func+0x12>
 800572e:	bf00      	nop
 8005730:	2000000c 	.word	0x2000000c
 8005734:	0800654d 	.word	0x0800654d
 8005738:	0800655a 	.word	0x0800655a
 800573c:	08006588 	.word	0x08006588

08005740 <fiprintf>:
 8005740:	b40e      	push	{r1, r2, r3}
 8005742:	b503      	push	{r0, r1, lr}
 8005744:	4601      	mov	r1, r0
 8005746:	ab03      	add	r3, sp, #12
 8005748:	4805      	ldr	r0, [pc, #20]	; (8005760 <fiprintf+0x20>)
 800574a:	f853 2b04 	ldr.w	r2, [r3], #4
 800574e:	6800      	ldr	r0, [r0, #0]
 8005750:	9301      	str	r3, [sp, #4]
 8005752:	f000 f897 	bl	8005884 <_vfiprintf_r>
 8005756:	b002      	add	sp, #8
 8005758:	f85d eb04 	ldr.w	lr, [sp], #4
 800575c:	b003      	add	sp, #12
 800575e:	4770      	bx	lr
 8005760:	2000000c 	.word	0x2000000c

08005764 <__ascii_mbtowc>:
 8005764:	b082      	sub	sp, #8
 8005766:	b901      	cbnz	r1, 800576a <__ascii_mbtowc+0x6>
 8005768:	a901      	add	r1, sp, #4
 800576a:	b142      	cbz	r2, 800577e <__ascii_mbtowc+0x1a>
 800576c:	b14b      	cbz	r3, 8005782 <__ascii_mbtowc+0x1e>
 800576e:	7813      	ldrb	r3, [r2, #0]
 8005770:	600b      	str	r3, [r1, #0]
 8005772:	7812      	ldrb	r2, [r2, #0]
 8005774:	1e10      	subs	r0, r2, #0
 8005776:	bf18      	it	ne
 8005778:	2001      	movne	r0, #1
 800577a:	b002      	add	sp, #8
 800577c:	4770      	bx	lr
 800577e:	4610      	mov	r0, r2
 8005780:	e7fb      	b.n	800577a <__ascii_mbtowc+0x16>
 8005782:	f06f 0001 	mvn.w	r0, #1
 8005786:	e7f8      	b.n	800577a <__ascii_mbtowc+0x16>

08005788 <memmove>:
 8005788:	4288      	cmp	r0, r1
 800578a:	b510      	push	{r4, lr}
 800578c:	eb01 0402 	add.w	r4, r1, r2
 8005790:	d902      	bls.n	8005798 <memmove+0x10>
 8005792:	4284      	cmp	r4, r0
 8005794:	4623      	mov	r3, r4
 8005796:	d807      	bhi.n	80057a8 <memmove+0x20>
 8005798:	1e43      	subs	r3, r0, #1
 800579a:	42a1      	cmp	r1, r4
 800579c:	d008      	beq.n	80057b0 <memmove+0x28>
 800579e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80057a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80057a6:	e7f8      	b.n	800579a <memmove+0x12>
 80057a8:	4402      	add	r2, r0
 80057aa:	4601      	mov	r1, r0
 80057ac:	428a      	cmp	r2, r1
 80057ae:	d100      	bne.n	80057b2 <memmove+0x2a>
 80057b0:	bd10      	pop	{r4, pc}
 80057b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80057b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80057ba:	e7f7      	b.n	80057ac <memmove+0x24>

080057bc <__malloc_lock>:
 80057bc:	4801      	ldr	r0, [pc, #4]	; (80057c4 <__malloc_lock+0x8>)
 80057be:	f000 bc1f 	b.w	8006000 <__retarget_lock_acquire_recursive>
 80057c2:	bf00      	nop
 80057c4:	200002c0 	.word	0x200002c0

080057c8 <__malloc_unlock>:
 80057c8:	4801      	ldr	r0, [pc, #4]	; (80057d0 <__malloc_unlock+0x8>)
 80057ca:	f000 bc1a 	b.w	8006002 <__retarget_lock_release_recursive>
 80057ce:	bf00      	nop
 80057d0:	200002c0 	.word	0x200002c0

080057d4 <_realloc_r>:
 80057d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057d8:	4680      	mov	r8, r0
 80057da:	4614      	mov	r4, r2
 80057dc:	460e      	mov	r6, r1
 80057de:	b921      	cbnz	r1, 80057ea <_realloc_r+0x16>
 80057e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80057e4:	4611      	mov	r1, r2
 80057e6:	f7ff bdad 	b.w	8005344 <_malloc_r>
 80057ea:	b92a      	cbnz	r2, 80057f8 <_realloc_r+0x24>
 80057ec:	f7ff fd3e 	bl	800526c <_free_r>
 80057f0:	4625      	mov	r5, r4
 80057f2:	4628      	mov	r0, r5
 80057f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057f8:	f000 fc6a 	bl	80060d0 <_malloc_usable_size_r>
 80057fc:	4284      	cmp	r4, r0
 80057fe:	4607      	mov	r7, r0
 8005800:	d802      	bhi.n	8005808 <_realloc_r+0x34>
 8005802:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005806:	d812      	bhi.n	800582e <_realloc_r+0x5a>
 8005808:	4621      	mov	r1, r4
 800580a:	4640      	mov	r0, r8
 800580c:	f7ff fd9a 	bl	8005344 <_malloc_r>
 8005810:	4605      	mov	r5, r0
 8005812:	2800      	cmp	r0, #0
 8005814:	d0ed      	beq.n	80057f2 <_realloc_r+0x1e>
 8005816:	42bc      	cmp	r4, r7
 8005818:	4622      	mov	r2, r4
 800581a:	4631      	mov	r1, r6
 800581c:	bf28      	it	cs
 800581e:	463a      	movcs	r2, r7
 8005820:	f7ff f97c 	bl	8004b1c <memcpy>
 8005824:	4631      	mov	r1, r6
 8005826:	4640      	mov	r0, r8
 8005828:	f7ff fd20 	bl	800526c <_free_r>
 800582c:	e7e1      	b.n	80057f2 <_realloc_r+0x1e>
 800582e:	4635      	mov	r5, r6
 8005830:	e7df      	b.n	80057f2 <_realloc_r+0x1e>

08005832 <__sfputc_r>:
 8005832:	6893      	ldr	r3, [r2, #8]
 8005834:	3b01      	subs	r3, #1
 8005836:	2b00      	cmp	r3, #0
 8005838:	b410      	push	{r4}
 800583a:	6093      	str	r3, [r2, #8]
 800583c:	da08      	bge.n	8005850 <__sfputc_r+0x1e>
 800583e:	6994      	ldr	r4, [r2, #24]
 8005840:	42a3      	cmp	r3, r4
 8005842:	db01      	blt.n	8005848 <__sfputc_r+0x16>
 8005844:	290a      	cmp	r1, #10
 8005846:	d103      	bne.n	8005850 <__sfputc_r+0x1e>
 8005848:	f85d 4b04 	ldr.w	r4, [sp], #4
 800584c:	f000 b94a 	b.w	8005ae4 <__swbuf_r>
 8005850:	6813      	ldr	r3, [r2, #0]
 8005852:	1c58      	adds	r0, r3, #1
 8005854:	6010      	str	r0, [r2, #0]
 8005856:	7019      	strb	r1, [r3, #0]
 8005858:	4608      	mov	r0, r1
 800585a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800585e:	4770      	bx	lr

08005860 <__sfputs_r>:
 8005860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005862:	4606      	mov	r6, r0
 8005864:	460f      	mov	r7, r1
 8005866:	4614      	mov	r4, r2
 8005868:	18d5      	adds	r5, r2, r3
 800586a:	42ac      	cmp	r4, r5
 800586c:	d101      	bne.n	8005872 <__sfputs_r+0x12>
 800586e:	2000      	movs	r0, #0
 8005870:	e007      	b.n	8005882 <__sfputs_r+0x22>
 8005872:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005876:	463a      	mov	r2, r7
 8005878:	4630      	mov	r0, r6
 800587a:	f7ff ffda 	bl	8005832 <__sfputc_r>
 800587e:	1c43      	adds	r3, r0, #1
 8005880:	d1f3      	bne.n	800586a <__sfputs_r+0xa>
 8005882:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005884 <_vfiprintf_r>:
 8005884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005888:	460d      	mov	r5, r1
 800588a:	b09d      	sub	sp, #116	; 0x74
 800588c:	4614      	mov	r4, r2
 800588e:	4698      	mov	r8, r3
 8005890:	4606      	mov	r6, r0
 8005892:	b118      	cbz	r0, 800589c <_vfiprintf_r+0x18>
 8005894:	6983      	ldr	r3, [r0, #24]
 8005896:	b90b      	cbnz	r3, 800589c <_vfiprintf_r+0x18>
 8005898:	f000 fb14 	bl	8005ec4 <__sinit>
 800589c:	4b89      	ldr	r3, [pc, #548]	; (8005ac4 <_vfiprintf_r+0x240>)
 800589e:	429d      	cmp	r5, r3
 80058a0:	d11b      	bne.n	80058da <_vfiprintf_r+0x56>
 80058a2:	6875      	ldr	r5, [r6, #4]
 80058a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80058a6:	07d9      	lsls	r1, r3, #31
 80058a8:	d405      	bmi.n	80058b6 <_vfiprintf_r+0x32>
 80058aa:	89ab      	ldrh	r3, [r5, #12]
 80058ac:	059a      	lsls	r2, r3, #22
 80058ae:	d402      	bmi.n	80058b6 <_vfiprintf_r+0x32>
 80058b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80058b2:	f000 fba5 	bl	8006000 <__retarget_lock_acquire_recursive>
 80058b6:	89ab      	ldrh	r3, [r5, #12]
 80058b8:	071b      	lsls	r3, r3, #28
 80058ba:	d501      	bpl.n	80058c0 <_vfiprintf_r+0x3c>
 80058bc:	692b      	ldr	r3, [r5, #16]
 80058be:	b9eb      	cbnz	r3, 80058fc <_vfiprintf_r+0x78>
 80058c0:	4629      	mov	r1, r5
 80058c2:	4630      	mov	r0, r6
 80058c4:	f000 f96e 	bl	8005ba4 <__swsetup_r>
 80058c8:	b1c0      	cbz	r0, 80058fc <_vfiprintf_r+0x78>
 80058ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80058cc:	07dc      	lsls	r4, r3, #31
 80058ce:	d50e      	bpl.n	80058ee <_vfiprintf_r+0x6a>
 80058d0:	f04f 30ff 	mov.w	r0, #4294967295
 80058d4:	b01d      	add	sp, #116	; 0x74
 80058d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058da:	4b7b      	ldr	r3, [pc, #492]	; (8005ac8 <_vfiprintf_r+0x244>)
 80058dc:	429d      	cmp	r5, r3
 80058de:	d101      	bne.n	80058e4 <_vfiprintf_r+0x60>
 80058e0:	68b5      	ldr	r5, [r6, #8]
 80058e2:	e7df      	b.n	80058a4 <_vfiprintf_r+0x20>
 80058e4:	4b79      	ldr	r3, [pc, #484]	; (8005acc <_vfiprintf_r+0x248>)
 80058e6:	429d      	cmp	r5, r3
 80058e8:	bf08      	it	eq
 80058ea:	68f5      	ldreq	r5, [r6, #12]
 80058ec:	e7da      	b.n	80058a4 <_vfiprintf_r+0x20>
 80058ee:	89ab      	ldrh	r3, [r5, #12]
 80058f0:	0598      	lsls	r0, r3, #22
 80058f2:	d4ed      	bmi.n	80058d0 <_vfiprintf_r+0x4c>
 80058f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80058f6:	f000 fb84 	bl	8006002 <__retarget_lock_release_recursive>
 80058fa:	e7e9      	b.n	80058d0 <_vfiprintf_r+0x4c>
 80058fc:	2300      	movs	r3, #0
 80058fe:	9309      	str	r3, [sp, #36]	; 0x24
 8005900:	2320      	movs	r3, #32
 8005902:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005906:	f8cd 800c 	str.w	r8, [sp, #12]
 800590a:	2330      	movs	r3, #48	; 0x30
 800590c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005ad0 <_vfiprintf_r+0x24c>
 8005910:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005914:	f04f 0901 	mov.w	r9, #1
 8005918:	4623      	mov	r3, r4
 800591a:	469a      	mov	sl, r3
 800591c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005920:	b10a      	cbz	r2, 8005926 <_vfiprintf_r+0xa2>
 8005922:	2a25      	cmp	r2, #37	; 0x25
 8005924:	d1f9      	bne.n	800591a <_vfiprintf_r+0x96>
 8005926:	ebba 0b04 	subs.w	fp, sl, r4
 800592a:	d00b      	beq.n	8005944 <_vfiprintf_r+0xc0>
 800592c:	465b      	mov	r3, fp
 800592e:	4622      	mov	r2, r4
 8005930:	4629      	mov	r1, r5
 8005932:	4630      	mov	r0, r6
 8005934:	f7ff ff94 	bl	8005860 <__sfputs_r>
 8005938:	3001      	adds	r0, #1
 800593a:	f000 80aa 	beq.w	8005a92 <_vfiprintf_r+0x20e>
 800593e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005940:	445a      	add	r2, fp
 8005942:	9209      	str	r2, [sp, #36]	; 0x24
 8005944:	f89a 3000 	ldrb.w	r3, [sl]
 8005948:	2b00      	cmp	r3, #0
 800594a:	f000 80a2 	beq.w	8005a92 <_vfiprintf_r+0x20e>
 800594e:	2300      	movs	r3, #0
 8005950:	f04f 32ff 	mov.w	r2, #4294967295
 8005954:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005958:	f10a 0a01 	add.w	sl, sl, #1
 800595c:	9304      	str	r3, [sp, #16]
 800595e:	9307      	str	r3, [sp, #28]
 8005960:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005964:	931a      	str	r3, [sp, #104]	; 0x68
 8005966:	4654      	mov	r4, sl
 8005968:	2205      	movs	r2, #5
 800596a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800596e:	4858      	ldr	r0, [pc, #352]	; (8005ad0 <_vfiprintf_r+0x24c>)
 8005970:	f7fa fc3e 	bl	80001f0 <memchr>
 8005974:	9a04      	ldr	r2, [sp, #16]
 8005976:	b9d8      	cbnz	r0, 80059b0 <_vfiprintf_r+0x12c>
 8005978:	06d1      	lsls	r1, r2, #27
 800597a:	bf44      	itt	mi
 800597c:	2320      	movmi	r3, #32
 800597e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005982:	0713      	lsls	r3, r2, #28
 8005984:	bf44      	itt	mi
 8005986:	232b      	movmi	r3, #43	; 0x2b
 8005988:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800598c:	f89a 3000 	ldrb.w	r3, [sl]
 8005990:	2b2a      	cmp	r3, #42	; 0x2a
 8005992:	d015      	beq.n	80059c0 <_vfiprintf_r+0x13c>
 8005994:	9a07      	ldr	r2, [sp, #28]
 8005996:	4654      	mov	r4, sl
 8005998:	2000      	movs	r0, #0
 800599a:	f04f 0c0a 	mov.w	ip, #10
 800599e:	4621      	mov	r1, r4
 80059a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80059a4:	3b30      	subs	r3, #48	; 0x30
 80059a6:	2b09      	cmp	r3, #9
 80059a8:	d94e      	bls.n	8005a48 <_vfiprintf_r+0x1c4>
 80059aa:	b1b0      	cbz	r0, 80059da <_vfiprintf_r+0x156>
 80059ac:	9207      	str	r2, [sp, #28]
 80059ae:	e014      	b.n	80059da <_vfiprintf_r+0x156>
 80059b0:	eba0 0308 	sub.w	r3, r0, r8
 80059b4:	fa09 f303 	lsl.w	r3, r9, r3
 80059b8:	4313      	orrs	r3, r2
 80059ba:	9304      	str	r3, [sp, #16]
 80059bc:	46a2      	mov	sl, r4
 80059be:	e7d2      	b.n	8005966 <_vfiprintf_r+0xe2>
 80059c0:	9b03      	ldr	r3, [sp, #12]
 80059c2:	1d19      	adds	r1, r3, #4
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	9103      	str	r1, [sp, #12]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	bfbb      	ittet	lt
 80059cc:	425b      	neglt	r3, r3
 80059ce:	f042 0202 	orrlt.w	r2, r2, #2
 80059d2:	9307      	strge	r3, [sp, #28]
 80059d4:	9307      	strlt	r3, [sp, #28]
 80059d6:	bfb8      	it	lt
 80059d8:	9204      	strlt	r2, [sp, #16]
 80059da:	7823      	ldrb	r3, [r4, #0]
 80059dc:	2b2e      	cmp	r3, #46	; 0x2e
 80059de:	d10c      	bne.n	80059fa <_vfiprintf_r+0x176>
 80059e0:	7863      	ldrb	r3, [r4, #1]
 80059e2:	2b2a      	cmp	r3, #42	; 0x2a
 80059e4:	d135      	bne.n	8005a52 <_vfiprintf_r+0x1ce>
 80059e6:	9b03      	ldr	r3, [sp, #12]
 80059e8:	1d1a      	adds	r2, r3, #4
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	9203      	str	r2, [sp, #12]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	bfb8      	it	lt
 80059f2:	f04f 33ff 	movlt.w	r3, #4294967295
 80059f6:	3402      	adds	r4, #2
 80059f8:	9305      	str	r3, [sp, #20]
 80059fa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005ae0 <_vfiprintf_r+0x25c>
 80059fe:	7821      	ldrb	r1, [r4, #0]
 8005a00:	2203      	movs	r2, #3
 8005a02:	4650      	mov	r0, sl
 8005a04:	f7fa fbf4 	bl	80001f0 <memchr>
 8005a08:	b140      	cbz	r0, 8005a1c <_vfiprintf_r+0x198>
 8005a0a:	2340      	movs	r3, #64	; 0x40
 8005a0c:	eba0 000a 	sub.w	r0, r0, sl
 8005a10:	fa03 f000 	lsl.w	r0, r3, r0
 8005a14:	9b04      	ldr	r3, [sp, #16]
 8005a16:	4303      	orrs	r3, r0
 8005a18:	3401      	adds	r4, #1
 8005a1a:	9304      	str	r3, [sp, #16]
 8005a1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a20:	482c      	ldr	r0, [pc, #176]	; (8005ad4 <_vfiprintf_r+0x250>)
 8005a22:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005a26:	2206      	movs	r2, #6
 8005a28:	f7fa fbe2 	bl	80001f0 <memchr>
 8005a2c:	2800      	cmp	r0, #0
 8005a2e:	d03f      	beq.n	8005ab0 <_vfiprintf_r+0x22c>
 8005a30:	4b29      	ldr	r3, [pc, #164]	; (8005ad8 <_vfiprintf_r+0x254>)
 8005a32:	bb1b      	cbnz	r3, 8005a7c <_vfiprintf_r+0x1f8>
 8005a34:	9b03      	ldr	r3, [sp, #12]
 8005a36:	3307      	adds	r3, #7
 8005a38:	f023 0307 	bic.w	r3, r3, #7
 8005a3c:	3308      	adds	r3, #8
 8005a3e:	9303      	str	r3, [sp, #12]
 8005a40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a42:	443b      	add	r3, r7
 8005a44:	9309      	str	r3, [sp, #36]	; 0x24
 8005a46:	e767      	b.n	8005918 <_vfiprintf_r+0x94>
 8005a48:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a4c:	460c      	mov	r4, r1
 8005a4e:	2001      	movs	r0, #1
 8005a50:	e7a5      	b.n	800599e <_vfiprintf_r+0x11a>
 8005a52:	2300      	movs	r3, #0
 8005a54:	3401      	adds	r4, #1
 8005a56:	9305      	str	r3, [sp, #20]
 8005a58:	4619      	mov	r1, r3
 8005a5a:	f04f 0c0a 	mov.w	ip, #10
 8005a5e:	4620      	mov	r0, r4
 8005a60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a64:	3a30      	subs	r2, #48	; 0x30
 8005a66:	2a09      	cmp	r2, #9
 8005a68:	d903      	bls.n	8005a72 <_vfiprintf_r+0x1ee>
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d0c5      	beq.n	80059fa <_vfiprintf_r+0x176>
 8005a6e:	9105      	str	r1, [sp, #20]
 8005a70:	e7c3      	b.n	80059fa <_vfiprintf_r+0x176>
 8005a72:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a76:	4604      	mov	r4, r0
 8005a78:	2301      	movs	r3, #1
 8005a7a:	e7f0      	b.n	8005a5e <_vfiprintf_r+0x1da>
 8005a7c:	ab03      	add	r3, sp, #12
 8005a7e:	9300      	str	r3, [sp, #0]
 8005a80:	462a      	mov	r2, r5
 8005a82:	4b16      	ldr	r3, [pc, #88]	; (8005adc <_vfiprintf_r+0x258>)
 8005a84:	a904      	add	r1, sp, #16
 8005a86:	4630      	mov	r0, r6
 8005a88:	f7fd fdd6 	bl	8003638 <_printf_float>
 8005a8c:	4607      	mov	r7, r0
 8005a8e:	1c78      	adds	r0, r7, #1
 8005a90:	d1d6      	bne.n	8005a40 <_vfiprintf_r+0x1bc>
 8005a92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005a94:	07d9      	lsls	r1, r3, #31
 8005a96:	d405      	bmi.n	8005aa4 <_vfiprintf_r+0x220>
 8005a98:	89ab      	ldrh	r3, [r5, #12]
 8005a9a:	059a      	lsls	r2, r3, #22
 8005a9c:	d402      	bmi.n	8005aa4 <_vfiprintf_r+0x220>
 8005a9e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005aa0:	f000 faaf 	bl	8006002 <__retarget_lock_release_recursive>
 8005aa4:	89ab      	ldrh	r3, [r5, #12]
 8005aa6:	065b      	lsls	r3, r3, #25
 8005aa8:	f53f af12 	bmi.w	80058d0 <_vfiprintf_r+0x4c>
 8005aac:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005aae:	e711      	b.n	80058d4 <_vfiprintf_r+0x50>
 8005ab0:	ab03      	add	r3, sp, #12
 8005ab2:	9300      	str	r3, [sp, #0]
 8005ab4:	462a      	mov	r2, r5
 8005ab6:	4b09      	ldr	r3, [pc, #36]	; (8005adc <_vfiprintf_r+0x258>)
 8005ab8:	a904      	add	r1, sp, #16
 8005aba:	4630      	mov	r0, r6
 8005abc:	f7fe f860 	bl	8003b80 <_printf_i>
 8005ac0:	e7e4      	b.n	8005a8c <_vfiprintf_r+0x208>
 8005ac2:	bf00      	nop
 8005ac4:	080066b4 	.word	0x080066b4
 8005ac8:	080066d4 	.word	0x080066d4
 8005acc:	08006694 	.word	0x08006694
 8005ad0:	0800653c 	.word	0x0800653c
 8005ad4:	08006546 	.word	0x08006546
 8005ad8:	08003639 	.word	0x08003639
 8005adc:	08005861 	.word	0x08005861
 8005ae0:	08006542 	.word	0x08006542

08005ae4 <__swbuf_r>:
 8005ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ae6:	460e      	mov	r6, r1
 8005ae8:	4614      	mov	r4, r2
 8005aea:	4605      	mov	r5, r0
 8005aec:	b118      	cbz	r0, 8005af6 <__swbuf_r+0x12>
 8005aee:	6983      	ldr	r3, [r0, #24]
 8005af0:	b90b      	cbnz	r3, 8005af6 <__swbuf_r+0x12>
 8005af2:	f000 f9e7 	bl	8005ec4 <__sinit>
 8005af6:	4b21      	ldr	r3, [pc, #132]	; (8005b7c <__swbuf_r+0x98>)
 8005af8:	429c      	cmp	r4, r3
 8005afa:	d12b      	bne.n	8005b54 <__swbuf_r+0x70>
 8005afc:	686c      	ldr	r4, [r5, #4]
 8005afe:	69a3      	ldr	r3, [r4, #24]
 8005b00:	60a3      	str	r3, [r4, #8]
 8005b02:	89a3      	ldrh	r3, [r4, #12]
 8005b04:	071a      	lsls	r2, r3, #28
 8005b06:	d52f      	bpl.n	8005b68 <__swbuf_r+0x84>
 8005b08:	6923      	ldr	r3, [r4, #16]
 8005b0a:	b36b      	cbz	r3, 8005b68 <__swbuf_r+0x84>
 8005b0c:	6923      	ldr	r3, [r4, #16]
 8005b0e:	6820      	ldr	r0, [r4, #0]
 8005b10:	1ac0      	subs	r0, r0, r3
 8005b12:	6963      	ldr	r3, [r4, #20]
 8005b14:	b2f6      	uxtb	r6, r6
 8005b16:	4283      	cmp	r3, r0
 8005b18:	4637      	mov	r7, r6
 8005b1a:	dc04      	bgt.n	8005b26 <__swbuf_r+0x42>
 8005b1c:	4621      	mov	r1, r4
 8005b1e:	4628      	mov	r0, r5
 8005b20:	f000 f93c 	bl	8005d9c <_fflush_r>
 8005b24:	bb30      	cbnz	r0, 8005b74 <__swbuf_r+0x90>
 8005b26:	68a3      	ldr	r3, [r4, #8]
 8005b28:	3b01      	subs	r3, #1
 8005b2a:	60a3      	str	r3, [r4, #8]
 8005b2c:	6823      	ldr	r3, [r4, #0]
 8005b2e:	1c5a      	adds	r2, r3, #1
 8005b30:	6022      	str	r2, [r4, #0]
 8005b32:	701e      	strb	r6, [r3, #0]
 8005b34:	6963      	ldr	r3, [r4, #20]
 8005b36:	3001      	adds	r0, #1
 8005b38:	4283      	cmp	r3, r0
 8005b3a:	d004      	beq.n	8005b46 <__swbuf_r+0x62>
 8005b3c:	89a3      	ldrh	r3, [r4, #12]
 8005b3e:	07db      	lsls	r3, r3, #31
 8005b40:	d506      	bpl.n	8005b50 <__swbuf_r+0x6c>
 8005b42:	2e0a      	cmp	r6, #10
 8005b44:	d104      	bne.n	8005b50 <__swbuf_r+0x6c>
 8005b46:	4621      	mov	r1, r4
 8005b48:	4628      	mov	r0, r5
 8005b4a:	f000 f927 	bl	8005d9c <_fflush_r>
 8005b4e:	b988      	cbnz	r0, 8005b74 <__swbuf_r+0x90>
 8005b50:	4638      	mov	r0, r7
 8005b52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b54:	4b0a      	ldr	r3, [pc, #40]	; (8005b80 <__swbuf_r+0x9c>)
 8005b56:	429c      	cmp	r4, r3
 8005b58:	d101      	bne.n	8005b5e <__swbuf_r+0x7a>
 8005b5a:	68ac      	ldr	r4, [r5, #8]
 8005b5c:	e7cf      	b.n	8005afe <__swbuf_r+0x1a>
 8005b5e:	4b09      	ldr	r3, [pc, #36]	; (8005b84 <__swbuf_r+0xa0>)
 8005b60:	429c      	cmp	r4, r3
 8005b62:	bf08      	it	eq
 8005b64:	68ec      	ldreq	r4, [r5, #12]
 8005b66:	e7ca      	b.n	8005afe <__swbuf_r+0x1a>
 8005b68:	4621      	mov	r1, r4
 8005b6a:	4628      	mov	r0, r5
 8005b6c:	f000 f81a 	bl	8005ba4 <__swsetup_r>
 8005b70:	2800      	cmp	r0, #0
 8005b72:	d0cb      	beq.n	8005b0c <__swbuf_r+0x28>
 8005b74:	f04f 37ff 	mov.w	r7, #4294967295
 8005b78:	e7ea      	b.n	8005b50 <__swbuf_r+0x6c>
 8005b7a:	bf00      	nop
 8005b7c:	080066b4 	.word	0x080066b4
 8005b80:	080066d4 	.word	0x080066d4
 8005b84:	08006694 	.word	0x08006694

08005b88 <__ascii_wctomb>:
 8005b88:	b149      	cbz	r1, 8005b9e <__ascii_wctomb+0x16>
 8005b8a:	2aff      	cmp	r2, #255	; 0xff
 8005b8c:	bf85      	ittet	hi
 8005b8e:	238a      	movhi	r3, #138	; 0x8a
 8005b90:	6003      	strhi	r3, [r0, #0]
 8005b92:	700a      	strbls	r2, [r1, #0]
 8005b94:	f04f 30ff 	movhi.w	r0, #4294967295
 8005b98:	bf98      	it	ls
 8005b9a:	2001      	movls	r0, #1
 8005b9c:	4770      	bx	lr
 8005b9e:	4608      	mov	r0, r1
 8005ba0:	4770      	bx	lr
	...

08005ba4 <__swsetup_r>:
 8005ba4:	4b32      	ldr	r3, [pc, #200]	; (8005c70 <__swsetup_r+0xcc>)
 8005ba6:	b570      	push	{r4, r5, r6, lr}
 8005ba8:	681d      	ldr	r5, [r3, #0]
 8005baa:	4606      	mov	r6, r0
 8005bac:	460c      	mov	r4, r1
 8005bae:	b125      	cbz	r5, 8005bba <__swsetup_r+0x16>
 8005bb0:	69ab      	ldr	r3, [r5, #24]
 8005bb2:	b913      	cbnz	r3, 8005bba <__swsetup_r+0x16>
 8005bb4:	4628      	mov	r0, r5
 8005bb6:	f000 f985 	bl	8005ec4 <__sinit>
 8005bba:	4b2e      	ldr	r3, [pc, #184]	; (8005c74 <__swsetup_r+0xd0>)
 8005bbc:	429c      	cmp	r4, r3
 8005bbe:	d10f      	bne.n	8005be0 <__swsetup_r+0x3c>
 8005bc0:	686c      	ldr	r4, [r5, #4]
 8005bc2:	89a3      	ldrh	r3, [r4, #12]
 8005bc4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005bc8:	0719      	lsls	r1, r3, #28
 8005bca:	d42c      	bmi.n	8005c26 <__swsetup_r+0x82>
 8005bcc:	06dd      	lsls	r5, r3, #27
 8005bce:	d411      	bmi.n	8005bf4 <__swsetup_r+0x50>
 8005bd0:	2309      	movs	r3, #9
 8005bd2:	6033      	str	r3, [r6, #0]
 8005bd4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005bd8:	81a3      	strh	r3, [r4, #12]
 8005bda:	f04f 30ff 	mov.w	r0, #4294967295
 8005bde:	e03e      	b.n	8005c5e <__swsetup_r+0xba>
 8005be0:	4b25      	ldr	r3, [pc, #148]	; (8005c78 <__swsetup_r+0xd4>)
 8005be2:	429c      	cmp	r4, r3
 8005be4:	d101      	bne.n	8005bea <__swsetup_r+0x46>
 8005be6:	68ac      	ldr	r4, [r5, #8]
 8005be8:	e7eb      	b.n	8005bc2 <__swsetup_r+0x1e>
 8005bea:	4b24      	ldr	r3, [pc, #144]	; (8005c7c <__swsetup_r+0xd8>)
 8005bec:	429c      	cmp	r4, r3
 8005bee:	bf08      	it	eq
 8005bf0:	68ec      	ldreq	r4, [r5, #12]
 8005bf2:	e7e6      	b.n	8005bc2 <__swsetup_r+0x1e>
 8005bf4:	0758      	lsls	r0, r3, #29
 8005bf6:	d512      	bpl.n	8005c1e <__swsetup_r+0x7a>
 8005bf8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005bfa:	b141      	cbz	r1, 8005c0e <__swsetup_r+0x6a>
 8005bfc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c00:	4299      	cmp	r1, r3
 8005c02:	d002      	beq.n	8005c0a <__swsetup_r+0x66>
 8005c04:	4630      	mov	r0, r6
 8005c06:	f7ff fb31 	bl	800526c <_free_r>
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	6363      	str	r3, [r4, #52]	; 0x34
 8005c0e:	89a3      	ldrh	r3, [r4, #12]
 8005c10:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005c14:	81a3      	strh	r3, [r4, #12]
 8005c16:	2300      	movs	r3, #0
 8005c18:	6063      	str	r3, [r4, #4]
 8005c1a:	6923      	ldr	r3, [r4, #16]
 8005c1c:	6023      	str	r3, [r4, #0]
 8005c1e:	89a3      	ldrh	r3, [r4, #12]
 8005c20:	f043 0308 	orr.w	r3, r3, #8
 8005c24:	81a3      	strh	r3, [r4, #12]
 8005c26:	6923      	ldr	r3, [r4, #16]
 8005c28:	b94b      	cbnz	r3, 8005c3e <__swsetup_r+0x9a>
 8005c2a:	89a3      	ldrh	r3, [r4, #12]
 8005c2c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005c30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c34:	d003      	beq.n	8005c3e <__swsetup_r+0x9a>
 8005c36:	4621      	mov	r1, r4
 8005c38:	4630      	mov	r0, r6
 8005c3a:	f000 fa09 	bl	8006050 <__smakebuf_r>
 8005c3e:	89a0      	ldrh	r0, [r4, #12]
 8005c40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005c44:	f010 0301 	ands.w	r3, r0, #1
 8005c48:	d00a      	beq.n	8005c60 <__swsetup_r+0xbc>
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	60a3      	str	r3, [r4, #8]
 8005c4e:	6963      	ldr	r3, [r4, #20]
 8005c50:	425b      	negs	r3, r3
 8005c52:	61a3      	str	r3, [r4, #24]
 8005c54:	6923      	ldr	r3, [r4, #16]
 8005c56:	b943      	cbnz	r3, 8005c6a <__swsetup_r+0xc6>
 8005c58:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005c5c:	d1ba      	bne.n	8005bd4 <__swsetup_r+0x30>
 8005c5e:	bd70      	pop	{r4, r5, r6, pc}
 8005c60:	0781      	lsls	r1, r0, #30
 8005c62:	bf58      	it	pl
 8005c64:	6963      	ldrpl	r3, [r4, #20]
 8005c66:	60a3      	str	r3, [r4, #8]
 8005c68:	e7f4      	b.n	8005c54 <__swsetup_r+0xb0>
 8005c6a:	2000      	movs	r0, #0
 8005c6c:	e7f7      	b.n	8005c5e <__swsetup_r+0xba>
 8005c6e:	bf00      	nop
 8005c70:	2000000c 	.word	0x2000000c
 8005c74:	080066b4 	.word	0x080066b4
 8005c78:	080066d4 	.word	0x080066d4
 8005c7c:	08006694 	.word	0x08006694

08005c80 <abort>:
 8005c80:	b508      	push	{r3, lr}
 8005c82:	2006      	movs	r0, #6
 8005c84:	f000 fa54 	bl	8006130 <raise>
 8005c88:	2001      	movs	r0, #1
 8005c8a:	f7fb fded 	bl	8001868 <_exit>
	...

08005c90 <__sflush_r>:
 8005c90:	898a      	ldrh	r2, [r1, #12]
 8005c92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c96:	4605      	mov	r5, r0
 8005c98:	0710      	lsls	r0, r2, #28
 8005c9a:	460c      	mov	r4, r1
 8005c9c:	d458      	bmi.n	8005d50 <__sflush_r+0xc0>
 8005c9e:	684b      	ldr	r3, [r1, #4]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	dc05      	bgt.n	8005cb0 <__sflush_r+0x20>
 8005ca4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	dc02      	bgt.n	8005cb0 <__sflush_r+0x20>
 8005caa:	2000      	movs	r0, #0
 8005cac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cb0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005cb2:	2e00      	cmp	r6, #0
 8005cb4:	d0f9      	beq.n	8005caa <__sflush_r+0x1a>
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005cbc:	682f      	ldr	r7, [r5, #0]
 8005cbe:	602b      	str	r3, [r5, #0]
 8005cc0:	d032      	beq.n	8005d28 <__sflush_r+0x98>
 8005cc2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005cc4:	89a3      	ldrh	r3, [r4, #12]
 8005cc6:	075a      	lsls	r2, r3, #29
 8005cc8:	d505      	bpl.n	8005cd6 <__sflush_r+0x46>
 8005cca:	6863      	ldr	r3, [r4, #4]
 8005ccc:	1ac0      	subs	r0, r0, r3
 8005cce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005cd0:	b10b      	cbz	r3, 8005cd6 <__sflush_r+0x46>
 8005cd2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005cd4:	1ac0      	subs	r0, r0, r3
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	4602      	mov	r2, r0
 8005cda:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005cdc:	6a21      	ldr	r1, [r4, #32]
 8005cde:	4628      	mov	r0, r5
 8005ce0:	47b0      	blx	r6
 8005ce2:	1c43      	adds	r3, r0, #1
 8005ce4:	89a3      	ldrh	r3, [r4, #12]
 8005ce6:	d106      	bne.n	8005cf6 <__sflush_r+0x66>
 8005ce8:	6829      	ldr	r1, [r5, #0]
 8005cea:	291d      	cmp	r1, #29
 8005cec:	d82c      	bhi.n	8005d48 <__sflush_r+0xb8>
 8005cee:	4a2a      	ldr	r2, [pc, #168]	; (8005d98 <__sflush_r+0x108>)
 8005cf0:	40ca      	lsrs	r2, r1
 8005cf2:	07d6      	lsls	r6, r2, #31
 8005cf4:	d528      	bpl.n	8005d48 <__sflush_r+0xb8>
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	6062      	str	r2, [r4, #4]
 8005cfa:	04d9      	lsls	r1, r3, #19
 8005cfc:	6922      	ldr	r2, [r4, #16]
 8005cfe:	6022      	str	r2, [r4, #0]
 8005d00:	d504      	bpl.n	8005d0c <__sflush_r+0x7c>
 8005d02:	1c42      	adds	r2, r0, #1
 8005d04:	d101      	bne.n	8005d0a <__sflush_r+0x7a>
 8005d06:	682b      	ldr	r3, [r5, #0]
 8005d08:	b903      	cbnz	r3, 8005d0c <__sflush_r+0x7c>
 8005d0a:	6560      	str	r0, [r4, #84]	; 0x54
 8005d0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d0e:	602f      	str	r7, [r5, #0]
 8005d10:	2900      	cmp	r1, #0
 8005d12:	d0ca      	beq.n	8005caa <__sflush_r+0x1a>
 8005d14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d18:	4299      	cmp	r1, r3
 8005d1a:	d002      	beq.n	8005d22 <__sflush_r+0x92>
 8005d1c:	4628      	mov	r0, r5
 8005d1e:	f7ff faa5 	bl	800526c <_free_r>
 8005d22:	2000      	movs	r0, #0
 8005d24:	6360      	str	r0, [r4, #52]	; 0x34
 8005d26:	e7c1      	b.n	8005cac <__sflush_r+0x1c>
 8005d28:	6a21      	ldr	r1, [r4, #32]
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	4628      	mov	r0, r5
 8005d2e:	47b0      	blx	r6
 8005d30:	1c41      	adds	r1, r0, #1
 8005d32:	d1c7      	bne.n	8005cc4 <__sflush_r+0x34>
 8005d34:	682b      	ldr	r3, [r5, #0]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d0c4      	beq.n	8005cc4 <__sflush_r+0x34>
 8005d3a:	2b1d      	cmp	r3, #29
 8005d3c:	d001      	beq.n	8005d42 <__sflush_r+0xb2>
 8005d3e:	2b16      	cmp	r3, #22
 8005d40:	d101      	bne.n	8005d46 <__sflush_r+0xb6>
 8005d42:	602f      	str	r7, [r5, #0]
 8005d44:	e7b1      	b.n	8005caa <__sflush_r+0x1a>
 8005d46:	89a3      	ldrh	r3, [r4, #12]
 8005d48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d4c:	81a3      	strh	r3, [r4, #12]
 8005d4e:	e7ad      	b.n	8005cac <__sflush_r+0x1c>
 8005d50:	690f      	ldr	r7, [r1, #16]
 8005d52:	2f00      	cmp	r7, #0
 8005d54:	d0a9      	beq.n	8005caa <__sflush_r+0x1a>
 8005d56:	0793      	lsls	r3, r2, #30
 8005d58:	680e      	ldr	r6, [r1, #0]
 8005d5a:	bf08      	it	eq
 8005d5c:	694b      	ldreq	r3, [r1, #20]
 8005d5e:	600f      	str	r7, [r1, #0]
 8005d60:	bf18      	it	ne
 8005d62:	2300      	movne	r3, #0
 8005d64:	eba6 0807 	sub.w	r8, r6, r7
 8005d68:	608b      	str	r3, [r1, #8]
 8005d6a:	f1b8 0f00 	cmp.w	r8, #0
 8005d6e:	dd9c      	ble.n	8005caa <__sflush_r+0x1a>
 8005d70:	6a21      	ldr	r1, [r4, #32]
 8005d72:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005d74:	4643      	mov	r3, r8
 8005d76:	463a      	mov	r2, r7
 8005d78:	4628      	mov	r0, r5
 8005d7a:	47b0      	blx	r6
 8005d7c:	2800      	cmp	r0, #0
 8005d7e:	dc06      	bgt.n	8005d8e <__sflush_r+0xfe>
 8005d80:	89a3      	ldrh	r3, [r4, #12]
 8005d82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d86:	81a3      	strh	r3, [r4, #12]
 8005d88:	f04f 30ff 	mov.w	r0, #4294967295
 8005d8c:	e78e      	b.n	8005cac <__sflush_r+0x1c>
 8005d8e:	4407      	add	r7, r0
 8005d90:	eba8 0800 	sub.w	r8, r8, r0
 8005d94:	e7e9      	b.n	8005d6a <__sflush_r+0xda>
 8005d96:	bf00      	nop
 8005d98:	20400001 	.word	0x20400001

08005d9c <_fflush_r>:
 8005d9c:	b538      	push	{r3, r4, r5, lr}
 8005d9e:	690b      	ldr	r3, [r1, #16]
 8005da0:	4605      	mov	r5, r0
 8005da2:	460c      	mov	r4, r1
 8005da4:	b913      	cbnz	r3, 8005dac <_fflush_r+0x10>
 8005da6:	2500      	movs	r5, #0
 8005da8:	4628      	mov	r0, r5
 8005daa:	bd38      	pop	{r3, r4, r5, pc}
 8005dac:	b118      	cbz	r0, 8005db6 <_fflush_r+0x1a>
 8005dae:	6983      	ldr	r3, [r0, #24]
 8005db0:	b90b      	cbnz	r3, 8005db6 <_fflush_r+0x1a>
 8005db2:	f000 f887 	bl	8005ec4 <__sinit>
 8005db6:	4b14      	ldr	r3, [pc, #80]	; (8005e08 <_fflush_r+0x6c>)
 8005db8:	429c      	cmp	r4, r3
 8005dba:	d11b      	bne.n	8005df4 <_fflush_r+0x58>
 8005dbc:	686c      	ldr	r4, [r5, #4]
 8005dbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d0ef      	beq.n	8005da6 <_fflush_r+0xa>
 8005dc6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005dc8:	07d0      	lsls	r0, r2, #31
 8005dca:	d404      	bmi.n	8005dd6 <_fflush_r+0x3a>
 8005dcc:	0599      	lsls	r1, r3, #22
 8005dce:	d402      	bmi.n	8005dd6 <_fflush_r+0x3a>
 8005dd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005dd2:	f000 f915 	bl	8006000 <__retarget_lock_acquire_recursive>
 8005dd6:	4628      	mov	r0, r5
 8005dd8:	4621      	mov	r1, r4
 8005dda:	f7ff ff59 	bl	8005c90 <__sflush_r>
 8005dde:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005de0:	07da      	lsls	r2, r3, #31
 8005de2:	4605      	mov	r5, r0
 8005de4:	d4e0      	bmi.n	8005da8 <_fflush_r+0xc>
 8005de6:	89a3      	ldrh	r3, [r4, #12]
 8005de8:	059b      	lsls	r3, r3, #22
 8005dea:	d4dd      	bmi.n	8005da8 <_fflush_r+0xc>
 8005dec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005dee:	f000 f908 	bl	8006002 <__retarget_lock_release_recursive>
 8005df2:	e7d9      	b.n	8005da8 <_fflush_r+0xc>
 8005df4:	4b05      	ldr	r3, [pc, #20]	; (8005e0c <_fflush_r+0x70>)
 8005df6:	429c      	cmp	r4, r3
 8005df8:	d101      	bne.n	8005dfe <_fflush_r+0x62>
 8005dfa:	68ac      	ldr	r4, [r5, #8]
 8005dfc:	e7df      	b.n	8005dbe <_fflush_r+0x22>
 8005dfe:	4b04      	ldr	r3, [pc, #16]	; (8005e10 <_fflush_r+0x74>)
 8005e00:	429c      	cmp	r4, r3
 8005e02:	bf08      	it	eq
 8005e04:	68ec      	ldreq	r4, [r5, #12]
 8005e06:	e7da      	b.n	8005dbe <_fflush_r+0x22>
 8005e08:	080066b4 	.word	0x080066b4
 8005e0c:	080066d4 	.word	0x080066d4
 8005e10:	08006694 	.word	0x08006694

08005e14 <std>:
 8005e14:	2300      	movs	r3, #0
 8005e16:	b510      	push	{r4, lr}
 8005e18:	4604      	mov	r4, r0
 8005e1a:	e9c0 3300 	strd	r3, r3, [r0]
 8005e1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e22:	6083      	str	r3, [r0, #8]
 8005e24:	8181      	strh	r1, [r0, #12]
 8005e26:	6643      	str	r3, [r0, #100]	; 0x64
 8005e28:	81c2      	strh	r2, [r0, #14]
 8005e2a:	6183      	str	r3, [r0, #24]
 8005e2c:	4619      	mov	r1, r3
 8005e2e:	2208      	movs	r2, #8
 8005e30:	305c      	adds	r0, #92	; 0x5c
 8005e32:	f7fd fb59 	bl	80034e8 <memset>
 8005e36:	4b05      	ldr	r3, [pc, #20]	; (8005e4c <std+0x38>)
 8005e38:	6263      	str	r3, [r4, #36]	; 0x24
 8005e3a:	4b05      	ldr	r3, [pc, #20]	; (8005e50 <std+0x3c>)
 8005e3c:	62a3      	str	r3, [r4, #40]	; 0x28
 8005e3e:	4b05      	ldr	r3, [pc, #20]	; (8005e54 <std+0x40>)
 8005e40:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005e42:	4b05      	ldr	r3, [pc, #20]	; (8005e58 <std+0x44>)
 8005e44:	6224      	str	r4, [r4, #32]
 8005e46:	6323      	str	r3, [r4, #48]	; 0x30
 8005e48:	bd10      	pop	{r4, pc}
 8005e4a:	bf00      	nop
 8005e4c:	08006169 	.word	0x08006169
 8005e50:	0800618b 	.word	0x0800618b
 8005e54:	080061c3 	.word	0x080061c3
 8005e58:	080061e7 	.word	0x080061e7

08005e5c <_cleanup_r>:
 8005e5c:	4901      	ldr	r1, [pc, #4]	; (8005e64 <_cleanup_r+0x8>)
 8005e5e:	f000 b8af 	b.w	8005fc0 <_fwalk_reent>
 8005e62:	bf00      	nop
 8005e64:	08005d9d 	.word	0x08005d9d

08005e68 <__sfmoreglue>:
 8005e68:	b570      	push	{r4, r5, r6, lr}
 8005e6a:	2268      	movs	r2, #104	; 0x68
 8005e6c:	1e4d      	subs	r5, r1, #1
 8005e6e:	4355      	muls	r5, r2
 8005e70:	460e      	mov	r6, r1
 8005e72:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005e76:	f7ff fa65 	bl	8005344 <_malloc_r>
 8005e7a:	4604      	mov	r4, r0
 8005e7c:	b140      	cbz	r0, 8005e90 <__sfmoreglue+0x28>
 8005e7e:	2100      	movs	r1, #0
 8005e80:	e9c0 1600 	strd	r1, r6, [r0]
 8005e84:	300c      	adds	r0, #12
 8005e86:	60a0      	str	r0, [r4, #8]
 8005e88:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005e8c:	f7fd fb2c 	bl	80034e8 <memset>
 8005e90:	4620      	mov	r0, r4
 8005e92:	bd70      	pop	{r4, r5, r6, pc}

08005e94 <__sfp_lock_acquire>:
 8005e94:	4801      	ldr	r0, [pc, #4]	; (8005e9c <__sfp_lock_acquire+0x8>)
 8005e96:	f000 b8b3 	b.w	8006000 <__retarget_lock_acquire_recursive>
 8005e9a:	bf00      	nop
 8005e9c:	200002c1 	.word	0x200002c1

08005ea0 <__sfp_lock_release>:
 8005ea0:	4801      	ldr	r0, [pc, #4]	; (8005ea8 <__sfp_lock_release+0x8>)
 8005ea2:	f000 b8ae 	b.w	8006002 <__retarget_lock_release_recursive>
 8005ea6:	bf00      	nop
 8005ea8:	200002c1 	.word	0x200002c1

08005eac <__sinit_lock_acquire>:
 8005eac:	4801      	ldr	r0, [pc, #4]	; (8005eb4 <__sinit_lock_acquire+0x8>)
 8005eae:	f000 b8a7 	b.w	8006000 <__retarget_lock_acquire_recursive>
 8005eb2:	bf00      	nop
 8005eb4:	200002c2 	.word	0x200002c2

08005eb8 <__sinit_lock_release>:
 8005eb8:	4801      	ldr	r0, [pc, #4]	; (8005ec0 <__sinit_lock_release+0x8>)
 8005eba:	f000 b8a2 	b.w	8006002 <__retarget_lock_release_recursive>
 8005ebe:	bf00      	nop
 8005ec0:	200002c2 	.word	0x200002c2

08005ec4 <__sinit>:
 8005ec4:	b510      	push	{r4, lr}
 8005ec6:	4604      	mov	r4, r0
 8005ec8:	f7ff fff0 	bl	8005eac <__sinit_lock_acquire>
 8005ecc:	69a3      	ldr	r3, [r4, #24]
 8005ece:	b11b      	cbz	r3, 8005ed8 <__sinit+0x14>
 8005ed0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ed4:	f7ff bff0 	b.w	8005eb8 <__sinit_lock_release>
 8005ed8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005edc:	6523      	str	r3, [r4, #80]	; 0x50
 8005ede:	4b13      	ldr	r3, [pc, #76]	; (8005f2c <__sinit+0x68>)
 8005ee0:	4a13      	ldr	r2, [pc, #76]	; (8005f30 <__sinit+0x6c>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	62a2      	str	r2, [r4, #40]	; 0x28
 8005ee6:	42a3      	cmp	r3, r4
 8005ee8:	bf04      	itt	eq
 8005eea:	2301      	moveq	r3, #1
 8005eec:	61a3      	streq	r3, [r4, #24]
 8005eee:	4620      	mov	r0, r4
 8005ef0:	f000 f820 	bl	8005f34 <__sfp>
 8005ef4:	6060      	str	r0, [r4, #4]
 8005ef6:	4620      	mov	r0, r4
 8005ef8:	f000 f81c 	bl	8005f34 <__sfp>
 8005efc:	60a0      	str	r0, [r4, #8]
 8005efe:	4620      	mov	r0, r4
 8005f00:	f000 f818 	bl	8005f34 <__sfp>
 8005f04:	2200      	movs	r2, #0
 8005f06:	60e0      	str	r0, [r4, #12]
 8005f08:	2104      	movs	r1, #4
 8005f0a:	6860      	ldr	r0, [r4, #4]
 8005f0c:	f7ff ff82 	bl	8005e14 <std>
 8005f10:	68a0      	ldr	r0, [r4, #8]
 8005f12:	2201      	movs	r2, #1
 8005f14:	2109      	movs	r1, #9
 8005f16:	f7ff ff7d 	bl	8005e14 <std>
 8005f1a:	68e0      	ldr	r0, [r4, #12]
 8005f1c:	2202      	movs	r2, #2
 8005f1e:	2112      	movs	r1, #18
 8005f20:	f7ff ff78 	bl	8005e14 <std>
 8005f24:	2301      	movs	r3, #1
 8005f26:	61a3      	str	r3, [r4, #24]
 8005f28:	e7d2      	b.n	8005ed0 <__sinit+0xc>
 8005f2a:	bf00      	nop
 8005f2c:	0800631c 	.word	0x0800631c
 8005f30:	08005e5d 	.word	0x08005e5d

08005f34 <__sfp>:
 8005f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f36:	4607      	mov	r7, r0
 8005f38:	f7ff ffac 	bl	8005e94 <__sfp_lock_acquire>
 8005f3c:	4b1e      	ldr	r3, [pc, #120]	; (8005fb8 <__sfp+0x84>)
 8005f3e:	681e      	ldr	r6, [r3, #0]
 8005f40:	69b3      	ldr	r3, [r6, #24]
 8005f42:	b913      	cbnz	r3, 8005f4a <__sfp+0x16>
 8005f44:	4630      	mov	r0, r6
 8005f46:	f7ff ffbd 	bl	8005ec4 <__sinit>
 8005f4a:	3648      	adds	r6, #72	; 0x48
 8005f4c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005f50:	3b01      	subs	r3, #1
 8005f52:	d503      	bpl.n	8005f5c <__sfp+0x28>
 8005f54:	6833      	ldr	r3, [r6, #0]
 8005f56:	b30b      	cbz	r3, 8005f9c <__sfp+0x68>
 8005f58:	6836      	ldr	r6, [r6, #0]
 8005f5a:	e7f7      	b.n	8005f4c <__sfp+0x18>
 8005f5c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005f60:	b9d5      	cbnz	r5, 8005f98 <__sfp+0x64>
 8005f62:	4b16      	ldr	r3, [pc, #88]	; (8005fbc <__sfp+0x88>)
 8005f64:	60e3      	str	r3, [r4, #12]
 8005f66:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005f6a:	6665      	str	r5, [r4, #100]	; 0x64
 8005f6c:	f000 f847 	bl	8005ffe <__retarget_lock_init_recursive>
 8005f70:	f7ff ff96 	bl	8005ea0 <__sfp_lock_release>
 8005f74:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005f78:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005f7c:	6025      	str	r5, [r4, #0]
 8005f7e:	61a5      	str	r5, [r4, #24]
 8005f80:	2208      	movs	r2, #8
 8005f82:	4629      	mov	r1, r5
 8005f84:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005f88:	f7fd faae 	bl	80034e8 <memset>
 8005f8c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005f90:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005f94:	4620      	mov	r0, r4
 8005f96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f98:	3468      	adds	r4, #104	; 0x68
 8005f9a:	e7d9      	b.n	8005f50 <__sfp+0x1c>
 8005f9c:	2104      	movs	r1, #4
 8005f9e:	4638      	mov	r0, r7
 8005fa0:	f7ff ff62 	bl	8005e68 <__sfmoreglue>
 8005fa4:	4604      	mov	r4, r0
 8005fa6:	6030      	str	r0, [r6, #0]
 8005fa8:	2800      	cmp	r0, #0
 8005faa:	d1d5      	bne.n	8005f58 <__sfp+0x24>
 8005fac:	f7ff ff78 	bl	8005ea0 <__sfp_lock_release>
 8005fb0:	230c      	movs	r3, #12
 8005fb2:	603b      	str	r3, [r7, #0]
 8005fb4:	e7ee      	b.n	8005f94 <__sfp+0x60>
 8005fb6:	bf00      	nop
 8005fb8:	0800631c 	.word	0x0800631c
 8005fbc:	ffff0001 	.word	0xffff0001

08005fc0 <_fwalk_reent>:
 8005fc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fc4:	4606      	mov	r6, r0
 8005fc6:	4688      	mov	r8, r1
 8005fc8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005fcc:	2700      	movs	r7, #0
 8005fce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005fd2:	f1b9 0901 	subs.w	r9, r9, #1
 8005fd6:	d505      	bpl.n	8005fe4 <_fwalk_reent+0x24>
 8005fd8:	6824      	ldr	r4, [r4, #0]
 8005fda:	2c00      	cmp	r4, #0
 8005fdc:	d1f7      	bne.n	8005fce <_fwalk_reent+0xe>
 8005fde:	4638      	mov	r0, r7
 8005fe0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fe4:	89ab      	ldrh	r3, [r5, #12]
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d907      	bls.n	8005ffa <_fwalk_reent+0x3a>
 8005fea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005fee:	3301      	adds	r3, #1
 8005ff0:	d003      	beq.n	8005ffa <_fwalk_reent+0x3a>
 8005ff2:	4629      	mov	r1, r5
 8005ff4:	4630      	mov	r0, r6
 8005ff6:	47c0      	blx	r8
 8005ff8:	4307      	orrs	r7, r0
 8005ffa:	3568      	adds	r5, #104	; 0x68
 8005ffc:	e7e9      	b.n	8005fd2 <_fwalk_reent+0x12>

08005ffe <__retarget_lock_init_recursive>:
 8005ffe:	4770      	bx	lr

08006000 <__retarget_lock_acquire_recursive>:
 8006000:	4770      	bx	lr

08006002 <__retarget_lock_release_recursive>:
 8006002:	4770      	bx	lr

08006004 <__swhatbuf_r>:
 8006004:	b570      	push	{r4, r5, r6, lr}
 8006006:	460e      	mov	r6, r1
 8006008:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800600c:	2900      	cmp	r1, #0
 800600e:	b096      	sub	sp, #88	; 0x58
 8006010:	4614      	mov	r4, r2
 8006012:	461d      	mov	r5, r3
 8006014:	da08      	bge.n	8006028 <__swhatbuf_r+0x24>
 8006016:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800601a:	2200      	movs	r2, #0
 800601c:	602a      	str	r2, [r5, #0]
 800601e:	061a      	lsls	r2, r3, #24
 8006020:	d410      	bmi.n	8006044 <__swhatbuf_r+0x40>
 8006022:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006026:	e00e      	b.n	8006046 <__swhatbuf_r+0x42>
 8006028:	466a      	mov	r2, sp
 800602a:	f000 f903 	bl	8006234 <_fstat_r>
 800602e:	2800      	cmp	r0, #0
 8006030:	dbf1      	blt.n	8006016 <__swhatbuf_r+0x12>
 8006032:	9a01      	ldr	r2, [sp, #4]
 8006034:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006038:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800603c:	425a      	negs	r2, r3
 800603e:	415a      	adcs	r2, r3
 8006040:	602a      	str	r2, [r5, #0]
 8006042:	e7ee      	b.n	8006022 <__swhatbuf_r+0x1e>
 8006044:	2340      	movs	r3, #64	; 0x40
 8006046:	2000      	movs	r0, #0
 8006048:	6023      	str	r3, [r4, #0]
 800604a:	b016      	add	sp, #88	; 0x58
 800604c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006050 <__smakebuf_r>:
 8006050:	898b      	ldrh	r3, [r1, #12]
 8006052:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006054:	079d      	lsls	r5, r3, #30
 8006056:	4606      	mov	r6, r0
 8006058:	460c      	mov	r4, r1
 800605a:	d507      	bpl.n	800606c <__smakebuf_r+0x1c>
 800605c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006060:	6023      	str	r3, [r4, #0]
 8006062:	6123      	str	r3, [r4, #16]
 8006064:	2301      	movs	r3, #1
 8006066:	6163      	str	r3, [r4, #20]
 8006068:	b002      	add	sp, #8
 800606a:	bd70      	pop	{r4, r5, r6, pc}
 800606c:	ab01      	add	r3, sp, #4
 800606e:	466a      	mov	r2, sp
 8006070:	f7ff ffc8 	bl	8006004 <__swhatbuf_r>
 8006074:	9900      	ldr	r1, [sp, #0]
 8006076:	4605      	mov	r5, r0
 8006078:	4630      	mov	r0, r6
 800607a:	f7ff f963 	bl	8005344 <_malloc_r>
 800607e:	b948      	cbnz	r0, 8006094 <__smakebuf_r+0x44>
 8006080:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006084:	059a      	lsls	r2, r3, #22
 8006086:	d4ef      	bmi.n	8006068 <__smakebuf_r+0x18>
 8006088:	f023 0303 	bic.w	r3, r3, #3
 800608c:	f043 0302 	orr.w	r3, r3, #2
 8006090:	81a3      	strh	r3, [r4, #12]
 8006092:	e7e3      	b.n	800605c <__smakebuf_r+0xc>
 8006094:	4b0d      	ldr	r3, [pc, #52]	; (80060cc <__smakebuf_r+0x7c>)
 8006096:	62b3      	str	r3, [r6, #40]	; 0x28
 8006098:	89a3      	ldrh	r3, [r4, #12]
 800609a:	6020      	str	r0, [r4, #0]
 800609c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060a0:	81a3      	strh	r3, [r4, #12]
 80060a2:	9b00      	ldr	r3, [sp, #0]
 80060a4:	6163      	str	r3, [r4, #20]
 80060a6:	9b01      	ldr	r3, [sp, #4]
 80060a8:	6120      	str	r0, [r4, #16]
 80060aa:	b15b      	cbz	r3, 80060c4 <__smakebuf_r+0x74>
 80060ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80060b0:	4630      	mov	r0, r6
 80060b2:	f000 f8d1 	bl	8006258 <_isatty_r>
 80060b6:	b128      	cbz	r0, 80060c4 <__smakebuf_r+0x74>
 80060b8:	89a3      	ldrh	r3, [r4, #12]
 80060ba:	f023 0303 	bic.w	r3, r3, #3
 80060be:	f043 0301 	orr.w	r3, r3, #1
 80060c2:	81a3      	strh	r3, [r4, #12]
 80060c4:	89a0      	ldrh	r0, [r4, #12]
 80060c6:	4305      	orrs	r5, r0
 80060c8:	81a5      	strh	r5, [r4, #12]
 80060ca:	e7cd      	b.n	8006068 <__smakebuf_r+0x18>
 80060cc:	08005e5d 	.word	0x08005e5d

080060d0 <_malloc_usable_size_r>:
 80060d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060d4:	1f18      	subs	r0, r3, #4
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	bfbc      	itt	lt
 80060da:	580b      	ldrlt	r3, [r1, r0]
 80060dc:	18c0      	addlt	r0, r0, r3
 80060de:	4770      	bx	lr

080060e0 <_raise_r>:
 80060e0:	291f      	cmp	r1, #31
 80060e2:	b538      	push	{r3, r4, r5, lr}
 80060e4:	4604      	mov	r4, r0
 80060e6:	460d      	mov	r5, r1
 80060e8:	d904      	bls.n	80060f4 <_raise_r+0x14>
 80060ea:	2316      	movs	r3, #22
 80060ec:	6003      	str	r3, [r0, #0]
 80060ee:	f04f 30ff 	mov.w	r0, #4294967295
 80060f2:	bd38      	pop	{r3, r4, r5, pc}
 80060f4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80060f6:	b112      	cbz	r2, 80060fe <_raise_r+0x1e>
 80060f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80060fc:	b94b      	cbnz	r3, 8006112 <_raise_r+0x32>
 80060fe:	4620      	mov	r0, r4
 8006100:	f000 f830 	bl	8006164 <_getpid_r>
 8006104:	462a      	mov	r2, r5
 8006106:	4601      	mov	r1, r0
 8006108:	4620      	mov	r0, r4
 800610a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800610e:	f000 b817 	b.w	8006140 <_kill_r>
 8006112:	2b01      	cmp	r3, #1
 8006114:	d00a      	beq.n	800612c <_raise_r+0x4c>
 8006116:	1c59      	adds	r1, r3, #1
 8006118:	d103      	bne.n	8006122 <_raise_r+0x42>
 800611a:	2316      	movs	r3, #22
 800611c:	6003      	str	r3, [r0, #0]
 800611e:	2001      	movs	r0, #1
 8006120:	e7e7      	b.n	80060f2 <_raise_r+0x12>
 8006122:	2400      	movs	r4, #0
 8006124:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006128:	4628      	mov	r0, r5
 800612a:	4798      	blx	r3
 800612c:	2000      	movs	r0, #0
 800612e:	e7e0      	b.n	80060f2 <_raise_r+0x12>

08006130 <raise>:
 8006130:	4b02      	ldr	r3, [pc, #8]	; (800613c <raise+0xc>)
 8006132:	4601      	mov	r1, r0
 8006134:	6818      	ldr	r0, [r3, #0]
 8006136:	f7ff bfd3 	b.w	80060e0 <_raise_r>
 800613a:	bf00      	nop
 800613c:	2000000c 	.word	0x2000000c

08006140 <_kill_r>:
 8006140:	b538      	push	{r3, r4, r5, lr}
 8006142:	4d07      	ldr	r5, [pc, #28]	; (8006160 <_kill_r+0x20>)
 8006144:	2300      	movs	r3, #0
 8006146:	4604      	mov	r4, r0
 8006148:	4608      	mov	r0, r1
 800614a:	4611      	mov	r1, r2
 800614c:	602b      	str	r3, [r5, #0]
 800614e:	f7fb fb7b 	bl	8001848 <_kill>
 8006152:	1c43      	adds	r3, r0, #1
 8006154:	d102      	bne.n	800615c <_kill_r+0x1c>
 8006156:	682b      	ldr	r3, [r5, #0]
 8006158:	b103      	cbz	r3, 800615c <_kill_r+0x1c>
 800615a:	6023      	str	r3, [r4, #0]
 800615c:	bd38      	pop	{r3, r4, r5, pc}
 800615e:	bf00      	nop
 8006160:	200002bc 	.word	0x200002bc

08006164 <_getpid_r>:
 8006164:	f7fb bb68 	b.w	8001838 <_getpid>

08006168 <__sread>:
 8006168:	b510      	push	{r4, lr}
 800616a:	460c      	mov	r4, r1
 800616c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006170:	f000 f894 	bl	800629c <_read_r>
 8006174:	2800      	cmp	r0, #0
 8006176:	bfab      	itete	ge
 8006178:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800617a:	89a3      	ldrhlt	r3, [r4, #12]
 800617c:	181b      	addge	r3, r3, r0
 800617e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006182:	bfac      	ite	ge
 8006184:	6563      	strge	r3, [r4, #84]	; 0x54
 8006186:	81a3      	strhlt	r3, [r4, #12]
 8006188:	bd10      	pop	{r4, pc}

0800618a <__swrite>:
 800618a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800618e:	461f      	mov	r7, r3
 8006190:	898b      	ldrh	r3, [r1, #12]
 8006192:	05db      	lsls	r3, r3, #23
 8006194:	4605      	mov	r5, r0
 8006196:	460c      	mov	r4, r1
 8006198:	4616      	mov	r6, r2
 800619a:	d505      	bpl.n	80061a8 <__swrite+0x1e>
 800619c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061a0:	2302      	movs	r3, #2
 80061a2:	2200      	movs	r2, #0
 80061a4:	f000 f868 	bl	8006278 <_lseek_r>
 80061a8:	89a3      	ldrh	r3, [r4, #12]
 80061aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80061ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80061b2:	81a3      	strh	r3, [r4, #12]
 80061b4:	4632      	mov	r2, r6
 80061b6:	463b      	mov	r3, r7
 80061b8:	4628      	mov	r0, r5
 80061ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80061be:	f000 b817 	b.w	80061f0 <_write_r>

080061c2 <__sseek>:
 80061c2:	b510      	push	{r4, lr}
 80061c4:	460c      	mov	r4, r1
 80061c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061ca:	f000 f855 	bl	8006278 <_lseek_r>
 80061ce:	1c43      	adds	r3, r0, #1
 80061d0:	89a3      	ldrh	r3, [r4, #12]
 80061d2:	bf15      	itete	ne
 80061d4:	6560      	strne	r0, [r4, #84]	; 0x54
 80061d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80061da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80061de:	81a3      	strheq	r3, [r4, #12]
 80061e0:	bf18      	it	ne
 80061e2:	81a3      	strhne	r3, [r4, #12]
 80061e4:	bd10      	pop	{r4, pc}

080061e6 <__sclose>:
 80061e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061ea:	f000 b813 	b.w	8006214 <_close_r>
	...

080061f0 <_write_r>:
 80061f0:	b538      	push	{r3, r4, r5, lr}
 80061f2:	4d07      	ldr	r5, [pc, #28]	; (8006210 <_write_r+0x20>)
 80061f4:	4604      	mov	r4, r0
 80061f6:	4608      	mov	r0, r1
 80061f8:	4611      	mov	r1, r2
 80061fa:	2200      	movs	r2, #0
 80061fc:	602a      	str	r2, [r5, #0]
 80061fe:	461a      	mov	r2, r3
 8006200:	f7fb fb59 	bl	80018b6 <_write>
 8006204:	1c43      	adds	r3, r0, #1
 8006206:	d102      	bne.n	800620e <_write_r+0x1e>
 8006208:	682b      	ldr	r3, [r5, #0]
 800620a:	b103      	cbz	r3, 800620e <_write_r+0x1e>
 800620c:	6023      	str	r3, [r4, #0]
 800620e:	bd38      	pop	{r3, r4, r5, pc}
 8006210:	200002bc 	.word	0x200002bc

08006214 <_close_r>:
 8006214:	b538      	push	{r3, r4, r5, lr}
 8006216:	4d06      	ldr	r5, [pc, #24]	; (8006230 <_close_r+0x1c>)
 8006218:	2300      	movs	r3, #0
 800621a:	4604      	mov	r4, r0
 800621c:	4608      	mov	r0, r1
 800621e:	602b      	str	r3, [r5, #0]
 8006220:	f7fb fb65 	bl	80018ee <_close>
 8006224:	1c43      	adds	r3, r0, #1
 8006226:	d102      	bne.n	800622e <_close_r+0x1a>
 8006228:	682b      	ldr	r3, [r5, #0]
 800622a:	b103      	cbz	r3, 800622e <_close_r+0x1a>
 800622c:	6023      	str	r3, [r4, #0]
 800622e:	bd38      	pop	{r3, r4, r5, pc}
 8006230:	200002bc 	.word	0x200002bc

08006234 <_fstat_r>:
 8006234:	b538      	push	{r3, r4, r5, lr}
 8006236:	4d07      	ldr	r5, [pc, #28]	; (8006254 <_fstat_r+0x20>)
 8006238:	2300      	movs	r3, #0
 800623a:	4604      	mov	r4, r0
 800623c:	4608      	mov	r0, r1
 800623e:	4611      	mov	r1, r2
 8006240:	602b      	str	r3, [r5, #0]
 8006242:	f7fb fb60 	bl	8001906 <_fstat>
 8006246:	1c43      	adds	r3, r0, #1
 8006248:	d102      	bne.n	8006250 <_fstat_r+0x1c>
 800624a:	682b      	ldr	r3, [r5, #0]
 800624c:	b103      	cbz	r3, 8006250 <_fstat_r+0x1c>
 800624e:	6023      	str	r3, [r4, #0]
 8006250:	bd38      	pop	{r3, r4, r5, pc}
 8006252:	bf00      	nop
 8006254:	200002bc 	.word	0x200002bc

08006258 <_isatty_r>:
 8006258:	b538      	push	{r3, r4, r5, lr}
 800625a:	4d06      	ldr	r5, [pc, #24]	; (8006274 <_isatty_r+0x1c>)
 800625c:	2300      	movs	r3, #0
 800625e:	4604      	mov	r4, r0
 8006260:	4608      	mov	r0, r1
 8006262:	602b      	str	r3, [r5, #0]
 8006264:	f7fb fb5f 	bl	8001926 <_isatty>
 8006268:	1c43      	adds	r3, r0, #1
 800626a:	d102      	bne.n	8006272 <_isatty_r+0x1a>
 800626c:	682b      	ldr	r3, [r5, #0]
 800626e:	b103      	cbz	r3, 8006272 <_isatty_r+0x1a>
 8006270:	6023      	str	r3, [r4, #0]
 8006272:	bd38      	pop	{r3, r4, r5, pc}
 8006274:	200002bc 	.word	0x200002bc

08006278 <_lseek_r>:
 8006278:	b538      	push	{r3, r4, r5, lr}
 800627a:	4d07      	ldr	r5, [pc, #28]	; (8006298 <_lseek_r+0x20>)
 800627c:	4604      	mov	r4, r0
 800627e:	4608      	mov	r0, r1
 8006280:	4611      	mov	r1, r2
 8006282:	2200      	movs	r2, #0
 8006284:	602a      	str	r2, [r5, #0]
 8006286:	461a      	mov	r2, r3
 8006288:	f7fb fb58 	bl	800193c <_lseek>
 800628c:	1c43      	adds	r3, r0, #1
 800628e:	d102      	bne.n	8006296 <_lseek_r+0x1e>
 8006290:	682b      	ldr	r3, [r5, #0]
 8006292:	b103      	cbz	r3, 8006296 <_lseek_r+0x1e>
 8006294:	6023      	str	r3, [r4, #0]
 8006296:	bd38      	pop	{r3, r4, r5, pc}
 8006298:	200002bc 	.word	0x200002bc

0800629c <_read_r>:
 800629c:	b538      	push	{r3, r4, r5, lr}
 800629e:	4d07      	ldr	r5, [pc, #28]	; (80062bc <_read_r+0x20>)
 80062a0:	4604      	mov	r4, r0
 80062a2:	4608      	mov	r0, r1
 80062a4:	4611      	mov	r1, r2
 80062a6:	2200      	movs	r2, #0
 80062a8:	602a      	str	r2, [r5, #0]
 80062aa:	461a      	mov	r2, r3
 80062ac:	f7fb fae6 	bl	800187c <_read>
 80062b0:	1c43      	adds	r3, r0, #1
 80062b2:	d102      	bne.n	80062ba <_read_r+0x1e>
 80062b4:	682b      	ldr	r3, [r5, #0]
 80062b6:	b103      	cbz	r3, 80062ba <_read_r+0x1e>
 80062b8:	6023      	str	r3, [r4, #0]
 80062ba:	bd38      	pop	{r3, r4, r5, pc}
 80062bc:	200002bc 	.word	0x200002bc

080062c0 <_init>:
 80062c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062c2:	bf00      	nop
 80062c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062c6:	bc08      	pop	{r3}
 80062c8:	469e      	mov	lr, r3
 80062ca:	4770      	bx	lr

080062cc <_fini>:
 80062cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ce:	bf00      	nop
 80062d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062d2:	bc08      	pop	{r3}
 80062d4:	469e      	mov	lr, r3
 80062d6:	4770      	bx	lr
