module instructholder (q[7], q[6], q[5], q[4], q[3], q[2], q[1], q[0], mytictoc, tictoc, d [7:0]);
	output reg [7:0] q;
	output reg mytictoc;
	input tictoc;
	input [7:0] d;

   	initial 
		begin
			q = 8'b00000000;
		end

	always @ (posedge tictoc)
		begin
			q <= d;
			mytictoc <= 1'b1;
		end
		
	always @ (negedge tictoc)
	    begin
	        mytictoc <= ~mytictoc;
	    end
endmodule