Fitter Status : Successful - Tue Oct 15 21:04:49 2019
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : projetoVerilog
Top-level Entity Name : CPU
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 24 %
    Combinational ALUTs : 1,916 / 12,480 ( 15 % )
    Dedicated logic registers : 1,287 / 12,480 ( 10 % )
Total registers : 1287
Total pins : 184 / 343 ( 54 % )
Total virtual pins : 0
Total block memory bits : 8,192 / 419,328 ( 2 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
