

================================================================
== Vitis HLS Report for 'rdc_mont_1'
================================================================
* Date:           Tue May 20 14:36:12 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      190|      352|  1.900 us|  3.520 us|  190|  352|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max   | min | max |                      Type                      |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |grp_rdc_mont_1_Pipeline_VITIS_LOOP_180_1_fu_181  |rdc_mont_1_Pipeline_VITIS_LOOP_180_1  |       10|       10|   0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_1_Pipeline_VITIS_LOOP_185_3_fu_187  |rdc_mont_1_Pipeline_VITIS_LOOP_185_3  |        2|       17|  20.000 ns|  0.170 us|    1|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_1_Pipeline_VITIS_LOOP_206_5_fu_203  |rdc_mont_1_Pipeline_VITIS_LOOP_206_5  |       11|       17|   0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_184_2  |       56|      176|    7 ~ 22|          -|          -|     8|        no|
        |- VITIS_LOOP_202_4  |      119|      161|   17 ~ 23|          -|          -|     7|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1376|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   16|    3415|   3698|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    432|    -|
|Register         |        -|    -|     754|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    4169|   5506|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |mul_32ns_32ns_64_2_1_U1406                       |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1407                       |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1408                       |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1409                       |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |grp_rdc_mont_1_Pipeline_VITIS_LOOP_180_1_fu_181  |rdc_mont_1_Pipeline_VITIS_LOOP_180_1  |        0|   0|     6|    62|    0|
    |grp_rdc_mont_1_Pipeline_VITIS_LOOP_185_3_fu_187  |rdc_mont_1_Pipeline_VITIS_LOOP_185_3  |        0|   0|  1374|  1703|    0|
    |grp_rdc_mont_1_Pipeline_VITIS_LOOP_206_5_fu_203  |rdc_mont_1_Pipeline_VITIS_LOOP_206_5  |        0|   0|  1375|  1733|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                      |        0|  16|  3415|  3698|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln184_fu_259_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln185_fu_275_p2      |         +|   0|  0|  13|           4|           3|
    |add_ln202_5_fu_498_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln202_fu_466_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln204_fu_446_p2      |         +|   0|  0|  39|          32|           2|
    |t_fu_610_p2              |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_560_p2        |         +|   0|  0|  71|          64|          64|
    |u_86_fu_413_p2           |         +|   0|  0|  71|          64|          64|
    |v_95_fu_319_p2           |         +|   0|  0|  71|          64|          64|
    |v_97_fu_516_p2           |         +|   0|  0|  71|          64|          64|
    |v_99_fu_363_p2           |         +|   0|  0|  71|          64|          64|
    |v_fu_629_p2              |         +|   0|  0|  71|          64|          64|
    |sub66_fu_460_p2          |         -|   0|  0|  39|           4|          32|
    |and_ln105_10_fu_592_p2   |       and|   0|  0|  64|          64|          64|
    |and_ln105_fu_395_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln184_fu_253_p2     |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln202_fu_431_p2     |      icmp|   0|  0|  13|           4|           2|
    |icmp_ln203_fu_440_p2     |      icmp|   0|  0|  39|          32|           1|
    |PKB_we0                  |        or|   0|  0|   8|           1|           8|
    |or_ln105_30_fu_537_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_340_p2       |        or|   0|  0|  64|          64|          64|
    |count_10_fu_452_p3       |    select|   0|  0|  32|           1|          32|
    |xor_ln105_172_fu_335_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_173_fu_346_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_174_fu_377_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_175_fu_528_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_176_fu_532_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_177_fu_543_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_178_fu_574_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_fu_331_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1376|        1184|        1180|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |PKB_address0        |  20|          4|    6|         24|
    |PKB_address0_local  |  20|          4|    6|         24|
    |PKB_ce0             |  20|          4|    1|          4|
    |PKB_d0              |   9|          2|   64|        128|
    |PKB_d0_local        |  20|          4|   64|        256|
    |PKB_we0             |   9|          2|    8|         16|
    |PKB_we0_local       |   9|          2|    8|         16|
    |ap_NS_fsm           |  65|         16|    1|         16|
    |count_fu_104        |   9|          2|   32|         64|
    |grp_fu_832_ce       |  14|          3|    1|          3|
    |grp_fu_832_p0       |  14|          3|   32|         96|
    |grp_fu_832_p1       |  14|          3|   32|         96|
    |grp_fu_836_ce       |  14|          3|    1|          3|
    |grp_fu_836_p0       |  14|          3|   32|         96|
    |grp_fu_836_p1       |  14|          3|   32|         96|
    |grp_fu_840_ce       |  14|          3|    1|          3|
    |grp_fu_840_p0       |  14|          3|   32|         96|
    |grp_fu_840_p1       |  14|          3|   32|         96|
    |grp_fu_844_ce       |  14|          3|    1|          3|
    |grp_fu_844_p0       |  14|          3|   32|         96|
    |grp_fu_844_p1       |  14|          3|   32|         96|
    |i_10_fu_120         |   9|          2|    4|          8|
    |i_9_fu_68           |   9|          2|    4|          8|
    |indvars_iv_fu_116   |   9|          2|    4|          8|
    |ma_address0_local   |  20|          4|    4|         16|
    |u_024_fu_72         |   9|          2|   64|        128|
    |u_fu_108            |   9|          2|   64|        128|
    |v_025_fu_76         |   9|          2|   64|        128|
    |v_46_fu_112         |   9|          2|   64|        128|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 432|         94|  722|       1880|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |add_ln185_reg_709                                             |   4|   0|    4|          0|
    |ap_CS_fsm                                                     |  15|   0|   15|          0|
    |count_fu_104                                                  |  32|   0|   32|          0|
    |grp_rdc_mont_1_Pipeline_VITIS_LOOP_180_1_fu_181_ap_start_reg  |   1|   0|    1|          0|
    |grp_rdc_mont_1_Pipeline_VITIS_LOOP_185_3_fu_187_ap_start_reg  |   1|   0|    1|          0|
    |grp_rdc_mont_1_Pipeline_VITIS_LOOP_206_5_fu_203_ap_start_reg  |   1|   0|    1|          0|
    |i_10_fu_120                                                   |   4|   0|    4|          0|
    |i_21_reg_774                                                  |   4|   0|    4|          0|
    |i_9_fu_68                                                     |   4|   0|    4|          0|
    |indvars_iv_fu_116                                             |   4|   0|    4|          0|
    |reg_223                                                       |  64|   0|   64|          0|
    |sub66_reg_783                                                 |  32|   0|   32|          0|
    |t_reg_827                                                     |  64|   0|   64|          0|
    |trunc_ln184_reg_702                                           |   3|   0|    3|          0|
    |trunc_ln202_11_reg_806                                        |   3|   0|    3|          0|
    |trunc_ln202_reg_801                                           |   3|   0|    3|          0|
    |u_024_fu_72                                                   |  64|   0|   64|          0|
    |u_86_reg_769                                                  |  64|   0|   64|          0|
    |u_fu_108                                                      |  64|   0|   64|          0|
    |v_025_fu_76                                                   |  64|   0|   64|          0|
    |v_46_fu_112                                                   |  64|   0|   64|          0|
    |v_46_load_2_reg_796                                           |  64|   0|   64|          0|
    |v_95_reg_762                                                  |  64|   0|   64|          0|
    |v_97_reg_820                                                  |  64|   0|   64|          0|
    |zext_ln185_reg_749                                            |   3|   0|   32|         29|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 754|   0|  783|         29|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|    rdc_mont.1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|    rdc_mont.1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|    rdc_mont.1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|    rdc_mont.1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|    rdc_mont.1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|    rdc_mont.1|  return value|
|ma_address0   |  out|    4|   ap_memory|            ma|         array|
|ma_ce0        |  out|    1|   ap_memory|            ma|         array|
|ma_q0         |   in|   64|   ap_memory|            ma|         array|
|PKB_address0  |  out|    6|   ap_memory|           PKB|         array|
|PKB_ce0       |  out|    1|   ap_memory|           PKB|         array|
|PKB_we0       |  out|    8|   ap_memory|           PKB|         array|
|PKB_d0        |  out|   64|   ap_memory|           PKB|         array|
|PKB_q0        |   in|   64|   ap_memory|           PKB|         array|
+--------------+-----+-----+------------+--------------+--------------+

