Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 14:22:11 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/ycbcr_tr/ycbcr_tr_ED97_2_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 Delay1No11_instance/Y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum6Tree0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 1.015ns (31.581%)  route 2.199ns (68.419%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 6.611 - 4.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.172ns (routing 0.955ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.868ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1981, routed)        2.172     3.123    Delay1No11_instance/clk_IBUF_BUFG
    SLICE_X120Y421       FDCE                                         r  Delay1No11_instance/Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y421       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.203 r  Delay1No11_instance/Y_reg[5]/Q
                         net (fo=4, routed)           0.278     3.481    Delay1No11_instance/Q[5]
    SLICE_X122Y421       LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     3.626 r  Delay1No11_instance/geqOp_carry_i_14__1/O
                         net (fo=1, routed)           0.021     3.647    Sum6Tree0_impl_instance/FPAddSubOp_instance/S[2]
    SLICE_X122Y421       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     3.808 r  Sum6Tree0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.834    Sum6Tree0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X122Y422       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.849 r  Sum6Tree0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.875    Sum6Tree0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X122Y423       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.927 r  Sum6Tree0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.503     4.430    Delay1No12_instance/CO[0]
    SLICE_X120Y424       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     4.496 f  Delay1No12_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.148     4.644    Delay1No11_instance/Y_reg[23]_0[0]
    SLICE_X121Y424       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     4.794 f  Delay1No11_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.058     4.852    Delay1No11_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X121Y424       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     4.977 r  Delay1No11_instance/shiftedFracY_d1[49]_i_7__0/O
                         net (fo=32, routed)          0.259     5.236    Delay1No12_instance/Y_reg[23]_0
    SLICE_X126Y424       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     5.359 r  Delay1No12_instance/shiftedFracY_d1[30]_i_2__1/O
                         net (fo=6, routed)           0.414     5.773    Delay1No12_instance/shiftedFracY_d1_reg[38][13]
    SLICE_X127Y421       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     5.871 r  Delay1No12_instance/shiftedFracY_d1[38]_i_1__1/O
                         net (fo=2, routed)           0.466     6.337    Sum6Tree0_impl_instance/FPAddSubOp_instance/level4__0[15]
    SLICE_X125Y420       FDRE                                         r  Sum6Tree0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1981, routed)        1.951     6.611    Sum6Tree0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X125Y420       FDRE                                         r  Sum6Tree0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[38]/C
                         clock pessimism              0.443     7.054    
                         clock uncertainty           -0.035     7.018    
    SLICE_X125Y420       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     7.043    Sum6Tree0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[38]
  -------------------------------------------------------------------
                         required time                          7.043    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  0.707    




