
loadmeasure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010798  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000668  08010928  08010928  00020928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010f90  08010f90  000300f0  2**0
                  CONTENTS
  4 .ARM          00000008  08010f90  08010f90  00020f90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010f98  08010f98  000300f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08010f98  08010f98  00020f98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08010fa0  08010fa0  00020fa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f0  20000000  08010fa8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000021b8  200000f0  08011098  000300f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200022a8  08011098  000322a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000300f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022fe4  00000000  00000000  00030120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005b03  00000000  00000000  00053104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d80  00000000  00000000  00058c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001b88  00000000  00000000  0005a988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00009671  00000000  00000000  0005c510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026b44  00000000  00000000  00065b81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e52b2  00000000  00000000  0008c6c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00171977  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000854c  00000000  00000000  001719c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000f0 	.word	0x200000f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010910 	.word	0x08010910

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000f4 	.word	0x200000f4
 80001cc:	08010910 	.word	0x08010910

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <ESPRxDecoder>:
	productionhysNegSetOL   = FlashReadOLdata[9];
}


void ESPRxDecoder(unsigned char Rxwifi_data,unsigned char Rxseqdecoder)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	4603      	mov	r3, r0
 800059c:	460a      	mov	r2, r1
 800059e:	71fb      	strb	r3, [r7, #7]
 80005a0:	4613      	mov	r3, r2
 80005a2:	71bb      	strb	r3, [r7, #6]

   static unsigned char Error_Retry;
	 switch(Rxseqdecoder)
 80005a4:	79bb      	ldrb	r3, [r7, #6]
 80005a6:	3b01      	subs	r3, #1
 80005a8:	2b07      	cmp	r3, #7
 80005aa:	f200 876a 	bhi.w	8001482 <ESPRxDecoder+0xeee>
 80005ae:	a201      	add	r2, pc, #4	; (adr r2, 80005b4 <ESPRxDecoder+0x20>)
 80005b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005b4:	080005d5 	.word	0x080005d5
 80005b8:	080006eb 	.word	0x080006eb
 80005bc:	08000729 	.word	0x08000729
 80005c0:	08000921 	.word	0x08000921
 80005c4:	0800095f 	.word	0x0800095f
 80005c8:	08000b71 	.word	0x08000b71
 80005cc:	08000b97 	.word	0x08000b97
 80005d0:	0800144d 	.word	0x0800144d
	   {
	   	case 1:
			 if((Rxwifi_data=='O')&&(bufferptr==0))
 80005d4:	79fb      	ldrb	r3, [r7, #7]
 80005d6:	2b4f      	cmp	r3, #79	; 0x4f
 80005d8:	d107      	bne.n	80005ea <ESPRxDecoder+0x56>
 80005da:	4b90      	ldr	r3, [pc, #576]	; (800081c <ESPRxDecoder+0x288>)
 80005dc:	781b      	ldrb	r3, [r3, #0]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d103      	bne.n	80005ea <ESPRxDecoder+0x56>
			 {
			 	bufferptr=1;
 80005e2:	4b8e      	ldr	r3, [pc, #568]	; (800081c <ESPRxDecoder+0x288>)
 80005e4:	2201      	movs	r2, #1
 80005e6:	701a      	strb	r2, [r3, #0]
 80005e8:	e011      	b.n	800060e <ESPRxDecoder+0x7a>
			 }
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 80005ea:	79fb      	ldrb	r3, [r7, #7]
 80005ec:	2b4b      	cmp	r3, #75	; 0x4b
 80005ee:	d10e      	bne.n	800060e <ESPRxDecoder+0x7a>
 80005f0:	4b8a      	ldr	r3, [pc, #552]	; (800081c <ESPRxDecoder+0x288>)
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	2b01      	cmp	r3, #1
 80005f6:	d10a      	bne.n	800060e <ESPRxDecoder+0x7a>
			 {
			 	bufferptr=0;
 80005f8:	4b88      	ldr	r3, [pc, #544]	; (800081c <ESPRxDecoder+0x288>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 80005fe:	2300      	movs	r3, #0
 8000600:	71bb      	strb	r3, [r7, #6]
				wifi_command=30;
 8000602:	4b87      	ldr	r3, [pc, #540]	; (8000820 <ESPRxDecoder+0x28c>)
 8000604:	221e      	movs	r2, #30
 8000606:	701a      	strb	r2, [r3, #0]
//				WifiStatusVar = 1;
				Check_CWMODE_For_Hang=0;
 8000608:	4b86      	ldr	r3, [pc, #536]	; (8000824 <ESPRxDecoder+0x290>)
 800060a:	2200      	movs	r2, #0
 800060c:	701a      	strb	r2, [r3, #0]
			 }
			 else{;}

			 if((Rxwifi_data=='n')&&(bufferptr==0))
 800060e:	79fb      	ldrb	r3, [r7, #7]
 8000610:	2b6e      	cmp	r3, #110	; 0x6e
 8000612:	d107      	bne.n	8000624 <ESPRxDecoder+0x90>
 8000614:	4b81      	ldr	r3, [pc, #516]	; (800081c <ESPRxDecoder+0x288>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	2b00      	cmp	r3, #0
 800061a:	d103      	bne.n	8000624 <ESPRxDecoder+0x90>
			 {
			 	bufferptr=1;
 800061c:	4b7f      	ldr	r3, [pc, #508]	; (800081c <ESPRxDecoder+0x288>)
 800061e:	2201      	movs	r2, #1
 8000620:	701a      	strb	r2, [r3, #0]
 8000622:	e060      	b.n	80006e6 <ESPRxDecoder+0x152>
			 }
			 else if((Rxwifi_data=='o')&&(bufferptr==1))
 8000624:	79fb      	ldrb	r3, [r7, #7]
 8000626:	2b6f      	cmp	r3, #111	; 0x6f
 8000628:	d107      	bne.n	800063a <ESPRxDecoder+0xa6>
 800062a:	4b7c      	ldr	r3, [pc, #496]	; (800081c <ESPRxDecoder+0x288>)
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	2b01      	cmp	r3, #1
 8000630:	d103      	bne.n	800063a <ESPRxDecoder+0xa6>
			 {
			 	bufferptr=2;
 8000632:	4b7a      	ldr	r3, [pc, #488]	; (800081c <ESPRxDecoder+0x288>)
 8000634:	2202      	movs	r2, #2
 8000636:	701a      	strb	r2, [r3, #0]
 8000638:	e055      	b.n	80006e6 <ESPRxDecoder+0x152>
			 }
			 else if(bufferptr==2)
 800063a:	4b78      	ldr	r3, [pc, #480]	; (800081c <ESPRxDecoder+0x288>)
 800063c:	781b      	ldrb	r3, [r3, #0]
 800063e:	2b02      	cmp	r3, #2
 8000640:	d104      	bne.n	800064c <ESPRxDecoder+0xb8>
			 {
			 	bufferptr=3;
 8000642:	4b76      	ldr	r3, [pc, #472]	; (800081c <ESPRxDecoder+0x288>)
 8000644:	2203      	movs	r2, #3
 8000646:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
				wifi_command=30;
				Check_CWMODE_For_Hang=0;
			 }
			 else{;}
		break;
 8000648:	f000 bf1d 	b.w	8001486 <ESPRxDecoder+0xef2>
			 else if((Rxwifi_data=='c')&&(bufferptr==3))
 800064c:	79fb      	ldrb	r3, [r7, #7]
 800064e:	2b63      	cmp	r3, #99	; 0x63
 8000650:	d107      	bne.n	8000662 <ESPRxDecoder+0xce>
 8000652:	4b72      	ldr	r3, [pc, #456]	; (800081c <ESPRxDecoder+0x288>)
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	2b03      	cmp	r3, #3
 8000658:	d103      	bne.n	8000662 <ESPRxDecoder+0xce>
			 	bufferptr=4;
 800065a:	4b70      	ldr	r3, [pc, #448]	; (800081c <ESPRxDecoder+0x288>)
 800065c:	2204      	movs	r2, #4
 800065e:	701a      	strb	r2, [r3, #0]
 8000660:	e041      	b.n	80006e6 <ESPRxDecoder+0x152>
			 else if((Rxwifi_data=='h')&&(bufferptr==4))
 8000662:	79fb      	ldrb	r3, [r7, #7]
 8000664:	2b68      	cmp	r3, #104	; 0x68
 8000666:	d107      	bne.n	8000678 <ESPRxDecoder+0xe4>
 8000668:	4b6c      	ldr	r3, [pc, #432]	; (800081c <ESPRxDecoder+0x288>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	2b04      	cmp	r3, #4
 800066e:	d103      	bne.n	8000678 <ESPRxDecoder+0xe4>
			 	bufferptr=5;
 8000670:	4b6a      	ldr	r3, [pc, #424]	; (800081c <ESPRxDecoder+0x288>)
 8000672:	2205      	movs	r2, #5
 8000674:	701a      	strb	r2, [r3, #0]
 8000676:	e036      	b.n	80006e6 <ESPRxDecoder+0x152>
			 else if((Rxwifi_data=='a')&&(bufferptr==5))
 8000678:	79fb      	ldrb	r3, [r7, #7]
 800067a:	2b61      	cmp	r3, #97	; 0x61
 800067c:	d107      	bne.n	800068e <ESPRxDecoder+0xfa>
 800067e:	4b67      	ldr	r3, [pc, #412]	; (800081c <ESPRxDecoder+0x288>)
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	2b05      	cmp	r3, #5
 8000684:	d103      	bne.n	800068e <ESPRxDecoder+0xfa>
			 	bufferptr=6;
 8000686:	4b65      	ldr	r3, [pc, #404]	; (800081c <ESPRxDecoder+0x288>)
 8000688:	2206      	movs	r2, #6
 800068a:	701a      	strb	r2, [r3, #0]
 800068c:	e02b      	b.n	80006e6 <ESPRxDecoder+0x152>
			 else if((Rxwifi_data=='n')&&(bufferptr==6))
 800068e:	79fb      	ldrb	r3, [r7, #7]
 8000690:	2b6e      	cmp	r3, #110	; 0x6e
 8000692:	d107      	bne.n	80006a4 <ESPRxDecoder+0x110>
 8000694:	4b61      	ldr	r3, [pc, #388]	; (800081c <ESPRxDecoder+0x288>)
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	2b06      	cmp	r3, #6
 800069a:	d103      	bne.n	80006a4 <ESPRxDecoder+0x110>
			 	bufferptr=7;
 800069c:	4b5f      	ldr	r3, [pc, #380]	; (800081c <ESPRxDecoder+0x288>)
 800069e:	2207      	movs	r2, #7
 80006a0:	701a      	strb	r2, [r3, #0]
 80006a2:	e020      	b.n	80006e6 <ESPRxDecoder+0x152>
			 else if((Rxwifi_data=='g')&&(bufferptr==7))
 80006a4:	79fb      	ldrb	r3, [r7, #7]
 80006a6:	2b67      	cmp	r3, #103	; 0x67
 80006a8:	d107      	bne.n	80006ba <ESPRxDecoder+0x126>
 80006aa:	4b5c      	ldr	r3, [pc, #368]	; (800081c <ESPRxDecoder+0x288>)
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	2b07      	cmp	r3, #7
 80006b0:	d103      	bne.n	80006ba <ESPRxDecoder+0x126>
			 	bufferptr=8;
 80006b2:	4b5a      	ldr	r3, [pc, #360]	; (800081c <ESPRxDecoder+0x288>)
 80006b4:	2208      	movs	r2, #8
 80006b6:	701a      	strb	r2, [r3, #0]
 80006b8:	e015      	b.n	80006e6 <ESPRxDecoder+0x152>
			 else if((Rxwifi_data=='e')&&(bufferptr==8))
 80006ba:	79fb      	ldrb	r3, [r7, #7]
 80006bc:	2b65      	cmp	r3, #101	; 0x65
 80006be:	f040 86e2 	bne.w	8001486 <ESPRxDecoder+0xef2>
 80006c2:	4b56      	ldr	r3, [pc, #344]	; (800081c <ESPRxDecoder+0x288>)
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	2b08      	cmp	r3, #8
 80006c8:	f040 86dd 	bne.w	8001486 <ESPRxDecoder+0xef2>
			 	bufferptr=0;
 80006cc:	4b53      	ldr	r3, [pc, #332]	; (800081c <ESPRxDecoder+0x288>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 80006d2:	2300      	movs	r3, #0
 80006d4:	71bb      	strb	r3, [r7, #6]
				wifi_command=30;
 80006d6:	4b52      	ldr	r3, [pc, #328]	; (8000820 <ESPRxDecoder+0x28c>)
 80006d8:	221e      	movs	r2, #30
 80006da:	701a      	strb	r2, [r3, #0]
				Check_CWMODE_For_Hang=0;
 80006dc:	4b51      	ldr	r3, [pc, #324]	; (8000824 <ESPRxDecoder+0x290>)
 80006de:	2200      	movs	r2, #0
 80006e0:	701a      	strb	r2, [r3, #0]
		break;
 80006e2:	f000 bed0 	b.w	8001486 <ESPRxDecoder+0xef2>
 80006e6:	f000 bece 	b.w	8001486 <ESPRxDecoder+0xef2>
		case 2:
			if((Rxwifi_data=='O')&&(bufferptr==0))
 80006ea:	79fb      	ldrb	r3, [r7, #7]
 80006ec:	2b4f      	cmp	r3, #79	; 0x4f
 80006ee:	d108      	bne.n	8000702 <ESPRxDecoder+0x16e>
 80006f0:	4b4a      	ldr	r3, [pc, #296]	; (800081c <ESPRxDecoder+0x288>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d104      	bne.n	8000702 <ESPRxDecoder+0x16e>
			 {
			 	bufferptr=1;
 80006f8:	4b48      	ldr	r3, [pc, #288]	; (800081c <ESPRxDecoder+0x288>)
 80006fa:	2201      	movs	r2, #1
 80006fc:	701a      	strb	r2, [r3, #0]
			 {
			 	bufferptr=0;
				Rxseqdecoder=0;
				wifi_command=49;
			 }
		break;
 80006fe:	f000 bec4 	b.w	800148a <ESPRxDecoder+0xef6>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8000702:	79fb      	ldrb	r3, [r7, #7]
 8000704:	2b4b      	cmp	r3, #75	; 0x4b
 8000706:	f040 86c0 	bne.w	800148a <ESPRxDecoder+0xef6>
 800070a:	4b44      	ldr	r3, [pc, #272]	; (800081c <ESPRxDecoder+0x288>)
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	2b01      	cmp	r3, #1
 8000710:	f040 86bb 	bne.w	800148a <ESPRxDecoder+0xef6>
			 	bufferptr=0;
 8000714:	4b41      	ldr	r3, [pc, #260]	; (800081c <ESPRxDecoder+0x288>)
 8000716:	2200      	movs	r2, #0
 8000718:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 800071a:	2300      	movs	r3, #0
 800071c:	71bb      	strb	r3, [r7, #6]
				wifi_command=49;
 800071e:	4b40      	ldr	r3, [pc, #256]	; (8000820 <ESPRxDecoder+0x28c>)
 8000720:	2231      	movs	r2, #49	; 0x31
 8000722:	701a      	strb	r2, [r3, #0]
		break;
 8000724:	f000 beb1 	b.w	800148a <ESPRxDecoder+0xef6>
		case 3:
			if((Rxwifi_data=='T')&&(bufferptr==0))
 8000728:	79fb      	ldrb	r3, [r7, #7]
 800072a:	2b54      	cmp	r3, #84	; 0x54
 800072c:	d107      	bne.n	800073e <ESPRxDecoder+0x1aa>
 800072e:	4b3b      	ldr	r3, [pc, #236]	; (800081c <ESPRxDecoder+0x288>)
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d103      	bne.n	800073e <ESPRxDecoder+0x1aa>
			 {
			 	bufferptr=1;
 8000736:	4b39      	ldr	r3, [pc, #228]	; (800081c <ESPRxDecoder+0x288>)
 8000738:	2201      	movs	r2, #1
 800073a:	701a      	strb	r2, [r3, #0]
 800073c:	e0a2      	b.n	8000884 <ESPRxDecoder+0x2f0>
			 }
			 else if((Rxwifi_data=='P')&&(bufferptr==1))
 800073e:	79fb      	ldrb	r3, [r7, #7]
 8000740:	2b50      	cmp	r3, #80	; 0x50
 8000742:	d107      	bne.n	8000754 <ESPRxDecoder+0x1c0>
 8000744:	4b35      	ldr	r3, [pc, #212]	; (800081c <ESPRxDecoder+0x288>)
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	2b01      	cmp	r3, #1
 800074a:	d103      	bne.n	8000754 <ESPRxDecoder+0x1c0>
			 {
			 	bufferptr=2;
 800074c:	4b33      	ldr	r3, [pc, #204]	; (800081c <ESPRxDecoder+0x288>)
 800074e:	2202      	movs	r2, #2
 8000750:	701a      	strb	r2, [r3, #0]
 8000752:	e097      	b.n	8000884 <ESPRxDecoder+0x2f0>
			 }
			 else if((Rxwifi_data=='-')&&(bufferptr==2))
 8000754:	79fb      	ldrb	r3, [r7, #7]
 8000756:	2b2d      	cmp	r3, #45	; 0x2d
 8000758:	d107      	bne.n	800076a <ESPRxDecoder+0x1d6>
 800075a:	4b30      	ldr	r3, [pc, #192]	; (800081c <ESPRxDecoder+0x288>)
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	2b02      	cmp	r3, #2
 8000760:	d103      	bne.n	800076a <ESPRxDecoder+0x1d6>
			 {
			 	bufferptr=3;
 8000762:	4b2e      	ldr	r3, [pc, #184]	; (800081c <ESPRxDecoder+0x288>)
 8000764:	2203      	movs	r2, #3
 8000766:	701a      	strb	r2, [r3, #0]
 8000768:	e08c      	b.n	8000884 <ESPRxDecoder+0x2f0>
			 }

			 else if((Rxwifi_data=='L')&&(bufferptr==3))
 800076a:	79fb      	ldrb	r3, [r7, #7]
 800076c:	2b4c      	cmp	r3, #76	; 0x4c
 800076e:	d107      	bne.n	8000780 <ESPRxDecoder+0x1ec>
 8000770:	4b2a      	ldr	r3, [pc, #168]	; (800081c <ESPRxDecoder+0x288>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	2b03      	cmp	r3, #3
 8000776:	d103      	bne.n	8000780 <ESPRxDecoder+0x1ec>
			 {
			 	bufferptr=4;
 8000778:	4b28      	ldr	r3, [pc, #160]	; (800081c <ESPRxDecoder+0x288>)
 800077a:	2204      	movs	r2, #4
 800077c:	701a      	strb	r2, [r3, #0]
 800077e:	e081      	b.n	8000884 <ESPRxDecoder+0x2f0>
			 }
			 else if((Rxwifi_data=='I')&&(bufferptr==4))
 8000780:	79fb      	ldrb	r3, [r7, #7]
 8000782:	2b49      	cmp	r3, #73	; 0x49
 8000784:	d107      	bne.n	8000796 <ESPRxDecoder+0x202>
 8000786:	4b25      	ldr	r3, [pc, #148]	; (800081c <ESPRxDecoder+0x288>)
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	2b04      	cmp	r3, #4
 800078c:	d103      	bne.n	8000796 <ESPRxDecoder+0x202>
			 {
			 	bufferptr=5;
 800078e:	4b23      	ldr	r3, [pc, #140]	; (800081c <ESPRxDecoder+0x288>)
 8000790:	2205      	movs	r2, #5
 8000792:	701a      	strb	r2, [r3, #0]
 8000794:	e076      	b.n	8000884 <ESPRxDecoder+0x2f0>
			 }
			 else if((Rxwifi_data=='N')&&(bufferptr==5))
 8000796:	79fb      	ldrb	r3, [r7, #7]
 8000798:	2b4e      	cmp	r3, #78	; 0x4e
 800079a:	d107      	bne.n	80007ac <ESPRxDecoder+0x218>
 800079c:	4b1f      	ldr	r3, [pc, #124]	; (800081c <ESPRxDecoder+0x288>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	2b05      	cmp	r3, #5
 80007a2:	d103      	bne.n	80007ac <ESPRxDecoder+0x218>
			 {
			 	bufferptr=6;
 80007a4:	4b1d      	ldr	r3, [pc, #116]	; (800081c <ESPRxDecoder+0x288>)
 80007a6:	2206      	movs	r2, #6
 80007a8:	701a      	strb	r2, [r3, #0]
 80007aa:	e06b      	b.n	8000884 <ESPRxDecoder+0x2f0>
			 }
			 else if((Rxwifi_data=='K')&&(bufferptr==6))
 80007ac:	79fb      	ldrb	r3, [r7, #7]
 80007ae:	2b4b      	cmp	r3, #75	; 0x4b
 80007b0:	d107      	bne.n	80007c2 <ESPRxDecoder+0x22e>
 80007b2:	4b1a      	ldr	r3, [pc, #104]	; (800081c <ESPRxDecoder+0x288>)
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	2b06      	cmp	r3, #6
 80007b8:	d103      	bne.n	80007c2 <ESPRxDecoder+0x22e>
			 {
			 	bufferptr=7;
 80007ba:	4b18      	ldr	r3, [pc, #96]	; (800081c <ESPRxDecoder+0x288>)
 80007bc:	2207      	movs	r2, #7
 80007be:	701a      	strb	r2, [r3, #0]
 80007c0:	e060      	b.n	8000884 <ESPRxDecoder+0x2f0>
			 }
			 else if((Rxwifi_data=='_')&&(bufferptr==7))
 80007c2:	79fb      	ldrb	r3, [r7, #7]
 80007c4:	2b5f      	cmp	r3, #95	; 0x5f
 80007c6:	d107      	bne.n	80007d8 <ESPRxDecoder+0x244>
 80007c8:	4b14      	ldr	r3, [pc, #80]	; (800081c <ESPRxDecoder+0x288>)
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	2b07      	cmp	r3, #7
 80007ce:	d103      	bne.n	80007d8 <ESPRxDecoder+0x244>
			 {
			 	bufferptr=8;
 80007d0:	4b12      	ldr	r3, [pc, #72]	; (800081c <ESPRxDecoder+0x288>)
 80007d2:	2208      	movs	r2, #8
 80007d4:	701a      	strb	r2, [r3, #0]
 80007d6:	e055      	b.n	8000884 <ESPRxDecoder+0x2f0>
			 }
			 else if((Rxwifi_data=='B')&&(bufferptr==8))
 80007d8:	79fb      	ldrb	r3, [r7, #7]
 80007da:	2b42      	cmp	r3, #66	; 0x42
 80007dc:	d107      	bne.n	80007ee <ESPRxDecoder+0x25a>
 80007de:	4b0f      	ldr	r3, [pc, #60]	; (800081c <ESPRxDecoder+0x288>)
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	2b08      	cmp	r3, #8
 80007e4:	d103      	bne.n	80007ee <ESPRxDecoder+0x25a>
			 {
			 	bufferptr=9;
 80007e6:	4b0d      	ldr	r3, [pc, #52]	; (800081c <ESPRxDecoder+0x288>)
 80007e8:	2209      	movs	r2, #9
 80007ea:	701a      	strb	r2, [r3, #0]
 80007ec:	e04a      	b.n	8000884 <ESPRxDecoder+0x2f0>
			 }
			 else if((Rxwifi_data=='7')&&(bufferptr==9))
 80007ee:	79fb      	ldrb	r3, [r7, #7]
 80007f0:	2b37      	cmp	r3, #55	; 0x37
 80007f2:	d107      	bne.n	8000804 <ESPRxDecoder+0x270>
 80007f4:	4b09      	ldr	r3, [pc, #36]	; (800081c <ESPRxDecoder+0x288>)
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	2b09      	cmp	r3, #9
 80007fa:	d103      	bne.n	8000804 <ESPRxDecoder+0x270>
			 {
			 	bufferptr=10;
 80007fc:	4b07      	ldr	r3, [pc, #28]	; (800081c <ESPRxDecoder+0x288>)
 80007fe:	220a      	movs	r2, #10
 8000800:	701a      	strb	r2, [r3, #0]
 8000802:	e03f      	b.n	8000884 <ESPRxDecoder+0x2f0>
			 }
			 else if((Rxwifi_data=='A')&&(bufferptr==10))
 8000804:	79fb      	ldrb	r3, [r7, #7]
 8000806:	2b41      	cmp	r3, #65	; 0x41
 8000808:	d10e      	bne.n	8000828 <ESPRxDecoder+0x294>
 800080a:	4b04      	ldr	r3, [pc, #16]	; (800081c <ESPRxDecoder+0x288>)
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	2b0a      	cmp	r3, #10
 8000810:	d10a      	bne.n	8000828 <ESPRxDecoder+0x294>
			 {
			 	bufferptr=11;
 8000812:	4b02      	ldr	r3, [pc, #8]	; (800081c <ESPRxDecoder+0x288>)
 8000814:	220b      	movs	r2, #11
 8000816:	701a      	strb	r2, [r3, #0]
 8000818:	e034      	b.n	8000884 <ESPRxDecoder+0x2f0>
 800081a:	bf00      	nop
 800081c:	2000228d 	.word	0x2000228d
 8000820:	2000228c 	.word	0x2000228c
 8000824:	2000228f 	.word	0x2000228f
			 }
			 else if((Rxwifi_data=='5')&&(bufferptr==11))
 8000828:	79fb      	ldrb	r3, [r7, #7]
 800082a:	2b35      	cmp	r3, #53	; 0x35
 800082c:	d107      	bne.n	800083e <ESPRxDecoder+0x2aa>
 800082e:	4b94      	ldr	r3, [pc, #592]	; (8000a80 <ESPRxDecoder+0x4ec>)
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	2b0b      	cmp	r3, #11
 8000834:	d103      	bne.n	800083e <ESPRxDecoder+0x2aa>
			 {
			 	bufferptr=12;
 8000836:	4b92      	ldr	r3, [pc, #584]	; (8000a80 <ESPRxDecoder+0x4ec>)
 8000838:	220c      	movs	r2, #12
 800083a:	701a      	strb	r2, [r3, #0]
 800083c:	e022      	b.n	8000884 <ESPRxDecoder+0x2f0>
			 }
			 else if((Rxwifi_data=='0')&&(bufferptr==12))
 800083e:	79fb      	ldrb	r3, [r7, #7]
 8000840:	2b30      	cmp	r3, #48	; 0x30
 8000842:	d107      	bne.n	8000854 <ESPRxDecoder+0x2c0>
 8000844:	4b8e      	ldr	r3, [pc, #568]	; (8000a80 <ESPRxDecoder+0x4ec>)
 8000846:	781b      	ldrb	r3, [r3, #0]
 8000848:	2b0c      	cmp	r3, #12
 800084a:	d103      	bne.n	8000854 <ESPRxDecoder+0x2c0>
			 {
			 	bufferptr=13;
 800084c:	4b8c      	ldr	r3, [pc, #560]	; (8000a80 <ESPRxDecoder+0x4ec>)
 800084e:	220d      	movs	r2, #13
 8000850:	701a      	strb	r2, [r3, #0]
 8000852:	e017      	b.n	8000884 <ESPRxDecoder+0x2f0>
			 }
			 else if((Rxwifi_data=='E')&&(bufferptr==13))
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	2b45      	cmp	r3, #69	; 0x45
 8000858:	d114      	bne.n	8000884 <ESPRxDecoder+0x2f0>
 800085a:	4b89      	ldr	r3, [pc, #548]	; (8000a80 <ESPRxDecoder+0x4ec>)
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	2b0d      	cmp	r3, #13
 8000860:	d110      	bne.n	8000884 <ESPRxDecoder+0x2f0>
				 {
			 	bufferptr=0;
 8000862:	4b87      	ldr	r3, [pc, #540]	; (8000a80 <ESPRxDecoder+0x4ec>)
 8000864:	2200      	movs	r2, #0
 8000866:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0;
 8000868:	4b86      	ldr	r3, [pc, #536]	; (8000a84 <ESPRxDecoder+0x4f0>)
 800086a:	2200      	movs	r2, #0
 800086c:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 800086e:	2300      	movs	r3, #0
 8000870:	71bb      	strb	r3, [r7, #6]
				wifi_command=70;
 8000872:	4b85      	ldr	r3, [pc, #532]	; (8000a88 <ESPRxDecoder+0x4f4>)
 8000874:	2246      	movs	r2, #70	; 0x46
 8000876:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000878:	4b84      	ldr	r3, [pc, #528]	; (8000a8c <ESPRxDecoder+0x4f8>)
 800087a:	2200      	movs	r2, #0
 800087c:	701a      	strb	r2, [r3, #0]
				WifiDisplay = 1;
 800087e:	4b84      	ldr	r3, [pc, #528]	; (8000a90 <ESPRxDecoder+0x4fc>)
 8000880:	2201      	movs	r2, #1
 8000882:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
				wifi_command=70;
				Error_Retry=0;
			 }	*/

			 if((Rxwifi_data=='N')&&(Err_bufferptr==0))
 8000884:	79fb      	ldrb	r3, [r7, #7]
 8000886:	2b4e      	cmp	r3, #78	; 0x4e
 8000888:	d107      	bne.n	800089a <ESPRxDecoder+0x306>
 800088a:	4b7e      	ldr	r3, [pc, #504]	; (8000a84 <ESPRxDecoder+0x4f0>)
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	2b00      	cmp	r3, #0
 8000890:	d103      	bne.n	800089a <ESPRxDecoder+0x306>
			 {
			 	Err_bufferptr=1;
 8000892:	4b7c      	ldr	r3, [pc, #496]	; (8000a84 <ESPRxDecoder+0x4f0>)
 8000894:	2201      	movs	r2, #1
 8000896:	701a      	strb	r2, [r3, #0]
 8000898:	e040      	b.n	800091c <ESPRxDecoder+0x388>
			 }
			 else if((Rxwifi_data=='o')&&(Err_bufferptr==1))
 800089a:	79fb      	ldrb	r3, [r7, #7]
 800089c:	2b6f      	cmp	r3, #111	; 0x6f
 800089e:	d107      	bne.n	80008b0 <ESPRxDecoder+0x31c>
 80008a0:	4b78      	ldr	r3, [pc, #480]	; (8000a84 <ESPRxDecoder+0x4f0>)
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	d103      	bne.n	80008b0 <ESPRxDecoder+0x31c>
			 {
			 	Err_bufferptr=2;
 80008a8:	4b76      	ldr	r3, [pc, #472]	; (8000a84 <ESPRxDecoder+0x4f0>)
 80008aa:	2202      	movs	r2, #2
 80008ac:	701a      	strb	r2, [r3, #0]
 80008ae:	e035      	b.n	800091c <ESPRxDecoder+0x388>
			 }
			 else if((Rxwifi_data=='A')&&(Err_bufferptr==2))
 80008b0:	79fb      	ldrb	r3, [r7, #7]
 80008b2:	2b41      	cmp	r3, #65	; 0x41
 80008b4:	d107      	bne.n	80008c6 <ESPRxDecoder+0x332>
 80008b6:	4b73      	ldr	r3, [pc, #460]	; (8000a84 <ESPRxDecoder+0x4f0>)
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	2b02      	cmp	r3, #2
 80008bc:	d103      	bne.n	80008c6 <ESPRxDecoder+0x332>
			 {
			 	Err_bufferptr=3;
 80008be:	4b71      	ldr	r3, [pc, #452]	; (8000a84 <ESPRxDecoder+0x4f0>)
 80008c0:	2203      	movs	r2, #3
 80008c2:	701a      	strb	r2, [r3, #0]
 80008c4:	e02a      	b.n	800091c <ESPRxDecoder+0x388>
			 }
			 else if((Rxwifi_data=='P')&&(Err_bufferptr==3))
 80008c6:	79fb      	ldrb	r3, [r7, #7]
 80008c8:	2b50      	cmp	r3, #80	; 0x50
 80008ca:	f040 85e0 	bne.w	800148e <ESPRxDecoder+0xefa>
 80008ce:	4b6d      	ldr	r3, [pc, #436]	; (8000a84 <ESPRxDecoder+0x4f0>)
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	2b03      	cmp	r3, #3
 80008d4:	f040 85db 	bne.w	800148e <ESPRxDecoder+0xefa>
			 {
			 	Err_bufferptr=0;
 80008d8:	4b6a      	ldr	r3, [pc, #424]	; (8000a84 <ESPRxDecoder+0x4f0>)
 80008da:	2200      	movs	r2, #0
 80008dc:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 80008de:	4b68      	ldr	r3, [pc, #416]	; (8000a80 <ESPRxDecoder+0x4ec>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 80008e4:	2300      	movs	r3, #0
 80008e6:	71bb      	strb	r3, [r7, #6]
				WifiDisplay = 3;
 80008e8:	4b69      	ldr	r3, [pc, #420]	; (8000a90 <ESPRxDecoder+0x4fc>)
 80008ea:	2203      	movs	r2, #3
 80008ec:	701a      	strb	r2, [r3, #0]
				if(++Error_Retry<3)		//retry for error
 80008ee:	4b67      	ldr	r3, [pc, #412]	; (8000a8c <ESPRxDecoder+0x4f8>)
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	3301      	adds	r3, #1
 80008f4:	b2da      	uxtb	r2, r3
 80008f6:	4b65      	ldr	r3, [pc, #404]	; (8000a8c <ESPRxDecoder+0x4f8>)
 80008f8:	701a      	strb	r2, [r3, #0]
 80008fa:	4b64      	ldr	r3, [pc, #400]	; (8000a8c <ESPRxDecoder+0x4f8>)
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	2b02      	cmp	r3, #2
 8000900:	d804      	bhi.n	800090c <ESPRxDecoder+0x378>
				{
				   wifi_command=50;
 8000902:	4b61      	ldr	r3, [pc, #388]	; (8000a88 <ESPRxDecoder+0x4f4>)
 8000904:	2232      	movs	r2, #50	; 0x32
 8000906:	701a      	strb	r2, [r3, #0]
				{
				   wifi_command=10;
				   Error_Retry=0;
				}
			 }
		break;
 8000908:	f000 bdc1 	b.w	800148e <ESPRxDecoder+0xefa>
				   wifi_command=10;
 800090c:	4b5e      	ldr	r3, [pc, #376]	; (8000a88 <ESPRxDecoder+0x4f4>)
 800090e:	220a      	movs	r2, #10
 8000910:	701a      	strb	r2, [r3, #0]
				   Error_Retry=0;
 8000912:	4b5e      	ldr	r3, [pc, #376]	; (8000a8c <ESPRxDecoder+0x4f8>)
 8000914:	2200      	movs	r2, #0
 8000916:	701a      	strb	r2, [r3, #0]
		break;
 8000918:	f000 bdb9 	b.w	800148e <ESPRxDecoder+0xefa>
 800091c:	f000 bdb7 	b.w	800148e <ESPRxDecoder+0xefa>
		case 4:	   //retry need to be added
			 if((Rxwifi_data=='O')&&(bufferptr==0))
 8000920:	79fb      	ldrb	r3, [r7, #7]
 8000922:	2b4f      	cmp	r3, #79	; 0x4f
 8000924:	d108      	bne.n	8000938 <ESPRxDecoder+0x3a4>
 8000926:	4b56      	ldr	r3, [pc, #344]	; (8000a80 <ESPRxDecoder+0x4ec>)
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d104      	bne.n	8000938 <ESPRxDecoder+0x3a4>
			 {
			 	bufferptr=1;
 800092e:	4b54      	ldr	r3, [pc, #336]	; (8000a80 <ESPRxDecoder+0x4ec>)
 8000930:	2201      	movs	r2, #1
 8000932:	701a      	strb	r2, [r3, #0]
			 {
			 	bufferptr=0;
				Rxseqdecoder=0;
				wifi_command=80;
			 }
		break;
 8000934:	f000 bdad 	b.w	8001492 <ESPRxDecoder+0xefe>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8000938:	79fb      	ldrb	r3, [r7, #7]
 800093a:	2b4b      	cmp	r3, #75	; 0x4b
 800093c:	f040 85a9 	bne.w	8001492 <ESPRxDecoder+0xefe>
 8000940:	4b4f      	ldr	r3, [pc, #316]	; (8000a80 <ESPRxDecoder+0x4ec>)
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	2b01      	cmp	r3, #1
 8000946:	f040 85a4 	bne.w	8001492 <ESPRxDecoder+0xefe>
			 	bufferptr=0;
 800094a:	4b4d      	ldr	r3, [pc, #308]	; (8000a80 <ESPRxDecoder+0x4ec>)
 800094c:	2200      	movs	r2, #0
 800094e:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000950:	2300      	movs	r3, #0
 8000952:	71bb      	strb	r3, [r7, #6]
				wifi_command=80;
 8000954:	4b4c      	ldr	r3, [pc, #304]	; (8000a88 <ESPRxDecoder+0x4f4>)
 8000956:	2250      	movs	r2, #80	; 0x50
 8000958:	701a      	strb	r2, [r3, #0]
		break;
 800095a:	f000 bd9a 	b.w	8001492 <ESPRxDecoder+0xefe>
		case 5:

			if((Rxwifi_data=='C')&&(bufferptr==0))
 800095e:	79fb      	ldrb	r3, [r7, #7]
 8000960:	2b43      	cmp	r3, #67	; 0x43
 8000962:	d107      	bne.n	8000974 <ESPRxDecoder+0x3e0>
 8000964:	4b46      	ldr	r3, [pc, #280]	; (8000a80 <ESPRxDecoder+0x4ec>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d103      	bne.n	8000974 <ESPRxDecoder+0x3e0>
			 {
			 	bufferptr=1;
 800096c:	4b44      	ldr	r3, [pc, #272]	; (8000a80 <ESPRxDecoder+0x4ec>)
 800096e:	2201      	movs	r2, #1
 8000970:	701a      	strb	r2, [r3, #0]
 8000972:	e04e      	b.n	8000a12 <ESPRxDecoder+0x47e>
			 }
			 else if((Rxwifi_data=='O')&&(bufferptr==1))
 8000974:	79fb      	ldrb	r3, [r7, #7]
 8000976:	2b4f      	cmp	r3, #79	; 0x4f
 8000978:	d107      	bne.n	800098a <ESPRxDecoder+0x3f6>
 800097a:	4b41      	ldr	r3, [pc, #260]	; (8000a80 <ESPRxDecoder+0x4ec>)
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	2b01      	cmp	r3, #1
 8000980:	d103      	bne.n	800098a <ESPRxDecoder+0x3f6>
			 {
			 	bufferptr=2;
 8000982:	4b3f      	ldr	r3, [pc, #252]	; (8000a80 <ESPRxDecoder+0x4ec>)
 8000984:	2202      	movs	r2, #2
 8000986:	701a      	strb	r2, [r3, #0]
 8000988:	e043      	b.n	8000a12 <ESPRxDecoder+0x47e>
			 }
			 else if((Rxwifi_data=='N')&&(bufferptr==2))
 800098a:	79fb      	ldrb	r3, [r7, #7]
 800098c:	2b4e      	cmp	r3, #78	; 0x4e
 800098e:	d107      	bne.n	80009a0 <ESPRxDecoder+0x40c>
 8000990:	4b3b      	ldr	r3, [pc, #236]	; (8000a80 <ESPRxDecoder+0x4ec>)
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	2b02      	cmp	r3, #2
 8000996:	d103      	bne.n	80009a0 <ESPRxDecoder+0x40c>
			 {
			 	bufferptr=3;
 8000998:	4b39      	ldr	r3, [pc, #228]	; (8000a80 <ESPRxDecoder+0x4ec>)
 800099a:	2203      	movs	r2, #3
 800099c:	701a      	strb	r2, [r3, #0]
 800099e:	e038      	b.n	8000a12 <ESPRxDecoder+0x47e>
			 }
			 else if((Rxwifi_data=='N')&&(bufferptr==3))
 80009a0:	79fb      	ldrb	r3, [r7, #7]
 80009a2:	2b4e      	cmp	r3, #78	; 0x4e
 80009a4:	d107      	bne.n	80009b6 <ESPRxDecoder+0x422>
 80009a6:	4b36      	ldr	r3, [pc, #216]	; (8000a80 <ESPRxDecoder+0x4ec>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	2b03      	cmp	r3, #3
 80009ac:	d103      	bne.n	80009b6 <ESPRxDecoder+0x422>
			 {
			 	bufferptr=4;
 80009ae:	4b34      	ldr	r3, [pc, #208]	; (8000a80 <ESPRxDecoder+0x4ec>)
 80009b0:	2204      	movs	r2, #4
 80009b2:	701a      	strb	r2, [r3, #0]
 80009b4:	e02d      	b.n	8000a12 <ESPRxDecoder+0x47e>
			 }
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 80009b6:	79fb      	ldrb	r3, [r7, #7]
 80009b8:	2b45      	cmp	r3, #69	; 0x45
 80009ba:	d107      	bne.n	80009cc <ESPRxDecoder+0x438>
 80009bc:	4b30      	ldr	r3, [pc, #192]	; (8000a80 <ESPRxDecoder+0x4ec>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	2b04      	cmp	r3, #4
 80009c2:	d103      	bne.n	80009cc <ESPRxDecoder+0x438>
			 {
			 	bufferptr=5;
 80009c4:	4b2e      	ldr	r3, [pc, #184]	; (8000a80 <ESPRxDecoder+0x4ec>)
 80009c6:	2205      	movs	r2, #5
 80009c8:	701a      	strb	r2, [r3, #0]
 80009ca:	e022      	b.n	8000a12 <ESPRxDecoder+0x47e>
			 }
			 else if((Rxwifi_data=='C')&&(bufferptr==5))
 80009cc:	79fb      	ldrb	r3, [r7, #7]
 80009ce:	2b43      	cmp	r3, #67	; 0x43
 80009d0:	d107      	bne.n	80009e2 <ESPRxDecoder+0x44e>
 80009d2:	4b2b      	ldr	r3, [pc, #172]	; (8000a80 <ESPRxDecoder+0x4ec>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	2b05      	cmp	r3, #5
 80009d8:	d103      	bne.n	80009e2 <ESPRxDecoder+0x44e>
			 {
			 	bufferptr=6;
 80009da:	4b29      	ldr	r3, [pc, #164]	; (8000a80 <ESPRxDecoder+0x4ec>)
 80009dc:	2206      	movs	r2, #6
 80009de:	701a      	strb	r2, [r3, #0]
 80009e0:	e017      	b.n	8000a12 <ESPRxDecoder+0x47e>
			 }
			 else if((Rxwifi_data=='T')&&(bufferptr==6))
 80009e2:	79fb      	ldrb	r3, [r7, #7]
 80009e4:	2b54      	cmp	r3, #84	; 0x54
 80009e6:	d114      	bne.n	8000a12 <ESPRxDecoder+0x47e>
 80009e8:	4b25      	ldr	r3, [pc, #148]	; (8000a80 <ESPRxDecoder+0x4ec>)
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	2b06      	cmp	r3, #6
 80009ee:	d110      	bne.n	8000a12 <ESPRxDecoder+0x47e>
			 {
			 	Rxseqdecoder=0;
 80009f0:	2300      	movs	r3, #0
 80009f2:	71bb      	strb	r3, [r7, #6]
				wifi_command=90;
 80009f4:	4b24      	ldr	r3, [pc, #144]	; (8000a88 <ESPRxDecoder+0x4f4>)
 80009f6:	225a      	movs	r2, #90	; 0x5a
 80009f8:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 80009fa:	4b21      	ldr	r3, [pc, #132]	; (8000a80 <ESPRxDecoder+0x4ec>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000a00:	4b22      	ldr	r3, [pc, #136]	; (8000a8c <ESPRxDecoder+0x4f8>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0; //wifi connected
 8000a06:	4b1f      	ldr	r3, [pc, #124]	; (8000a84 <ESPRxDecoder+0x4f0>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	701a      	strb	r2, [r3, #0]
			   WifiDisplay = 2;
 8000a0c:	4b20      	ldr	r3, [pc, #128]	; (8000a90 <ESPRxDecoder+0x4fc>)
 8000a0e:	2202      	movs	r2, #2
 8000a10:	701a      	strb	r2, [r3, #0]
			 }
			 	if((Rxwifi_data=='L')&&(bufferptr==0))	  //linked
 8000a12:	79fb      	ldrb	r3, [r7, #7]
 8000a14:	2b4c      	cmp	r3, #76	; 0x4c
 8000a16:	d107      	bne.n	8000a28 <ESPRxDecoder+0x494>
 8000a18:	4b19      	ldr	r3, [pc, #100]	; (8000a80 <ESPRxDecoder+0x4ec>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d103      	bne.n	8000a28 <ESPRxDecoder+0x494>
			 {
			 	bufferptr=1;
 8000a20:	4b17      	ldr	r3, [pc, #92]	; (8000a80 <ESPRxDecoder+0x4ec>)
 8000a22:	2201      	movs	r2, #1
 8000a24:	701a      	strb	r2, [r3, #0]
 8000a26:	e04a      	b.n	8000abe <ESPRxDecoder+0x52a>
			 }
			 else if((Rxwifi_data=='i')&&(bufferptr==1))
 8000a28:	79fb      	ldrb	r3, [r7, #7]
 8000a2a:	2b69      	cmp	r3, #105	; 0x69
 8000a2c:	d107      	bne.n	8000a3e <ESPRxDecoder+0x4aa>
 8000a2e:	4b14      	ldr	r3, [pc, #80]	; (8000a80 <ESPRxDecoder+0x4ec>)
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	2b01      	cmp	r3, #1
 8000a34:	d103      	bne.n	8000a3e <ESPRxDecoder+0x4aa>
			 {
			 	bufferptr=2;
 8000a36:	4b12      	ldr	r3, [pc, #72]	; (8000a80 <ESPRxDecoder+0x4ec>)
 8000a38:	2202      	movs	r2, #2
 8000a3a:	701a      	strb	r2, [r3, #0]
 8000a3c:	e03f      	b.n	8000abe <ESPRxDecoder+0x52a>
			 }
			 else if((Rxwifi_data=='n')&&(bufferptr==2))
 8000a3e:	79fb      	ldrb	r3, [r7, #7]
 8000a40:	2b6e      	cmp	r3, #110	; 0x6e
 8000a42:	d107      	bne.n	8000a54 <ESPRxDecoder+0x4c0>
 8000a44:	4b0e      	ldr	r3, [pc, #56]	; (8000a80 <ESPRxDecoder+0x4ec>)
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	2b02      	cmp	r3, #2
 8000a4a:	d103      	bne.n	8000a54 <ESPRxDecoder+0x4c0>
			 {
			 	bufferptr=3;
 8000a4c:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <ESPRxDecoder+0x4ec>)
 8000a4e:	2203      	movs	r2, #3
 8000a50:	701a      	strb	r2, [r3, #0]
 8000a52:	e034      	b.n	8000abe <ESPRxDecoder+0x52a>
			 }
			 else if((Rxwifi_data=='k')&&(bufferptr==3))
 8000a54:	79fb      	ldrb	r3, [r7, #7]
 8000a56:	2b6b      	cmp	r3, #107	; 0x6b
 8000a58:	d107      	bne.n	8000a6a <ESPRxDecoder+0x4d6>
 8000a5a:	4b09      	ldr	r3, [pc, #36]	; (8000a80 <ESPRxDecoder+0x4ec>)
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	2b03      	cmp	r3, #3
 8000a60:	d103      	bne.n	8000a6a <ESPRxDecoder+0x4d6>
			 {
			 	bufferptr=4;
 8000a62:	4b07      	ldr	r3, [pc, #28]	; (8000a80 <ESPRxDecoder+0x4ec>)
 8000a64:	2204      	movs	r2, #4
 8000a66:	701a      	strb	r2, [r3, #0]
 8000a68:	e029      	b.n	8000abe <ESPRxDecoder+0x52a>
			 }
			 else if((Rxwifi_data=='e')&&(bufferptr==4))
 8000a6a:	79fb      	ldrb	r3, [r7, #7]
 8000a6c:	2b65      	cmp	r3, #101	; 0x65
 8000a6e:	d111      	bne.n	8000a94 <ESPRxDecoder+0x500>
 8000a70:	4b03      	ldr	r3, [pc, #12]	; (8000a80 <ESPRxDecoder+0x4ec>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	2b04      	cmp	r3, #4
 8000a76:	d10d      	bne.n	8000a94 <ESPRxDecoder+0x500>
			 {
			 	bufferptr=5;
 8000a78:	4b01      	ldr	r3, [pc, #4]	; (8000a80 <ESPRxDecoder+0x4ec>)
 8000a7a:	2205      	movs	r2, #5
 8000a7c:	701a      	strb	r2, [r3, #0]
 8000a7e:	e01e      	b.n	8000abe <ESPRxDecoder+0x52a>
 8000a80:	2000228d 	.word	0x2000228d
 8000a84:	20000153 	.word	0x20000153
 8000a88:	2000228c 	.word	0x2000228c
 8000a8c:	20000159 	.word	0x20000159
 8000a90:	20000154 	.word	0x20000154
			 }
			 else if((Rxwifi_data=='d')&&(bufferptr==5))
 8000a94:	79fb      	ldrb	r3, [r7, #7]
 8000a96:	2b64      	cmp	r3, #100	; 0x64
 8000a98:	d111      	bne.n	8000abe <ESPRxDecoder+0x52a>
 8000a9a:	4ba4      	ldr	r3, [pc, #656]	; (8000d2c <ESPRxDecoder+0x798>)
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	2b05      	cmp	r3, #5
 8000aa0:	d10d      	bne.n	8000abe <ESPRxDecoder+0x52a>
			 {
			 	Rxseqdecoder=0;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	71bb      	strb	r3, [r7, #6]
				wifi_command=90;
 8000aa6:	4ba2      	ldr	r3, [pc, #648]	; (8000d30 <ESPRxDecoder+0x79c>)
 8000aa8:	225a      	movs	r2, #90	; 0x5a
 8000aaa:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 8000aac:	4b9f      	ldr	r3, [pc, #636]	; (8000d2c <ESPRxDecoder+0x798>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000ab2:	4ba0      	ldr	r3, [pc, #640]	; (8000d34 <ESPRxDecoder+0x7a0>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0;
 8000ab8:	4b9f      	ldr	r3, [pc, #636]	; (8000d38 <ESPRxDecoder+0x7a4>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	701a      	strb	r2, [r3, #0]
			 }
			 if((Rxwifi_data=='E')&&(Err_bufferptr==0))
 8000abe:	79fb      	ldrb	r3, [r7, #7]
 8000ac0:	2b45      	cmp	r3, #69	; 0x45
 8000ac2:	d107      	bne.n	8000ad4 <ESPRxDecoder+0x540>
 8000ac4:	4b9c      	ldr	r3, [pc, #624]	; (8000d38 <ESPRxDecoder+0x7a4>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d103      	bne.n	8000ad4 <ESPRxDecoder+0x540>
			 {
			 	Err_bufferptr=1;
 8000acc:	4b9a      	ldr	r3, [pc, #616]	; (8000d38 <ESPRxDecoder+0x7a4>)
 8000ace:	2201      	movs	r2, #1
 8000ad0:	701a      	strb	r2, [r3, #0]
 8000ad2:	e04b      	b.n	8000b6c <ESPRxDecoder+0x5d8>
			 }
			 else if((Rxwifi_data=='R')&&(Err_bufferptr==1))
 8000ad4:	79fb      	ldrb	r3, [r7, #7]
 8000ad6:	2b52      	cmp	r3, #82	; 0x52
 8000ad8:	d107      	bne.n	8000aea <ESPRxDecoder+0x556>
 8000ada:	4b97      	ldr	r3, [pc, #604]	; (8000d38 <ESPRxDecoder+0x7a4>)
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	2b01      	cmp	r3, #1
 8000ae0:	d103      	bne.n	8000aea <ESPRxDecoder+0x556>
			 {
			 	Err_bufferptr=2;
 8000ae2:	4b95      	ldr	r3, [pc, #596]	; (8000d38 <ESPRxDecoder+0x7a4>)
 8000ae4:	2202      	movs	r2, #2
 8000ae6:	701a      	strb	r2, [r3, #0]
 8000ae8:	e040      	b.n	8000b6c <ESPRxDecoder+0x5d8>
			 }
			 else if((Rxwifi_data=='R')&&(Err_bufferptr==2))
 8000aea:	79fb      	ldrb	r3, [r7, #7]
 8000aec:	2b52      	cmp	r3, #82	; 0x52
 8000aee:	d107      	bne.n	8000b00 <ESPRxDecoder+0x56c>
 8000af0:	4b91      	ldr	r3, [pc, #580]	; (8000d38 <ESPRxDecoder+0x7a4>)
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	2b02      	cmp	r3, #2
 8000af6:	d103      	bne.n	8000b00 <ESPRxDecoder+0x56c>
			 {
			 	Err_bufferptr=3;
 8000af8:	4b8f      	ldr	r3, [pc, #572]	; (8000d38 <ESPRxDecoder+0x7a4>)
 8000afa:	2203      	movs	r2, #3
 8000afc:	701a      	strb	r2, [r3, #0]
 8000afe:	e035      	b.n	8000b6c <ESPRxDecoder+0x5d8>
			 }
			 else if((Rxwifi_data=='O')&&(Err_bufferptr==3))
 8000b00:	79fb      	ldrb	r3, [r7, #7]
 8000b02:	2b4f      	cmp	r3, #79	; 0x4f
 8000b04:	d107      	bne.n	8000b16 <ESPRxDecoder+0x582>
 8000b06:	4b8c      	ldr	r3, [pc, #560]	; (8000d38 <ESPRxDecoder+0x7a4>)
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	2b03      	cmp	r3, #3
 8000b0c:	d103      	bne.n	8000b16 <ESPRxDecoder+0x582>
			 {
			 	Err_bufferptr=4;
 8000b0e:	4b8a      	ldr	r3, [pc, #552]	; (8000d38 <ESPRxDecoder+0x7a4>)
 8000b10:	2204      	movs	r2, #4
 8000b12:	701a      	strb	r2, [r3, #0]
 8000b14:	e02a      	b.n	8000b6c <ESPRxDecoder+0x5d8>
			 }
			 else if((Rxwifi_data=='R')&&(Err_bufferptr==4))
 8000b16:	79fb      	ldrb	r3, [r7, #7]
 8000b18:	2b52      	cmp	r3, #82	; 0x52
 8000b1a:	f040 84bc 	bne.w	8001496 <ESPRxDecoder+0xf02>
 8000b1e:	4b86      	ldr	r3, [pc, #536]	; (8000d38 <ESPRxDecoder+0x7a4>)
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	2b04      	cmp	r3, #4
 8000b24:	f040 84b7 	bne.w	8001496 <ESPRxDecoder+0xf02>
			 {
			   	Err_bufferptr=0;
 8000b28:	4b83      	ldr	r3, [pc, #524]	; (8000d38 <ESPRxDecoder+0x7a4>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 8000b2e:	4b7f      	ldr	r3, [pc, #508]	; (8000d2c <ESPRxDecoder+0x798>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000b34:	2300      	movs	r3, #0
 8000b36:	71bb      	strb	r3, [r7, #6]
				WifiDisplay = 4;
 8000b38:	4b80      	ldr	r3, [pc, #512]	; (8000d3c <ESPRxDecoder+0x7a8>)
 8000b3a:	2204      	movs	r2, #4
 8000b3c:	701a      	strb	r2, [r3, #0]
				if(++Error_Retry<3)		//retry for error
 8000b3e:	4b7d      	ldr	r3, [pc, #500]	; (8000d34 <ESPRxDecoder+0x7a0>)
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	3301      	adds	r3, #1
 8000b44:	b2da      	uxtb	r2, r3
 8000b46:	4b7b      	ldr	r3, [pc, #492]	; (8000d34 <ESPRxDecoder+0x7a0>)
 8000b48:	701a      	strb	r2, [r3, #0]
 8000b4a:	4b7a      	ldr	r3, [pc, #488]	; (8000d34 <ESPRxDecoder+0x7a0>)
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	2b02      	cmp	r3, #2
 8000b50:	d804      	bhi.n	8000b5c <ESPRxDecoder+0x5c8>
				{
				   wifi_command=80;
 8000b52:	4b77      	ldr	r3, [pc, #476]	; (8000d30 <ESPRxDecoder+0x79c>)
 8000b54:	2250      	movs	r2, #80	; 0x50
 8000b56:	701a      	strb	r2, [r3, #0]
				{
				   wifi_command=50;	 // modified by satheesh
				   Error_Retry=0;
				}
			 }
		break;
 8000b58:	f000 bc9d 	b.w	8001496 <ESPRxDecoder+0xf02>
				   wifi_command=50;	 // modified by satheesh
 8000b5c:	4b74      	ldr	r3, [pc, #464]	; (8000d30 <ESPRxDecoder+0x79c>)
 8000b5e:	2232      	movs	r2, #50	; 0x32
 8000b60:	701a      	strb	r2, [r3, #0]
				   Error_Retry=0;
 8000b62:	4b74      	ldr	r3, [pc, #464]	; (8000d34 <ESPRxDecoder+0x7a0>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	701a      	strb	r2, [r3, #0]
		break;
 8000b68:	f000 bc95 	b.w	8001496 <ESPRxDecoder+0xf02>
 8000b6c:	f000 bc93 	b.w	8001496 <ESPRxDecoder+0xf02>
		case 6:
			 if((Rxwifi_data=='>')&&(bufferptr==0))
 8000b70:	79fb      	ldrb	r3, [r7, #7]
 8000b72:	2b3e      	cmp	r3, #62	; 0x3e
 8000b74:	f040 8491 	bne.w	800149a <ESPRxDecoder+0xf06>
 8000b78:	4b6c      	ldr	r3, [pc, #432]	; (8000d2c <ESPRxDecoder+0x798>)
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	f040 848c 	bne.w	800149a <ESPRxDecoder+0xf06>
			 {
			 	bufferptr=0;
 8000b82:	4b6a      	ldr	r3, [pc, #424]	; (8000d2c <ESPRxDecoder+0x798>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	71bb      	strb	r3, [r7, #6]
				wifi_command=100;
 8000b8c:	4b68      	ldr	r3, [pc, #416]	; (8000d30 <ESPRxDecoder+0x79c>)
 8000b8e:	2264      	movs	r2, #100	; 0x64
 8000b90:	701a      	strb	r2, [r3, #0]
			 }
		break;
 8000b92:	f000 bc82 	b.w	800149a <ESPRxDecoder+0xf06>
		case 7:
			checkbuff[refinc]= Rxwifi_data;
 8000b96:	4b6a      	ldr	r3, [pc, #424]	; (8000d40 <ESPRxDecoder+0x7ac>)
 8000b98:	781b      	ldrb	r3, [r3, #0]
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	4a69      	ldr	r2, [pc, #420]	; (8000d44 <ESPRxDecoder+0x7b0>)
 8000b9e:	79fb      	ldrb	r3, [r7, #7]
 8000ba0:	5453      	strb	r3, [r2, r1]
			refinc++;
 8000ba2:	4b67      	ldr	r3, [pc, #412]	; (8000d40 <ESPRxDecoder+0x7ac>)
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	b2da      	uxtb	r2, r3
 8000baa:	4b65      	ldr	r3, [pc, #404]	; (8000d40 <ESPRxDecoder+0x7ac>)
 8000bac:	701a      	strb	r2, [r3, #0]
			if((Rxwifi_data=='$')&&(Data_bufferptr==0))
 8000bae:	79fb      	ldrb	r3, [r7, #7]
 8000bb0:	2b24      	cmp	r3, #36	; 0x24
 8000bb2:	d10a      	bne.n	8000bca <ESPRxDecoder+0x636>
 8000bb4:	4b64      	ldr	r3, [pc, #400]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d106      	bne.n	8000bca <ESPRxDecoder+0x636>
			{
				 Data_bufferptr=1;
 8000bbc:	4b62      	ldr	r3, [pc, #392]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	701a      	strb	r2, [r3, #0]
				 Valid_DataWifi1= 1;
 8000bc2:	4b62      	ldr	r3, [pc, #392]	; (8000d4c <ESPRxDecoder+0x7b8>)
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	701a      	strb	r2, [r3, #0]
 8000bc8:	e2e5      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==1)
 8000bca:	4b5f      	ldr	r3, [pc, #380]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	2b01      	cmp	r3, #1
 8000bd0:	d10b      	bne.n	8000bea <ESPRxDecoder+0x656>
			 {
				Uart_rx_buffer[0] = DecToASCIIFun(Rxwifi_data);
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f000 fc71 	bl	80014bc <DecToASCIIFun>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	461a      	mov	r2, r3
 8000bde:	4b5c      	ldr	r3, [pc, #368]	; (8000d50 <ESPRxDecoder+0x7bc>)
 8000be0:	701a      	strb	r2, [r3, #0]
				Data_bufferptr=2;
 8000be2:	4b59      	ldr	r3, [pc, #356]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000be4:	2202      	movs	r2, #2
 8000be6:	701a      	strb	r2, [r3, #0]
 8000be8:	e2d5      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==2)
 8000bea:	4b57      	ldr	r3, [pc, #348]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	2b02      	cmp	r3, #2
 8000bf0:	d10b      	bne.n	8000c0a <ESPRxDecoder+0x676>
			{
				 Uart_rx_buffer[1] = DecToASCIIFun(Rxwifi_data);
 8000bf2:	79fb      	ldrb	r3, [r7, #7]
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f000 fc61 	bl	80014bc <DecToASCIIFun>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	461a      	mov	r2, r3
 8000bfe:	4b54      	ldr	r3, [pc, #336]	; (8000d50 <ESPRxDecoder+0x7bc>)
 8000c00:	705a      	strb	r2, [r3, #1]
				 Data_bufferptr=3;
 8000c02:	4b51      	ldr	r3, [pc, #324]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000c04:	2203      	movs	r2, #3
 8000c06:	701a      	strb	r2, [r3, #0]
 8000c08:	e2c5      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==3)
 8000c0a:	4b4f      	ldr	r3, [pc, #316]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	2b03      	cmp	r3, #3
 8000c10:	d10b      	bne.n	8000c2a <ESPRxDecoder+0x696>
			{
				 Uart_rx_buffer[2] = DecToASCIIFun(Rxwifi_data);
 8000c12:	79fb      	ldrb	r3, [r7, #7]
 8000c14:	4618      	mov	r0, r3
 8000c16:	f000 fc51 	bl	80014bc <DecToASCIIFun>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	461a      	mov	r2, r3
 8000c1e:	4b4c      	ldr	r3, [pc, #304]	; (8000d50 <ESPRxDecoder+0x7bc>)
 8000c20:	709a      	strb	r2, [r3, #2]
				 Data_bufferptr=4;
 8000c22:	4b49      	ldr	r3, [pc, #292]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000c24:	2204      	movs	r2, #4
 8000c26:	701a      	strb	r2, [r3, #0]
 8000c28:	e2b5      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==4)
 8000c2a:	4b47      	ldr	r3, [pc, #284]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	2b04      	cmp	r3, #4
 8000c30:	d10b      	bne.n	8000c4a <ESPRxDecoder+0x6b6>
			{
				 Uart_rx_buffer[3] = DecToASCIIFun(Rxwifi_data);		//Metal Temperature set
 8000c32:	79fb      	ldrb	r3, [r7, #7]
 8000c34:	4618      	mov	r0, r3
 8000c36:	f000 fc41 	bl	80014bc <DecToASCIIFun>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	4b44      	ldr	r3, [pc, #272]	; (8000d50 <ESPRxDecoder+0x7bc>)
 8000c40:	70da      	strb	r2, [r3, #3]
				 Data_bufferptr=5;
 8000c42:	4b41      	ldr	r3, [pc, #260]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000c44:	2205      	movs	r2, #5
 8000c46:	701a      	strb	r2, [r3, #0]
 8000c48:	e2a5      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==5)      //,(to seperate data)
 8000c4a:	4b3f      	ldr	r3, [pc, #252]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	2b05      	cmp	r3, #5
 8000c50:	d103      	bne.n	8000c5a <ESPRxDecoder+0x6c6>
			{
				 Data_bufferptr=6;
 8000c52:	4b3d      	ldr	r3, [pc, #244]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000c54:	2206      	movs	r2, #6
 8000c56:	701a      	strb	r2, [r3, #0]
 8000c58:	e29d      	b.n	8001196 <ESPRxDecoder+0xc02>
			}

			 else if(Data_bufferptr==6)       					  //Metal Temperature high set
 8000c5a:	4b3b      	ldr	r3, [pc, #236]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	2b06      	cmp	r3, #6
 8000c60:	d10b      	bne.n	8000c7a <ESPRxDecoder+0x6e6>
			 {
				Uart_rx_buffer[4] = DecToASCIIFun(Rxwifi_data);
 8000c62:	79fb      	ldrb	r3, [r7, #7]
 8000c64:	4618      	mov	r0, r3
 8000c66:	f000 fc29 	bl	80014bc <DecToASCIIFun>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	4b38      	ldr	r3, [pc, #224]	; (8000d50 <ESPRxDecoder+0x7bc>)
 8000c70:	711a      	strb	r2, [r3, #4]
				Data_bufferptr=7;
 8000c72:	4b35      	ldr	r3, [pc, #212]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000c74:	2207      	movs	r2, #7
 8000c76:	701a      	strb	r2, [r3, #0]
 8000c78:	e28d      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==7)
 8000c7a:	4b33      	ldr	r3, [pc, #204]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	2b07      	cmp	r3, #7
 8000c80:	d10b      	bne.n	8000c9a <ESPRxDecoder+0x706>
			{
				 Uart_rx_buffer[5] = DecToASCIIFun(Rxwifi_data);
 8000c82:	79fb      	ldrb	r3, [r7, #7]
 8000c84:	4618      	mov	r0, r3
 8000c86:	f000 fc19 	bl	80014bc <DecToASCIIFun>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	461a      	mov	r2, r3
 8000c8e:	4b30      	ldr	r3, [pc, #192]	; (8000d50 <ESPRxDecoder+0x7bc>)
 8000c90:	715a      	strb	r2, [r3, #5]
				 Data_bufferptr=8;
 8000c92:	4b2d      	ldr	r3, [pc, #180]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000c94:	2208      	movs	r2, #8
 8000c96:	701a      	strb	r2, [r3, #0]
 8000c98:	e27d      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==8)
 8000c9a:	4b2b      	ldr	r3, [pc, #172]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	2b08      	cmp	r3, #8
 8000ca0:	d10b      	bne.n	8000cba <ESPRxDecoder+0x726>
			{
				 Uart_rx_buffer[6] = DecToASCIIFun(Rxwifi_data);
 8000ca2:	79fb      	ldrb	r3, [r7, #7]
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f000 fc09 	bl	80014bc <DecToASCIIFun>
 8000caa:	4603      	mov	r3, r0
 8000cac:	461a      	mov	r2, r3
 8000cae:	4b28      	ldr	r3, [pc, #160]	; (8000d50 <ESPRxDecoder+0x7bc>)
 8000cb0:	719a      	strb	r2, [r3, #6]
				 Data_bufferptr=9;
 8000cb2:	4b25      	ldr	r3, [pc, #148]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000cb4:	2209      	movs	r2, #9
 8000cb6:	701a      	strb	r2, [r3, #0]
 8000cb8:	e26d      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==9)
 8000cba:	4b23      	ldr	r3, [pc, #140]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	2b09      	cmp	r3, #9
 8000cc0:	d10b      	bne.n	8000cda <ESPRxDecoder+0x746>
			{
				 Uart_rx_buffer[7] = DecToASCIIFun(Rxwifi_data);
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f000 fbf9 	bl	80014bc <DecToASCIIFun>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	461a      	mov	r2, r3
 8000cce:	4b20      	ldr	r3, [pc, #128]	; (8000d50 <ESPRxDecoder+0x7bc>)
 8000cd0:	71da      	strb	r2, [r3, #7]
				 Data_bufferptr=10;
 8000cd2:	4b1d      	ldr	r3, [pc, #116]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000cd4:	220a      	movs	r2, #10
 8000cd6:	701a      	strb	r2, [r3, #0]
 8000cd8:	e25d      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==10)      //,(to seperate data)
 8000cda:	4b1b      	ldr	r3, [pc, #108]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	2b0a      	cmp	r3, #10
 8000ce0:	d103      	bne.n	8000cea <ESPRxDecoder+0x756>
			{
				 Data_bufferptr=11;
 8000ce2:	4b19      	ldr	r3, [pc, #100]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000ce4:	220b      	movs	r2, #11
 8000ce6:	701a      	strb	r2, [r3, #0]
 8000ce8:	e255      	b.n	8001196 <ESPRxDecoder+0xc02>
			}

			else if(Data_bufferptr==11)       					  //Metal Temperature Low set
 8000cea:	4b17      	ldr	r3, [pc, #92]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	2b0b      	cmp	r3, #11
 8000cf0:	d10b      	bne.n	8000d0a <ESPRxDecoder+0x776>
			 {
				Uart_rx_buffer[8] = DecToASCIIFun(Rxwifi_data);
 8000cf2:	79fb      	ldrb	r3, [r7, #7]
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f000 fbe1 	bl	80014bc <DecToASCIIFun>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	461a      	mov	r2, r3
 8000cfe:	4b14      	ldr	r3, [pc, #80]	; (8000d50 <ESPRxDecoder+0x7bc>)
 8000d00:	721a      	strb	r2, [r3, #8]
				Data_bufferptr=12;
 8000d02:	4b11      	ldr	r3, [pc, #68]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000d04:	220c      	movs	r2, #12
 8000d06:	701a      	strb	r2, [r3, #0]
 8000d08:	e245      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==12)
 8000d0a:	4b0f      	ldr	r3, [pc, #60]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	2b0c      	cmp	r3, #12
 8000d10:	d120      	bne.n	8000d54 <ESPRxDecoder+0x7c0>
			{
				 Uart_rx_buffer[9] = DecToASCIIFun(Rxwifi_data);
 8000d12:	79fb      	ldrb	r3, [r7, #7]
 8000d14:	4618      	mov	r0, r3
 8000d16:	f000 fbd1 	bl	80014bc <DecToASCIIFun>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	4b0c      	ldr	r3, [pc, #48]	; (8000d50 <ESPRxDecoder+0x7bc>)
 8000d20:	725a      	strb	r2, [r3, #9]
				 Data_bufferptr=13;
 8000d22:	4b09      	ldr	r3, [pc, #36]	; (8000d48 <ESPRxDecoder+0x7b4>)
 8000d24:	220d      	movs	r2, #13
 8000d26:	701a      	strb	r2, [r3, #0]
 8000d28:	e235      	b.n	8001196 <ESPRxDecoder+0xc02>
 8000d2a:	bf00      	nop
 8000d2c:	2000228d 	.word	0x2000228d
 8000d30:	2000228c 	.word	0x2000228c
 8000d34:	20000159 	.word	0x20000159
 8000d38:	20000153 	.word	0x20000153
 8000d3c:	20000154 	.word	0x20000154
 8000d40:	20000230 	.word	0x20000230
 8000d44:	20000168 	.word	0x20000168
 8000d48:	20000152 	.word	0x20000152
 8000d4c:	20000158 	.word	0x20000158
 8000d50:	2000010c 	.word	0x2000010c
			}
			else if(Data_bufferptr==13)
 8000d54:	4b9f      	ldr	r3, [pc, #636]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	2b0d      	cmp	r3, #13
 8000d5a:	d10b      	bne.n	8000d74 <ESPRxDecoder+0x7e0>
			{
				 Uart_rx_buffer[10] = DecToASCIIFun(Rxwifi_data);
 8000d5c:	79fb      	ldrb	r3, [r7, #7]
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f000 fbac 	bl	80014bc <DecToASCIIFun>
 8000d64:	4603      	mov	r3, r0
 8000d66:	461a      	mov	r2, r3
 8000d68:	4b9b      	ldr	r3, [pc, #620]	; (8000fd8 <ESPRxDecoder+0xa44>)
 8000d6a:	729a      	strb	r2, [r3, #10]
				 Data_bufferptr=14;
 8000d6c:	4b99      	ldr	r3, [pc, #612]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000d6e:	220e      	movs	r2, #14
 8000d70:	701a      	strb	r2, [r3, #0]
 8000d72:	e210      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==14)
 8000d74:	4b97      	ldr	r3, [pc, #604]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	2b0e      	cmp	r3, #14
 8000d7a:	d10b      	bne.n	8000d94 <ESPRxDecoder+0x800>
			{
				 Uart_rx_buffer[11] = DecToASCIIFun(Rxwifi_data);
 8000d7c:	79fb      	ldrb	r3, [r7, #7]
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f000 fb9c 	bl	80014bc <DecToASCIIFun>
 8000d84:	4603      	mov	r3, r0
 8000d86:	461a      	mov	r2, r3
 8000d88:	4b93      	ldr	r3, [pc, #588]	; (8000fd8 <ESPRxDecoder+0xa44>)
 8000d8a:	72da      	strb	r2, [r3, #11]
				 Data_bufferptr=15;
 8000d8c:	4b91      	ldr	r3, [pc, #580]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000d8e:	220f      	movs	r2, #15
 8000d90:	701a      	strb	r2, [r3, #0]
 8000d92:	e200      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==15)      //,(to seperate data)
 8000d94:	4b8f      	ldr	r3, [pc, #572]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	2b0f      	cmp	r3, #15
 8000d9a:	d103      	bne.n	8000da4 <ESPRxDecoder+0x810>
			{
				 Data_bufferptr=16;
 8000d9c:	4b8d      	ldr	r3, [pc, #564]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000d9e:	2210      	movs	r2, #16
 8000da0:	701a      	strb	r2, [r3, #0]
 8000da2:	e1f8      	b.n	8001196 <ESPRxDecoder+0xc02>
			}

			else if(Data_bufferptr==16)       				  //Process Time
 8000da4:	4b8b      	ldr	r3, [pc, #556]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	2b10      	cmp	r3, #16
 8000daa:	d10b      	bne.n	8000dc4 <ESPRxDecoder+0x830>
			 {
				Uart_rx_buffer[12] = DecToASCIIFun(Rxwifi_data);
 8000dac:	79fb      	ldrb	r3, [r7, #7]
 8000dae:	4618      	mov	r0, r3
 8000db0:	f000 fb84 	bl	80014bc <DecToASCIIFun>
 8000db4:	4603      	mov	r3, r0
 8000db6:	461a      	mov	r2, r3
 8000db8:	4b87      	ldr	r3, [pc, #540]	; (8000fd8 <ESPRxDecoder+0xa44>)
 8000dba:	731a      	strb	r2, [r3, #12]
				Data_bufferptr=17;
 8000dbc:	4b85      	ldr	r3, [pc, #532]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000dbe:	2211      	movs	r2, #17
 8000dc0:	701a      	strb	r2, [r3, #0]
 8000dc2:	e1e8      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==17)
 8000dc4:	4b83      	ldr	r3, [pc, #524]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	2b11      	cmp	r3, #17
 8000dca:	d10b      	bne.n	8000de4 <ESPRxDecoder+0x850>
			{
				 Uart_rx_buffer[13] = DecToASCIIFun(Rxwifi_data);
 8000dcc:	79fb      	ldrb	r3, [r7, #7]
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f000 fb74 	bl	80014bc <DecToASCIIFun>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	4b7f      	ldr	r3, [pc, #508]	; (8000fd8 <ESPRxDecoder+0xa44>)
 8000dda:	735a      	strb	r2, [r3, #13]
				 Data_bufferptr=18;
 8000ddc:	4b7d      	ldr	r3, [pc, #500]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000dde:	2212      	movs	r2, #18
 8000de0:	701a      	strb	r2, [r3, #0]
 8000de2:	e1d8      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==18)
 8000de4:	4b7b      	ldr	r3, [pc, #492]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	2b12      	cmp	r3, #18
 8000dea:	d10b      	bne.n	8000e04 <ESPRxDecoder+0x870>
			{
				 Uart_rx_buffer[14] = DecToASCIIFun(Rxwifi_data);
 8000dec:	79fb      	ldrb	r3, [r7, #7]
 8000dee:	4618      	mov	r0, r3
 8000df0:	f000 fb64 	bl	80014bc <DecToASCIIFun>
 8000df4:	4603      	mov	r3, r0
 8000df6:	461a      	mov	r2, r3
 8000df8:	4b77      	ldr	r3, [pc, #476]	; (8000fd8 <ESPRxDecoder+0xa44>)
 8000dfa:	739a      	strb	r2, [r3, #14]
				 Data_bufferptr=19;
 8000dfc:	4b75      	ldr	r3, [pc, #468]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000dfe:	2213      	movs	r2, #19
 8000e00:	701a      	strb	r2, [r3, #0]
 8000e02:	e1c8      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==19)
 8000e04:	4b73      	ldr	r3, [pc, #460]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	2b13      	cmp	r3, #19
 8000e0a:	d10b      	bne.n	8000e24 <ESPRxDecoder+0x890>
			{
				 Uart_rx_buffer[15] = DecToASCIIFun(Rxwifi_data);
 8000e0c:	79fb      	ldrb	r3, [r7, #7]
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f000 fb54 	bl	80014bc <DecToASCIIFun>
 8000e14:	4603      	mov	r3, r0
 8000e16:	461a      	mov	r2, r3
 8000e18:	4b6f      	ldr	r3, [pc, #444]	; (8000fd8 <ESPRxDecoder+0xa44>)
 8000e1a:	73da      	strb	r2, [r3, #15]
				 Data_bufferptr=20;
 8000e1c:	4b6d      	ldr	r3, [pc, #436]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000e1e:	2214      	movs	r2, #20
 8000e20:	701a      	strb	r2, [r3, #0]
 8000e22:	e1b8      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==20)      //,(to seperate data)
 8000e24:	4b6b      	ldr	r3, [pc, #428]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	2b14      	cmp	r3, #20
 8000e2a:	d103      	bne.n	8000e34 <ESPRxDecoder+0x8a0>
			{
				 Data_bufferptr=21;
 8000e2c:	4b69      	ldr	r3, [pc, #420]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000e2e:	2215      	movs	r2, #21
 8000e30:	701a      	strb	r2, [r3, #0]
 8000e32:	e1b0      	b.n	8001196 <ESPRxDecoder+0xc02>
			}

			else if(Data_bufferptr==21)       	//system date
 8000e34:	4b67      	ldr	r3, [pc, #412]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	2b15      	cmp	r3, #21
 8000e3a:	d10b      	bne.n	8000e54 <ESPRxDecoder+0x8c0>
			 {
				Uart_rx_buffer[16] = DecToASCIIFun(Rxwifi_data);
 8000e3c:	79fb      	ldrb	r3, [r7, #7]
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f000 fb3c 	bl	80014bc <DecToASCIIFun>
 8000e44:	4603      	mov	r3, r0
 8000e46:	461a      	mov	r2, r3
 8000e48:	4b63      	ldr	r3, [pc, #396]	; (8000fd8 <ESPRxDecoder+0xa44>)
 8000e4a:	741a      	strb	r2, [r3, #16]
				Data_bufferptr=22;
 8000e4c:	4b61      	ldr	r3, [pc, #388]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000e4e:	2216      	movs	r2, #22
 8000e50:	701a      	strb	r2, [r3, #0]
 8000e52:	e1a0      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==22)
 8000e54:	4b5f      	ldr	r3, [pc, #380]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	2b16      	cmp	r3, #22
 8000e5a:	d10b      	bne.n	8000e74 <ESPRxDecoder+0x8e0>
			{
				 Uart_rx_buffer[17] = DecToASCIIFun(Rxwifi_data);
 8000e5c:	79fb      	ldrb	r3, [r7, #7]
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f000 fb2c 	bl	80014bc <DecToASCIIFun>
 8000e64:	4603      	mov	r3, r0
 8000e66:	461a      	mov	r2, r3
 8000e68:	4b5b      	ldr	r3, [pc, #364]	; (8000fd8 <ESPRxDecoder+0xa44>)
 8000e6a:	745a      	strb	r2, [r3, #17]
				 Data_bufferptr=23;
 8000e6c:	4b59      	ldr	r3, [pc, #356]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000e6e:	2217      	movs	r2, #23
 8000e70:	701a      	strb	r2, [r3, #0]
 8000e72:	e190      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==23)      //,(to seperate data)
 8000e74:	4b57      	ldr	r3, [pc, #348]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	2b17      	cmp	r3, #23
 8000e7a:	d103      	bne.n	8000e84 <ESPRxDecoder+0x8f0>
			{
				 Data_bufferptr=24;
 8000e7c:	4b55      	ldr	r3, [pc, #340]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000e7e:	2218      	movs	r2, #24
 8000e80:	701a      	strb	r2, [r3, #0]
 8000e82:	e188      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==24)		 //System Month
 8000e84:	4b53      	ldr	r3, [pc, #332]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	2b18      	cmp	r3, #24
 8000e8a:	d10b      	bne.n	8000ea4 <ESPRxDecoder+0x910>
			{
				 Uart_rx_buffer[18] = DecToASCIIFun(Rxwifi_data);
 8000e8c:	79fb      	ldrb	r3, [r7, #7]
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f000 fb14 	bl	80014bc <DecToASCIIFun>
 8000e94:	4603      	mov	r3, r0
 8000e96:	461a      	mov	r2, r3
 8000e98:	4b4f      	ldr	r3, [pc, #316]	; (8000fd8 <ESPRxDecoder+0xa44>)
 8000e9a:	749a      	strb	r2, [r3, #18]
				 Data_bufferptr=25;
 8000e9c:	4b4d      	ldr	r3, [pc, #308]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000e9e:	2219      	movs	r2, #25
 8000ea0:	701a      	strb	r2, [r3, #0]
 8000ea2:	e178      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==25)
 8000ea4:	4b4b      	ldr	r3, [pc, #300]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	2b19      	cmp	r3, #25
 8000eaa:	d10b      	bne.n	8000ec4 <ESPRxDecoder+0x930>
			{
				 Uart_rx_buffer[19] = DecToASCIIFun(Rxwifi_data);
 8000eac:	79fb      	ldrb	r3, [r7, #7]
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f000 fb04 	bl	80014bc <DecToASCIIFun>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	461a      	mov	r2, r3
 8000eb8:	4b47      	ldr	r3, [pc, #284]	; (8000fd8 <ESPRxDecoder+0xa44>)
 8000eba:	74da      	strb	r2, [r3, #19]
				 Data_bufferptr=26;
 8000ebc:	4b45      	ldr	r3, [pc, #276]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000ebe:	221a      	movs	r2, #26
 8000ec0:	701a      	strb	r2, [r3, #0]
 8000ec2:	e168      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==26)      //,(to seperate data)
 8000ec4:	4b43      	ldr	r3, [pc, #268]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	2b1a      	cmp	r3, #26
 8000eca:	d103      	bne.n	8000ed4 <ESPRxDecoder+0x940>
			{
				 Data_bufferptr=27;
 8000ecc:	4b41      	ldr	r3, [pc, #260]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000ece:	221b      	movs	r2, #27
 8000ed0:	701a      	strb	r2, [r3, #0]
 8000ed2:	e160      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==27)      //System year
 8000ed4:	4b3f      	ldr	r3, [pc, #252]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	2b1b      	cmp	r3, #27
 8000eda:	d10b      	bne.n	8000ef4 <ESPRxDecoder+0x960>
			 {
				Uart_rx_buffer[20] = DecToASCIIFun(Rxwifi_data);
 8000edc:	79fb      	ldrb	r3, [r7, #7]
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f000 faec 	bl	80014bc <DecToASCIIFun>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	4b3b      	ldr	r3, [pc, #236]	; (8000fd8 <ESPRxDecoder+0xa44>)
 8000eea:	751a      	strb	r2, [r3, #20]
				Data_bufferptr=28;
 8000eec:	4b39      	ldr	r3, [pc, #228]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000eee:	221c      	movs	r2, #28
 8000ef0:	701a      	strb	r2, [r3, #0]
 8000ef2:	e150      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==28)
 8000ef4:	4b37      	ldr	r3, [pc, #220]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	2b1c      	cmp	r3, #28
 8000efa:	d10b      	bne.n	8000f14 <ESPRxDecoder+0x980>
			{
				 Uart_rx_buffer[21] = DecToASCIIFun(Rxwifi_data);
 8000efc:	79fb      	ldrb	r3, [r7, #7]
 8000efe:	4618      	mov	r0, r3
 8000f00:	f000 fadc 	bl	80014bc <DecToASCIIFun>
 8000f04:	4603      	mov	r3, r0
 8000f06:	461a      	mov	r2, r3
 8000f08:	4b33      	ldr	r3, [pc, #204]	; (8000fd8 <ESPRxDecoder+0xa44>)
 8000f0a:	755a      	strb	r2, [r3, #21]
				 Data_bufferptr=29;
 8000f0c:	4b31      	ldr	r3, [pc, #196]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000f0e:	221d      	movs	r2, #29
 8000f10:	701a      	strb	r2, [r3, #0]
 8000f12:	e140      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==29)
 8000f14:	4b2f      	ldr	r3, [pc, #188]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	2b1d      	cmp	r3, #29
 8000f1a:	d10b      	bne.n	8000f34 <ESPRxDecoder+0x9a0>
			{
				 Uart_rx_buffer[22] = DecToASCIIFun(Rxwifi_data);
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f000 facc 	bl	80014bc <DecToASCIIFun>
 8000f24:	4603      	mov	r3, r0
 8000f26:	461a      	mov	r2, r3
 8000f28:	4b2b      	ldr	r3, [pc, #172]	; (8000fd8 <ESPRxDecoder+0xa44>)
 8000f2a:	759a      	strb	r2, [r3, #22]
				 Data_bufferptr=30;
 8000f2c:	4b29      	ldr	r3, [pc, #164]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000f2e:	221e      	movs	r2, #30
 8000f30:	701a      	strb	r2, [r3, #0]
 8000f32:	e130      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==30)
 8000f34:	4b27      	ldr	r3, [pc, #156]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	2b1e      	cmp	r3, #30
 8000f3a:	d10b      	bne.n	8000f54 <ESPRxDecoder+0x9c0>
			{
				 Uart_rx_buffer[23] = DecToASCIIFun(Rxwifi_data);
 8000f3c:	79fb      	ldrb	r3, [r7, #7]
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f000 fabc 	bl	80014bc <DecToASCIIFun>
 8000f44:	4603      	mov	r3, r0
 8000f46:	461a      	mov	r2, r3
 8000f48:	4b23      	ldr	r3, [pc, #140]	; (8000fd8 <ESPRxDecoder+0xa44>)
 8000f4a:	75da      	strb	r2, [r3, #23]
				 Data_bufferptr=31;
 8000f4c:	4b21      	ldr	r3, [pc, #132]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000f4e:	221f      	movs	r2, #31
 8000f50:	701a      	strb	r2, [r3, #0]
 8000f52:	e120      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==31)	   //,(to seperate data)
 8000f54:	4b1f      	ldr	r3, [pc, #124]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	2b1f      	cmp	r3, #31
 8000f5a:	d103      	bne.n	8000f64 <ESPRxDecoder+0x9d0>
			{
				 Data_bufferptr=32;
 8000f5c:	4b1d      	ldr	r3, [pc, #116]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000f5e:	2220      	movs	r2, #32
 8000f60:	701a      	strb	r2, [r3, #0]
 8000f62:	e118      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==32)	   //System Hour
 8000f64:	4b1b      	ldr	r3, [pc, #108]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	2b20      	cmp	r3, #32
 8000f6a:	d10b      	bne.n	8000f84 <ESPRxDecoder+0x9f0>
			{
				 Uart_rx_buffer[24] = DecToASCIIFun(Rxwifi_data);
 8000f6c:	79fb      	ldrb	r3, [r7, #7]
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f000 faa4 	bl	80014bc <DecToASCIIFun>
 8000f74:	4603      	mov	r3, r0
 8000f76:	461a      	mov	r2, r3
 8000f78:	4b17      	ldr	r3, [pc, #92]	; (8000fd8 <ESPRxDecoder+0xa44>)
 8000f7a:	761a      	strb	r2, [r3, #24]
				 Data_bufferptr=33;
 8000f7c:	4b15      	ldr	r3, [pc, #84]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000f7e:	2221      	movs	r2, #33	; 0x21
 8000f80:	701a      	strb	r2, [r3, #0]
 8000f82:	e108      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==33)
 8000f84:	4b13      	ldr	r3, [pc, #76]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	2b21      	cmp	r3, #33	; 0x21
 8000f8a:	d10b      	bne.n	8000fa4 <ESPRxDecoder+0xa10>
			{
				 Uart_rx_buffer[25] = DecToASCIIFun(Rxwifi_data);
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f000 fa94 	bl	80014bc <DecToASCIIFun>
 8000f94:	4603      	mov	r3, r0
 8000f96:	461a      	mov	r2, r3
 8000f98:	4b0f      	ldr	r3, [pc, #60]	; (8000fd8 <ESPRxDecoder+0xa44>)
 8000f9a:	765a      	strb	r2, [r3, #25]
				 Data_bufferptr=34;
 8000f9c:	4b0d      	ldr	r3, [pc, #52]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000f9e:	2222      	movs	r2, #34	; 0x22
 8000fa0:	701a      	strb	r2, [r3, #0]
 8000fa2:	e0f8      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==34)      //,(to seperate data)
 8000fa4:	4b0b      	ldr	r3, [pc, #44]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	2b22      	cmp	r3, #34	; 0x22
 8000faa:	d103      	bne.n	8000fb4 <ESPRxDecoder+0xa20>
			{
				 Data_bufferptr=35;
 8000fac:	4b09      	ldr	r3, [pc, #36]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000fae:	2223      	movs	r2, #35	; 0x23
 8000fb0:	701a      	strb	r2, [r3, #0]
 8000fb2:	e0f0      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==35)      //System Minute
 8000fb4:	4b07      	ldr	r3, [pc, #28]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	2b23      	cmp	r3, #35	; 0x23
 8000fba:	d10f      	bne.n	8000fdc <ESPRxDecoder+0xa48>
			 {
				Uart_rx_buffer[26] = DecToASCIIFun(Rxwifi_data);
 8000fbc:	79fb      	ldrb	r3, [r7, #7]
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f000 fa7c 	bl	80014bc <DecToASCIIFun>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	4b03      	ldr	r3, [pc, #12]	; (8000fd8 <ESPRxDecoder+0xa44>)
 8000fca:	769a      	strb	r2, [r3, #26]
				Data_bufferptr=36;
 8000fcc:	4b01      	ldr	r3, [pc, #4]	; (8000fd4 <ESPRxDecoder+0xa40>)
 8000fce:	2224      	movs	r2, #36	; 0x24
 8000fd0:	701a      	strb	r2, [r3, #0]
 8000fd2:	e0e0      	b.n	8001196 <ESPRxDecoder+0xc02>
 8000fd4:	20000152 	.word	0x20000152
 8000fd8:	2000010c 	.word	0x2000010c
			}
			else if(Data_bufferptr==36)
 8000fdc:	4b9c      	ldr	r3, [pc, #624]	; (8001250 <ESPRxDecoder+0xcbc>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	2b24      	cmp	r3, #36	; 0x24
 8000fe2:	d10b      	bne.n	8000ffc <ESPRxDecoder+0xa68>
			{
				 Uart_rx_buffer[27] = DecToASCIIFun(Rxwifi_data);
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f000 fa68 	bl	80014bc <DecToASCIIFun>
 8000fec:	4603      	mov	r3, r0
 8000fee:	461a      	mov	r2, r3
 8000ff0:	4b98      	ldr	r3, [pc, #608]	; (8001254 <ESPRxDecoder+0xcc0>)
 8000ff2:	76da      	strb	r2, [r3, #27]
				 Data_bufferptr=37;
 8000ff4:	4b96      	ldr	r3, [pc, #600]	; (8001250 <ESPRxDecoder+0xcbc>)
 8000ff6:	2225      	movs	r2, #37	; 0x25
 8000ff8:	701a      	strb	r2, [r3, #0]
 8000ffa:	e0cc      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==37)		  //,(to seperate data)
 8000ffc:	4b94      	ldr	r3, [pc, #592]	; (8001250 <ESPRxDecoder+0xcbc>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b25      	cmp	r3, #37	; 0x25
 8001002:	d103      	bne.n	800100c <ESPRxDecoder+0xa78>
			{
				 Data_bufferptr=38;
 8001004:	4b92      	ldr	r3, [pc, #584]	; (8001250 <ESPRxDecoder+0xcbc>)
 8001006:	2226      	movs	r2, #38	; 0x26
 8001008:	701a      	strb	r2, [r3, #0]
 800100a:	e0c4      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==38)		  //SW_CurrentShift
 800100c:	4b90      	ldr	r3, [pc, #576]	; (8001250 <ESPRxDecoder+0xcbc>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	2b26      	cmp	r3, #38	; 0x26
 8001012:	d10b      	bne.n	800102c <ESPRxDecoder+0xa98>
			{
				 Uart_rx_buffer[28] = DecToASCIIFun(Rxwifi_data);
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	4618      	mov	r0, r3
 8001018:	f000 fa50 	bl	80014bc <DecToASCIIFun>
 800101c:	4603      	mov	r3, r0
 800101e:	461a      	mov	r2, r3
 8001020:	4b8c      	ldr	r3, [pc, #560]	; (8001254 <ESPRxDecoder+0xcc0>)
 8001022:	771a      	strb	r2, [r3, #28]
				 Data_bufferptr=39;
 8001024:	4b8a      	ldr	r3, [pc, #552]	; (8001250 <ESPRxDecoder+0xcbc>)
 8001026:	2227      	movs	r2, #39	; 0x27
 8001028:	701a      	strb	r2, [r3, #0]
 800102a:	e0b4      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==39)        //,
 800102c:	4b88      	ldr	r3, [pc, #544]	; (8001250 <ESPRxDecoder+0xcbc>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	2b27      	cmp	r3, #39	; 0x27
 8001032:	d103      	bne.n	800103c <ESPRxDecoder+0xaa8>
			{
				 Data_bufferptr=40;
 8001034:	4b86      	ldr	r3, [pc, #536]	; (8001250 <ESPRxDecoder+0xcbc>)
 8001036:	2228      	movs	r2, #40	; 0x28
 8001038:	701a      	strb	r2, [r3, #0]
 800103a:	e0ac      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==40)      //Pos adj
 800103c:	4b84      	ldr	r3, [pc, #528]	; (8001250 <ESPRxDecoder+0xcbc>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	2b28      	cmp	r3, #40	; 0x28
 8001042:	d10b      	bne.n	800105c <ESPRxDecoder+0xac8>
			{
				Uart_rx_buffer[29] = DecToASCIIFun(Rxwifi_data);
 8001044:	79fb      	ldrb	r3, [r7, #7]
 8001046:	4618      	mov	r0, r3
 8001048:	f000 fa38 	bl	80014bc <DecToASCIIFun>
 800104c:	4603      	mov	r3, r0
 800104e:	461a      	mov	r2, r3
 8001050:	4b80      	ldr	r3, [pc, #512]	; (8001254 <ESPRxDecoder+0xcc0>)
 8001052:	775a      	strb	r2, [r3, #29]
				Data_bufferptr=41;
 8001054:	4b7e      	ldr	r3, [pc, #504]	; (8001250 <ESPRxDecoder+0xcbc>)
 8001056:	2229      	movs	r2, #41	; 0x29
 8001058:	701a      	strb	r2, [r3, #0]
 800105a:	e09c      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==41)
 800105c:	4b7c      	ldr	r3, [pc, #496]	; (8001250 <ESPRxDecoder+0xcbc>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	2b29      	cmp	r3, #41	; 0x29
 8001062:	d10b      	bne.n	800107c <ESPRxDecoder+0xae8>
			{
				 Uart_rx_buffer[30] = DecToASCIIFun(Rxwifi_data);
 8001064:	79fb      	ldrb	r3, [r7, #7]
 8001066:	4618      	mov	r0, r3
 8001068:	f000 fa28 	bl	80014bc <DecToASCIIFun>
 800106c:	4603      	mov	r3, r0
 800106e:	461a      	mov	r2, r3
 8001070:	4b78      	ldr	r3, [pc, #480]	; (8001254 <ESPRxDecoder+0xcc0>)
 8001072:	779a      	strb	r2, [r3, #30]
				 Data_bufferptr=42;
 8001074:	4b76      	ldr	r3, [pc, #472]	; (8001250 <ESPRxDecoder+0xcbc>)
 8001076:	222a      	movs	r2, #42	; 0x2a
 8001078:	701a      	strb	r2, [r3, #0]
 800107a:	e08c      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==42)	   //,
 800107c:	4b74      	ldr	r3, [pc, #464]	; (8001250 <ESPRxDecoder+0xcbc>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	2b2a      	cmp	r3, #42	; 0x2a
 8001082:	d103      	bne.n	800108c <ESPRxDecoder+0xaf8>
			{
				 Data_bufferptr=43;
 8001084:	4b72      	ldr	r3, [pc, #456]	; (8001250 <ESPRxDecoder+0xcbc>)
 8001086:	222b      	movs	r2, #43	; 0x2b
 8001088:	701a      	strb	r2, [r3, #0]
 800108a:	e084      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==43)	   //Neg adj
 800108c:	4b70      	ldr	r3, [pc, #448]	; (8001250 <ESPRxDecoder+0xcbc>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	2b2b      	cmp	r3, #43	; 0x2b
 8001092:	d10b      	bne.n	80010ac <ESPRxDecoder+0xb18>
			{
				 Uart_rx_buffer[31] = DecToASCIIFun(Rxwifi_data);
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	4618      	mov	r0, r3
 8001098:	f000 fa10 	bl	80014bc <DecToASCIIFun>
 800109c:	4603      	mov	r3, r0
 800109e:	461a      	mov	r2, r3
 80010a0:	4b6c      	ldr	r3, [pc, #432]	; (8001254 <ESPRxDecoder+0xcc0>)
 80010a2:	77da      	strb	r2, [r3, #31]
				 Data_bufferptr=44;
 80010a4:	4b6a      	ldr	r3, [pc, #424]	; (8001250 <ESPRxDecoder+0xcbc>)
 80010a6:	222c      	movs	r2, #44	; 0x2c
 80010a8:	701a      	strb	r2, [r3, #0]
 80010aa:	e074      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==44)
 80010ac:	4b68      	ldr	r3, [pc, #416]	; (8001250 <ESPRxDecoder+0xcbc>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2b2c      	cmp	r3, #44	; 0x2c
 80010b2:	d10c      	bne.n	80010ce <ESPRxDecoder+0xb3a>
			{
				 Uart_rx_buffer[32] = DecToASCIIFun(Rxwifi_data);
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f000 fa00 	bl	80014bc <DecToASCIIFun>
 80010bc:	4603      	mov	r3, r0
 80010be:	461a      	mov	r2, r3
 80010c0:	4b64      	ldr	r3, [pc, #400]	; (8001254 <ESPRxDecoder+0xcc0>)
 80010c2:	f883 2020 	strb.w	r2, [r3, #32]
				 Data_bufferptr=45;
 80010c6:	4b62      	ldr	r3, [pc, #392]	; (8001250 <ESPRxDecoder+0xcbc>)
 80010c8:	222d      	movs	r2, #45	; 0x2d
 80010ca:	701a      	strb	r2, [r3, #0]
 80010cc:	e063      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==45)    //,
 80010ce:	4b60      	ldr	r3, [pc, #384]	; (8001250 <ESPRxDecoder+0xcbc>)
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	2b2d      	cmp	r3, #45	; 0x2d
 80010d4:	d103      	bne.n	80010de <ESPRxDecoder+0xb4a>
			 {
				Data_bufferptr=46;
 80010d6:	4b5e      	ldr	r3, [pc, #376]	; (8001250 <ESPRxDecoder+0xcbc>)
 80010d8:	222e      	movs	r2, #46	; 0x2e
 80010da:	701a      	strb	r2, [r3, #0]
 80010dc:	e05b      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==46)	   //Clearindication
 80010de:	4b5c      	ldr	r3, [pc, #368]	; (8001250 <ESPRxDecoder+0xcbc>)
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	2b2e      	cmp	r3, #46	; 0x2e
 80010e4:	d10c      	bne.n	8001100 <ESPRxDecoder+0xb6c>
			{
				 Uart_rx_buffer[33] = DecToASCIIFun(Rxwifi_data);
 80010e6:	79fb      	ldrb	r3, [r7, #7]
 80010e8:	4618      	mov	r0, r3
 80010ea:	f000 f9e7 	bl	80014bc <DecToASCIIFun>
 80010ee:	4603      	mov	r3, r0
 80010f0:	461a      	mov	r2, r3
 80010f2:	4b58      	ldr	r3, [pc, #352]	; (8001254 <ESPRxDecoder+0xcc0>)
 80010f4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				 Data_bufferptr=47;
 80010f8:	4b55      	ldr	r3, [pc, #340]	; (8001250 <ESPRxDecoder+0xcbc>)
 80010fa:	222f      	movs	r2, #47	; 0x2f
 80010fc:	701a      	strb	r2, [r3, #0]
 80010fe:	e04a      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==47)
 8001100:	4b53      	ldr	r3, [pc, #332]	; (8001250 <ESPRxDecoder+0xcbc>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	2b2f      	cmp	r3, #47	; 0x2f
 8001106:	d10c      	bne.n	8001122 <ESPRxDecoder+0xb8e>
			{
				 Uart_rx_buffer[34] = DecToASCIIFun(Rxwifi_data);
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	4618      	mov	r0, r3
 800110c:	f000 f9d6 	bl	80014bc <DecToASCIIFun>
 8001110:	4603      	mov	r3, r0
 8001112:	461a      	mov	r2, r3
 8001114:	4b4f      	ldr	r3, [pc, #316]	; (8001254 <ESPRxDecoder+0xcc0>)
 8001116:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				 Data_bufferptr=48;
 800111a:	4b4d      	ldr	r3, [pc, #308]	; (8001250 <ESPRxDecoder+0xcbc>)
 800111c:	2230      	movs	r2, #48	; 0x30
 800111e:	701a      	strb	r2, [r3, #0]
 8001120:	e039      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==48)	 //,
 8001122:	4b4b      	ldr	r3, [pc, #300]	; (8001250 <ESPRxDecoder+0xcbc>)
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	2b30      	cmp	r3, #48	; 0x30
 8001128:	d103      	bne.n	8001132 <ESPRxDecoder+0xb9e>
			{
				 Data_bufferptr=49;
 800112a:	4b49      	ldr	r3, [pc, #292]	; (8001250 <ESPRxDecoder+0xcbc>)
 800112c:	2231      	movs	r2, #49	; 0x31
 800112e:	701a      	strb	r2, [r3, #0]
 8001130:	e031      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==49)      //Alarmstatus
 8001132:	4b47      	ldr	r3, [pc, #284]	; (8001250 <ESPRxDecoder+0xcbc>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	2b31      	cmp	r3, #49	; 0x31
 8001138:	d10c      	bne.n	8001154 <ESPRxDecoder+0xbc0>
			{
				 Data_bufferptr=50;
 800113a:	4b45      	ldr	r3, [pc, #276]	; (8001250 <ESPRxDecoder+0xcbc>)
 800113c:	2232      	movs	r2, #50	; 0x32
 800113e:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[35] = DecToASCIIFun(Rxwifi_data);
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	4618      	mov	r0, r3
 8001144:	f000 f9ba 	bl	80014bc <DecToASCIIFun>
 8001148:	4603      	mov	r3, r0
 800114a:	461a      	mov	r2, r3
 800114c:	4b41      	ldr	r3, [pc, #260]	; (8001254 <ESPRxDecoder+0xcc0>)
 800114e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 8001152:	e020      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==50)
 8001154:	4b3e      	ldr	r3, [pc, #248]	; (8001250 <ESPRxDecoder+0xcbc>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	2b32      	cmp	r3, #50	; 0x32
 800115a:	d115      	bne.n	8001188 <ESPRxDecoder+0xbf4>
			 {
				Uart_rx_buffer[36] = DecToASCIIFun(Rxwifi_data);
 800115c:	79fb      	ldrb	r3, [r7, #7]
 800115e:	4618      	mov	r0, r3
 8001160:	f000 f9ac 	bl	80014bc <DecToASCIIFun>
 8001164:	4603      	mov	r3, r0
 8001166:	461a      	mov	r2, r3
 8001168:	4b3a      	ldr	r3, [pc, #232]	; (8001254 <ESPRxDecoder+0xcc0>)
 800116a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
				Data_bufferptr=0;
 800116e:	4b38      	ldr	r3, [pc, #224]	; (8001250 <ESPRxDecoder+0xcbc>)
 8001170:	2200      	movs	r2, #0
 8001172:	701a      	strb	r2, [r3, #0]
				RefreshBlockInfo = 0;
 8001174:	4b38      	ldr	r3, [pc, #224]	; (8001258 <ESPRxDecoder+0xcc4>)
 8001176:	2200      	movs	r2, #0
 8001178:	701a      	strb	r2, [r3, #0]
				RxCompleteU2C1WIFI=1;
 800117a:	4b38      	ldr	r3, [pc, #224]	; (800125c <ESPRxDecoder+0xcc8>)
 800117c:	2201      	movs	r2, #1
 800117e:	701a      	strb	r2, [r3, #0]
				Updatetimeinfo=1;
 8001180:	4b37      	ldr	r3, [pc, #220]	; (8001260 <ESPRxDecoder+0xccc>)
 8001182:	2201      	movs	r2, #1
 8001184:	701a      	strb	r2, [r3, #0]
 8001186:	e006      	b.n	8001196 <ESPRxDecoder+0xc02>
			}
			else if(Data_bufferptr==51)      //Dummy
 8001188:	4b31      	ldr	r3, [pc, #196]	; (8001250 <ESPRxDecoder+0xcbc>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	2b33      	cmp	r3, #51	; 0x33
 800118e:	d102      	bne.n	8001196 <ESPRxDecoder+0xc02>
			{
				 Data_bufferptr=0;
 8001190:	4b2f      	ldr	r3, [pc, #188]	; (8001250 <ESPRxDecoder+0xcbc>)
 8001192:	2200      	movs	r2, #0
 8001194:	701a      	strb	r2, [r3, #0]
			}

		   if(Valid_DataWifi1)
 8001196:	4b33      	ldr	r3, [pc, #204]	; (8001264 <ESPRxDecoder+0xcd0>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	2b00      	cmp	r3, #0
 800119c:	f000 80ae 	beq.w	80012fc <ESPRxDecoder+0xd68>
		   {
			 if((Rxwifi_data=='U')&&(bufferptr==0))
 80011a0:	79fb      	ldrb	r3, [r7, #7]
 80011a2:	2b55      	cmp	r3, #85	; 0x55
 80011a4:	d107      	bne.n	80011b6 <ESPRxDecoder+0xc22>
 80011a6:	4b30      	ldr	r3, [pc, #192]	; (8001268 <ESPRxDecoder+0xcd4>)
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d103      	bne.n	80011b6 <ESPRxDecoder+0xc22>
			 {
			 	bufferptr=1;
 80011ae:	4b2e      	ldr	r3, [pc, #184]	; (8001268 <ESPRxDecoder+0xcd4>)
 80011b0:	2201      	movs	r2, #1
 80011b2:	701a      	strb	r2, [r3, #0]
 80011b4:	e040      	b.n	8001238 <ESPRxDecoder+0xca4>
			 }
			 else if((Rxwifi_data=='n')&&(bufferptr==1))
 80011b6:	79fb      	ldrb	r3, [r7, #7]
 80011b8:	2b6e      	cmp	r3, #110	; 0x6e
 80011ba:	d107      	bne.n	80011cc <ESPRxDecoder+0xc38>
 80011bc:	4b2a      	ldr	r3, [pc, #168]	; (8001268 <ESPRxDecoder+0xcd4>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d103      	bne.n	80011cc <ESPRxDecoder+0xc38>
			 {
			 	bufferptr=2;
 80011c4:	4b28      	ldr	r3, [pc, #160]	; (8001268 <ESPRxDecoder+0xcd4>)
 80011c6:	2202      	movs	r2, #2
 80011c8:	701a      	strb	r2, [r3, #0]
 80011ca:	e035      	b.n	8001238 <ESPRxDecoder+0xca4>
			 }
			 else if((Rxwifi_data=='l')&&(bufferptr==2))
 80011cc:	79fb      	ldrb	r3, [r7, #7]
 80011ce:	2b6c      	cmp	r3, #108	; 0x6c
 80011d0:	d107      	bne.n	80011e2 <ESPRxDecoder+0xc4e>
 80011d2:	4b25      	ldr	r3, [pc, #148]	; (8001268 <ESPRxDecoder+0xcd4>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	2b02      	cmp	r3, #2
 80011d8:	d103      	bne.n	80011e2 <ESPRxDecoder+0xc4e>
			 {
			    bufferptr=3;
 80011da:	4b23      	ldr	r3, [pc, #140]	; (8001268 <ESPRxDecoder+0xcd4>)
 80011dc:	2203      	movs	r2, #3
 80011de:	701a      	strb	r2, [r3, #0]
 80011e0:	e02a      	b.n	8001238 <ESPRxDecoder+0xca4>
			 }
			 else if((Rxwifi_data=='i')&&(bufferptr==3))
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	2b69      	cmp	r3, #105	; 0x69
 80011e6:	d107      	bne.n	80011f8 <ESPRxDecoder+0xc64>
 80011e8:	4b1f      	ldr	r3, [pc, #124]	; (8001268 <ESPRxDecoder+0xcd4>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b03      	cmp	r3, #3
 80011ee:	d103      	bne.n	80011f8 <ESPRxDecoder+0xc64>
			 {
			    bufferptr=4;
 80011f0:	4b1d      	ldr	r3, [pc, #116]	; (8001268 <ESPRxDecoder+0xcd4>)
 80011f2:	2204      	movs	r2, #4
 80011f4:	701a      	strb	r2, [r3, #0]
 80011f6:	e01f      	b.n	8001238 <ESPRxDecoder+0xca4>
			 }
			 else if((Rxwifi_data=='n')&&(bufferptr==4))
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	2b6e      	cmp	r3, #110	; 0x6e
 80011fc:	d107      	bne.n	800120e <ESPRxDecoder+0xc7a>
 80011fe:	4b1a      	ldr	r3, [pc, #104]	; (8001268 <ESPRxDecoder+0xcd4>)
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	2b04      	cmp	r3, #4
 8001204:	d103      	bne.n	800120e <ESPRxDecoder+0xc7a>
			 {
			    bufferptr=5;
 8001206:	4b18      	ldr	r3, [pc, #96]	; (8001268 <ESPRxDecoder+0xcd4>)
 8001208:	2205      	movs	r2, #5
 800120a:	701a      	strb	r2, [r3, #0]
 800120c:	e014      	b.n	8001238 <ESPRxDecoder+0xca4>
			 }
			 else if((Rxwifi_data=='k')&&(bufferptr==5))
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	2b6b      	cmp	r3, #107	; 0x6b
 8001212:	d111      	bne.n	8001238 <ESPRxDecoder+0xca4>
 8001214:	4b14      	ldr	r3, [pc, #80]	; (8001268 <ESPRxDecoder+0xcd4>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	2b05      	cmp	r3, #5
 800121a:	d10d      	bne.n	8001238 <ESPRxDecoder+0xca4>
			 {
			    bufferptr=0;
 800121c:	4b12      	ldr	r3, [pc, #72]	; (8001268 <ESPRxDecoder+0xcd4>)
 800121e:	2200      	movs	r2, #0
 8001220:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001222:	2300      	movs	r3, #0
 8001224:	71bb      	strb	r3, [r7, #6]
				wifi_command=102;
 8001226:	4b11      	ldr	r3, [pc, #68]	; (800126c <ESPRxDecoder+0xcd8>)
 8001228:	2266      	movs	r2, #102	; 0x66
 800122a:	701a      	strb	r2, [r3, #0]
				//RefreshBlockInfo=0;//update at rx end
				Error_Close=0;
 800122c:	4b10      	ldr	r3, [pc, #64]	; (8001270 <ESPRxDecoder+0xcdc>)
 800122e:	2200      	movs	r2, #0
 8001230:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001232:	4b0c      	ldr	r3, [pc, #48]	; (8001264 <ESPRxDecoder+0xcd0>)
 8001234:	2200      	movs	r2, #0
 8001236:	701a      	strb	r2, [r3, #0]
				//RxCompleteU2C1WIFI=1;			  /*receive complete*/
			 }
			 if((Rxwifi_data=='C')&&(bufferptr==0))
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	2b43      	cmp	r3, #67	; 0x43
 800123c:	d11a      	bne.n	8001274 <ESPRxDecoder+0xce0>
 800123e:	4b0a      	ldr	r3, [pc, #40]	; (8001268 <ESPRxDecoder+0xcd4>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d116      	bne.n	8001274 <ESPRxDecoder+0xce0>
			 {
			 	bufferptr=1;
 8001246:	4b08      	ldr	r3, [pc, #32]	; (8001268 <ESPRxDecoder+0xcd4>)
 8001248:	2201      	movs	r2, #1
 800124a:	701a      	strb	r2, [r3, #0]
 800124c:	e0fd      	b.n	800144a <ESPRxDecoder+0xeb6>
 800124e:	bf00      	nop
 8001250:	20000152 	.word	0x20000152
 8001254:	2000010c 	.word	0x2000010c
 8001258:	20002290 	.word	0x20002290
 800125c:	20000157 	.word	0x20000157
 8001260:	20000156 	.word	0x20000156
 8001264:	20000158 	.word	0x20000158
 8001268:	2000228d 	.word	0x2000228d
 800126c:	2000228c 	.word	0x2000228c
 8001270:	20000155 	.word	0x20000155
			 }
			 else if((Rxwifi_data=='L')&&(bufferptr==1))
 8001274:	79fb      	ldrb	r3, [r7, #7]
 8001276:	2b4c      	cmp	r3, #76	; 0x4c
 8001278:	d107      	bne.n	800128a <ESPRxDecoder+0xcf6>
 800127a:	4b8c      	ldr	r3, [pc, #560]	; (80014ac <ESPRxDecoder+0xf18>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	2b01      	cmp	r3, #1
 8001280:	d103      	bne.n	800128a <ESPRxDecoder+0xcf6>
			 {
			 	bufferptr=2;
 8001282:	4b8a      	ldr	r3, [pc, #552]	; (80014ac <ESPRxDecoder+0xf18>)
 8001284:	2202      	movs	r2, #2
 8001286:	701a      	strb	r2, [r3, #0]
 8001288:	e0df      	b.n	800144a <ESPRxDecoder+0xeb6>
			 }
			 else if((Rxwifi_data=='O')&&(bufferptr==2))
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	2b4f      	cmp	r3, #79	; 0x4f
 800128e:	d107      	bne.n	80012a0 <ESPRxDecoder+0xd0c>
 8001290:	4b86      	ldr	r3, [pc, #536]	; (80014ac <ESPRxDecoder+0xf18>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b02      	cmp	r3, #2
 8001296:	d103      	bne.n	80012a0 <ESPRxDecoder+0xd0c>
			 {
			    bufferptr=3;
 8001298:	4b84      	ldr	r3, [pc, #528]	; (80014ac <ESPRxDecoder+0xf18>)
 800129a:	2203      	movs	r2, #3
 800129c:	701a      	strb	r2, [r3, #0]
 800129e:	e0d4      	b.n	800144a <ESPRxDecoder+0xeb6>
			 }
			 else if((Rxwifi_data=='S')&&(bufferptr==3))
 80012a0:	79fb      	ldrb	r3, [r7, #7]
 80012a2:	2b53      	cmp	r3, #83	; 0x53
 80012a4:	d107      	bne.n	80012b6 <ESPRxDecoder+0xd22>
 80012a6:	4b81      	ldr	r3, [pc, #516]	; (80014ac <ESPRxDecoder+0xf18>)
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	2b03      	cmp	r3, #3
 80012ac:	d103      	bne.n	80012b6 <ESPRxDecoder+0xd22>
			 {
			    bufferptr=4;
 80012ae:	4b7f      	ldr	r3, [pc, #508]	; (80014ac <ESPRxDecoder+0xf18>)
 80012b0:	2204      	movs	r2, #4
 80012b2:	701a      	strb	r2, [r3, #0]
 80012b4:	e0c9      	b.n	800144a <ESPRxDecoder+0xeb6>
			 }
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 80012b6:	79fb      	ldrb	r3, [r7, #7]
 80012b8:	2b45      	cmp	r3, #69	; 0x45
 80012ba:	d107      	bne.n	80012cc <ESPRxDecoder+0xd38>
 80012bc:	4b7b      	ldr	r3, [pc, #492]	; (80014ac <ESPRxDecoder+0xf18>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	2b04      	cmp	r3, #4
 80012c2:	d103      	bne.n	80012cc <ESPRxDecoder+0xd38>
			 {
			    bufferptr=5;
 80012c4:	4b79      	ldr	r3, [pc, #484]	; (80014ac <ESPRxDecoder+0xf18>)
 80012c6:	2205      	movs	r2, #5
 80012c8:	701a      	strb	r2, [r3, #0]
 80012ca:	e0be      	b.n	800144a <ESPRxDecoder+0xeb6>
			 }
			 else if((Rxwifi_data=='D')&&(bufferptr==5))
 80012cc:	79fb      	ldrb	r3, [r7, #7]
 80012ce:	2b44      	cmp	r3, #68	; 0x44
 80012d0:	f040 80e5 	bne.w	800149e <ESPRxDecoder+0xf0a>
 80012d4:	4b75      	ldr	r3, [pc, #468]	; (80014ac <ESPRxDecoder+0xf18>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b05      	cmp	r3, #5
 80012da:	f040 80e0 	bne.w	800149e <ESPRxDecoder+0xf0a>
			 {
			    bufferptr=0;
 80012de:	4b73      	ldr	r3, [pc, #460]	; (80014ac <ESPRxDecoder+0xf18>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 80012e4:	2300      	movs	r3, #0
 80012e6:	71bb      	strb	r3, [r7, #6]
				wifi_command=102;
 80012e8:	4b71      	ldr	r3, [pc, #452]	; (80014b0 <ESPRxDecoder+0xf1c>)
 80012ea:	2266      	movs	r2, #102	; 0x66
 80012ec:	701a      	strb	r2, [r3, #0]
				//RefreshBlockInfo=0;//update at rx end
				Error_Close=0;
 80012ee:	4b71      	ldr	r3, [pc, #452]	; (80014b4 <ESPRxDecoder+0xf20>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 80012f4:	4b70      	ldr	r3, [pc, #448]	; (80014b8 <ESPRxDecoder+0xf24>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	701a      	strb	r2, [r3, #0]
					wifi_command=102;}
				Valid_DataWifi1=0;
				//RxCompleteU2C1WIFI=0;   /*Wrong receive*/
			 }
			}
		break;
 80012fa:	e0d0      	b.n	800149e <ESPRxDecoder+0xf0a>
			  if((Rxwifi_data=='U')&&(bufferptr==0))
 80012fc:	79fb      	ldrb	r3, [r7, #7]
 80012fe:	2b55      	cmp	r3, #85	; 0x55
 8001300:	d107      	bne.n	8001312 <ESPRxDecoder+0xd7e>
 8001302:	4b6a      	ldr	r3, [pc, #424]	; (80014ac <ESPRxDecoder+0xf18>)
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d103      	bne.n	8001312 <ESPRxDecoder+0xd7e>
			 	bufferptr=1;
 800130a:	4b68      	ldr	r3, [pc, #416]	; (80014ac <ESPRxDecoder+0xf18>)
 800130c:	2201      	movs	r2, #1
 800130e:	701a      	strb	r2, [r3, #0]
 8001310:	e040      	b.n	8001394 <ESPRxDecoder+0xe00>
			 else if((Rxwifi_data=='n')&&(bufferptr==1))
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	2b6e      	cmp	r3, #110	; 0x6e
 8001316:	d107      	bne.n	8001328 <ESPRxDecoder+0xd94>
 8001318:	4b64      	ldr	r3, [pc, #400]	; (80014ac <ESPRxDecoder+0xf18>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	2b01      	cmp	r3, #1
 800131e:	d103      	bne.n	8001328 <ESPRxDecoder+0xd94>
			 	bufferptr=2;
 8001320:	4b62      	ldr	r3, [pc, #392]	; (80014ac <ESPRxDecoder+0xf18>)
 8001322:	2202      	movs	r2, #2
 8001324:	701a      	strb	r2, [r3, #0]
 8001326:	e035      	b.n	8001394 <ESPRxDecoder+0xe00>
			 else if((Rxwifi_data=='l')&&(bufferptr==2))
 8001328:	79fb      	ldrb	r3, [r7, #7]
 800132a:	2b6c      	cmp	r3, #108	; 0x6c
 800132c:	d107      	bne.n	800133e <ESPRxDecoder+0xdaa>
 800132e:	4b5f      	ldr	r3, [pc, #380]	; (80014ac <ESPRxDecoder+0xf18>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2b02      	cmp	r3, #2
 8001334:	d103      	bne.n	800133e <ESPRxDecoder+0xdaa>
			    bufferptr=3;
 8001336:	4b5d      	ldr	r3, [pc, #372]	; (80014ac <ESPRxDecoder+0xf18>)
 8001338:	2203      	movs	r2, #3
 800133a:	701a      	strb	r2, [r3, #0]
 800133c:	e02a      	b.n	8001394 <ESPRxDecoder+0xe00>
			 else if((Rxwifi_data=='i')&&(bufferptr==3))
 800133e:	79fb      	ldrb	r3, [r7, #7]
 8001340:	2b69      	cmp	r3, #105	; 0x69
 8001342:	d107      	bne.n	8001354 <ESPRxDecoder+0xdc0>
 8001344:	4b59      	ldr	r3, [pc, #356]	; (80014ac <ESPRxDecoder+0xf18>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b03      	cmp	r3, #3
 800134a:	d103      	bne.n	8001354 <ESPRxDecoder+0xdc0>
			    bufferptr=4;
 800134c:	4b57      	ldr	r3, [pc, #348]	; (80014ac <ESPRxDecoder+0xf18>)
 800134e:	2204      	movs	r2, #4
 8001350:	701a      	strb	r2, [r3, #0]
 8001352:	e01f      	b.n	8001394 <ESPRxDecoder+0xe00>
			 else if((Rxwifi_data=='n')&&(bufferptr==4))
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	2b6e      	cmp	r3, #110	; 0x6e
 8001358:	d107      	bne.n	800136a <ESPRxDecoder+0xdd6>
 800135a:	4b54      	ldr	r3, [pc, #336]	; (80014ac <ESPRxDecoder+0xf18>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	2b04      	cmp	r3, #4
 8001360:	d103      	bne.n	800136a <ESPRxDecoder+0xdd6>
			    bufferptr=5;
 8001362:	4b52      	ldr	r3, [pc, #328]	; (80014ac <ESPRxDecoder+0xf18>)
 8001364:	2205      	movs	r2, #5
 8001366:	701a      	strb	r2, [r3, #0]
 8001368:	e014      	b.n	8001394 <ESPRxDecoder+0xe00>
			 else if((Rxwifi_data=='k')&&(bufferptr==5))
 800136a:	79fb      	ldrb	r3, [r7, #7]
 800136c:	2b6b      	cmp	r3, #107	; 0x6b
 800136e:	d111      	bne.n	8001394 <ESPRxDecoder+0xe00>
 8001370:	4b4e      	ldr	r3, [pc, #312]	; (80014ac <ESPRxDecoder+0xf18>)
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	2b05      	cmp	r3, #5
 8001376:	d10d      	bne.n	8001394 <ESPRxDecoder+0xe00>
			    bufferptr=0;
 8001378:	4b4c      	ldr	r3, [pc, #304]	; (80014ac <ESPRxDecoder+0xf18>)
 800137a:	2200      	movs	r2, #0
 800137c:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 800137e:	2300      	movs	r3, #0
 8001380:	71bb      	strb	r3, [r7, #6]
				wifi_command=102;
 8001382:	4b4b      	ldr	r3, [pc, #300]	; (80014b0 <ESPRxDecoder+0xf1c>)
 8001384:	2266      	movs	r2, #102	; 0x66
 8001386:	701a      	strb	r2, [r3, #0]
				Error_Close=0;
 8001388:	4b4a      	ldr	r3, [pc, #296]	; (80014b4 <ESPRxDecoder+0xf20>)
 800138a:	2200      	movs	r2, #0
 800138c:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 800138e:	4b4a      	ldr	r3, [pc, #296]	; (80014b8 <ESPRxDecoder+0xf24>)
 8001390:	2200      	movs	r2, #0
 8001392:	701a      	strb	r2, [r3, #0]
			   if((Rxwifi_data=='C')&&(bufferptr==0))
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	2b43      	cmp	r3, #67	; 0x43
 8001398:	d107      	bne.n	80013aa <ESPRxDecoder+0xe16>
 800139a:	4b44      	ldr	r3, [pc, #272]	; (80014ac <ESPRxDecoder+0xf18>)
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d103      	bne.n	80013aa <ESPRxDecoder+0xe16>
			 	bufferptr=1;
 80013a2:	4b42      	ldr	r3, [pc, #264]	; (80014ac <ESPRxDecoder+0xf18>)
 80013a4:	2201      	movs	r2, #1
 80013a6:	701a      	strb	r2, [r3, #0]
 80013a8:	e04f      	b.n	800144a <ESPRxDecoder+0xeb6>
			 else if((Rxwifi_data=='L')&&(bufferptr==1))
 80013aa:	79fb      	ldrb	r3, [r7, #7]
 80013ac:	2b4c      	cmp	r3, #76	; 0x4c
 80013ae:	d107      	bne.n	80013c0 <ESPRxDecoder+0xe2c>
 80013b0:	4b3e      	ldr	r3, [pc, #248]	; (80014ac <ESPRxDecoder+0xf18>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	2b01      	cmp	r3, #1
 80013b6:	d103      	bne.n	80013c0 <ESPRxDecoder+0xe2c>
			 	bufferptr=2;
 80013b8:	4b3c      	ldr	r3, [pc, #240]	; (80014ac <ESPRxDecoder+0xf18>)
 80013ba:	2202      	movs	r2, #2
 80013bc:	701a      	strb	r2, [r3, #0]
 80013be:	e044      	b.n	800144a <ESPRxDecoder+0xeb6>
			 else if((Rxwifi_data=='O')&&(bufferptr==2))
 80013c0:	79fb      	ldrb	r3, [r7, #7]
 80013c2:	2b4f      	cmp	r3, #79	; 0x4f
 80013c4:	d107      	bne.n	80013d6 <ESPRxDecoder+0xe42>
 80013c6:	4b39      	ldr	r3, [pc, #228]	; (80014ac <ESPRxDecoder+0xf18>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d103      	bne.n	80013d6 <ESPRxDecoder+0xe42>
			    bufferptr=3;
 80013ce:	4b37      	ldr	r3, [pc, #220]	; (80014ac <ESPRxDecoder+0xf18>)
 80013d0:	2203      	movs	r2, #3
 80013d2:	701a      	strb	r2, [r3, #0]
 80013d4:	e039      	b.n	800144a <ESPRxDecoder+0xeb6>
			 else if((Rxwifi_data=='S')&&(bufferptr==3))
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	2b53      	cmp	r3, #83	; 0x53
 80013da:	d107      	bne.n	80013ec <ESPRxDecoder+0xe58>
 80013dc:	4b33      	ldr	r3, [pc, #204]	; (80014ac <ESPRxDecoder+0xf18>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	2b03      	cmp	r3, #3
 80013e2:	d103      	bne.n	80013ec <ESPRxDecoder+0xe58>
			    bufferptr=4;
 80013e4:	4b31      	ldr	r3, [pc, #196]	; (80014ac <ESPRxDecoder+0xf18>)
 80013e6:	2204      	movs	r2, #4
 80013e8:	701a      	strb	r2, [r3, #0]
 80013ea:	e02e      	b.n	800144a <ESPRxDecoder+0xeb6>
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	2b45      	cmp	r3, #69	; 0x45
 80013f0:	d107      	bne.n	8001402 <ESPRxDecoder+0xe6e>
 80013f2:	4b2e      	ldr	r3, [pc, #184]	; (80014ac <ESPRxDecoder+0xf18>)
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	2b04      	cmp	r3, #4
 80013f8:	d103      	bne.n	8001402 <ESPRxDecoder+0xe6e>
			    bufferptr=5;
 80013fa:	4b2c      	ldr	r3, [pc, #176]	; (80014ac <ESPRxDecoder+0xf18>)
 80013fc:	2205      	movs	r2, #5
 80013fe:	701a      	strb	r2, [r3, #0]
 8001400:	e023      	b.n	800144a <ESPRxDecoder+0xeb6>
			 else if((Rxwifi_data=='D')&&(bufferptr==5))
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	2b44      	cmp	r3, #68	; 0x44
 8001406:	d14a      	bne.n	800149e <ESPRxDecoder+0xf0a>
 8001408:	4b28      	ldr	r3, [pc, #160]	; (80014ac <ESPRxDecoder+0xf18>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	2b05      	cmp	r3, #5
 800140e:	d146      	bne.n	800149e <ESPRxDecoder+0xf0a>
			    bufferptr=0;
 8001410:	4b26      	ldr	r3, [pc, #152]	; (80014ac <ESPRxDecoder+0xf18>)
 8001412:	2200      	movs	r2, #0
 8001414:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001416:	2300      	movs	r3, #0
 8001418:	71bb      	strb	r3, [r7, #6]
				if(++Error_Close>3){wifi_command=10;Error_Close=0;}
 800141a:	4b26      	ldr	r3, [pc, #152]	; (80014b4 <ESPRxDecoder+0xf20>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	3301      	adds	r3, #1
 8001420:	b2da      	uxtb	r2, r3
 8001422:	4b24      	ldr	r3, [pc, #144]	; (80014b4 <ESPRxDecoder+0xf20>)
 8001424:	701a      	strb	r2, [r3, #0]
 8001426:	4b23      	ldr	r3, [pc, #140]	; (80014b4 <ESPRxDecoder+0xf20>)
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	2b03      	cmp	r3, #3
 800142c:	d906      	bls.n	800143c <ESPRxDecoder+0xea8>
 800142e:	4b20      	ldr	r3, [pc, #128]	; (80014b0 <ESPRxDecoder+0xf1c>)
 8001430:	220a      	movs	r2, #10
 8001432:	701a      	strb	r2, [r3, #0]
 8001434:	4b1f      	ldr	r3, [pc, #124]	; (80014b4 <ESPRxDecoder+0xf20>)
 8001436:	2200      	movs	r2, #0
 8001438:	701a      	strb	r2, [r3, #0]
 800143a:	e002      	b.n	8001442 <ESPRxDecoder+0xeae>
					wifi_command=102;}
 800143c:	4b1c      	ldr	r3, [pc, #112]	; (80014b0 <ESPRxDecoder+0xf1c>)
 800143e:	2266      	movs	r2, #102	; 0x66
 8001440:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001442:	4b1d      	ldr	r3, [pc, #116]	; (80014b8 <ESPRxDecoder+0xf24>)
 8001444:	2200      	movs	r2, #0
 8001446:	701a      	strb	r2, [r3, #0]
		break;
 8001448:	e029      	b.n	800149e <ESPRxDecoder+0xf0a>
 800144a:	e028      	b.n	800149e <ESPRxDecoder+0xf0a>
		case 8:
			 if((Rxwifi_data=='O')&&(bufferptr==0))
 800144c:	79fb      	ldrb	r3, [r7, #7]
 800144e:	2b4f      	cmp	r3, #79	; 0x4f
 8001450:	d107      	bne.n	8001462 <ESPRxDecoder+0xece>
 8001452:	4b16      	ldr	r3, [pc, #88]	; (80014ac <ESPRxDecoder+0xf18>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d103      	bne.n	8001462 <ESPRxDecoder+0xece>
			 {
			 	bufferptr=1;
 800145a:	4b14      	ldr	r3, [pc, #80]	; (80014ac <ESPRxDecoder+0xf18>)
 800145c:	2201      	movs	r2, #1
 800145e:	701a      	strb	r2, [r3, #0]
			 {
			 	bufferptr=0;
				Rxseqdecoder=0;
				wifi_command=20;
			 }
		break;
 8001460:	e01f      	b.n	80014a2 <ESPRxDecoder+0xf0e>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8001462:	79fb      	ldrb	r3, [r7, #7]
 8001464:	2b4b      	cmp	r3, #75	; 0x4b
 8001466:	d11c      	bne.n	80014a2 <ESPRxDecoder+0xf0e>
 8001468:	4b10      	ldr	r3, [pc, #64]	; (80014ac <ESPRxDecoder+0xf18>)
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	2b01      	cmp	r3, #1
 800146e:	d118      	bne.n	80014a2 <ESPRxDecoder+0xf0e>
			 	bufferptr=0;
 8001470:	4b0e      	ldr	r3, [pc, #56]	; (80014ac <ESPRxDecoder+0xf18>)
 8001472:	2200      	movs	r2, #0
 8001474:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001476:	2300      	movs	r3, #0
 8001478:	71bb      	strb	r3, [r7, #6]
				wifi_command=20;
 800147a:	4b0d      	ldr	r3, [pc, #52]	; (80014b0 <ESPRxDecoder+0xf1c>)
 800147c:	2214      	movs	r2, #20
 800147e:	701a      	strb	r2, [r3, #0]
		break;
 8001480:	e00f      	b.n	80014a2 <ESPRxDecoder+0xf0e>
	   	default:
		break;
 8001482:	bf00      	nop
 8001484:	e00e      	b.n	80014a4 <ESPRxDecoder+0xf10>
		break;
 8001486:	bf00      	nop
 8001488:	e00c      	b.n	80014a4 <ESPRxDecoder+0xf10>
		break;
 800148a:	bf00      	nop
 800148c:	e00a      	b.n	80014a4 <ESPRxDecoder+0xf10>
		break;
 800148e:	bf00      	nop
 8001490:	e008      	b.n	80014a4 <ESPRxDecoder+0xf10>
		break;
 8001492:	bf00      	nop
 8001494:	e006      	b.n	80014a4 <ESPRxDecoder+0xf10>
		break;
 8001496:	bf00      	nop
 8001498:	e004      	b.n	80014a4 <ESPRxDecoder+0xf10>
		break;
 800149a:	bf00      	nop
 800149c:	e002      	b.n	80014a4 <ESPRxDecoder+0xf10>
		break;
 800149e:	bf00      	nop
 80014a0:	e000      	b.n	80014a4 <ESPRxDecoder+0xf10>
		break;
 80014a2:	bf00      	nop
		}
}
 80014a4:	bf00      	nop
 80014a6:	3708      	adds	r7, #8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	2000228d 	.word	0x2000228d
 80014b0:	2000228c 	.word	0x2000228c
 80014b4:	20000155 	.word	0x20000155
 80014b8:	20000158 	.word	0x20000158

080014bc <DecToASCIIFun>:

unsigned char DecToASCIIFun(unsigned char TempVar)
{
 80014bc:	b480      	push	{r7}
 80014be:	b085      	sub	sp, #20
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	71fb      	strb	r3, [r7, #7]
	unsigned char  ASCIIHex;
	switch(TempVar)
 80014c6:	79fb      	ldrb	r3, [r7, #7]
 80014c8:	3b30      	subs	r3, #48	; 0x30
 80014ca:	2b16      	cmp	r3, #22
 80014cc:	d860      	bhi.n	8001590 <DecToASCIIFun+0xd4>
 80014ce:	a201      	add	r2, pc, #4	; (adr r2, 80014d4 <DecToASCIIFun+0x18>)
 80014d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014d4:	08001531 	.word	0x08001531
 80014d8:	08001537 	.word	0x08001537
 80014dc:	0800153d 	.word	0x0800153d
 80014e0:	08001543 	.word	0x08001543
 80014e4:	08001549 	.word	0x08001549
 80014e8:	0800154f 	.word	0x0800154f
 80014ec:	08001555 	.word	0x08001555
 80014f0:	0800155b 	.word	0x0800155b
 80014f4:	08001561 	.word	0x08001561
 80014f8:	08001567 	.word	0x08001567
 80014fc:	08001591 	.word	0x08001591
 8001500:	08001591 	.word	0x08001591
 8001504:	08001591 	.word	0x08001591
 8001508:	08001591 	.word	0x08001591
 800150c:	08001591 	.word	0x08001591
 8001510:	08001591 	.word	0x08001591
 8001514:	08001591 	.word	0x08001591
 8001518:	0800156d 	.word	0x0800156d
 800151c:	08001573 	.word	0x08001573
 8001520:	08001579 	.word	0x08001579
 8001524:	0800157f 	.word	0x0800157f
 8001528:	08001585 	.word	0x08001585
 800152c:	0800158b 	.word	0x0800158b
	{
	case 48:
			ASCIIHex = 0x00;
 8001530:	2300      	movs	r3, #0
 8001532:	73fb      	strb	r3, [r7, #15]
			break;
 8001534:	e02c      	b.n	8001590 <DecToASCIIFun+0xd4>
	case 49:
			ASCIIHex = 0x01;
 8001536:	2301      	movs	r3, #1
 8001538:	73fb      	strb	r3, [r7, #15]
			break;
 800153a:	e029      	b.n	8001590 <DecToASCIIFun+0xd4>
	case 50:
			ASCIIHex = 0x02;
 800153c:	2302      	movs	r3, #2
 800153e:	73fb      	strb	r3, [r7, #15]
			break;
 8001540:	e026      	b.n	8001590 <DecToASCIIFun+0xd4>
	case 51:
			ASCIIHex = 0x03;
 8001542:	2303      	movs	r3, #3
 8001544:	73fb      	strb	r3, [r7, #15]
			break;
 8001546:	e023      	b.n	8001590 <DecToASCIIFun+0xd4>
	case 52:
			ASCIIHex = 0x04;
 8001548:	2304      	movs	r3, #4
 800154a:	73fb      	strb	r3, [r7, #15]
			break;
 800154c:	e020      	b.n	8001590 <DecToASCIIFun+0xd4>
	case 53:
			ASCIIHex = 0x05;
 800154e:	2305      	movs	r3, #5
 8001550:	73fb      	strb	r3, [r7, #15]
			break;
 8001552:	e01d      	b.n	8001590 <DecToASCIIFun+0xd4>
	case 54:
			ASCIIHex = 0x06;
 8001554:	2306      	movs	r3, #6
 8001556:	73fb      	strb	r3, [r7, #15]
			break;
 8001558:	e01a      	b.n	8001590 <DecToASCIIFun+0xd4>
	case 55:
			ASCIIHex = 0x07;
 800155a:	2307      	movs	r3, #7
 800155c:	73fb      	strb	r3, [r7, #15]
			break;
 800155e:	e017      	b.n	8001590 <DecToASCIIFun+0xd4>
	case 56:
			ASCIIHex = 0x08;
 8001560:	2308      	movs	r3, #8
 8001562:	73fb      	strb	r3, [r7, #15]
			break;
 8001564:	e014      	b.n	8001590 <DecToASCIIFun+0xd4>
	case 57:
			ASCIIHex = 0x09;
 8001566:	2309      	movs	r3, #9
 8001568:	73fb      	strb	r3, [r7, #15]
			break;
 800156a:	e011      	b.n	8001590 <DecToASCIIFun+0xd4>
	case 65:
			ASCIIHex = 0x0A;
 800156c:	230a      	movs	r3, #10
 800156e:	73fb      	strb	r3, [r7, #15]
			break;
 8001570:	e00e      	b.n	8001590 <DecToASCIIFun+0xd4>
	case 66:
			ASCIIHex = 0x0B;
 8001572:	230b      	movs	r3, #11
 8001574:	73fb      	strb	r3, [r7, #15]
			break;
 8001576:	e00b      	b.n	8001590 <DecToASCIIFun+0xd4>
	case 67:
			ASCIIHex = 0x0C;
 8001578:	230c      	movs	r3, #12
 800157a:	73fb      	strb	r3, [r7, #15]
			break;
 800157c:	e008      	b.n	8001590 <DecToASCIIFun+0xd4>
	case 68:
			ASCIIHex = 0x0D;
 800157e:	230d      	movs	r3, #13
 8001580:	73fb      	strb	r3, [r7, #15]
			break;
 8001582:	e005      	b.n	8001590 <DecToASCIIFun+0xd4>
	case 69:
			ASCIIHex = 0x0E;
 8001584:	230e      	movs	r3, #14
 8001586:	73fb      	strb	r3, [r7, #15]
			break;
 8001588:	e002      	b.n	8001590 <DecToASCIIFun+0xd4>
	case 70:
			ASCIIHex = 0x0F;
 800158a:	230f      	movs	r3, #15
 800158c:	73fb      	strb	r3, [r7, #15]
			break;
 800158e:	bf00      	nop
	}
	return (ASCIIHex);
 8001590:	7bfb      	ldrb	r3, [r7, #15]
}
 8001592:	4618      	mov	r0, r3
 8001594:	3714      	adds	r7, #20
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop

080015a0 <HAL_TIM_PeriodElapsedCallback>:
 uint16_t seq1_count_inc,seq2_count_inc;
 uint16_t seq1_remaining_time_total_min,seq2_remaining_time_total_min;
 uint8_t seq1_remaining_time_Hr,seq1_remaining_time_min,seq2_remaining_time_Hr,seq2_remaining_time_min;

 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 {
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 	if(htim == &htim7)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	4a1a      	ldr	r2, [pc, #104]	; (8001614 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d102      	bne.n	80015b6 <HAL_TIM_PeriodElapsedCallback+0x16>
 	{
 		Flag1MS=1;
 80015b0:	4b19      	ldr	r3, [pc, #100]	; (8001618 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80015b2:	2201      	movs	r2, #1
 80015b4:	701a      	strb	r2, [r3, #0]
 	}
 	if(htim == &htim6)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4a18      	ldr	r2, [pc, #96]	; (800161c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d125      	bne.n	800160a <HAL_TIM_PeriodElapsedCallback+0x6a>
	{
 		Flag100milliSeconds=1;
 80015be:	4b18      	ldr	r3, [pc, #96]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80015c0:	2201      	movs	r2, #1
 80015c2:	701a      	strb	r2, [r3, #0]
 		if(++LocCount1S >= 10)
 80015c4:	4b17      	ldr	r3, [pc, #92]	; (8001624 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	3301      	adds	r3, #1
 80015ca:	b2da      	uxtb	r2, r3
 80015cc:	4b15      	ldr	r3, [pc, #84]	; (8001624 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80015ce:	701a      	strb	r2, [r3, #0]
 80015d0:	4b14      	ldr	r3, [pc, #80]	; (8001624 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b09      	cmp	r3, #9
 80015d6:	d918      	bls.n	800160a <HAL_TIM_PeriodElapsedCallback+0x6a>
		{
			LocCount1S=0;
 80015d8:	4b12      	ldr	r3, [pc, #72]	; (8001624 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80015da:	2200      	movs	r2, #0
 80015dc:	701a      	strb	r2, [r3, #0]
			if(++SimCount >= 20)
 80015de:	4b12      	ldr	r3, [pc, #72]	; (8001628 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	3301      	adds	r3, #1
 80015e4:	b2da      	uxtb	r2, r3
 80015e6:	4b10      	ldr	r3, [pc, #64]	; (8001628 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80015e8:	701a      	strb	r2, [r3, #0]
 80015ea:	4b0f      	ldr	r3, [pc, #60]	; (8001628 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	2b13      	cmp	r3, #19
 80015f0:	d906      	bls.n	8001600 <HAL_TIM_PeriodElapsedCallback+0x60>
			{
				SimCount=0;
 80015f2:	4b0d      	ldr	r3, [pc, #52]	; (8001628 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, RELAY4_Pin);
 80015f8:	2120      	movs	r1, #32
 80015fa:	480c      	ldr	r0, [pc, #48]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80015fc:	f009 fcc6 	bl	800af8c <HAL_GPIO_TogglePin>
			}
			Flag1Second =1;
 8001600:	4b0b      	ldr	r3, [pc, #44]	; (8001630 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001602:	2201      	movs	r2, #1
 8001604:	701a      	strb	r2, [r3, #0]
			DHCP_time_handler( );
 8001606:	f001 f80d 	bl	8002624 <DHCP_time_handler>
		}


	}
 
 }
 800160a:	bf00      	nop
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	2000058c 	.word	0x2000058c
 8001618:	2000015a 	.word	0x2000015a
 800161c:	20000540 	.word	0x20000540
 8001620:	2000015c 	.word	0x2000015c
 8001624:	2000015e 	.word	0x2000015e
 8001628:	2000015d 	.word	0x2000015d
 800162c:	48000800 	.word	0x48000800
 8001630:	2000015b 	.word	0x2000015b

08001634 <HAL_UART_RxCpltCallback>:

extern uint8_t Rxseqdecoder;
extern void ESPRxDecoder(unsigned char Rxwifi_data,unsigned char Rxseqdecoder);

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
	if(huart == &hlpuart1)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	4a63      	ldr	r2, [pc, #396]	; (80017cc <HAL_UART_RxCpltCallback+0x198>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d10c      	bne.n	800165e <HAL_UART_RxCpltCallback+0x2a>
	{
		ESPRxDecoder(rxTempBuff[0],Rxseqdecoder);
 8001644:	4b62      	ldr	r3, [pc, #392]	; (80017d0 <HAL_UART_RxCpltCallback+0x19c>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	4a62      	ldr	r2, [pc, #392]	; (80017d4 <HAL_UART_RxCpltCallback+0x1a0>)
 800164a:	7812      	ldrb	r2, [r2, #0]
 800164c:	4611      	mov	r1, r2
 800164e:	4618      	mov	r0, r3
 8001650:	f7fe ffa0 	bl	8000594 <ESPRxDecoder>

		HAL_UART_Receive_IT(&hlpuart1,rxTempBuff,1);
 8001654:	2201      	movs	r2, #1
 8001656:	495e      	ldr	r1, [pc, #376]	; (80017d0 <HAL_UART_RxCpltCallback+0x19c>)
 8001658:	485c      	ldr	r0, [pc, #368]	; (80017cc <HAL_UART_RxCpltCallback+0x198>)
 800165a:	f00c fc05 	bl	800de68 <HAL_UART_Receive_IT>
	}

	if(huart == &huart1)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4a5d      	ldr	r2, [pc, #372]	; (80017d8 <HAL_UART_RxCpltCallback+0x1a4>)
 8001662:	4293      	cmp	r3, r2
 8001664:	f040 80ae 	bne.w	80017c4 <HAL_UART_RxCpltCallback+0x190>
	{
		if((u8rxbuf[0] == CARBON)&&(u8rxbuf[1] == 0x04)&&(u8rxbuf[2] == 0x04)){
 8001668:	4b5c      	ldr	r3, [pc, #368]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d118      	bne.n	80016a2 <HAL_UART_RxCpltCallback+0x6e>
 8001670:	4b5a      	ldr	r3, [pc, #360]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 8001672:	785b      	ldrb	r3, [r3, #1]
 8001674:	2b04      	cmp	r3, #4
 8001676:	d114      	bne.n	80016a2 <HAL_UART_RxCpltCallback+0x6e>
 8001678:	4b58      	ldr	r3, [pc, #352]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 800167a:	789b      	ldrb	r3, [r3, #2]
 800167c:	2b04      	cmp	r3, #4
 800167e:	d110      	bne.n	80016a2 <HAL_UART_RxCpltCallback+0x6e>
			carbonActWght = (u8rxbuf[3]<<24 | u8rxbuf[4]<<16 | u8rxbuf[5]<<8 | u8rxbuf[6]);
 8001680:	4b56      	ldr	r3, [pc, #344]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 8001682:	78db      	ldrb	r3, [r3, #3]
 8001684:	061a      	lsls	r2, r3, #24
 8001686:	4b55      	ldr	r3, [pc, #340]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 8001688:	791b      	ldrb	r3, [r3, #4]
 800168a:	041b      	lsls	r3, r3, #16
 800168c:	431a      	orrs	r2, r3
 800168e:	4b53      	ldr	r3, [pc, #332]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 8001690:	795b      	ldrb	r3, [r3, #5]
 8001692:	021b      	lsls	r3, r3, #8
 8001694:	4313      	orrs	r3, r2
 8001696:	4a51      	ldr	r2, [pc, #324]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 8001698:	7992      	ldrb	r2, [r2, #6]
 800169a:	4313      	orrs	r3, r2
 800169c:	461a      	mov	r2, r3
 800169e:	4b50      	ldr	r3, [pc, #320]	; (80017e0 <HAL_UART_RxCpltCallback+0x1ac>)
 80016a0:	601a      	str	r2, [r3, #0]
		}
		if((u8rxbuf[0] == SILICA)&&(u8rxbuf[1] == 0x04)&&(u8rxbuf[2] == 0x04)){
 80016a2:	4b4e      	ldr	r3, [pc, #312]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	2b02      	cmp	r3, #2
 80016a8:	d118      	bne.n	80016dc <HAL_UART_RxCpltCallback+0xa8>
 80016aa:	4b4c      	ldr	r3, [pc, #304]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 80016ac:	785b      	ldrb	r3, [r3, #1]
 80016ae:	2b04      	cmp	r3, #4
 80016b0:	d114      	bne.n	80016dc <HAL_UART_RxCpltCallback+0xa8>
 80016b2:	4b4a      	ldr	r3, [pc, #296]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 80016b4:	789b      	ldrb	r3, [r3, #2]
 80016b6:	2b04      	cmp	r3, #4
 80016b8:	d110      	bne.n	80016dc <HAL_UART_RxCpltCallback+0xa8>
			SilicaActWght = (u8rxbuf[3]<<24 | u8rxbuf[4]<<16 | u8rxbuf[5]<<8 | u8rxbuf[6]);
 80016ba:	4b48      	ldr	r3, [pc, #288]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 80016bc:	78db      	ldrb	r3, [r3, #3]
 80016be:	061a      	lsls	r2, r3, #24
 80016c0:	4b46      	ldr	r3, [pc, #280]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 80016c2:	791b      	ldrb	r3, [r3, #4]
 80016c4:	041b      	lsls	r3, r3, #16
 80016c6:	431a      	orrs	r2, r3
 80016c8:	4b44      	ldr	r3, [pc, #272]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 80016ca:	795b      	ldrb	r3, [r3, #5]
 80016cc:	021b      	lsls	r3, r3, #8
 80016ce:	4313      	orrs	r3, r2
 80016d0:	4a42      	ldr	r2, [pc, #264]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 80016d2:	7992      	ldrb	r2, [r2, #6]
 80016d4:	4313      	orrs	r3, r2
 80016d6:	461a      	mov	r2, r3
 80016d8:	4b42      	ldr	r3, [pc, #264]	; (80017e4 <HAL_UART_RxCpltCallback+0x1b0>)
 80016da:	601a      	str	r2, [r3, #0]
		}
		if((u8rxbuf[0] == MANGANEASE)&&(u8rxbuf[1] == 0x04)&&(u8rxbuf[2] == 0x04)){
 80016dc:	4b3f      	ldr	r3, [pc, #252]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	2b03      	cmp	r3, #3
 80016e2:	d118      	bne.n	8001716 <HAL_UART_RxCpltCallback+0xe2>
 80016e4:	4b3d      	ldr	r3, [pc, #244]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 80016e6:	785b      	ldrb	r3, [r3, #1]
 80016e8:	2b04      	cmp	r3, #4
 80016ea:	d114      	bne.n	8001716 <HAL_UART_RxCpltCallback+0xe2>
 80016ec:	4b3b      	ldr	r3, [pc, #236]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 80016ee:	789b      	ldrb	r3, [r3, #2]
 80016f0:	2b04      	cmp	r3, #4
 80016f2:	d110      	bne.n	8001716 <HAL_UART_RxCpltCallback+0xe2>
			ManganeaseActWght = (u8rxbuf[3]<<24 | u8rxbuf[4]<<16 | u8rxbuf[5]<<8 | u8rxbuf[6]);
 80016f4:	4b39      	ldr	r3, [pc, #228]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 80016f6:	78db      	ldrb	r3, [r3, #3]
 80016f8:	061a      	lsls	r2, r3, #24
 80016fa:	4b38      	ldr	r3, [pc, #224]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 80016fc:	791b      	ldrb	r3, [r3, #4]
 80016fe:	041b      	lsls	r3, r3, #16
 8001700:	431a      	orrs	r2, r3
 8001702:	4b36      	ldr	r3, [pc, #216]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 8001704:	795b      	ldrb	r3, [r3, #5]
 8001706:	021b      	lsls	r3, r3, #8
 8001708:	4313      	orrs	r3, r2
 800170a:	4a34      	ldr	r2, [pc, #208]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 800170c:	7992      	ldrb	r2, [r2, #6]
 800170e:	4313      	orrs	r3, r2
 8001710:	461a      	mov	r2, r3
 8001712:	4b35      	ldr	r3, [pc, #212]	; (80017e8 <HAL_UART_RxCpltCallback+0x1b4>)
 8001714:	601a      	str	r2, [r3, #0]
		}
		if((u8rxbuf[0] == COPPER)&&(u8rxbuf[1] == 0x04)&&(u8rxbuf[2] == 0x04)){
 8001716:	4b31      	ldr	r3, [pc, #196]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	2b04      	cmp	r3, #4
 800171c:	d118      	bne.n	8001750 <HAL_UART_RxCpltCallback+0x11c>
 800171e:	4b2f      	ldr	r3, [pc, #188]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 8001720:	785b      	ldrb	r3, [r3, #1]
 8001722:	2b04      	cmp	r3, #4
 8001724:	d114      	bne.n	8001750 <HAL_UART_RxCpltCallback+0x11c>
 8001726:	4b2d      	ldr	r3, [pc, #180]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 8001728:	789b      	ldrb	r3, [r3, #2]
 800172a:	2b04      	cmp	r3, #4
 800172c:	d110      	bne.n	8001750 <HAL_UART_RxCpltCallback+0x11c>
			copperActWght = (u8rxbuf[3]<<24 | u8rxbuf[4]<<16 | u8rxbuf[5]<<8 | u8rxbuf[6]);
 800172e:	4b2b      	ldr	r3, [pc, #172]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 8001730:	78db      	ldrb	r3, [r3, #3]
 8001732:	061a      	lsls	r2, r3, #24
 8001734:	4b29      	ldr	r3, [pc, #164]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 8001736:	791b      	ldrb	r3, [r3, #4]
 8001738:	041b      	lsls	r3, r3, #16
 800173a:	431a      	orrs	r2, r3
 800173c:	4b27      	ldr	r3, [pc, #156]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 800173e:	795b      	ldrb	r3, [r3, #5]
 8001740:	021b      	lsls	r3, r3, #8
 8001742:	4313      	orrs	r3, r2
 8001744:	4a25      	ldr	r2, [pc, #148]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 8001746:	7992      	ldrb	r2, [r2, #6]
 8001748:	4313      	orrs	r3, r2
 800174a:	461a      	mov	r2, r3
 800174c:	4b27      	ldr	r3, [pc, #156]	; (80017ec <HAL_UART_RxCpltCallback+0x1b8>)
 800174e:	601a      	str	r2, [r3, #0]
		}
		if((u8rxbuf[0] == TIN)&&(u8rxbuf[1] == 0x04)&&(u8rxbuf[2] == 0x04)){
 8001750:	4b22      	ldr	r3, [pc, #136]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	2b05      	cmp	r3, #5
 8001756:	d118      	bne.n	800178a <HAL_UART_RxCpltCallback+0x156>
 8001758:	4b20      	ldr	r3, [pc, #128]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 800175a:	785b      	ldrb	r3, [r3, #1]
 800175c:	2b04      	cmp	r3, #4
 800175e:	d114      	bne.n	800178a <HAL_UART_RxCpltCallback+0x156>
 8001760:	4b1e      	ldr	r3, [pc, #120]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 8001762:	789b      	ldrb	r3, [r3, #2]
 8001764:	2b04      	cmp	r3, #4
 8001766:	d110      	bne.n	800178a <HAL_UART_RxCpltCallback+0x156>
			tinActWght = (u8rxbuf[3]<<24 | u8rxbuf[4]<<16 | u8rxbuf[5]<<8 | u8rxbuf[6]);
 8001768:	4b1c      	ldr	r3, [pc, #112]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 800176a:	78db      	ldrb	r3, [r3, #3]
 800176c:	061a      	lsls	r2, r3, #24
 800176e:	4b1b      	ldr	r3, [pc, #108]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 8001770:	791b      	ldrb	r3, [r3, #4]
 8001772:	041b      	lsls	r3, r3, #16
 8001774:	431a      	orrs	r2, r3
 8001776:	4b19      	ldr	r3, [pc, #100]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 8001778:	795b      	ldrb	r3, [r3, #5]
 800177a:	021b      	lsls	r3, r3, #8
 800177c:	4313      	orrs	r3, r2
 800177e:	4a17      	ldr	r2, [pc, #92]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 8001780:	7992      	ldrb	r2, [r2, #6]
 8001782:	4313      	orrs	r3, r2
 8001784:	461a      	mov	r2, r3
 8001786:	4b1a      	ldr	r3, [pc, #104]	; (80017f0 <HAL_UART_RxCpltCallback+0x1bc>)
 8001788:	601a      	str	r2, [r3, #0]
		}
		if((u8rxbuf[0] == ZINC)&&(u8rxbuf[1] == 0x04)&&(u8rxbuf[2] == 0x04)){
 800178a:	4b14      	ldr	r3, [pc, #80]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	2b06      	cmp	r3, #6
 8001790:	d118      	bne.n	80017c4 <HAL_UART_RxCpltCallback+0x190>
 8001792:	4b12      	ldr	r3, [pc, #72]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 8001794:	785b      	ldrb	r3, [r3, #1]
 8001796:	2b04      	cmp	r3, #4
 8001798:	d114      	bne.n	80017c4 <HAL_UART_RxCpltCallback+0x190>
 800179a:	4b10      	ldr	r3, [pc, #64]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 800179c:	789b      	ldrb	r3, [r3, #2]
 800179e:	2b04      	cmp	r3, #4
 80017a0:	d110      	bne.n	80017c4 <HAL_UART_RxCpltCallback+0x190>
			zincActWeight = (u8rxbuf[3]<<24 | u8rxbuf[4]<<16 | u8rxbuf[5]<<8 | u8rxbuf[6]);
 80017a2:	4b0e      	ldr	r3, [pc, #56]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 80017a4:	78db      	ldrb	r3, [r3, #3]
 80017a6:	061a      	lsls	r2, r3, #24
 80017a8:	4b0c      	ldr	r3, [pc, #48]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 80017aa:	791b      	ldrb	r3, [r3, #4]
 80017ac:	041b      	lsls	r3, r3, #16
 80017ae:	431a      	orrs	r2, r3
 80017b0:	4b0a      	ldr	r3, [pc, #40]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 80017b2:	795b      	ldrb	r3, [r3, #5]
 80017b4:	021b      	lsls	r3, r3, #8
 80017b6:	4313      	orrs	r3, r2
 80017b8:	4a08      	ldr	r2, [pc, #32]	; (80017dc <HAL_UART_RxCpltCallback+0x1a8>)
 80017ba:	7992      	ldrb	r2, [r2, #6]
 80017bc:	4313      	orrs	r3, r2
 80017be:	461a      	mov	r2, r3
 80017c0:	4b0c      	ldr	r3, [pc, #48]	; (80017f4 <HAL_UART_RxCpltCallback+0x1c0>)
 80017c2:	601a      	str	r2, [r3, #0]
		}
	}
}
 80017c4:	bf00      	nop
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	200002a0 	.word	0x200002a0
 80017d0:	20000160 	.word	0x20000160
 80017d4:	2000228e 	.word	0x2000228e
 80017d8:	20000324 	.word	0x20000324
 80017dc:	20002178 	.word	0x20002178
 80017e0:	20000234 	.word	0x20000234
 80017e4:	20000238 	.word	0x20000238
 80017e8:	2000023c 	.word	0x2000023c
 80017ec:	20000240 	.word	0x20000240
 80017f0:	20000244 	.word	0x20000244
 80017f4:	20000248 	.word	0x20000248

080017f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017fc:	f008 fff4 	bl	800a7e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001800:	f000 f83c 	bl	800187c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001804:	f000 faaa 	bl	8001d5c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001808:	f000 f926 	bl	8001a58 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800180c:	f000 f888 	bl	8001920 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001810:	f000 f8f2 	bl	80019f8 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8001814:	f000 fa34 	bl	8001c80 <MX_TIM6_Init>
  MX_SPI2_Init();
 8001818:	f000 f996 	bl	8001b48 <MX_SPI2_Init>
  MX_TIM1_Init();
 800181c:	f000 f9dc 	bl	8001bd8 <MX_TIM1_Init>
  MX_LPUART1_UART_Init();
 8001820:	f000 f8be 	bl	80019a0 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 8001824:	f000 f948 	bl	8001ab8 <MX_SPI1_Init>
  MX_TIM7_Init();
 8001828:	f000 fa60 	bl	8001cec <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 800182c:	4810      	ldr	r0, [pc, #64]	; (8001870 <main+0x78>)
 800182e:	f00b fe79 	bl	800d524 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 8001832:	4810      	ldr	r0, [pc, #64]	; (8001874 <main+0x7c>)
 8001834:	f00b fe76 	bl	800d524 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim1);
 8001838:	480f      	ldr	r0, [pc, #60]	; (8001878 <main+0x80>)
 800183a:	f00b fe27 	bl	800d48c <HAL_TIM_Base_Start>
//  for(i=0;i<=250;i++)
//  {
//	  data[i]=i;
//  }

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800183e:	2200      	movs	r2, #0
 8001840:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001844:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001848:	f009 fb88 	bl	800af5c <HAL_GPIO_WritePin>
  HAL_Delay(2);
 800184c:	2002      	movs	r0, #2
 800184e:	f009 f83f 	bl	800a8d0 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001852:	2201      	movs	r2, #1
 8001854:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001858:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800185c:	f009 fb7e 	bl	800af5c <HAL_GPIO_WritePin>

  wiz5500Init();
 8001860:	f002 fda6 	bl	80043b0 <wiz5500Init>

  W25qxx_Init();
 8001864:	f000 fff4 	bl	8002850 <W25qxx_Init>
  //rtc_set_time(13,14,30);
  //rtc_set_date(2,20,2,23);
  while (1)
  {
	  cppMain();
 8001868:	f008 ff56 	bl	800a718 <cppMain>
 800186c:	e7fc      	b.n	8001868 <main+0x70>
 800186e:	bf00      	nop
 8001870:	20000540 	.word	0x20000540
 8001874:	2000058c 	.word	0x2000058c
 8001878:	200004f4 	.word	0x200004f4

0800187c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b096      	sub	sp, #88	; 0x58
 8001880:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001882:	f107 0314 	add.w	r3, r7, #20
 8001886:	2244      	movs	r2, #68	; 0x44
 8001888:	2100      	movs	r1, #0
 800188a:	4618      	mov	r0, r3
 800188c:	f00d fe24 	bl	800f4d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001890:	463b      	mov	r3, r7
 8001892:	2200      	movs	r2, #0
 8001894:	601a      	str	r2, [r3, #0]
 8001896:	605a      	str	r2, [r3, #4]
 8001898:	609a      	str	r2, [r3, #8]
 800189a:	60da      	str	r2, [r3, #12]
 800189c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800189e:	f44f 7000 	mov.w	r0, #512	; 0x200
 80018a2:	f009 fcc1 	bl	800b228 <HAL_PWREx_ControlVoltageScaling>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80018ac:	f000 fb48 	bl	8001f40 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80018b0:	2310      	movs	r3, #16
 80018b2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80018b4:	2301      	movs	r3, #1
 80018b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80018b8:	2300      	movs	r3, #0
 80018ba:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80018bc:	2360      	movs	r3, #96	; 0x60
 80018be:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018c0:	2302      	movs	r3, #2
 80018c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80018c4:	2301      	movs	r3, #1
 80018c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80018c8:	2301      	movs	r3, #1
 80018ca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 86;
 80018cc:	2356      	movs	r3, #86	; 0x56
 80018ce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80018d0:	2307      	movs	r3, #7
 80018d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80018d4:	2302      	movs	r3, #2
 80018d6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV8;
 80018d8:	2308      	movs	r3, #8
 80018da:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018dc:	f107 0314 	add.w	r3, r7, #20
 80018e0:	4618      	mov	r0, r3
 80018e2:	f009 fcf7 	bl	800b2d4 <HAL_RCC_OscConfig>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80018ec:	f000 fb28 	bl	8001f40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018f0:	230f      	movs	r3, #15
 80018f2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018f4:	2303      	movs	r3, #3
 80018f6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018f8:	2300      	movs	r3, #0
 80018fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018fc:	2300      	movs	r3, #0
 80018fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001900:	2300      	movs	r3, #0
 8001902:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001904:	463b      	mov	r3, r7
 8001906:	2102      	movs	r1, #2
 8001908:	4618      	mov	r0, r3
 800190a:	f00a f8f7 	bl	800bafc <HAL_RCC_ClockConfig>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001914:	f000 fb14 	bl	8001f40 <Error_Handler>
  }
}
 8001918:	bf00      	nop
 800191a:	3758      	adds	r7, #88	; 0x58
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001924:	4b1b      	ldr	r3, [pc, #108]	; (8001994 <MX_I2C1_Init+0x74>)
 8001926:	4a1c      	ldr	r2, [pc, #112]	; (8001998 <MX_I2C1_Init+0x78>)
 8001928:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00A0A7FD;
 800192a:	4b1a      	ldr	r3, [pc, #104]	; (8001994 <MX_I2C1_Init+0x74>)
 800192c:	4a1b      	ldr	r2, [pc, #108]	; (800199c <MX_I2C1_Init+0x7c>)
 800192e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001930:	4b18      	ldr	r3, [pc, #96]	; (8001994 <MX_I2C1_Init+0x74>)
 8001932:	2200      	movs	r2, #0
 8001934:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001936:	4b17      	ldr	r3, [pc, #92]	; (8001994 <MX_I2C1_Init+0x74>)
 8001938:	2201      	movs	r2, #1
 800193a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800193c:	4b15      	ldr	r3, [pc, #84]	; (8001994 <MX_I2C1_Init+0x74>)
 800193e:	2200      	movs	r2, #0
 8001940:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001942:	4b14      	ldr	r3, [pc, #80]	; (8001994 <MX_I2C1_Init+0x74>)
 8001944:	2200      	movs	r2, #0
 8001946:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001948:	4b12      	ldr	r3, [pc, #72]	; (8001994 <MX_I2C1_Init+0x74>)
 800194a:	2200      	movs	r2, #0
 800194c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800194e:	4b11      	ldr	r3, [pc, #68]	; (8001994 <MX_I2C1_Init+0x74>)
 8001950:	2200      	movs	r2, #0
 8001952:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001954:	4b0f      	ldr	r3, [pc, #60]	; (8001994 <MX_I2C1_Init+0x74>)
 8001956:	2200      	movs	r2, #0
 8001958:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800195a:	480e      	ldr	r0, [pc, #56]	; (8001994 <MX_I2C1_Init+0x74>)
 800195c:	f009 fb30 	bl	800afc0 <HAL_I2C_Init>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001966:	f000 faeb 	bl	8001f40 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800196a:	2100      	movs	r1, #0
 800196c:	4809      	ldr	r0, [pc, #36]	; (8001994 <MX_I2C1_Init+0x74>)
 800196e:	f009 fbb6 	bl	800b0de <HAL_I2CEx_ConfigAnalogFilter>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001978:	f000 fae2 	bl	8001f40 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800197c:	2100      	movs	r1, #0
 800197e:	4805      	ldr	r0, [pc, #20]	; (8001994 <MX_I2C1_Init+0x74>)
 8001980:	f009 fbf8 	bl	800b174 <HAL_I2CEx_ConfigDigitalFilter>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800198a:	f000 fad9 	bl	8001f40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800198e:	bf00      	nop
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	2000024c 	.word	0x2000024c
 8001998:	40005400 	.word	0x40005400
 800199c:	00a0a7fd 	.word	0x00a0a7fd

080019a0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80019a4:	4b12      	ldr	r3, [pc, #72]	; (80019f0 <MX_LPUART1_UART_Init+0x50>)
 80019a6:	4a13      	ldr	r2, [pc, #76]	; (80019f4 <MX_LPUART1_UART_Init+0x54>)
 80019a8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80019aa:	4b11      	ldr	r3, [pc, #68]	; (80019f0 <MX_LPUART1_UART_Init+0x50>)
 80019ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019b0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019b2:	4b0f      	ldr	r3, [pc, #60]	; (80019f0 <MX_LPUART1_UART_Init+0x50>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80019b8:	4b0d      	ldr	r3, [pc, #52]	; (80019f0 <MX_LPUART1_UART_Init+0x50>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80019be:	4b0c      	ldr	r3, [pc, #48]	; (80019f0 <MX_LPUART1_UART_Init+0x50>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80019c4:	4b0a      	ldr	r3, [pc, #40]	; (80019f0 <MX_LPUART1_UART_Init+0x50>)
 80019c6:	220c      	movs	r2, #12
 80019c8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ca:	4b09      	ldr	r3, [pc, #36]	; (80019f0 <MX_LPUART1_UART_Init+0x50>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019d0:	4b07      	ldr	r3, [pc, #28]	; (80019f0 <MX_LPUART1_UART_Init+0x50>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019d6:	4b06      	ldr	r3, [pc, #24]	; (80019f0 <MX_LPUART1_UART_Init+0x50>)
 80019d8:	2200      	movs	r2, #0
 80019da:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80019dc:	4804      	ldr	r0, [pc, #16]	; (80019f0 <MX_LPUART1_UART_Init+0x50>)
 80019de:	f00c f987 	bl	800dcf0 <HAL_UART_Init>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 80019e8:	f000 faaa 	bl	8001f40 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80019ec:	bf00      	nop
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	200002a0 	.word	0x200002a0
 80019f4:	40008000 	.word	0x40008000

080019f8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019fc:	4b14      	ldr	r3, [pc, #80]	; (8001a50 <MX_USART1_UART_Init+0x58>)
 80019fe:	4a15      	ldr	r2, [pc, #84]	; (8001a54 <MX_USART1_UART_Init+0x5c>)
 8001a00:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001a02:	4b13      	ldr	r3, [pc, #76]	; (8001a50 <MX_USART1_UART_Init+0x58>)
 8001a04:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001a08:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a0a:	4b11      	ldr	r3, [pc, #68]	; (8001a50 <MX_USART1_UART_Init+0x58>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a10:	4b0f      	ldr	r3, [pc, #60]	; (8001a50 <MX_USART1_UART_Init+0x58>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a16:	4b0e      	ldr	r3, [pc, #56]	; (8001a50 <MX_USART1_UART_Init+0x58>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a1c:	4b0c      	ldr	r3, [pc, #48]	; (8001a50 <MX_USART1_UART_Init+0x58>)
 8001a1e:	220c      	movs	r2, #12
 8001a20:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a22:	4b0b      	ldr	r3, [pc, #44]	; (8001a50 <MX_USART1_UART_Init+0x58>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a28:	4b09      	ldr	r3, [pc, #36]	; (8001a50 <MX_USART1_UART_Init+0x58>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a2e:	4b08      	ldr	r3, [pc, #32]	; (8001a50 <MX_USART1_UART_Init+0x58>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a34:	4b06      	ldr	r3, [pc, #24]	; (8001a50 <MX_USART1_UART_Init+0x58>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a3a:	4805      	ldr	r0, [pc, #20]	; (8001a50 <MX_USART1_UART_Init+0x58>)
 8001a3c:	f00c f958 	bl	800dcf0 <HAL_UART_Init>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001a46:	f000 fa7b 	bl	8001f40 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a4a:	bf00      	nop
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	20000324 	.word	0x20000324
 8001a54:	40013800 	.word	0x40013800

08001a58 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a5c:	4b14      	ldr	r3, [pc, #80]	; (8001ab0 <MX_USART2_UART_Init+0x58>)
 8001a5e:	4a15      	ldr	r2, [pc, #84]	; (8001ab4 <MX_USART2_UART_Init+0x5c>)
 8001a60:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001a62:	4b13      	ldr	r3, [pc, #76]	; (8001ab0 <MX_USART2_UART_Init+0x58>)
 8001a64:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001a68:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a6a:	4b11      	ldr	r3, [pc, #68]	; (8001ab0 <MX_USART2_UART_Init+0x58>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a70:	4b0f      	ldr	r3, [pc, #60]	; (8001ab0 <MX_USART2_UART_Init+0x58>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a76:	4b0e      	ldr	r3, [pc, #56]	; (8001ab0 <MX_USART2_UART_Init+0x58>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a7c:	4b0c      	ldr	r3, [pc, #48]	; (8001ab0 <MX_USART2_UART_Init+0x58>)
 8001a7e:	220c      	movs	r2, #12
 8001a80:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a82:	4b0b      	ldr	r3, [pc, #44]	; (8001ab0 <MX_USART2_UART_Init+0x58>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a88:	4b09      	ldr	r3, [pc, #36]	; (8001ab0 <MX_USART2_UART_Init+0x58>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a8e:	4b08      	ldr	r3, [pc, #32]	; (8001ab0 <MX_USART2_UART_Init+0x58>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a94:	4b06      	ldr	r3, [pc, #24]	; (8001ab0 <MX_USART2_UART_Init+0x58>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a9a:	4805      	ldr	r0, [pc, #20]	; (8001ab0 <MX_USART2_UART_Init+0x58>)
 8001a9c:	f00c f928 	bl	800dcf0 <HAL_UART_Init>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001aa6:	f000 fa4b 	bl	8001f40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001aaa:	bf00      	nop
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	200003a8 	.word	0x200003a8
 8001ab4:	40004400 	.word	0x40004400

08001ab8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001abc:	4b1f      	ldr	r3, [pc, #124]	; (8001b3c <MX_SPI1_Init+0x84>)
 8001abe:	4a20      	ldr	r2, [pc, #128]	; (8001b40 <MX_SPI1_Init+0x88>)
 8001ac0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ac2:	4b1e      	ldr	r3, [pc, #120]	; (8001b3c <MX_SPI1_Init+0x84>)
 8001ac4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ac8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001aca:	4b1c      	ldr	r3, [pc, #112]	; (8001b3c <MX_SPI1_Init+0x84>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ad0:	4b1a      	ldr	r3, [pc, #104]	; (8001b3c <MX_SPI1_Init+0x84>)
 8001ad2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001ad6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ad8:	4b18      	ldr	r3, [pc, #96]	; (8001b3c <MX_SPI1_Init+0x84>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ade:	4b17      	ldr	r3, [pc, #92]	; (8001b3c <MX_SPI1_Init+0x84>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ae4:	4b15      	ldr	r3, [pc, #84]	; (8001b3c <MX_SPI1_Init+0x84>)
 8001ae6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001aea:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001aec:	4b13      	ldr	r3, [pc, #76]	; (8001b3c <MX_SPI1_Init+0x84>)
 8001aee:	2210      	movs	r2, #16
 8001af0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001af2:	4b12      	ldr	r3, [pc, #72]	; (8001b3c <MX_SPI1_Init+0x84>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001af8:	4b10      	ldr	r3, [pc, #64]	; (8001b3c <MX_SPI1_Init+0x84>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001afe:	4b0f      	ldr	r3, [pc, #60]	; (8001b3c <MX_SPI1_Init+0x84>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001b04:	4b0d      	ldr	r3, [pc, #52]	; (8001b3c <MX_SPI1_Init+0x84>)
 8001b06:	2207      	movs	r2, #7
 8001b08:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001b0a:	4b0c      	ldr	r3, [pc, #48]	; (8001b3c <MX_SPI1_Init+0x84>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001b10:	4b0a      	ldr	r3, [pc, #40]	; (8001b3c <MX_SPI1_Init+0x84>)
 8001b12:	2208      	movs	r2, #8
 8001b14:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b16:	4809      	ldr	r0, [pc, #36]	; (8001b3c <MX_SPI1_Init+0x84>)
 8001b18:	f00a fd50 	bl	800c5bc <HAL_SPI_Init>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001b22:	f000 fa0d 	bl	8001f40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  __HAL_SPI_ENABLE(&hspi2);
 8001b26:	4b07      	ldr	r3, [pc, #28]	; (8001b44 <MX_SPI1_Init+0x8c>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	4b05      	ldr	r3, [pc, #20]	; (8001b44 <MX_SPI1_Init+0x8c>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001b34:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI1_Init 2 */

}
 8001b36:	bf00      	nop
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	2000042c 	.word	0x2000042c
 8001b40:	40013000 	.word	0x40013000
 8001b44:	20000490 	.word	0x20000490

08001b48 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001b4c:	4b1f      	ldr	r3, [pc, #124]	; (8001bcc <MX_SPI2_Init+0x84>)
 8001b4e:	4a20      	ldr	r2, [pc, #128]	; (8001bd0 <MX_SPI2_Init+0x88>)
 8001b50:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001b52:	4b1e      	ldr	r3, [pc, #120]	; (8001bcc <MX_SPI2_Init+0x84>)
 8001b54:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b58:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001b5a:	4b1c      	ldr	r3, [pc, #112]	; (8001bcc <MX_SPI2_Init+0x84>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b60:	4b1a      	ldr	r3, [pc, #104]	; (8001bcc <MX_SPI2_Init+0x84>)
 8001b62:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001b66:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b68:	4b18      	ldr	r3, [pc, #96]	; (8001bcc <MX_SPI2_Init+0x84>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b6e:	4b17      	ldr	r3, [pc, #92]	; (8001bcc <MX_SPI2_Init+0x84>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001b74:	4b15      	ldr	r3, [pc, #84]	; (8001bcc <MX_SPI2_Init+0x84>)
 8001b76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b7a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001b7c:	4b13      	ldr	r3, [pc, #76]	; (8001bcc <MX_SPI2_Init+0x84>)
 8001b7e:	2208      	movs	r2, #8
 8001b80:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b82:	4b12      	ldr	r3, [pc, #72]	; (8001bcc <MX_SPI2_Init+0x84>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b88:	4b10      	ldr	r3, [pc, #64]	; (8001bcc <MX_SPI2_Init+0x84>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b8e:	4b0f      	ldr	r3, [pc, #60]	; (8001bcc <MX_SPI2_Init+0x84>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001b94:	4b0d      	ldr	r3, [pc, #52]	; (8001bcc <MX_SPI2_Init+0x84>)
 8001b96:	2207      	movs	r2, #7
 8001b98:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001b9a:	4b0c      	ldr	r3, [pc, #48]	; (8001bcc <MX_SPI2_Init+0x84>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001ba0:	4b0a      	ldr	r3, [pc, #40]	; (8001bcc <MX_SPI2_Init+0x84>)
 8001ba2:	2208      	movs	r2, #8
 8001ba4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001ba6:	4809      	ldr	r0, [pc, #36]	; (8001bcc <MX_SPI2_Init+0x84>)
 8001ba8:	f00a fd08 	bl	800c5bc <HAL_SPI_Init>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001bb2:	f000 f9c5 	bl	8001f40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  __HAL_SPI_ENABLE(&hspi1);
 8001bb6:	4b07      	ldr	r3, [pc, #28]	; (8001bd4 <MX_SPI2_Init+0x8c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	4b05      	ldr	r3, [pc, #20]	; (8001bd4 <MX_SPI2_Init+0x8c>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001bc4:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI2_Init 2 */

}
 8001bc6:	bf00      	nop
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	20000490 	.word	0x20000490
 8001bd0:	40003800 	.word	0x40003800
 8001bd4:	2000042c 	.word	0x2000042c

08001bd8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b088      	sub	sp, #32
 8001bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bde:	f107 0310 	add.w	r3, r7, #16
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]
 8001be6:	605a      	str	r2, [r3, #4]
 8001be8:	609a      	str	r2, [r3, #8]
 8001bea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bec:	1d3b      	adds	r3, r7, #4
 8001bee:	2200      	movs	r2, #0
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	605a      	str	r2, [r3, #4]
 8001bf4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001bf6:	4b20      	ldr	r3, [pc, #128]	; (8001c78 <MX_TIM1_Init+0xa0>)
 8001bf8:	4a20      	ldr	r2, [pc, #128]	; (8001c7c <MX_TIM1_Init+0xa4>)
 8001bfa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001bfc:	4b1e      	ldr	r3, [pc, #120]	; (8001c78 <MX_TIM1_Init+0xa0>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c02:	4b1d      	ldr	r3, [pc, #116]	; (8001c78 <MX_TIM1_Init+0xa0>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001c08:	4b1b      	ldr	r3, [pc, #108]	; (8001c78 <MX_TIM1_Init+0xa0>)
 8001c0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c0e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c10:	4b19      	ldr	r3, [pc, #100]	; (8001c78 <MX_TIM1_Init+0xa0>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c16:	4b18      	ldr	r3, [pc, #96]	; (8001c78 <MX_TIM1_Init+0xa0>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c1c:	4b16      	ldr	r3, [pc, #88]	; (8001c78 <MX_TIM1_Init+0xa0>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001c22:	4815      	ldr	r0, [pc, #84]	; (8001c78 <MX_TIM1_Init+0xa0>)
 8001c24:	f00b fbda 	bl	800d3dc <HAL_TIM_Base_Init>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001c2e:	f000 f987 	bl	8001f40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c36:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c38:	f107 0310 	add.w	r3, r7, #16
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	480e      	ldr	r0, [pc, #56]	; (8001c78 <MX_TIM1_Init+0xa0>)
 8001c40:	f00b fde3 	bl	800d80a <HAL_TIM_ConfigClockSource>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001c4a:	f000 f979 	bl	8001f40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001c52:	2300      	movs	r3, #0
 8001c54:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c56:	2300      	movs	r3, #0
 8001c58:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c5a:	1d3b      	adds	r3, r7, #4
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4806      	ldr	r0, [pc, #24]	; (8001c78 <MX_TIM1_Init+0xa0>)
 8001c60:	f00b ffc2 	bl	800dbe8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001c6a:	f000 f969 	bl	8001f40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001c6e:	bf00      	nop
 8001c70:	3720      	adds	r7, #32
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	200004f4 	.word	0x200004f4
 8001c7c:	40012c00 	.word	0x40012c00

08001c80 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c86:	1d3b      	adds	r3, r7, #4
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	605a      	str	r2, [r3, #4]
 8001c8e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001c90:	4b14      	ldr	r3, [pc, #80]	; (8001ce4 <MX_TIM6_Init+0x64>)
 8001c92:	4a15      	ldr	r2, [pc, #84]	; (8001ce8 <MX_TIM6_Init+0x68>)
 8001c94:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 43000-1;
 8001c96:	4b13      	ldr	r3, [pc, #76]	; (8001ce4 <MX_TIM6_Init+0x64>)
 8001c98:	f24a 72f7 	movw	r2, #42999	; 0xa7f7
 8001c9c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c9e:	4b11      	ldr	r3, [pc, #68]	; (8001ce4 <MX_TIM6_Init+0x64>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100;
 8001ca4:	4b0f      	ldr	r3, [pc, #60]	; (8001ce4 <MX_TIM6_Init+0x64>)
 8001ca6:	2264      	movs	r2, #100	; 0x64
 8001ca8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001caa:	4b0e      	ldr	r3, [pc, #56]	; (8001ce4 <MX_TIM6_Init+0x64>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001cb0:	480c      	ldr	r0, [pc, #48]	; (8001ce4 <MX_TIM6_Init+0x64>)
 8001cb2:	f00b fb93 	bl	800d3dc <HAL_TIM_Base_Init>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d001      	beq.n	8001cc0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001cbc:	f000 f940 	bl	8001f40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001cc8:	1d3b      	adds	r3, r7, #4
 8001cca:	4619      	mov	r1, r3
 8001ccc:	4805      	ldr	r0, [pc, #20]	; (8001ce4 <MX_TIM6_Init+0x64>)
 8001cce:	f00b ff8b 	bl	800dbe8 <HAL_TIMEx_MasterConfigSynchronization>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001cd8:	f000 f932 	bl	8001f40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001cdc:	bf00      	nop
 8001cde:	3710      	adds	r7, #16
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20000540 	.word	0x20000540
 8001ce8:	40001000 	.word	0x40001000

08001cec <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cf2:	1d3b      	adds	r3, r7, #4
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	605a      	str	r2, [r3, #4]
 8001cfa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001cfc:	4b15      	ldr	r3, [pc, #84]	; (8001d54 <MX_TIM7_Init+0x68>)
 8001cfe:	4a16      	ldr	r2, [pc, #88]	; (8001d58 <MX_TIM7_Init+0x6c>)
 8001d00:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 43000-1;
 8001d02:	4b14      	ldr	r3, [pc, #80]	; (8001d54 <MX_TIM7_Init+0x68>)
 8001d04:	f24a 72f7 	movw	r2, #42999	; 0xa7f7
 8001d08:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d0a:	4b12      	ldr	r3, [pc, #72]	; (8001d54 <MX_TIM7_Init+0x68>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 8001d10:	4b10      	ldr	r3, [pc, #64]	; (8001d54 <MX_TIM7_Init+0x68>)
 8001d12:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d16:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d18:	4b0e      	ldr	r3, [pc, #56]	; (8001d54 <MX_TIM7_Init+0x68>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001d1e:	480d      	ldr	r0, [pc, #52]	; (8001d54 <MX_TIM7_Init+0x68>)
 8001d20:	f00b fb5c 	bl	800d3dc <HAL_TIM_Base_Init>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8001d2a:	f000 f909 	bl	8001f40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d32:	2300      	movs	r3, #0
 8001d34:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001d36:	1d3b      	adds	r3, r7, #4
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4806      	ldr	r0, [pc, #24]	; (8001d54 <MX_TIM7_Init+0x68>)
 8001d3c:	f00b ff54 	bl	800dbe8 <HAL_TIMEx_MasterConfigSynchronization>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8001d46:	f000 f8fb 	bl	8001f40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001d4a:	bf00      	nop
 8001d4c:	3710      	adds	r7, #16
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	2000058c 	.word	0x2000058c
 8001d58:	40001400 	.word	0x40001400

08001d5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b08a      	sub	sp, #40	; 0x28
 8001d60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d62:	f107 0314 	add.w	r3, r7, #20
 8001d66:	2200      	movs	r2, #0
 8001d68:	601a      	str	r2, [r3, #0]
 8001d6a:	605a      	str	r2, [r3, #4]
 8001d6c:	609a      	str	r2, [r3, #8]
 8001d6e:	60da      	str	r2, [r3, #12]
 8001d70:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d72:	4b6f      	ldr	r3, [pc, #444]	; (8001f30 <MX_GPIO_Init+0x1d4>)
 8001d74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d76:	4a6e      	ldr	r2, [pc, #440]	; (8001f30 <MX_GPIO_Init+0x1d4>)
 8001d78:	f043 0304 	orr.w	r3, r3, #4
 8001d7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d7e:	4b6c      	ldr	r3, [pc, #432]	; (8001f30 <MX_GPIO_Init+0x1d4>)
 8001d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d82:	f003 0304 	and.w	r3, r3, #4
 8001d86:	613b      	str	r3, [r7, #16]
 8001d88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d8a:	4b69      	ldr	r3, [pc, #420]	; (8001f30 <MX_GPIO_Init+0x1d4>)
 8001d8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d8e:	4a68      	ldr	r2, [pc, #416]	; (8001f30 <MX_GPIO_Init+0x1d4>)
 8001d90:	f043 0301 	orr.w	r3, r3, #1
 8001d94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d96:	4b66      	ldr	r3, [pc, #408]	; (8001f30 <MX_GPIO_Init+0x1d4>)
 8001d98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	60fb      	str	r3, [r7, #12]
 8001da0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da2:	4b63      	ldr	r3, [pc, #396]	; (8001f30 <MX_GPIO_Init+0x1d4>)
 8001da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001da6:	4a62      	ldr	r2, [pc, #392]	; (8001f30 <MX_GPIO_Init+0x1d4>)
 8001da8:	f043 0302 	orr.w	r3, r3, #2
 8001dac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dae:	4b60      	ldr	r3, [pc, #384]	; (8001f30 <MX_GPIO_Init+0x1d4>)
 8001db0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	60bb      	str	r3, [r7, #8]
 8001db8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dba:	4b5d      	ldr	r3, [pc, #372]	; (8001f30 <MX_GPIO_Init+0x1d4>)
 8001dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dbe:	4a5c      	ldr	r2, [pc, #368]	; (8001f30 <MX_GPIO_Init+0x1d4>)
 8001dc0:	f043 0308 	orr.w	r3, r3, #8
 8001dc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dc6:	4b5a      	ldr	r3, [pc, #360]	; (8001f30 <MX_GPIO_Init+0x1d4>)
 8001dc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dca:	f003 0308 	and.w	r3, r3, #8
 8001dce:	607b      	str	r3, [r7, #4]
 8001dd0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCDD6_Pin|LCDD5_Pin|LCDD4_Pin|LCDD3_Pin
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f64f 417f 	movw	r1, #64639	; 0xfc7f
 8001dd8:	4856      	ldr	r0, [pc, #344]	; (8001f34 <MX_GPIO_Init+0x1d8>)
 8001dda:	f009 f8bf 	bl	800af5c <HAL_GPIO_WritePin>
                          |LCDD2_Pin|LCDD1_Pin|LCDD0_Pin|RELAY3_Pin
                          |RELAY4_Pin|W5500_INT_Pin|GLCDEN_Pin|GLCDCS2_Pin
                          |GLCDRW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RELAY2_Pin|LCDRS_Pin, GPIO_PIN_RESET);
 8001dde:	2200      	movs	r2, #0
 8001de0:	2112      	movs	r1, #18
 8001de2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001de6:	f009 f8b9 	bl	800af5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, _W25QXX_CS_PIN_Pin|WIFIRST_Pin|LCDD7_Pin, GPIO_PIN_RESET);
 8001dea:	2200      	movs	r2, #0
 8001dec:	2125      	movs	r1, #37	; 0x25
 8001dee:	4852      	ldr	r0, [pc, #328]	; (8001f38 <MX_GPIO_Init+0x1dc>)
 8001df0:	f009 f8b4 	bl	800af5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_SET);
 8001df4:	2201      	movs	r2, #1
 8001df6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001dfa:	484f      	ldr	r0, [pc, #316]	; (8001f38 <MX_GPIO_Init+0x1dc>)
 8001dfc:	f009 f8ae 	bl	800af5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500RST_GPIO_Port, W5500RST_Pin, GPIO_PIN_SET);
 8001e00:	2201      	movs	r2, #1
 8001e02:	2180      	movs	r1, #128	; 0x80
 8001e04:	484b      	ldr	r0, [pc, #300]	; (8001f34 <MX_GPIO_Init+0x1d8>)
 8001e06:	f009 f8a9 	bl	800af5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(InputMachine_GPIO_Port, InputMachine_Pin, GPIO_PIN_SET);
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e14:	f009 f8a2 	bl	800af5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8001e18:	2200      	movs	r2, #0
 8001e1a:	2104      	movs	r1, #4
 8001e1c:	4847      	ldr	r0, [pc, #284]	; (8001f3c <MX_GPIO_Init+0x1e0>)
 8001e1e:	f009 f89d 	bl	800af5c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCDD6_Pin LCDD5_Pin LCDD4_Pin LCDD3_Pin
                           LCDD2_Pin LCDD1_Pin LCDD0_Pin RELAY3_Pin
                           RELAY4_Pin W5500_INT_Pin W5500RST_Pin */
  GPIO_InitStruct.Pin = LCDD6_Pin|LCDD5_Pin|LCDD4_Pin|LCDD3_Pin
 8001e22:	f24e 03ff 	movw	r3, #57599	; 0xe0ff
 8001e26:	617b      	str	r3, [r7, #20]
                          |LCDD2_Pin|LCDD1_Pin|LCDD0_Pin|RELAY3_Pin
                          |RELAY4_Pin|W5500_INT_Pin|W5500RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e30:	2300      	movs	r3, #0
 8001e32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e34:	f107 0314 	add.w	r3, r7, #20
 8001e38:	4619      	mov	r1, r3
 8001e3a:	483e      	ldr	r0, [pc, #248]	; (8001f34 <MX_GPIO_Init+0x1d8>)
 8001e3c:	f008 fefc 	bl	800ac38 <HAL_GPIO_Init>

  /*Configure GPIO pins : RELAY2_Pin InputMachine_Pin */
  GPIO_InitStruct.Pin = RELAY2_Pin|InputMachine_Pin;
 8001e40:	f241 0302 	movw	r3, #4098	; 0x1002
 8001e44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e46:	2301      	movs	r3, #1
 8001e48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e52:	f107 0314 	add.w	r3, r7, #20
 8001e56:	4619      	mov	r1, r3
 8001e58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e5c:	f008 feec 	bl	800ac38 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCDRS_Pin */
  GPIO_InitStruct.Pin = LCDRS_Pin;
 8001e60:	2310      	movs	r3, #16
 8001e62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e64:	2301      	movs	r3, #1
 8001e66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCDRS_GPIO_Port, &GPIO_InitStruct);
 8001e70:	f107 0314 	add.w	r3, r7, #20
 8001e74:	4619      	mov	r1, r3
 8001e76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e7a:	f008 fedd 	bl	800ac38 <HAL_GPIO_Init>

  /*Configure GPIO pins : _W25QXX_CS_PIN_Pin WIFIRST_Pin LCDD7_Pin */
  GPIO_InitStruct.Pin = _W25QXX_CS_PIN_Pin|WIFIRST_Pin|LCDD7_Pin;
 8001e7e:	2325      	movs	r3, #37	; 0x25
 8001e80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e82:	2301      	movs	r3, #1
 8001e84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e86:	2300      	movs	r3, #0
 8001e88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e8e:	f107 0314 	add.w	r3, r7, #20
 8001e92:	4619      	mov	r1, r3
 8001e94:	4828      	ldr	r0, [pc, #160]	; (8001f38 <MX_GPIO_Init+0x1dc>)
 8001e96:	f008 fecf 	bl	800ac38 <HAL_GPIO_Init>

  /*Configure GPIO pin : W5500_CS_Pin */
  GPIO_InitStruct.Pin = W5500_CS_Pin;
 8001e9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(W5500_CS_GPIO_Port, &GPIO_InitStruct);
 8001eac:	f107 0314 	add.w	r3, r7, #20
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	4821      	ldr	r0, [pc, #132]	; (8001f38 <MX_GPIO_Init+0x1dc>)
 8001eb4:	f008 fec0 	bl	800ac38 <HAL_GPIO_Init>

  /*Configure GPIO pins : InputMachine1_Pin InputMachine2_Pin */
  GPIO_InitStruct.Pin = InputMachine1_Pin|InputMachine2_Pin;
 8001eb8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ebc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ec6:	f107 0314 	add.w	r3, r7, #20
 8001eca:	4619      	mov	r1, r3
 8001ecc:	4819      	ldr	r0, [pc, #100]	; (8001f34 <MX_GPIO_Init+0x1d8>)
 8001ece:	f008 feb3 	bl	800ac38 <HAL_GPIO_Init>

  /*Configure GPIO pins : InputMachine3_Pin InputMachine4_Pin InputMachine5_Pin InputMachine6_Pin */
  GPIO_InitStruct.Pin = InputMachine3_Pin|InputMachine4_Pin|InputMachine5_Pin|InputMachine6_Pin;
 8001ed2:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001ed6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001edc:	2300      	movs	r3, #0
 8001ede:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee0:	f107 0314 	add.w	r3, r7, #20
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eea:	f008 fea5 	bl	800ac38 <HAL_GPIO_Init>

  /*Configure GPIO pins : GLCDEN_Pin GLCDCS2_Pin GLCDRW_Pin */
  GPIO_InitStruct.Pin = GLCDEN_Pin|GLCDCS2_Pin|GLCDRW_Pin;
 8001eee:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001ef2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001efc:	2300      	movs	r3, #0
 8001efe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f00:	f107 0314 	add.w	r3, r7, #20
 8001f04:	4619      	mov	r1, r3
 8001f06:	480b      	ldr	r0, [pc, #44]	; (8001f34 <MX_GPIO_Init+0x1d8>)
 8001f08:	f008 fe96 	bl	800ac38 <HAL_GPIO_Init>

  /*Configure GPIO pin : GLCDCS1_Pin */
  GPIO_InitStruct.Pin = GLCDCS1_Pin;
 8001f0c:	2304      	movs	r3, #4
 8001f0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f10:	2301      	movs	r3, #1
 8001f12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f14:	2301      	movs	r3, #1
 8001f16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GLCDCS1_GPIO_Port, &GPIO_InitStruct);
 8001f1c:	f107 0314 	add.w	r3, r7, #20
 8001f20:	4619      	mov	r1, r3
 8001f22:	4806      	ldr	r0, [pc, #24]	; (8001f3c <MX_GPIO_Init+0x1e0>)
 8001f24:	f008 fe88 	bl	800ac38 <HAL_GPIO_Init>

}
 8001f28:	bf00      	nop
 8001f2a:	3728      	adds	r7, #40	; 0x28
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40021000 	.word	0x40021000
 8001f34:	48000800 	.word	0x48000800
 8001f38:	48000400 	.word	0x48000400
 8001f3c:	48000c00 	.word	0x48000c00

08001f40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f44:	b672      	cpsid	i
}
 8001f46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f48:	e7fe      	b.n	8001f48 <Error_Handler+0x8>
	...

08001f4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f52:	4b0f      	ldr	r3, [pc, #60]	; (8001f90 <HAL_MspInit+0x44>)
 8001f54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f56:	4a0e      	ldr	r2, [pc, #56]	; (8001f90 <HAL_MspInit+0x44>)
 8001f58:	f043 0301 	orr.w	r3, r3, #1
 8001f5c:	6613      	str	r3, [r2, #96]	; 0x60
 8001f5e:	4b0c      	ldr	r3, [pc, #48]	; (8001f90 <HAL_MspInit+0x44>)
 8001f60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f62:	f003 0301 	and.w	r3, r3, #1
 8001f66:	607b      	str	r3, [r7, #4]
 8001f68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f6a:	4b09      	ldr	r3, [pc, #36]	; (8001f90 <HAL_MspInit+0x44>)
 8001f6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f6e:	4a08      	ldr	r2, [pc, #32]	; (8001f90 <HAL_MspInit+0x44>)
 8001f70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f74:	6593      	str	r3, [r2, #88]	; 0x58
 8001f76:	4b06      	ldr	r3, [pc, #24]	; (8001f90 <HAL_MspInit+0x44>)
 8001f78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f7e:	603b      	str	r3, [r7, #0]
 8001f80:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f82:	bf00      	nop
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	40021000 	.word	0x40021000

08001f94 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b0a2      	sub	sp, #136	; 0x88
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f9c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
 8001faa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fac:	f107 0314 	add.w	r3, r7, #20
 8001fb0:	2260      	movs	r2, #96	; 0x60
 8001fb2:	2100      	movs	r1, #0
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f00d fa8f 	bl	800f4d8 <memset>
  if(hi2c->Instance==I2C1)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a20      	ldr	r2, [pc, #128]	; (8002040 <HAL_I2C_MspInit+0xac>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d138      	bne.n	8002036 <HAL_I2C_MspInit+0xa2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001fc4:	2340      	movs	r3, #64	; 0x40
 8001fc6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fcc:	f107 0314 	add.w	r3, r7, #20
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f009 ffb7 	bl	800bf44 <HAL_RCCEx_PeriphCLKConfig>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001fdc:	f7ff ffb0 	bl	8001f40 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fe0:	4b18      	ldr	r3, [pc, #96]	; (8002044 <HAL_I2C_MspInit+0xb0>)
 8001fe2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fe4:	4a17      	ldr	r2, [pc, #92]	; (8002044 <HAL_I2C_MspInit+0xb0>)
 8001fe6:	f043 0302 	orr.w	r3, r3, #2
 8001fea:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fec:	4b15      	ldr	r3, [pc, #84]	; (8002044 <HAL_I2C_MspInit+0xb0>)
 8001fee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ff0:	f003 0302 	and.w	r3, r3, #2
 8001ff4:	613b      	str	r3, [r7, #16]
 8001ff6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ff8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ffc:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ffe:	2312      	movs	r3, #18
 8002000:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002002:	2300      	movs	r3, #0
 8002004:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002006:	2303      	movs	r3, #3
 8002008:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800200c:	2304      	movs	r3, #4
 800200e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002012:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002016:	4619      	mov	r1, r3
 8002018:	480b      	ldr	r0, [pc, #44]	; (8002048 <HAL_I2C_MspInit+0xb4>)
 800201a:	f008 fe0d 	bl	800ac38 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800201e:	4b09      	ldr	r3, [pc, #36]	; (8002044 <HAL_I2C_MspInit+0xb0>)
 8002020:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002022:	4a08      	ldr	r2, [pc, #32]	; (8002044 <HAL_I2C_MspInit+0xb0>)
 8002024:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002028:	6593      	str	r3, [r2, #88]	; 0x58
 800202a:	4b06      	ldr	r3, [pc, #24]	; (8002044 <HAL_I2C_MspInit+0xb0>)
 800202c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800202e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002032:	60fb      	str	r3, [r7, #12]
 8002034:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002036:	bf00      	nop
 8002038:	3788      	adds	r7, #136	; 0x88
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	40005400 	.word	0x40005400
 8002044:	40021000 	.word	0x40021000
 8002048:	48000400 	.word	0x48000400

0800204c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b0a6      	sub	sp, #152	; 0x98
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002054:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	605a      	str	r2, [r3, #4]
 800205e:	609a      	str	r2, [r3, #8]
 8002060:	60da      	str	r2, [r3, #12]
 8002062:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002064:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002068:	2260      	movs	r2, #96	; 0x60
 800206a:	2100      	movs	r1, #0
 800206c:	4618      	mov	r0, r3
 800206e:	f00d fa33 	bl	800f4d8 <memset>
  if(huart->Instance==LPUART1)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a6b      	ldr	r2, [pc, #428]	; (8002224 <HAL_UART_MspInit+0x1d8>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d144      	bne.n	8002106 <HAL_UART_MspInit+0xba>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800207c:	2320      	movs	r3, #32
 800207e:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002080:	2300      	movs	r3, #0
 8002082:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002084:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002088:	4618      	mov	r0, r3
 800208a:	f009 ff5b 	bl	800bf44 <HAL_RCCEx_PeriphCLKConfig>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002094:	f7ff ff54 	bl	8001f40 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002098:	4b63      	ldr	r3, [pc, #396]	; (8002228 <HAL_UART_MspInit+0x1dc>)
 800209a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800209c:	4a62      	ldr	r2, [pc, #392]	; (8002228 <HAL_UART_MspInit+0x1dc>)
 800209e:	f043 0301 	orr.w	r3, r3, #1
 80020a2:	65d3      	str	r3, [r2, #92]	; 0x5c
 80020a4:	4b60      	ldr	r3, [pc, #384]	; (8002228 <HAL_UART_MspInit+0x1dc>)
 80020a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020a8:	f003 0301 	and.w	r3, r3, #1
 80020ac:	623b      	str	r3, [r7, #32]
 80020ae:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020b0:	4b5d      	ldr	r3, [pc, #372]	; (8002228 <HAL_UART_MspInit+0x1dc>)
 80020b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020b4:	4a5c      	ldr	r2, [pc, #368]	; (8002228 <HAL_UART_MspInit+0x1dc>)
 80020b6:	f043 0302 	orr.w	r3, r3, #2
 80020ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020bc:	4b5a      	ldr	r3, [pc, #360]	; (8002228 <HAL_UART_MspInit+0x1dc>)
 80020be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020c0:	f003 0302 	and.w	r3, r3, #2
 80020c4:	61fb      	str	r3, [r7, #28]
 80020c6:	69fb      	ldr	r3, [r7, #28]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80020c8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80020cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d0:	2302      	movs	r3, #2
 80020d2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d6:	2300      	movs	r3, #0
 80020d8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020dc:	2303      	movs	r3, #3
 80020de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80020e2:	2308      	movs	r3, #8
 80020e4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020e8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80020ec:	4619      	mov	r1, r3
 80020ee:	484f      	ldr	r0, [pc, #316]	; (800222c <HAL_UART_MspInit+0x1e0>)
 80020f0:	f008 fda2 	bl	800ac38 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80020f4:	2200      	movs	r2, #0
 80020f6:	2100      	movs	r1, #0
 80020f8:	2046      	movs	r0, #70	; 0x46
 80020fa:	f008 fce8 	bl	800aace <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80020fe:	2046      	movs	r0, #70	; 0x46
 8002100:	f008 fd01 	bl	800ab06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002104:	e089      	b.n	800221a <HAL_UART_MspInit+0x1ce>
  else if(huart->Instance==USART1)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a49      	ldr	r2, [pc, #292]	; (8002230 <HAL_UART_MspInit+0x1e4>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d143      	bne.n	8002198 <HAL_UART_MspInit+0x14c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002110:	2301      	movs	r3, #1
 8002112:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002114:	2300      	movs	r3, #0
 8002116:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002118:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800211c:	4618      	mov	r0, r3
 800211e:	f009 ff11 	bl	800bf44 <HAL_RCCEx_PeriphCLKConfig>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d001      	beq.n	800212c <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8002128:	f7ff ff0a 	bl	8001f40 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 800212c:	4b3e      	ldr	r3, [pc, #248]	; (8002228 <HAL_UART_MspInit+0x1dc>)
 800212e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002130:	4a3d      	ldr	r2, [pc, #244]	; (8002228 <HAL_UART_MspInit+0x1dc>)
 8002132:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002136:	6613      	str	r3, [r2, #96]	; 0x60
 8002138:	4b3b      	ldr	r3, [pc, #236]	; (8002228 <HAL_UART_MspInit+0x1dc>)
 800213a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800213c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002140:	61bb      	str	r3, [r7, #24]
 8002142:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002144:	4b38      	ldr	r3, [pc, #224]	; (8002228 <HAL_UART_MspInit+0x1dc>)
 8002146:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002148:	4a37      	ldr	r2, [pc, #220]	; (8002228 <HAL_UART_MspInit+0x1dc>)
 800214a:	f043 0302 	orr.w	r3, r3, #2
 800214e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002150:	4b35      	ldr	r3, [pc, #212]	; (8002228 <HAL_UART_MspInit+0x1dc>)
 8002152:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002154:	f003 0302 	and.w	r3, r3, #2
 8002158:	617b      	str	r3, [r7, #20]
 800215a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800215c:	23c0      	movs	r3, #192	; 0xc0
 800215e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002162:	2302      	movs	r3, #2
 8002164:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002168:	2300      	movs	r3, #0
 800216a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800216e:	2303      	movs	r3, #3
 8002170:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002174:	2307      	movs	r3, #7
 8002176:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800217a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800217e:	4619      	mov	r1, r3
 8002180:	482a      	ldr	r0, [pc, #168]	; (800222c <HAL_UART_MspInit+0x1e0>)
 8002182:	f008 fd59 	bl	800ac38 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002186:	2200      	movs	r2, #0
 8002188:	2100      	movs	r1, #0
 800218a:	2025      	movs	r0, #37	; 0x25
 800218c:	f008 fc9f 	bl	800aace <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002190:	2025      	movs	r0, #37	; 0x25
 8002192:	f008 fcb8 	bl	800ab06 <HAL_NVIC_EnableIRQ>
}
 8002196:	e040      	b.n	800221a <HAL_UART_MspInit+0x1ce>
  else if(huart->Instance==USART2)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a25      	ldr	r2, [pc, #148]	; (8002234 <HAL_UART_MspInit+0x1e8>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d13b      	bne.n	800221a <HAL_UART_MspInit+0x1ce>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80021a2:	2302      	movs	r3, #2
 80021a4:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80021a6:	2300      	movs	r3, #0
 80021a8:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021ae:	4618      	mov	r0, r3
 80021b0:	f009 fec8 	bl	800bf44 <HAL_RCCEx_PeriphCLKConfig>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <HAL_UART_MspInit+0x172>
      Error_Handler();
 80021ba:	f7ff fec1 	bl	8001f40 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80021be:	4b1a      	ldr	r3, [pc, #104]	; (8002228 <HAL_UART_MspInit+0x1dc>)
 80021c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021c2:	4a19      	ldr	r2, [pc, #100]	; (8002228 <HAL_UART_MspInit+0x1dc>)
 80021c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021c8:	6593      	str	r3, [r2, #88]	; 0x58
 80021ca:	4b17      	ldr	r3, [pc, #92]	; (8002228 <HAL_UART_MspInit+0x1dc>)
 80021cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d2:	613b      	str	r3, [r7, #16]
 80021d4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d6:	4b14      	ldr	r3, [pc, #80]	; (8002228 <HAL_UART_MspInit+0x1dc>)
 80021d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021da:	4a13      	ldr	r2, [pc, #76]	; (8002228 <HAL_UART_MspInit+0x1dc>)
 80021dc:	f043 0301 	orr.w	r3, r3, #1
 80021e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021e2:	4b11      	ldr	r3, [pc, #68]	; (8002228 <HAL_UART_MspInit+0x1dc>)
 80021e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021e6:	f003 0301 	and.w	r3, r3, #1
 80021ea:	60fb      	str	r3, [r7, #12]
 80021ec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80021ee:	230c      	movs	r3, #12
 80021f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f4:	2302      	movs	r3, #2
 80021f6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fa:	2300      	movs	r3, #0
 80021fc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002200:	2303      	movs	r3, #3
 8002202:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002206:	2307      	movs	r3, #7
 8002208:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800220c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002210:	4619      	mov	r1, r3
 8002212:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002216:	f008 fd0f 	bl	800ac38 <HAL_GPIO_Init>
}
 800221a:	bf00      	nop
 800221c:	3798      	adds	r7, #152	; 0x98
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	40008000 	.word	0x40008000
 8002228:	40021000 	.word	0x40021000
 800222c:	48000400 	.word	0x48000400
 8002230:	40013800 	.word	0x40013800
 8002234:	40004400 	.word	0x40004400

08002238 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b08c      	sub	sp, #48	; 0x30
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002240:	f107 031c 	add.w	r3, r7, #28
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	605a      	str	r2, [r3, #4]
 800224a:	609a      	str	r2, [r3, #8]
 800224c:	60da      	str	r2, [r3, #12]
 800224e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a2f      	ldr	r2, [pc, #188]	; (8002314 <HAL_SPI_MspInit+0xdc>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d129      	bne.n	80022ae <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800225a:	4b2f      	ldr	r3, [pc, #188]	; (8002318 <HAL_SPI_MspInit+0xe0>)
 800225c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800225e:	4a2e      	ldr	r2, [pc, #184]	; (8002318 <HAL_SPI_MspInit+0xe0>)
 8002260:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002264:	6613      	str	r3, [r2, #96]	; 0x60
 8002266:	4b2c      	ldr	r3, [pc, #176]	; (8002318 <HAL_SPI_MspInit+0xe0>)
 8002268:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800226a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800226e:	61bb      	str	r3, [r7, #24]
 8002270:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002272:	4b29      	ldr	r3, [pc, #164]	; (8002318 <HAL_SPI_MspInit+0xe0>)
 8002274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002276:	4a28      	ldr	r2, [pc, #160]	; (8002318 <HAL_SPI_MspInit+0xe0>)
 8002278:	f043 0301 	orr.w	r3, r3, #1
 800227c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800227e:	4b26      	ldr	r3, [pc, #152]	; (8002318 <HAL_SPI_MspInit+0xe0>)
 8002280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002282:	f003 0301 	and.w	r3, r3, #1
 8002286:	617b      	str	r3, [r7, #20]
 8002288:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800228a:	23e0      	movs	r3, #224	; 0xe0
 800228c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800228e:	2302      	movs	r3, #2
 8002290:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002292:	2300      	movs	r3, #0
 8002294:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002296:	2303      	movs	r3, #3
 8002298:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800229a:	2305      	movs	r3, #5
 800229c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800229e:	f107 031c 	add.w	r3, r7, #28
 80022a2:	4619      	mov	r1, r3
 80022a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022a8:	f008 fcc6 	bl	800ac38 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80022ac:	e02d      	b.n	800230a <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI2)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a1a      	ldr	r2, [pc, #104]	; (800231c <HAL_SPI_MspInit+0xe4>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d128      	bne.n	800230a <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80022b8:	4b17      	ldr	r3, [pc, #92]	; (8002318 <HAL_SPI_MspInit+0xe0>)
 80022ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022bc:	4a16      	ldr	r2, [pc, #88]	; (8002318 <HAL_SPI_MspInit+0xe0>)
 80022be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022c2:	6593      	str	r3, [r2, #88]	; 0x58
 80022c4:	4b14      	ldr	r3, [pc, #80]	; (8002318 <HAL_SPI_MspInit+0xe0>)
 80022c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022cc:	613b      	str	r3, [r7, #16]
 80022ce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022d0:	4b11      	ldr	r3, [pc, #68]	; (8002318 <HAL_SPI_MspInit+0xe0>)
 80022d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022d4:	4a10      	ldr	r2, [pc, #64]	; (8002318 <HAL_SPI_MspInit+0xe0>)
 80022d6:	f043 0302 	orr.w	r3, r3, #2
 80022da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022dc:	4b0e      	ldr	r3, [pc, #56]	; (8002318 <HAL_SPI_MspInit+0xe0>)
 80022de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022e0:	f003 0302 	and.w	r3, r3, #2
 80022e4:	60fb      	str	r3, [r7, #12]
 80022e6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80022e8:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80022ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ee:	2302      	movs	r3, #2
 80022f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f2:	2300      	movs	r3, #0
 80022f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022f6:	2303      	movs	r3, #3
 80022f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80022fa:	2305      	movs	r3, #5
 80022fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022fe:	f107 031c 	add.w	r3, r7, #28
 8002302:	4619      	mov	r1, r3
 8002304:	4806      	ldr	r0, [pc, #24]	; (8002320 <HAL_SPI_MspInit+0xe8>)
 8002306:	f008 fc97 	bl	800ac38 <HAL_GPIO_Init>
}
 800230a:	bf00      	nop
 800230c:	3730      	adds	r7, #48	; 0x30
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	40013000 	.word	0x40013000
 8002318:	40021000 	.word	0x40021000
 800231c:	40003800 	.word	0x40003800
 8002320:	48000400 	.word	0x48000400

08002324 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a23      	ldr	r2, [pc, #140]	; (80023c0 <HAL_TIM_Base_MspInit+0x9c>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d10c      	bne.n	8002350 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002336:	4b23      	ldr	r3, [pc, #140]	; (80023c4 <HAL_TIM_Base_MspInit+0xa0>)
 8002338:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800233a:	4a22      	ldr	r2, [pc, #136]	; (80023c4 <HAL_TIM_Base_MspInit+0xa0>)
 800233c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002340:	6613      	str	r3, [r2, #96]	; 0x60
 8002342:	4b20      	ldr	r3, [pc, #128]	; (80023c4 <HAL_TIM_Base_MspInit+0xa0>)
 8002344:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002346:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800234a:	617b      	str	r3, [r7, #20]
 800234c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800234e:	e032      	b.n	80023b6 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a1c      	ldr	r2, [pc, #112]	; (80023c8 <HAL_TIM_Base_MspInit+0xa4>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d114      	bne.n	8002384 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800235a:	4b1a      	ldr	r3, [pc, #104]	; (80023c4 <HAL_TIM_Base_MspInit+0xa0>)
 800235c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800235e:	4a19      	ldr	r2, [pc, #100]	; (80023c4 <HAL_TIM_Base_MspInit+0xa0>)
 8002360:	f043 0310 	orr.w	r3, r3, #16
 8002364:	6593      	str	r3, [r2, #88]	; 0x58
 8002366:	4b17      	ldr	r3, [pc, #92]	; (80023c4 <HAL_TIM_Base_MspInit+0xa0>)
 8002368:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800236a:	f003 0310 	and.w	r3, r3, #16
 800236e:	613b      	str	r3, [r7, #16]
 8002370:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002372:	2200      	movs	r2, #0
 8002374:	2100      	movs	r1, #0
 8002376:	2036      	movs	r0, #54	; 0x36
 8002378:	f008 fba9 	bl	800aace <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800237c:	2036      	movs	r0, #54	; 0x36
 800237e:	f008 fbc2 	bl	800ab06 <HAL_NVIC_EnableIRQ>
}
 8002382:	e018      	b.n	80023b6 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM7)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a10      	ldr	r2, [pc, #64]	; (80023cc <HAL_TIM_Base_MspInit+0xa8>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d113      	bne.n	80023b6 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800238e:	4b0d      	ldr	r3, [pc, #52]	; (80023c4 <HAL_TIM_Base_MspInit+0xa0>)
 8002390:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002392:	4a0c      	ldr	r2, [pc, #48]	; (80023c4 <HAL_TIM_Base_MspInit+0xa0>)
 8002394:	f043 0320 	orr.w	r3, r3, #32
 8002398:	6593      	str	r3, [r2, #88]	; 0x58
 800239a:	4b0a      	ldr	r3, [pc, #40]	; (80023c4 <HAL_TIM_Base_MspInit+0xa0>)
 800239c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800239e:	f003 0320 	and.w	r3, r3, #32
 80023a2:	60fb      	str	r3, [r7, #12]
 80023a4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80023a6:	2200      	movs	r2, #0
 80023a8:	2100      	movs	r1, #0
 80023aa:	2037      	movs	r0, #55	; 0x37
 80023ac:	f008 fb8f 	bl	800aace <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80023b0:	2037      	movs	r0, #55	; 0x37
 80023b2:	f008 fba8 	bl	800ab06 <HAL_NVIC_EnableIRQ>
}
 80023b6:	bf00      	nop
 80023b8:	3718      	adds	r7, #24
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	40012c00 	.word	0x40012c00
 80023c4:	40021000 	.word	0x40021000
 80023c8:	40001000 	.word	0x40001000
 80023cc:	40001400 	.word	0x40001400

080023d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023d4:	e7fe      	b.n	80023d4 <NMI_Handler+0x4>

080023d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023d6:	b480      	push	{r7}
 80023d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023da:	e7fe      	b.n	80023da <HardFault_Handler+0x4>

080023dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023e0:	e7fe      	b.n	80023e0 <MemManage_Handler+0x4>

080023e2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023e2:	b480      	push	{r7}
 80023e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023e6:	e7fe      	b.n	80023e6 <BusFault_Handler+0x4>

080023e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023ec:	e7fe      	b.n	80023ec <UsageFault_Handler+0x4>

080023ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023ee:	b480      	push	{r7}
 80023f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023f2:	bf00      	nop
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr

080023fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002400:	bf00      	nop
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr

0800240a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800240a:	b480      	push	{r7}
 800240c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800240e:	bf00      	nop
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800241c:	f008 fa38 	bl	800a890 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002420:	bf00      	nop
 8002422:	bd80      	pop	{r7, pc}

08002424 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002428:	4802      	ldr	r0, [pc, #8]	; (8002434 <USART1_IRQHandler+0x10>)
 800242a:	f00b fd73 	bl	800df14 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800242e:	bf00      	nop
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	20000324 	.word	0x20000324

08002438 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800243c:	4802      	ldr	r0, [pc, #8]	; (8002448 <TIM6_DAC_IRQHandler+0x10>)
 800243e:	f00b f8c5 	bl	800d5cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002442:	bf00      	nop
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	20000540 	.word	0x20000540

0800244c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002450:	4802      	ldr	r0, [pc, #8]	; (800245c <TIM7_IRQHandler+0x10>)
 8002452:	f00b f8bb 	bl	800d5cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002456:	bf00      	nop
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	2000058c 	.word	0x2000058c

08002460 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002464:	4802      	ldr	r0, [pc, #8]	; (8002470 <LPUART1_IRQHandler+0x10>)
 8002466:	f00b fd55 	bl	800df14 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800246a:	bf00      	nop
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	200002a0 	.word	0x200002a0

08002474 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
	return 1;
 8002478:	2301      	movs	r3, #1
}
 800247a:	4618      	mov	r0, r3
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <_kill>:

int _kill(int pid, int sig)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800248e:	f00c ffdb 	bl	800f448 <__errno>
 8002492:	4603      	mov	r3, r0
 8002494:	2216      	movs	r2, #22
 8002496:	601a      	str	r2, [r3, #0]
	return -1;
 8002498:	f04f 33ff 	mov.w	r3, #4294967295
}
 800249c:	4618      	mov	r0, r3
 800249e:	3708      	adds	r7, #8
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <_exit>:

void _exit (int status)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80024ac:	f04f 31ff 	mov.w	r1, #4294967295
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f7ff ffe7 	bl	8002484 <_kill>
	while (1) {}		/* Make sure we hang here */
 80024b6:	e7fe      	b.n	80024b6 <_exit+0x12>

080024b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b086      	sub	sp, #24
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024c4:	2300      	movs	r3, #0
 80024c6:	617b      	str	r3, [r7, #20]
 80024c8:	e00a      	b.n	80024e0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80024ca:	f3af 8000 	nop.w
 80024ce:	4601      	mov	r1, r0
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	1c5a      	adds	r2, r3, #1
 80024d4:	60ba      	str	r2, [r7, #8]
 80024d6:	b2ca      	uxtb	r2, r1
 80024d8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	3301      	adds	r3, #1
 80024de:	617b      	str	r3, [r7, #20]
 80024e0:	697a      	ldr	r2, [r7, #20]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	dbf0      	blt.n	80024ca <_read+0x12>
	}

return len;
 80024e8:	687b      	ldr	r3, [r7, #4]
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3718      	adds	r7, #24
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}

080024f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b086      	sub	sp, #24
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	60f8      	str	r0, [r7, #12]
 80024fa:	60b9      	str	r1, [r7, #8]
 80024fc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024fe:	2300      	movs	r3, #0
 8002500:	617b      	str	r3, [r7, #20]
 8002502:	e009      	b.n	8002518 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	1c5a      	adds	r2, r3, #1
 8002508:	60ba      	str	r2, [r7, #8]
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	4618      	mov	r0, r3
 800250e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	3301      	adds	r3, #1
 8002516:	617b      	str	r3, [r7, #20]
 8002518:	697a      	ldr	r2, [r7, #20]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	429a      	cmp	r2, r3
 800251e:	dbf1      	blt.n	8002504 <_write+0x12>
	}
	return len;
 8002520:	687b      	ldr	r3, [r7, #4]
}
 8002522:	4618      	mov	r0, r3
 8002524:	3718      	adds	r7, #24
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}

0800252a <_close>:

int _close(int file)
{
 800252a:	b480      	push	{r7}
 800252c:	b083      	sub	sp, #12
 800252e:	af00      	add	r7, sp, #0
 8002530:	6078      	str	r0, [r7, #4]
	return -1;
 8002532:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002536:	4618      	mov	r0, r3
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr

08002542 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002542:	b480      	push	{r7}
 8002544:	b083      	sub	sp, #12
 8002546:	af00      	add	r7, sp, #0
 8002548:	6078      	str	r0, [r7, #4]
 800254a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002552:	605a      	str	r2, [r3, #4]
	return 0;
 8002554:	2300      	movs	r3, #0
}
 8002556:	4618      	mov	r0, r3
 8002558:	370c      	adds	r7, #12
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr

08002562 <_isatty>:

int _isatty(int file)
{
 8002562:	b480      	push	{r7}
 8002564:	b083      	sub	sp, #12
 8002566:	af00      	add	r7, sp, #0
 8002568:	6078      	str	r0, [r7, #4]
	return 1;
 800256a:	2301      	movs	r3, #1
}
 800256c:	4618      	mov	r0, r3
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr

08002578 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002578:	b480      	push	{r7}
 800257a:	b085      	sub	sp, #20
 800257c:	af00      	add	r7, sp, #0
 800257e:	60f8      	str	r0, [r7, #12]
 8002580:	60b9      	str	r1, [r7, #8]
 8002582:	607a      	str	r2, [r7, #4]
	return 0;
 8002584:	2300      	movs	r3, #0
}
 8002586:	4618      	mov	r0, r3
 8002588:	3714      	adds	r7, #20
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
	...

08002594 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b086      	sub	sp, #24
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800259c:	4a14      	ldr	r2, [pc, #80]	; (80025f0 <_sbrk+0x5c>)
 800259e:	4b15      	ldr	r3, [pc, #84]	; (80025f4 <_sbrk+0x60>)
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025a8:	4b13      	ldr	r3, [pc, #76]	; (80025f8 <_sbrk+0x64>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d102      	bne.n	80025b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025b0:	4b11      	ldr	r3, [pc, #68]	; (80025f8 <_sbrk+0x64>)
 80025b2:	4a12      	ldr	r2, [pc, #72]	; (80025fc <_sbrk+0x68>)
 80025b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025b6:	4b10      	ldr	r3, [pc, #64]	; (80025f8 <_sbrk+0x64>)
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4413      	add	r3, r2
 80025be:	693a      	ldr	r2, [r7, #16]
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d207      	bcs.n	80025d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025c4:	f00c ff40 	bl	800f448 <__errno>
 80025c8:	4603      	mov	r3, r0
 80025ca:	220c      	movs	r2, #12
 80025cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025ce:	f04f 33ff 	mov.w	r3, #4294967295
 80025d2:	e009      	b.n	80025e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025d4:	4b08      	ldr	r3, [pc, #32]	; (80025f8 <_sbrk+0x64>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025da:	4b07      	ldr	r3, [pc, #28]	; (80025f8 <_sbrk+0x64>)
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	4413      	add	r3, r2
 80025e2:	4a05      	ldr	r2, [pc, #20]	; (80025f8 <_sbrk+0x64>)
 80025e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025e6:	68fb      	ldr	r3, [r7, #12]
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3718      	adds	r7, #24
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	20010000 	.word	0x20010000
 80025f4:	00000400 	.word	0x00000400
 80025f8:	200005d8 	.word	0x200005d8
 80025fc:	200022a8 	.word	0x200022a8

08002600 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002604:	4b06      	ldr	r3, [pc, #24]	; (8002620 <SystemInit+0x20>)
 8002606:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800260a:	4a05      	ldr	r2, [pc, #20]	; (8002620 <SystemInit+0x20>)
 800260c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002610:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002614:	bf00      	nop
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	e000ed00 	.word	0xe000ed00

08002624 <DHCP_time_handler>:
	dhcp_tick_next = DHCP_WAIT_TIME;
	dhcp_retry_count = 0;
}

void DHCP_time_handler(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
	dhcp_tick_1s++;
 8002628:	4b04      	ldr	r3, [pc, #16]	; (800263c <DHCP_time_handler+0x18>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	3301      	adds	r3, #1
 800262e:	4a03      	ldr	r2, [pc, #12]	; (800263c <DHCP_time_handler+0x18>)
 8002630:	6013      	str	r3, [r2, #0]
}
 8002632:	bf00      	nop
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr
 800263c:	200005dc 	.word	0x200005dc

08002640 <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b086      	sub	sp, #24
 8002644:	af02      	add	r7, sp, #8
 8002646:	4603      	mov	r3, r0
 8002648:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 800264a:	f107 020f 	add.w	r2, r7, #15
 800264e:	1df9      	adds	r1, r7, #7
 8002650:	2364      	movs	r3, #100	; 0x64
 8002652:	9300      	str	r3, [sp, #0]
 8002654:	2301      	movs	r3, #1
 8002656:	4804      	ldr	r0, [pc, #16]	; (8002668 <W25qxx_Spi+0x28>)
 8002658:	f00a faf1 	bl	800cc3e <HAL_SPI_TransmitReceive>
	return ret;
 800265c:	7bfb      	ldrb	r3, [r7, #15]
}
 800265e:	4618      	mov	r0, r3
 8002660:	3710      	adds	r7, #16
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	2000042c 	.word	0x2000042c

0800266c <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 8002672:	2300      	movs	r3, #0
 8002674:	60fb      	str	r3, [r7, #12]
 8002676:	2300      	movs	r3, #0
 8002678:	60bb      	str	r3, [r7, #8]
 800267a:	2300      	movs	r3, #0
 800267c:	607b      	str	r3, [r7, #4]
 800267e:	2300      	movs	r3, #0
 8002680:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8002682:	2200      	movs	r2, #0
 8002684:	2101      	movs	r1, #1
 8002686:	4813      	ldr	r0, [pc, #76]	; (80026d4 <W25qxx_ReadID+0x68>)
 8002688:	f008 fc68 	bl	800af5c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 800268c:	209f      	movs	r0, #159	; 0x9f
 800268e:	f7ff ffd7 	bl	8002640 <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8002692:	20a5      	movs	r0, #165	; 0xa5
 8002694:	f7ff ffd4 	bl	8002640 <W25qxx_Spi>
 8002698:	4603      	mov	r3, r0
 800269a:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800269c:	20a5      	movs	r0, #165	; 0xa5
 800269e:	f7ff ffcf 	bl	8002640 <W25qxx_Spi>
 80026a2:	4603      	mov	r3, r0
 80026a4:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80026a6:	20a5      	movs	r0, #165	; 0xa5
 80026a8:	f7ff ffca 	bl	8002640 <W25qxx_Spi>
 80026ac:	4603      	mov	r3, r0
 80026ae:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80026b0:	2201      	movs	r2, #1
 80026b2:	2101      	movs	r1, #1
 80026b4:	4807      	ldr	r0, [pc, #28]	; (80026d4 <W25qxx_ReadID+0x68>)
 80026b6:	f008 fc51 	bl	800af5c <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	041a      	lsls	r2, r3, #16
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	021b      	lsls	r3, r3, #8
 80026c2:	4313      	orrs	r3, r2
 80026c4:	683a      	ldr	r2, [r7, #0]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	60fb      	str	r3, [r7, #12]
	return Temp;
 80026ca:	68fb      	ldr	r3, [r7, #12]
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3710      	adds	r7, #16
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	48000400 	.word	0x48000400

080026d8 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 80026d8:	b590      	push	{r4, r7, lr}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80026de:	2200      	movs	r2, #0
 80026e0:	2101      	movs	r1, #1
 80026e2:	4816      	ldr	r0, [pc, #88]	; (800273c <W25qxx_ReadUniqID+0x64>)
 80026e4:	f008 fc3a 	bl	800af5c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 80026e8:	204b      	movs	r0, #75	; 0x4b
 80026ea:	f7ff ffa9 	bl	8002640 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 80026ee:	2300      	movs	r3, #0
 80026f0:	71fb      	strb	r3, [r7, #7]
 80026f2:	e005      	b.n	8002700 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80026f4:	20a5      	movs	r0, #165	; 0xa5
 80026f6:	f7ff ffa3 	bl	8002640 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 80026fa:	79fb      	ldrb	r3, [r7, #7]
 80026fc:	3301      	adds	r3, #1
 80026fe:	71fb      	strb	r3, [r7, #7]
 8002700:	79fb      	ldrb	r3, [r7, #7]
 8002702:	2b03      	cmp	r3, #3
 8002704:	d9f6      	bls.n	80026f4 <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 8002706:	2300      	movs	r3, #0
 8002708:	71bb      	strb	r3, [r7, #6]
 800270a:	e00b      	b.n	8002724 <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800270c:	79bc      	ldrb	r4, [r7, #6]
 800270e:	20a5      	movs	r0, #165	; 0xa5
 8002710:	f7ff ff96 	bl	8002640 <W25qxx_Spi>
 8002714:	4603      	mov	r3, r0
 8002716:	461a      	mov	r2, r3
 8002718:	4b09      	ldr	r3, [pc, #36]	; (8002740 <W25qxx_ReadUniqID+0x68>)
 800271a:	4423      	add	r3, r4
 800271c:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 800271e:	79bb      	ldrb	r3, [r7, #6]
 8002720:	3301      	adds	r3, #1
 8002722:	71bb      	strb	r3, [r7, #6]
 8002724:	79bb      	ldrb	r3, [r7, #6]
 8002726:	2b07      	cmp	r3, #7
 8002728:	d9f0      	bls.n	800270c <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800272a:	2201      	movs	r2, #1
 800272c:	2101      	movs	r1, #1
 800272e:	4803      	ldr	r0, [pc, #12]	; (800273c <W25qxx_ReadUniqID+0x64>)
 8002730:	f008 fc14 	bl	800af5c <HAL_GPIO_WritePin>
}
 8002734:	bf00      	nop
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	bd90      	pop	{r4, r7, pc}
 800273c:	48000400 	.word	0x48000400
 8002740:	200005e0 	.word	0x200005e0

08002744 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8002748:	2200      	movs	r2, #0
 800274a:	2101      	movs	r1, #1
 800274c:	4807      	ldr	r0, [pc, #28]	; (800276c <W25qxx_WriteEnable+0x28>)
 800274e:	f008 fc05 	bl	800af5c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 8002752:	2006      	movs	r0, #6
 8002754:	f7ff ff74 	bl	8002640 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8002758:	2201      	movs	r2, #1
 800275a:	2101      	movs	r1, #1
 800275c:	4803      	ldr	r0, [pc, #12]	; (800276c <W25qxx_WriteEnable+0x28>)
 800275e:	f008 fbfd 	bl	800af5c <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 8002762:	2001      	movs	r0, #1
 8002764:	f008 f8b4 	bl	800a8d0 <HAL_Delay>
}
 8002768:	bf00      	nop
 800276a:	bd80      	pop	{r7, pc}
 800276c:	48000400 	.word	0x48000400

08002770 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	4603      	mov	r3, r0
 8002778:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 800277a:	2300      	movs	r3, #0
 800277c:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800277e:	2200      	movs	r2, #0
 8002780:	2101      	movs	r1, #1
 8002782:	481c      	ldr	r0, [pc, #112]	; (80027f4 <W25qxx_ReadStatusRegister+0x84>)
 8002784:	f008 fbea 	bl	800af5c <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 8002788:	79fb      	ldrb	r3, [r7, #7]
 800278a:	2b01      	cmp	r3, #1
 800278c:	d10c      	bne.n	80027a8 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 800278e:	2005      	movs	r0, #5
 8002790:	f7ff ff56 	bl	8002640 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8002794:	20a5      	movs	r0, #165	; 0xa5
 8002796:	f7ff ff53 	bl	8002640 <W25qxx_Spi>
 800279a:	4603      	mov	r3, r0
 800279c:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 800279e:	4a16      	ldr	r2, [pc, #88]	; (80027f8 <W25qxx_ReadStatusRegister+0x88>)
 80027a0:	7bfb      	ldrb	r3, [r7, #15]
 80027a2:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 80027a6:	e01b      	b.n	80027e0 <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 80027a8:	79fb      	ldrb	r3, [r7, #7]
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d10c      	bne.n	80027c8 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 80027ae:	2035      	movs	r0, #53	; 0x35
 80027b0:	f7ff ff46 	bl	8002640 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80027b4:	20a5      	movs	r0, #165	; 0xa5
 80027b6:	f7ff ff43 	bl	8002640 <W25qxx_Spi>
 80027ba:	4603      	mov	r3, r0
 80027bc:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 80027be:	4a0e      	ldr	r2, [pc, #56]	; (80027f8 <W25qxx_ReadStatusRegister+0x88>)
 80027c0:	7bfb      	ldrb	r3, [r7, #15]
 80027c2:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 80027c6:	e00b      	b.n	80027e0 <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 80027c8:	2015      	movs	r0, #21
 80027ca:	f7ff ff39 	bl	8002640 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80027ce:	20a5      	movs	r0, #165	; 0xa5
 80027d0:	f7ff ff36 	bl	8002640 <W25qxx_Spi>
 80027d4:	4603      	mov	r3, r0
 80027d6:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 80027d8:	4a07      	ldr	r2, [pc, #28]	; (80027f8 <W25qxx_ReadStatusRegister+0x88>)
 80027da:	7bfb      	ldrb	r3, [r7, #15]
 80027dc:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80027e0:	2201      	movs	r2, #1
 80027e2:	2101      	movs	r1, #1
 80027e4:	4803      	ldr	r0, [pc, #12]	; (80027f4 <W25qxx_ReadStatusRegister+0x84>)
 80027e6:	f008 fbb9 	bl	800af5c <HAL_GPIO_WritePin>
	return status;
 80027ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3710      	adds	r7, #16
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	48000400 	.word	0x48000400
 80027f8:	200005e0 	.word	0x200005e0

080027fc <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 8002800:	2001      	movs	r0, #1
 8002802:	f008 f865 	bl	800a8d0 <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8002806:	2200      	movs	r2, #0
 8002808:	2101      	movs	r1, #1
 800280a:	480f      	ldr	r0, [pc, #60]	; (8002848 <W25qxx_WaitForWriteEnd+0x4c>)
 800280c:	f008 fba6 	bl	800af5c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 8002810:	2005      	movs	r0, #5
 8002812:	f7ff ff15 	bl	8002640 <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8002816:	20a5      	movs	r0, #165	; 0xa5
 8002818:	f7ff ff12 	bl	8002640 <W25qxx_Spi>
 800281c:	4603      	mov	r3, r0
 800281e:	461a      	mov	r2, r3
 8002820:	4b0a      	ldr	r3, [pc, #40]	; (800284c <W25qxx_WaitForWriteEnd+0x50>)
 8002822:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 8002826:	2001      	movs	r0, #1
 8002828:	f008 f852 	bl	800a8d0 <HAL_Delay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 800282c:	4b07      	ldr	r3, [pc, #28]	; (800284c <W25qxx_WaitForWriteEnd+0x50>)
 800282e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002832:	f003 0301 	and.w	r3, r3, #1
 8002836:	2b00      	cmp	r3, #0
 8002838:	d1ed      	bne.n	8002816 <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800283a:	2201      	movs	r2, #1
 800283c:	2101      	movs	r1, #1
 800283e:	4802      	ldr	r0, [pc, #8]	; (8002848 <W25qxx_WaitForWriteEnd+0x4c>)
 8002840:	f008 fb8c 	bl	800af5c <HAL_GPIO_WritePin>
}
 8002844:	bf00      	nop
 8002846:	bd80      	pop	{r7, pc}
 8002848:	48000400 	.word	0x48000400
 800284c:	200005e0 	.word	0x200005e0

08002850 <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 8002856:	4b65      	ldr	r3, [pc, #404]	; (80029ec <W25qxx_Init+0x19c>)
 8002858:	2201      	movs	r2, #1
 800285a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 800285e:	e002      	b.n	8002866 <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 8002860:	2001      	movs	r0, #1
 8002862:	f008 f835 	bl	800a8d0 <HAL_Delay>
	while (HAL_GetTick() < 100)
 8002866:	f008 f827 	bl	800a8b8 <HAL_GetTick>
 800286a:	4603      	mov	r3, r0
 800286c:	2b63      	cmp	r3, #99	; 0x63
 800286e:	d9f7      	bls.n	8002860 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8002870:	2201      	movs	r2, #1
 8002872:	2101      	movs	r1, #1
 8002874:	485e      	ldr	r0, [pc, #376]	; (80029f0 <W25qxx_Init+0x1a0>)
 8002876:	f008 fb71 	bl	800af5c <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 800287a:	2064      	movs	r0, #100	; 0x64
 800287c:	f008 f828 	bl	800a8d0 <HAL_Delay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
#endif
	id = W25qxx_ReadID();
 8002880:	f7ff fef4 	bl	800266c <W25qxx_ReadID>
 8002884:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
#endif
	switch (id & 0x000000FF)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	b2db      	uxtb	r3, r3
 800288a:	3b11      	subs	r3, #17
 800288c:	2b0f      	cmp	r3, #15
 800288e:	d86c      	bhi.n	800296a <W25qxx_Init+0x11a>
 8002890:	a201      	add	r2, pc, #4	; (adr r2, 8002898 <W25qxx_Init+0x48>)
 8002892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002896:	bf00      	nop
 8002898:	0800295d 	.word	0x0800295d
 800289c:	0800294f 	.word	0x0800294f
 80028a0:	08002941 	.word	0x08002941
 80028a4:	08002933 	.word	0x08002933
 80028a8:	08002925 	.word	0x08002925
 80028ac:	08002917 	.word	0x08002917
 80028b0:	08002909 	.word	0x08002909
 80028b4:	080028f9 	.word	0x080028f9
 80028b8:	080028e9 	.word	0x080028e9
 80028bc:	0800296b 	.word	0x0800296b
 80028c0:	0800296b 	.word	0x0800296b
 80028c4:	0800296b 	.word	0x0800296b
 80028c8:	0800296b 	.word	0x0800296b
 80028cc:	0800296b 	.word	0x0800296b
 80028d0:	0800296b 	.word	0x0800296b
 80028d4:	080028d9 	.word	0x080028d9
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 80028d8:	4b44      	ldr	r3, [pc, #272]	; (80029ec <W25qxx_Init+0x19c>)
 80028da:	220a      	movs	r2, #10
 80028dc:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 80028de:	4b43      	ldr	r3, [pc, #268]	; (80029ec <W25qxx_Init+0x19c>)
 80028e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80028e4:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
#endif
		break;
 80028e6:	e046      	b.n	8002976 <W25qxx_Init+0x126>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 80028e8:	4b40      	ldr	r3, [pc, #256]	; (80029ec <W25qxx_Init+0x19c>)
 80028ea:	2209      	movs	r2, #9
 80028ec:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 80028ee:	4b3f      	ldr	r3, [pc, #252]	; (80029ec <W25qxx_Init+0x19c>)
 80028f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028f4:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
#endif
		break;
 80028f6:	e03e      	b.n	8002976 <W25qxx_Init+0x126>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 80028f8:	4b3c      	ldr	r3, [pc, #240]	; (80029ec <W25qxx_Init+0x19c>)
 80028fa:	2208      	movs	r2, #8
 80028fc:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 80028fe:	4b3b      	ldr	r3, [pc, #236]	; (80029ec <W25qxx_Init+0x19c>)
 8002900:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002904:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
#endif
		break;
 8002906:	e036      	b.n	8002976 <W25qxx_Init+0x126>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 8002908:	4b38      	ldr	r3, [pc, #224]	; (80029ec <W25qxx_Init+0x19c>)
 800290a:	2207      	movs	r2, #7
 800290c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 800290e:	4b37      	ldr	r3, [pc, #220]	; (80029ec <W25qxx_Init+0x19c>)
 8002910:	2280      	movs	r2, #128	; 0x80
 8002912:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
#endif
		break;
 8002914:	e02f      	b.n	8002976 <W25qxx_Init+0x126>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 8002916:	4b35      	ldr	r3, [pc, #212]	; (80029ec <W25qxx_Init+0x19c>)
 8002918:	2206      	movs	r2, #6
 800291a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 800291c:	4b33      	ldr	r3, [pc, #204]	; (80029ec <W25qxx_Init+0x19c>)
 800291e:	2240      	movs	r2, #64	; 0x40
 8002920:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
#endif
		break;
 8002922:	e028      	b.n	8002976 <W25qxx_Init+0x126>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 8002924:	4b31      	ldr	r3, [pc, #196]	; (80029ec <W25qxx_Init+0x19c>)
 8002926:	2205      	movs	r2, #5
 8002928:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 800292a:	4b30      	ldr	r3, [pc, #192]	; (80029ec <W25qxx_Init+0x19c>)
 800292c:	2220      	movs	r2, #32
 800292e:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
#endif
		break;
 8002930:	e021      	b.n	8002976 <W25qxx_Init+0x126>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 8002932:	4b2e      	ldr	r3, [pc, #184]	; (80029ec <W25qxx_Init+0x19c>)
 8002934:	2204      	movs	r2, #4
 8002936:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 8002938:	4b2c      	ldr	r3, [pc, #176]	; (80029ec <W25qxx_Init+0x19c>)
 800293a:	2210      	movs	r2, #16
 800293c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
#endif
		break;
 800293e:	e01a      	b.n	8002976 <W25qxx_Init+0x126>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 8002940:	4b2a      	ldr	r3, [pc, #168]	; (80029ec <W25qxx_Init+0x19c>)
 8002942:	2203      	movs	r2, #3
 8002944:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 8002946:	4b29      	ldr	r3, [pc, #164]	; (80029ec <W25qxx_Init+0x19c>)
 8002948:	2208      	movs	r2, #8
 800294a:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
#endif
		break;
 800294c:	e013      	b.n	8002976 <W25qxx_Init+0x126>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 800294e:	4b27      	ldr	r3, [pc, #156]	; (80029ec <W25qxx_Init+0x19c>)
 8002950:	2202      	movs	r2, #2
 8002952:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 8002954:	4b25      	ldr	r3, [pc, #148]	; (80029ec <W25qxx_Init+0x19c>)
 8002956:	2204      	movs	r2, #4
 8002958:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
#endif
		break;
 800295a:	e00c      	b.n	8002976 <W25qxx_Init+0x126>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 800295c:	4b23      	ldr	r3, [pc, #140]	; (80029ec <W25qxx_Init+0x19c>)
 800295e:	2201      	movs	r2, #1
 8002960:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 8002962:	4b22      	ldr	r3, [pc, #136]	; (80029ec <W25qxx_Init+0x19c>)
 8002964:	2202      	movs	r2, #2
 8002966:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
#endif
		break;
 8002968:	e005      	b.n	8002976 <W25qxx_Init+0x126>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
#endif
		w25qxx.Lock = 0;
 800296a:	4b20      	ldr	r3, [pc, #128]	; (80029ec <W25qxx_Init+0x19c>)
 800296c:	2200      	movs	r2, #0
 800296e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 8002972:	2300      	movs	r3, #0
 8002974:	e036      	b.n	80029e4 <W25qxx_Init+0x194>
	}
	w25qxx.PageSize = 256;
 8002976:	4b1d      	ldr	r3, [pc, #116]	; (80029ec <W25qxx_Init+0x19c>)
 8002978:	f44f 7280 	mov.w	r2, #256	; 0x100
 800297c:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 800297e:	4b1b      	ldr	r3, [pc, #108]	; (80029ec <W25qxx_Init+0x19c>)
 8002980:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002984:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 8002986:	4b19      	ldr	r3, [pc, #100]	; (80029ec <W25qxx_Init+0x19c>)
 8002988:	69db      	ldr	r3, [r3, #28]
 800298a:	011b      	lsls	r3, r3, #4
 800298c:	4a17      	ldr	r2, [pc, #92]	; (80029ec <W25qxx_Init+0x19c>)
 800298e:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 8002990:	4b16      	ldr	r3, [pc, #88]	; (80029ec <W25qxx_Init+0x19c>)
 8002992:	695b      	ldr	r3, [r3, #20]
 8002994:	4a15      	ldr	r2, [pc, #84]	; (80029ec <W25qxx_Init+0x19c>)
 8002996:	6912      	ldr	r2, [r2, #16]
 8002998:	fb02 f303 	mul.w	r3, r2, r3
 800299c:	4a13      	ldr	r2, [pc, #76]	; (80029ec <W25qxx_Init+0x19c>)
 800299e:	8952      	ldrh	r2, [r2, #10]
 80029a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80029a4:	4a11      	ldr	r2, [pc, #68]	; (80029ec <W25qxx_Init+0x19c>)
 80029a6:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 80029a8:	4b10      	ldr	r3, [pc, #64]	; (80029ec <W25qxx_Init+0x19c>)
 80029aa:	691b      	ldr	r3, [r3, #16]
 80029ac:	011b      	lsls	r3, r3, #4
 80029ae:	4a0f      	ldr	r2, [pc, #60]	; (80029ec <W25qxx_Init+0x19c>)
 80029b0:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 80029b2:	4b0e      	ldr	r3, [pc, #56]	; (80029ec <W25qxx_Init+0x19c>)
 80029b4:	695b      	ldr	r3, [r3, #20]
 80029b6:	4a0d      	ldr	r2, [pc, #52]	; (80029ec <W25qxx_Init+0x19c>)
 80029b8:	6912      	ldr	r2, [r2, #16]
 80029ba:	fb02 f303 	mul.w	r3, r2, r3
 80029be:	0a9b      	lsrs	r3, r3, #10
 80029c0:	4a0a      	ldr	r2, [pc, #40]	; (80029ec <W25qxx_Init+0x19c>)
 80029c2:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 80029c4:	f7ff fe88 	bl	80026d8 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 80029c8:	2001      	movs	r0, #1
 80029ca:	f7ff fed1 	bl	8002770 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 80029ce:	2002      	movs	r0, #2
 80029d0:	f7ff fece 	bl	8002770 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 80029d4:	2003      	movs	r0, #3
 80029d6:	f7ff fecb 	bl	8002770 <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
#endif
	w25qxx.Lock = 0;
 80029da:	4b04      	ldr	r3, [pc, #16]	; (80029ec <W25qxx_Init+0x19c>)
 80029dc:	2200      	movs	r2, #0
 80029de:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 80029e2:	2301      	movs	r3, #1
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3708      	adds	r7, #8
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	200005e0 	.word	0x200005e0
 80029f0:	48000400 	.word	0x48000400

080029f4 <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 80029fc:	e002      	b.n	8002a04 <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 80029fe:	2001      	movs	r0, #1
 8002a00:	f007 ff66 	bl	800a8d0 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8002a04:	4b25      	ldr	r3, [pc, #148]	; (8002a9c <W25qxx_EraseSector+0xa8>)
 8002a06:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d0f7      	beq.n	80029fe <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 8002a0e:	4b23      	ldr	r3, [pc, #140]	; (8002a9c <W25qxx_EraseSector+0xa8>)
 8002a10:	2201      	movs	r2, #1
 8002a12:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
#endif
	W25qxx_WaitForWriteEnd();
 8002a16:	f7ff fef1 	bl	80027fc <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 8002a1a:	4b20      	ldr	r3, [pc, #128]	; (8002a9c <W25qxx_EraseSector+0xa8>)
 8002a1c:	691a      	ldr	r2, [r3, #16]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	fb02 f303 	mul.w	r3, r2, r3
 8002a24:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 8002a26:	f7ff fe8d 	bl	8002744 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	2101      	movs	r1, #1
 8002a2e:	481c      	ldr	r0, [pc, #112]	; (8002aa0 <W25qxx_EraseSector+0xac>)
 8002a30:	f008 fa94 	bl	800af5c <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8002a34:	4b19      	ldr	r3, [pc, #100]	; (8002a9c <W25qxx_EraseSector+0xa8>)
 8002a36:	781b      	ldrb	r3, [r3, #0]
 8002a38:	2b08      	cmp	r3, #8
 8002a3a:	d909      	bls.n	8002a50 <W25qxx_EraseSector+0x5c>
	{
		W25qxx_Spi(0x21);
 8002a3c:	2021      	movs	r0, #33	; 0x21
 8002a3e:	f7ff fdff 	bl	8002640 <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	0e1b      	lsrs	r3, r3, #24
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7ff fdf9 	bl	8002640 <W25qxx_Spi>
 8002a4e:	e002      	b.n	8002a56 <W25qxx_EraseSector+0x62>
	}
	else
	{
		W25qxx_Spi(0x20);
 8002a50:	2020      	movs	r0, #32
 8002a52:	f7ff fdf5 	bl	8002640 <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	0c1b      	lsrs	r3, r3, #16
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f7ff fdef 	bl	8002640 <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	0a1b      	lsrs	r3, r3, #8
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7ff fde9 	bl	8002640 <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff fde4 	bl	8002640 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8002a78:	2201      	movs	r2, #1
 8002a7a:	2101      	movs	r1, #1
 8002a7c:	4808      	ldr	r0, [pc, #32]	; (8002aa0 <W25qxx_EraseSector+0xac>)
 8002a7e:	f008 fa6d 	bl	800af5c <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8002a82:	f7ff febb 	bl	80027fc <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
#endif
	W25qxx_Delay(1);
 8002a86:	2001      	movs	r0, #1
 8002a88:	f007 ff22 	bl	800a8d0 <HAL_Delay>
	w25qxx.Lock = 0;
 8002a8c:	4b03      	ldr	r3, [pc, #12]	; (8002a9c <W25qxx_EraseSector+0xa8>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8002a94:	bf00      	nop
 8002a96:	3708      	adds	r7, #8
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	200005e0 	.word	0x200005e0
 8002aa0:	48000400 	.word	0x48000400

08002aa4 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 8002aac:	4b07      	ldr	r3, [pc, #28]	; (8002acc <W25qxx_SectorToPage+0x28>)
 8002aae:	691b      	ldr	r3, [r3, #16]
 8002ab0:	687a      	ldr	r2, [r7, #4]
 8002ab2:	fb02 f303 	mul.w	r3, r2, r3
 8002ab6:	4a05      	ldr	r2, [pc, #20]	; (8002acc <W25qxx_SectorToPage+0x28>)
 8002ab8:	8952      	ldrh	r2, [r2, #10]
 8002aba:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	370c      	adds	r7, #12
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	200005e0 	.word	0x200005e0

08002ad0 <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	607a      	str	r2, [r7, #4]
 8002adc:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8002ade:	e002      	b.n	8002ae6 <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 8002ae0:	2001      	movs	r0, #1
 8002ae2:	f007 fef5 	bl	800a8d0 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8002ae6:	4b39      	ldr	r3, [pc, #228]	; (8002bcc <W25qxx_WritePage+0xfc>)
 8002ae8:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d0f7      	beq.n	8002ae0 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 8002af0:	4b36      	ldr	r3, [pc, #216]	; (8002bcc <W25qxx_WritePage+0xfc>)
 8002af2:	2201      	movs	r2, #1
 8002af4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 8002af8:	683a      	ldr	r2, [r7, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4413      	add	r3, r2
 8002afe:	4a33      	ldr	r2, [pc, #204]	; (8002bcc <W25qxx_WritePage+0xfc>)
 8002b00:	8952      	ldrh	r2, [r2, #10]
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d802      	bhi.n	8002b0c <W25qxx_WritePage+0x3c>
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d105      	bne.n	8002b18 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8002b0c:	4b2f      	ldr	r3, [pc, #188]	; (8002bcc <W25qxx_WritePage+0xfc>)
 8002b0e:	895b      	ldrh	r3, [r3, #10]
 8002b10:	461a      	mov	r2, r3
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 8002b18:	687a      	ldr	r2, [r7, #4]
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	4413      	add	r3, r2
 8002b1e:	4a2b      	ldr	r2, [pc, #172]	; (8002bcc <W25qxx_WritePage+0xfc>)
 8002b20:	8952      	ldrh	r2, [r2, #10]
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d905      	bls.n	8002b32 <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8002b26:	4b29      	ldr	r3, [pc, #164]	; (8002bcc <W25qxx_WritePage+0xfc>)
 8002b28:	895b      	ldrh	r3, [r3, #10]
 8002b2a:	461a      	mov	r2, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	W25qxx_WaitForWriteEnd();
 8002b32:	f7ff fe63 	bl	80027fc <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 8002b36:	f7ff fe05 	bl	8002744 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	2101      	movs	r1, #1
 8002b3e:	4824      	ldr	r0, [pc, #144]	; (8002bd0 <W25qxx_WritePage+0x100>)
 8002b40:	f008 fa0c 	bl	800af5c <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 8002b44:	4b21      	ldr	r3, [pc, #132]	; (8002bcc <W25qxx_WritePage+0xfc>)
 8002b46:	895b      	ldrh	r3, [r3, #10]
 8002b48:	461a      	mov	r2, r3
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	fb02 f303 	mul.w	r3, r2, r3
 8002b50:	687a      	ldr	r2, [r7, #4]
 8002b52:	4413      	add	r3, r2
 8002b54:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 8002b56:	4b1d      	ldr	r3, [pc, #116]	; (8002bcc <W25qxx_WritePage+0xfc>)
 8002b58:	781b      	ldrb	r3, [r3, #0]
 8002b5a:	2b08      	cmp	r3, #8
 8002b5c:	d909      	bls.n	8002b72 <W25qxx_WritePage+0xa2>
	{
		W25qxx_Spi(0x12);
 8002b5e:	2012      	movs	r0, #18
 8002b60:	f7ff fd6e 	bl	8002640 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	0e1b      	lsrs	r3, r3, #24
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f7ff fd68 	bl	8002640 <W25qxx_Spi>
 8002b70:	e002      	b.n	8002b78 <W25qxx_WritePage+0xa8>
	}
	else
	{
		W25qxx_Spi(0x02);
 8002b72:	2002      	movs	r0, #2
 8002b74:	f7ff fd64 	bl	8002640 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	0c1b      	lsrs	r3, r3, #16
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7ff fd5e 	bl	8002640 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	0a1b      	lsrs	r3, r3, #8
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7ff fd58 	bl	8002640 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	b2db      	uxtb	r3, r3
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff fd53 	bl	8002640 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	b29a      	uxth	r2, r3
 8002b9e:	2364      	movs	r3, #100	; 0x64
 8002ba0:	68f9      	ldr	r1, [r7, #12]
 8002ba2:	480c      	ldr	r0, [pc, #48]	; (8002bd4 <W25qxx_WritePage+0x104>)
 8002ba4:	f009 fdad 	bl	800c702 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8002ba8:	2201      	movs	r2, #1
 8002baa:	2101      	movs	r1, #1
 8002bac:	4808      	ldr	r0, [pc, #32]	; (8002bd0 <W25qxx_WritePage+0x100>)
 8002bae:	f008 f9d5 	bl	800af5c <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8002bb2:	f7ff fe23 	bl	80027fc <W25qxx_WaitForWriteEnd>
	}
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8002bb6:	2001      	movs	r0, #1
 8002bb8:	f007 fe8a 	bl	800a8d0 <HAL_Delay>
	w25qxx.Lock = 0;
 8002bbc:	4b03      	ldr	r3, [pc, #12]	; (8002bcc <W25qxx_WritePage+0xfc>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8002bc4:	bf00      	nop
 8002bc6:	3710      	adds	r7, #16
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	200005e0 	.word	0x200005e0
 8002bd0:	48000400 	.word	0x48000400
 8002bd4:	2000042c 	.word	0x2000042c

08002bd8 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b088      	sub	sp, #32
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	60b9      	str	r1, [r7, #8]
 8002be2:	607a      	str	r2, [r7, #4]
 8002be4:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 8002be6:	4b2c      	ldr	r3, [pc, #176]	; (8002c98 <W25qxx_WriteSector+0xc0>)
 8002be8:	691b      	ldr	r3, [r3, #16]
 8002bea:	683a      	ldr	r2, [r7, #0]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d802      	bhi.n	8002bf6 <W25qxx_WriteSector+0x1e>
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d102      	bne.n	8002bfc <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 8002bf6:	4b28      	ldr	r3, [pc, #160]	; (8002c98 <W25qxx_WriteSector+0xc0>)
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8002bfc:	4b26      	ldr	r3, [pc, #152]	; (8002c98 <W25qxx_WriteSector+0xc0>)
 8002bfe:	691b      	ldr	r3, [r3, #16]
 8002c00:	687a      	ldr	r2, [r7, #4]
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d243      	bcs.n	8002c8e <W25qxx_WriteSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	441a      	add	r2, r3
 8002c0c:	4b22      	ldr	r3, [pc, #136]	; (8002c98 <W25qxx_WriteSector+0xc0>)
 8002c0e:	691b      	ldr	r3, [r3, #16]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d905      	bls.n	8002c20 <W25qxx_WriteSector+0x48>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8002c14:	4b20      	ldr	r3, [pc, #128]	; (8002c98 <W25qxx_WriteSector+0xc0>)
 8002c16:	691a      	ldr	r2, [r3, #16]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	61bb      	str	r3, [r7, #24]
 8002c1e:	e001      	b.n	8002c24 <W25qxx_WriteSector+0x4c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8002c24:	68b8      	ldr	r0, [r7, #8]
 8002c26:	f7ff ff3d 	bl	8002aa4 <W25qxx_SectorToPage>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	4b1a      	ldr	r3, [pc, #104]	; (8002c98 <W25qxx_WriteSector+0xc0>)
 8002c2e:	895b      	ldrh	r3, [r3, #10]
 8002c30:	4619      	mov	r1, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c38:	4413      	add	r3, r2
 8002c3a:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8002c3c:	4b16      	ldr	r3, [pc, #88]	; (8002c98 <W25qxx_WriteSector+0xc0>)
 8002c3e:	895b      	ldrh	r3, [r3, #10]
 8002c40:	461a      	mov	r2, r3
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	fbb3 f1f2 	udiv	r1, r3, r2
 8002c48:	fb01 f202 	mul.w	r2, r1, r2
 8002c4c:	1a9b      	subs	r3, r3, r2
 8002c4e:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 8002c50:	69bb      	ldr	r3, [r7, #24]
 8002c52:	697a      	ldr	r2, [r7, #20]
 8002c54:	69f9      	ldr	r1, [r7, #28]
 8002c56:	68f8      	ldr	r0, [r7, #12]
 8002c58:	f7ff ff3a 	bl	8002ad0 <W25qxx_WritePage>
		StartPage++;
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	3301      	adds	r3, #1
 8002c60:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 8002c62:	4b0d      	ldr	r3, [pc, #52]	; (8002c98 <W25qxx_WriteSector+0xc0>)
 8002c64:	895b      	ldrh	r3, [r3, #10]
 8002c66:	461a      	mov	r2, r3
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	1a9a      	subs	r2, r3, r2
 8002c6c:	69bb      	ldr	r3, [r7, #24]
 8002c6e:	4413      	add	r3, r2
 8002c70:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8002c72:	4b09      	ldr	r3, [pc, #36]	; (8002c98 <W25qxx_WriteSector+0xc0>)
 8002c74:	895b      	ldrh	r3, [r3, #10]
 8002c76:	461a      	mov	r2, r3
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	68fa      	ldr	r2, [r7, #12]
 8002c7e:	4413      	add	r3, r2
 8002c80:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8002c82:	2300      	movs	r3, #0
 8002c84:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	dce1      	bgt.n	8002c50 <W25qxx_WriteSector+0x78>
 8002c8c:	e000      	b.n	8002c90 <W25qxx_WriteSector+0xb8>
		return;
 8002c8e:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8002c90:	3720      	adds	r7, #32
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	200005e0 	.word	0x200005e0

08002c9c <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b084      	sub	sp, #16
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	60f8      	str	r0, [r7, #12]
 8002ca4:	60b9      	str	r1, [r7, #8]
 8002ca6:	607a      	str	r2, [r7, #4]
 8002ca8:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8002caa:	e002      	b.n	8002cb2 <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 8002cac:	2001      	movs	r0, #1
 8002cae:	f007 fe0f 	bl	800a8d0 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8002cb2:	4b36      	ldr	r3, [pc, #216]	; (8002d8c <W25qxx_ReadPage+0xf0>)
 8002cb4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d0f7      	beq.n	8002cac <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 8002cbc:	4b33      	ldr	r3, [pc, #204]	; (8002d8c <W25qxx_ReadPage+0xf0>)
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 8002cc4:	4b31      	ldr	r3, [pc, #196]	; (8002d8c <W25qxx_ReadPage+0xf0>)
 8002cc6:	895b      	ldrh	r3, [r3, #10]
 8002cc8:	461a      	mov	r2, r3
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d802      	bhi.n	8002cd6 <W25qxx_ReadPage+0x3a>
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d102      	bne.n	8002cdc <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 8002cd6:	4b2d      	ldr	r3, [pc, #180]	; (8002d8c <W25qxx_ReadPage+0xf0>)
 8002cd8:	895b      	ldrh	r3, [r3, #10]
 8002cda:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	4413      	add	r3, r2
 8002ce2:	4a2a      	ldr	r2, [pc, #168]	; (8002d8c <W25qxx_ReadPage+0xf0>)
 8002ce4:	8952      	ldrh	r2, [r2, #10]
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d905      	bls.n	8002cf6 <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8002cea:	4b28      	ldr	r3, [pc, #160]	; (8002d8c <W25qxx_ReadPage+0xf0>)
 8002cec:	895b      	ldrh	r3, [r3, #10]
 8002cee:	461a      	mov	r2, r3
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 8002cf6:	4b25      	ldr	r3, [pc, #148]	; (8002d8c <W25qxx_ReadPage+0xf0>)
 8002cf8:	895b      	ldrh	r3, [r3, #10]
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	fb02 f303 	mul.w	r3, r2, r3
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	4413      	add	r3, r2
 8002d06:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8002d08:	2200      	movs	r2, #0
 8002d0a:	2101      	movs	r1, #1
 8002d0c:	4820      	ldr	r0, [pc, #128]	; (8002d90 <W25qxx_ReadPage+0xf4>)
 8002d0e:	f008 f925 	bl	800af5c <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8002d12:	4b1e      	ldr	r3, [pc, #120]	; (8002d8c <W25qxx_ReadPage+0xf0>)
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	2b08      	cmp	r3, #8
 8002d18:	d909      	bls.n	8002d2e <W25qxx_ReadPage+0x92>
	{
		W25qxx_Spi(0x0C);
 8002d1a:	200c      	movs	r0, #12
 8002d1c:	f7ff fc90 	bl	8002640 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	0e1b      	lsrs	r3, r3, #24
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7ff fc8a 	bl	8002640 <W25qxx_Spi>
 8002d2c:	e002      	b.n	8002d34 <W25qxx_ReadPage+0x98>
	}
	else
	{
		W25qxx_Spi(0x0B);
 8002d2e:	200b      	movs	r0, #11
 8002d30:	f7ff fc86 	bl	8002640 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	0c1b      	lsrs	r3, r3, #16
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f7ff fc80 	bl	8002640 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	0a1b      	lsrs	r3, r3, #8
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7ff fc7a 	bl	8002640 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	4618      	mov	r0, r3
 8002d52:	f7ff fc75 	bl	8002640 <W25qxx_Spi>
	W25qxx_Spi(0);
 8002d56:	2000      	movs	r0, #0
 8002d58:	f7ff fc72 	bl	8002640 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	b29a      	uxth	r2, r3
 8002d60:	2364      	movs	r3, #100	; 0x64
 8002d62:	68f9      	ldr	r1, [r7, #12]
 8002d64:	480b      	ldr	r0, [pc, #44]	; (8002d94 <W25qxx_ReadPage+0xf8>)
 8002d66:	f009 fe3a 	bl	800c9de <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	2101      	movs	r1, #1
 8002d6e:	4808      	ldr	r0, [pc, #32]	; (8002d90 <W25qxx_ReadPage+0xf4>)
 8002d70:	f008 f8f4 	bl	800af5c <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8002d74:	2001      	movs	r0, #1
 8002d76:	f007 fdab 	bl	800a8d0 <HAL_Delay>
	w25qxx.Lock = 0;
 8002d7a:	4b04      	ldr	r3, [pc, #16]	; (8002d8c <W25qxx_ReadPage+0xf0>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8002d82:	bf00      	nop
 8002d84:	3710      	adds	r7, #16
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	200005e0 	.word	0x200005e0
 8002d90:	48000400 	.word	0x48000400
 8002d94:	2000042c 	.word	0x2000042c

08002d98 <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b088      	sub	sp, #32
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	60f8      	str	r0, [r7, #12]
 8002da0:	60b9      	str	r1, [r7, #8]
 8002da2:	607a      	str	r2, [r7, #4]
 8002da4:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 8002da6:	4b2c      	ldr	r3, [pc, #176]	; (8002e58 <W25qxx_ReadSector+0xc0>)
 8002da8:	691b      	ldr	r3, [r3, #16]
 8002daa:	683a      	ldr	r2, [r7, #0]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d802      	bhi.n	8002db6 <W25qxx_ReadSector+0x1e>
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d102      	bne.n	8002dbc <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 8002db6:	4b28      	ldr	r3, [pc, #160]	; (8002e58 <W25qxx_ReadSector+0xc0>)
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8002dbc:	4b26      	ldr	r3, [pc, #152]	; (8002e58 <W25qxx_ReadSector+0xc0>)
 8002dbe:	691b      	ldr	r3, [r3, #16]
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d243      	bcs.n	8002e4e <W25qxx_ReadSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	441a      	add	r2, r3
 8002dcc:	4b22      	ldr	r3, [pc, #136]	; (8002e58 <W25qxx_ReadSector+0xc0>)
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d905      	bls.n	8002de0 <W25qxx_ReadSector+0x48>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8002dd4:	4b20      	ldr	r3, [pc, #128]	; (8002e58 <W25qxx_ReadSector+0xc0>)
 8002dd6:	691a      	ldr	r2, [r3, #16]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	61bb      	str	r3, [r7, #24]
 8002dde:	e001      	b.n	8002de4 <W25qxx_ReadSector+0x4c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8002de4:	68b8      	ldr	r0, [r7, #8]
 8002de6:	f7ff fe5d 	bl	8002aa4 <W25qxx_SectorToPage>
 8002dea:	4602      	mov	r2, r0
 8002dec:	4b1a      	ldr	r3, [pc, #104]	; (8002e58 <W25qxx_ReadSector+0xc0>)
 8002dee:	895b      	ldrh	r3, [r3, #10]
 8002df0:	4619      	mov	r1, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	fbb3 f3f1 	udiv	r3, r3, r1
 8002df8:	4413      	add	r3, r2
 8002dfa:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8002dfc:	4b16      	ldr	r3, [pc, #88]	; (8002e58 <W25qxx_ReadSector+0xc0>)
 8002dfe:	895b      	ldrh	r3, [r3, #10]
 8002e00:	461a      	mov	r2, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	fbb3 f1f2 	udiv	r1, r3, r2
 8002e08:	fb01 f202 	mul.w	r2, r1, r2
 8002e0c:	1a9b      	subs	r3, r3, r2
 8002e0e:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	697a      	ldr	r2, [r7, #20]
 8002e14:	69f9      	ldr	r1, [r7, #28]
 8002e16:	68f8      	ldr	r0, [r7, #12]
 8002e18:	f7ff ff40 	bl	8002c9c <W25qxx_ReadPage>
		StartPage++;
 8002e1c:	69fb      	ldr	r3, [r7, #28]
 8002e1e:	3301      	adds	r3, #1
 8002e20:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 8002e22:	4b0d      	ldr	r3, [pc, #52]	; (8002e58 <W25qxx_ReadSector+0xc0>)
 8002e24:	895b      	ldrh	r3, [r3, #10]
 8002e26:	461a      	mov	r2, r3
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	1a9a      	subs	r2, r3, r2
 8002e2c:	69bb      	ldr	r3, [r7, #24]
 8002e2e:	4413      	add	r3, r2
 8002e30:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8002e32:	4b09      	ldr	r3, [pc, #36]	; (8002e58 <W25qxx_ReadSector+0xc0>)
 8002e34:	895b      	ldrh	r3, [r3, #10]
 8002e36:	461a      	mov	r2, r3
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	1ad3      	subs	r3, r2, r3
 8002e3c:	68fa      	ldr	r2, [r7, #12]
 8002e3e:	4413      	add	r3, r2
 8002e40:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8002e42:	2300      	movs	r3, #0
 8002e44:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	dce1      	bgt.n	8002e10 <W25qxx_ReadSector+0x78>
 8002e4c:	e000      	b.n	8002e50 <W25qxx_ReadSector+0xb8>
		return;
 8002e4e:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8002e50:	3720      	adds	r7, #32
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	200005e0 	.word	0x200005e0

08002e5c <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b084      	sub	sp, #16
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 8002e64:	4b22      	ldr	r3, [pc, #136]	; (8002ef0 <WIZCHIP_READ+0x94>)
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	4798      	blx	r3
   WIZCHIP.CS._select();
 8002e6a:	4b21      	ldr	r3, [pc, #132]	; (8002ef0 <WIZCHIP_READ+0x94>)
 8002e6c:	695b      	ldr	r3, [r3, #20]
 8002e6e:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8002e70:	4b1f      	ldr	r3, [pc, #124]	; (8002ef0 <WIZCHIP_READ+0x94>)
 8002e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d003      	beq.n	8002e80 <WIZCHIP_READ+0x24>
 8002e78:	4b1d      	ldr	r3, [pc, #116]	; (8002ef0 <WIZCHIP_READ+0x94>)
 8002e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d114      	bne.n	8002eaa <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002e80:	4b1b      	ldr	r3, [pc, #108]	; (8002ef0 <WIZCHIP_READ+0x94>)
 8002e82:	6a1b      	ldr	r3, [r3, #32]
 8002e84:	687a      	ldr	r2, [r7, #4]
 8002e86:	0c12      	lsrs	r2, r2, #16
 8002e88:	b2d2      	uxtb	r2, r2
 8002e8a:	4610      	mov	r0, r2
 8002e8c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002e8e:	4b18      	ldr	r3, [pc, #96]	; (8002ef0 <WIZCHIP_READ+0x94>)
 8002e90:	6a1b      	ldr	r3, [r3, #32]
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	0a12      	lsrs	r2, r2, #8
 8002e96:	b2d2      	uxtb	r2, r2
 8002e98:	4610      	mov	r0, r2
 8002e9a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002e9c:	4b14      	ldr	r3, [pc, #80]	; (8002ef0 <WIZCHIP_READ+0x94>)
 8002e9e:	6a1b      	ldr	r3, [r3, #32]
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	b2d2      	uxtb	r2, r2
 8002ea4:	4610      	mov	r0, r2
 8002ea6:	4798      	blx	r3
 8002ea8:	e011      	b.n	8002ece <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	0c1b      	lsrs	r3, r3, #16
 8002eae:	b2db      	uxtb	r3, r3
 8002eb0:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	0a1b      	lsrs	r3, r3, #8
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8002ec0:	4b0b      	ldr	r3, [pc, #44]	; (8002ef0 <WIZCHIP_READ+0x94>)
 8002ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ec4:	f107 020c 	add.w	r2, r7, #12
 8002ec8:	2103      	movs	r1, #3
 8002eca:	4610      	mov	r0, r2
 8002ecc:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 8002ece:	4b08      	ldr	r3, [pc, #32]	; (8002ef0 <WIZCHIP_READ+0x94>)
 8002ed0:	69db      	ldr	r3, [r3, #28]
 8002ed2:	4798      	blx	r3
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 8002ed8:	4b05      	ldr	r3, [pc, #20]	; (8002ef0 <WIZCHIP_READ+0x94>)
 8002eda:	699b      	ldr	r3, [r3, #24]
 8002edc:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002ede:	4b04      	ldr	r3, [pc, #16]	; (8002ef0 <WIZCHIP_READ+0x94>)
 8002ee0:	691b      	ldr	r3, [r3, #16]
 8002ee2:	4798      	blx	r3
   return ret;
 8002ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3710      	adds	r7, #16
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	20000058 	.word	0x20000058

08002ef4 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b084      	sub	sp, #16
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	460b      	mov	r3, r1
 8002efe:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 8002f00:	4b22      	ldr	r3, [pc, #136]	; (8002f8c <WIZCHIP_WRITE+0x98>)
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	4798      	blx	r3
   WIZCHIP.CS._select();
 8002f06:	4b21      	ldr	r3, [pc, #132]	; (8002f8c <WIZCHIP_WRITE+0x98>)
 8002f08:	695b      	ldr	r3, [r3, #20]
 8002f0a:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f043 0304 	orr.w	r3, r3, #4
 8002f12:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8002f14:	4b1d      	ldr	r3, [pc, #116]	; (8002f8c <WIZCHIP_WRITE+0x98>)
 8002f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d119      	bne.n	8002f50 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002f1c:	4b1b      	ldr	r3, [pc, #108]	; (8002f8c <WIZCHIP_WRITE+0x98>)
 8002f1e:	6a1b      	ldr	r3, [r3, #32]
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	0c12      	lsrs	r2, r2, #16
 8002f24:	b2d2      	uxtb	r2, r2
 8002f26:	4610      	mov	r0, r2
 8002f28:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002f2a:	4b18      	ldr	r3, [pc, #96]	; (8002f8c <WIZCHIP_WRITE+0x98>)
 8002f2c:	6a1b      	ldr	r3, [r3, #32]
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	0a12      	lsrs	r2, r2, #8
 8002f32:	b2d2      	uxtb	r2, r2
 8002f34:	4610      	mov	r0, r2
 8002f36:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002f38:	4b14      	ldr	r3, [pc, #80]	; (8002f8c <WIZCHIP_WRITE+0x98>)
 8002f3a:	6a1b      	ldr	r3, [r3, #32]
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	b2d2      	uxtb	r2, r2
 8002f40:	4610      	mov	r0, r2
 8002f42:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 8002f44:	4b11      	ldr	r3, [pc, #68]	; (8002f8c <WIZCHIP_WRITE+0x98>)
 8002f46:	6a1b      	ldr	r3, [r3, #32]
 8002f48:	78fa      	ldrb	r2, [r7, #3]
 8002f4a:	4610      	mov	r0, r2
 8002f4c:	4798      	blx	r3
 8002f4e:	e013      	b.n	8002f78 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	0c1b      	lsrs	r3, r3, #16
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	0a1b      	lsrs	r3, r3, #8
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 8002f66:	78fb      	ldrb	r3, [r7, #3]
 8002f68:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 8002f6a:	4b08      	ldr	r3, [pc, #32]	; (8002f8c <WIZCHIP_WRITE+0x98>)
 8002f6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f6e:	f107 020c 	add.w	r2, r7, #12
 8002f72:	2104      	movs	r1, #4
 8002f74:	4610      	mov	r0, r2
 8002f76:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8002f78:	4b04      	ldr	r3, [pc, #16]	; (8002f8c <WIZCHIP_WRITE+0x98>)
 8002f7a:	699b      	ldr	r3, [r3, #24]
 8002f7c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002f7e:	4b03      	ldr	r3, [pc, #12]	; (8002f8c <WIZCHIP_WRITE+0x98>)
 8002f80:	691b      	ldr	r3, [r3, #16]
 8002f82:	4798      	blx	r3
}
 8002f84:	bf00      	nop
 8002f86:	3710      	adds	r7, #16
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	20000058 	.word	0x20000058

08002f90 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8002f90:	b590      	push	{r4, r7, lr}
 8002f92:	b087      	sub	sp, #28
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	60f8      	str	r0, [r7, #12]
 8002f98:	60b9      	str	r1, [r7, #8]
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8002f9e:	4b2b      	ldr	r3, [pc, #172]	; (800304c <WIZCHIP_READ_BUF+0xbc>)
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	4798      	blx	r3
   WIZCHIP.CS._select();
 8002fa4:	4b29      	ldr	r3, [pc, #164]	; (800304c <WIZCHIP_READ_BUF+0xbc>)
 8002fa6:	695b      	ldr	r3, [r3, #20]
 8002fa8:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8002faa:	4b28      	ldr	r3, [pc, #160]	; (800304c <WIZCHIP_READ_BUF+0xbc>)
 8002fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d003      	beq.n	8002fba <WIZCHIP_READ_BUF+0x2a>
 8002fb2:	4b26      	ldr	r3, [pc, #152]	; (800304c <WIZCHIP_READ_BUF+0xbc>)
 8002fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d126      	bne.n	8003008 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002fba:	4b24      	ldr	r3, [pc, #144]	; (800304c <WIZCHIP_READ_BUF+0xbc>)
 8002fbc:	6a1b      	ldr	r3, [r3, #32]
 8002fbe:	68fa      	ldr	r2, [r7, #12]
 8002fc0:	0c12      	lsrs	r2, r2, #16
 8002fc2:	b2d2      	uxtb	r2, r2
 8002fc4:	4610      	mov	r0, r2
 8002fc6:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002fc8:	4b20      	ldr	r3, [pc, #128]	; (800304c <WIZCHIP_READ_BUF+0xbc>)
 8002fca:	6a1b      	ldr	r3, [r3, #32]
 8002fcc:	68fa      	ldr	r2, [r7, #12]
 8002fce:	0a12      	lsrs	r2, r2, #8
 8002fd0:	b2d2      	uxtb	r2, r2
 8002fd2:	4610      	mov	r0, r2
 8002fd4:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002fd6:	4b1d      	ldr	r3, [pc, #116]	; (800304c <WIZCHIP_READ_BUF+0xbc>)
 8002fd8:	6a1b      	ldr	r3, [r3, #32]
 8002fda:	68fa      	ldr	r2, [r7, #12]
 8002fdc:	b2d2      	uxtb	r2, r2
 8002fde:	4610      	mov	r0, r2
 8002fe0:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	82fb      	strh	r3, [r7, #22]
 8002fe6:	e00a      	b.n	8002ffe <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8002fe8:	4b18      	ldr	r3, [pc, #96]	; (800304c <WIZCHIP_READ_BUF+0xbc>)
 8002fea:	69db      	ldr	r3, [r3, #28]
 8002fec:	8afa      	ldrh	r2, [r7, #22]
 8002fee:	68b9      	ldr	r1, [r7, #8]
 8002ff0:	188c      	adds	r4, r1, r2
 8002ff2:	4798      	blx	r3
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8002ff8:	8afb      	ldrh	r3, [r7, #22]
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	82fb      	strh	r3, [r7, #22]
 8002ffe:	8afa      	ldrh	r2, [r7, #22]
 8003000:	88fb      	ldrh	r3, [r7, #6]
 8003002:	429a      	cmp	r2, r3
 8003004:	d3f0      	bcc.n	8002fe8 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8003006:	e017      	b.n	8003038 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	0c1b      	lsrs	r3, r3, #16
 800300c:	b2db      	uxtb	r3, r3
 800300e:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	0a1b      	lsrs	r3, r3, #8
 8003014:	b2db      	uxtb	r3, r3
 8003016:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	b2db      	uxtb	r3, r3
 800301c:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800301e:	4b0b      	ldr	r3, [pc, #44]	; (800304c <WIZCHIP_READ_BUF+0xbc>)
 8003020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003022:	f107 0210 	add.w	r2, r7, #16
 8003026:	2103      	movs	r1, #3
 8003028:	4610      	mov	r0, r2
 800302a:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 800302c:	4b07      	ldr	r3, [pc, #28]	; (800304c <WIZCHIP_READ_BUF+0xbc>)
 800302e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003030:	88fa      	ldrh	r2, [r7, #6]
 8003032:	4611      	mov	r1, r2
 8003034:	68b8      	ldr	r0, [r7, #8]
 8003036:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8003038:	4b04      	ldr	r3, [pc, #16]	; (800304c <WIZCHIP_READ_BUF+0xbc>)
 800303a:	699b      	ldr	r3, [r3, #24]
 800303c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800303e:	4b03      	ldr	r3, [pc, #12]	; (800304c <WIZCHIP_READ_BUF+0xbc>)
 8003040:	691b      	ldr	r3, [r3, #16]
 8003042:	4798      	blx	r3
}
 8003044:	bf00      	nop
 8003046:	371c      	adds	r7, #28
 8003048:	46bd      	mov	sp, r7
 800304a:	bd90      	pop	{r4, r7, pc}
 800304c:	20000058 	.word	0x20000058

08003050 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b086      	sub	sp, #24
 8003054:	af00      	add	r7, sp, #0
 8003056:	60f8      	str	r0, [r7, #12]
 8003058:	60b9      	str	r1, [r7, #8]
 800305a:	4613      	mov	r3, r2
 800305c:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 800305e:	4b2b      	ldr	r3, [pc, #172]	; (800310c <WIZCHIP_WRITE_BUF+0xbc>)
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	4798      	blx	r3
   WIZCHIP.CS._select();
 8003064:	4b29      	ldr	r3, [pc, #164]	; (800310c <WIZCHIP_WRITE_BUF+0xbc>)
 8003066:	695b      	ldr	r3, [r3, #20]
 8003068:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f043 0304 	orr.w	r3, r3, #4
 8003070:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8003072:	4b26      	ldr	r3, [pc, #152]	; (800310c <WIZCHIP_WRITE_BUF+0xbc>)
 8003074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003076:	2b00      	cmp	r3, #0
 8003078:	d126      	bne.n	80030c8 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800307a:	4b24      	ldr	r3, [pc, #144]	; (800310c <WIZCHIP_WRITE_BUF+0xbc>)
 800307c:	6a1b      	ldr	r3, [r3, #32]
 800307e:	68fa      	ldr	r2, [r7, #12]
 8003080:	0c12      	lsrs	r2, r2, #16
 8003082:	b2d2      	uxtb	r2, r2
 8003084:	4610      	mov	r0, r2
 8003086:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8003088:	4b20      	ldr	r3, [pc, #128]	; (800310c <WIZCHIP_WRITE_BUF+0xbc>)
 800308a:	6a1b      	ldr	r3, [r3, #32]
 800308c:	68fa      	ldr	r2, [r7, #12]
 800308e:	0a12      	lsrs	r2, r2, #8
 8003090:	b2d2      	uxtb	r2, r2
 8003092:	4610      	mov	r0, r2
 8003094:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8003096:	4b1d      	ldr	r3, [pc, #116]	; (800310c <WIZCHIP_WRITE_BUF+0xbc>)
 8003098:	6a1b      	ldr	r3, [r3, #32]
 800309a:	68fa      	ldr	r2, [r7, #12]
 800309c:	b2d2      	uxtb	r2, r2
 800309e:	4610      	mov	r0, r2
 80030a0:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80030a2:	2300      	movs	r3, #0
 80030a4:	82fb      	strh	r3, [r7, #22]
 80030a6:	e00a      	b.n	80030be <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 80030a8:	4b18      	ldr	r3, [pc, #96]	; (800310c <WIZCHIP_WRITE_BUF+0xbc>)
 80030aa:	6a1b      	ldr	r3, [r3, #32]
 80030ac:	8afa      	ldrh	r2, [r7, #22]
 80030ae:	68b9      	ldr	r1, [r7, #8]
 80030b0:	440a      	add	r2, r1
 80030b2:	7812      	ldrb	r2, [r2, #0]
 80030b4:	4610      	mov	r0, r2
 80030b6:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80030b8:	8afb      	ldrh	r3, [r7, #22]
 80030ba:	3301      	adds	r3, #1
 80030bc:	82fb      	strh	r3, [r7, #22]
 80030be:	8afa      	ldrh	r2, [r7, #22]
 80030c0:	88fb      	ldrh	r3, [r7, #6]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d3f0      	bcc.n	80030a8 <WIZCHIP_WRITE_BUF+0x58>
 80030c6:	e017      	b.n	80030f8 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	0c1b      	lsrs	r3, r3, #16
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	0a1b      	lsrs	r3, r3, #8
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80030de:	4b0b      	ldr	r3, [pc, #44]	; (800310c <WIZCHIP_WRITE_BUF+0xbc>)
 80030e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e2:	f107 0210 	add.w	r2, r7, #16
 80030e6:	2103      	movs	r1, #3
 80030e8:	4610      	mov	r0, r2
 80030ea:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 80030ec:	4b07      	ldr	r3, [pc, #28]	; (800310c <WIZCHIP_WRITE_BUF+0xbc>)
 80030ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030f0:	88fa      	ldrh	r2, [r7, #6]
 80030f2:	4611      	mov	r1, r2
 80030f4:	68b8      	ldr	r0, [r7, #8]
 80030f6:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80030f8:	4b04      	ldr	r3, [pc, #16]	; (800310c <WIZCHIP_WRITE_BUF+0xbc>)
 80030fa:	699b      	ldr	r3, [r3, #24]
 80030fc:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80030fe:	4b03      	ldr	r3, [pc, #12]	; (800310c <WIZCHIP_WRITE_BUF+0xbc>)
 8003100:	691b      	ldr	r3, [r3, #16]
 8003102:	4798      	blx	r3
}
 8003104:	bf00      	nop
 8003106:	3718      	adds	r7, #24
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}
 800310c:	20000058 	.word	0x20000058

08003110 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 8003110:	b590      	push	{r4, r7, lr}
 8003112:	b085      	sub	sp, #20
 8003114:	af00      	add	r7, sp, #0
 8003116:	4603      	mov	r3, r0
 8003118:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 800311a:	2300      	movs	r3, #0
 800311c:	81fb      	strh	r3, [r7, #14]
 800311e:	2300      	movs	r3, #0
 8003120:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8003122:	79fb      	ldrb	r3, [r7, #7]
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	3301      	adds	r3, #1
 8003128:	00db      	lsls	r3, r3, #3
 800312a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800312e:	4618      	mov	r0, r3
 8003130:	f7ff fe94 	bl	8002e5c <WIZCHIP_READ>
 8003134:	4603      	mov	r3, r0
 8003136:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8003138:	89bb      	ldrh	r3, [r7, #12]
 800313a:	021b      	lsls	r3, r3, #8
 800313c:	b29c      	uxth	r4, r3
 800313e:	79fb      	ldrb	r3, [r7, #7]
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	3301      	adds	r3, #1
 8003144:	00db      	lsls	r3, r3, #3
 8003146:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 800314a:	4618      	mov	r0, r3
 800314c:	f7ff fe86 	bl	8002e5c <WIZCHIP_READ>
 8003150:	4603      	mov	r3, r0
 8003152:	b29b      	uxth	r3, r3
 8003154:	4423      	add	r3, r4
 8003156:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8003158:	89bb      	ldrh	r3, [r7, #12]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d01a      	beq.n	8003194 <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 800315e:	79fb      	ldrb	r3, [r7, #7]
 8003160:	009b      	lsls	r3, r3, #2
 8003162:	3301      	adds	r3, #1
 8003164:	00db      	lsls	r3, r3, #3
 8003166:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800316a:	4618      	mov	r0, r3
 800316c:	f7ff fe76 	bl	8002e5c <WIZCHIP_READ>
 8003170:	4603      	mov	r3, r0
 8003172:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8003174:	89fb      	ldrh	r3, [r7, #14]
 8003176:	021b      	lsls	r3, r3, #8
 8003178:	b29c      	uxth	r4, r3
 800317a:	79fb      	ldrb	r3, [r7, #7]
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	3301      	adds	r3, #1
 8003180:	00db      	lsls	r3, r3, #3
 8003182:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8003186:	4618      	mov	r0, r3
 8003188:	f7ff fe68 	bl	8002e5c <WIZCHIP_READ>
 800318c:	4603      	mov	r3, r0
 800318e:	b29b      	uxth	r3, r3
 8003190:	4423      	add	r3, r4
 8003192:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8003194:	89fa      	ldrh	r2, [r7, #14]
 8003196:	89bb      	ldrh	r3, [r7, #12]
 8003198:	429a      	cmp	r2, r3
 800319a:	d1c2      	bne.n	8003122 <getSn_TX_FSR+0x12>
   return val;
 800319c:	89fb      	ldrh	r3, [r7, #14]
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3714      	adds	r7, #20
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd90      	pop	{r4, r7, pc}

080031a6 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 80031a6:	b590      	push	{r4, r7, lr}
 80031a8:	b085      	sub	sp, #20
 80031aa:	af00      	add	r7, sp, #0
 80031ac:	4603      	mov	r3, r0
 80031ae:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 80031b0:	2300      	movs	r3, #0
 80031b2:	81fb      	strh	r3, [r7, #14]
 80031b4:	2300      	movs	r3, #0
 80031b6:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 80031b8:	79fb      	ldrb	r3, [r7, #7]
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	3301      	adds	r3, #1
 80031be:	00db      	lsls	r3, r3, #3
 80031c0:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7ff fe49 	bl	8002e5c <WIZCHIP_READ>
 80031ca:	4603      	mov	r3, r0
 80031cc:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 80031ce:	89bb      	ldrh	r3, [r7, #12]
 80031d0:	021b      	lsls	r3, r3, #8
 80031d2:	b29c      	uxth	r4, r3
 80031d4:	79fb      	ldrb	r3, [r7, #7]
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	3301      	adds	r3, #1
 80031da:	00db      	lsls	r3, r3, #3
 80031dc:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7ff fe3b 	bl	8002e5c <WIZCHIP_READ>
 80031e6:	4603      	mov	r3, r0
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	4423      	add	r3, r4
 80031ec:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 80031ee:	89bb      	ldrh	r3, [r7, #12]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d01a      	beq.n	800322a <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 80031f4:	79fb      	ldrb	r3, [r7, #7]
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	3301      	adds	r3, #1
 80031fa:	00db      	lsls	r3, r3, #3
 80031fc:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8003200:	4618      	mov	r0, r3
 8003202:	f7ff fe2b 	bl	8002e5c <WIZCHIP_READ>
 8003206:	4603      	mov	r3, r0
 8003208:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 800320a:	89fb      	ldrh	r3, [r7, #14]
 800320c:	021b      	lsls	r3, r3, #8
 800320e:	b29c      	uxth	r4, r3
 8003210:	79fb      	ldrb	r3, [r7, #7]
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	3301      	adds	r3, #1
 8003216:	00db      	lsls	r3, r3, #3
 8003218:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 800321c:	4618      	mov	r0, r3
 800321e:	f7ff fe1d 	bl	8002e5c <WIZCHIP_READ>
 8003222:	4603      	mov	r3, r0
 8003224:	b29b      	uxth	r3, r3
 8003226:	4423      	add	r3, r4
 8003228:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 800322a:	89fa      	ldrh	r2, [r7, #14]
 800322c:	89bb      	ldrh	r3, [r7, #12]
 800322e:	429a      	cmp	r2, r3
 8003230:	d1c2      	bne.n	80031b8 <getSn_RX_RSR+0x12>
   return val;
 8003232:	89fb      	ldrh	r3, [r7, #14]
}
 8003234:	4618      	mov	r0, r3
 8003236:	3714      	adds	r7, #20
 8003238:	46bd      	mov	sp, r7
 800323a:	bd90      	pop	{r4, r7, pc}

0800323c <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 800323c:	b590      	push	{r4, r7, lr}
 800323e:	b085      	sub	sp, #20
 8003240:	af00      	add	r7, sp, #0
 8003242:	4603      	mov	r3, r0
 8003244:	6039      	str	r1, [r7, #0]
 8003246:	71fb      	strb	r3, [r7, #7]
 8003248:	4613      	mov	r3, r2
 800324a:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 800324c:	2300      	movs	r3, #0
 800324e:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8003250:	2300      	movs	r3, #0
 8003252:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 8003254:	88bb      	ldrh	r3, [r7, #4]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d048      	beq.n	80032ec <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 800325a:	79fb      	ldrb	r3, [r7, #7]
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	3301      	adds	r3, #1
 8003260:	00db      	lsls	r3, r3, #3
 8003262:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003266:	4618      	mov	r0, r3
 8003268:	f7ff fdf8 	bl	8002e5c <WIZCHIP_READ>
 800326c:	4603      	mov	r3, r0
 800326e:	b29b      	uxth	r3, r3
 8003270:	021b      	lsls	r3, r3, #8
 8003272:	b29c      	uxth	r4, r3
 8003274:	79fb      	ldrb	r3, [r7, #7]
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	3301      	adds	r3, #1
 800327a:	00db      	lsls	r3, r3, #3
 800327c:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8003280:	4618      	mov	r0, r3
 8003282:	f7ff fdeb 	bl	8002e5c <WIZCHIP_READ>
 8003286:	4603      	mov	r3, r0
 8003288:	b29b      	uxth	r3, r3
 800328a:	4423      	add	r3, r4
 800328c:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 800328e:	89fb      	ldrh	r3, [r7, #14]
 8003290:	021b      	lsls	r3, r3, #8
 8003292:	79fa      	ldrb	r2, [r7, #7]
 8003294:	0092      	lsls	r2, r2, #2
 8003296:	3202      	adds	r2, #2
 8003298:	00d2      	lsls	r2, r2, #3
 800329a:	4413      	add	r3, r2
 800329c:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 800329e:	88bb      	ldrh	r3, [r7, #4]
 80032a0:	461a      	mov	r2, r3
 80032a2:	6839      	ldr	r1, [r7, #0]
 80032a4:	68b8      	ldr	r0, [r7, #8]
 80032a6:	f7ff fed3 	bl	8003050 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 80032aa:	89fa      	ldrh	r2, [r7, #14]
 80032ac:	88bb      	ldrh	r3, [r7, #4]
 80032ae:	4413      	add	r3, r2
 80032b0:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 80032b2:	79fb      	ldrb	r3, [r7, #7]
 80032b4:	009b      	lsls	r3, r3, #2
 80032b6:	3301      	adds	r3, #1
 80032b8:	00db      	lsls	r3, r3, #3
 80032ba:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80032be:	461a      	mov	r2, r3
 80032c0:	89fb      	ldrh	r3, [r7, #14]
 80032c2:	0a1b      	lsrs	r3, r3, #8
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	4619      	mov	r1, r3
 80032ca:	4610      	mov	r0, r2
 80032cc:	f7ff fe12 	bl	8002ef4 <WIZCHIP_WRITE>
 80032d0:	79fb      	ldrb	r3, [r7, #7]
 80032d2:	009b      	lsls	r3, r3, #2
 80032d4:	3301      	adds	r3, #1
 80032d6:	00db      	lsls	r3, r3, #3
 80032d8:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 80032dc:	461a      	mov	r2, r3
 80032de:	89fb      	ldrh	r3, [r7, #14]
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	4619      	mov	r1, r3
 80032e4:	4610      	mov	r0, r2
 80032e6:	f7ff fe05 	bl	8002ef4 <WIZCHIP_WRITE>
 80032ea:	e000      	b.n	80032ee <wiz_send_data+0xb2>
   if(len == 0)  return;
 80032ec:	bf00      	nop
}
 80032ee:	3714      	adds	r7, #20
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd90      	pop	{r4, r7, pc}

080032f4 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 80032f4:	b590      	push	{r4, r7, lr}
 80032f6:	b085      	sub	sp, #20
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	4603      	mov	r3, r0
 80032fc:	6039      	str	r1, [r7, #0]
 80032fe:	71fb      	strb	r3, [r7, #7]
 8003300:	4613      	mov	r3, r2
 8003302:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8003304:	2300      	movs	r3, #0
 8003306:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8003308:	2300      	movs	r3, #0
 800330a:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 800330c:	88bb      	ldrh	r3, [r7, #4]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d048      	beq.n	80033a4 <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 8003312:	79fb      	ldrb	r3, [r7, #7]
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	3301      	adds	r3, #1
 8003318:	00db      	lsls	r3, r3, #3
 800331a:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800331e:	4618      	mov	r0, r3
 8003320:	f7ff fd9c 	bl	8002e5c <WIZCHIP_READ>
 8003324:	4603      	mov	r3, r0
 8003326:	b29b      	uxth	r3, r3
 8003328:	021b      	lsls	r3, r3, #8
 800332a:	b29c      	uxth	r4, r3
 800332c:	79fb      	ldrb	r3, [r7, #7]
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	3301      	adds	r3, #1
 8003332:	00db      	lsls	r3, r3, #3
 8003334:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8003338:	4618      	mov	r0, r3
 800333a:	f7ff fd8f 	bl	8002e5c <WIZCHIP_READ>
 800333e:	4603      	mov	r3, r0
 8003340:	b29b      	uxth	r3, r3
 8003342:	4423      	add	r3, r4
 8003344:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8003346:	89fb      	ldrh	r3, [r7, #14]
 8003348:	021b      	lsls	r3, r3, #8
 800334a:	79fa      	ldrb	r2, [r7, #7]
 800334c:	0092      	lsls	r2, r2, #2
 800334e:	3203      	adds	r2, #3
 8003350:	00d2      	lsls	r2, r2, #3
 8003352:	4413      	add	r3, r2
 8003354:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8003356:	88bb      	ldrh	r3, [r7, #4]
 8003358:	461a      	mov	r2, r3
 800335a:	6839      	ldr	r1, [r7, #0]
 800335c:	68b8      	ldr	r0, [r7, #8]
 800335e:	f7ff fe17 	bl	8002f90 <WIZCHIP_READ_BUF>
   ptr += len;
 8003362:	89fa      	ldrh	r2, [r7, #14]
 8003364:	88bb      	ldrh	r3, [r7, #4]
 8003366:	4413      	add	r3, r2
 8003368:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 800336a:	79fb      	ldrb	r3, [r7, #7]
 800336c:	009b      	lsls	r3, r3, #2
 800336e:	3301      	adds	r3, #1
 8003370:	00db      	lsls	r3, r3, #3
 8003372:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8003376:	461a      	mov	r2, r3
 8003378:	89fb      	ldrh	r3, [r7, #14]
 800337a:	0a1b      	lsrs	r3, r3, #8
 800337c:	b29b      	uxth	r3, r3
 800337e:	b2db      	uxtb	r3, r3
 8003380:	4619      	mov	r1, r3
 8003382:	4610      	mov	r0, r2
 8003384:	f7ff fdb6 	bl	8002ef4 <WIZCHIP_WRITE>
 8003388:	79fb      	ldrb	r3, [r7, #7]
 800338a:	009b      	lsls	r3, r3, #2
 800338c:	3301      	adds	r3, #1
 800338e:	00db      	lsls	r3, r3, #3
 8003390:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8003394:	461a      	mov	r2, r3
 8003396:	89fb      	ldrh	r3, [r7, #14]
 8003398:	b2db      	uxtb	r3, r3
 800339a:	4619      	mov	r1, r3
 800339c:	4610      	mov	r0, r2
 800339e:	f7ff fda9 	bl	8002ef4 <WIZCHIP_WRITE>
 80033a2:	e000      	b.n	80033a6 <wiz_recv_data+0xb2>
   if(len == 0) return;
 80033a4:	bf00      	nop
}
 80033a6:	3714      	adds	r7, #20
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd90      	pop	{r4, r7, pc}

080033ac <httpc_init>:
192.168.0.206
*/
/* Public & Private functions ------------------------------------------------*/

uint8_t httpc_init(uint8_t sock, uint8_t * ip, uint16_t port, uint8_t * sbuf, uint8_t * rbuf)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b087      	sub	sp, #28
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	60b9      	str	r1, [r7, #8]
 80033b4:	607b      	str	r3, [r7, #4]
 80033b6:	4603      	mov	r3, r0
 80033b8:	73fb      	strb	r3, [r7, #15]
 80033ba:	4613      	mov	r3, r2
 80033bc:	81bb      	strh	r3, [r7, #12]
	uint8_t ret = HTTPC_FALSE;
 80033be:	2300      	movs	r3, #0
 80033c0:	75fb      	strb	r3, [r7, #23]

	if(sock <= _WIZCHIP_SOCK_NUM_)
 80033c2:	7bfb      	ldrb	r3, [r7, #15]
 80033c4:	2b08      	cmp	r3, #8
 80033c6:	d81e      	bhi.n	8003406 <httpc_init+0x5a>
	{
		// Hardware socket number for HTTP client (0 ~ 7)
		httpsock = sock;
 80033c8:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80033cc:	4b11      	ldr	r3, [pc, #68]	; (8003414 <httpc_init+0x68>)
 80033ce:	701a      	strb	r2, [r3, #0]

		// Shared buffers: HTTP Send / Recevice
		httpc_send_buf = sbuf;
 80033d0:	4a11      	ldr	r2, [pc, #68]	; (8003418 <httpc_init+0x6c>)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6013      	str	r3, [r2, #0]
		httpc_recv_buf = rbuf;
 80033d6:	4a11      	ldr	r2, [pc, #68]	; (800341c <httpc_init+0x70>)
 80033d8:	6a3b      	ldr	r3, [r7, #32]
 80033da:	6013      	str	r3, [r2, #0]

		// Destination IP address and Port number
		// (Destination = HTTP server)
		dest_ip[0] = ip[0];
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	781a      	ldrb	r2, [r3, #0]
 80033e0:	4b0f      	ldr	r3, [pc, #60]	; (8003420 <httpc_init+0x74>)
 80033e2:	701a      	strb	r2, [r3, #0]
		dest_ip[1] = ip[1];
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	785a      	ldrb	r2, [r3, #1]
 80033e8:	4b0d      	ldr	r3, [pc, #52]	; (8003420 <httpc_init+0x74>)
 80033ea:	705a      	strb	r2, [r3, #1]
		dest_ip[2] = ip[2];
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	789a      	ldrb	r2, [r3, #2]
 80033f0:	4b0b      	ldr	r3, [pc, #44]	; (8003420 <httpc_init+0x74>)
 80033f2:	709a      	strb	r2, [r3, #2]
		dest_ip[3] = ip[3];
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	78da      	ldrb	r2, [r3, #3]
 80033f8:	4b09      	ldr	r3, [pc, #36]	; (8003420 <httpc_init+0x74>)
 80033fa:	70da      	strb	r2, [r3, #3]
		dest_port = port;
 80033fc:	4a09      	ldr	r2, [pc, #36]	; (8003424 <httpc_init+0x78>)
 80033fe:	89bb      	ldrh	r3, [r7, #12]
 8003400:	8013      	strh	r3, [r2, #0]

		ret = HTTPC_TRUE;
 8003402:	2301      	movs	r3, #1
 8003404:	75fb      	strb	r3, [r7, #23]
	}

	return ret;
 8003406:	7dfb      	ldrb	r3, [r7, #23]
}
 8003408:	4618      	mov	r0, r3
 800340a:	371c      	adds	r7, #28
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr
 8003414:	20000610 	.word	0x20000610
 8003418:	20000608 	.word	0x20000608
 800341c:	2000060c 	.word	0x2000060c
 8003420:	2000001c 	.word	0x2000001c
 8003424:	20000020 	.word	0x20000020

08003428 <httpc_connection_handler>:


// return: true / false
uint8_t httpc_connection_handler()
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b082      	sub	sp, #8
 800342c:	af00      	add	r7, sp, #0
	uint8_t ret = HTTPC_FALSE;
 800342e:	2300      	movs	r3, #0
 8003430:	71fb      	strb	r3, [r7, #7]
#ifdef _HTTPCLIENT_DEBUG_
	uint8_t destip[4] = {0, };
	uint16_t destport = 80;
#endif

	uint8_t state = getSn_SR(httpsock);
 8003432:	4b53      	ldr	r3, [pc, #332]	; (8003580 <httpc_connection_handler+0x158>)
 8003434:	f993 3000 	ldrsb.w	r3, [r3]
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	3301      	adds	r3, #1
 800343c:	00db      	lsls	r3, r3, #3
 800343e:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003442:	4618      	mov	r0, r3
 8003444:	f7ff fd0a 	bl	8002e5c <WIZCHIP_READ>
 8003448:	4603      	mov	r3, r0
 800344a:	71bb      	strb	r3, [r7, #6]
	switch(state)
 800344c:	79bb      	ldrb	r3, [r7, #6]
 800344e:	2b1c      	cmp	r3, #28
 8003450:	f200 808d 	bhi.w	800356e <httpc_connection_handler+0x146>
 8003454:	a201      	add	r2, pc, #4	; (adr r2, 800345c <httpc_connection_handler+0x34>)
 8003456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800345a:	bf00      	nop
 800345c:	0800352b 	.word	0x0800352b
 8003460:	0800356f 	.word	0x0800356f
 8003464:	0800356f 	.word	0x0800356f
 8003468:	0800356f 	.word	0x0800356f
 800346c:	0800356f 	.word	0x0800356f
 8003470:	0800356f 	.word	0x0800356f
 8003474:	0800356f 	.word	0x0800356f
 8003478:	0800356f 	.word	0x0800356f
 800347c:	0800356f 	.word	0x0800356f
 8003480:	0800356f 	.word	0x0800356f
 8003484:	0800356f 	.word	0x0800356f
 8003488:	0800356f 	.word	0x0800356f
 800348c:	0800356f 	.word	0x0800356f
 8003490:	0800356f 	.word	0x0800356f
 8003494:	0800356f 	.word	0x0800356f
 8003498:	0800356f 	.word	0x0800356f
 800349c:	0800356f 	.word	0x0800356f
 80034a0:	0800356f 	.word	0x0800356f
 80034a4:	0800356f 	.word	0x0800356f
 80034a8:	080034d1 	.word	0x080034d1
 80034ac:	0800356f 	.word	0x0800356f
 80034b0:	0800356f 	.word	0x0800356f
 80034b4:	0800356f 	.word	0x0800356f
 80034b8:	080034d7 	.word	0x080034d7
 80034bc:	0800352b 	.word	0x0800352b
 80034c0:	0800356f 	.word	0x0800356f
 80034c4:	0800356f 	.word	0x0800356f
 80034c8:	0800356f 	.word	0x0800356f
 80034cc:	0800351b 	.word	0x0800351b
	{
		case SOCK_INIT:
			// state: connect
			ret = HTTPC_TRUE;
 80034d0:	2301      	movs	r3, #1
 80034d2:	71fb      	strb	r3, [r7, #7]
			break;
 80034d4:	e04e      	b.n	8003574 <httpc_connection_handler+0x14c>

		case SOCK_ESTABLISHED:
			if(getSn_IR(httpsock) & Sn_IR_CON)
 80034d6:	4b2a      	ldr	r3, [pc, #168]	; (8003580 <httpc_connection_handler+0x158>)
 80034d8:	f993 3000 	ldrsb.w	r3, [r3]
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	3301      	adds	r3, #1
 80034e0:	00db      	lsls	r3, r3, #3
 80034e2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80034e6:	4618      	mov	r0, r3
 80034e8:	f7ff fcb8 	bl	8002e5c <WIZCHIP_READ>
 80034ec:	4603      	mov	r3, r0
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00e      	beq.n	8003514 <httpc_connection_handler+0xec>
				// Serial debug message printout
				getsockopt(httpsock, SO_DESTIP, &destip);
				getsockopt(httpsock, SO_DESTPORT, &destport);
				printf(" > HTTP CLIENT: CONNECTED TO - %d.%d.%d.%d : %d\r\n",destip[0], destip[1], destip[2], destip[3], destport);
#endif
				httpc_isConnected = HTTPC_TRUE;
 80034f6:	4b23      	ldr	r3, [pc, #140]	; (8003584 <httpc_connection_handler+0x15c>)
 80034f8:	2201      	movs	r2, #1
 80034fa:	701a      	strb	r2, [r3, #0]
				//receivehttpcheck();
				setSn_IR(httpsock, Sn_IR_CON);
 80034fc:	4b20      	ldr	r3, [pc, #128]	; (8003580 <httpc_connection_handler+0x158>)
 80034fe:	f993 3000 	ldrsb.w	r3, [r3]
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	3301      	adds	r3, #1
 8003506:	00db      	lsls	r3, r3, #3
 8003508:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800350c:	2101      	movs	r1, #1
 800350e:	4618      	mov	r0, r3
 8003510:	f7ff fcf0 	bl	8002ef4 <WIZCHIP_WRITE>
			}

			//httpc_isReceived = getSn_RX_RSR(httpsock);
			ret = HTTPC_CONNECTED;
 8003514:	2302      	movs	r3, #2
 8003516:	71fb      	strb	r3, [r7, #7]
			break;
 8003518:	e02c      	b.n	8003574 <httpc_connection_handler+0x14c>

		case SOCK_CLOSE_WAIT:
			disconnect(httpsock);
 800351a:	4b19      	ldr	r3, [pc, #100]	; (8003580 <httpc_connection_handler+0x158>)
 800351c:	f993 3000 	ldrsb.w	r3, [r3]
 8003520:	b2db      	uxtb	r3, r3
 8003522:	4618      	mov	r0, r3
 8003524:	f000 fcf0 	bl	8003f08 <disconnect>
			break;
 8003528:	e024      	b.n	8003574 <httpc_connection_handler+0x14c>

		case SOCK_FIN_WAIT:
		case SOCK_CLOSED:
			httpc_isSockOpen = HTTPC_FALSE;
 800352a:	4b17      	ldr	r3, [pc, #92]	; (8003588 <httpc_connection_handler+0x160>)
 800352c:	2200      	movs	r2, #0
 800352e:	701a      	strb	r2, [r3, #0]
			httpc_isConnected = HTTPC_FALSE;
 8003530:	4b14      	ldr	r3, [pc, #80]	; (8003584 <httpc_connection_handler+0x15c>)
 8003532:	2200      	movs	r2, #0
 8003534:	701a      	strb	r2, [r3, #0]

			source_port = get_httpc_any_port();
 8003536:	f000 f91d 	bl	8003774 <get_httpc_any_port>
 800353a:	4603      	mov	r3, r0
 800353c:	80bb      	strh	r3, [r7, #4]
#ifdef _HTTPCLIENT_DEBUG_
			printf(" > HTTP CLIENT: source_port = %d\r\n", source_port);
#endif

			if(socket(httpsock, Sn_MR_TCP, source_port, Sn_MR_ND) == httpsock)
 800353e:	4b10      	ldr	r3, [pc, #64]	; (8003580 <httpc_connection_handler+0x158>)
 8003540:	f993 3000 	ldrsb.w	r3, [r3]
 8003544:	b2d8      	uxtb	r0, r3
 8003546:	88ba      	ldrh	r2, [r7, #4]
 8003548:	2320      	movs	r3, #32
 800354a:	2101      	movs	r1, #1
 800354c:	f000 fa7c 	bl	8003a48 <socket>
 8003550:	4603      	mov	r3, r0
 8003552:	461a      	mov	r2, r3
 8003554:	4b0a      	ldr	r3, [pc, #40]	; (8003580 <httpc_connection_handler+0x158>)
 8003556:	f993 3000 	ldrsb.w	r3, [r3]
 800355a:	429a      	cmp	r2, r3
 800355c:	d109      	bne.n	8003572 <httpc_connection_handler+0x14a>
			{
				if(httpc_isSockOpen == HTTPC_FALSE)
 800355e:	4b0a      	ldr	r3, [pc, #40]	; (8003588 <httpc_connection_handler+0x160>)
 8003560:	781b      	ldrb	r3, [r3, #0]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d105      	bne.n	8003572 <httpc_connection_handler+0x14a>
				{
#ifdef _HTTPCLIENT_DEBUG_
					printf(" > HTTP CLIENT: SOCKOPEN\r\n");
#endif
					httpc_isSockOpen = HTTPC_TRUE;
 8003566:	4b08      	ldr	r3, [pc, #32]	; (8003588 <httpc_connection_handler+0x160>)
 8003568:	2201      	movs	r2, #1
 800356a:	701a      	strb	r2, [r3, #0]
				}
			}


			break;
 800356c:	e001      	b.n	8003572 <httpc_connection_handler+0x14a>

		default:
			break;
 800356e:	bf00      	nop
 8003570:	e000      	b.n	8003574 <httpc_connection_handler+0x14c>
			break;
 8003572:	bf00      	nop
	}

	return ret;
 8003574:	79fb      	ldrb	r3, [r7, #7]
}
 8003576:	4618      	mov	r0, r3
 8003578:	3708      	adds	r7, #8
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	20000610 	.word	0x20000610
 8003584:	20000615 	.word	0x20000615
 8003588:	20000614 	.word	0x20000614

0800358c <httpc_connect>:


// return: socket status
uint8_t httpc_connect()
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b082      	sub	sp, #8
 8003590:	af00      	add	r7, sp, #0
	uint8_t ret = HTTPC_FALSE;
 8003592:	2300      	movs	r3, #0
 8003594:	71fb      	strb	r3, [r7, #7]

	if(httpsock >= 0)
 8003596:	4b0f      	ldr	r3, [pc, #60]	; (80035d4 <httpc_connect+0x48>)
 8003598:	f993 3000 	ldrsb.w	r3, [r3]
 800359c:	2b00      	cmp	r3, #0
 800359e:	db14      	blt.n	80035ca <httpc_connect+0x3e>
	{
		if(httpc_isSockOpen == HTTPC_TRUE)
 80035a0:	4b0d      	ldr	r3, [pc, #52]	; (80035d8 <httpc_connect+0x4c>)
 80035a2:	781b      	ldrb	r3, [r3, #0]
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d110      	bne.n	80035ca <httpc_connect+0x3e>
		{
			// TCP connect
			ret = connect(httpsock, dest_ip, dest_port);
 80035a8:	4b0a      	ldr	r3, [pc, #40]	; (80035d4 <httpc_connect+0x48>)
 80035aa:	f993 3000 	ldrsb.w	r3, [r3]
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	4a0a      	ldr	r2, [pc, #40]	; (80035dc <httpc_connect+0x50>)
 80035b2:	8812      	ldrh	r2, [r2, #0]
 80035b4:	490a      	ldr	r1, [pc, #40]	; (80035e0 <httpc_connect+0x54>)
 80035b6:	4618      	mov	r0, r3
 80035b8:	f000 fbca 	bl	8003d50 <connect>
 80035bc:	4603      	mov	r3, r0
 80035be:	71fb      	strb	r3, [r7, #7]
			if(ret == SOCK_OK) ret = HTTPC_TRUE;
 80035c0:	79fb      	ldrb	r3, [r7, #7]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d101      	bne.n	80035ca <httpc_connect+0x3e>
 80035c6:	2301      	movs	r3, #1
 80035c8:	71fb      	strb	r3, [r7, #7]
		}
	}

	return ret;
 80035ca:	79fb      	ldrb	r3, [r7, #7]
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3708      	adds	r7, #8
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	20000610 	.word	0x20000610
 80035d8:	20000614 	.word	0x20000614
 80035dc:	20000020 	.word	0x20000020
 80035e0:	2000001c 	.word	0x2000001c

080035e4 <httpc_send>:
}


// return: sent data length
uint16_t httpc_send(HttpRequest * req, uint8_t * buf, uint8_t * body, uint16_t content_len)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b086      	sub	sp, #24
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	60f8      	str	r0, [r7, #12]
 80035ec:	60b9      	str	r1, [r7, #8]
 80035ee:	607a      	str	r2, [r7, #4]
 80035f0:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	uint16_t len;
	uint8_t http_header_generated = HTTPC_FAILED;
 80035f2:	2300      	movs	r3, #0
 80035f4:	74fb      	strb	r3, [r7, #19]

	if(httpc_isConnected == HTTPC_TRUE)
 80035f6:	4b54      	ldr	r3, [pc, #336]	; (8003748 <httpc_send+0x164>)
 80035f8:	781b      	ldrb	r3, [r3, #0]
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	f040 809d 	bne.w	800373a <httpc_send+0x156>
	{
		do
		{
			memset(buf, 0x00, DATA_BUF_SIZE);
 8003600:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003604:	2100      	movs	r1, #0
 8003606:	68b8      	ldr	r0, [r7, #8]
 8003608:	f00b ff66 	bl	800f4d8 <memset>

			/* HTTP request header */
			len = sprintf((char *)buf, "%s %s HTTP/1.1\r\n", req->method, req->uri);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	494d      	ldr	r1, [pc, #308]	; (800374c <httpc_send+0x168>)
 8003616:	68b8      	ldr	r0, [r7, #8]
 8003618:	f00c f894 	bl	800f744 <siprintf>
 800361c:	4603      	mov	r3, r0
 800361e:	82bb      	strh	r3, [r7, #20]
			len += sprintf((char *)buf+len, "Host: %s\r\n", req->host);
 8003620:	8abb      	ldrh	r3, [r7, #20]
 8003622:	68ba      	ldr	r2, [r7, #8]
 8003624:	18d0      	adds	r0, r2, r3
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	461a      	mov	r2, r3
 800362c:	4948      	ldr	r1, [pc, #288]	; (8003750 <httpc_send+0x16c>)
 800362e:	f00c f889 	bl	800f744 <siprintf>
 8003632:	4603      	mov	r3, r0
 8003634:	b29a      	uxth	r2, r3
 8003636:	8abb      	ldrh	r3, [r7, #20]
 8003638:	4413      	add	r3, r2
 800363a:	82bb      	strh	r3, [r7, #20]
			len += sprintf((char *)buf+len, "Connection: %s\r\n", req->connection);
 800363c:	8abb      	ldrh	r3, [r7, #20]
 800363e:	68ba      	ldr	r2, [r7, #8]
 8003640:	18d0      	adds	r0, r2, r3
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	691b      	ldr	r3, [r3, #16]
 8003646:	461a      	mov	r2, r3
 8003648:	4942      	ldr	r1, [pc, #264]	; (8003754 <httpc_send+0x170>)
 800364a:	f00c f87b 	bl	800f744 <siprintf>
 800364e:	4603      	mov	r3, r0
 8003650:	b29a      	uxth	r2, r3
 8003652:	8abb      	ldrh	r3, [r7, #20]
 8003654:	4413      	add	r3, r2
 8003656:	82bb      	strh	r3, [r7, #20]

			// HTTP content type: POST / PUT only
			if(content_len > 0)
 8003658:	887b      	ldrh	r3, [r7, #2]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d032      	beq.n	80036c4 <httpc_send+0xe0>
			{
				len += sprintf((char *)buf+len, "Content-Length: %d\r\n", content_len);
 800365e:	8abb      	ldrh	r3, [r7, #20]
 8003660:	68ba      	ldr	r2, [r7, #8]
 8003662:	4413      	add	r3, r2
 8003664:	887a      	ldrh	r2, [r7, #2]
 8003666:	493c      	ldr	r1, [pc, #240]	; (8003758 <httpc_send+0x174>)
 8003668:	4618      	mov	r0, r3
 800366a:	f00c f86b 	bl	800f744 <siprintf>
 800366e:	4603      	mov	r3, r0
 8003670:	b29a      	uxth	r2, r3
 8003672:	8abb      	ldrh	r3, [r7, #20]
 8003674:	4413      	add	r3, r2
 8003676:	82bb      	strh	r3, [r7, #20]

				if(strcmp((char *)req->content_type, HTTP_CTYPE_MULTIPART_FORM) == 0)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	4937      	ldr	r1, [pc, #220]	; (800375c <httpc_send+0x178>)
 800367e:	4618      	mov	r0, r3
 8003680:	f7fc fda6 	bl	80001d0 <strcmp>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d10e      	bne.n	80036a8 <httpc_send+0xc4>
				{
					// HTTP content type: multipart/form-data
					len += sprintf((char *)buf+len, "Content-Type: %s; boundary=%s\r\n", req->content_type, formDataBoundary);
 800368a:	8abb      	ldrh	r3, [r7, #20]
 800368c:	68ba      	ldr	r2, [r7, #8]
 800368e:	18d0      	adds	r0, r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	68da      	ldr	r2, [r3, #12]
 8003694:	4b32      	ldr	r3, [pc, #200]	; (8003760 <httpc_send+0x17c>)
 8003696:	4933      	ldr	r1, [pc, #204]	; (8003764 <httpc_send+0x180>)
 8003698:	f00c f854 	bl	800f744 <siprintf>
 800369c:	4603      	mov	r3, r0
 800369e:	b29a      	uxth	r2, r3
 80036a0:	8abb      	ldrh	r3, [r7, #20]
 80036a2:	4413      	add	r3, r2
 80036a4:	82bb      	strh	r3, [r7, #20]
 80036a6:	e00d      	b.n	80036c4 <httpc_send+0xe0>
				}
				else
				{
					// HTTP content type: others
					len += sprintf((char *)buf+len, "Content-Type: %s\r\n", req->content_type); // HTTP content type: others
 80036a8:	8abb      	ldrh	r3, [r7, #20]
 80036aa:	68ba      	ldr	r2, [r7, #8]
 80036ac:	18d0      	adds	r0, r2, r3
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	68db      	ldr	r3, [r3, #12]
 80036b2:	461a      	mov	r2, r3
 80036b4:	492c      	ldr	r1, [pc, #176]	; (8003768 <httpc_send+0x184>)
 80036b6:	f00c f845 	bl	800f744 <siprintf>
 80036ba:	4603      	mov	r3, r0
 80036bc:	b29a      	uxth	r2, r3
 80036be:	8abb      	ldrh	r3, [r7, #20]
 80036c0:	4413      	add	r3, r2
 80036c2:	82bb      	strh	r3, [r7, #20]
				}
			}
			len += sprintf((char *)buf+len, "\r\n");
 80036c4:	8abb      	ldrh	r3, [r7, #20]
 80036c6:	68ba      	ldr	r2, [r7, #8]
 80036c8:	4413      	add	r3, r2
 80036ca:	4928      	ldr	r1, [pc, #160]	; (800376c <httpc_send+0x188>)
 80036cc:	4618      	mov	r0, r3
 80036ce:	f00c f839 	bl	800f744 <siprintf>
 80036d2:	4603      	mov	r3, r0
 80036d4:	b29a      	uxth	r2, r3
 80036d6:	8abb      	ldrh	r3, [r7, #20]
 80036d8:	4413      	add	r3, r2
 80036da:	82bb      	strh	r3, [r7, #20]

			// Avoiding buffer overflow
			if((len + content_len) > DATA_BUF_SIZE) {
 80036dc:	8aba      	ldrh	r2, [r7, #20]
 80036de:	887b      	ldrh	r3, [r7, #2]
 80036e0:	4413      	add	r3, r2
 80036e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036e6:	dd04      	ble.n	80036f2 <httpc_send+0x10e>
				content_len = DATA_BUF_SIZE - len; // HTTP request header re-generation (do-while)
 80036e8:	8abb      	ldrh	r3, [r7, #20]
 80036ea:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80036ee:	807b      	strh	r3, [r7, #2]
 80036f0:	e001      	b.n	80036f6 <httpc_send+0x112>
				//http_header_generated = FAILED;
			} else {
				http_header_generated = HTTPC_SUCCESS;
 80036f2:	2301      	movs	r3, #1
 80036f4:	74fb      	strb	r3, [r7, #19]
			}
		} while(http_header_generated != HTTPC_SUCCESS);
 80036f6:	7cfb      	ldrb	r3, [r7, #19]
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d181      	bne.n	8003600 <httpc_send+0x1c>

		/* HTTP request body */
		for(i = 0; i < content_len; i++)
 80036fc:	2300      	movs	r3, #0
 80036fe:	82fb      	strh	r3, [r7, #22]
 8003700:	e00d      	b.n	800371e <httpc_send+0x13a>
		{
			buf[len++] = body[i];
 8003702:	8afb      	ldrh	r3, [r7, #22]
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	441a      	add	r2, r3
 8003708:	8abb      	ldrh	r3, [r7, #20]
 800370a:	1c59      	adds	r1, r3, #1
 800370c:	82b9      	strh	r1, [r7, #20]
 800370e:	4619      	mov	r1, r3
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	440b      	add	r3, r1
 8003714:	7812      	ldrb	r2, [r2, #0]
 8003716:	701a      	strb	r2, [r3, #0]
		for(i = 0; i < content_len; i++)
 8003718:	8afb      	ldrh	r3, [r7, #22]
 800371a:	3301      	adds	r3, #1
 800371c:	82fb      	strh	r3, [r7, #22]
 800371e:	8afa      	ldrh	r2, [r7, #22]
 8003720:	887b      	ldrh	r3, [r7, #2]
 8003722:	429a      	cmp	r2, r3
 8003724:	d3ed      	bcc.n	8003702 <httpc_send+0x11e>
#ifdef _HTTPCLIENT_DEBUG_
		printf(" >> HTTP Request - Method: %s, URI: %s, Content-Length: %d\r\n", req->method, req->uri, content_len);
		for(i = 0; i < len; i++) printf("%c", buf[i]);
		printf("\r\n");
#endif
		send(httpsock, buf, len);
 8003726:	4b12      	ldr	r3, [pc, #72]	; (8003770 <httpc_send+0x18c>)
 8003728:	f993 3000 	ldrsb.w	r3, [r3]
 800372c:	b2db      	uxtb	r3, r3
 800372e:	8aba      	ldrh	r2, [r7, #20]
 8003730:	68b9      	ldr	r1, [r7, #8]
 8003732:	4618      	mov	r0, r3
 8003734:	f000 fc5e 	bl	8003ff4 <send>
 8003738:	e001      	b.n	800373e <httpc_send+0x15a>
	}
	else
	{
		len = HTTPC_FAILED;
 800373a:	2300      	movs	r3, #0
 800373c:	82bb      	strh	r3, [r7, #20]
	}

	return len;
 800373e:	8abb      	ldrh	r3, [r7, #20]
}
 8003740:	4618      	mov	r0, r3
 8003742:	3718      	adds	r7, #24
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	20000615 	.word	0x20000615
 800374c:	08010950 	.word	0x08010950
 8003750:	08010964 	.word	0x08010964
 8003754:	08010970 	.word	0x08010970
 8003758:	08010984 	.word	0x08010984
 800375c:	0801099c 	.word	0x0801099c
 8003760:	080109b0 	.word	0x080109b0
 8003764:	080109d8 	.word	0x080109d8
 8003768:	080109f8 	.word	0x080109f8
 800376c:	08010a10 	.word	0x08010a10
 8003770:	20000610 	.word	0x20000610

08003774 <get_httpc_any_port>:
}


// return: source port number for tcp client
uint16_t get_httpc_any_port(void)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	af00      	add	r7, sp, #0
	if(httpc_any_port)
 8003778:	4b1b      	ldr	r3, [pc, #108]	; (80037e8 <get_httpc_any_port+0x74>)
 800377a:	881b      	ldrh	r3, [r3, #0]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d014      	beq.n	80037aa <get_httpc_any_port+0x36>
	{
		if((httpc_any_port >= HTTP_CLIENT_PORT_MIN) && (httpc_any_port < HTTP_CLIENT_PORT_MAX)) {
 8003780:	4b19      	ldr	r3, [pc, #100]	; (80037e8 <get_httpc_any_port+0x74>)
 8003782:	881b      	ldrh	r3, [r3, #0]
 8003784:	f5b3 4f30 	cmp.w	r3, #45056	; 0xb000
 8003788:	d30c      	bcc.n	80037a4 <get_httpc_any_port+0x30>
 800378a:	4b17      	ldr	r3, [pc, #92]	; (80037e8 <get_httpc_any_port+0x74>)
 800378c:	881b      	ldrh	r3, [r3, #0]
 800378e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003792:	4293      	cmp	r3, r2
 8003794:	d006      	beq.n	80037a4 <get_httpc_any_port+0x30>
			httpc_any_port++;
 8003796:	4b14      	ldr	r3, [pc, #80]	; (80037e8 <get_httpc_any_port+0x74>)
 8003798:	881b      	ldrh	r3, [r3, #0]
 800379a:	3301      	adds	r3, #1
 800379c:	b29a      	uxth	r2, r3
 800379e:	4b12      	ldr	r3, [pc, #72]	; (80037e8 <get_httpc_any_port+0x74>)
 80037a0:	801a      	strh	r2, [r3, #0]
 80037a2:	e002      	b.n	80037aa <get_httpc_any_port+0x36>
		} else {
			httpc_any_port = 0;
 80037a4:	4b10      	ldr	r3, [pc, #64]	; (80037e8 <get_httpc_any_port+0x74>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	801a      	strh	r2, [r3, #0]
		}
	}

	if(httpc_any_port < HTTP_CLIENT_PORT_MIN)
 80037aa:	4b0f      	ldr	r3, [pc, #60]	; (80037e8 <get_httpc_any_port+0x74>)
 80037ac:	881b      	ldrh	r3, [r3, #0]
 80037ae:	f5b3 4f30 	cmp.w	r3, #45056	; 0xb000
 80037b2:	d214      	bcs.n	80037de <get_httpc_any_port+0x6a>
	{
		// todo: get random seed value
		httpc_any_port = (rand() % 10000) + 46000; // 46000 ~ 55999
 80037b4:	f00b ff78 	bl	800f6a8 <rand>
 80037b8:	4603      	mov	r3, r0
 80037ba:	4a0c      	ldr	r2, [pc, #48]	; (80037ec <get_httpc_any_port+0x78>)
 80037bc:	fb82 1203 	smull	r1, r2, r2, r3
 80037c0:	1311      	asrs	r1, r2, #12
 80037c2:	17da      	asrs	r2, r3, #31
 80037c4:	1a8a      	subs	r2, r1, r2
 80037c6:	f242 7110 	movw	r1, #10000	; 0x2710
 80037ca:	fb01 f202 	mul.w	r2, r1, r2
 80037ce:	1a9a      	subs	r2, r3, r2
 80037d0:	b293      	uxth	r3, r2
 80037d2:	f5a3 4398 	sub.w	r3, r3, #19456	; 0x4c00
 80037d6:	3b50      	subs	r3, #80	; 0x50
 80037d8:	b29a      	uxth	r2, r3
 80037da:	4b03      	ldr	r3, [pc, #12]	; (80037e8 <get_httpc_any_port+0x74>)
 80037dc:	801a      	strh	r2, [r3, #0]
	}

	return httpc_any_port;
 80037de:	4b02      	ldr	r3, [pc, #8]	; (80037e8 <get_httpc_any_port+0x74>)
 80037e0:	881b      	ldrh	r3, [r3, #0]
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	20000612 	.word	0x20000612
 80037ec:	68db8bad 	.word	0x68db8bad

080037f0 <receivehttpcheck>:

void receivehttpcheck(void)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	af00      	add	r7, sp, #0

	//uint8_t filtereddata[200];
	valhttp = getSn_RX_RSR(httpsock);
 80037f4:	4b86      	ldr	r3, [pc, #536]	; (8003a10 <receivehttpcheck+0x220>)
 80037f6:	f993 3000 	ldrsb.w	r3, [r3]
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	4618      	mov	r0, r3
 80037fe:	f7ff fcd2 	bl	80031a6 <getSn_RX_RSR>
 8003802:	4603      	mov	r3, r0
 8003804:	461a      	mov	r2, r3
 8003806:	4b83      	ldr	r3, [pc, #524]	; (8003a14 <receivehttpcheck+0x224>)
 8003808:	801a      	strh	r2, [r3, #0]

	if(valhttp>0){
 800380a:	4b82      	ldr	r3, [pc, #520]	; (8003a14 <receivehttpcheck+0x224>)
 800380c:	881b      	ldrh	r3, [r3, #0]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d009      	beq.n	8003826 <receivehttpcheck+0x36>
		//httpc_recv(rxBufhttp,valhttp);
		recv(httpsock, rxBufhttp, valhttp);
 8003812:	4b7f      	ldr	r3, [pc, #508]	; (8003a10 <receivehttpcheck+0x220>)
 8003814:	f993 3000 	ldrsb.w	r3, [r3]
 8003818:	b2db      	uxtb	r3, r3
 800381a:	4a7e      	ldr	r2, [pc, #504]	; (8003a14 <receivehttpcheck+0x224>)
 800381c:	8812      	ldrh	r2, [r2, #0]
 800381e:	497e      	ldr	r1, [pc, #504]	; (8003a18 <receivehttpcheck+0x228>)
 8003820:	4618      	mov	r0, r3
 8003822:	f000 fce1 	bl	80041e8 <recv>
	}

	startPosition = strchr(rxBufhttp,'$');
 8003826:	2124      	movs	r1, #36	; 0x24
 8003828:	487b      	ldr	r0, [pc, #492]	; (8003a18 <receivehttpcheck+0x228>)
 800382a:	f00b ffab 	bl	800f784 <strchr>
 800382e:	4603      	mov	r3, r0
 8003830:	4a7a      	ldr	r2, [pc, #488]	; (8003a1c <receivehttpcheck+0x22c>)
 8003832:	6013      	str	r3, [r2, #0]
	strcpy(filtereddata,startPosition);
 8003834:	4b79      	ldr	r3, [pc, #484]	; (8003a1c <receivehttpcheck+0x22c>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4619      	mov	r1, r3
 800383a:	4879      	ldr	r0, [pc, #484]	; (8003a20 <receivehttpcheck+0x230>)
 800383c:	f00b ffaf 	bl	800f79e <strcpy>
	if(filtereddata[0] == '$'){
 8003840:	4b77      	ldr	r3, [pc, #476]	; (8003a20 <receivehttpcheck+0x230>)
 8003842:	781b      	ldrb	r3, [r3, #0]
 8003844:	2b24      	cmp	r3, #36	; 0x24
 8003846:	f040 80e0 	bne.w	8003a0a <receivehttpcheck+0x21a>
	heatnumber = filtereddata[2]-48 +((filtereddata[1]-48)*10);
 800384a:	4b75      	ldr	r3, [pc, #468]	; (8003a20 <receivehttpcheck+0x230>)
 800384c:	789b      	ldrb	r3, [r3, #2]
 800384e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8003852:	4b73      	ldr	r3, [pc, #460]	; (8003a20 <receivehttpcheck+0x230>)
 8003854:	785b      	ldrb	r3, [r3, #1]
 8003856:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800385a:	4613      	mov	r3, r2
 800385c:	009b      	lsls	r3, r3, #2
 800385e:	4413      	add	r3, r2
 8003860:	005b      	lsls	r3, r3, #1
 8003862:	440b      	add	r3, r1
 8003864:	461a      	mov	r2, r3
 8003866:	4b6f      	ldr	r3, [pc, #444]	; (8003a24 <receivehttpcheck+0x234>)
 8003868:	601a      	str	r2, [r3, #0]
	rxType 	 =  filtereddata[18]-48 +((filtereddata[17]-48)*10)+((filtereddata[16]-48)*100)+((filtereddata[15]-48)*1000);
 800386a:	4b6d      	ldr	r3, [pc, #436]	; (8003a20 <receivehttpcheck+0x230>)
 800386c:	7c9b      	ldrb	r3, [r3, #18]
 800386e:	b29a      	uxth	r2, r3
 8003870:	4b6b      	ldr	r3, [pc, #428]	; (8003a20 <receivehttpcheck+0x230>)
 8003872:	7c5b      	ldrb	r3, [r3, #17]
 8003874:	3b30      	subs	r3, #48	; 0x30
 8003876:	b29b      	uxth	r3, r3
 8003878:	4619      	mov	r1, r3
 800387a:	0089      	lsls	r1, r1, #2
 800387c:	440b      	add	r3, r1
 800387e:	005b      	lsls	r3, r3, #1
 8003880:	b29b      	uxth	r3, r3
 8003882:	4413      	add	r3, r2
 8003884:	b29a      	uxth	r2, r3
 8003886:	4b66      	ldr	r3, [pc, #408]	; (8003a20 <receivehttpcheck+0x230>)
 8003888:	7c1b      	ldrb	r3, [r3, #16]
 800388a:	3b30      	subs	r3, #48	; 0x30
 800388c:	b29b      	uxth	r3, r3
 800388e:	4619      	mov	r1, r3
 8003890:	0089      	lsls	r1, r1, #2
 8003892:	440b      	add	r3, r1
 8003894:	4619      	mov	r1, r3
 8003896:	0088      	lsls	r0, r1, #2
 8003898:	4619      	mov	r1, r3
 800389a:	4603      	mov	r3, r0
 800389c:	440b      	add	r3, r1
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	b29b      	uxth	r3, r3
 80038a2:	4413      	add	r3, r2
 80038a4:	b29a      	uxth	r2, r3
 80038a6:	4b5e      	ldr	r3, [pc, #376]	; (8003a20 <receivehttpcheck+0x230>)
 80038a8:	7bdb      	ldrb	r3, [r3, #15]
 80038aa:	3b30      	subs	r3, #48	; 0x30
 80038ac:	b29b      	uxth	r3, r3
 80038ae:	4619      	mov	r1, r3
 80038b0:	0149      	lsls	r1, r1, #5
 80038b2:	1ac9      	subs	r1, r1, r3
 80038b4:	0089      	lsls	r1, r1, #2
 80038b6:	440b      	add	r3, r1
 80038b8:	00db      	lsls	r3, r3, #3
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	4413      	add	r3, r2
 80038be:	b29b      	uxth	r3, r3
 80038c0:	3b30      	subs	r3, #48	; 0x30
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	4b58      	ldr	r3, [pc, #352]	; (8003a28 <receivehttpcheck+0x238>)
 80038c6:	801a      	strh	r2, [r3, #0]
	furnace	 =  filtereddata[23]-48 +((filtereddata[22]-48)*10)+((filtereddata[21]-48)*100)+((filtereddata[20]-48)*1000);
 80038c8:	4b55      	ldr	r3, [pc, #340]	; (8003a20 <receivehttpcheck+0x230>)
 80038ca:	7ddb      	ldrb	r3, [r3, #23]
 80038cc:	b29a      	uxth	r2, r3
 80038ce:	4b54      	ldr	r3, [pc, #336]	; (8003a20 <receivehttpcheck+0x230>)
 80038d0:	7d9b      	ldrb	r3, [r3, #22]
 80038d2:	3b30      	subs	r3, #48	; 0x30
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	4619      	mov	r1, r3
 80038d8:	0089      	lsls	r1, r1, #2
 80038da:	440b      	add	r3, r1
 80038dc:	005b      	lsls	r3, r3, #1
 80038de:	b29b      	uxth	r3, r3
 80038e0:	4413      	add	r3, r2
 80038e2:	b29a      	uxth	r2, r3
 80038e4:	4b4e      	ldr	r3, [pc, #312]	; (8003a20 <receivehttpcheck+0x230>)
 80038e6:	7d5b      	ldrb	r3, [r3, #21]
 80038e8:	3b30      	subs	r3, #48	; 0x30
 80038ea:	b29b      	uxth	r3, r3
 80038ec:	4619      	mov	r1, r3
 80038ee:	0089      	lsls	r1, r1, #2
 80038f0:	440b      	add	r3, r1
 80038f2:	4619      	mov	r1, r3
 80038f4:	0088      	lsls	r0, r1, #2
 80038f6:	4619      	mov	r1, r3
 80038f8:	4603      	mov	r3, r0
 80038fa:	440b      	add	r3, r1
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	b29b      	uxth	r3, r3
 8003900:	4413      	add	r3, r2
 8003902:	b29a      	uxth	r2, r3
 8003904:	4b46      	ldr	r3, [pc, #280]	; (8003a20 <receivehttpcheck+0x230>)
 8003906:	7d1b      	ldrb	r3, [r3, #20]
 8003908:	3b30      	subs	r3, #48	; 0x30
 800390a:	b29b      	uxth	r3, r3
 800390c:	4619      	mov	r1, r3
 800390e:	0149      	lsls	r1, r1, #5
 8003910:	1ac9      	subs	r1, r1, r3
 8003912:	0089      	lsls	r1, r1, #2
 8003914:	440b      	add	r3, r1
 8003916:	00db      	lsls	r3, r3, #3
 8003918:	b29b      	uxth	r3, r3
 800391a:	4413      	add	r3, r2
 800391c:	b29b      	uxth	r3, r3
 800391e:	3b30      	subs	r3, #48	; 0x30
 8003920:	b29a      	uxth	r2, r3
 8003922:	4b42      	ldr	r3, [pc, #264]	; (8003a2c <receivehttpcheck+0x23c>)
 8003924:	801a      	strh	r2, [r3, #0]
	rxReqCarbon	=  filtereddata[26]-48 +((filtereddata[25]-48)*10);
 8003926:	4b3e      	ldr	r3, [pc, #248]	; (8003a20 <receivehttpcheck+0x230>)
 8003928:	7e9b      	ldrb	r3, [r3, #26]
 800392a:	b29a      	uxth	r2, r3
 800392c:	4b3c      	ldr	r3, [pc, #240]	; (8003a20 <receivehttpcheck+0x230>)
 800392e:	7e5b      	ldrb	r3, [r3, #25]
 8003930:	3b30      	subs	r3, #48	; 0x30
 8003932:	b29b      	uxth	r3, r3
 8003934:	4619      	mov	r1, r3
 8003936:	0089      	lsls	r1, r1, #2
 8003938:	440b      	add	r3, r1
 800393a:	005b      	lsls	r3, r3, #1
 800393c:	b29b      	uxth	r3, r3
 800393e:	4413      	add	r3, r2
 8003940:	b29b      	uxth	r3, r3
 8003942:	3b30      	subs	r3, #48	; 0x30
 8003944:	b29a      	uxth	r2, r3
 8003946:	4b3a      	ldr	r3, [pc, #232]	; (8003a30 <receivehttpcheck+0x240>)
 8003948:	801a      	strh	r2, [r3, #0]
	rxReqSilica	=  filtereddata[28]-48 +((filtereddata[27]-48)*10);
 800394a:	4b35      	ldr	r3, [pc, #212]	; (8003a20 <receivehttpcheck+0x230>)
 800394c:	7f1b      	ldrb	r3, [r3, #28]
 800394e:	b29a      	uxth	r2, r3
 8003950:	4b33      	ldr	r3, [pc, #204]	; (8003a20 <receivehttpcheck+0x230>)
 8003952:	7edb      	ldrb	r3, [r3, #27]
 8003954:	3b30      	subs	r3, #48	; 0x30
 8003956:	b29b      	uxth	r3, r3
 8003958:	4619      	mov	r1, r3
 800395a:	0089      	lsls	r1, r1, #2
 800395c:	440b      	add	r3, r1
 800395e:	005b      	lsls	r3, r3, #1
 8003960:	b29b      	uxth	r3, r3
 8003962:	4413      	add	r3, r2
 8003964:	b29b      	uxth	r3, r3
 8003966:	3b30      	subs	r3, #48	; 0x30
 8003968:	b29a      	uxth	r2, r3
 800396a:	4b32      	ldr	r3, [pc, #200]	; (8003a34 <receivehttpcheck+0x244>)
 800396c:	801a      	strh	r2, [r3, #0]
	rxReqMn	=  filtereddata[31]-48 +((filtereddata[30]-48)*10);
 800396e:	4b2c      	ldr	r3, [pc, #176]	; (8003a20 <receivehttpcheck+0x230>)
 8003970:	7fdb      	ldrb	r3, [r3, #31]
 8003972:	b29a      	uxth	r2, r3
 8003974:	4b2a      	ldr	r3, [pc, #168]	; (8003a20 <receivehttpcheck+0x230>)
 8003976:	7f9b      	ldrb	r3, [r3, #30]
 8003978:	3b30      	subs	r3, #48	; 0x30
 800397a:	b29b      	uxth	r3, r3
 800397c:	4619      	mov	r1, r3
 800397e:	0089      	lsls	r1, r1, #2
 8003980:	440b      	add	r3, r1
 8003982:	005b      	lsls	r3, r3, #1
 8003984:	b29b      	uxth	r3, r3
 8003986:	4413      	add	r3, r2
 8003988:	b29b      	uxth	r3, r3
 800398a:	3b30      	subs	r3, #48	; 0x30
 800398c:	b29a      	uxth	r2, r3
 800398e:	4b2a      	ldr	r3, [pc, #168]	; (8003a38 <receivehttpcheck+0x248>)
 8003990:	801a      	strh	r2, [r3, #0]
	rxReqCu	=  filtereddata[33]-48 +((filtereddata[32]-48)*10);
 8003992:	4b23      	ldr	r3, [pc, #140]	; (8003a20 <receivehttpcheck+0x230>)
 8003994:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003998:	b29a      	uxth	r2, r3
 800399a:	4b21      	ldr	r3, [pc, #132]	; (8003a20 <receivehttpcheck+0x230>)
 800399c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039a0:	3b30      	subs	r3, #48	; 0x30
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	4619      	mov	r1, r3
 80039a6:	0089      	lsls	r1, r1, #2
 80039a8:	440b      	add	r3, r1
 80039aa:	005b      	lsls	r3, r3, #1
 80039ac:	b29b      	uxth	r3, r3
 80039ae:	4413      	add	r3, r2
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	3b30      	subs	r3, #48	; 0x30
 80039b4:	b29a      	uxth	r2, r3
 80039b6:	4b21      	ldr	r3, [pc, #132]	; (8003a3c <receivehttpcheck+0x24c>)
 80039b8:	801a      	strh	r2, [r3, #0]
	rxReqSn = filtereddata[42]-48 +((filtereddata[41]-48)*10);
 80039ba:	4b19      	ldr	r3, [pc, #100]	; (8003a20 <receivehttpcheck+0x230>)
 80039bc:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80039c0:	b29a      	uxth	r2, r3
 80039c2:	4b17      	ldr	r3, [pc, #92]	; (8003a20 <receivehttpcheck+0x230>)
 80039c4:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80039c8:	3b30      	subs	r3, #48	; 0x30
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	4619      	mov	r1, r3
 80039ce:	0089      	lsls	r1, r1, #2
 80039d0:	440b      	add	r3, r1
 80039d2:	005b      	lsls	r3, r3, #1
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	4413      	add	r3, r2
 80039d8:	b29b      	uxth	r3, r3
 80039da:	3b30      	subs	r3, #48	; 0x30
 80039dc:	b29a      	uxth	r2, r3
 80039de:	4b18      	ldr	r3, [pc, #96]	; (8003a40 <receivehttpcheck+0x250>)
 80039e0:	801a      	strh	r2, [r3, #0]
	rxReqZn = filtereddata[45]-48 +((filtereddata[44]-48)*10);
 80039e2:	4b0f      	ldr	r3, [pc, #60]	; (8003a20 <receivehttpcheck+0x230>)
 80039e4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80039e8:	b29a      	uxth	r2, r3
 80039ea:	4b0d      	ldr	r3, [pc, #52]	; (8003a20 <receivehttpcheck+0x230>)
 80039ec:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80039f0:	3b30      	subs	r3, #48	; 0x30
 80039f2:	b29b      	uxth	r3, r3
 80039f4:	4619      	mov	r1, r3
 80039f6:	0089      	lsls	r1, r1, #2
 80039f8:	440b      	add	r3, r1
 80039fa:	005b      	lsls	r3, r3, #1
 80039fc:	b29b      	uxth	r3, r3
 80039fe:	4413      	add	r3, r2
 8003a00:	b29b      	uxth	r3, r3
 8003a02:	3b30      	subs	r3, #48	; 0x30
 8003a04:	b29a      	uxth	r2, r3
 8003a06:	4b0f      	ldr	r3, [pc, #60]	; (8003a44 <receivehttpcheck+0x254>)
 8003a08:	801a      	strh	r2, [r3, #0]
	}
}
 8003a0a:	bf00      	nop
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	20000610 	.word	0x20000610
 8003a14:	20000616 	.word	0x20000616
 8003a18:	20000618 	.word	0x20000618
 8003a1c:	20000e18 	.word	0x20000e18
 8003a20:	20000e1c 	.word	0x20000e1c
 8003a24:	20000ee4 	.word	0x20000ee4
 8003a28:	20000ee8 	.word	0x20000ee8
 8003a2c:	20000eea 	.word	0x20000eea
 8003a30:	20000eec 	.word	0x20000eec
 8003a34:	20000eee 	.word	0x20000eee
 8003a38:	20000ef0 	.word	0x20000ef0
 8003a3c:	20000ef2 	.word	0x20000ef2
 8003a40:	20000ef4 	.word	0x20000ef4
 8003a44:	20000ef6 	.word	0x20000ef6

08003a48 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 8003a48:	b590      	push	{r4, r7, lr}
 8003a4a:	b085      	sub	sp, #20
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	4604      	mov	r4, r0
 8003a50:	4608      	mov	r0, r1
 8003a52:	4611      	mov	r1, r2
 8003a54:	461a      	mov	r2, r3
 8003a56:	4623      	mov	r3, r4
 8003a58:	71fb      	strb	r3, [r7, #7]
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	71bb      	strb	r3, [r7, #6]
 8003a5e:	460b      	mov	r3, r1
 8003a60:	80bb      	strh	r3, [r7, #4]
 8003a62:	4613      	mov	r3, r2
 8003a64:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8003a66:	79fb      	ldrb	r3, [r7, #7]
 8003a68:	2b08      	cmp	r3, #8
 8003a6a:	d902      	bls.n	8003a72 <socket+0x2a>
 8003a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8003a70:	e0f2      	b.n	8003c58 <socket+0x210>
	switch(protocol)
 8003a72:	79bb      	ldrb	r3, [r7, #6]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d005      	beq.n	8003a84 <socket+0x3c>
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	dd11      	ble.n	8003aa0 <socket+0x58>
 8003a7c:	3b02      	subs	r3, #2
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d80e      	bhi.n	8003aa0 <socket+0x58>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 8003a82:	e011      	b.n	8003aa8 <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 8003a84:	f107 030c 	add.w	r3, r7, #12
 8003a88:	2204      	movs	r2, #4
 8003a8a:	4619      	mov	r1, r3
 8003a8c:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8003a90:	f7ff fa7e 	bl	8002f90 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d105      	bne.n	8003aa6 <socket+0x5e>
 8003a9a:	f06f 0302 	mvn.w	r3, #2
 8003a9e:	e0db      	b.n	8003c58 <socket+0x210>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8003aa0:	f06f 0304 	mvn.w	r3, #4
 8003aa4:	e0d8      	b.n	8003c58 <socket+0x210>
	    break;
 8003aa6:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8003aa8:	78fb      	ldrb	r3, [r7, #3]
 8003aaa:	f003 0304 	and.w	r3, r3, #4
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d002      	beq.n	8003ab8 <socket+0x70>
 8003ab2:	f06f 0305 	mvn.w	r3, #5
 8003ab6:	e0cf      	b.n	8003c58 <socket+0x210>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8003ab8:	78fb      	ldrb	r3, [r7, #3]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d025      	beq.n	8003b0a <socket+0xc2>
	{
   	switch(protocol)
 8003abe:	79bb      	ldrb	r3, [r7, #6]
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d002      	beq.n	8003aca <socket+0x82>
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d008      	beq.n	8003ada <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8003ac8:	e024      	b.n	8003b14 <socket+0xcc>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8003aca:	78fb      	ldrb	r3, [r7, #3]
 8003acc:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d11c      	bne.n	8003b0e <socket+0xc6>
 8003ad4:	f06f 0305 	mvn.w	r3, #5
 8003ad8:	e0be      	b.n	8003c58 <socket+0x210>
   	      if(flag & SF_IGMP_VER2)
 8003ada:	78fb      	ldrb	r3, [r7, #3]
 8003adc:	f003 0320 	and.w	r3, r3, #32
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d006      	beq.n	8003af2 <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8003ae4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	db02      	blt.n	8003af2 <socket+0xaa>
 8003aec:	f06f 0305 	mvn.w	r3, #5
 8003af0:	e0b2      	b.n	8003c58 <socket+0x210>
      	      if(flag & SF_UNI_BLOCK)
 8003af2:	78fb      	ldrb	r3, [r7, #3]
 8003af4:	f003 0310 	and.w	r3, r3, #16
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d00a      	beq.n	8003b12 <socket+0xca>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 8003afc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	db06      	blt.n	8003b12 <socket+0xca>
 8003b04:	f06f 0305 	mvn.w	r3, #5
 8003b08:	e0a6      	b.n	8003c58 <socket+0x210>
   	}
   }
 8003b0a:	bf00      	nop
 8003b0c:	e002      	b.n	8003b14 <socket+0xcc>
   	      break;
 8003b0e:	bf00      	nop
 8003b10:	e000      	b.n	8003b14 <socket+0xcc>
   	      break;
 8003b12:	bf00      	nop
	close(sn);
 8003b14:	79fb      	ldrb	r3, [r7, #7]
 8003b16:	4618      	mov	r0, r3
 8003b18:	f000 f8ac 	bl	8003c74 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8003b1c:	79fb      	ldrb	r3, [r7, #7]
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	3301      	adds	r3, #1
 8003b22:	00db      	lsls	r3, r3, #3
 8003b24:	4618      	mov	r0, r3
 8003b26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b2a:	f023 030f 	bic.w	r3, r3, #15
 8003b2e:	b25a      	sxtb	r2, r3
 8003b30:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	b25b      	sxtb	r3, r3
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	4619      	mov	r1, r3
 8003b3c:	f7ff f9da 	bl	8002ef4 <WIZCHIP_WRITE>
    #endif
	if(!port)
 8003b40:	88bb      	ldrh	r3, [r7, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d110      	bne.n	8003b68 <socket+0x120>
	{
	   port = sock_any_port++;
 8003b46:	4b46      	ldr	r3, [pc, #280]	; (8003c60 <socket+0x218>)
 8003b48:	881b      	ldrh	r3, [r3, #0]
 8003b4a:	1c5a      	adds	r2, r3, #1
 8003b4c:	b291      	uxth	r1, r2
 8003b4e:	4a44      	ldr	r2, [pc, #272]	; (8003c60 <socket+0x218>)
 8003b50:	8011      	strh	r1, [r2, #0]
 8003b52:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8003b54:	4b42      	ldr	r3, [pc, #264]	; (8003c60 <socket+0x218>)
 8003b56:	881b      	ldrh	r3, [r3, #0]
 8003b58:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d103      	bne.n	8003b68 <socket+0x120>
 8003b60:	4b3f      	ldr	r3, [pc, #252]	; (8003c60 <socket+0x218>)
 8003b62:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8003b66:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8003b68:	79fb      	ldrb	r3, [r7, #7]
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	3301      	adds	r3, #1
 8003b6e:	00db      	lsls	r3, r3, #3
 8003b70:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b74:	461a      	mov	r2, r3
 8003b76:	88bb      	ldrh	r3, [r7, #4]
 8003b78:	0a1b      	lsrs	r3, r3, #8
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	4619      	mov	r1, r3
 8003b80:	4610      	mov	r0, r2
 8003b82:	f7ff f9b7 	bl	8002ef4 <WIZCHIP_WRITE>
 8003b86:	79fb      	ldrb	r3, [r7, #7]
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	3301      	adds	r3, #1
 8003b8c:	00db      	lsls	r3, r3, #3
 8003b8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b92:	461a      	mov	r2, r3
 8003b94:	88bb      	ldrh	r3, [r7, #4]
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	4619      	mov	r1, r3
 8003b9a:	4610      	mov	r0, r2
 8003b9c:	f7ff f9aa 	bl	8002ef4 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8003ba0:	79fb      	ldrb	r3, [r7, #7]
 8003ba2:	009b      	lsls	r3, r3, #2
 8003ba4:	3301      	adds	r3, #1
 8003ba6:	00db      	lsls	r3, r3, #3
 8003ba8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003bac:	2101      	movs	r1, #1
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f7ff f9a0 	bl	8002ef4 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8003bb4:	bf00      	nop
 8003bb6:	79fb      	ldrb	r3, [r7, #7]
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	3301      	adds	r3, #1
 8003bbc:	00db      	lsls	r3, r3, #3
 8003bbe:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7ff f94a 	bl	8002e5c <WIZCHIP_READ>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d1f3      	bne.n	8003bb6 <socket+0x16e>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8003bce:	79fb      	ldrb	r3, [r7, #7]
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd6:	b21b      	sxth	r3, r3
 8003bd8:	43db      	mvns	r3, r3
 8003bda:	b21a      	sxth	r2, r3
 8003bdc:	4b21      	ldr	r3, [pc, #132]	; (8003c64 <socket+0x21c>)
 8003bde:	881b      	ldrh	r3, [r3, #0]
 8003be0:	b21b      	sxth	r3, r3
 8003be2:	4013      	ands	r3, r2
 8003be4:	b21b      	sxth	r3, r3
 8003be6:	b29a      	uxth	r2, r3
 8003be8:	4b1e      	ldr	r3, [pc, #120]	; (8003c64 <socket+0x21c>)
 8003bea:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8003bec:	78fb      	ldrb	r3, [r7, #3]
 8003bee:	f003 0201 	and.w	r2, r3, #1
 8003bf2:	79fb      	ldrb	r3, [r7, #7]
 8003bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf8:	b21a      	sxth	r2, r3
 8003bfa:	4b1a      	ldr	r3, [pc, #104]	; (8003c64 <socket+0x21c>)
 8003bfc:	881b      	ldrh	r3, [r3, #0]
 8003bfe:	b21b      	sxth	r3, r3
 8003c00:	4313      	orrs	r3, r2
 8003c02:	b21b      	sxth	r3, r3
 8003c04:	b29a      	uxth	r2, r3
 8003c06:	4b17      	ldr	r3, [pc, #92]	; (8003c64 <socket+0x21c>)
 8003c08:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8003c0a:	79fb      	ldrb	r3, [r7, #7]
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c12:	b21b      	sxth	r3, r3
 8003c14:	43db      	mvns	r3, r3
 8003c16:	b21a      	sxth	r2, r3
 8003c18:	4b13      	ldr	r3, [pc, #76]	; (8003c68 <socket+0x220>)
 8003c1a:	881b      	ldrh	r3, [r3, #0]
 8003c1c:	b21b      	sxth	r3, r3
 8003c1e:	4013      	ands	r3, r2
 8003c20:	b21b      	sxth	r3, r3
 8003c22:	b29a      	uxth	r2, r3
 8003c24:	4b10      	ldr	r3, [pc, #64]	; (8003c68 <socket+0x220>)
 8003c26:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8003c28:	79fb      	ldrb	r3, [r7, #7]
 8003c2a:	4a10      	ldr	r2, [pc, #64]	; (8003c6c <socket+0x224>)
 8003c2c:	2100      	movs	r1, #0
 8003c2e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 8003c32:	79fb      	ldrb	r3, [r7, #7]
 8003c34:	4a0e      	ldr	r2, [pc, #56]	; (8003c70 <socket+0x228>)
 8003c36:	2100      	movs	r1, #0
 8003c38:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8003c3a:	bf00      	nop
 8003c3c:	79fb      	ldrb	r3, [r7, #7]
 8003c3e:	009b      	lsls	r3, r3, #2
 8003c40:	3301      	adds	r3, #1
 8003c42:	00db      	lsls	r3, r3, #3
 8003c44:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f7ff f907 	bl	8002e5c <WIZCHIP_READ>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d0f3      	beq.n	8003c3c <socket+0x1f4>
   return (int8_t)sn;
 8003c54:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3714      	adds	r7, #20
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd90      	pop	{r4, r7, pc}
 8003c60:	20000022 	.word	0x20000022
 8003c64:	20000ef8 	.word	0x20000ef8
 8003c68:	20000efa 	.word	0x20000efa
 8003c6c:	20000efc 	.word	0x20000efc
 8003c70:	20000f0c 	.word	0x20000f0c

08003c74 <close>:

int8_t close(uint8_t sn)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b082      	sub	sp, #8
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8003c7e:	79fb      	ldrb	r3, [r7, #7]
 8003c80:	2b08      	cmp	r3, #8
 8003c82:	d902      	bls.n	8003c8a <close+0x16>
 8003c84:	f04f 33ff 	mov.w	r3, #4294967295
 8003c88:	e055      	b.n	8003d36 <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8003c8a:	79fb      	ldrb	r3, [r7, #7]
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	3301      	adds	r3, #1
 8003c90:	00db      	lsls	r3, r3, #3
 8003c92:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003c96:	2110      	movs	r1, #16
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f7ff f92b 	bl	8002ef4 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8003c9e:	bf00      	nop
 8003ca0:	79fb      	ldrb	r3, [r7, #7]
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	3301      	adds	r3, #1
 8003ca6:	00db      	lsls	r3, r3, #3
 8003ca8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003cac:	4618      	mov	r0, r3
 8003cae:	f7ff f8d5 	bl	8002e5c <WIZCHIP_READ>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d1f3      	bne.n	8003ca0 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8003cb8:	79fb      	ldrb	r3, [r7, #7]
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	3301      	adds	r3, #1
 8003cbe:	00db      	lsls	r3, r3, #3
 8003cc0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003cc4:	211f      	movs	r1, #31
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7ff f914 	bl	8002ef4 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8003ccc:	79fb      	ldrb	r3, [r7, #7]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd4:	b21b      	sxth	r3, r3
 8003cd6:	43db      	mvns	r3, r3
 8003cd8:	b21a      	sxth	r2, r3
 8003cda:	4b19      	ldr	r3, [pc, #100]	; (8003d40 <close+0xcc>)
 8003cdc:	881b      	ldrh	r3, [r3, #0]
 8003cde:	b21b      	sxth	r3, r3
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	b21b      	sxth	r3, r3
 8003ce4:	b29a      	uxth	r2, r3
 8003ce6:	4b16      	ldr	r3, [pc, #88]	; (8003d40 <close+0xcc>)
 8003ce8:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 8003cea:	79fb      	ldrb	r3, [r7, #7]
 8003cec:	2201      	movs	r2, #1
 8003cee:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf2:	b21b      	sxth	r3, r3
 8003cf4:	43db      	mvns	r3, r3
 8003cf6:	b21a      	sxth	r2, r3
 8003cf8:	4b12      	ldr	r3, [pc, #72]	; (8003d44 <close+0xd0>)
 8003cfa:	881b      	ldrh	r3, [r3, #0]
 8003cfc:	b21b      	sxth	r3, r3
 8003cfe:	4013      	ands	r3, r2
 8003d00:	b21b      	sxth	r3, r3
 8003d02:	b29a      	uxth	r2, r3
 8003d04:	4b0f      	ldr	r3, [pc, #60]	; (8003d44 <close+0xd0>)
 8003d06:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8003d08:	79fb      	ldrb	r3, [r7, #7]
 8003d0a:	4a0f      	ldr	r2, [pc, #60]	; (8003d48 <close+0xd4>)
 8003d0c:	2100      	movs	r1, #0
 8003d0e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8003d12:	79fb      	ldrb	r3, [r7, #7]
 8003d14:	4a0d      	ldr	r2, [pc, #52]	; (8003d4c <close+0xd8>)
 8003d16:	2100      	movs	r1, #0
 8003d18:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8003d1a:	bf00      	nop
 8003d1c:	79fb      	ldrb	r3, [r7, #7]
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	3301      	adds	r3, #1
 8003d22:	00db      	lsls	r3, r3, #3
 8003d24:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f7ff f897 	bl	8002e5c <WIZCHIP_READ>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d1f3      	bne.n	8003d1c <close+0xa8>
	return SOCK_OK;
 8003d34:	2301      	movs	r3, #1
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3708      	adds	r7, #8
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	20000ef8 	.word	0x20000ef8
 8003d44:	20000efa 	.word	0x20000efa
 8003d48:	20000efc 	.word	0x20000efc
 8003d4c:	20000f0c 	.word	0x20000f0c

08003d50 <connect>:
   return SOCK_OK;
}


int8_t connect(uint8_t sn, uint8_t * addr, uint16_t port)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	4603      	mov	r3, r0
 8003d58:	6039      	str	r1, [r7, #0]
 8003d5a:	71fb      	strb	r3, [r7, #7]
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	80bb      	strh	r3, [r7, #4]
   CHECK_SOCKNUM();
 8003d60:	79fb      	ldrb	r3, [r7, #7]
 8003d62:	2b08      	cmp	r3, #8
 8003d64:	d902      	bls.n	8003d6c <connect+0x1c>
 8003d66:	f04f 33ff 	mov.w	r3, #4294967295
 8003d6a:	e0c6      	b.n	8003efa <connect+0x1aa>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8003d6c:	79fb      	ldrb	r3, [r7, #7]
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	3301      	adds	r3, #1
 8003d72:	00db      	lsls	r3, r3, #3
 8003d74:	4618      	mov	r0, r3
 8003d76:	f7ff f871 	bl	8002e5c <WIZCHIP_READ>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	f003 030f 	and.w	r3, r3, #15
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d002      	beq.n	8003d8a <connect+0x3a>
 8003d84:	f06f 0304 	mvn.w	r3, #4
 8003d88:	e0b7      	b.n	8003efa <connect+0x1aa>
   CHECK_SOCKINIT();
 8003d8a:	79fb      	ldrb	r3, [r7, #7]
 8003d8c:	009b      	lsls	r3, r3, #2
 8003d8e:	3301      	adds	r3, #1
 8003d90:	00db      	lsls	r3, r3, #3
 8003d92:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003d96:	4618      	mov	r0, r3
 8003d98:	f7ff f860 	bl	8002e5c <WIZCHIP_READ>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b13      	cmp	r3, #19
 8003da0:	d002      	beq.n	8003da8 <connect+0x58>
 8003da2:	f06f 0302 	mvn.w	r3, #2
 8003da6:	e0a8      	b.n	8003efa <connect+0x1aa>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if( *((uint32_t*)addr) == 0xFFFFFFFF || *((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   {
      uint32_t taddr;
      taddr = ((uint32_t)addr[0] & 0x000000FF);
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	781b      	ldrb	r3, [r3, #0]
 8003dac:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	021b      	lsls	r3, r3, #8
 8003db2:	683a      	ldr	r2, [r7, #0]
 8003db4:	3201      	adds	r2, #1
 8003db6:	7812      	ldrb	r2, [r2, #0]
 8003db8:	4413      	add	r3, r2
 8003dba:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	021b      	lsls	r3, r3, #8
 8003dc0:	683a      	ldr	r2, [r7, #0]
 8003dc2:	3202      	adds	r2, #2
 8003dc4:	7812      	ldrb	r2, [r2, #0]
 8003dc6:	4413      	add	r3, r2
 8003dc8:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	021b      	lsls	r3, r3, #8
 8003dce:	683a      	ldr	r2, [r7, #0]
 8003dd0:	3203      	adds	r2, #3
 8003dd2:	7812      	ldrb	r2, [r2, #0]
 8003dd4:	4413      	add	r3, r2
 8003dd6:	60fb      	str	r3, [r7, #12]
      if( taddr == 0xFFFFFFFF || taddr == 0) return SOCKERR_IPINVALID;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dde:	d002      	beq.n	8003de6 <connect+0x96>
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d102      	bne.n	8003dec <connect+0x9c>
 8003de6:	f06f 030b 	mvn.w	r3, #11
 8003dea:	e086      	b.n	8003efa <connect+0x1aa>
   }
   //
	
	if(port == 0) return SOCKERR_PORTZERO;
 8003dec:	88bb      	ldrh	r3, [r7, #4]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d102      	bne.n	8003df8 <connect+0xa8>
 8003df2:	f06f 030a 	mvn.w	r3, #10
 8003df6:	e080      	b.n	8003efa <connect+0x1aa>
	setSn_DIPR(sn,addr);
 8003df8:	79fb      	ldrb	r3, [r7, #7]
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	3301      	adds	r3, #1
 8003dfe:	00db      	lsls	r3, r3, #3
 8003e00:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8003e04:	2204      	movs	r2, #4
 8003e06:	6839      	ldr	r1, [r7, #0]
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f7ff f921 	bl	8003050 <WIZCHIP_WRITE_BUF>
	setSn_DPORT(sn,port);
 8003e0e:	79fb      	ldrb	r3, [r7, #7]
 8003e10:	009b      	lsls	r3, r3, #2
 8003e12:	3301      	adds	r3, #1
 8003e14:	00db      	lsls	r3, r3, #3
 8003e16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	88bb      	ldrh	r3, [r7, #4]
 8003e1e:	0a1b      	lsrs	r3, r3, #8
 8003e20:	b29b      	uxth	r3, r3
 8003e22:	b2db      	uxtb	r3, r3
 8003e24:	4619      	mov	r1, r3
 8003e26:	4610      	mov	r0, r2
 8003e28:	f7ff f864 	bl	8002ef4 <WIZCHIP_WRITE>
 8003e2c:	79fb      	ldrb	r3, [r7, #7]
 8003e2e:	009b      	lsls	r3, r3, #2
 8003e30:	3301      	adds	r3, #1
 8003e32:	00db      	lsls	r3, r3, #3
 8003e34:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8003e38:	461a      	mov	r2, r3
 8003e3a:	88bb      	ldrh	r3, [r7, #4]
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	4619      	mov	r1, r3
 8003e40:	4610      	mov	r0, r2
 8003e42:	f7ff f857 	bl	8002ef4 <WIZCHIP_WRITE>
	setSn_CR(sn,Sn_CR_CONNECT);
 8003e46:	79fb      	ldrb	r3, [r7, #7]
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	00db      	lsls	r3, r3, #3
 8003e4e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003e52:	2104      	movs	r1, #4
 8003e54:	4618      	mov	r0, r3
 8003e56:	f7ff f84d 	bl	8002ef4 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8003e5a:	bf00      	nop
 8003e5c:	79fb      	ldrb	r3, [r7, #7]
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	3301      	adds	r3, #1
 8003e62:	00db      	lsls	r3, r3, #3
 8003e64:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7fe fff7 	bl	8002e5c <WIZCHIP_READ>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d1f3      	bne.n	8003e5c <connect+0x10c>
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8003e74:	4b23      	ldr	r3, [pc, #140]	; (8003f04 <connect+0x1b4>)
 8003e76:	881b      	ldrh	r3, [r3, #0]
 8003e78:	461a      	mov	r2, r3
 8003e7a:	79fb      	ldrb	r3, [r7, #7]
 8003e7c:	fa42 f303 	asr.w	r3, r2, r3
 8003e80:	f003 0301 	and.w	r3, r3, #1
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d02b      	beq.n	8003ee0 <connect+0x190>
 8003e88:	2300      	movs	r3, #0
 8003e8a:	e036      	b.n	8003efa <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
   {
		if (getSn_IR(sn) & Sn_IR_TIMEOUT)
 8003e8c:	79fb      	ldrb	r3, [r7, #7]
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	3301      	adds	r3, #1
 8003e92:	00db      	lsls	r3, r3, #3
 8003e94:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f7fe ffdf 	bl	8002e5c <WIZCHIP_READ>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	f003 0308 	and.w	r3, r3, #8
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d00c      	beq.n	8003ec2 <connect+0x172>
		{
			setSn_IR(sn, Sn_IR_TIMEOUT);
 8003ea8:	79fb      	ldrb	r3, [r7, #7]
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	3301      	adds	r3, #1
 8003eae:	00db      	lsls	r3, r3, #3
 8003eb0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003eb4:	2108      	movs	r1, #8
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f7ff f81c 	bl	8002ef4 <WIZCHIP_WRITE>
            return SOCKERR_TIMEOUT;
 8003ebc:	f06f 030c 	mvn.w	r3, #12
 8003ec0:	e01b      	b.n	8003efa <connect+0x1aa>
		}

		if (getSn_SR(sn) == SOCK_CLOSED)
 8003ec2:	79fb      	ldrb	r3, [r7, #7]
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	3301      	adds	r3, #1
 8003ec8:	00db      	lsls	r3, r3, #3
 8003eca:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f7fe ffc4 	bl	8002e5c <WIZCHIP_READ>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d102      	bne.n	8003ee0 <connect+0x190>
		{
			return SOCKERR_SOCKCLOSED;
 8003eda:	f06f 0303 	mvn.w	r3, #3
 8003ede:	e00c      	b.n	8003efa <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
 8003ee0:	79fb      	ldrb	r3, [r7, #7]
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	00db      	lsls	r3, r3, #3
 8003ee8:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003eec:	4618      	mov	r0, r3
 8003eee:	f7fe ffb5 	bl	8002e5c <WIZCHIP_READ>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b17      	cmp	r3, #23
 8003ef6:	d1c9      	bne.n	8003e8c <connect+0x13c>
		}
	}
   
   return SOCK_OK;
 8003ef8:	2301      	movs	r3, #1
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3710      	adds	r7, #16
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	bf00      	nop
 8003f04:	20000ef8 	.word	0x20000ef8

08003f08 <disconnect>:

int8_t disconnect(uint8_t sn)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b082      	sub	sp, #8
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	4603      	mov	r3, r0
 8003f10:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 8003f12:	79fb      	ldrb	r3, [r7, #7]
 8003f14:	2b08      	cmp	r3, #8
 8003f16:	d902      	bls.n	8003f1e <disconnect+0x16>
 8003f18:	f04f 33ff 	mov.w	r3, #4294967295
 8003f1c:	e062      	b.n	8003fe4 <disconnect+0xdc>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8003f1e:	79fb      	ldrb	r3, [r7, #7]
 8003f20:	009b      	lsls	r3, r3, #2
 8003f22:	3301      	adds	r3, #1
 8003f24:	00db      	lsls	r3, r3, #3
 8003f26:	4618      	mov	r0, r3
 8003f28:	f7fe ff98 	bl	8002e5c <WIZCHIP_READ>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	f003 030f 	and.w	r3, r3, #15
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d002      	beq.n	8003f3c <disconnect+0x34>
 8003f36:	f06f 0304 	mvn.w	r3, #4
 8003f3a:	e053      	b.n	8003fe4 <disconnect+0xdc>
	setSn_CR(sn,Sn_CR_DISCON);
 8003f3c:	79fb      	ldrb	r3, [r7, #7]
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	3301      	adds	r3, #1
 8003f42:	00db      	lsls	r3, r3, #3
 8003f44:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003f48:	2108      	movs	r1, #8
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f7fe ffd2 	bl	8002ef4 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8003f50:	bf00      	nop
 8003f52:	79fb      	ldrb	r3, [r7, #7]
 8003f54:	009b      	lsls	r3, r3, #2
 8003f56:	3301      	adds	r3, #1
 8003f58:	00db      	lsls	r3, r3, #3
 8003f5a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f7fe ff7c 	bl	8002e5c <WIZCHIP_READ>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d1f3      	bne.n	8003f52 <disconnect+0x4a>
	sock_is_sending &= ~(1<<sn);
 8003f6a:	79fb      	ldrb	r3, [r7, #7]
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f72:	b21b      	sxth	r3, r3
 8003f74:	43db      	mvns	r3, r3
 8003f76:	b21a      	sxth	r2, r3
 8003f78:	4b1c      	ldr	r3, [pc, #112]	; (8003fec <disconnect+0xe4>)
 8003f7a:	881b      	ldrh	r3, [r3, #0]
 8003f7c:	b21b      	sxth	r3, r3
 8003f7e:	4013      	ands	r3, r2
 8003f80:	b21b      	sxth	r3, r3
 8003f82:	b29a      	uxth	r2, r3
 8003f84:	4b19      	ldr	r3, [pc, #100]	; (8003fec <disconnect+0xe4>)
 8003f86:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8003f88:	4b19      	ldr	r3, [pc, #100]	; (8003ff0 <disconnect+0xe8>)
 8003f8a:	881b      	ldrh	r3, [r3, #0]
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	79fb      	ldrb	r3, [r7, #7]
 8003f90:	fa42 f303 	asr.w	r3, r2, r3
 8003f94:	f003 0301 	and.w	r3, r3, #1
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d016      	beq.n	8003fca <disconnect+0xc2>
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	e021      	b.n	8003fe4 <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8003fa0:	79fb      	ldrb	r3, [r7, #7]
 8003fa2:	009b      	lsls	r3, r3, #2
 8003fa4:	3301      	adds	r3, #1
 8003fa6:	00db      	lsls	r3, r3, #3
 8003fa8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003fac:	4618      	mov	r0, r3
 8003fae:	f7fe ff55 	bl	8002e5c <WIZCHIP_READ>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	f003 0308 	and.w	r3, r3, #8
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d006      	beq.n	8003fca <disconnect+0xc2>
	   {
	      close(sn);
 8003fbc:	79fb      	ldrb	r3, [r7, #7]
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f7ff fe58 	bl	8003c74 <close>
	      return SOCKERR_TIMEOUT;
 8003fc4:	f06f 030c 	mvn.w	r3, #12
 8003fc8:	e00c      	b.n	8003fe4 <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
 8003fca:	79fb      	ldrb	r3, [r7, #7]
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	3301      	adds	r3, #1
 8003fd0:	00db      	lsls	r3, r3, #3
 8003fd2:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f7fe ff40 	bl	8002e5c <WIZCHIP_READ>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d1de      	bne.n	8003fa0 <disconnect+0x98>
	   }
	}
	return SOCK_OK;
 8003fe2:	2301      	movs	r3, #1
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3708      	adds	r7, #8
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}
 8003fec:	20000efa 	.word	0x20000efa
 8003ff0:	20000ef8 	.word	0x20000ef8

08003ff4 <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	6039      	str	r1, [r7, #0]
 8003ffe:	71fb      	strb	r3, [r7, #7]
 8004000:	4613      	mov	r3, r2
 8004002:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8004004:	2300      	movs	r3, #0
 8004006:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8004008:	2300      	movs	r3, #0
 800400a:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 800400c:	79fb      	ldrb	r3, [r7, #7]
 800400e:	2b08      	cmp	r3, #8
 8004010:	d902      	bls.n	8004018 <send+0x24>
 8004012:	f04f 33ff 	mov.w	r3, #4294967295
 8004016:	e0de      	b.n	80041d6 <send+0x1e2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004018:	79fb      	ldrb	r3, [r7, #7]
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	3301      	adds	r3, #1
 800401e:	00db      	lsls	r3, r3, #3
 8004020:	4618      	mov	r0, r3
 8004022:	f7fe ff1b 	bl	8002e5c <WIZCHIP_READ>
 8004026:	4603      	mov	r3, r0
 8004028:	f003 030f 	and.w	r3, r3, #15
 800402c:	2b01      	cmp	r3, #1
 800402e:	d002      	beq.n	8004036 <send+0x42>
 8004030:	f06f 0304 	mvn.w	r3, #4
 8004034:	e0cf      	b.n	80041d6 <send+0x1e2>
   CHECK_SOCKDATA();
 8004036:	88bb      	ldrh	r3, [r7, #4]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d102      	bne.n	8004042 <send+0x4e>
 800403c:	f06f 030d 	mvn.w	r3, #13
 8004040:	e0c9      	b.n	80041d6 <send+0x1e2>
   tmp = getSn_SR(sn);
 8004042:	79fb      	ldrb	r3, [r7, #7]
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	3301      	adds	r3, #1
 8004048:	00db      	lsls	r3, r3, #3
 800404a:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800404e:	4618      	mov	r0, r3
 8004050:	f7fe ff04 	bl	8002e5c <WIZCHIP_READ>
 8004054:	4603      	mov	r3, r0
 8004056:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8004058:	7bfb      	ldrb	r3, [r7, #15]
 800405a:	2b17      	cmp	r3, #23
 800405c:	d005      	beq.n	800406a <send+0x76>
 800405e:	7bfb      	ldrb	r3, [r7, #15]
 8004060:	2b1c      	cmp	r3, #28
 8004062:	d002      	beq.n	800406a <send+0x76>
 8004064:	f06f 0306 	mvn.w	r3, #6
 8004068:	e0b5      	b.n	80041d6 <send+0x1e2>
   if( sock_is_sending & (1<<sn) )
 800406a:	4b5d      	ldr	r3, [pc, #372]	; (80041e0 <send+0x1ec>)
 800406c:	881b      	ldrh	r3, [r3, #0]
 800406e:	461a      	mov	r2, r3
 8004070:	79fb      	ldrb	r3, [r7, #7]
 8004072:	fa42 f303 	asr.w	r3, r2, r3
 8004076:	f003 0301 	and.w	r3, r3, #1
 800407a:	2b00      	cmp	r3, #0
 800407c:	d039      	beq.n	80040f2 <send+0xfe>
   {
      tmp = getSn_IR(sn);
 800407e:	79fb      	ldrb	r3, [r7, #7]
 8004080:	009b      	lsls	r3, r3, #2
 8004082:	3301      	adds	r3, #1
 8004084:	00db      	lsls	r3, r3, #3
 8004086:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800408a:	4618      	mov	r0, r3
 800408c:	f7fe fee6 	bl	8002e5c <WIZCHIP_READ>
 8004090:	4603      	mov	r3, r0
 8004092:	f003 031f 	and.w	r3, r3, #31
 8004096:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8004098:	7bfb      	ldrb	r3, [r7, #15]
 800409a:	f003 0310 	and.w	r3, r3, #16
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d019      	beq.n	80040d6 <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 80040a2:	79fb      	ldrb	r3, [r7, #7]
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	3301      	adds	r3, #1
 80040a8:	00db      	lsls	r3, r3, #3
 80040aa:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80040ae:	2110      	movs	r1, #16
 80040b0:	4618      	mov	r0, r3
 80040b2:	f7fe ff1f 	bl	8002ef4 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 80040b6:	79fb      	ldrb	r3, [r7, #7]
 80040b8:	2201      	movs	r2, #1
 80040ba:	fa02 f303 	lsl.w	r3, r2, r3
 80040be:	b21b      	sxth	r3, r3
 80040c0:	43db      	mvns	r3, r3
 80040c2:	b21a      	sxth	r2, r3
 80040c4:	4b46      	ldr	r3, [pc, #280]	; (80041e0 <send+0x1ec>)
 80040c6:	881b      	ldrh	r3, [r3, #0]
 80040c8:	b21b      	sxth	r3, r3
 80040ca:	4013      	ands	r3, r2
 80040cc:	b21b      	sxth	r3, r3
 80040ce:	b29a      	uxth	r2, r3
 80040d0:	4b43      	ldr	r3, [pc, #268]	; (80041e0 <send+0x1ec>)
 80040d2:	801a      	strh	r2, [r3, #0]
 80040d4:	e00d      	b.n	80040f2 <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 80040d6:	7bfb      	ldrb	r3, [r7, #15]
 80040d8:	f003 0308 	and.w	r3, r3, #8
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d006      	beq.n	80040ee <send+0xfa>
      {
         close(sn);
 80040e0:	79fb      	ldrb	r3, [r7, #7]
 80040e2:	4618      	mov	r0, r3
 80040e4:	f7ff fdc6 	bl	8003c74 <close>
         return SOCKERR_TIMEOUT;
 80040e8:	f06f 030c 	mvn.w	r3, #12
 80040ec:	e073      	b.n	80041d6 <send+0x1e2>
      }
      else return SOCK_BUSY;
 80040ee:	2300      	movs	r3, #0
 80040f0:	e071      	b.n	80041d6 <send+0x1e2>
   }
   freesize = getSn_TxMAX(sn);
 80040f2:	79fb      	ldrb	r3, [r7, #7]
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	3301      	adds	r3, #1
 80040f8:	00db      	lsls	r3, r3, #3
 80040fa:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 80040fe:	4618      	mov	r0, r3
 8004100:	f7fe feac 	bl	8002e5c <WIZCHIP_READ>
 8004104:	4603      	mov	r3, r0
 8004106:	b29b      	uxth	r3, r3
 8004108:	029b      	lsls	r3, r3, #10
 800410a:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 800410c:	88ba      	ldrh	r2, [r7, #4]
 800410e:	89bb      	ldrh	r3, [r7, #12]
 8004110:	429a      	cmp	r2, r3
 8004112:	d901      	bls.n	8004118 <send+0x124>
 8004114:	89bb      	ldrh	r3, [r7, #12]
 8004116:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8004118:	79fb      	ldrb	r3, [r7, #7]
 800411a:	4618      	mov	r0, r3
 800411c:	f7fe fff8 	bl	8003110 <getSn_TX_FSR>
 8004120:	4603      	mov	r3, r0
 8004122:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8004124:	79fb      	ldrb	r3, [r7, #7]
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	3301      	adds	r3, #1
 800412a:	00db      	lsls	r3, r3, #3
 800412c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004130:	4618      	mov	r0, r3
 8004132:	f7fe fe93 	bl	8002e5c <WIZCHIP_READ>
 8004136:	4603      	mov	r3, r0
 8004138:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 800413a:	7bfb      	ldrb	r3, [r7, #15]
 800413c:	2b17      	cmp	r3, #23
 800413e:	d009      	beq.n	8004154 <send+0x160>
 8004140:	7bfb      	ldrb	r3, [r7, #15]
 8004142:	2b1c      	cmp	r3, #28
 8004144:	d006      	beq.n	8004154 <send+0x160>
      {
         close(sn);
 8004146:	79fb      	ldrb	r3, [r7, #7]
 8004148:	4618      	mov	r0, r3
 800414a:	f7ff fd93 	bl	8003c74 <close>
         return SOCKERR_SOCKSTATUS;
 800414e:	f06f 0306 	mvn.w	r3, #6
 8004152:	e040      	b.n	80041d6 <send+0x1e2>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8004154:	4b23      	ldr	r3, [pc, #140]	; (80041e4 <send+0x1f0>)
 8004156:	881b      	ldrh	r3, [r3, #0]
 8004158:	461a      	mov	r2, r3
 800415a:	79fb      	ldrb	r3, [r7, #7]
 800415c:	fa42 f303 	asr.w	r3, r2, r3
 8004160:	f003 0301 	and.w	r3, r3, #1
 8004164:	2b00      	cmp	r3, #0
 8004166:	d005      	beq.n	8004174 <send+0x180>
 8004168:	88ba      	ldrh	r2, [r7, #4]
 800416a:	89bb      	ldrh	r3, [r7, #12]
 800416c:	429a      	cmp	r2, r3
 800416e:	d901      	bls.n	8004174 <send+0x180>
 8004170:	2300      	movs	r3, #0
 8004172:	e030      	b.n	80041d6 <send+0x1e2>
      if(len <= freesize) break;
 8004174:	88ba      	ldrh	r2, [r7, #4]
 8004176:	89bb      	ldrh	r3, [r7, #12]
 8004178:	429a      	cmp	r2, r3
 800417a:	d900      	bls.n	800417e <send+0x18a>
      freesize = getSn_TX_FSR(sn);
 800417c:	e7cc      	b.n	8004118 <send+0x124>
      if(len <= freesize) break;
 800417e:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8004180:	88ba      	ldrh	r2, [r7, #4]
 8004182:	79fb      	ldrb	r3, [r7, #7]
 8004184:	6839      	ldr	r1, [r7, #0]
 8004186:	4618      	mov	r0, r3
 8004188:	f7ff f858 	bl	800323c <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 800418c:	79fb      	ldrb	r3, [r7, #7]
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	3301      	adds	r3, #1
 8004192:	00db      	lsls	r3, r3, #3
 8004194:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004198:	2120      	movs	r1, #32
 800419a:	4618      	mov	r0, r3
 800419c:	f7fe feaa 	bl	8002ef4 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 80041a0:	bf00      	nop
 80041a2:	79fb      	ldrb	r3, [r7, #7]
 80041a4:	009b      	lsls	r3, r3, #2
 80041a6:	3301      	adds	r3, #1
 80041a8:	00db      	lsls	r3, r3, #3
 80041aa:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80041ae:	4618      	mov	r0, r3
 80041b0:	f7fe fe54 	bl	8002e5c <WIZCHIP_READ>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d1f3      	bne.n	80041a2 <send+0x1ae>
   sock_is_sending |= (1 << sn);
 80041ba:	79fb      	ldrb	r3, [r7, #7]
 80041bc:	2201      	movs	r2, #1
 80041be:	fa02 f303 	lsl.w	r3, r2, r3
 80041c2:	b21a      	sxth	r2, r3
 80041c4:	4b06      	ldr	r3, [pc, #24]	; (80041e0 <send+0x1ec>)
 80041c6:	881b      	ldrh	r3, [r3, #0]
 80041c8:	b21b      	sxth	r3, r3
 80041ca:	4313      	orrs	r3, r2
 80041cc:	b21b      	sxth	r3, r3
 80041ce:	b29a      	uxth	r2, r3
 80041d0:	4b03      	ldr	r3, [pc, #12]	; (80041e0 <send+0x1ec>)
 80041d2:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 80041d4:	88bb      	ldrh	r3, [r7, #4]
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3710      	adds	r7, #16
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	bf00      	nop
 80041e0:	20000efa 	.word	0x20000efa
 80041e4:	20000ef8 	.word	0x20000ef8

080041e8 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 80041e8:	b590      	push	{r4, r7, lr}
 80041ea:	b085      	sub	sp, #20
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	4603      	mov	r3, r0
 80041f0:	6039      	str	r1, [r7, #0]
 80041f2:	71fb      	strb	r3, [r7, #7]
 80041f4:	4613      	mov	r3, r2
 80041f6:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 80041f8:	2300      	movs	r3, #0
 80041fa:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 80041fc:	2300      	movs	r3, #0
 80041fe:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 8004200:	79fb      	ldrb	r3, [r7, #7]
 8004202:	2b08      	cmp	r3, #8
 8004204:	d902      	bls.n	800420c <recv+0x24>
 8004206:	f04f 33ff 	mov.w	r3, #4294967295
 800420a:	e09c      	b.n	8004346 <recv+0x15e>
   CHECK_SOCKMODE(Sn_MR_TCP);
 800420c:	79fb      	ldrb	r3, [r7, #7]
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	3301      	adds	r3, #1
 8004212:	00db      	lsls	r3, r3, #3
 8004214:	4618      	mov	r0, r3
 8004216:	f7fe fe21 	bl	8002e5c <WIZCHIP_READ>
 800421a:	4603      	mov	r3, r0
 800421c:	f003 030f 	and.w	r3, r3, #15
 8004220:	2b01      	cmp	r3, #1
 8004222:	d002      	beq.n	800422a <recv+0x42>
 8004224:	f06f 0304 	mvn.w	r3, #4
 8004228:	e08d      	b.n	8004346 <recv+0x15e>
   CHECK_SOCKDATA();
 800422a:	88bb      	ldrh	r3, [r7, #4]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d102      	bne.n	8004236 <recv+0x4e>
 8004230:	f06f 030d 	mvn.w	r3, #13
 8004234:	e087      	b.n	8004346 <recv+0x15e>
   
   recvsize = getSn_RxMAX(sn);
 8004236:	79fb      	ldrb	r3, [r7, #7]
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	3301      	adds	r3, #1
 800423c:	00db      	lsls	r3, r3, #3
 800423e:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8004242:	4618      	mov	r0, r3
 8004244:	f7fe fe0a 	bl	8002e5c <WIZCHIP_READ>
 8004248:	4603      	mov	r3, r0
 800424a:	b29b      	uxth	r3, r3
 800424c:	029b      	lsls	r3, r3, #10
 800424e:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 8004250:	89ba      	ldrh	r2, [r7, #12]
 8004252:	88bb      	ldrh	r3, [r7, #4]
 8004254:	429a      	cmp	r2, r3
 8004256:	d201      	bcs.n	800425c <recv+0x74>
 8004258:	89bb      	ldrh	r3, [r7, #12]
 800425a:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 800425c:	79fb      	ldrb	r3, [r7, #7]
 800425e:	4618      	mov	r0, r3
 8004260:	f7fe ffa1 	bl	80031a6 <getSn_RX_RSR>
 8004264:	4603      	mov	r3, r0
 8004266:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 8004268:	79fb      	ldrb	r3, [r7, #7]
 800426a:	009b      	lsls	r3, r3, #2
 800426c:	3301      	adds	r3, #1
 800426e:	00db      	lsls	r3, r3, #3
 8004270:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004274:	4618      	mov	r0, r3
 8004276:	f7fe fdf1 	bl	8002e5c <WIZCHIP_READ>
 800427a:	4603      	mov	r3, r0
 800427c:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 800427e:	7bfb      	ldrb	r3, [r7, #15]
 8004280:	2b17      	cmp	r3, #23
 8004282:	d026      	beq.n	80042d2 <recv+0xea>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 8004284:	7bfb      	ldrb	r3, [r7, #15]
 8004286:	2b1c      	cmp	r3, #28
 8004288:	d11c      	bne.n	80042c4 <recv+0xdc>
            {
               if(recvsize != 0) break;
 800428a:	89bb      	ldrh	r3, [r7, #12]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d133      	bne.n	80042f8 <recv+0x110>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8004290:	79fb      	ldrb	r3, [r7, #7]
 8004292:	4618      	mov	r0, r3
 8004294:	f7fe ff3c 	bl	8003110 <getSn_TX_FSR>
 8004298:	4603      	mov	r3, r0
 800429a:	461c      	mov	r4, r3
 800429c:	79fb      	ldrb	r3, [r7, #7]
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	3301      	adds	r3, #1
 80042a2:	00db      	lsls	r3, r3, #3
 80042a4:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 80042a8:	4618      	mov	r0, r3
 80042aa:	f7fe fdd7 	bl	8002e5c <WIZCHIP_READ>
 80042ae:	4603      	mov	r3, r0
 80042b0:	029b      	lsls	r3, r3, #10
 80042b2:	429c      	cmp	r4, r3
 80042b4:	d10d      	bne.n	80042d2 <recv+0xea>
               {
                  close(sn);
 80042b6:	79fb      	ldrb	r3, [r7, #7]
 80042b8:	4618      	mov	r0, r3
 80042ba:	f7ff fcdb 	bl	8003c74 <close>
                  return SOCKERR_SOCKSTATUS;
 80042be:	f06f 0306 	mvn.w	r3, #6
 80042c2:	e040      	b.n	8004346 <recv+0x15e>
               }
            }
            else
            {
               close(sn);
 80042c4:	79fb      	ldrb	r3, [r7, #7]
 80042c6:	4618      	mov	r0, r3
 80042c8:	f7ff fcd4 	bl	8003c74 <close>
               return SOCKERR_SOCKSTATUS;
 80042cc:	f06f 0306 	mvn.w	r3, #6
 80042d0:	e039      	b.n	8004346 <recv+0x15e>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 80042d2:	4b1f      	ldr	r3, [pc, #124]	; (8004350 <recv+0x168>)
 80042d4:	881b      	ldrh	r3, [r3, #0]
 80042d6:	461a      	mov	r2, r3
 80042d8:	79fb      	ldrb	r3, [r7, #7]
 80042da:	fa42 f303 	asr.w	r3, r2, r3
 80042de:	f003 0301 	and.w	r3, r3, #1
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d004      	beq.n	80042f0 <recv+0x108>
 80042e6:	89bb      	ldrh	r3, [r7, #12]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d101      	bne.n	80042f0 <recv+0x108>
 80042ec:	2300      	movs	r3, #0
 80042ee:	e02a      	b.n	8004346 <recv+0x15e>
         if(recvsize != 0) break;
 80042f0:	89bb      	ldrh	r3, [r7, #12]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d102      	bne.n	80042fc <recv+0x114>
         recvsize = getSn_RX_RSR(sn);
 80042f6:	e7b1      	b.n	800425c <recv+0x74>
               if(recvsize != 0) break;
 80042f8:	bf00      	nop
 80042fa:	e000      	b.n	80042fe <recv+0x116>
         if(recvsize != 0) break;
 80042fc:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 80042fe:	89ba      	ldrh	r2, [r7, #12]
 8004300:	88bb      	ldrh	r3, [r7, #4]
 8004302:	429a      	cmp	r2, r3
 8004304:	d201      	bcs.n	800430a <recv+0x122>
 8004306:	89bb      	ldrh	r3, [r7, #12]
 8004308:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 800430a:	88ba      	ldrh	r2, [r7, #4]
 800430c:	79fb      	ldrb	r3, [r7, #7]
 800430e:	6839      	ldr	r1, [r7, #0]
 8004310:	4618      	mov	r0, r3
 8004312:	f7fe ffef 	bl	80032f4 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 8004316:	79fb      	ldrb	r3, [r7, #7]
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	3301      	adds	r3, #1
 800431c:	00db      	lsls	r3, r3, #3
 800431e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004322:	2140      	movs	r1, #64	; 0x40
 8004324:	4618      	mov	r0, r3
 8004326:	f7fe fde5 	bl	8002ef4 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 800432a:	bf00      	nop
 800432c:	79fb      	ldrb	r3, [r7, #7]
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	3301      	adds	r3, #1
 8004332:	00db      	lsls	r3, r3, #3
 8004334:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004338:	4618      	mov	r0, r3
 800433a:	f7fe fd8f 	bl	8002e5c <WIZCHIP_READ>
 800433e:	4603      	mov	r3, r0
 8004340:	2b00      	cmp	r3, #0
 8004342:	d1f3      	bne.n	800432c <recv+0x144>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8004344:	88bb      	ldrh	r3, [r7, #4]
}
 8004346:	4618      	mov	r0, r3
 8004348:	3714      	adds	r7, #20
 800434a:	46bd      	mov	sp, r7
 800434c:	bd90      	pop	{r4, r7, pc}
 800434e:	bf00      	nop
 8004350:	20000ef8 	.word	0x20000ef8

08004354 <wizchip_select>:
void ethernetHTTPRoutine(void);

void initializeHttp(void);

void wizchip_select(void)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, W5500_CS_Pin, GPIO_PIN_RESET);
 8004358:	2200      	movs	r2, #0
 800435a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800435e:	4802      	ldr	r0, [pc, #8]	; (8004368 <wizchip_select+0x14>)
 8004360:	f006 fdfc 	bl	800af5c <HAL_GPIO_WritePin>
}
 8004364:	bf00      	nop
 8004366:	bd80      	pop	{r7, pc}
 8004368:	48000400 	.word	0x48000400

0800436c <wizchip_deselect>:

void wizchip_deselect(void)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, W5500_CS_Pin, GPIO_PIN_SET);
 8004370:	2201      	movs	r2, #1
 8004372:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004376:	4802      	ldr	r0, [pc, #8]	; (8004380 <wizchip_deselect+0x14>)
 8004378:	f006 fdf0 	bl	800af5c <HAL_GPIO_WritePin>
}
 800437c:	bf00      	nop
 800437e:	bd80      	pop	{r7, pc}
 8004380:	48000400 	.word	0x48000400

08004384 <W5500_Spi>:
{
    HAL_SPI_Transmit(&_W5500_SPI,buff,len,HAL_MAX_DELAY) ;
}

uint8_t W5500_Spi(uint8_t Data)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b086      	sub	sp, #24
 8004388:	af02      	add	r7, sp, #8
 800438a:	4603      	mov	r3, r0
 800438c:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W5500_SPI, &Data, &ret, 1, 100);
 800438e:	f107 020f 	add.w	r2, r7, #15
 8004392:	1df9      	adds	r1, r7, #7
 8004394:	2364      	movs	r3, #100	; 0x64
 8004396:	9300      	str	r3, [sp, #0]
 8004398:	2301      	movs	r3, #1
 800439a:	4804      	ldr	r0, [pc, #16]	; (80043ac <W5500_Spi+0x28>)
 800439c:	f008 fc4f 	bl	800cc3e <HAL_SPI_TransmitReceive>
	return ret;
 80043a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3710      	adds	r7, #16
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	bf00      	nop
 80043ac:	20000490 	.word	0x20000490

080043b0 <wiz5500Init>:
	wizchip_setnetinfo ( & net_info ) ;
}*/


void wiz5500Init(void)
{
 80043b0:	b590      	push	{r4, r7, lr}
 80043b2:	b087      	sub	sp, #28
 80043b4:	af00      	add	r7, sp, #0

	uint8_t memsize[2][8] = { {2,2,2,2,2,2,2,2},{2,2,2,2,2,2,2,2}};
 80043b6:	4b28      	ldr	r3, [pc, #160]	; (8004458 <wiz5500Init+0xa8>)
 80043b8:	f107 0408 	add.w	r4, r7, #8
 80043bc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80043be:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t tmp;
	//hardware reset the module
	HAL_GPIO_WritePin(W5500RST_GPIO_Port, W5500RST_Pin, GPIO_PIN_RESET);
 80043c2:	2200      	movs	r2, #0
 80043c4:	2180      	movs	r1, #128	; 0x80
 80043c6:	4825      	ldr	r0, [pc, #148]	; (800445c <wiz5500Init+0xac>)
 80043c8:	f006 fdc8 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_Delay(15000);
 80043cc:	f643 2098 	movw	r0, #15000	; 0x3a98
 80043d0:	f006 fa7e 	bl	800a8d0 <HAL_Delay>
	HAL_GPIO_WritePin(W5500RST_GPIO_Port, W5500RST_Pin, GPIO_PIN_SET);
 80043d4:	2201      	movs	r2, #1
 80043d6:	2180      	movs	r1, #128	; 0x80
 80043d8:	4820      	ldr	r0, [pc, #128]	; (800445c <wiz5500Init+0xac>)
 80043da:	f006 fdbf 	bl	800af5c <HAL_GPIO_WritePin>

	reg_wizchip_cs_cbfunc(wizchip_select,wizchip_deselect);
 80043de:	4920      	ldr	r1, [pc, #128]	; (8004460 <wiz5500Init+0xb0>)
 80043e0:	4820      	ldr	r0, [pc, #128]	; (8004464 <wiz5500Init+0xb4>)
 80043e2:	f000 f8f9 	bl	80045d8 <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(W5500_Spi,W5500_Spi);
 80043e6:	4920      	ldr	r1, [pc, #128]	; (8004468 <wiz5500Init+0xb8>)
 80043e8:	481f      	ldr	r0, [pc, #124]	; (8004468 <wiz5500Init+0xb8>)
 80043ea:	f000 f91b 	bl	8004624 <reg_wizchip_spi_cbfunc>
//	reg_wizchip_spiburst_cbfunc(W5500_ReadBuff,W5500_WriteBuff);

	if(ctlwizchip(CW_INIT_WIZCHIP,(void*)memsize) == -1)
 80043ee:	f107 0308 	add.w	r3, r7, #8
 80043f2:	4619      	mov	r1, r3
 80043f4:	2001      	movs	r0, #1
 80043f6:	f000 f941 	bl	800467c <ctlwizchip>
 80043fa:	4603      	mov	r3, r0
 80043fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004400:	d103      	bne.n	800440a <wiz5500Init+0x5a>
	{
		statusChipInit=1;
 8004402:	4b1a      	ldr	r3, [pc, #104]	; (800446c <wiz5500Init+0xbc>)
 8004404:	2201      	movs	r2, #1
 8004406:	701a      	strb	r2, [r3, #0]
		return;
 8004408:	e022      	b.n	8004450 <wiz5500Init+0xa0>
	}
	/* PHY link status check */
	do
	{
		if(ctlwizchip(CW_GET_PHYSTATUS, (void*)&tmp) == -1)
 800440a:	1dfb      	adds	r3, r7, #7
 800440c:	4619      	mov	r1, r3
 800440e:	200c      	movs	r0, #12
 8004410:	f000 f934 	bl	800467c <ctlwizchip>
 8004414:	4603      	mov	r3, r0
 8004416:	f1b3 3fff 	cmp.w	r3, #4294967295
 800441a:	d103      	bne.n	8004424 <wiz5500Init+0x74>
		{
			statusPhysLink=1;
 800441c:	4b14      	ldr	r3, [pc, #80]	; (8004470 <wiz5500Init+0xc0>)
 800441e:	2201      	movs	r2, #1
 8004420:	701a      	strb	r2, [r3, #0]
			return;
 8004422:	e015      	b.n	8004450 <wiz5500Init+0xa0>
		}
		statusPhysLink=0;
 8004424:	4b12      	ldr	r3, [pc, #72]	; (8004470 <wiz5500Init+0xc0>)
 8004426:	2200      	movs	r2, #0
 8004428:	701a      	strb	r2, [r3, #0]
	} while (tmp == PHY_LINK_OFF);
 800442a:	79fb      	ldrb	r3, [r7, #7]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d0ec      	beq.n	800440a <wiz5500Init+0x5a>
	HAL_Delay(3000);
 8004430:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8004434:	f006 fa4c 	bl	800a8d0 <HAL_Delay>
	//getVERSIONR();

	wizchip_setnetinfo(&gWIZNETINFO);
 8004438:	480e      	ldr	r0, [pc, #56]	; (8004474 <wiz5500Init+0xc4>)
 800443a:	f000 fcbb 	bl	8004db4 <wizchip_setnetinfo>
	HAL_Delay(1000);
 800443e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004442:	f006 fa45 	bl	800a8d0 <HAL_Delay>


	//processDHCP();

	wizchip_getnetinfo(&checkgWIZNETINFO);
 8004446:	480c      	ldr	r0, [pc, #48]	; (8004478 <wiz5500Init+0xc8>)
 8004448:	f000 fcf4 	bl	8004e34 <wizchip_getnetinfo>

	initializeHttp();
 800444c:	f000 f816 	bl	800447c <initializeHttp>

}
 8004450:	371c      	adds	r7, #28
 8004452:	46bd      	mov	sp, r7
 8004454:	bd90      	pop	{r4, r7, pc}
 8004456:	bf00      	nop
 8004458:	08010a14 	.word	0x08010a14
 800445c:	48000800 	.word	0x48000800
 8004460:	0800436d 	.word	0x0800436d
 8004464:	08004355 	.word	0x08004355
 8004468:	08004385 	.word	0x08004385
 800446c:	20002124 	.word	0x20002124
 8004470:	20002125 	.word	0x20002125
 8004474:	20000024 	.word	0x20000024
 8004478:	20000f14 	.word	0x20000f14

0800447c <initializeHttp>:
		}
	}
}

void initializeHttp(void)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b082      	sub	sp, #8
 8004480:	af02      	add	r7, sp, #8
	httpc_init(0, Domain_IP, 9006, g_send_buf, g_recv_buf);
 8004482:	4b06      	ldr	r3, [pc, #24]	; (800449c <initializeHttp+0x20>)
 8004484:	9300      	str	r3, [sp, #0]
 8004486:	4b06      	ldr	r3, [pc, #24]	; (80044a0 <initializeHttp+0x24>)
 8004488:	f242 322e 	movw	r2, #9006	; 0x232e
 800448c:	4905      	ldr	r1, [pc, #20]	; (80044a4 <initializeHttp+0x28>)
 800448e:	2000      	movs	r0, #0
 8004490:	f7fe ff8c 	bl	80033ac <httpc_init>
}
 8004494:	bf00      	nop
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	20001730 	.word	0x20001730
 80044a0:	20000f30 	.word	0x20000f30
 80044a4:	2000003c 	.word	0x2000003c

080044a8 <ethernetHTTPRoutine>:

void ethernetHTTPRoutine(void)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	af00      	add	r7, sp, #0

	receivehttpcheck();
 80044ac:	f7ff f9a0 	bl	80037f0 <receivehttpcheck>
	httpc_connection_handler();
 80044b0:	f7fe ffba 	bl	8003428 <httpc_connection_handler>

	if(httpc_isSockOpen)
 80044b4:	4b15      	ldr	r3, [pc, #84]	; (800450c <ethernetHTTPRoutine+0x64>)
 80044b6:	781b      	ldrb	r3, [r3, #0]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d005      	beq.n	80044c8 <ethernetHTTPRoutine+0x20>
	{
		connectionCheck = httpc_connect();
 80044bc:	f7ff f866 	bl	800358c <httpc_connect>
 80044c0:	4603      	mov	r3, r0
 80044c2:	461a      	mov	r2, r3
 80044c4:	4b12      	ldr	r3, [pc, #72]	; (8004510 <ethernetHTTPRoutine+0x68>)
 80044c6:	701a      	strb	r2, [r3, #0]
	}
	if(httpc_isConnected)
 80044c8:	4b12      	ldr	r3, [pc, #72]	; (8004514 <ethernetHTTPRoutine+0x6c>)
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d01b      	beq.n	8004508 <ethernetHTTPRoutine+0x60>
	//	if(!flag_sent_http_request)
		{
		// Send: HTTP request
//usm3-ht.acceedo.in:9005/set_temp?u=5&p=00000001&tm=0030&tl=0320&th=0030&h=030&l=080&ht=070&lt=080&rv=0130&bv=0650&yv=1230&rc=2705&bc=2909&yc=0500&k=203040&x=1

		sprintf(URI,"/loadmeasure?h=000000&f=1&t=255&c_cur=1.483&c_act=00.000&c_sts=1&si_cur=124483&si_act=00.00&"
 80044d0:	4911      	ldr	r1, [pc, #68]	; (8004518 <ethernetHTTPRoutine+0x70>)
 80044d2:	4812      	ldr	r0, [pc, #72]	; (800451c <ethernetHTTPRoutine+0x74>)
 80044d4:	f00b f936 	bl	800f744 <siprintf>
				"si_sts=1&mn_cur=124483&mn_act=2000&mn_sts=1&"
				"cu_cur=04.000&cu_act=2000&cu_sts=1&sn_cur=124483&sn_act=2000&sn_sts=1&zn_cur=124483&zn_act=2000&zn_sts=1&sts=1");
		request.method = (uint8_t *)HTTP_GET;
 80044d8:	4b11      	ldr	r3, [pc, #68]	; (8004520 <ethernetHTTPRoutine+0x78>)
 80044da:	4a12      	ldr	r2, [pc, #72]	; (8004524 <ethernetHTTPRoutine+0x7c>)
 80044dc:	601a      	str	r2, [r3, #0]
		request.uri = (uint8_t *)URI;
 80044de:	4b10      	ldr	r3, [pc, #64]	; (8004520 <ethernetHTTPRoutine+0x78>)
 80044e0:	4a0e      	ldr	r2, [pc, #56]	; (800451c <ethernetHTTPRoutine+0x74>)
 80044e2:	605a      	str	r2, [r3, #4]
		request.host = (uint8_t *)Domain_name;
 80044e4:	4b0e      	ldr	r3, [pc, #56]	; (8004520 <ethernetHTTPRoutine+0x78>)
 80044e6:	4a10      	ldr	r2, [pc, #64]	; (8004528 <ethernetHTTPRoutine+0x80>)
 80044e8:	609a      	str	r2, [r3, #8]
	    request.connection=(uint8_t *)HTTP_CONNECTION_CLOSE;
 80044ea:	4b0d      	ldr	r3, [pc, #52]	; (8004520 <ethernetHTTPRoutine+0x78>)
 80044ec:	4a0f      	ldr	r2, [pc, #60]	; (800452c <ethernetHTTPRoutine+0x84>)
 80044ee:	611a      	str	r2, [r3, #16]
		request.content_type = (uint8_t *)HTTP_CTYPE_TEXT_HTML;
 80044f0:	4b0b      	ldr	r3, [pc, #44]	; (8004520 <ethernetHTTPRoutine+0x78>)
 80044f2:	4a0f      	ldr	r2, [pc, #60]	; (8004530 <ethernetHTTPRoutine+0x88>)
 80044f4:	60da      	str	r2, [r3, #12]

		// HTTP client example #1: Function for send HTTP request (header and body fields are integrated)
			{
			httpc_send(&request, g_recv_buf, g_send_buf, 0);
 80044f6:	2300      	movs	r3, #0
 80044f8:	4a0e      	ldr	r2, [pc, #56]	; (8004534 <ethernetHTTPRoutine+0x8c>)
 80044fa:	490f      	ldr	r1, [pc, #60]	; (8004538 <ethernetHTTPRoutine+0x90>)
 80044fc:	4808      	ldr	r0, [pc, #32]	; (8004520 <ethernetHTTPRoutine+0x78>)
 80044fe:	f7ff f871 	bl	80035e4 <httpc_send>
			}
			flag_sent_http_request = ENABLE;
 8004502:	4b0e      	ldr	r3, [pc, #56]	; (800453c <ethernetHTTPRoutine+0x94>)
 8004504:	2201      	movs	r2, #1
 8004506:	701a      	strb	r2, [r3, #0]

		// Recv: HTTP response

	}

}
 8004508:	bf00      	nop
 800450a:	bd80      	pop	{r7, pc}
 800450c:	20000614 	.word	0x20000614
 8004510:	20000f2c 	.word	0x20000f2c
 8004514:	20000615 	.word	0x20000615
 8004518:	08010a24 	.word	0x08010a24
 800451c:	20001f30 	.word	0x20001f30
 8004520:	20000004 	.word	0x20000004
 8004524:	08010b1c 	.word	0x08010b1c
 8004528:	20000040 	.word	0x20000040
 800452c:	08010b20 	.word	0x08010b20
 8004530:	08010b28 	.word	0x08010b28
 8004534:	20000f30 	.word	0x20000f30
 8004538:	20001730 	.word	0x20001730
 800453c:	20000f2b 	.word	0x20000f2b

08004540 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8004540:	b480      	push	{r7}
 8004542:	af00      	add	r7, sp, #0
 8004544:	bf00      	nop
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr

0800454e <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 800454e:	b480      	push	{r7}
 8004550:	af00      	add	r7, sp, #0
 8004552:	bf00      	nop
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr

0800455c <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 800455c:	b480      	push	{r7}
 800455e:	af00      	add	r7, sp, #0
 8004560:	bf00      	nop
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr

0800456a <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 800456a:	b480      	push	{r7}
 800456c:	af00      	add	r7, sp, #0
 800456e:	bf00      	nop
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr

08004578 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	b2db      	uxtb	r3, r3
 8004586:	4618      	mov	r0, r3
 8004588:	370c      	adds	r7, #12
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr

08004592 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8004592:	b480      	push	{r7}
 8004594:	b083      	sub	sp, #12
 8004596:	af00      	add	r7, sp, #0
 8004598:	6078      	str	r0, [r7, #4]
 800459a:	460b      	mov	r3, r1
 800459c:	70fb      	strb	r3, [r7, #3]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	78fa      	ldrb	r2, [r7, #3]
 80045a2:	701a      	strb	r2, [r3, #0]
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 80045b0:	b480      	push	{r7}
 80045b2:	af00      	add	r7, sp, #0
 80045b4:	2300      	movs	r3, #0
 80045b6:	4618      	mov	r0, r3
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr

080045c0 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 80045c0:	b480      	push	{r7}
 80045c2:	b083      	sub	sp, #12
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	4603      	mov	r3, r0
 80045c8:	71fb      	strb	r3, [r7, #7]
 80045ca:	bf00      	nop
 80045cc:	370c      	adds	r7, #12
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr
	...

080045d8 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d002      	beq.n	80045ee <reg_wizchip_cs_cbfunc+0x16>
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d106      	bne.n	80045fc <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 80045ee:	4b0a      	ldr	r3, [pc, #40]	; (8004618 <reg_wizchip_cs_cbfunc+0x40>)
 80045f0:	4a0a      	ldr	r2, [pc, #40]	; (800461c <reg_wizchip_cs_cbfunc+0x44>)
 80045f2:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 80045f4:	4b08      	ldr	r3, [pc, #32]	; (8004618 <reg_wizchip_cs_cbfunc+0x40>)
 80045f6:	4a0a      	ldr	r2, [pc, #40]	; (8004620 <reg_wizchip_cs_cbfunc+0x48>)
 80045f8:	619a      	str	r2, [r3, #24]
 80045fa:	e006      	b.n	800460a <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 80045fc:	4a06      	ldr	r2, [pc, #24]	; (8004618 <reg_wizchip_cs_cbfunc+0x40>)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 8004602:	4a05      	ldr	r2, [pc, #20]	; (8004618 <reg_wizchip_cs_cbfunc+0x40>)
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	6193      	str	r3, [r2, #24]
   }
}
 8004608:	bf00      	nop
 800460a:	bf00      	nop
 800460c:	370c      	adds	r7, #12
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	20000058 	.word	0x20000058
 800461c:	0800455d 	.word	0x0800455d
 8004620:	0800456b 	.word	0x0800456b

08004624 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 800462e:	bf00      	nop
 8004630:	4b0f      	ldr	r3, [pc, #60]	; (8004670 <reg_wizchip_spi_cbfunc+0x4c>)
 8004632:	881b      	ldrh	r3, [r3, #0]
 8004634:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004638:	2b00      	cmp	r3, #0
 800463a:	d0f9      	beq.n	8004630 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d002      	beq.n	8004648 <reg_wizchip_spi_cbfunc+0x24>
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d106      	bne.n	8004656 <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8004648:	4b09      	ldr	r3, [pc, #36]	; (8004670 <reg_wizchip_spi_cbfunc+0x4c>)
 800464a:	4a0a      	ldr	r2, [pc, #40]	; (8004674 <reg_wizchip_spi_cbfunc+0x50>)
 800464c:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 800464e:	4b08      	ldr	r3, [pc, #32]	; (8004670 <reg_wizchip_spi_cbfunc+0x4c>)
 8004650:	4a09      	ldr	r2, [pc, #36]	; (8004678 <reg_wizchip_spi_cbfunc+0x54>)
 8004652:	621a      	str	r2, [r3, #32]
 8004654:	e006      	b.n	8004664 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8004656:	4a06      	ldr	r2, [pc, #24]	; (8004670 <reg_wizchip_spi_cbfunc+0x4c>)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 800465c:	4a04      	ldr	r2, [pc, #16]	; (8004670 <reg_wizchip_spi_cbfunc+0x4c>)
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	6213      	str	r3, [r2, #32]
   }
}
 8004662:	bf00      	nop
 8004664:	bf00      	nop
 8004666:	370c      	adds	r7, #12
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr
 8004670:	20000058 	.word	0x20000058
 8004674:	080045b1 	.word	0x080045b1
 8004678:	080045c1 	.word	0x080045c1

0800467c <ctlwizchip>:
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
   }
}

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 800467c:	b590      	push	{r4, r7, lr}
 800467e:	b087      	sub	sp, #28
 8004680:	af00      	add	r7, sp, #0
 8004682:	4603      	mov	r3, r0
 8004684:	6039      	str	r1, [r7, #0]
 8004686:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
 8004688:	2300      	movs	r3, #0
 800468a:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 800468c:	2300      	movs	r3, #0
 800468e:	60fb      	str	r3, [r7, #12]
 8004690:	2300      	movs	r3, #0
 8004692:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 8004694:	79fb      	ldrb	r3, [r7, #7]
 8004696:	2b0f      	cmp	r3, #15
 8004698:	f200 80c7 	bhi.w	800482a <ctlwizchip+0x1ae>
 800469c:	a201      	add	r2, pc, #4	; (adr r2, 80046a4 <ctlwizchip+0x28>)
 800469e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046a2:	bf00      	nop
 80046a4:	080046e5 	.word	0x080046e5
 80046a8:	080046eb 	.word	0x080046eb
 80046ac:	08004717 	.word	0x08004717
 80046b0:	0800470b 	.word	0x0800470b
 80046b4:	08004725 	.word	0x08004725
 80046b8:	08004731 	.word	0x08004731
 80046bc:	0800473f 	.word	0x0800473f
 80046c0:	08004765 	.word	0x08004765
 80046c4:	0800478b 	.word	0x0800478b
 80046c8:	080047cf 	.word	0x080047cf
 80046cc:	080047d5 	.word	0x080047d5
 80046d0:	080047dd 	.word	0x080047dd
 80046d4:	08004831 	.word	0x08004831
 80046d8:	080047e5 	.word	0x080047e5
 80046dc:	080047f3 	.word	0x080047f3
 80046e0:	0800480f 	.word	0x0800480f
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 80046e4:	f000 f8ac 	bl	8004840 <wizchip_sw_reset>
         break;
 80046e8:	e0a3      	b.n	8004832 <ctlwizchip+0x1b6>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d004      	beq.n	80046fa <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	3308      	adds	r3, #8
 80046f8:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	693a      	ldr	r2, [r7, #16]
 80046fe:	4611      	mov	r1, r2
 8004700:	4618      	mov	r0, r3
 8004702:	f000 f8e9 	bl	80048d8 <wizchip_init>
 8004706:	4603      	mov	r3, r0
 8004708:	e094      	b.n	8004834 <ctlwizchip+0x1b8>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	881b      	ldrh	r3, [r3, #0]
 800470e:	4618      	mov	r0, r3
 8004710:	f000 f96e 	bl	80049f0 <wizchip_clrinterrupt>
         break;
 8004714:	e08d      	b.n	8004832 <ctlwizchip+0x1b6>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8004716:	f000 f99f 	bl	8004a58 <wizchip_getinterrupt>
 800471a:	4603      	mov	r3, r0
 800471c:	461a      	mov	r2, r3
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	801a      	strh	r2, [r3, #0]
         break;
 8004722:	e086      	b.n	8004832 <ctlwizchip+0x1b6>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	881b      	ldrh	r3, [r3, #0]
 8004728:	4618      	mov	r0, r3
 800472a:	f000 f9ba 	bl	8004aa2 <wizchip_setinterruptmask>
         break;         
 800472e:	e080      	b.n	8004832 <ctlwizchip+0x1b6>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 8004730:	f000 f9d2 	bl	8004ad8 <wizchip_getinterruptmask>
 8004734:	4603      	mov	r3, r0
 8004736:	461a      	mov	r2, r3
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	801a      	strh	r2, [r3, #0]
         break;
 800473c:	e079      	b.n	8004832 <ctlwizchip+0x1b6>
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > W5100
   #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	881b      	ldrh	r3, [r3, #0]
 8004742:	0a1b      	lsrs	r3, r3, #8
 8004744:	b29b      	uxth	r3, r3
 8004746:	b2db      	uxtb	r3, r3
 8004748:	4619      	mov	r1, r3
 800474a:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 800474e:	f7fe fbd1 	bl	8002ef4 <WIZCHIP_WRITE>
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	881b      	ldrh	r3, [r3, #0]
 8004756:	b2db      	uxtb	r3, r3
 8004758:	4619      	mov	r1, r3
 800475a:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 800475e:	f7fe fbc9 	bl	8002ef4 <WIZCHIP_WRITE>
         break;
 8004762:	e066      	b.n	8004832 <ctlwizchip+0x1b6>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 8004764:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 8004768:	f7fe fb78 	bl	8002e5c <WIZCHIP_READ>
 800476c:	4603      	mov	r3, r0
 800476e:	b29b      	uxth	r3, r3
 8004770:	021b      	lsls	r3, r3, #8
 8004772:	b29c      	uxth	r4, r3
 8004774:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8004778:	f7fe fb70 	bl	8002e5c <WIZCHIP_READ>
 800477c:	4603      	mov	r3, r0
 800477e:	b29b      	uxth	r3, r3
 8004780:	4423      	add	r3, r4
 8004782:	b29a      	uxth	r2, r3
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	801a      	strh	r2, [r3, #0]
         break;
 8004788:	e053      	b.n	8004832 <ctlwizchip+0x1b6>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 800478a:	4b2c      	ldr	r3, [pc, #176]	; (800483c <ctlwizchip+0x1c0>)
 800478c:	789a      	ldrb	r2, [r3, #2]
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	3301      	adds	r3, #1
 8004796:	4a29      	ldr	r2, [pc, #164]	; (800483c <ctlwizchip+0x1c0>)
 8004798:	78d2      	ldrb	r2, [r2, #3]
 800479a:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	3302      	adds	r3, #2
 80047a0:	4a26      	ldr	r2, [pc, #152]	; (800483c <ctlwizchip+0x1c0>)
 80047a2:	7912      	ldrb	r2, [r2, #4]
 80047a4:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	3303      	adds	r3, #3
 80047aa:	4a24      	ldr	r2, [pc, #144]	; (800483c <ctlwizchip+0x1c0>)
 80047ac:	7952      	ldrb	r2, [r2, #5]
 80047ae:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	3304      	adds	r3, #4
 80047b4:	4a21      	ldr	r2, [pc, #132]	; (800483c <ctlwizchip+0x1c0>)
 80047b6:	7992      	ldrb	r2, [r2, #6]
 80047b8:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	3305      	adds	r3, #5
 80047be:	4a1f      	ldr	r2, [pc, #124]	; (800483c <ctlwizchip+0x1c0>)
 80047c0:	79d2      	ldrb	r2, [r2, #7]
 80047c2:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[6] = 0;
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	3306      	adds	r3, #6
 80047c8:	2200      	movs	r2, #0
 80047ca:	701a      	strb	r2, [r3, #0]
         break;
 80047cc:	e031      	b.n	8004832 <ctlwizchip+0x1b6>
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
      case CW_RESET_PHY:
         wizphy_reset();
 80047ce:	f000 f9d5 	bl	8004b7c <wizphy_reset>
         break;
 80047d2:	e02e      	b.n	8004832 <ctlwizchip+0x1b6>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 80047d4:	6838      	ldr	r0, [r7, #0]
 80047d6:	f000 f9f8 	bl	8004bca <wizphy_setphyconf>
         break;
 80047da:	e02a      	b.n	8004832 <ctlwizchip+0x1b6>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 80047dc:	6838      	ldr	r0, [r7, #0]
 80047de:	f000 fa36 	bl	8004c4e <wizphy_getphyconf>
         break;
 80047e2:	e026      	b.n	8004832 <ctlwizchip+0x1b6>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	4618      	mov	r0, r3
 80047ea:	f000 fa99 	bl	8004d20 <wizphy_setphypmode>
 80047ee:	4603      	mov	r3, r0
 80047f0:	e020      	b.n	8004834 <ctlwizchip+0x1b8>
   #endif
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 80047f2:	f000 f9aa 	bl	8004b4a <wizphy_getphypmode>
 80047f6:	4603      	mov	r3, r0
 80047f8:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 80047fa:	7dfb      	ldrb	r3, [r7, #23]
 80047fc:	2bff      	cmp	r3, #255	; 0xff
 80047fe:	d102      	bne.n	8004806 <ctlwizchip+0x18a>
 8004800:	f04f 33ff 	mov.w	r3, #4294967295
 8004804:	e016      	b.n	8004834 <ctlwizchip+0x1b8>
         *(uint8_t*)arg = tmp;
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	7dfa      	ldrb	r2, [r7, #23]
 800480a:	701a      	strb	r2, [r3, #0]
         break;
 800480c:	e011      	b.n	8004832 <ctlwizchip+0x1b6>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 800480e:	f000 f986 	bl	8004b1e <wizphy_getphylink>
 8004812:	4603      	mov	r3, r0
 8004814:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8004816:	7dfb      	ldrb	r3, [r7, #23]
 8004818:	2bff      	cmp	r3, #255	; 0xff
 800481a:	d102      	bne.n	8004822 <ctlwizchip+0x1a6>
 800481c:	f04f 33ff 	mov.w	r3, #4294967295
 8004820:	e008      	b.n	8004834 <ctlwizchip+0x1b8>
         *(uint8_t*)arg = tmp;
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	7dfa      	ldrb	r2, [r7, #23]
 8004826:	701a      	strb	r2, [r3, #0]
         break;
 8004828:	e003      	b.n	8004832 <ctlwizchip+0x1b6>
   #endif      
      default:
         return -1;
 800482a:	f04f 33ff 	mov.w	r3, #4294967295
 800482e:	e001      	b.n	8004834 <ctlwizchip+0x1b8>
         break;
 8004830:	bf00      	nop
   }
   return 0;
 8004832:	2300      	movs	r3, #0
}
 8004834:	4618      	mov	r0, r3
 8004836:	371c      	adds	r7, #28
 8004838:	46bd      	mov	sp, r7
 800483a:	bd90      	pop	{r4, r7, pc}
 800483c:	20000058 	.word	0x20000058

08004840 <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b086      	sub	sp, #24
 8004844:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 8004846:	1d3b      	adds	r3, r7, #4
 8004848:	2206      	movs	r2, #6
 800484a:	4619      	mov	r1, r3
 800484c:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8004850:	f7fe fb9e 	bl	8002f90 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8004854:	f107 0314 	add.w	r3, r7, #20
 8004858:	2204      	movs	r2, #4
 800485a:	4619      	mov	r1, r3
 800485c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004860:	f7fe fb96 	bl	8002f90 <WIZCHIP_READ_BUF>
 8004864:	f107 0310 	add.w	r3, r7, #16
 8004868:	2204      	movs	r2, #4
 800486a:	4619      	mov	r1, r3
 800486c:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8004870:	f7fe fb8e 	bl	8002f90 <WIZCHIP_READ_BUF>
 8004874:	f107 030c 	add.w	r3, r7, #12
 8004878:	2204      	movs	r2, #4
 800487a:	4619      	mov	r1, r3
 800487c:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8004880:	f7fe fb86 	bl	8002f90 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8004884:	2180      	movs	r1, #128	; 0x80
 8004886:	2000      	movs	r0, #0
 8004888:	f7fe fb34 	bl	8002ef4 <WIZCHIP_WRITE>
   getMR(); // for delay
 800488c:	2000      	movs	r0, #0
 800488e:	f7fe fae5 	bl	8002e5c <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8004892:	1d3b      	adds	r3, r7, #4
 8004894:	2206      	movs	r2, #6
 8004896:	4619      	mov	r1, r3
 8004898:	f44f 6010 	mov.w	r0, #2304	; 0x900
 800489c:	f7fe fbd8 	bl	8003050 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 80048a0:	f107 0314 	add.w	r3, r7, #20
 80048a4:	2204      	movs	r2, #4
 80048a6:	4619      	mov	r1, r3
 80048a8:	f44f 7080 	mov.w	r0, #256	; 0x100
 80048ac:	f7fe fbd0 	bl	8003050 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 80048b0:	f107 0310 	add.w	r3, r7, #16
 80048b4:	2204      	movs	r2, #4
 80048b6:	4619      	mov	r1, r3
 80048b8:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80048bc:	f7fe fbc8 	bl	8003050 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 80048c0:	f107 030c 	add.w	r3, r7, #12
 80048c4:	2204      	movs	r2, #4
 80048c6:	4619      	mov	r1, r3
 80048c8:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80048cc:	f7fe fbc0 	bl	8003050 <WIZCHIP_WRITE_BUF>
}
 80048d0:	bf00      	nop
 80048d2:	3718      	adds	r7, #24
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}

080048d8 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 80048e2:	2300      	movs	r3, #0
 80048e4:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 80048e6:	f7ff ffab 	bl	8004840 <wizchip_sw_reset>
   if(txsize)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d03b      	beq.n	8004968 <wizchip_init+0x90>
   {
      tmp = 0;
 80048f0:	2300      	movs	r3, #0
 80048f2:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80048f4:	2300      	movs	r3, #0
 80048f6:	73fb      	strb	r3, [r7, #15]
 80048f8:	e015      	b.n	8004926 <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 80048fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	4413      	add	r3, r2
 8004902:	781a      	ldrb	r2, [r3, #0]
 8004904:	7bbb      	ldrb	r3, [r7, #14]
 8004906:	4413      	add	r3, r2
 8004908:	b2db      	uxtb	r3, r3
 800490a:	73bb      	strb	r3, [r7, #14]

		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 800490c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004910:	2b10      	cmp	r3, #16
 8004912:	dd02      	ble.n	800491a <wizchip_init+0x42>
 8004914:	f04f 33ff 	mov.w	r3, #4294967295
 8004918:	e066      	b.n	80049e8 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800491a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800491e:	b2db      	uxtb	r3, r3
 8004920:	3301      	adds	r3, #1
 8004922:	b2db      	uxtb	r3, r3
 8004924:	73fb      	strb	r3, [r7, #15]
 8004926:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800492a:	2b07      	cmp	r3, #7
 800492c:	dde5      	ble.n	80048fa <wizchip_init+0x22>
		#endif
		}
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800492e:	2300      	movs	r3, #0
 8004930:	73fb      	strb	r3, [r7, #15]
 8004932:	e015      	b.n	8004960 <wizchip_init+0x88>
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
		#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 8004934:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	3301      	adds	r3, #1
 800493c:	00db      	lsls	r3, r3, #3
 800493e:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8004942:	4618      	mov	r0, r3
 8004944:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	4413      	add	r3, r2
 800494c:	781b      	ldrb	r3, [r3, #0]
 800494e:	4619      	mov	r1, r3
 8004950:	f7fe fad0 	bl	8002ef4 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8004954:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004958:	b2db      	uxtb	r3, r3
 800495a:	3301      	adds	r3, #1
 800495c:	b2db      	uxtb	r3, r3
 800495e:	73fb      	strb	r3, [r7, #15]
 8004960:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004964:	2b07      	cmp	r3, #7
 8004966:	dde5      	ble.n	8004934 <wizchip_init+0x5c>
		}

	#endif
   }

   if(rxsize)
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d03b      	beq.n	80049e6 <wizchip_init+0x10e>
   {
      tmp = 0;
 800496e:	2300      	movs	r3, #0
 8004970:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8004972:	2300      	movs	r3, #0
 8004974:	73fb      	strb	r3, [r7, #15]
 8004976:	e015      	b.n	80049a4 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 8004978:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800497c:	683a      	ldr	r2, [r7, #0]
 800497e:	4413      	add	r3, r2
 8004980:	781a      	ldrb	r2, [r3, #0]
 8004982:	7bbb      	ldrb	r3, [r7, #14]
 8004984:	4413      	add	r3, r2
 8004986:	b2db      	uxtb	r3, r3
 8004988:	73bb      	strb	r3, [r7, #14]
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 800498a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800498e:	2b10      	cmp	r3, #16
 8004990:	dd02      	ble.n	8004998 <wizchip_init+0xc0>
 8004992:	f04f 33ff 	mov.w	r3, #4294967295
 8004996:	e027      	b.n	80049e8 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8004998:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800499c:	b2db      	uxtb	r3, r3
 800499e:	3301      	adds	r3, #1
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	73fb      	strb	r3, [r7, #15]
 80049a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049a8:	2b07      	cmp	r3, #7
 80049aa:	dde5      	ble.n	8004978 <wizchip_init+0xa0>
		#endif
		}

		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80049ac:	2300      	movs	r3, #0
 80049ae:	73fb      	strb	r3, [r7, #15]
 80049b0:	e015      	b.n	80049de <wizchip_init+0x106>
		#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
		#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 80049b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049b6:	009b      	lsls	r3, r3, #2
 80049b8:	3301      	adds	r3, #1
 80049ba:	00db      	lsls	r3, r3, #3
 80049bc:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 80049c0:	4618      	mov	r0, r3
 80049c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049c6:	683a      	ldr	r2, [r7, #0]
 80049c8:	4413      	add	r3, r2
 80049ca:	781b      	ldrb	r3, [r3, #0]
 80049cc:	4619      	mov	r1, r3
 80049ce:	f7fe fa91 	bl	8002ef4 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80049d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	3301      	adds	r3, #1
 80049da:	b2db      	uxtb	r3, r3
 80049dc:	73fb      	strb	r3, [r7, #15]
 80049de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049e2:	2b07      	cmp	r3, #7
 80049e4:	dde5      	ble.n	80049b2 <wizchip_init+0xda>
		#endif
		}
	#endif
   }
   return 0;
 80049e6:	2300      	movs	r3, #0
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	3710      	adds	r7, #16
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}

080049f0 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b084      	sub	sp, #16
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	4603      	mov	r3, r0
 80049f8:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 80049fa:	88fb      	ldrh	r3, [r7, #6]
 80049fc:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 80049fe:	88fb      	ldrh	r3, [r7, #6]
 8004a00:	0a1b      	lsrs	r3, r3, #8
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	73bb      	strb	r3, [r7, #14]
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
 8004a06:	7bfb      	ldrb	r3, [r7, #15]
 8004a08:	f023 030f 	bic.w	r3, r3, #15
 8004a0c:	b2db      	uxtb	r3, r3
 8004a0e:	4619      	mov	r1, r3
 8004a10:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8004a14:	f7fe fa6e 	bl	8002ef4 <WIZCHIP_WRITE>
//M20200227 : For clear
   //setSIR(sir);
   for(ir=0; ir<8; ir++){
 8004a18:	2300      	movs	r3, #0
 8004a1a:	73fb      	strb	r3, [r7, #15]
 8004a1c:	e014      	b.n	8004a48 <wizchip_clrinterrupt+0x58>
       if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 8004a1e:	7bba      	ldrb	r2, [r7, #14]
 8004a20:	7bfb      	ldrb	r3, [r7, #15]
 8004a22:	fa42 f303 	asr.w	r3, r2, r3
 8004a26:	f003 0301 	and.w	r3, r3, #1
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d009      	beq.n	8004a42 <wizchip_clrinterrupt+0x52>
 8004a2e:	7bfb      	ldrb	r3, [r7, #15]
 8004a30:	009b      	lsls	r3, r3, #2
 8004a32:	3301      	adds	r3, #1
 8004a34:	00db      	lsls	r3, r3, #3
 8004a36:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8004a3a:	211f      	movs	r1, #31
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f7fe fa59 	bl	8002ef4 <WIZCHIP_WRITE>
   for(ir=0; ir<8; ir++){
 8004a42:	7bfb      	ldrb	r3, [r7, #15]
 8004a44:	3301      	adds	r3, #1
 8004a46:	73fb      	strb	r3, [r7, #15]
 8004a48:	7bfb      	ldrb	r3, [r7, #15]
 8004a4a:	2b07      	cmp	r3, #7
 8004a4c:	d9e7      	bls.n	8004a1e <wizchip_clrinterrupt+0x2e>
   }

#endif   
}
 8004a4e:	bf00      	nop
 8004a50:	bf00      	nop
 8004a52:	3710      	adds	r7, #16
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b082      	sub	sp, #8
 8004a5c:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 8004a62:	2300      	movs	r3, #0
 8004a64:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8004a66:	2300      	movs	r3, #0
 8004a68:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_  == W5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
 8004a6a:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8004a6e:	f7fe f9f5 	bl	8002e5c <WIZCHIP_READ>
 8004a72:	4603      	mov	r3, r0
 8004a74:	f023 030f 	bic.w	r3, r3, #15
 8004a78:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 8004a7a:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
 8004a7e:	f7fe f9ed 	bl	8002e5c <WIZCHIP_READ>
 8004a82:	4603      	mov	r3, r0
 8004a84:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 8004a86:	79bb      	ldrb	r3, [r7, #6]
 8004a88:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 8004a8a:	88bb      	ldrh	r3, [r7, #4]
 8004a8c:	021b      	lsls	r3, r3, #8
 8004a8e:	b29a      	uxth	r2, r3
 8004a90:	79fb      	ldrb	r3, [r7, #7]
 8004a92:	b29b      	uxth	r3, r3
 8004a94:	4413      	add	r3, r2
 8004a96:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8004a98:	88bb      	ldrh	r3, [r7, #4]
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3708      	adds	r7, #8
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}

08004aa2 <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 8004aa2:	b580      	push	{r7, lr}
 8004aa4:	b084      	sub	sp, #16
 8004aa6:	af00      	add	r7, sp, #0
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 8004aac:	88fb      	ldrh	r3, [r7, #6]
 8004aae:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8004ab0:	88fb      	ldrh	r3, [r7, #6]
 8004ab2:	0a1b      	lsrs	r3, r3, #8
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	73bb      	strb	r3, [r7, #14]
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
 8004ab8:	7bfb      	ldrb	r3, [r7, #15]
 8004aba:	4619      	mov	r1, r3
 8004abc:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 8004ac0:	f7fe fa18 	bl	8002ef4 <WIZCHIP_WRITE>
   setSIMR(simr);
 8004ac4:	7bbb      	ldrb	r3, [r7, #14]
 8004ac6:	4619      	mov	r1, r3
 8004ac8:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8004acc:	f7fe fa12 	bl	8002ef4 <WIZCHIP_WRITE>
#endif   
}
 8004ad0:	bf00      	nop
 8004ad2:	3710      	adds	r7, #16
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}

08004ad8 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b082      	sub	sp, #8
 8004adc:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_ == W5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
 8004aea:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 8004aee:	f7fe f9b5 	bl	8002e5c <WIZCHIP_READ>
 8004af2:	4603      	mov	r3, r0
 8004af4:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 8004af6:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8004afa:	f7fe f9af 	bl	8002e5c <WIZCHIP_READ>
 8004afe:	4603      	mov	r3, r0
 8004b00:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 8004b02:	79bb      	ldrb	r3, [r7, #6]
 8004b04:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 8004b06:	88bb      	ldrh	r3, [r7, #4]
 8004b08:	021b      	lsls	r3, r3, #8
 8004b0a:	b29a      	uxth	r2, r3
 8004b0c:	79fb      	ldrb	r3, [r7, #7]
 8004b0e:	b29b      	uxth	r3, r3
 8004b10:	4413      	add	r3, r2
 8004b12:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8004b14:	88bb      	ldrh	r3, [r7, #4]
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3708      	adds	r7, #8
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}

08004b1e <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 8004b1e:	b580      	push	{r7, lr}
 8004b20:	b082      	sub	sp, #8
 8004b22:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 8004b24:	2300      	movs	r3, #0
 8004b26:	71fb      	strb	r3, [r7, #7]
	   tmp = PHY_LINK_ON;
#elif   _WIZCHIP_ == W5200
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
#elif _WIZCHIP_ == W5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 8004b28:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004b2c:	f7fe f996 	bl	8002e5c <WIZCHIP_READ>
 8004b30:	4603      	mov	r3, r0
 8004b32:	f003 0301 	and.w	r3, r3, #1
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d001      	beq.n	8004b3e <wizphy_getphylink+0x20>
      tmp = PHY_LINK_ON;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	71fb      	strb	r3, [r7, #7]

#else
   tmp = -1;
#endif
   return tmp;
 8004b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3708      	adds	r7, #8
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}

08004b4a <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 8004b4a:	b580      	push	{r7, lr}
 8004b4c:	b082      	sub	sp, #8
 8004b4e:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 8004b50:	2300      	movs	r3, #0
 8004b52:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 8004b54:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004b58:	f7fe f980 	bl	8002e5c <WIZCHIP_READ>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004b62:	2b30      	cmp	r3, #48	; 0x30
 8004b64:	d102      	bne.n	8004b6c <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 8004b66:	2301      	movs	r3, #1
 8004b68:	71fb      	strb	r3, [r7, #7]
 8004b6a:	e001      	b.n	8004b70 <wizphy_getphypmode+0x26>
      else 
         tmp = PHY_POWER_NORM;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 8004b70:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3708      	adds	r7, #8
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}

08004b7c <wizphy_reset>:
}

#endif
#if _WIZCHIP_ == W5500
void wizphy_reset(void)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b082      	sub	sp, #8
 8004b80:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 8004b82:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004b86:	f7fe f969 	bl	8002e5c <WIZCHIP_READ>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 8004b8e:	79fb      	ldrb	r3, [r7, #7]
 8004b90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b94:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8004b96:	79fb      	ldrb	r3, [r7, #7]
 8004b98:	4619      	mov	r1, r3
 8004b9a:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004b9e:	f7fe f9a9 	bl	8002ef4 <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 8004ba2:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004ba6:	f7fe f959 	bl	8002e5c <WIZCHIP_READ>
 8004baa:	4603      	mov	r3, r0
 8004bac:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 8004bae:	79fb      	ldrb	r3, [r7, #7]
 8004bb0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004bb4:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8004bb6:	79fb      	ldrb	r3, [r7, #7]
 8004bb8:	4619      	mov	r1, r3
 8004bba:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004bbe:	f7fe f999 	bl	8002ef4 <WIZCHIP_WRITE>
}
 8004bc2:	bf00      	nop
 8004bc4:	3708      	adds	r7, #8
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}

08004bca <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 8004bca:	b580      	push	{r7, lr}
 8004bcc:	b084      	sub	sp, #16
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	781b      	ldrb	r3, [r3, #0]
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d104      	bne.n	8004be8 <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 8004bde:	7bfb      	ldrb	r3, [r7, #15]
 8004be0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004be4:	73fb      	strb	r3, [r7, #15]
 8004be6:	e003      	b.n	8004bf0 <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 8004be8:	7bfb      	ldrb	r3, [r7, #15]
 8004bea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004bee:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	785b      	ldrb	r3, [r3, #1]
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d104      	bne.n	8004c02 <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 8004bf8:	7bfb      	ldrb	r3, [r7, #15]
 8004bfa:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8004bfe:	73fb      	strb	r3, [r7, #15]
 8004c00:	e019      	b.n	8004c36 <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	78db      	ldrb	r3, [r3, #3]
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d10d      	bne.n	8004c26 <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	789b      	ldrb	r3, [r3, #2]
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d104      	bne.n	8004c1c <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 8004c12:	7bfb      	ldrb	r3, [r7, #15]
 8004c14:	f043 0318 	orr.w	r3, r3, #24
 8004c18:	73fb      	strb	r3, [r7, #15]
 8004c1a:	e00c      	b.n	8004c36 <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 8004c1c:	7bfb      	ldrb	r3, [r7, #15]
 8004c1e:	f043 0308 	orr.w	r3, r3, #8
 8004c22:	73fb      	strb	r3, [r7, #15]
 8004c24:	e007      	b.n	8004c36 <wizphy_setphyconf+0x6c>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	789b      	ldrb	r3, [r3, #2]
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	d103      	bne.n	8004c36 <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 8004c2e:	7bfb      	ldrb	r3, [r7, #15]
 8004c30:	f043 0310 	orr.w	r3, r3, #16
 8004c34:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 8004c36:	7bfb      	ldrb	r3, [r7, #15]
 8004c38:	4619      	mov	r1, r3
 8004c3a:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004c3e:	f7fe f959 	bl	8002ef4 <WIZCHIP_WRITE>
   wizphy_reset();
 8004c42:	f7ff ff9b 	bl	8004b7c <wizphy_reset>
}
 8004c46:	bf00      	nop
 8004c48:	3710      	adds	r7, #16
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}

08004c4e <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 8004c4e:	b580      	push	{r7, lr}
 8004c50:	b084      	sub	sp, #16
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8004c56:	2300      	movs	r3, #0
 8004c58:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 8004c5a:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004c5e:	f7fe f8fd 	bl	8002e5c <WIZCHIP_READ>
 8004c62:	4603      	mov	r3, r0
 8004c64:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 8004c66:	7bfb      	ldrb	r3, [r7, #15]
 8004c68:	119b      	asrs	r3, r3, #6
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	f003 0301 	and.w	r3, r3, #1
 8004c70:	b2da      	uxtb	r2, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8004c76:	7bfb      	ldrb	r3, [r7, #15]
 8004c78:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c7c:	2b20      	cmp	r3, #32
 8004c7e:	d001      	beq.n	8004c84 <wizphy_getphyconf+0x36>
 8004c80:	2b38      	cmp	r3, #56	; 0x38
 8004c82:	d103      	bne.n	8004c8c <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2201      	movs	r2, #1
 8004c88:	705a      	strb	r2, [r3, #1]
         break;
 8004c8a:	e003      	b.n	8004c94 <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	705a      	strb	r2, [r3, #1]
         break;
 8004c92:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8004c94:	7bfb      	ldrb	r3, [r7, #15]
 8004c96:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c9a:	3b10      	subs	r3, #16
 8004c9c:	2b10      	cmp	r3, #16
 8004c9e:	bf8c      	ite	hi
 8004ca0:	2201      	movhi	r2, #1
 8004ca2:	2200      	movls	r2, #0
 8004ca4:	b2d2      	uxtb	r2, r2
 8004ca6:	2a00      	cmp	r2, #0
 8004ca8:	d111      	bne.n	8004cce <wizphy_getphyconf+0x80>
 8004caa:	2201      	movs	r2, #1
 8004cac:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb0:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8004cb4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	bf14      	ite	ne
 8004cbc:	2301      	movne	r3, #1
 8004cbe:	2300      	moveq	r3, #0
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d003      	beq.n	8004cce <wizphy_getphyconf+0x80>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	709a      	strb	r2, [r3, #2]
         break;
 8004ccc:	e003      	b.n	8004cd6 <wizphy_getphyconf+0x88>
      default:
         phyconf->speed = PHY_SPEED_10;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	709a      	strb	r2, [r3, #2]
         break;
 8004cd4:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8004cd6:	7bfb      	ldrb	r3, [r7, #15]
 8004cd8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004cdc:	3b08      	subs	r3, #8
 8004cde:	2b18      	cmp	r3, #24
 8004ce0:	bf8c      	ite	hi
 8004ce2:	2201      	movhi	r2, #1
 8004ce4:	2200      	movls	r2, #0
 8004ce6:	b2d2      	uxtb	r2, r2
 8004ce8:	2a00      	cmp	r2, #0
 8004cea:	d111      	bne.n	8004d10 <wizphy_getphyconf+0xc2>
 8004cec:	2201      	movs	r2, #1
 8004cee:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf2:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8004cf6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	bf14      	ite	ne
 8004cfe:	2301      	movne	r3, #1
 8004d00:	2300      	moveq	r3, #0
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d003      	beq.n	8004d10 <wizphy_getphyconf+0xc2>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	70da      	strb	r2, [r3, #3]
         break;
 8004d0e:	e003      	b.n	8004d18 <wizphy_getphyconf+0xca>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	70da      	strb	r2, [r3, #3]
         break;
 8004d16:	bf00      	nop
   }
}
 8004d18:	bf00      	nop
 8004d1a:	3710      	adds	r7, #16
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	4603      	mov	r3, r0
 8004d28:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 8004d2e:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004d32:	f7fe f893 	bl	8002e5c <WIZCHIP_READ>
 8004d36:	4603      	mov	r3, r0
 8004d38:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 8004d3a:	7bfb      	ldrb	r3, [r7, #15]
 8004d3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d102      	bne.n	8004d4a <wizphy_setphypmode+0x2a>
 8004d44:	f04f 33ff 	mov.w	r3, #4294967295
 8004d48:	e030      	b.n	8004dac <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
 8004d4a:	7bfb      	ldrb	r3, [r7, #15]
 8004d4c:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8004d50:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8004d52:	79fb      	ldrb	r3, [r7, #7]
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d104      	bne.n	8004d62 <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 8004d58:	7bfb      	ldrb	r3, [r7, #15]
 8004d5a:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8004d5e:	73fb      	strb	r3, [r7, #15]
 8004d60:	e003      	b.n	8004d6a <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 8004d62:	7bfb      	ldrb	r3, [r7, #15]
 8004d64:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8004d68:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 8004d6a:	7bfb      	ldrb	r3, [r7, #15]
 8004d6c:	4619      	mov	r1, r3
 8004d6e:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004d72:	f7fe f8bf 	bl	8002ef4 <WIZCHIP_WRITE>
   wizphy_reset();
 8004d76:	f7ff ff01 	bl	8004b7c <wizphy_reset>
   tmp = getPHYCFGR();
 8004d7a:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8004d7e:	f7fe f86d 	bl	8002e5c <WIZCHIP_READ>
 8004d82:	4603      	mov	r3, r0
 8004d84:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8004d86:	79fb      	ldrb	r3, [r7, #7]
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d106      	bne.n	8004d9a <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 8004d8c:	7bfb      	ldrb	r3, [r7, #15]
 8004d8e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d008      	beq.n	8004da8 <wizphy_setphypmode+0x88>
 8004d96:	2300      	movs	r3, #0
 8004d98:	e008      	b.n	8004dac <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 8004d9a:	7bfb      	ldrb	r3, [r7, #15]
 8004d9c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d001      	beq.n	8004da8 <wizphy_setphypmode+0x88>
 8004da4:	2300      	movs	r3, #0
 8004da6:	e001      	b.n	8004dac <wizphy_setphypmode+0x8c>
   }
   return -1;
 8004da8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	3710      	adds	r7, #16
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}

08004db4 <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b082      	sub	sp, #8
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2206      	movs	r2, #6
 8004dc0:	4619      	mov	r1, r3
 8004dc2:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8004dc6:	f7fe f943 	bl	8003050 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	330e      	adds	r3, #14
 8004dce:	2204      	movs	r2, #4
 8004dd0:	4619      	mov	r1, r3
 8004dd2:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004dd6:	f7fe f93b 	bl	8003050 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	330a      	adds	r3, #10
 8004dde:	2204      	movs	r2, #4
 8004de0:	4619      	mov	r1, r3
 8004de2:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8004de6:	f7fe f933 	bl	8003050 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	3306      	adds	r3, #6
 8004dee:	2204      	movs	r2, #4
 8004df0:	4619      	mov	r1, r3
 8004df2:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8004df6:	f7fe f92b 	bl	8003050 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	7c9a      	ldrb	r2, [r3, #18]
 8004dfe:	4b0b      	ldr	r3, [pc, #44]	; (8004e2c <wizchip_setnetinfo+0x78>)
 8004e00:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	7cda      	ldrb	r2, [r3, #19]
 8004e06:	4b09      	ldr	r3, [pc, #36]	; (8004e2c <wizchip_setnetinfo+0x78>)
 8004e08:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	7d1a      	ldrb	r2, [r3, #20]
 8004e0e:	4b07      	ldr	r3, [pc, #28]	; (8004e2c <wizchip_setnetinfo+0x78>)
 8004e10:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	7d5a      	ldrb	r2, [r3, #21]
 8004e16:	4b05      	ldr	r3, [pc, #20]	; (8004e2c <wizchip_setnetinfo+0x78>)
 8004e18:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	7d9a      	ldrb	r2, [r3, #22]
 8004e1e:	4b04      	ldr	r3, [pc, #16]	; (8004e30 <wizchip_setnetinfo+0x7c>)
 8004e20:	701a      	strb	r2, [r3, #0]
}
 8004e22:	bf00      	nop
 8004e24:	3708      	adds	r7, #8
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}
 8004e2a:	bf00      	nop
 8004e2c:	20002128 	.word	0x20002128
 8004e30:	2000212c 	.word	0x2000212c

08004e34 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b082      	sub	sp, #8
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2206      	movs	r2, #6
 8004e40:	4619      	mov	r1, r3
 8004e42:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8004e46:	f7fe f8a3 	bl	8002f90 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	330e      	adds	r3, #14
 8004e4e:	2204      	movs	r2, #4
 8004e50:	4619      	mov	r1, r3
 8004e52:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004e56:	f7fe f89b 	bl	8002f90 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	330a      	adds	r3, #10
 8004e5e:	2204      	movs	r2, #4
 8004e60:	4619      	mov	r1, r3
 8004e62:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8004e66:	f7fe f893 	bl	8002f90 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	3306      	adds	r3, #6
 8004e6e:	2204      	movs	r2, #4
 8004e70:	4619      	mov	r1, r3
 8004e72:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8004e76:	f7fe f88b 	bl	8002f90 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 8004e7a:	4b0c      	ldr	r3, [pc, #48]	; (8004eac <wizchip_getnetinfo+0x78>)
 8004e7c:	781a      	ldrb	r2, [r3, #0]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 8004e82:	4b0a      	ldr	r3, [pc, #40]	; (8004eac <wizchip_getnetinfo+0x78>)
 8004e84:	785a      	ldrb	r2, [r3, #1]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 8004e8a:	4b08      	ldr	r3, [pc, #32]	; (8004eac <wizchip_getnetinfo+0x78>)
 8004e8c:	789a      	ldrb	r2, [r3, #2]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 8004e92:	4b06      	ldr	r3, [pc, #24]	; (8004eac <wizchip_getnetinfo+0x78>)
 8004e94:	78da      	ldrb	r2, [r3, #3]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 8004e9a:	4b05      	ldr	r3, [pc, #20]	; (8004eb0 <wizchip_getnetinfo+0x7c>)
 8004e9c:	781a      	ldrb	r2, [r3, #0]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	759a      	strb	r2, [r3, #22]
}
 8004ea2:	bf00      	nop
 8004ea4:	3708      	adds	r7, #8
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	bf00      	nop
 8004eac:	20002128 	.word	0x20002128
 8004eb0:	2000212c 	.word	0x2000212c

08004eb4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004eb4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004eec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004eb8:	f7fd fba2 	bl	8002600 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004ebc:	480c      	ldr	r0, [pc, #48]	; (8004ef0 <LoopForever+0x6>)
  ldr r1, =_edata
 8004ebe:	490d      	ldr	r1, [pc, #52]	; (8004ef4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004ec0:	4a0d      	ldr	r2, [pc, #52]	; (8004ef8 <LoopForever+0xe>)
  movs r3, #0
 8004ec2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004ec4:	e002      	b.n	8004ecc <LoopCopyDataInit>

08004ec6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004ec6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004ec8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004eca:	3304      	adds	r3, #4

08004ecc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004ecc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004ece:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004ed0:	d3f9      	bcc.n	8004ec6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004ed2:	4a0a      	ldr	r2, [pc, #40]	; (8004efc <LoopForever+0x12>)
  ldr r4, =_ebss
 8004ed4:	4c0a      	ldr	r4, [pc, #40]	; (8004f00 <LoopForever+0x16>)
  movs r3, #0
 8004ed6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004ed8:	e001      	b.n	8004ede <LoopFillZerobss>

08004eda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004eda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004edc:	3204      	adds	r2, #4

08004ede <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004ede:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004ee0:	d3fb      	bcc.n	8004eda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004ee2:	f00a fab7 	bl	800f454 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004ee6:	f7fc fc87 	bl	80017f8 <main>

08004eea <LoopForever>:

LoopForever:
    b LoopForever
 8004eea:	e7fe      	b.n	8004eea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004eec:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8004ef0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004ef4:	200000f0 	.word	0x200000f0
  ldr r2, =_sidata
 8004ef8:	08010fa8 	.word	0x08010fa8
  ldr r2, =_sbss
 8004efc:	200000f0 	.word	0x200000f0
  ldr r4, =_ebss
 8004f00:	200022a8 	.word	0x200022a8

08004f04 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004f04:	e7fe      	b.n	8004f04 <ADC1_IRQHandler>
	...

08004f08 <_ZN11LoadmeasureC1Ev>:
uint8_t negValue[10];
uint32_t carbonTargetWghtMem,silicaTargetWghtMem,manganeaseTargetWghtMem,copperTargetWghtMem,tinTargetWghtMem,zincTargetWghtMem;
uint32_t Carbon_calculated_Weight,Silica_calculated_Weight,manganease_calculated_Weight,Copper_calculated_Weight,Tin_calculated_Weight,Zinc_calculated_Weight;
extern uint16_t rxReqCarbon,rxReqSilica,rxReqMn,rxReqCu,rxReqSn,rxReqZn;
extern uint32_t carbonActWght,SilicaActWght,ManganeaseActWght,copperActWght,tinActWght,zincActWeight;
Loadmeasure::Loadmeasure() {
 8004f08:	b480      	push	{r7}
 8004f0a:	b083      	sub	sp, #12
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	4a04      	ldr	r2, [pc, #16]	; (8004f24 <_ZN11LoadmeasureC1Ev+0x1c>)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	4618      	mov	r0, r3
 8004f1a:	370c      	adds	r7, #12
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr
 8004f24:	08010de0 	.word	0x08010de0

08004f28 <_ZN11LoadmeasureD1Ev>:

Loadmeasure::~Loadmeasure() {
 8004f28:	b480      	push	{r7}
 8004f2a:	b083      	sub	sp, #12
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
 8004f30:	4a04      	ldr	r2, [pc, #16]	; (8004f44 <_ZN11LoadmeasureD1Ev+0x1c>)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	4618      	mov	r0, r3
 8004f3a:	370c      	adds	r7, #12
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr
 8004f44:	08010de0 	.word	0x08010de0

08004f48 <_ZN11LoadmeasureD0Ev>:
Loadmeasure::~Loadmeasure() {
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b082      	sub	sp, #8
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
}
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f7ff ffe9 	bl	8004f28 <_ZN11LoadmeasureD1Ev>
 8004f56:	2108      	movs	r1, #8
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f00a fa70 	bl	800f43e <_ZdlPvj>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4618      	mov	r0, r3
 8004f62:	3708      	adds	r7, #8
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}

08004f68 <_ZN11Loadmeasure3runEv>:

void Loadmeasure::run()
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
	inputBasedTrigger();
 8004f70:	6878      	ldr	r0, [r7, #4]
 8004f72:	f000 f835 	bl	8004fe0 <_ZN11Loadmeasure17inputBasedTriggerEv>
	Carbon_calculated_Weight = calculationCarbonWeight();
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f000 f8d2 	bl	8005120 <_ZN11Loadmeasure23calculationCarbonWeightEv>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	4a12      	ldr	r2, [pc, #72]	; (8004fc8 <_ZN11Loadmeasure3runEv+0x60>)
 8004f80:	6013      	str	r3, [r2, #0]
	Silica_calculated_Weight = calculationSilicaWeight();
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 f908 	bl	8005198 <_ZN11Loadmeasure23calculationSilicaWeightEv>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	4a10      	ldr	r2, [pc, #64]	; (8004fcc <_ZN11Loadmeasure3runEv+0x64>)
 8004f8c:	6013      	str	r3, [r2, #0]
	manganease_calculated_Weight = calculationManganeaseWeight();
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f000 f93e 	bl	8005210 <_ZN11Loadmeasure27calculationManganeaseWeightEv>
 8004f94:	4603      	mov	r3, r0
 8004f96:	4a0e      	ldr	r2, [pc, #56]	; (8004fd0 <_ZN11Loadmeasure3runEv+0x68>)
 8004f98:	6013      	str	r3, [r2, #0]
	Copper_calculated_Weight = calculationCopperWeight();
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f000 f978 	bl	8005290 <_ZN11Loadmeasure23calculationCopperWeightEv>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	4a0c      	ldr	r2, [pc, #48]	; (8004fd4 <_ZN11Loadmeasure3runEv+0x6c>)
 8004fa4:	6013      	str	r3, [r2, #0]
	Tin_calculated_Weight = calculationTinWeight();
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f000 f9b2 	bl	8005310 <_ZN11Loadmeasure20calculationTinWeightEv>
 8004fac:	4603      	mov	r3, r0
 8004fae:	4a0a      	ldr	r2, [pc, #40]	; (8004fd8 <_ZN11Loadmeasure3runEv+0x70>)
 8004fb0:	6013      	str	r3, [r2, #0]
	Zinc_calculated_Weight = calculationZincWeight();
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f000 f9ee 	bl	8005394 <_ZN11Loadmeasure21calculationZincWeightEv>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	4a08      	ldr	r2, [pc, #32]	; (8004fdc <_ZN11Loadmeasure3runEv+0x74>)
 8004fbc:	6013      	str	r3, [r2, #0]
}
 8004fbe:	bf00      	nop
 8004fc0:	3708      	adds	r7, #8
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}
 8004fc6:	bf00      	nop
 8004fc8:	2000215c 	.word	0x2000215c
 8004fcc:	20002160 	.word	0x20002160
 8004fd0:	20002164 	.word	0x20002164
 8004fd4:	20002168 	.word	0x20002168
 8004fd8:	2000216c 	.word	0x2000216c
 8004fdc:	20002170 	.word	0x20002170

08004fe0 <_ZN11Loadmeasure17inputBasedTriggerEv>:

void Loadmeasure::inputBasedTrigger(){
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b082      	sub	sp, #8
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
	readStartbutton = HAL_GPIO_ReadPin(GPIOC,InputMachine1_Pin);
 8004fe8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004fec:	4836      	ldr	r0, [pc, #216]	; (80050c8 <_ZN11Loadmeasure17inputBasedTriggerEv+0xe8>)
 8004fee:	f005 ff9d 	bl	800af2c <HAL_GPIO_ReadPin>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	711a      	strb	r2, [r3, #4]
	readEndbutton   = HAL_GPIO_ReadPin(GPIOC,InputMachine2_Pin);
 8004ffa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004ffe:	4832      	ldr	r0, [pc, #200]	; (80050c8 <_ZN11Loadmeasure17inputBasedTriggerEv+0xe8>)
 8005000:	f005 ff94 	bl	800af2c <HAL_GPIO_ReadPin>
 8005004:	4603      	mov	r3, r0
 8005006:	461a      	mov	r2, r3
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	715a      	strb	r2, [r3, #5]

	if((readStartbutton == GPIO_PIN_RESET)&&(debouncestart==1))
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	791b      	ldrb	r3, [r3, #4]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d138      	bne.n	8005086 <_ZN11Loadmeasure17inputBasedTriggerEv+0xa6>
 8005014:	4b2d      	ldr	r3, [pc, #180]	; (80050cc <_ZN11Loadmeasure17inputBasedTriggerEv+0xec>)
 8005016:	781b      	ldrb	r3, [r3, #0]
 8005018:	2b01      	cmp	r3, #1
 800501a:	d134      	bne.n	8005086 <_ZN11Loadmeasure17inputBasedTriggerEv+0xa6>
	{
		debouncestart=0;
 800501c:	4b2b      	ldr	r3, [pc, #172]	; (80050cc <_ZN11Loadmeasure17inputBasedTriggerEv+0xec>)
 800501e:	2200      	movs	r2, #0
 8005020:	701a      	strb	r2, [r3, #0]
		if(calculateDeltaWeight != 1){
 8005022:	4b2b      	ldr	r3, [pc, #172]	; (80050d0 <_ZN11Loadmeasure17inputBasedTriggerEv+0xf0>)
 8005024:	781b      	ldrb	r3, [r3, #0]
 8005026:	2b01      	cmp	r3, #1
 8005028:	d034      	beq.n	8005094 <_ZN11Loadmeasure17inputBasedTriggerEv+0xb4>
			calculateDeltaWeight=1;
 800502a:	4b29      	ldr	r3, [pc, #164]	; (80050d0 <_ZN11Loadmeasure17inputBasedTriggerEv+0xf0>)
 800502c:	2201      	movs	r2, #1
 800502e:	701a      	strb	r2, [r3, #0]
			carbonTargetWghtMem     = carbonActWght      - rxReqCarbon;
 8005030:	4b28      	ldr	r3, [pc, #160]	; (80050d4 <_ZN11Loadmeasure17inputBasedTriggerEv+0xf4>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a28      	ldr	r2, [pc, #160]	; (80050d8 <_ZN11Loadmeasure17inputBasedTriggerEv+0xf8>)
 8005036:	8812      	ldrh	r2, [r2, #0]
 8005038:	1a9b      	subs	r3, r3, r2
 800503a:	4a28      	ldr	r2, [pc, #160]	; (80050dc <_ZN11Loadmeasure17inputBasedTriggerEv+0xfc>)
 800503c:	6013      	str	r3, [r2, #0]
			silicaTargetWghtMem     = SilicaActWght      - rxReqSilica;
 800503e:	4b28      	ldr	r3, [pc, #160]	; (80050e0 <_ZN11Loadmeasure17inputBasedTriggerEv+0x100>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a28      	ldr	r2, [pc, #160]	; (80050e4 <_ZN11Loadmeasure17inputBasedTriggerEv+0x104>)
 8005044:	8812      	ldrh	r2, [r2, #0]
 8005046:	1a9b      	subs	r3, r3, r2
 8005048:	4a27      	ldr	r2, [pc, #156]	; (80050e8 <_ZN11Loadmeasure17inputBasedTriggerEv+0x108>)
 800504a:	6013      	str	r3, [r2, #0]
			manganeaseTargetWghtMem = ManganeaseActWght  - rxReqMn;
 800504c:	4b27      	ldr	r3, [pc, #156]	; (80050ec <_ZN11Loadmeasure17inputBasedTriggerEv+0x10c>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a27      	ldr	r2, [pc, #156]	; (80050f0 <_ZN11Loadmeasure17inputBasedTriggerEv+0x110>)
 8005052:	8812      	ldrh	r2, [r2, #0]
 8005054:	1a9b      	subs	r3, r3, r2
 8005056:	4a27      	ldr	r2, [pc, #156]	; (80050f4 <_ZN11Loadmeasure17inputBasedTriggerEv+0x114>)
 8005058:	6013      	str	r3, [r2, #0]
			copperTargetWghtMem     = copperActWght      - rxReqCu;
 800505a:	4b27      	ldr	r3, [pc, #156]	; (80050f8 <_ZN11Loadmeasure17inputBasedTriggerEv+0x118>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a27      	ldr	r2, [pc, #156]	; (80050fc <_ZN11Loadmeasure17inputBasedTriggerEv+0x11c>)
 8005060:	8812      	ldrh	r2, [r2, #0]
 8005062:	1a9b      	subs	r3, r3, r2
 8005064:	4a26      	ldr	r2, [pc, #152]	; (8005100 <_ZN11Loadmeasure17inputBasedTriggerEv+0x120>)
 8005066:	6013      	str	r3, [r2, #0]
			tinTargetWghtMem        = tinActWght         - rxReqSn;
 8005068:	4b26      	ldr	r3, [pc, #152]	; (8005104 <_ZN11Loadmeasure17inputBasedTriggerEv+0x124>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a26      	ldr	r2, [pc, #152]	; (8005108 <_ZN11Loadmeasure17inputBasedTriggerEv+0x128>)
 800506e:	8812      	ldrh	r2, [r2, #0]
 8005070:	1a9b      	subs	r3, r3, r2
 8005072:	4a26      	ldr	r2, [pc, #152]	; (800510c <_ZN11Loadmeasure17inputBasedTriggerEv+0x12c>)
 8005074:	6013      	str	r3, [r2, #0]
			zincTargetWghtMem       = zincActWeight      - rxReqZn;
 8005076:	4b26      	ldr	r3, [pc, #152]	; (8005110 <_ZN11Loadmeasure17inputBasedTriggerEv+0x130>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a26      	ldr	r2, [pc, #152]	; (8005114 <_ZN11Loadmeasure17inputBasedTriggerEv+0x134>)
 800507c:	8812      	ldrh	r2, [r2, #0]
 800507e:	1a9b      	subs	r3, r3, r2
 8005080:	4a25      	ldr	r2, [pc, #148]	; (8005118 <_ZN11Loadmeasure17inputBasedTriggerEv+0x138>)
 8005082:	6013      	str	r3, [r2, #0]
		if(calculateDeltaWeight != 1){
 8005084:	e006      	b.n	8005094 <_ZN11Loadmeasure17inputBasedTriggerEv+0xb4>
		}
	}
	else if(readStartbutton == GPIO_PIN_SET){
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	791b      	ldrb	r3, [r3, #4]
 800508a:	2b01      	cmp	r3, #1
 800508c:	d102      	bne.n	8005094 <_ZN11Loadmeasure17inputBasedTriggerEv+0xb4>
		debouncestart=1;
 800508e:	4b0f      	ldr	r3, [pc, #60]	; (80050cc <_ZN11Loadmeasure17inputBasedTriggerEv+0xec>)
 8005090:	2201      	movs	r2, #1
 8005092:	701a      	strb	r2, [r3, #0]
	}

	if((readEndbutton == GPIO_PIN_RESET)&&(debounceend==1))
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	795b      	ldrb	r3, [r3, #5]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d10a      	bne.n	80050b2 <_ZN11Loadmeasure17inputBasedTriggerEv+0xd2>
 800509c:	4b1f      	ldr	r3, [pc, #124]	; (800511c <_ZN11Loadmeasure17inputBasedTriggerEv+0x13c>)
 800509e:	781b      	ldrb	r3, [r3, #0]
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d106      	bne.n	80050b2 <_ZN11Loadmeasure17inputBasedTriggerEv+0xd2>
	{
		debounceend=0;
 80050a4:	4b1d      	ldr	r3, [pc, #116]	; (800511c <_ZN11Loadmeasure17inputBasedTriggerEv+0x13c>)
 80050a6:	2200      	movs	r2, #0
 80050a8:	701a      	strb	r2, [r3, #0]
		calculateDeltaWeight=0;
 80050aa:	4b09      	ldr	r3, [pc, #36]	; (80050d0 <_ZN11Loadmeasure17inputBasedTriggerEv+0xf0>)
 80050ac:	2200      	movs	r2, #0
 80050ae:	701a      	strb	r2, [r3, #0]
	}
	else if(readEndbutton == GPIO_PIN_SET){
		debounceend=1;
	}
}
 80050b0:	e006      	b.n	80050c0 <_ZN11Loadmeasure17inputBasedTriggerEv+0xe0>
	else if(readEndbutton == GPIO_PIN_SET){
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	795b      	ldrb	r3, [r3, #5]
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d102      	bne.n	80050c0 <_ZN11Loadmeasure17inputBasedTriggerEv+0xe0>
		debounceend=1;
 80050ba:	4b18      	ldr	r3, [pc, #96]	; (800511c <_ZN11Loadmeasure17inputBasedTriggerEv+0x13c>)
 80050bc:	2201      	movs	r2, #1
 80050be:	701a      	strb	r2, [r3, #0]
}
 80050c0:	bf00      	nop
 80050c2:	3708      	adds	r7, #8
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}
 80050c8:	48000800 	.word	0x48000800
 80050cc:	20002134 	.word	0x20002134
 80050d0:	20002136 	.word	0x20002136
 80050d4:	20000234 	.word	0x20000234
 80050d8:	20000eec 	.word	0x20000eec
 80050dc:	20002144 	.word	0x20002144
 80050e0:	20000238 	.word	0x20000238
 80050e4:	20000eee 	.word	0x20000eee
 80050e8:	20002148 	.word	0x20002148
 80050ec:	2000023c 	.word	0x2000023c
 80050f0:	20000ef0 	.word	0x20000ef0
 80050f4:	2000214c 	.word	0x2000214c
 80050f8:	20000240 	.word	0x20000240
 80050fc:	20000ef2 	.word	0x20000ef2
 8005100:	20002150 	.word	0x20002150
 8005104:	20000244 	.word	0x20000244
 8005108:	20000ef4 	.word	0x20000ef4
 800510c:	20002154 	.word	0x20002154
 8005110:	20000248 	.word	0x20000248
 8005114:	20000ef6 	.word	0x20000ef6
 8005118:	20002158 	.word	0x20002158
 800511c:	20002135 	.word	0x20002135

08005120 <_ZN11Loadmeasure23calculationCarbonWeightEv>:

uint32_t Loadmeasure::calculationCarbonWeight(){
 8005120:	b480      	push	{r7}
 8005122:	b085      	sub	sp, #20
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
	uint32_t  carbonProcessedWght;
	if(calculateDeltaWeight==1)
 8005128:	4b17      	ldr	r3, [pc, #92]	; (8005188 <_ZN11Loadmeasure23calculationCarbonWeightEv+0x68>)
 800512a:	781b      	ldrb	r3, [r3, #0]
 800512c:	2b01      	cmp	r3, #1
 800512e:	d120      	bne.n	8005172 <_ZN11Loadmeasure23calculationCarbonWeightEv+0x52>
	{
		if(carbonActWght==0){
 8005130:	4b16      	ldr	r3, [pc, #88]	; (800518c <_ZN11Loadmeasure23calculationCarbonWeightEv+0x6c>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d102      	bne.n	800513e <_ZN11Loadmeasure23calculationCarbonWeightEv+0x1e>
			carbonProcessedWght = 0;
 8005138:	2300      	movs	r3, #0
 800513a:	60fb      	str	r3, [r7, #12]
 800513c:	e01c      	b.n	8005178 <_ZN11Loadmeasure23calculationCarbonWeightEv+0x58>
		}
		else{
			if(carbonActWght >= carbonTargetWghtMem){
 800513e:	4b13      	ldr	r3, [pc, #76]	; (800518c <_ZN11Loadmeasure23calculationCarbonWeightEv+0x6c>)
 8005140:	681a      	ldr	r2, [r3, #0]
 8005142:	4b13      	ldr	r3, [pc, #76]	; (8005190 <_ZN11Loadmeasure23calculationCarbonWeightEv+0x70>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	429a      	cmp	r2, r3
 8005148:	d309      	bcc.n	800515e <_ZN11Loadmeasure23calculationCarbonWeightEv+0x3e>
				carbonProcessedWght = carbonActWght - carbonTargetWghtMem;
 800514a:	4b10      	ldr	r3, [pc, #64]	; (800518c <_ZN11Loadmeasure23calculationCarbonWeightEv+0x6c>)
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	4b10      	ldr	r3, [pc, #64]	; (8005190 <_ZN11Loadmeasure23calculationCarbonWeightEv+0x70>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	1ad3      	subs	r3, r2, r3
 8005154:	60fb      	str	r3, [r7, #12]
				negValue[0]=0;
 8005156:	4b0f      	ldr	r3, [pc, #60]	; (8005194 <_ZN11Loadmeasure23calculationCarbonWeightEv+0x74>)
 8005158:	2200      	movs	r2, #0
 800515a:	701a      	strb	r2, [r3, #0]
 800515c:	e00c      	b.n	8005178 <_ZN11Loadmeasure23calculationCarbonWeightEv+0x58>
			}
			else{
				carbonProcessedWght = carbonTargetWghtMem - carbonActWght;
 800515e:	4b0c      	ldr	r3, [pc, #48]	; (8005190 <_ZN11Loadmeasure23calculationCarbonWeightEv+0x70>)
 8005160:	681a      	ldr	r2, [r3, #0]
 8005162:	4b0a      	ldr	r3, [pc, #40]	; (800518c <_ZN11Loadmeasure23calculationCarbonWeightEv+0x6c>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	1ad3      	subs	r3, r2, r3
 8005168:	60fb      	str	r3, [r7, #12]
				negValue[0]=1;
 800516a:	4b0a      	ldr	r3, [pc, #40]	; (8005194 <_ZN11Loadmeasure23calculationCarbonWeightEv+0x74>)
 800516c:	2201      	movs	r2, #1
 800516e:	701a      	strb	r2, [r3, #0]
 8005170:	e002      	b.n	8005178 <_ZN11Loadmeasure23calculationCarbonWeightEv+0x58>
			}
		}
	}
	else{
		carbonProcessedWght = carbonActWght;
 8005172:	4b06      	ldr	r3, [pc, #24]	; (800518c <_ZN11Loadmeasure23calculationCarbonWeightEv+0x6c>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	60fb      	str	r3, [r7, #12]
	}
	return carbonProcessedWght;
 8005178:	68fb      	ldr	r3, [r7, #12]
}
 800517a:	4618      	mov	r0, r3
 800517c:	3714      	adds	r7, #20
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr
 8005186:	bf00      	nop
 8005188:	20002136 	.word	0x20002136
 800518c:	20000234 	.word	0x20000234
 8005190:	20002144 	.word	0x20002144
 8005194:	20002138 	.word	0x20002138

08005198 <_ZN11Loadmeasure23calculationSilicaWeightEv>:

uint32_t Loadmeasure::calculationSilicaWeight(){
 8005198:	b480      	push	{r7}
 800519a:	b085      	sub	sp, #20
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
	uint32_t  SilicaProcessedWght;
	if(calculateDeltaWeight==1)
 80051a0:	4b17      	ldr	r3, [pc, #92]	; (8005200 <_ZN11Loadmeasure23calculationSilicaWeightEv+0x68>)
 80051a2:	781b      	ldrb	r3, [r3, #0]
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d120      	bne.n	80051ea <_ZN11Loadmeasure23calculationSilicaWeightEv+0x52>
	{
		if(SilicaActWght==0)
 80051a8:	4b16      	ldr	r3, [pc, #88]	; (8005204 <_ZN11Loadmeasure23calculationSilicaWeightEv+0x6c>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d102      	bne.n	80051b6 <_ZN11Loadmeasure23calculationSilicaWeightEv+0x1e>
		{
			SilicaProcessedWght=0;
 80051b0:	2300      	movs	r3, #0
 80051b2:	60fb      	str	r3, [r7, #12]
 80051b4:	e01c      	b.n	80051f0 <_ZN11Loadmeasure23calculationSilicaWeightEv+0x58>
		}
		else{
			if(SilicaActWght >= silicaTargetWghtMem){
 80051b6:	4b13      	ldr	r3, [pc, #76]	; (8005204 <_ZN11Loadmeasure23calculationSilicaWeightEv+0x6c>)
 80051b8:	681a      	ldr	r2, [r3, #0]
 80051ba:	4b13      	ldr	r3, [pc, #76]	; (8005208 <_ZN11Loadmeasure23calculationSilicaWeightEv+0x70>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	429a      	cmp	r2, r3
 80051c0:	d309      	bcc.n	80051d6 <_ZN11Loadmeasure23calculationSilicaWeightEv+0x3e>
				SilicaProcessedWght = SilicaActWght - silicaTargetWghtMem;
 80051c2:	4b10      	ldr	r3, [pc, #64]	; (8005204 <_ZN11Loadmeasure23calculationSilicaWeightEv+0x6c>)
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	4b10      	ldr	r3, [pc, #64]	; (8005208 <_ZN11Loadmeasure23calculationSilicaWeightEv+0x70>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	1ad3      	subs	r3, r2, r3
 80051cc:	60fb      	str	r3, [r7, #12]
				negValue[1]=0;
 80051ce:	4b0f      	ldr	r3, [pc, #60]	; (800520c <_ZN11Loadmeasure23calculationSilicaWeightEv+0x74>)
 80051d0:	2200      	movs	r2, #0
 80051d2:	705a      	strb	r2, [r3, #1]
 80051d4:	e00c      	b.n	80051f0 <_ZN11Loadmeasure23calculationSilicaWeightEv+0x58>
			}
			else{
					SilicaProcessedWght = silicaTargetWghtMem - SilicaActWght;
 80051d6:	4b0c      	ldr	r3, [pc, #48]	; (8005208 <_ZN11Loadmeasure23calculationSilicaWeightEv+0x70>)
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	4b0a      	ldr	r3, [pc, #40]	; (8005204 <_ZN11Loadmeasure23calculationSilicaWeightEv+0x6c>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	1ad3      	subs	r3, r2, r3
 80051e0:	60fb      	str	r3, [r7, #12]
					negValue[1]=1;
 80051e2:	4b0a      	ldr	r3, [pc, #40]	; (800520c <_ZN11Loadmeasure23calculationSilicaWeightEv+0x74>)
 80051e4:	2201      	movs	r2, #1
 80051e6:	705a      	strb	r2, [r3, #1]
 80051e8:	e002      	b.n	80051f0 <_ZN11Loadmeasure23calculationSilicaWeightEv+0x58>
			}
		}
	}
	else{
		SilicaProcessedWght = SilicaActWght;
 80051ea:	4b06      	ldr	r3, [pc, #24]	; (8005204 <_ZN11Loadmeasure23calculationSilicaWeightEv+0x6c>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	60fb      	str	r3, [r7, #12]
	}
	return SilicaProcessedWght;
 80051f0:	68fb      	ldr	r3, [r7, #12]
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3714      	adds	r7, #20
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr
 80051fe:	bf00      	nop
 8005200:	20002136 	.word	0x20002136
 8005204:	20000238 	.word	0x20000238
 8005208:	20002148 	.word	0x20002148
 800520c:	20002138 	.word	0x20002138

08005210 <_ZN11Loadmeasure27calculationManganeaseWeightEv>:

uint32_t Loadmeasure::calculationManganeaseWeight(){
 8005210:	b480      	push	{r7}
 8005212:	b085      	sub	sp, #20
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
	uint32_t  ManganeaseProcessedWght;
	if(calculateDeltaWeight==1)
 8005218:	4b17      	ldr	r3, [pc, #92]	; (8005278 <_ZN11Loadmeasure27calculationManganeaseWeightEv+0x68>)
 800521a:	781b      	ldrb	r3, [r3, #0]
 800521c:	2b01      	cmp	r3, #1
 800521e:	d120      	bne.n	8005262 <_ZN11Loadmeasure27calculationManganeaseWeightEv+0x52>
	{
		if(ManganeaseActWght ==0){
 8005220:	4b16      	ldr	r3, [pc, #88]	; (800527c <_ZN11Loadmeasure27calculationManganeaseWeightEv+0x6c>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d102      	bne.n	800522e <_ZN11Loadmeasure27calculationManganeaseWeightEv+0x1e>
			ManganeaseProcessedWght = 0;
 8005228:	2300      	movs	r3, #0
 800522a:	60fb      	str	r3, [r7, #12]
 800522c:	e01c      	b.n	8005268 <_ZN11Loadmeasure27calculationManganeaseWeightEv+0x58>
		}
		else{
			if(carbonActWght >= carbonTargetWghtMem){
 800522e:	4b14      	ldr	r3, [pc, #80]	; (8005280 <_ZN11Loadmeasure27calculationManganeaseWeightEv+0x70>)
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	4b14      	ldr	r3, [pc, #80]	; (8005284 <_ZN11Loadmeasure27calculationManganeaseWeightEv+0x74>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	429a      	cmp	r2, r3
 8005238:	d309      	bcc.n	800524e <_ZN11Loadmeasure27calculationManganeaseWeightEv+0x3e>
				ManganeaseProcessedWght = ManganeaseActWght - manganeaseTargetWghtMem;
 800523a:	4b10      	ldr	r3, [pc, #64]	; (800527c <_ZN11Loadmeasure27calculationManganeaseWeightEv+0x6c>)
 800523c:	681a      	ldr	r2, [r3, #0]
 800523e:	4b12      	ldr	r3, [pc, #72]	; (8005288 <_ZN11Loadmeasure27calculationManganeaseWeightEv+0x78>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	1ad3      	subs	r3, r2, r3
 8005244:	60fb      	str	r3, [r7, #12]
				negValue[2]=0;
 8005246:	4b11      	ldr	r3, [pc, #68]	; (800528c <_ZN11Loadmeasure27calculationManganeaseWeightEv+0x7c>)
 8005248:	2200      	movs	r2, #0
 800524a:	709a      	strb	r2, [r3, #2]
 800524c:	e00c      	b.n	8005268 <_ZN11Loadmeasure27calculationManganeaseWeightEv+0x58>
			}
			else{
					ManganeaseProcessedWght = manganeaseTargetWghtMem - ManganeaseActWght;
 800524e:	4b0e      	ldr	r3, [pc, #56]	; (8005288 <_ZN11Loadmeasure27calculationManganeaseWeightEv+0x78>)
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	4b0a      	ldr	r3, [pc, #40]	; (800527c <_ZN11Loadmeasure27calculationManganeaseWeightEv+0x6c>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	1ad3      	subs	r3, r2, r3
 8005258:	60fb      	str	r3, [r7, #12]
					negValue[2]=1;
 800525a:	4b0c      	ldr	r3, [pc, #48]	; (800528c <_ZN11Loadmeasure27calculationManganeaseWeightEv+0x7c>)
 800525c:	2201      	movs	r2, #1
 800525e:	709a      	strb	r2, [r3, #2]
 8005260:	e002      	b.n	8005268 <_ZN11Loadmeasure27calculationManganeaseWeightEv+0x58>
			}
		}
	}
	else{
		ManganeaseProcessedWght = ManganeaseActWght;
 8005262:	4b06      	ldr	r3, [pc, #24]	; (800527c <_ZN11Loadmeasure27calculationManganeaseWeightEv+0x6c>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	60fb      	str	r3, [r7, #12]
	}
	return ManganeaseProcessedWght;
 8005268:	68fb      	ldr	r3, [r7, #12]
}
 800526a:	4618      	mov	r0, r3
 800526c:	3714      	adds	r7, #20
 800526e:	46bd      	mov	sp, r7
 8005270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005274:	4770      	bx	lr
 8005276:	bf00      	nop
 8005278:	20002136 	.word	0x20002136
 800527c:	2000023c 	.word	0x2000023c
 8005280:	20000234 	.word	0x20000234
 8005284:	20002144 	.word	0x20002144
 8005288:	2000214c 	.word	0x2000214c
 800528c:	20002138 	.word	0x20002138

08005290 <_ZN11Loadmeasure23calculationCopperWeightEv>:

uint32_t Loadmeasure::calculationCopperWeight(){
 8005290:	b480      	push	{r7}
 8005292:	b085      	sub	sp, #20
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
	uint32_t  copperProcessedWght;
	if(calculateDeltaWeight==1)
 8005298:	4b17      	ldr	r3, [pc, #92]	; (80052f8 <_ZN11Loadmeasure23calculationCopperWeightEv+0x68>)
 800529a:	781b      	ldrb	r3, [r3, #0]
 800529c:	2b01      	cmp	r3, #1
 800529e:	d120      	bne.n	80052e2 <_ZN11Loadmeasure23calculationCopperWeightEv+0x52>
	{
		if(copperActWght==0){
 80052a0:	4b16      	ldr	r3, [pc, #88]	; (80052fc <_ZN11Loadmeasure23calculationCopperWeightEv+0x6c>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d102      	bne.n	80052ae <_ZN11Loadmeasure23calculationCopperWeightEv+0x1e>
			copperProcessedWght=0;
 80052a8:	2300      	movs	r3, #0
 80052aa:	60fb      	str	r3, [r7, #12]
 80052ac:	e01c      	b.n	80052e8 <_ZN11Loadmeasure23calculationCopperWeightEv+0x58>
		}
		else{
			if(carbonActWght >= carbonTargetWghtMem){
 80052ae:	4b14      	ldr	r3, [pc, #80]	; (8005300 <_ZN11Loadmeasure23calculationCopperWeightEv+0x70>)
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	4b14      	ldr	r3, [pc, #80]	; (8005304 <_ZN11Loadmeasure23calculationCopperWeightEv+0x74>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d309      	bcc.n	80052ce <_ZN11Loadmeasure23calculationCopperWeightEv+0x3e>
				copperProcessedWght = copperActWght - copperTargetWghtMem;
 80052ba:	4b10      	ldr	r3, [pc, #64]	; (80052fc <_ZN11Loadmeasure23calculationCopperWeightEv+0x6c>)
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	4b12      	ldr	r3, [pc, #72]	; (8005308 <_ZN11Loadmeasure23calculationCopperWeightEv+0x78>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	1ad3      	subs	r3, r2, r3
 80052c4:	60fb      	str	r3, [r7, #12]
				negValue[3]=0;
 80052c6:	4b11      	ldr	r3, [pc, #68]	; (800530c <_ZN11Loadmeasure23calculationCopperWeightEv+0x7c>)
 80052c8:	2200      	movs	r2, #0
 80052ca:	70da      	strb	r2, [r3, #3]
 80052cc:	e00c      	b.n	80052e8 <_ZN11Loadmeasure23calculationCopperWeightEv+0x58>
			}
			else{
					copperProcessedWght = copperTargetWghtMem - copperActWght;
 80052ce:	4b0e      	ldr	r3, [pc, #56]	; (8005308 <_ZN11Loadmeasure23calculationCopperWeightEv+0x78>)
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	4b0a      	ldr	r3, [pc, #40]	; (80052fc <_ZN11Loadmeasure23calculationCopperWeightEv+0x6c>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	1ad3      	subs	r3, r2, r3
 80052d8:	60fb      	str	r3, [r7, #12]
					negValue[3]=1;
 80052da:	4b0c      	ldr	r3, [pc, #48]	; (800530c <_ZN11Loadmeasure23calculationCopperWeightEv+0x7c>)
 80052dc:	2201      	movs	r2, #1
 80052de:	70da      	strb	r2, [r3, #3]
 80052e0:	e002      	b.n	80052e8 <_ZN11Loadmeasure23calculationCopperWeightEv+0x58>
			}
		}
	}
	else{
		copperProcessedWght = copperActWght;
 80052e2:	4b06      	ldr	r3, [pc, #24]	; (80052fc <_ZN11Loadmeasure23calculationCopperWeightEv+0x6c>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	60fb      	str	r3, [r7, #12]
	}
	return copperProcessedWght;
 80052e8:	68fb      	ldr	r3, [r7, #12]
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3714      	adds	r7, #20
 80052ee:	46bd      	mov	sp, r7
 80052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f4:	4770      	bx	lr
 80052f6:	bf00      	nop
 80052f8:	20002136 	.word	0x20002136
 80052fc:	20000240 	.word	0x20000240
 8005300:	20000234 	.word	0x20000234
 8005304:	20002144 	.word	0x20002144
 8005308:	20002150 	.word	0x20002150
 800530c:	20002138 	.word	0x20002138

08005310 <_ZN11Loadmeasure20calculationTinWeightEv>:

uint32_t Loadmeasure::calculationTinWeight(){
 8005310:	b480      	push	{r7}
 8005312:	b085      	sub	sp, #20
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
	uint32_t  tinProcessedWght;
	if(calculateDeltaWeight==1)
 8005318:	4b1a      	ldr	r3, [pc, #104]	; (8005384 <_ZN11Loadmeasure20calculationTinWeightEv+0x74>)
 800531a:	781b      	ldrb	r3, [r3, #0]
 800531c:	2b01      	cmp	r3, #1
 800531e:	d126      	bne.n	800536e <_ZN11Loadmeasure20calculationTinWeightEv+0x5e>
	{
		if(tinActWght==0){
 8005320:	4b19      	ldr	r3, [pc, #100]	; (8005388 <_ZN11Loadmeasure20calculationTinWeightEv+0x78>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d102      	bne.n	800532e <_ZN11Loadmeasure20calculationTinWeightEv+0x1e>
			tinProcessedWght=0;
 8005328:	2300      	movs	r3, #0
 800532a:	60fb      	str	r3, [r7, #12]
 800532c:	e022      	b.n	8005374 <_ZN11Loadmeasure20calculationTinWeightEv+0x64>
		}
		else{
			  if(tinActWght >= tinTargetWghtMem){
 800532e:	4b16      	ldr	r3, [pc, #88]	; (8005388 <_ZN11Loadmeasure20calculationTinWeightEv+0x78>)
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	4b16      	ldr	r3, [pc, #88]	; (800538c <_ZN11Loadmeasure20calculationTinWeightEv+0x7c>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	429a      	cmp	r2, r3
 8005338:	d309      	bcc.n	800534e <_ZN11Loadmeasure20calculationTinWeightEv+0x3e>
				tinProcessedWght = tinActWght - tinTargetWghtMem;
 800533a:	4b13      	ldr	r3, [pc, #76]	; (8005388 <_ZN11Loadmeasure20calculationTinWeightEv+0x78>)
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	4b13      	ldr	r3, [pc, #76]	; (800538c <_ZN11Loadmeasure20calculationTinWeightEv+0x7c>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	1ad3      	subs	r3, r2, r3
 8005344:	60fb      	str	r3, [r7, #12]
				negValue[4]=0;
 8005346:	4b12      	ldr	r3, [pc, #72]	; (8005390 <_ZN11Loadmeasure20calculationTinWeightEv+0x80>)
 8005348:	2200      	movs	r2, #0
 800534a:	711a      	strb	r2, [r3, #4]
 800534c:	e008      	b.n	8005360 <_ZN11Loadmeasure20calculationTinWeightEv+0x50>
			}
			else{
					tinProcessedWght = tinTargetWghtMem - tinActWght;
 800534e:	4b0f      	ldr	r3, [pc, #60]	; (800538c <_ZN11Loadmeasure20calculationTinWeightEv+0x7c>)
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	4b0d      	ldr	r3, [pc, #52]	; (8005388 <_ZN11Loadmeasure20calculationTinWeightEv+0x78>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	1ad3      	subs	r3, r2, r3
 8005358:	60fb      	str	r3, [r7, #12]
					negValue[4]=1;
 800535a:	4b0d      	ldr	r3, [pc, #52]	; (8005390 <_ZN11Loadmeasure20calculationTinWeightEv+0x80>)
 800535c:	2201      	movs	r2, #1
 800535e:	711a      	strb	r2, [r3, #4]
			}
			 tinProcessedWght = tinActWght - tinTargetWghtMem;
 8005360:	4b09      	ldr	r3, [pc, #36]	; (8005388 <_ZN11Loadmeasure20calculationTinWeightEv+0x78>)
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	4b09      	ldr	r3, [pc, #36]	; (800538c <_ZN11Loadmeasure20calculationTinWeightEv+0x7c>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	1ad3      	subs	r3, r2, r3
 800536a:	60fb      	str	r3, [r7, #12]
 800536c:	e002      	b.n	8005374 <_ZN11Loadmeasure20calculationTinWeightEv+0x64>
		}
	}
	else{
		tinProcessedWght = tinActWght;
 800536e:	4b06      	ldr	r3, [pc, #24]	; (8005388 <_ZN11Loadmeasure20calculationTinWeightEv+0x78>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	60fb      	str	r3, [r7, #12]
	}
	return tinProcessedWght;
 8005374:	68fb      	ldr	r3, [r7, #12]
}
 8005376:	4618      	mov	r0, r3
 8005378:	3714      	adds	r7, #20
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr
 8005382:	bf00      	nop
 8005384:	20002136 	.word	0x20002136
 8005388:	20000244 	.word	0x20000244
 800538c:	20002154 	.word	0x20002154
 8005390:	20002138 	.word	0x20002138

08005394 <_ZN11Loadmeasure21calculationZincWeightEv>:

uint32_t Loadmeasure::calculationZincWeight(){
 8005394:	b480      	push	{r7}
 8005396:	b085      	sub	sp, #20
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
	uint32_t  zincProcessedWght;
	if(calculateDeltaWeight==1)
 800539c:	4b17      	ldr	r3, [pc, #92]	; (80053fc <_ZN11Loadmeasure21calculationZincWeightEv+0x68>)
 800539e:	781b      	ldrb	r3, [r3, #0]
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d120      	bne.n	80053e6 <_ZN11Loadmeasure21calculationZincWeightEv+0x52>
	{
		if(zincActWeight==0){
 80053a4:	4b16      	ldr	r3, [pc, #88]	; (8005400 <_ZN11Loadmeasure21calculationZincWeightEv+0x6c>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d102      	bne.n	80053b2 <_ZN11Loadmeasure21calculationZincWeightEv+0x1e>
			zincProcessedWght = 0;
 80053ac:	2300      	movs	r3, #0
 80053ae:	60fb      	str	r3, [r7, #12]
 80053b0:	e01c      	b.n	80053ec <_ZN11Loadmeasure21calculationZincWeightEv+0x58>
		}
		else{
			if(zincActWeight >= zincTargetWghtMem){
 80053b2:	4b13      	ldr	r3, [pc, #76]	; (8005400 <_ZN11Loadmeasure21calculationZincWeightEv+0x6c>)
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	4b13      	ldr	r3, [pc, #76]	; (8005404 <_ZN11Loadmeasure21calculationZincWeightEv+0x70>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d309      	bcc.n	80053d2 <_ZN11Loadmeasure21calculationZincWeightEv+0x3e>
				zincProcessedWght = zincActWeight - zincTargetWghtMem;
 80053be:	4b10      	ldr	r3, [pc, #64]	; (8005400 <_ZN11Loadmeasure21calculationZincWeightEv+0x6c>)
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	4b10      	ldr	r3, [pc, #64]	; (8005404 <_ZN11Loadmeasure21calculationZincWeightEv+0x70>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	1ad3      	subs	r3, r2, r3
 80053c8:	60fb      	str	r3, [r7, #12]
				negValue[5]=0;
 80053ca:	4b0f      	ldr	r3, [pc, #60]	; (8005408 <_ZN11Loadmeasure21calculationZincWeightEv+0x74>)
 80053cc:	2200      	movs	r2, #0
 80053ce:	715a      	strb	r2, [r3, #5]
 80053d0:	e00c      	b.n	80053ec <_ZN11Loadmeasure21calculationZincWeightEv+0x58>
			}
			else{
				 zincProcessedWght = zincTargetWghtMem - zincActWeight;
 80053d2:	4b0c      	ldr	r3, [pc, #48]	; (8005404 <_ZN11Loadmeasure21calculationZincWeightEv+0x70>)
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	4b0a      	ldr	r3, [pc, #40]	; (8005400 <_ZN11Loadmeasure21calculationZincWeightEv+0x6c>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	1ad3      	subs	r3, r2, r3
 80053dc:	60fb      	str	r3, [r7, #12]
				 negValue[5]=1;
 80053de:	4b0a      	ldr	r3, [pc, #40]	; (8005408 <_ZN11Loadmeasure21calculationZincWeightEv+0x74>)
 80053e0:	2201      	movs	r2, #1
 80053e2:	715a      	strb	r2, [r3, #5]
 80053e4:	e002      	b.n	80053ec <_ZN11Loadmeasure21calculationZincWeightEv+0x58>
			}
		}
	}
	else{
		zincProcessedWght = zincActWeight;
 80053e6:	4b06      	ldr	r3, [pc, #24]	; (8005400 <_ZN11Loadmeasure21calculationZincWeightEv+0x6c>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	60fb      	str	r3, [r7, #12]
	}
	return zincProcessedWght;
 80053ec:	68fb      	ldr	r3, [r7, #12]
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	3714      	adds	r7, #20
 80053f2:	46bd      	mov	sp, r7
 80053f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f8:	4770      	bx	lr
 80053fa:	bf00      	nop
 80053fc:	20002136 	.word	0x20002136
 8005400:	20000248 	.word	0x20000248
 8005404:	20002158 	.word	0x20002158
 8005408:	20002138 	.word	0x20002138

0800540c <_ZN6commonC1Ev>:
 *      Author: MKS
 */

#include "common.h"

common::common() {
 800540c:	b480      	push	{r7}
 800540e:	b083      	sub	sp, #12
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
 8005414:	4a04      	ldr	r2, [pc, #16]	; (8005428 <_ZN6commonC1Ev+0x1c>)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4618      	mov	r0, r3
 800541e:	370c      	adds	r7, #12
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr
 8005428:	08010df0 	.word	0x08010df0

0800542c <_ZN6commonD1Ev>:

common::~common() {
 800542c:	b480      	push	{r7}
 800542e:	b083      	sub	sp, #12
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
 8005434:	4a04      	ldr	r2, [pc, #16]	; (8005448 <_ZN6commonD1Ev+0x1c>)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	4618      	mov	r0, r3
 800543e:	370c      	adds	r7, #12
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr
 8005448:	08010df0 	.word	0x08010df0

0800544c <_ZN6commonD0Ev>:
common::~common() {
 800544c:	b580      	push	{r7, lr}
 800544e:	b082      	sub	sp, #8
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
}
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	f7ff ffe9 	bl	800542c <_ZN6commonD1Ev>
 800545a:	2104      	movs	r1, #4
 800545c:	6878      	ldr	r0, [r7, #4]
 800545e:	f009 ffee 	bl	800f43e <_ZdlPvj>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	4618      	mov	r0, r3
 8005466:	3708      	adds	r7, #8
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}

0800546c <_ZN14DisplayRoutineC1Ev>:
extern uint16_t MAC_Gen_Prod_Input1_Production,Production_Zeit;
extern uint16_t MAC_Gen_Rej_Input_Production,Rejection_Zeit;
extern uint16_t Manual_RejectionCount;
extern uint16_t SectorPos;

DisplayRoutine::DisplayRoutine() {
 800546c:	b5b0      	push	{r4, r5, r7, lr}
 800546e:	b082      	sub	sp, #8
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	4a26      	ldr	r2, [pc, #152]	; (8005510 <_ZN14DisplayRoutineC1Ev+0xa4>)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	601a      	str	r2, [r3, #0]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	3304      	adds	r3, #4
 800547e:	4618      	mov	r0, r3
 8005480:	f000 fa30 	bl	80058e4 <_ZN4GLCDC1Ev>
 8005484:	687d      	ldr	r5, [r7, #4]
 8005486:	4b23      	ldr	r3, [pc, #140]	; (8005514 <_ZN14DisplayRoutineC1Ev+0xa8>)
 8005488:	f605 2408 	addw	r4, r5, #2568	; 0xa08
 800548c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800548e:	c407      	stmia	r4!, {r0, r1, r2}
 8005490:	8023      	strh	r3, [r4, #0]
 8005492:	2300      	movs	r3, #0
 8005494:	f885 3a16 	strb.w	r3, [r5, #2582]	; 0xa16
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	4a1f      	ldr	r2, [pc, #124]	; (8005518 <_ZN14DisplayRoutineC1Ev+0xac>)
 800549c:	f603 2317 	addw	r3, r3, #2583	; 0xa17
 80054a0:	8812      	ldrh	r2, [r2, #0]
 80054a2:	801a      	strh	r2, [r3, #0]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	491d      	ldr	r1, [pc, #116]	; (800551c <_ZN14DisplayRoutineC1Ev+0xb0>)
 80054a8:	f603 2219 	addw	r2, r3, #2585	; 0xa19
 80054ac:	8808      	ldrh	r0, [r1, #0]
 80054ae:	7889      	ldrb	r1, [r1, #2]
 80054b0:	8010      	strh	r0, [r2, #0]
 80054b2:	7091      	strb	r1, [r2, #2]
 80054b4:	2200      	movs	r2, #0
 80054b6:	f883 2a1c 	strb.w	r2, [r3, #2588]	; 0xa1c
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4a18      	ldr	r2, [pc, #96]	; (8005520 <_ZN14DisplayRoutineC1Ev+0xb4>)
 80054be:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
 80054c2:	8812      	ldrh	r2, [r2, #0]
 80054c4:	801a      	strh	r2, [r3, #0]
 80054c6:	687d      	ldr	r5, [r7, #4]
 80054c8:	4b16      	ldr	r3, [pc, #88]	; (8005524 <_ZN14DisplayRoutineC1Ev+0xb8>)
 80054ca:	f605 241f 	addw	r4, r5, #2591	; 0xa1f
 80054ce:	cb07      	ldmia	r3!, {r0, r1, r2}
 80054d0:	6020      	str	r0, [r4, #0]
 80054d2:	6061      	str	r1, [r4, #4]
 80054d4:	60a2      	str	r2, [r4, #8]
 80054d6:	2300      	movs	r3, #0
 80054d8:	f885 3a2b 	strb.w	r3, [r5, #2603]	; 0xa2b
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	4a12      	ldr	r2, [pc, #72]	; (8005528 <_ZN14DisplayRoutineC1Ev+0xbc>)
 80054e0:	f603 242c 	addw	r4, r3, #2604	; 0xa2c
 80054e4:	ca07      	ldmia	r2, {r0, r1, r2}
 80054e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80054ea:	2200      	movs	r2, #0
 80054ec:	f883 2a38 	strb.w	r2, [r3, #2616]	; 0xa38
 80054f0:	687d      	ldr	r5, [r7, #4]
 80054f2:	4b0e      	ldr	r3, [pc, #56]	; (800552c <_ZN14DisplayRoutineC1Ev+0xc0>)
 80054f4:	f605 2439 	addw	r4, r5, #2617	; 0xa39
 80054f8:	cb07      	ldmia	r3!, {r0, r1, r2}
 80054fa:	6020      	str	r0, [r4, #0]
 80054fc:	6061      	str	r1, [r4, #4]
 80054fe:	60a2      	str	r2, [r4, #8]
 8005500:	2300      	movs	r3, #0
 8005502:	f885 3a45 	strb.w	r3, [r5, #2629]	; 0xa45
	// TODO Auto-generated constructor stub

}
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	4618      	mov	r0, r3
 800550a:	3708      	adds	r7, #8
 800550c:	46bd      	mov	sp, r7
 800550e:	bdb0      	pop	{r4, r5, r7, pc}
 8005510:	08010e00 	.word	0x08010e00
 8005514:	08010b34 	.word	0x08010b34
 8005518:	08010b44 	.word	0x08010b44
 800551c:	08010b48 	.word	0x08010b48
 8005520:	08010b4c 	.word	0x08010b4c
 8005524:	08010b50 	.word	0x08010b50
 8005528:	08010b60 	.word	0x08010b60
 800552c:	08010b70 	.word	0x08010b70

08005530 <_ZN14DisplayRoutineD1Ev>:

DisplayRoutine::~DisplayRoutine() {
 8005530:	b580      	push	{r7, lr}
 8005532:	b082      	sub	sp, #8
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
 8005538:	4a06      	ldr	r2, [pc, #24]	; (8005554 <_ZN14DisplayRoutineD1Ev+0x24>)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	601a      	str	r2, [r3, #0]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	3304      	adds	r3, #4
 8005542:	4618      	mov	r0, r3
 8005544:	f004 f94a 	bl	80097dc <_ZN4GLCDD1Ev>
	// TODO Auto-generated destructor stub
}
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	4618      	mov	r0, r3
 800554c:	3708      	adds	r7, #8
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
 8005552:	bf00      	nop
 8005554:	08010e00 	.word	0x08010e00

08005558 <_ZN14DisplayRoutineD0Ev>:
DisplayRoutine::~DisplayRoutine() {
 8005558:	b580      	push	{r7, lr}
 800555a:	b082      	sub	sp, #8
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
}
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	f7ff ffe5 	bl	8005530 <_ZN14DisplayRoutineD1Ev>
 8005566:	f640 214c 	movw	r1, #2636	; 0xa4c
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f009 ff67 	bl	800f43e <_ZdlPvj>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	4618      	mov	r0, r3
 8005574:	3708      	adds	r7, #8
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
	...

0800557c <_ZN14DisplayRoutine3runEv>:

void DisplayRoutine::run()
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b082      	sub	sp, #8
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
	//m_gLCDDrive.m_clrlcd();/*  Try in local if not need comment out*/
	m_gLCDDrive.m_lcdputs1(0,1,Lpdc);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	1d18      	adds	r0, r3, #4
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	f603 2308 	addw	r3, r3, #2568	; 0xa08
 800558e:	2201      	movs	r2, #1
 8005590:	2100      	movs	r1, #0
 8005592:	f004 fbe3 	bl	8009d5c <_ZN4GLCD10m_lcdputs1EhhPh>
	value2Digit(hour_t,2,0);
 8005596:	4b51      	ldr	r3, [pc, #324]	; (80056dc <_ZN14DisplayRoutine3runEv+0x160>)
 8005598:	7819      	ldrb	r1, [r3, #0]
 800559a:	2300      	movs	r3, #0
 800559c:	2202      	movs	r2, #2
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f000 f8b2 	bl	8005708 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(15,2,colon);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	1d18      	adds	r0, r3, #4
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f603 2317 	addw	r3, r3, #2583	; 0xa17
 80055ae:	2202      	movs	r2, #2
 80055b0:	210f      	movs	r1, #15
 80055b2:	f004 fbd3 	bl	8009d5c <_ZN4GLCD10m_lcdputs1EhhPh>
	value2Digit(min_t,2,20);
 80055b6:	4b4a      	ldr	r3, [pc, #296]	; (80056e0 <_ZN14DisplayRoutine3runEv+0x164>)
 80055b8:	7819      	ldrb	r1, [r3, #0]
 80055ba:	2314      	movs	r3, #20
 80055bc:	2202      	movs	r2, #2
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f000 f8a2 	bl	8005708 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(35,2,colon);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	1d18      	adds	r0, r3, #4
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	f603 2317 	addw	r3, r3, #2583	; 0xa17
 80055ce:	2202      	movs	r2, #2
 80055d0:	2123      	movs	r1, #35	; 0x23
 80055d2:	f004 fbc3 	bl	8009d5c <_ZN4GLCD10m_lcdputs1EhhPh>
	value2Digit(sec_t,2,40);
 80055d6:	4b43      	ldr	r3, [pc, #268]	; (80056e4 <_ZN14DisplayRoutine3runEv+0x168>)
 80055d8:	7819      	ldrb	r1, [r3, #0]
 80055da:	2328      	movs	r3, #40	; 0x28
 80055dc:	2202      	movs	r2, #2
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f000 f892 	bl	8005708 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(54,2,space);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	1d18      	adds	r0, r3, #4
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f603 2319 	addw	r3, r3, #2585	; 0xa19
 80055ee:	2202      	movs	r2, #2
 80055f0:	2136      	movs	r1, #54	; 0x36
 80055f2:	f004 fbb3 	bl	8009d5c <_ZN4GLCD10m_lcdputs1EhhPh>
	value2Digit(date_Rtc,2,65);
 80055f6:	4b3c      	ldr	r3, [pc, #240]	; (80056e8 <_ZN14DisplayRoutine3runEv+0x16c>)
 80055f8:	7819      	ldrb	r1, [r3, #0]
 80055fa:	2341      	movs	r3, #65	; 0x41
 80055fc:	2202      	movs	r2, #2
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f000 f882 	bl	8005708 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(81,2,backslash);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	1d18      	adds	r0, r3, #4
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
 800560e:	2202      	movs	r2, #2
 8005610:	2151      	movs	r1, #81	; 0x51
 8005612:	f004 fba3 	bl	8009d5c <_ZN4GLCD10m_lcdputs1EhhPh>
	value2Digit(month_Rtc,2,86);
 8005616:	4b35      	ldr	r3, [pc, #212]	; (80056ec <_ZN14DisplayRoutine3runEv+0x170>)
 8005618:	7819      	ldrb	r1, [r3, #0]
 800561a:	2356      	movs	r3, #86	; 0x56
 800561c:	2202      	movs	r2, #2
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 f872 	bl	8005708 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(103,2,backslash);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	1d18      	adds	r0, r3, #4
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
 800562e:	2202      	movs	r2, #2
 8005630:	2167      	movs	r1, #103	; 0x67
 8005632:	f004 fb93 	bl	8009d5c <_ZN4GLCD10m_lcdputs1EhhPh>
	value2Digit(year_Rtc,2,110);
 8005636:	4b2e      	ldr	r3, [pc, #184]	; (80056f0 <_ZN14DisplayRoutine3runEv+0x174>)
 8005638:	7819      	ldrb	r1, [r3, #0]
 800563a:	236e      	movs	r3, #110	; 0x6e
 800563c:	2202      	movs	r2, #2
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f000 f862 	bl	8005708 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(0,3,production);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	1d18      	adds	r0, r3, #4
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	f603 231f 	addw	r3, r3, #2591	; 0xa1f
 800564e:	2203      	movs	r2, #3
 8005650:	2100      	movs	r1, #0
 8005652:	f004 fb83 	bl	8009d5c <_ZN4GLCD10m_lcdputs1EhhPh>
	value4Digit(MAC_Gen_Prod_Input1_Production,3,85);
 8005656:	4b27      	ldr	r3, [pc, #156]	; (80056f4 <_ZN14DisplayRoutine3runEv+0x178>)
 8005658:	8819      	ldrh	r1, [r3, #0]
 800565a:	2355      	movs	r3, #85	; 0x55
 800565c:	2203      	movs	r2, #3
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f000 f894 	bl	800578c <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(0,4,rejection);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	1d18      	adds	r0, r3, #4
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	f603 232c 	addw	r3, r3, #2604	; 0xa2c
 800566e:	2204      	movs	r2, #4
 8005670:	2100      	movs	r1, #0
 8005672:	f004 fb73 	bl	8009d5c <_ZN4GLCD10m_lcdputs1EhhPh>
	value4Digit(MAC_Gen_Rej_Input_Production,4,85);
 8005676:	4b20      	ldr	r3, [pc, #128]	; (80056f8 <_ZN14DisplayRoutine3runEv+0x17c>)
 8005678:	8819      	ldrh	r1, [r3, #0]
 800567a:	2355      	movs	r3, #85	; 0x55
 800567c:	2204      	movs	r2, #4
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f000 f884 	bl	800578c <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(0,5,Mrejection);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	1d18      	adds	r0, r3, #4
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	f603 2339 	addw	r3, r3, #2617	; 0xa39
 800568e:	2205      	movs	r2, #5
 8005690:	2100      	movs	r1, #0
 8005692:	f004 fb63 	bl	8009d5c <_ZN4GLCD10m_lcdputs1EhhPh>
	value4Digit(Manual_RejectionCount,5,85);
 8005696:	4b19      	ldr	r3, [pc, #100]	; (80056fc <_ZN14DisplayRoutine3runEv+0x180>)
 8005698:	8819      	ldrh	r1, [r3, #0]
 800569a:	2355      	movs	r3, #85	; 0x55
 800569c:	2205      	movs	r2, #5
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f000 f874 	bl	800578c <_ZN14DisplayRoutine11value4DigitEthh>
	value4Digit(wifi_command,6,0);
 80056a4:	4b16      	ldr	r3, [pc, #88]	; (8005700 <_ZN14DisplayRoutine3runEv+0x184>)
 80056a6:	781b      	ldrb	r3, [r3, #0]
 80056a8:	b299      	uxth	r1, r3
 80056aa:	2300      	movs	r3, #0
 80056ac:	2206      	movs	r2, #6
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	f000 f86c 	bl	800578c <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(40,6,space);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	1d18      	adds	r0, r3, #4
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f603 2319 	addw	r3, r3, #2585	; 0xa19
 80056be:	2206      	movs	r2, #6
 80056c0:	2128      	movs	r1, #40	; 0x28
 80056c2:	f004 fb4b 	bl	8009d5c <_ZN4GLCD10m_lcdputs1EhhPh>
	value4Digit(SectorPos,6,80);
 80056c6:	4b0f      	ldr	r3, [pc, #60]	; (8005704 <_ZN14DisplayRoutine3runEv+0x188>)
 80056c8:	8819      	ldrh	r1, [r3, #0]
 80056ca:	2350      	movs	r3, #80	; 0x50
 80056cc:	2206      	movs	r2, #6
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 f85c 	bl	800578c <_ZN14DisplayRoutine11value4DigitEthh>

}
 80056d4:	bf00      	nop
 80056d6:	3708      	adds	r7, #8
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}
 80056dc:	20002286 	.word	0x20002286
 80056e0:	20002287 	.word	0x20002287
 80056e4:	20002288 	.word	0x20002288
 80056e8:	20002289 	.word	0x20002289
 80056ec:	2000228a 	.word	0x2000228a
 80056f0:	2000228b 	.word	0x2000228b
 80056f4:	2000212e 	.word	0x2000212e
 80056f8:	20002130 	.word	0x20002130
 80056fc:	20002132 	.word	0x20002132
 8005700:	2000228c 	.word	0x2000228c
 8005704:	20002278 	.word	0x20002278

08005708 <_ZN14DisplayRoutine11value2DigitEhhh>:

void DisplayRoutine::value2Digit(uint8_t value,uint8_t posLine,uint8_t posCol)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b082      	sub	sp, #8
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
 8005710:	4608      	mov	r0, r1
 8005712:	4611      	mov	r1, r2
 8005714:	461a      	mov	r2, r3
 8005716:	4603      	mov	r3, r0
 8005718:	70fb      	strb	r3, [r7, #3]
 800571a:	460b      	mov	r3, r1
 800571c:	70bb      	strb	r3, [r7, #2]
 800571e:	4613      	mov	r3, r2
 8005720:	707b      	strb	r3, [r7, #1]
	GLCDNumericArray[0] =(unsigned char)(((value%100)/10)+0x30);
 8005722:	78fb      	ldrb	r3, [r7, #3]
 8005724:	4a17      	ldr	r2, [pc, #92]	; (8005784 <_ZN14DisplayRoutine11value2DigitEhhh+0x7c>)
 8005726:	fba2 1203 	umull	r1, r2, r2, r3
 800572a:	0952      	lsrs	r2, r2, #5
 800572c:	2164      	movs	r1, #100	; 0x64
 800572e:	fb01 f202 	mul.w	r2, r1, r2
 8005732:	1a9b      	subs	r3, r3, r2
 8005734:	b2db      	uxtb	r3, r3
 8005736:	4a14      	ldr	r2, [pc, #80]	; (8005788 <_ZN14DisplayRoutine11value2DigitEhhh+0x80>)
 8005738:	fba2 2303 	umull	r2, r3, r2, r3
 800573c:	08db      	lsrs	r3, r3, #3
 800573e:	b2db      	uxtb	r3, r3
 8005740:	3330      	adds	r3, #48	; 0x30
 8005742:	b2da      	uxtb	r2, r3
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	f883 2a46 	strb.w	r2, [r3, #2630]	; 0xa46
    GLCDNumericArray[1] =(unsigned char)((value%10)+0x30);
 800574a:	78fa      	ldrb	r2, [r7, #3]
 800574c:	4b0e      	ldr	r3, [pc, #56]	; (8005788 <_ZN14DisplayRoutine11value2DigitEhhh+0x80>)
 800574e:	fba3 1302 	umull	r1, r3, r3, r2
 8005752:	08d9      	lsrs	r1, r3, #3
 8005754:	460b      	mov	r3, r1
 8005756:	009b      	lsls	r3, r3, #2
 8005758:	440b      	add	r3, r1
 800575a:	005b      	lsls	r3, r3, #1
 800575c:	1ad3      	subs	r3, r2, r3
 800575e:	b2db      	uxtb	r3, r3
 8005760:	3330      	adds	r3, #48	; 0x30
 8005762:	b2da      	uxtb	r2, r3
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	f883 2a47 	strb.w	r2, [r3, #2631]	; 0xa47
	m_gLCDDrive.m_lcdputs1(posCol,posLine,GLCDNumericArray);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	1d18      	adds	r0, r3, #4
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f603 2346 	addw	r3, r3, #2630	; 0xa46
 8005774:	78ba      	ldrb	r2, [r7, #2]
 8005776:	7879      	ldrb	r1, [r7, #1]
 8005778:	f004 faf0 	bl	8009d5c <_ZN4GLCD10m_lcdputs1EhhPh>
}
 800577c:	bf00      	nop
 800577e:	3708      	adds	r7, #8
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}
 8005784:	51eb851f 	.word	0x51eb851f
 8005788:	cccccccd 	.word	0xcccccccd

0800578c <_ZN14DisplayRoutine11value4DigitEthh>:
void DisplayRoutine::value4Digit(uint16_t value4dig,uint8_t posLine,uint8_t posCol)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b082      	sub	sp, #8
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
 8005794:	4608      	mov	r0, r1
 8005796:	4611      	mov	r1, r2
 8005798:	461a      	mov	r2, r3
 800579a:	4603      	mov	r3, r0
 800579c:	807b      	strh	r3, [r7, #2]
 800579e:	460b      	mov	r3, r1
 80057a0:	707b      	strb	r3, [r7, #1]
 80057a2:	4613      	mov	r3, r2
 80057a4:	703b      	strb	r3, [r7, #0]
	gLCDNumericArraySize_4[0] =(unsigned char)(((value4dig%10000)/1000)+0x30);
 80057a6:	887b      	ldrh	r3, [r7, #2]
 80057a8:	4a2e      	ldr	r2, [pc, #184]	; (8005864 <_ZN14DisplayRoutine11value4DigitEthh+0xd8>)
 80057aa:	fba2 1203 	umull	r1, r2, r2, r3
 80057ae:	0b52      	lsrs	r2, r2, #13
 80057b0:	f242 7110 	movw	r1, #10000	; 0x2710
 80057b4:	fb01 f202 	mul.w	r2, r1, r2
 80057b8:	1a9b      	subs	r3, r3, r2
 80057ba:	b29b      	uxth	r3, r3
 80057bc:	4a2a      	ldr	r2, [pc, #168]	; (8005868 <_ZN14DisplayRoutine11value4DigitEthh+0xdc>)
 80057be:	fba2 2303 	umull	r2, r3, r2, r3
 80057c2:	099b      	lsrs	r3, r3, #6
 80057c4:	b29b      	uxth	r3, r3
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	3330      	adds	r3, #48	; 0x30
 80057ca:	b2da      	uxtb	r2, r3
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	f883 2a48 	strb.w	r2, [r3, #2632]	; 0xa48
	gLCDNumericArraySize_4[1] =(unsigned char)((value4dig%1000)/100+0x30);
 80057d2:	887b      	ldrh	r3, [r7, #2]
 80057d4:	4a24      	ldr	r2, [pc, #144]	; (8005868 <_ZN14DisplayRoutine11value4DigitEthh+0xdc>)
 80057d6:	fba2 1203 	umull	r1, r2, r2, r3
 80057da:	0992      	lsrs	r2, r2, #6
 80057dc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80057e0:	fb01 f202 	mul.w	r2, r1, r2
 80057e4:	1a9b      	subs	r3, r3, r2
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	4a20      	ldr	r2, [pc, #128]	; (800586c <_ZN14DisplayRoutine11value4DigitEthh+0xe0>)
 80057ea:	fba2 2303 	umull	r2, r3, r2, r3
 80057ee:	095b      	lsrs	r3, r3, #5
 80057f0:	b29b      	uxth	r3, r3
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	3330      	adds	r3, #48	; 0x30
 80057f6:	b2da      	uxtb	r2, r3
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f883 2a49 	strb.w	r2, [r3, #2633]	; 0xa49
	gLCDNumericArraySize_4[2] =(unsigned char)(((value4dig%100)/10)+0x30);
 80057fe:	887b      	ldrh	r3, [r7, #2]
 8005800:	4a1a      	ldr	r2, [pc, #104]	; (800586c <_ZN14DisplayRoutine11value4DigitEthh+0xe0>)
 8005802:	fba2 1203 	umull	r1, r2, r2, r3
 8005806:	0952      	lsrs	r2, r2, #5
 8005808:	2164      	movs	r1, #100	; 0x64
 800580a:	fb01 f202 	mul.w	r2, r1, r2
 800580e:	1a9b      	subs	r3, r3, r2
 8005810:	b29b      	uxth	r3, r3
 8005812:	4a17      	ldr	r2, [pc, #92]	; (8005870 <_ZN14DisplayRoutine11value4DigitEthh+0xe4>)
 8005814:	fba2 2303 	umull	r2, r3, r2, r3
 8005818:	08db      	lsrs	r3, r3, #3
 800581a:	b29b      	uxth	r3, r3
 800581c:	b2db      	uxtb	r3, r3
 800581e:	3330      	adds	r3, #48	; 0x30
 8005820:	b2da      	uxtb	r2, r3
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f883 2a4a 	strb.w	r2, [r3, #2634]	; 0xa4a
	gLCDNumericArraySize_4[3] =(unsigned char)((value4dig%10)+0x30);
 8005828:	887a      	ldrh	r2, [r7, #2]
 800582a:	4b11      	ldr	r3, [pc, #68]	; (8005870 <_ZN14DisplayRoutine11value4DigitEthh+0xe4>)
 800582c:	fba3 1302 	umull	r1, r3, r3, r2
 8005830:	08d9      	lsrs	r1, r3, #3
 8005832:	460b      	mov	r3, r1
 8005834:	009b      	lsls	r3, r3, #2
 8005836:	440b      	add	r3, r1
 8005838:	005b      	lsls	r3, r3, #1
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	b29b      	uxth	r3, r3
 800583e:	b2db      	uxtb	r3, r3
 8005840:	3330      	adds	r3, #48	; 0x30
 8005842:	b2da      	uxtb	r2, r3
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f883 2a4b 	strb.w	r2, [r3, #2635]	; 0xa4b
	m_gLCDDrive.m_lcdputs1(posCol,posLine,gLCDNumericArraySize_4);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	1d18      	adds	r0, r3, #4
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	f603 2348 	addw	r3, r3, #2632	; 0xa48
 8005854:	787a      	ldrb	r2, [r7, #1]
 8005856:	7839      	ldrb	r1, [r7, #0]
 8005858:	f004 fa80 	bl	8009d5c <_ZN4GLCD10m_lcdputs1EhhPh>
}
 800585c:	bf00      	nop
 800585e:	3708      	adds	r7, #8
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}
 8005864:	d1b71759 	.word	0xd1b71759
 8005868:	10624dd3 	.word	0x10624dd3
 800586c:	51eb851f 	.word	0x51eb851f
 8005870:	cccccccd 	.word	0xcccccccd

08005874 <_ZN14DisplayRoutine4InitEv>:

void DisplayRoutine::Init()
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b082      	sub	sp, #8
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
	m_gLCDDrive.m_displayon();
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	3304      	adds	r3, #4
 8005880:	4618      	mov	r0, r3
 8005882:	f004 f88d 	bl	80099a0 <_ZN4GLCD11m_displayonEv>
	m_gLCDDrive.m_setstartline(0);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	3304      	adds	r3, #4
 800588a:	2100      	movs	r1, #0
 800588c:	4618      	mov	r0, r3
 800588e:	f004 f989 	bl	8009ba4 <_ZN4GLCD14m_setstartlineEh>
	m_gLCDDrive.m_clrlcd();
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	3304      	adds	r3, #4
 8005896:	4618      	mov	r0, r3
 8005898:	f004 fa95 	bl	8009dc6 <_ZN4GLCD8m_clrlcdEv>


}
 800589c:	bf00      	nop
 800589e:	3708      	adds	r7, #8
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <_ZN6common26ReadtheValueAssignPinstateEhh>:

class common {
public:
	common();
	virtual ~common();
	GPIO_PinState ReadtheValueAssignPinstate(uint8_t position, uint8_t value)
 80058a4:	b480      	push	{r7}
 80058a6:	b085      	sub	sp, #20
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	460b      	mov	r3, r1
 80058ae:	70fb      	strb	r3, [r7, #3]
 80058b0:	4613      	mov	r3, r2
 80058b2:	70bb      	strb	r3, [r7, #2]
	{
		GPIO_PinState pinstate;
		position = 1 << position;
 80058b4:	78fb      	ldrb	r3, [r7, #3]
 80058b6:	2201      	movs	r2, #1
 80058b8:	fa02 f303 	lsl.w	r3, r2, r3
 80058bc:	70fb      	strb	r3, [r7, #3]
		if(position & value){
 80058be:	78fa      	ldrb	r2, [r7, #3]
 80058c0:	78bb      	ldrb	r3, [r7, #2]
 80058c2:	4013      	ands	r3, r2
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d002      	beq.n	80058d0 <_ZN6common26ReadtheValueAssignPinstateEhh+0x2c>
			pinstate = GPIO_PIN_SET;
 80058ca:	2301      	movs	r3, #1
 80058cc:	73fb      	strb	r3, [r7, #15]
 80058ce:	e001      	b.n	80058d4 <_ZN6common26ReadtheValueAssignPinstateEhh+0x30>
		}
		else
		{
			pinstate = GPIO_PIN_RESET;
 80058d0:	2300      	movs	r3, #0
 80058d2:	73fb      	strb	r3, [r7, #15]
		}
		return(pinstate);
 80058d4:	7bfb      	ldrb	r3, [r7, #15]
	}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3714      	adds	r7, #20
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr
	...

080058e4 <_ZN4GLCDC1Ev>:

#include "GLCD.h"
#include "main.h"
#define GLCDDELAY 10
extern TIM_HandleTypeDef htim1;
GLCD::GLCD() {
 80058e4:	b5b0      	push	{r4, r5, r7, lr}
 80058e6:	b082      	sub	sp, #8
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	4618      	mov	r0, r3
 80058f0:	f7ff fd8c 	bl	800540c <_ZN6commonC1Ev>
 80058f4:	4ac8      	ldr	r2, [pc, #800]	; (8005c18 <_ZN4GLCDC1Ev+0x334>)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	601a      	str	r2, [r3, #0]
 80058fa:	687d      	ldr	r5, [r7, #4]
 80058fc:	4bc7      	ldr	r3, [pc, #796]	; (8005c1c <_ZN4GLCDC1Ev+0x338>)
 80058fe:	1d2c      	adds	r4, r5, #4
 8005900:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005902:	c407      	stmia	r4!, {r0, r1, r2}
 8005904:	8023      	strh	r3, [r4, #0]
 8005906:	2300      	movs	r3, #0
 8005908:	74ab      	strb	r3, [r5, #18]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2200      	movs	r2, #0
 800590e:	615a      	str	r2, [r3, #20]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	619a      	str	r2, [r3, #24]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	775a      	strb	r2, [r3, #29]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	331e      	adds	r3, #30
 8005920:	f640 0208 	movw	r2, #2056	; 0x808
 8005924:	2100      	movs	r1, #0
 8005926:	4618      	mov	r0, r3
 8005928:	f009 fdd6 	bl	800f4d8 <memset>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	227e      	movs	r2, #126	; 0x7e
 8005930:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2281      	movs	r2, #129	; 0x81
 8005938:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2295      	movs	r2, #149	; 0x95
 8005940:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	22b1      	movs	r2, #177	; 0xb1
 8005948:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	22b1      	movs	r2, #177	; 0xb1
 8005950:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2295      	movs	r2, #149	; 0x95
 8005958:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2281      	movs	r2, #129	; 0x81
 8005960:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	227e      	movs	r2, #126	; 0x7e
 8005968:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	227e      	movs	r2, #126	; 0x7e
 8005970:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	22ff      	movs	r2, #255	; 0xff
 8005978:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	22eb      	movs	r2, #235	; 0xeb
 8005980:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	22cf      	movs	r2, #207	; 0xcf
 8005988:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	22cf      	movs	r2, #207	; 0xcf
 8005990:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	22eb      	movs	r2, #235	; 0xeb
 8005998:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	22ff      	movs	r2, #255	; 0xff
 80059a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	227e      	movs	r2, #126	; 0x7e
 80059a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	220e      	movs	r2, #14
 80059b0:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	221f      	movs	r2, #31
 80059b8:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	223f      	movs	r2, #63	; 0x3f
 80059c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	227e      	movs	r2, #126	; 0x7e
 80059c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	223f      	movs	r2, #63	; 0x3f
 80059d0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	221f      	movs	r2, #31
 80059d8:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	220e      	movs	r2, #14
 80059e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2208      	movs	r2, #8
 80059e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	221c      	movs	r2, #28
 80059f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	223e      	movs	r2, #62	; 0x3e
 80059f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	227f      	movs	r2, #127	; 0x7f
 8005a00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	223e      	movs	r2, #62	; 0x3e
 8005a08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	221c      	movs	r2, #28
 8005a10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2208      	movs	r2, #8
 8005a18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2218      	movs	r2, #24
 8005a20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	22ba      	movs	r2, #186	; 0xba
 8005a28:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	22ff      	movs	r2, #255	; 0xff
 8005a30:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	22ff      	movs	r2, #255	; 0xff
 8005a38:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	22ff      	movs	r2, #255	; 0xff
 8005a40:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	22ba      	movs	r2, #186	; 0xba
 8005a48:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2218      	movs	r2, #24
 8005a50:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2210      	movs	r2, #16
 8005a58:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	22b8      	movs	r2, #184	; 0xb8
 8005a60:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	22fc      	movs	r2, #252	; 0xfc
 8005a68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	22ff      	movs	r2, #255	; 0xff
 8005a70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	22fc      	movs	r2, #252	; 0xfc
 8005a78:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	22b8      	movs	r2, #184	; 0xb8
 8005a80:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2210      	movs	r2, #16
 8005a88:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2218      	movs	r2, #24
 8005a90:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	223c      	movs	r2, #60	; 0x3c
 8005a98:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	223c      	movs	r2, #60	; 0x3c
 8005aa0:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2218      	movs	r2, #24
 8005aa8:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	22ff      	movs	r2, #255	; 0xff
 8005ab0:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	22ff      	movs	r2, #255	; 0xff
 8005ab8:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	22e7      	movs	r2, #231	; 0xe7
 8005ac0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	22c3      	movs	r2, #195	; 0xc3
 8005ac8:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	22c3      	movs	r2, #195	; 0xc3
 8005ad0:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	22e7      	movs	r2, #231	; 0xe7
 8005ad8:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	22ff      	movs	r2, #255	; 0xff
 8005ae0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	22ff      	movs	r2, #255	; 0xff
 8005ae8:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	223c      	movs	r2, #60	; 0x3c
 8005af0:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2266      	movs	r2, #102	; 0x66
 8005af8:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2242      	movs	r2, #66	; 0x42
 8005b00:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2242      	movs	r2, #66	; 0x42
 8005b08:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2266      	movs	r2, #102	; 0x66
 8005b10:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	223c      	movs	r2, #60	; 0x3c
 8005b18:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	22ff      	movs	r2, #255	; 0xff
 8005b20:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	22c3      	movs	r2, #195	; 0xc3
 8005b28:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2299      	movs	r2, #153	; 0x99
 8005b30:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	22bd      	movs	r2, #189	; 0xbd
 8005b38:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	22bd      	movs	r2, #189	; 0xbd
 8005b40:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2299      	movs	r2, #153	; 0x99
 8005b48:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	22c3      	movs	r2, #195	; 0xc3
 8005b50:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	22ff      	movs	r2, #255	; 0xff
 8005b58:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2270      	movs	r2, #112	; 0x70
 8005b60:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	22f8      	movs	r2, #248	; 0xf8
 8005b68:	f883 2077 	strb.w	r2, [r3, #119]	; 0x77
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2288      	movs	r2, #136	; 0x88
 8005b70:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2288      	movs	r2, #136	; 0x88
 8005b78:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	22fd      	movs	r2, #253	; 0xfd
 8005b80:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	227f      	movs	r2, #127	; 0x7f
 8005b88:	f883 207b 	strb.w	r2, [r3, #123]	; 0x7b
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2207      	movs	r2, #7
 8005b90:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	220f      	movs	r2, #15
 8005b98:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	224e      	movs	r2, #78	; 0x4e
 8005ba0:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	225f      	movs	r2, #95	; 0x5f
 8005ba8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	22f1      	movs	r2, #241	; 0xf1
 8005bb0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	22f1      	movs	r2, #241	; 0xf1
 8005bb8:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	225f      	movs	r2, #95	; 0x5f
 8005bc0:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	224e      	movs	r2, #78	; 0x4e
 8005bc8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	22c0      	movs	r2, #192	; 0xc0
 8005bd0:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	22e0      	movs	r2, #224	; 0xe0
 8005bd8:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	22ff      	movs	r2, #255	; 0xff
 8005be0:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	227f      	movs	r2, #127	; 0x7f
 8005be8:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2205      	movs	r2, #5
 8005bf0:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2205      	movs	r2, #5
 8005bf8:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2207      	movs	r2, #7
 8005c00:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2207      	movs	r2, #7
 8005c08:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	22c0      	movs	r2, #192	; 0xc0
 8005c10:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
 8005c14:	e004      	b.n	8005c20 <_ZN4GLCDC1Ev+0x33c>
 8005c16:	bf00      	nop
 8005c18:	08010e10 	.word	0x08010e10
 8005c1c:	08010b80 	.word	0x08010b80
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	22ff      	movs	r2, #255	; 0xff
 8005c24:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	227f      	movs	r2, #127	; 0x7f
 8005c2c:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2205      	movs	r2, #5
 8005c34:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2205      	movs	r2, #5
 8005c3c:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2265      	movs	r2, #101	; 0x65
 8005c44:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	227f      	movs	r2, #127	; 0x7f
 8005c4c:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	223f      	movs	r2, #63	; 0x3f
 8005c54:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2299      	movs	r2, #153	; 0x99
 8005c5c:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	225a      	movs	r2, #90	; 0x5a
 8005c64:	f883 2097 	strb.w	r2, [r3, #151]	; 0x97
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	223c      	movs	r2, #60	; 0x3c
 8005c6c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	22e7      	movs	r2, #231	; 0xe7
 8005c74:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	22e7      	movs	r2, #231	; 0xe7
 8005c7c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	223c      	movs	r2, #60	; 0x3c
 8005c84:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	225a      	movs	r2, #90	; 0x5a
 8005c8c:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2299      	movs	r2, #153	; 0x99
 8005c94:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	227f      	movs	r2, #127	; 0x7f
 8005c9c:	f883 209e 	strb.w	r2, [r3, #158]	; 0x9e
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	223e      	movs	r2, #62	; 0x3e
 8005ca4:	f883 209f 	strb.w	r2, [r3, #159]	; 0x9f
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	223e      	movs	r2, #62	; 0x3e
 8005cac:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	221c      	movs	r2, #28
 8005cb4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	221c      	movs	r2, #28
 8005cbc:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2208      	movs	r2, #8
 8005cc4:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2208      	movs	r2, #8
 8005ccc:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2208      	movs	r2, #8
 8005cd4:	f883 20a6 	strb.w	r2, [r3, #166]	; 0xa6
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2208      	movs	r2, #8
 8005cdc:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	221c      	movs	r2, #28
 8005ce4:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	221c      	movs	r2, #28
 8005cec:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	223e      	movs	r2, #62	; 0x3e
 8005cf4:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	223e      	movs	r2, #62	; 0x3e
 8005cfc:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	227f      	movs	r2, #127	; 0x7f
 8005d04:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2224      	movs	r2, #36	; 0x24
 8005d0c:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2266      	movs	r2, #102	; 0x66
 8005d14:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	22ff      	movs	r2, #255	; 0xff
 8005d1c:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	22ff      	movs	r2, #255	; 0xff
 8005d24:	f883 20b2 	strb.w	r2, [r3, #178]	; 0xb2
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2266      	movs	r2, #102	; 0x66
 8005d2c:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2224      	movs	r2, #36	; 0x24
 8005d34:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	225f      	movs	r2, #95	; 0x5f
 8005d3c:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	225f      	movs	r2, #95	; 0x5f
 8005d44:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	225f      	movs	r2, #95	; 0x5f
 8005d4c:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	225f      	movs	r2, #95	; 0x5f
 8005d54:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2206      	movs	r2, #6
 8005d5c:	f883 20be 	strb.w	r2, [r3, #190]	; 0xbe
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	220f      	movs	r2, #15
 8005d64:	f883 20bf 	strb.w	r2, [r3, #191]	; 0xbf
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2209      	movs	r2, #9
 8005d6c:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	227f      	movs	r2, #127	; 0x7f
 8005d74:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	227f      	movs	r2, #127	; 0x7f
 8005d7c:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	227f      	movs	r2, #127	; 0x7f
 8005d8c:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	227f      	movs	r2, #127	; 0x7f
 8005d94:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2240      	movs	r2, #64	; 0x40
 8005d9c:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	22da      	movs	r2, #218	; 0xda
 8005da4:	f883 20c7 	strb.w	r2, [r3, #199]	; 0xc7
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	22bf      	movs	r2, #191	; 0xbf
 8005dac:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	22a5      	movs	r2, #165	; 0xa5
 8005db4:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	22fd      	movs	r2, #253	; 0xfd
 8005dbc:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2259      	movs	r2, #89	; 0x59
 8005dc4:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2203      	movs	r2, #3
 8005dcc:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2202      	movs	r2, #2
 8005dd4:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2270      	movs	r2, #112	; 0x70
 8005ddc:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2270      	movs	r2, #112	; 0x70
 8005de4:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2270      	movs	r2, #112	; 0x70
 8005dec:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2270      	movs	r2, #112	; 0x70
 8005df4:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2270      	movs	r2, #112	; 0x70
 8005dfc:	f883 20d3 	strb.w	r2, [r3, #211]	; 0xd3
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2270      	movs	r2, #112	; 0x70
 8005e04:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2280      	movs	r2, #128	; 0x80
 8005e0c:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2294      	movs	r2, #148	; 0x94
 8005e14:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	22b6      	movs	r2, #182	; 0xb6
 8005e1c:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	22ff      	movs	r2, #255	; 0xff
 8005e24:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	22ff      	movs	r2, #255	; 0xff
 8005e2c:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	22b6      	movs	r2, #182	; 0xb6
 8005e34:	f883 20db 	strb.w	r2, [r3, #219]	; 0xdb
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2294      	movs	r2, #148	; 0x94
 8005e3c:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2280      	movs	r2, #128	; 0x80
 8005e44:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2204      	movs	r2, #4
 8005e4c:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2206      	movs	r2, #6
 8005e54:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	227f      	movs	r2, #127	; 0x7f
 8005e5c:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	227f      	movs	r2, #127	; 0x7f
 8005e64:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2206      	movs	r2, #6
 8005e6c:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2204      	movs	r2, #4
 8005e74:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2210      	movs	r2, #16
 8005e7c:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2230      	movs	r2, #48	; 0x30
 8005e84:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	227f      	movs	r2, #127	; 0x7f
 8005e8c:	f883 20e9 	strb.w	r2, [r3, #233]	; 0xe9
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	227f      	movs	r2, #127	; 0x7f
 8005e94:	f883 20ea 	strb.w	r2, [r3, #234]	; 0xea
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2230      	movs	r2, #48	; 0x30
 8005e9c:	f883 20eb 	strb.w	r2, [r3, #235]	; 0xeb
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2210      	movs	r2, #16
 8005ea4:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2208      	movs	r2, #8
 8005eac:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2208      	movs	r2, #8
 8005eb4:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2208      	movs	r2, #8
 8005ebc:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	222a      	movs	r2, #42	; 0x2a
 8005ec4:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	223e      	movs	r2, #62	; 0x3e
 8005ecc:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	221c      	movs	r2, #28
 8005ed4:	f883 20f3 	strb.w	r2, [r3, #243]	; 0xf3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2208      	movs	r2, #8
 8005edc:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2208      	movs	r2, #8
 8005ee4:	f883 20f6 	strb.w	r2, [r3, #246]	; 0xf6
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	221c      	movs	r2, #28
 8005eec:	f883 20f7 	strb.w	r2, [r3, #247]	; 0xf7
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	223e      	movs	r2, #62	; 0x3e
 8005ef4:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	222a      	movs	r2, #42	; 0x2a
 8005efc:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2208      	movs	r2, #8
 8005f04:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2208      	movs	r2, #8
 8005f0c:	f883 20fb 	strb.w	r2, [r3, #251]	; 0xfb
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2208      	movs	r2, #8
 8005f14:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	223c      	movs	r2, #60	; 0x3c
 8005f1c:	f883 20fe 	strb.w	r2, [r3, #254]	; 0xfe
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	223c      	movs	r2, #60	; 0x3c
 8005f24:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2220      	movs	r2, #32
 8005f2c:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2220      	movs	r2, #32
 8005f34:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2220      	movs	r2, #32
 8005f3c:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2220      	movs	r2, #32
 8005f44:	f883 2103 	strb.w	r2, [r3, #259]	; 0x103
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2220      	movs	r2, #32
 8005f4c:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2208      	movs	r2, #8
 8005f54:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	221c      	movs	r2, #28
 8005f5c:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	223e      	movs	r2, #62	; 0x3e
 8005f64:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2208      	movs	r2, #8
 8005f6c:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2208      	movs	r2, #8
 8005f74:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	223e      	movs	r2, #62	; 0x3e
 8005f7c:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	221c      	movs	r2, #28
 8005f84:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2208      	movs	r2, #8
 8005f8c:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2230      	movs	r2, #48	; 0x30
 8005f94:	f883 210e 	strb.w	r2, [r3, #270]	; 0x10e
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2238      	movs	r2, #56	; 0x38
 8005f9c:	f883 210f 	strb.w	r2, [r3, #271]	; 0x10f
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	223c      	movs	r2, #60	; 0x3c
 8005fa4:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	223e      	movs	r2, #62	; 0x3e
 8005fac:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	223e      	movs	r2, #62	; 0x3e
 8005fb4:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	223c      	movs	r2, #60	; 0x3c
 8005fbc:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2238      	movs	r2, #56	; 0x38
 8005fc4:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2230      	movs	r2, #48	; 0x30
 8005fcc:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2206      	movs	r2, #6
 8005fd4:	f883 2116 	strb.w	r2, [r3, #278]	; 0x116
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	220e      	movs	r2, #14
 8005fdc:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	221e      	movs	r2, #30
 8005fe4:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	223e      	movs	r2, #62	; 0x3e
 8005fec:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	223e      	movs	r2, #62	; 0x3e
 8005ff4:	f883 211a 	strb.w	r2, [r3, #282]	; 0x11a
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	221e      	movs	r2, #30
 8005ffc:	f883 211b 	strb.w	r2, [r3, #283]	; 0x11b
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	220e      	movs	r2, #14
 8006004:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2206      	movs	r2, #6
 800600c:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2206      	movs	r2, #6
 8006014:	f883 2127 	strb.w	r2, [r3, #295]	; 0x127
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	225f      	movs	r2, #95	; 0x5f
 800601c:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	225f      	movs	r2, #95	; 0x5f
 8006024:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2206      	movs	r2, #6
 800602c:	f883 212a 	strb.w	r2, [r3, #298]	; 0x12a
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2207      	movs	r2, #7
 8006034:	f883 212f 	strb.w	r2, [r3, #303]	; 0x12f
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2207      	movs	r2, #7
 800603c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2207      	movs	r2, #7
 8006044:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2207      	movs	r2, #7
 800604c:	f883 2133 	strb.w	r2, [r3, #307]	; 0x133
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2214      	movs	r2, #20
 8006054:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	227f      	movs	r2, #127	; 0x7f
 800605c:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	227f      	movs	r2, #127	; 0x7f
 8006064:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2214      	movs	r2, #20
 800606c:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	227f      	movs	r2, #127	; 0x7f
 8006074:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	227f      	movs	r2, #127	; 0x7f
 800607c:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2214      	movs	r2, #20
 8006084:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2224      	movs	r2, #36	; 0x24
 800608c:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	222e      	movs	r2, #46	; 0x2e
 8006094:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	226b      	movs	r2, #107	; 0x6b
 800609c:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	226b      	movs	r2, #107	; 0x6b
 80060a4:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	223a      	movs	r2, #58	; 0x3a
 80060ac:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2212      	movs	r2, #18
 80060b4:	f883 2143 	strb.w	r2, [r3, #323]	; 0x143
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2246      	movs	r2, #70	; 0x46
 80060bc:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2266      	movs	r2, #102	; 0x66
 80060c4:	f883 2147 	strb.w	r2, [r3, #327]	; 0x147
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2230      	movs	r2, #48	; 0x30
 80060cc:	f883 2148 	strb.w	r2, [r3, #328]	; 0x148
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2218      	movs	r2, #24
 80060d4:	f883 2149 	strb.w	r2, [r3, #329]	; 0x149
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	220c      	movs	r2, #12
 80060dc:	f883 214a 	strb.w	r2, [r3, #330]	; 0x14a
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2266      	movs	r2, #102	; 0x66
 80060e4:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2262      	movs	r2, #98	; 0x62
 80060ec:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2230      	movs	r2, #48	; 0x30
 80060f4:	f883 214e 	strb.w	r2, [r3, #334]	; 0x14e
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	227a      	movs	r2, #122	; 0x7a
 80060fc:	f883 214f 	strb.w	r2, [r3, #335]	; 0x14f
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	224f      	movs	r2, #79	; 0x4f
 8006104:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	225d      	movs	r2, #93	; 0x5d
 800610c:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2237      	movs	r2, #55	; 0x37
 8006114:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	227a      	movs	r2, #122	; 0x7a
 800611c:	f883 2153 	strb.w	r2, [r3, #339]	; 0x153
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2248      	movs	r2, #72	; 0x48
 8006124:	f883 2154 	strb.w	r2, [r3, #340]	; 0x154
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2204      	movs	r2, #4
 800612c:	f883 2156 	strb.w	r2, [r3, #342]	; 0x156
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2207      	movs	r2, #7
 8006134:	f883 2157 	strb.w	r2, [r3, #343]	; 0x157
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2203      	movs	r2, #3
 800613c:	f883 2158 	strb.w	r2, [r3, #344]	; 0x158
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	221c      	movs	r2, #28
 8006144:	f883 215f 	strb.w	r2, [r3, #351]	; 0x15f
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	223e      	movs	r2, #62	; 0x3e
 800614c:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2263      	movs	r2, #99	; 0x63
 8006154:	f883 2161 	strb.w	r2, [r3, #353]	; 0x161
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2241      	movs	r2, #65	; 0x41
 800615c:	f883 2162 	strb.w	r2, [r3, #354]	; 0x162
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2241      	movs	r2, #65	; 0x41
 8006164:	f883 2167 	strb.w	r2, [r3, #359]	; 0x167
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2263      	movs	r2, #99	; 0x63
 800616c:	f883 2168 	strb.w	r2, [r3, #360]	; 0x168
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	223e      	movs	r2, #62	; 0x3e
 8006174:	f883 2169 	strb.w	r2, [r3, #361]	; 0x169
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	221c      	movs	r2, #28
 800617c:	f883 216a 	strb.w	r2, [r3, #362]	; 0x16a
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2208      	movs	r2, #8
 8006184:	f883 216e 	strb.w	r2, [r3, #366]	; 0x16e
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	222a      	movs	r2, #42	; 0x2a
 800618c:	f883 216f 	strb.w	r2, [r3, #367]	; 0x16f
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	223e      	movs	r2, #62	; 0x3e
 8006194:	f883 2170 	strb.w	r2, [r3, #368]	; 0x170
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	221c      	movs	r2, #28
 800619c:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	221c      	movs	r2, #28
 80061a4:	f883 2172 	strb.w	r2, [r3, #370]	; 0x172
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	223e      	movs	r2, #62	; 0x3e
 80061ac:	f883 2173 	strb.w	r2, [r3, #371]	; 0x173
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	222a      	movs	r2, #42	; 0x2a
 80061b4:	f883 2174 	strb.w	r2, [r3, #372]	; 0x174
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2208      	movs	r2, #8
 80061bc:	f883 2175 	strb.w	r2, [r3, #373]	; 0x175
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2208      	movs	r2, #8
 80061c4:	f883 2176 	strb.w	r2, [r3, #374]	; 0x176
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2208      	movs	r2, #8
 80061cc:	f883 2177 	strb.w	r2, [r3, #375]	; 0x177
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	223e      	movs	r2, #62	; 0x3e
 80061d4:	f883 2178 	strb.w	r2, [r3, #376]	; 0x178
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	223e      	movs	r2, #62	; 0x3e
 80061dc:	f883 2179 	strb.w	r2, [r3, #377]	; 0x179
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2208      	movs	r2, #8
 80061e4:	f883 217a 	strb.w	r2, [r3, #378]	; 0x17a
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2208      	movs	r2, #8
 80061ec:	f883 217b 	strb.w	r2, [r3, #379]	; 0x17b
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2280      	movs	r2, #128	; 0x80
 80061f4:	f883 217f 	strb.w	r2, [r3, #383]	; 0x17f
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	22e0      	movs	r2, #224	; 0xe0
 80061fc:	f883 2180 	strb.w	r2, [r3, #384]	; 0x180
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2260      	movs	r2, #96	; 0x60
 8006204:	f883 2181 	strb.w	r2, [r3, #385]	; 0x181
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2208      	movs	r2, #8
 800620c:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2208      	movs	r2, #8
 8006214:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2208      	movs	r2, #8
 800621c:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2208      	movs	r2, #8
 8006224:	f883 2189 	strb.w	r2, [r3, #393]	; 0x189
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2208      	movs	r2, #8
 800622c:	f883 218a 	strb.w	r2, [r3, #394]	; 0x18a
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2208      	movs	r2, #8
 8006234:	f883 218b 	strb.w	r2, [r3, #395]	; 0x18b
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2260      	movs	r2, #96	; 0x60
 800623c:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2260      	movs	r2, #96	; 0x60
 8006244:	f883 2191 	strb.w	r2, [r3, #401]	; 0x191
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2260      	movs	r2, #96	; 0x60
 800624c:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2230      	movs	r2, #48	; 0x30
 8006254:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2218      	movs	r2, #24
 800625c:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	220c      	movs	r2, #12
 8006264:	f883 2199 	strb.w	r2, [r3, #409]	; 0x199
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2206      	movs	r2, #6
 800626c:	f883 219a 	strb.w	r2, [r3, #410]	; 0x19a
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2203      	movs	r2, #3
 8006274:	f883 219b 	strb.w	r2, [r3, #411]	; 0x19b
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 219c 	strb.w	r2, [r3, #412]	; 0x19c
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	223e      	movs	r2, #62	; 0x3e
 8006284:	f883 219e 	strb.w	r2, [r3, #414]	; 0x19e
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	227f      	movs	r2, #127	; 0x7f
 800628c:	f883 219f 	strb.w	r2, [r3, #415]	; 0x19f
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2271      	movs	r2, #113	; 0x71
 8006294:	f883 21a0 	strb.w	r2, [r3, #416]	; 0x1a0
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2259      	movs	r2, #89	; 0x59
 800629c:	f883 21a1 	strb.w	r2, [r3, #417]	; 0x1a1
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	224d      	movs	r2, #77	; 0x4d
 80062a4:	f883 21a2 	strb.w	r2, [r3, #418]	; 0x1a2
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	227f      	movs	r2, #127	; 0x7f
 80062ac:	f883 21a3 	strb.w	r2, [r3, #419]	; 0x1a3
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	223e      	movs	r2, #62	; 0x3e
 80062b4:	f883 21a4 	strb.w	r2, [r3, #420]	; 0x1a4
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2240      	movs	r2, #64	; 0x40
 80062bc:	f883 21a6 	strb.w	r2, [r3, #422]	; 0x1a6
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2242      	movs	r2, #66	; 0x42
 80062c4:	f883 21a7 	strb.w	r2, [r3, #423]	; 0x1a7
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	227f      	movs	r2, #127	; 0x7f
 80062cc:	f883 21a8 	strb.w	r2, [r3, #424]	; 0x1a8
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	227f      	movs	r2, #127	; 0x7f
 80062d4:	f883 21a9 	strb.w	r2, [r3, #425]	; 0x1a9
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2240      	movs	r2, #64	; 0x40
 80062dc:	f883 21aa 	strb.w	r2, [r3, #426]	; 0x1aa
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2240      	movs	r2, #64	; 0x40
 80062e4:	f883 21ab 	strb.w	r2, [r3, #427]	; 0x1ab
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2262      	movs	r2, #98	; 0x62
 80062ec:	f883 21ae 	strb.w	r2, [r3, #430]	; 0x1ae
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2273      	movs	r2, #115	; 0x73
 80062f4:	f883 21af 	strb.w	r2, [r3, #431]	; 0x1af
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2259      	movs	r2, #89	; 0x59
 80062fc:	f883 21b0 	strb.w	r2, [r3, #432]	; 0x1b0
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2249      	movs	r2, #73	; 0x49
 8006304:	f883 21b1 	strb.w	r2, [r3, #433]	; 0x1b1
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	226f      	movs	r2, #111	; 0x6f
 800630c:	f883 21b2 	strb.w	r2, [r3, #434]	; 0x1b2
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2266      	movs	r2, #102	; 0x66
 8006314:	f883 21b3 	strb.w	r2, [r3, #435]	; 0x1b3
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2222      	movs	r2, #34	; 0x22
 800631c:	f883 21b6 	strb.w	r2, [r3, #438]	; 0x1b6
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2263      	movs	r2, #99	; 0x63
 8006324:	f883 21b7 	strb.w	r2, [r3, #439]	; 0x1b7
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2249      	movs	r2, #73	; 0x49
 800632c:	f883 21b8 	strb.w	r2, [r3, #440]	; 0x1b8
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2249      	movs	r2, #73	; 0x49
 8006334:	f883 21b9 	strb.w	r2, [r3, #441]	; 0x1b9
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	227f      	movs	r2, #127	; 0x7f
 800633c:	f883 21ba 	strb.w	r2, [r3, #442]	; 0x1ba
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2236      	movs	r2, #54	; 0x36
 8006344:	f883 21bb 	strb.w	r2, [r3, #443]	; 0x1bb
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2218      	movs	r2, #24
 800634c:	f883 21be 	strb.w	r2, [r3, #446]	; 0x1be
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	221c      	movs	r2, #28
 8006354:	f883 21bf 	strb.w	r2, [r3, #447]	; 0x1bf
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2216      	movs	r2, #22
 800635c:	f883 21c0 	strb.w	r2, [r3, #448]	; 0x1c0
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2253      	movs	r2, #83	; 0x53
 8006364:	f883 21c1 	strb.w	r2, [r3, #449]	; 0x1c1
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	227f      	movs	r2, #127	; 0x7f
 800636c:	f883 21c2 	strb.w	r2, [r3, #450]	; 0x1c2
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	227f      	movs	r2, #127	; 0x7f
 8006374:	f883 21c3 	strb.w	r2, [r3, #451]	; 0x1c3
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2250      	movs	r2, #80	; 0x50
 800637c:	f883 21c4 	strb.w	r2, [r3, #452]	; 0x1c4
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2227      	movs	r2, #39	; 0x27
 8006384:	f883 21c6 	strb.w	r2, [r3, #454]	; 0x1c6
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2267      	movs	r2, #103	; 0x67
 800638c:	f883 21c7 	strb.w	r2, [r3, #455]	; 0x1c7
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2245      	movs	r2, #69	; 0x45
 8006394:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2245      	movs	r2, #69	; 0x45
 800639c:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	227d      	movs	r2, #125	; 0x7d
 80063a4:	f883 21ca 	strb.w	r2, [r3, #458]	; 0x1ca
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2239      	movs	r2, #57	; 0x39
 80063ac:	f883 21cb 	strb.w	r2, [r3, #459]	; 0x1cb
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	223c      	movs	r2, #60	; 0x3c
 80063b4:	f883 21ce 	strb.w	r2, [r3, #462]	; 0x1ce
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	227e      	movs	r2, #126	; 0x7e
 80063bc:	f883 21cf 	strb.w	r2, [r3, #463]	; 0x1cf
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	224b      	movs	r2, #75	; 0x4b
 80063c4:	f883 21d0 	strb.w	r2, [r3, #464]	; 0x1d0
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2249      	movs	r2, #73	; 0x49
 80063cc:	f883 21d1 	strb.w	r2, [r3, #465]	; 0x1d1
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2279      	movs	r2, #121	; 0x79
 80063d4:	f883 21d2 	strb.w	r2, [r3, #466]	; 0x1d2
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2230      	movs	r2, #48	; 0x30
 80063dc:	f883 21d3 	strb.w	r2, [r3, #467]	; 0x1d3
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2203      	movs	r2, #3
 80063e4:	f883 21d6 	strb.w	r2, [r3, #470]	; 0x1d6
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2203      	movs	r2, #3
 80063ec:	f883 21d7 	strb.w	r2, [r3, #471]	; 0x1d7
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2271      	movs	r2, #113	; 0x71
 80063f4:	f883 21d8 	strb.w	r2, [r3, #472]	; 0x1d8
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2279      	movs	r2, #121	; 0x79
 80063fc:	f883 21d9 	strb.w	r2, [r3, #473]	; 0x1d9
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	220f      	movs	r2, #15
 8006404:	f883 21da 	strb.w	r2, [r3, #474]	; 0x1da
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2207      	movs	r2, #7
 800640c:	f883 21db 	strb.w	r2, [r3, #475]	; 0x1db
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2236      	movs	r2, #54	; 0x36
 8006414:	f883 21de 	strb.w	r2, [r3, #478]	; 0x1de
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	227f      	movs	r2, #127	; 0x7f
 800641c:	f883 21df 	strb.w	r2, [r3, #479]	; 0x1df
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2249      	movs	r2, #73	; 0x49
 8006424:	f883 21e0 	strb.w	r2, [r3, #480]	; 0x1e0
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2249      	movs	r2, #73	; 0x49
 800642c:	f883 21e1 	strb.w	r2, [r3, #481]	; 0x1e1
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	227f      	movs	r2, #127	; 0x7f
 8006434:	f883 21e2 	strb.w	r2, [r3, #482]	; 0x1e2
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2236      	movs	r2, #54	; 0x36
 800643c:	f883 21e3 	strb.w	r2, [r3, #483]	; 0x1e3
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2206      	movs	r2, #6
 8006444:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	224f      	movs	r2, #79	; 0x4f
 800644c:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2249      	movs	r2, #73	; 0x49
 8006454:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2269      	movs	r2, #105	; 0x69
 800645c:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	223f      	movs	r2, #63	; 0x3f
 8006464:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	221e      	movs	r2, #30
 800646c:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2266      	movs	r2, #102	; 0x66
 8006474:	f883 21f0 	strb.w	r2, [r3, #496]	; 0x1f0
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2266      	movs	r2, #102	; 0x66
 800647c:	f883 21f1 	strb.w	r2, [r3, #497]	; 0x1f1
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2280      	movs	r2, #128	; 0x80
 8006484:	f883 21f7 	strb.w	r2, [r3, #503]	; 0x1f7
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	22e6      	movs	r2, #230	; 0xe6
 800648c:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2266      	movs	r2, #102	; 0x66
 8006494:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2208      	movs	r2, #8
 800649c:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	221c      	movs	r2, #28
 80064a4:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2236      	movs	r2, #54	; 0x36
 80064ac:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2263      	movs	r2, #99	; 0x63
 80064b4:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2241      	movs	r2, #65	; 0x41
 80064bc:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2224      	movs	r2, #36	; 0x24
 80064c4:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2224      	movs	r2, #36	; 0x24
 80064cc:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2224      	movs	r2, #36	; 0x24
 80064d4:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2224      	movs	r2, #36	; 0x24
 80064dc:	f883 2209 	strb.w	r2, [r3, #521]	; 0x209
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2224      	movs	r2, #36	; 0x24
 80064e4:	f883 220a 	strb.w	r2, [r3, #522]	; 0x20a
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2224      	movs	r2, #36	; 0x24
 80064ec:	f883 220b 	strb.w	r2, [r3, #523]	; 0x20b
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2241      	movs	r2, #65	; 0x41
 80064f4:	f883 220f 	strb.w	r2, [r3, #527]	; 0x20f
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2263      	movs	r2, #99	; 0x63
 80064fc:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2236      	movs	r2, #54	; 0x36
 8006504:	f883 2211 	strb.w	r2, [r3, #529]	; 0x211
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	221c      	movs	r2, #28
 800650c:	f883 2212 	strb.w	r2, [r3, #530]	; 0x212
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2208      	movs	r2, #8
 8006514:	f883 2213 	strb.w	r2, [r3, #531]	; 0x213
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2202      	movs	r2, #2
 800651c:	f883 2216 	strb.w	r2, [r3, #534]	; 0x216
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2203      	movs	r2, #3
 8006524:	f883 2217 	strb.w	r2, [r3, #535]	; 0x217
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2251      	movs	r2, #81	; 0x51
 800652c:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2259      	movs	r2, #89	; 0x59
 8006534:	f883 2219 	strb.w	r2, [r3, #537]	; 0x219
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	220f      	movs	r2, #15
 800653c:	f883 221a 	strb.w	r2, [r3, #538]	; 0x21a
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2206      	movs	r2, #6
 8006544:	f883 221b 	strb.w	r2, [r3, #539]	; 0x21b
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	223e      	movs	r2, #62	; 0x3e
 800654c:	f883 221e 	strb.w	r2, [r3, #542]	; 0x21e
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	227f      	movs	r2, #127	; 0x7f
 8006554:	f883 221f 	strb.w	r2, [r3, #543]	; 0x21f
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2241      	movs	r2, #65	; 0x41
 800655c:	f883 2220 	strb.w	r2, [r3, #544]	; 0x220
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	225d      	movs	r2, #93	; 0x5d
 8006564:	f883 2221 	strb.w	r2, [r3, #545]	; 0x221
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	225d      	movs	r2, #93	; 0x5d
 800656c:	f883 2222 	strb.w	r2, [r3, #546]	; 0x222
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	221f      	movs	r2, #31
 8006574:	f883 2223 	strb.w	r2, [r3, #547]	; 0x223
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	221e      	movs	r2, #30
 800657c:	f883 2224 	strb.w	r2, [r3, #548]	; 0x224
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	227c      	movs	r2, #124	; 0x7c
 8006584:	f883 2226 	strb.w	r2, [r3, #550]	; 0x226
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	227e      	movs	r2, #126	; 0x7e
 800658c:	f883 2227 	strb.w	r2, [r3, #551]	; 0x227
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2213      	movs	r2, #19
 8006594:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2213      	movs	r2, #19
 800659c:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	227e      	movs	r2, #126	; 0x7e
 80065a4:	f883 222a 	strb.w	r2, [r3, #554]	; 0x22a
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	227c      	movs	r2, #124	; 0x7c
 80065ac:	f883 222b 	strb.w	r2, [r3, #555]	; 0x22b
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2241      	movs	r2, #65	; 0x41
 80065b4:	f883 222e 	strb.w	r2, [r3, #558]	; 0x22e
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	227f      	movs	r2, #127	; 0x7f
 80065bc:	f883 222f 	strb.w	r2, [r3, #559]	; 0x22f
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	227f      	movs	r2, #127	; 0x7f
 80065c4:	f883 2230 	strb.w	r2, [r3, #560]	; 0x230
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2249      	movs	r2, #73	; 0x49
 80065cc:	f883 2231 	strb.w	r2, [r3, #561]	; 0x231
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2249      	movs	r2, #73	; 0x49
 80065d4:	f883 2232 	strb.w	r2, [r3, #562]	; 0x232
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	227f      	movs	r2, #127	; 0x7f
 80065dc:	f883 2233 	strb.w	r2, [r3, #563]	; 0x233
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2236      	movs	r2, #54	; 0x36
 80065e4:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	221c      	movs	r2, #28
 80065ec:	f883 2236 	strb.w	r2, [r3, #566]	; 0x236
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	223e      	movs	r2, #62	; 0x3e
 80065f4:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2263      	movs	r2, #99	; 0x63
 80065fc:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2241      	movs	r2, #65	; 0x41
 8006604:	f883 2239 	strb.w	r2, [r3, #569]	; 0x239
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2241      	movs	r2, #65	; 0x41
 800660c:	f883 223a 	strb.w	r2, [r3, #570]	; 0x23a
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2263      	movs	r2, #99	; 0x63
 8006614:	f883 223b 	strb.w	r2, [r3, #571]	; 0x23b
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2222      	movs	r2, #34	; 0x22
 800661c:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2241      	movs	r2, #65	; 0x41
 8006624:	f883 223e 	strb.w	r2, [r3, #574]	; 0x23e
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	227f      	movs	r2, #127	; 0x7f
 800662c:	f883 223f 	strb.w	r2, [r3, #575]	; 0x23f
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	227f      	movs	r2, #127	; 0x7f
 8006634:	f883 2240 	strb.w	r2, [r3, #576]	; 0x240
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2241      	movs	r2, #65	; 0x41
 800663c:	f883 2241 	strb.w	r2, [r3, #577]	; 0x241
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2263      	movs	r2, #99	; 0x63
 8006644:	f883 2242 	strb.w	r2, [r3, #578]	; 0x242
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	223e      	movs	r2, #62	; 0x3e
 800664c:	f883 2243 	strb.w	r2, [r3, #579]	; 0x243
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	221c      	movs	r2, #28
 8006654:	f883 2244 	strb.w	r2, [r3, #580]	; 0x244
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2241      	movs	r2, #65	; 0x41
 800665c:	f883 2246 	strb.w	r2, [r3, #582]	; 0x246
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	227f      	movs	r2, #127	; 0x7f
 8006664:	f883 2247 	strb.w	r2, [r3, #583]	; 0x247
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	227f      	movs	r2, #127	; 0x7f
 800666c:	f883 2248 	strb.w	r2, [r3, #584]	; 0x248
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2249      	movs	r2, #73	; 0x49
 8006674:	f883 2249 	strb.w	r2, [r3, #585]	; 0x249
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	225d      	movs	r2, #93	; 0x5d
 800667c:	f883 224a 	strb.w	r2, [r3, #586]	; 0x24a
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2241      	movs	r2, #65	; 0x41
 8006684:	f883 224b 	strb.w	r2, [r3, #587]	; 0x24b
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2263      	movs	r2, #99	; 0x63
 800668c:	f883 224c 	strb.w	r2, [r3, #588]	; 0x24c
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2241      	movs	r2, #65	; 0x41
 8006694:	f883 224e 	strb.w	r2, [r3, #590]	; 0x24e
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	227f      	movs	r2, #127	; 0x7f
 800669c:	f883 224f 	strb.w	r2, [r3, #591]	; 0x24f
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	227f      	movs	r2, #127	; 0x7f
 80066a4:	f883 2250 	strb.w	r2, [r3, #592]	; 0x250
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2249      	movs	r2, #73	; 0x49
 80066ac:	f883 2251 	strb.w	r2, [r3, #593]	; 0x251
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	221d      	movs	r2, #29
 80066b4:	f883 2252 	strb.w	r2, [r3, #594]	; 0x252
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f883 2253 	strb.w	r2, [r3, #595]	; 0x253
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2203      	movs	r2, #3
 80066c4:	f883 2254 	strb.w	r2, [r3, #596]	; 0x254
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	221c      	movs	r2, #28
 80066cc:	f883 2256 	strb.w	r2, [r3, #598]	; 0x256
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	223e      	movs	r2, #62	; 0x3e
 80066d4:	f883 2257 	strb.w	r2, [r3, #599]	; 0x257
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2263      	movs	r2, #99	; 0x63
 80066dc:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2241      	movs	r2, #65	; 0x41
 80066e4:	f883 2259 	strb.w	r2, [r3, #601]	; 0x259
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2251      	movs	r2, #81	; 0x51
 80066ec:	f883 225a 	strb.w	r2, [r3, #602]	; 0x25a
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2273      	movs	r2, #115	; 0x73
 80066f4:	f883 225b 	strb.w	r2, [r3, #603]	; 0x25b
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2272      	movs	r2, #114	; 0x72
 80066fc:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	227f      	movs	r2, #127	; 0x7f
 8006704:	f883 225e 	strb.w	r2, [r3, #606]	; 0x25e
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	227f      	movs	r2, #127	; 0x7f
 800670c:	f883 225f 	strb.w	r2, [r3, #607]	; 0x25f
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2208      	movs	r2, #8
 8006714:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2208      	movs	r2, #8
 800671c:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	227f      	movs	r2, #127	; 0x7f
 8006724:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	227f      	movs	r2, #127	; 0x7f
 800672c:	f883 2263 	strb.w	r2, [r3, #611]	; 0x263
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2241      	movs	r2, #65	; 0x41
 8006734:	f883 2267 	strb.w	r2, [r3, #615]	; 0x267
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	227f      	movs	r2, #127	; 0x7f
 800673c:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	227f      	movs	r2, #127	; 0x7f
 8006744:	f883 2269 	strb.w	r2, [r3, #617]	; 0x269
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2241      	movs	r2, #65	; 0x41
 800674c:	f883 226a 	strb.w	r2, [r3, #618]	; 0x26a
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2230      	movs	r2, #48	; 0x30
 8006754:	f883 226e 	strb.w	r2, [r3, #622]	; 0x26e
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2270      	movs	r2, #112	; 0x70
 800675c:	f883 226f 	strb.w	r2, [r3, #623]	; 0x26f
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2240      	movs	r2, #64	; 0x40
 8006764:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2241      	movs	r2, #65	; 0x41
 800676c:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	227f      	movs	r2, #127	; 0x7f
 8006774:	f883 2272 	strb.w	r2, [r3, #626]	; 0x272
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	223f      	movs	r2, #63	; 0x3f
 800677c:	f883 2273 	strb.w	r2, [r3, #627]	; 0x273
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2201      	movs	r2, #1
 8006784:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2241      	movs	r2, #65	; 0x41
 800678c:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	227f      	movs	r2, #127	; 0x7f
 8006794:	f883 2277 	strb.w	r2, [r3, #631]	; 0x277
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	227f      	movs	r2, #127	; 0x7f
 800679c:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2208      	movs	r2, #8
 80067a4:	f883 2279 	strb.w	r2, [r3, #633]	; 0x279
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	221c      	movs	r2, #28
 80067ac:	f883 227a 	strb.w	r2, [r3, #634]	; 0x27a
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2277      	movs	r2, #119	; 0x77
 80067b4:	f883 227b 	strb.w	r2, [r3, #635]	; 0x27b
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2263      	movs	r2, #99	; 0x63
 80067bc:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2241      	movs	r2, #65	; 0x41
 80067c4:	f883 227e 	strb.w	r2, [r3, #638]	; 0x27e
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	227f      	movs	r2, #127	; 0x7f
 80067cc:	f883 227f 	strb.w	r2, [r3, #639]	; 0x27f
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	227f      	movs	r2, #127	; 0x7f
 80067d4:	f883 2280 	strb.w	r2, [r3, #640]	; 0x280
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2241      	movs	r2, #65	; 0x41
 80067dc:	f883 2281 	strb.w	r2, [r3, #641]	; 0x281
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2240      	movs	r2, #64	; 0x40
 80067e4:	f883 2282 	strb.w	r2, [r3, #642]	; 0x282
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2260      	movs	r2, #96	; 0x60
 80067ec:	f883 2283 	strb.w	r2, [r3, #643]	; 0x283
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2270      	movs	r2, #112	; 0x70
 80067f4:	f883 2284 	strb.w	r2, [r3, #644]	; 0x284
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	227f      	movs	r2, #127	; 0x7f
 80067fc:	f883 2286 	strb.w	r2, [r3, #646]	; 0x286
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	227f      	movs	r2, #127	; 0x7f
 8006804:	f883 2287 	strb.w	r2, [r3, #647]	; 0x287
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	220e      	movs	r2, #14
 800680c:	f883 2288 	strb.w	r2, [r3, #648]	; 0x288
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	221c      	movs	r2, #28
 8006814:	f883 2289 	strb.w	r2, [r3, #649]	; 0x289
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	220e      	movs	r2, #14
 800681c:	f883 228a 	strb.w	r2, [r3, #650]	; 0x28a
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	227f      	movs	r2, #127	; 0x7f
 8006824:	f883 228b 	strb.w	r2, [r3, #651]	; 0x28b
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	227f      	movs	r2, #127	; 0x7f
 800682c:	f883 228c 	strb.w	r2, [r3, #652]	; 0x28c
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	227f      	movs	r2, #127	; 0x7f
 8006834:	f883 228e 	strb.w	r2, [r3, #654]	; 0x28e
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	227f      	movs	r2, #127	; 0x7f
 800683c:	f883 228f 	strb.w	r2, [r3, #655]	; 0x28f
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2206      	movs	r2, #6
 8006844:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	220c      	movs	r2, #12
 800684c:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2218      	movs	r2, #24
 8006854:	f883 2292 	strb.w	r2, [r3, #658]	; 0x292
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	227f      	movs	r2, #127	; 0x7f
 800685c:	f883 2293 	strb.w	r2, [r3, #659]	; 0x293
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	227f      	movs	r2, #127	; 0x7f
 8006864:	f883 2294 	strb.w	r2, [r3, #660]	; 0x294
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	221c      	movs	r2, #28
 800686c:	f883 2296 	strb.w	r2, [r3, #662]	; 0x296
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	223e      	movs	r2, #62	; 0x3e
 8006874:	f883 2297 	strb.w	r2, [r3, #663]	; 0x297
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2263      	movs	r2, #99	; 0x63
 800687c:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2241      	movs	r2, #65	; 0x41
 8006884:	f883 2299 	strb.w	r2, [r3, #665]	; 0x299
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2263      	movs	r2, #99	; 0x63
 800688c:	f883 229a 	strb.w	r2, [r3, #666]	; 0x29a
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	223e      	movs	r2, #62	; 0x3e
 8006894:	f883 229b 	strb.w	r2, [r3, #667]	; 0x29b
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	221c      	movs	r2, #28
 800689c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2241      	movs	r2, #65	; 0x41
 80068a4:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	227f      	movs	r2, #127	; 0x7f
 80068ac:	f883 229f 	strb.w	r2, [r3, #671]	; 0x29f
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	227f      	movs	r2, #127	; 0x7f
 80068b4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2249      	movs	r2, #73	; 0x49
 80068bc:	f883 22a1 	strb.w	r2, [r3, #673]	; 0x2a1
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2209      	movs	r2, #9
 80068c4:	f883 22a2 	strb.w	r2, [r3, #674]	; 0x2a2
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	220f      	movs	r2, #15
 80068cc:	f883 22a3 	strb.w	r2, [r3, #675]	; 0x2a3
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2206      	movs	r2, #6
 80068d4:	f883 22a4 	strb.w	r2, [r3, #676]	; 0x2a4
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	221e      	movs	r2, #30
 80068dc:	f883 22a6 	strb.w	r2, [r3, #678]	; 0x2a6
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	223f      	movs	r2, #63	; 0x3f
 80068e4:	f883 22a7 	strb.w	r2, [r3, #679]	; 0x2a7
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2221      	movs	r2, #33	; 0x21
 80068ec:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2271      	movs	r2, #113	; 0x71
 80068f4:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	227f      	movs	r2, #127	; 0x7f
 80068fc:	f883 22aa 	strb.w	r2, [r3, #682]	; 0x2aa
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	225e      	movs	r2, #94	; 0x5e
 8006904:	f883 22ab 	strb.w	r2, [r3, #683]	; 0x2ab
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2241      	movs	r2, #65	; 0x41
 800690c:	f883 22ae 	strb.w	r2, [r3, #686]	; 0x2ae
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	227f      	movs	r2, #127	; 0x7f
 8006914:	f883 22af 	strb.w	r2, [r3, #687]	; 0x2af
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	227f      	movs	r2, #127	; 0x7f
 800691c:	f883 22b0 	strb.w	r2, [r3, #688]	; 0x2b0
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2209      	movs	r2, #9
 8006924:	f883 22b1 	strb.w	r2, [r3, #689]	; 0x2b1
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2219      	movs	r2, #25
 800692c:	f883 22b2 	strb.w	r2, [r3, #690]	; 0x2b2
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	227f      	movs	r2, #127	; 0x7f
 8006934:	f883 22b3 	strb.w	r2, [r3, #691]	; 0x2b3
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2266      	movs	r2, #102	; 0x66
 800693c:	f883 22b4 	strb.w	r2, [r3, #692]	; 0x2b4
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2226      	movs	r2, #38	; 0x26
 8006944:	f883 22b6 	strb.w	r2, [r3, #694]	; 0x2b6
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	226f      	movs	r2, #111	; 0x6f
 800694c:	f883 22b7 	strb.w	r2, [r3, #695]	; 0x2b7
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	224d      	movs	r2, #77	; 0x4d
 8006954:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2259      	movs	r2, #89	; 0x59
 800695c:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2273      	movs	r2, #115	; 0x73
 8006964:	f883 22ba 	strb.w	r2, [r3, #698]	; 0x2ba
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2232      	movs	r2, #50	; 0x32
 800696c:	f883 22bb 	strb.w	r2, [r3, #699]	; 0x2bb
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2203      	movs	r2, #3
 8006974:	f883 22be 	strb.w	r2, [r3, #702]	; 0x2be
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2241      	movs	r2, #65	; 0x41
 800697c:	f883 22bf 	strb.w	r2, [r3, #703]	; 0x2bf
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	227f      	movs	r2, #127	; 0x7f
 8006984:	f883 22c0 	strb.w	r2, [r3, #704]	; 0x2c0
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	227f      	movs	r2, #127	; 0x7f
 800698c:	f883 22c1 	strb.w	r2, [r3, #705]	; 0x2c1
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2241      	movs	r2, #65	; 0x41
 8006994:	f883 22c2 	strb.w	r2, [r3, #706]	; 0x2c2
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2203      	movs	r2, #3
 800699c:	f883 22c3 	strb.w	r2, [r3, #707]	; 0x2c3
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	227f      	movs	r2, #127	; 0x7f
 80069a4:	f883 22c6 	strb.w	r2, [r3, #710]	; 0x2c6
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	227f      	movs	r2, #127	; 0x7f
 80069ac:	f883 22c7 	strb.w	r2, [r3, #711]	; 0x2c7
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2240      	movs	r2, #64	; 0x40
 80069b4:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2240      	movs	r2, #64	; 0x40
 80069bc:	f883 22c9 	strb.w	r2, [r3, #713]	; 0x2c9
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	227f      	movs	r2, #127	; 0x7f
 80069c4:	f883 22ca 	strb.w	r2, [r3, #714]	; 0x2ca
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	227f      	movs	r2, #127	; 0x7f
 80069cc:	f883 22cb 	strb.w	r2, [r3, #715]	; 0x2cb
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	221f      	movs	r2, #31
 80069d4:	f883 22ce 	strb.w	r2, [r3, #718]	; 0x2ce
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	223f      	movs	r2, #63	; 0x3f
 80069dc:	f883 22cf 	strb.w	r2, [r3, #719]	; 0x2cf
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2260      	movs	r2, #96	; 0x60
 80069e4:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2260      	movs	r2, #96	; 0x60
 80069ec:	f883 22d1 	strb.w	r2, [r3, #721]	; 0x2d1
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	223f      	movs	r2, #63	; 0x3f
 80069f4:	f883 22d2 	strb.w	r2, [r3, #722]	; 0x2d2
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	221f      	movs	r2, #31
 80069fc:	f883 22d3 	strb.w	r2, [r3, #723]	; 0x2d3
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	227f      	movs	r2, #127	; 0x7f
 8006a04:	f883 22d6 	strb.w	r2, [r3, #726]	; 0x2d6
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	227f      	movs	r2, #127	; 0x7f
 8006a0c:	f883 22d7 	strb.w	r2, [r3, #727]	; 0x2d7
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2230      	movs	r2, #48	; 0x30
 8006a14:	f883 22d8 	strb.w	r2, [r3, #728]	; 0x2d8
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2218      	movs	r2, #24
 8006a1c:	f883 22d9 	strb.w	r2, [r3, #729]	; 0x2d9
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2230      	movs	r2, #48	; 0x30
 8006a24:	f883 22da 	strb.w	r2, [r3, #730]	; 0x2da
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	227f      	movs	r2, #127	; 0x7f
 8006a2c:	f883 22db 	strb.w	r2, [r3, #731]	; 0x2db
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	227f      	movs	r2, #127	; 0x7f
 8006a34:	f883 22dc 	strb.w	r2, [r3, #732]	; 0x2dc
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2243      	movs	r2, #67	; 0x43
 8006a3c:	f883 22de 	strb.w	r2, [r3, #734]	; 0x2de
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2267      	movs	r2, #103	; 0x67
 8006a44:	f883 22df 	strb.w	r2, [r3, #735]	; 0x2df
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	223c      	movs	r2, #60	; 0x3c
 8006a4c:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2218      	movs	r2, #24
 8006a54:	f883 22e1 	strb.w	r2, [r3, #737]	; 0x2e1
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	223c      	movs	r2, #60	; 0x3c
 8006a5c:	f883 22e2 	strb.w	r2, [r3, #738]	; 0x2e2
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2267      	movs	r2, #103	; 0x67
 8006a64:	f883 22e3 	strb.w	r2, [r3, #739]	; 0x2e3
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2243      	movs	r2, #67	; 0x43
 8006a6c:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2207      	movs	r2, #7
 8006a74:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	224f      	movs	r2, #79	; 0x4f
 8006a7c:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2278      	movs	r2, #120	; 0x78
 8006a84:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2278      	movs	r2, #120	; 0x78
 8006a8c:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	224f      	movs	r2, #79	; 0x4f
 8006a94:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2207      	movs	r2, #7
 8006a9c:	f883 22eb 	strb.w	r2, [r3, #747]	; 0x2eb
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2247      	movs	r2, #71	; 0x47
 8006aa4:	f883 22ee 	strb.w	r2, [r3, #750]	; 0x2ee
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2263      	movs	r2, #99	; 0x63
 8006aac:	f883 22ef 	strb.w	r2, [r3, #751]	; 0x2ef
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2271      	movs	r2, #113	; 0x71
 8006ab4:	f883 22f0 	strb.w	r2, [r3, #752]	; 0x2f0
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2259      	movs	r2, #89	; 0x59
 8006abc:	f883 22f1 	strb.w	r2, [r3, #753]	; 0x2f1
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	224d      	movs	r2, #77	; 0x4d
 8006ac4:	f883 22f2 	strb.w	r2, [r3, #754]	; 0x2f2
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2267      	movs	r2, #103	; 0x67
 8006acc:	f883 22f3 	strb.w	r2, [r3, #755]	; 0x2f3
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2273      	movs	r2, #115	; 0x73
 8006ad4:	f883 22f4 	strb.w	r2, [r3, #756]	; 0x2f4
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	227f      	movs	r2, #127	; 0x7f
 8006adc:	f883 22f7 	strb.w	r2, [r3, #759]	; 0x2f7
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	227f      	movs	r2, #127	; 0x7f
 8006ae4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2241      	movs	r2, #65	; 0x41
 8006aec:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2241      	movs	r2, #65	; 0x41
 8006af4:	f883 22fa 	strb.w	r2, [r3, #762]	; 0x2fa
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2201      	movs	r2, #1
 8006afc:	f883 22fe 	strb.w	r2, [r3, #766]	; 0x2fe
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2203      	movs	r2, #3
 8006b04:	f883 22ff 	strb.w	r2, [r3, #767]	; 0x2ff
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2206      	movs	r2, #6
 8006b0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	220c      	movs	r2, #12
 8006b14:	f883 2301 	strb.w	r2, [r3, #769]	; 0x301
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2218      	movs	r2, #24
 8006b1c:	f883 2302 	strb.w	r2, [r3, #770]	; 0x302
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2230      	movs	r2, #48	; 0x30
 8006b24:	f883 2303 	strb.w	r2, [r3, #771]	; 0x303
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2260      	movs	r2, #96	; 0x60
 8006b2c:	f883 2304 	strb.w	r2, [r3, #772]	; 0x304
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2241      	movs	r2, #65	; 0x41
 8006b34:	f883 2307 	strb.w	r2, [r3, #775]	; 0x307
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2241      	movs	r2, #65	; 0x41
 8006b3c:	f883 2308 	strb.w	r2, [r3, #776]	; 0x308
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	227f      	movs	r2, #127	; 0x7f
 8006b44:	f883 2309 	strb.w	r2, [r3, #777]	; 0x309
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	227f      	movs	r2, #127	; 0x7f
 8006b4c:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2208      	movs	r2, #8
 8006b54:	f883 230e 	strb.w	r2, [r3, #782]	; 0x30e
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	220c      	movs	r2, #12
 8006b5c:	f883 230f 	strb.w	r2, [r3, #783]	; 0x30f
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2206      	movs	r2, #6
 8006b64:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2203      	movs	r2, #3
 8006b6c:	f883 2311 	strb.w	r2, [r3, #785]	; 0x311
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2206      	movs	r2, #6
 8006b74:	f883 2312 	strb.w	r2, [r3, #786]	; 0x312
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	220c      	movs	r2, #12
 8006b7c:	f883 2313 	strb.w	r2, [r3, #787]	; 0x313
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2208      	movs	r2, #8
 8006b84:	f883 2314 	strb.w	r2, [r3, #788]	; 0x314
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2280      	movs	r2, #128	; 0x80
 8006b8c:	f883 2316 	strb.w	r2, [r3, #790]	; 0x316
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2280      	movs	r2, #128	; 0x80
 8006b94:	f883 2317 	strb.w	r2, [r3, #791]	; 0x317
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2280      	movs	r2, #128	; 0x80
 8006b9c:	f883 2318 	strb.w	r2, [r3, #792]	; 0x318
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2280      	movs	r2, #128	; 0x80
 8006ba4:	f883 2319 	strb.w	r2, [r3, #793]	; 0x319
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2280      	movs	r2, #128	; 0x80
 8006bac:	f883 231a 	strb.w	r2, [r3, #794]	; 0x31a
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2280      	movs	r2, #128	; 0x80
 8006bb4:	f883 231b 	strb.w	r2, [r3, #795]	; 0x31b
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2280      	movs	r2, #128	; 0x80
 8006bbc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2280      	movs	r2, #128	; 0x80
 8006bc4:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2203      	movs	r2, #3
 8006bcc:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2207      	movs	r2, #7
 8006bd4:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2204      	movs	r2, #4
 8006bdc:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2220      	movs	r2, #32
 8006be4:	f883 2326 	strb.w	r2, [r3, #806]	; 0x326
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2274      	movs	r2, #116	; 0x74
 8006bec:	f883 2327 	strb.w	r2, [r3, #807]	; 0x327
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2254      	movs	r2, #84	; 0x54
 8006bf4:	f883 2328 	strb.w	r2, [r3, #808]	; 0x328
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2254      	movs	r2, #84	; 0x54
 8006bfc:	f883 2329 	strb.w	r2, [r3, #809]	; 0x329
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	223c      	movs	r2, #60	; 0x3c
 8006c04:	f883 232a 	strb.w	r2, [r3, #810]	; 0x32a
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2278      	movs	r2, #120	; 0x78
 8006c0c:	f883 232b 	strb.w	r2, [r3, #811]	; 0x32b
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2240      	movs	r2, #64	; 0x40
 8006c14:	f883 232c 	strb.w	r2, [r3, #812]	; 0x32c
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2241      	movs	r2, #65	; 0x41
 8006c1c:	f883 232e 	strb.w	r2, [r3, #814]	; 0x32e
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	227f      	movs	r2, #127	; 0x7f
 8006c24:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	223f      	movs	r2, #63	; 0x3f
 8006c2c:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2248      	movs	r2, #72	; 0x48
 8006c34:	f883 2331 	strb.w	r2, [r3, #817]	; 0x331
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2248      	movs	r2, #72	; 0x48
 8006c3c:	f883 2332 	strb.w	r2, [r3, #818]	; 0x332
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2278      	movs	r2, #120	; 0x78
 8006c44:	f883 2333 	strb.w	r2, [r3, #819]	; 0x333
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2230      	movs	r2, #48	; 0x30
 8006c4c:	f883 2334 	strb.w	r2, [r3, #820]	; 0x334
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2238      	movs	r2, #56	; 0x38
 8006c54:	f883 2336 	strb.w	r2, [r3, #822]	; 0x336
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	227c      	movs	r2, #124	; 0x7c
 8006c5c:	f883 2337 	strb.w	r2, [r3, #823]	; 0x337
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2244      	movs	r2, #68	; 0x44
 8006c64:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2244      	movs	r2, #68	; 0x44
 8006c6c:	f883 2339 	strb.w	r2, [r3, #825]	; 0x339
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	226c      	movs	r2, #108	; 0x6c
 8006c74:	f883 233a 	strb.w	r2, [r3, #826]	; 0x33a
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2228      	movs	r2, #40	; 0x28
 8006c7c:	f883 233b 	strb.w	r2, [r3, #827]	; 0x33b
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2230      	movs	r2, #48	; 0x30
 8006c84:	f883 233e 	strb.w	r2, [r3, #830]	; 0x33e
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2278      	movs	r2, #120	; 0x78
 8006c8c:	f883 233f 	strb.w	r2, [r3, #831]	; 0x33f
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2248      	movs	r2, #72	; 0x48
 8006c94:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2249      	movs	r2, #73	; 0x49
 8006c9c:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	223f      	movs	r2, #63	; 0x3f
 8006ca4:	f883 2342 	strb.w	r2, [r3, #834]	; 0x342
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	227f      	movs	r2, #127	; 0x7f
 8006cac:	f883 2343 	strb.w	r2, [r3, #835]	; 0x343
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2240      	movs	r2, #64	; 0x40
 8006cb4:	f883 2344 	strb.w	r2, [r3, #836]	; 0x344
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2238      	movs	r2, #56	; 0x38
 8006cbc:	f883 2346 	strb.w	r2, [r3, #838]	; 0x346
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	227c      	movs	r2, #124	; 0x7c
 8006cc4:	f883 2347 	strb.w	r2, [r3, #839]	; 0x347
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2254      	movs	r2, #84	; 0x54
 8006ccc:	f883 2348 	strb.w	r2, [r3, #840]	; 0x348
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2254      	movs	r2, #84	; 0x54
 8006cd4:	f883 2349 	strb.w	r2, [r3, #841]	; 0x349
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	225c      	movs	r2, #92	; 0x5c
 8006cdc:	f883 234a 	strb.w	r2, [r3, #842]	; 0x34a
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2218      	movs	r2, #24
 8006ce4:	f883 234b 	strb.w	r2, [r3, #843]	; 0x34b
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2248      	movs	r2, #72	; 0x48
 8006cec:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	227e      	movs	r2, #126	; 0x7e
 8006cf4:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	227f      	movs	r2, #127	; 0x7f
 8006cfc:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2249      	movs	r2, #73	; 0x49
 8006d04:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2203      	movs	r2, #3
 8006d0c:	f883 2352 	strb.w	r2, [r3, #850]	; 0x352
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2202      	movs	r2, #2
 8006d14:	f883 2353 	strb.w	r2, [r3, #851]	; 0x353
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2298      	movs	r2, #152	; 0x98
 8006d1c:	f883 2356 	strb.w	r2, [r3, #854]	; 0x356
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	22bc      	movs	r2, #188	; 0xbc
 8006d24:	f883 2357 	strb.w	r2, [r3, #855]	; 0x357
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	22a4      	movs	r2, #164	; 0xa4
 8006d2c:	f883 2358 	strb.w	r2, [r3, #856]	; 0x358
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	22a4      	movs	r2, #164	; 0xa4
 8006d34:	f883 2359 	strb.w	r2, [r3, #857]	; 0x359
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	22f8      	movs	r2, #248	; 0xf8
 8006d3c:	f883 235a 	strb.w	r2, [r3, #858]	; 0x35a
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	227c      	movs	r2, #124	; 0x7c
 8006d44:	f883 235b 	strb.w	r2, [r3, #859]	; 0x35b
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2204      	movs	r2, #4
 8006d4c:	f883 235c 	strb.w	r2, [r3, #860]	; 0x35c
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2241      	movs	r2, #65	; 0x41
 8006d54:	f883 235e 	strb.w	r2, [r3, #862]	; 0x35e
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	227f      	movs	r2, #127	; 0x7f
 8006d5c:	f883 235f 	strb.w	r2, [r3, #863]	; 0x35f
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	227f      	movs	r2, #127	; 0x7f
 8006d64:	f883 2360 	strb.w	r2, [r3, #864]	; 0x360
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2208      	movs	r2, #8
 8006d6c:	f883 2361 	strb.w	r2, [r3, #865]	; 0x361
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2204      	movs	r2, #4
 8006d74:	f883 2362 	strb.w	r2, [r3, #866]	; 0x362
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	227c      	movs	r2, #124	; 0x7c
 8006d7c:	f883 2363 	strb.w	r2, [r3, #867]	; 0x363
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2278      	movs	r2, #120	; 0x78
 8006d84:	f883 2364 	strb.w	r2, [r3, #868]	; 0x364
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2244      	movs	r2, #68	; 0x44
 8006d8c:	f883 2367 	strb.w	r2, [r3, #871]	; 0x367
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	227d      	movs	r2, #125	; 0x7d
 8006d94:	f883 2368 	strb.w	r2, [r3, #872]	; 0x368
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	227d      	movs	r2, #125	; 0x7d
 8006d9c:	f883 2369 	strb.w	r2, [r3, #873]	; 0x369
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2240      	movs	r2, #64	; 0x40
 8006da4:	f883 236a 	strb.w	r2, [r3, #874]	; 0x36a
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2260      	movs	r2, #96	; 0x60
 8006dac:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	22e0      	movs	r2, #224	; 0xe0
 8006db4:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2280      	movs	r2, #128	; 0x80
 8006dbc:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2280      	movs	r2, #128	; 0x80
 8006dc4:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	22fd      	movs	r2, #253	; 0xfd
 8006dcc:	f883 2372 	strb.w	r2, [r3, #882]	; 0x372
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	227d      	movs	r2, #125	; 0x7d
 8006dd4:	f883 2373 	strb.w	r2, [r3, #883]	; 0x373
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2241      	movs	r2, #65	; 0x41
 8006ddc:	f883 2376 	strb.w	r2, [r3, #886]	; 0x376
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	227f      	movs	r2, #127	; 0x7f
 8006de4:	f883 2377 	strb.w	r2, [r3, #887]	; 0x377
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	227f      	movs	r2, #127	; 0x7f
 8006dec:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2210      	movs	r2, #16
 8006df4:	f883 2379 	strb.w	r2, [r3, #889]	; 0x379
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2238      	movs	r2, #56	; 0x38
 8006dfc:	f883 237a 	strb.w	r2, [r3, #890]	; 0x37a
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	226c      	movs	r2, #108	; 0x6c
 8006e04:	f883 237b 	strb.w	r2, [r3, #891]	; 0x37b
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2244      	movs	r2, #68	; 0x44
 8006e0c:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2241      	movs	r2, #65	; 0x41
 8006e14:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	227f      	movs	r2, #127	; 0x7f
 8006e1c:	f883 2380 	strb.w	r2, [r3, #896]	; 0x380
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	227f      	movs	r2, #127	; 0x7f
 8006e24:	f883 2381 	strb.w	r2, [r3, #897]	; 0x381
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2240      	movs	r2, #64	; 0x40
 8006e2c:	f883 2382 	strb.w	r2, [r3, #898]	; 0x382
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	227c      	movs	r2, #124	; 0x7c
 8006e34:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	227c      	movs	r2, #124	; 0x7c
 8006e3c:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2218      	movs	r2, #24
 8006e44:	f883 2388 	strb.w	r2, [r3, #904]	; 0x388
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2238      	movs	r2, #56	; 0x38
 8006e4c:	f883 2389 	strb.w	r2, [r3, #905]	; 0x389
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	221c      	movs	r2, #28
 8006e54:	f883 238a 	strb.w	r2, [r3, #906]	; 0x38a
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	227c      	movs	r2, #124	; 0x7c
 8006e5c:	f883 238b 	strb.w	r2, [r3, #907]	; 0x38b
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2278      	movs	r2, #120	; 0x78
 8006e64:	f883 238c 	strb.w	r2, [r3, #908]	; 0x38c
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	227c      	movs	r2, #124	; 0x7c
 8006e6c:	f883 238e 	strb.w	r2, [r3, #910]	; 0x38e
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	227c      	movs	r2, #124	; 0x7c
 8006e74:	f883 238f 	strb.w	r2, [r3, #911]	; 0x38f
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2204      	movs	r2, #4
 8006e7c:	f883 2390 	strb.w	r2, [r3, #912]	; 0x390
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2204      	movs	r2, #4
 8006e84:	f883 2391 	strb.w	r2, [r3, #913]	; 0x391
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	227c      	movs	r2, #124	; 0x7c
 8006e8c:	f883 2392 	strb.w	r2, [r3, #914]	; 0x392
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2278      	movs	r2, #120	; 0x78
 8006e94:	f883 2393 	strb.w	r2, [r3, #915]	; 0x393
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2238      	movs	r2, #56	; 0x38
 8006e9c:	f883 2396 	strb.w	r2, [r3, #918]	; 0x396
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	227c      	movs	r2, #124	; 0x7c
 8006ea4:	f883 2397 	strb.w	r2, [r3, #919]	; 0x397
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2244      	movs	r2, #68	; 0x44
 8006eac:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2244      	movs	r2, #68	; 0x44
 8006eb4:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	227c      	movs	r2, #124	; 0x7c
 8006ebc:	f883 239a 	strb.w	r2, [r3, #922]	; 0x39a
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2238      	movs	r2, #56	; 0x38
 8006ec4:	f883 239b 	strb.w	r2, [r3, #923]	; 0x39b
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2284      	movs	r2, #132	; 0x84
 8006ecc:	f883 239e 	strb.w	r2, [r3, #926]	; 0x39e
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	22fc      	movs	r2, #252	; 0xfc
 8006ed4:	f883 239f 	strb.w	r2, [r3, #927]	; 0x39f
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	22f8      	movs	r2, #248	; 0xf8
 8006edc:	f883 23a0 	strb.w	r2, [r3, #928]	; 0x3a0
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	22a4      	movs	r2, #164	; 0xa4
 8006ee4:	f883 23a1 	strb.w	r2, [r3, #929]	; 0x3a1
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2224      	movs	r2, #36	; 0x24
 8006eec:	f883 23a2 	strb.w	r2, [r3, #930]	; 0x3a2
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	223c      	movs	r2, #60	; 0x3c
 8006ef4:	f883 23a3 	strb.w	r2, [r3, #931]	; 0x3a3
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2218      	movs	r2, #24
 8006efc:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2218      	movs	r2, #24
 8006f04:	f883 23a6 	strb.w	r2, [r3, #934]	; 0x3a6
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	223c      	movs	r2, #60	; 0x3c
 8006f0c:	f883 23a7 	strb.w	r2, [r3, #935]	; 0x3a7
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2224      	movs	r2, #36	; 0x24
 8006f14:	f883 23a8 	strb.w	r2, [r3, #936]	; 0x3a8
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	22a4      	movs	r2, #164	; 0xa4
 8006f1c:	f883 23a9 	strb.w	r2, [r3, #937]	; 0x3a9
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	22f8      	movs	r2, #248	; 0xf8
 8006f24:	f883 23aa 	strb.w	r2, [r3, #938]	; 0x3aa
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	22fc      	movs	r2, #252	; 0xfc
 8006f2c:	f883 23ab 	strb.w	r2, [r3, #939]	; 0x3ab
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2284      	movs	r2, #132	; 0x84
 8006f34:	f883 23ac 	strb.w	r2, [r3, #940]	; 0x3ac
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2244      	movs	r2, #68	; 0x44
 8006f3c:	f883 23ae 	strb.w	r2, [r3, #942]	; 0x3ae
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	227c      	movs	r2, #124	; 0x7c
 8006f44:	f883 23af 	strb.w	r2, [r3, #943]	; 0x3af
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2278      	movs	r2, #120	; 0x78
 8006f4c:	f883 23b0 	strb.w	r2, [r3, #944]	; 0x3b0
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	224c      	movs	r2, #76	; 0x4c
 8006f54:	f883 23b1 	strb.w	r2, [r3, #945]	; 0x3b1
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2204      	movs	r2, #4
 8006f5c:	f883 23b2 	strb.w	r2, [r3, #946]	; 0x3b2
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	221c      	movs	r2, #28
 8006f64:	f883 23b3 	strb.w	r2, [r3, #947]	; 0x3b3
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2218      	movs	r2, #24
 8006f6c:	f883 23b4 	strb.w	r2, [r3, #948]	; 0x3b4
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2248      	movs	r2, #72	; 0x48
 8006f74:	f883 23b6 	strb.w	r2, [r3, #950]	; 0x3b6
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	225c      	movs	r2, #92	; 0x5c
 8006f7c:	f883 23b7 	strb.w	r2, [r3, #951]	; 0x3b7
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2254      	movs	r2, #84	; 0x54
 8006f84:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2254      	movs	r2, #84	; 0x54
 8006f8c:	f883 23b9 	strb.w	r2, [r3, #953]	; 0x3b9
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2274      	movs	r2, #116	; 0x74
 8006f94:	f883 23ba 	strb.w	r2, [r3, #954]	; 0x3ba
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2224      	movs	r2, #36	; 0x24
 8006f9c:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2204      	movs	r2, #4
 8006fa4:	f883 23bf 	strb.w	r2, [r3, #959]	; 0x3bf
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	223e      	movs	r2, #62	; 0x3e
 8006fac:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	227f      	movs	r2, #127	; 0x7f
 8006fb4:	f883 23c1 	strb.w	r2, [r3, #961]	; 0x3c1
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2244      	movs	r2, #68	; 0x44
 8006fbc:	f883 23c2 	strb.w	r2, [r3, #962]	; 0x3c2
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2224      	movs	r2, #36	; 0x24
 8006fc4:	f883 23c3 	strb.w	r2, [r3, #963]	; 0x3c3
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	223c      	movs	r2, #60	; 0x3c
 8006fcc:	f883 23c6 	strb.w	r2, [r3, #966]	; 0x3c6
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	227c      	movs	r2, #124	; 0x7c
 8006fd4:	f883 23c7 	strb.w	r2, [r3, #967]	; 0x3c7
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2240      	movs	r2, #64	; 0x40
 8006fdc:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2240      	movs	r2, #64	; 0x40
 8006fe4:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	223c      	movs	r2, #60	; 0x3c
 8006fec:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	227c      	movs	r2, #124	; 0x7c
 8006ff4:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2240      	movs	r2, #64	; 0x40
 8006ffc:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	221c      	movs	r2, #28
 8007004:	f883 23ce 	strb.w	r2, [r3, #974]	; 0x3ce
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	223c      	movs	r2, #60	; 0x3c
 800700c:	f883 23cf 	strb.w	r2, [r3, #975]	; 0x3cf
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2260      	movs	r2, #96	; 0x60
 8007014:	f883 23d0 	strb.w	r2, [r3, #976]	; 0x3d0
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2260      	movs	r2, #96	; 0x60
 800701c:	f883 23d1 	strb.w	r2, [r3, #977]	; 0x3d1
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	223c      	movs	r2, #60	; 0x3c
 8007024:	f883 23d2 	strb.w	r2, [r3, #978]	; 0x3d2
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	221c      	movs	r2, #28
 800702c:	f883 23d3 	strb.w	r2, [r3, #979]	; 0x3d3
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	223c      	movs	r2, #60	; 0x3c
 8007034:	f883 23d6 	strb.w	r2, [r3, #982]	; 0x3d6
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	227c      	movs	r2, #124	; 0x7c
 800703c:	f883 23d7 	strb.w	r2, [r3, #983]	; 0x3d7
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2270      	movs	r2, #112	; 0x70
 8007044:	f883 23d8 	strb.w	r2, [r3, #984]	; 0x3d8
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2238      	movs	r2, #56	; 0x38
 800704c:	f883 23d9 	strb.w	r2, [r3, #985]	; 0x3d9
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2270      	movs	r2, #112	; 0x70
 8007054:	f883 23da 	strb.w	r2, [r3, #986]	; 0x3da
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	227c      	movs	r2, #124	; 0x7c
 800705c:	f883 23db 	strb.w	r2, [r3, #987]	; 0x3db
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	223c      	movs	r2, #60	; 0x3c
 8007064:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2244      	movs	r2, #68	; 0x44
 800706c:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	226c      	movs	r2, #108	; 0x6c
 8007074:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2238      	movs	r2, #56	; 0x38
 800707c:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2210      	movs	r2, #16
 8007084:	f883 23e1 	strb.w	r2, [r3, #993]	; 0x3e1
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2238      	movs	r2, #56	; 0x38
 800708c:	f883 23e2 	strb.w	r2, [r3, #994]	; 0x3e2
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	226c      	movs	r2, #108	; 0x6c
 8007094:	f883 23e3 	strb.w	r2, [r3, #995]	; 0x3e3
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2244      	movs	r2, #68	; 0x44
 800709c:	f883 23e4 	strb.w	r2, [r3, #996]	; 0x3e4
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	229c      	movs	r2, #156	; 0x9c
 80070a4:	f883 23e6 	strb.w	r2, [r3, #998]	; 0x3e6
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	22bc      	movs	r2, #188	; 0xbc
 80070ac:	f883 23e7 	strb.w	r2, [r3, #999]	; 0x3e7
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	22a0      	movs	r2, #160	; 0xa0
 80070b4:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	22a0      	movs	r2, #160	; 0xa0
 80070bc:	f883 23e9 	strb.w	r2, [r3, #1001]	; 0x3e9
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	22fc      	movs	r2, #252	; 0xfc
 80070c4:	f883 23ea 	strb.w	r2, [r3, #1002]	; 0x3ea
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	227c      	movs	r2, #124	; 0x7c
 80070cc:	f883 23eb 	strb.w	r2, [r3, #1003]	; 0x3eb
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	224c      	movs	r2, #76	; 0x4c
 80070d4:	f883 23ee 	strb.w	r2, [r3, #1006]	; 0x3ee
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2264      	movs	r2, #100	; 0x64
 80070dc:	f883 23ef 	strb.w	r2, [r3, #1007]	; 0x3ef
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2274      	movs	r2, #116	; 0x74
 80070e4:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	225c      	movs	r2, #92	; 0x5c
 80070ec:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	224c      	movs	r2, #76	; 0x4c
 80070f4:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2264      	movs	r2, #100	; 0x64
 80070fc:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2208      	movs	r2, #8
 8007104:	f883 23f6 	strb.w	r2, [r3, #1014]	; 0x3f6
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2208      	movs	r2, #8
 800710c:	f883 23f7 	strb.w	r2, [r3, #1015]	; 0x3f7
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	223e      	movs	r2, #62	; 0x3e
 8007114:	f883 23f8 	strb.w	r2, [r3, #1016]	; 0x3f8
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2277      	movs	r2, #119	; 0x77
 800711c:	f883 23f9 	strb.w	r2, [r3, #1017]	; 0x3f9
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2241      	movs	r2, #65	; 0x41
 8007124:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2241      	movs	r2, #65	; 0x41
 800712c:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2277      	movs	r2, #119	; 0x77
 8007134:	f883 2401 	strb.w	r2, [r3, #1025]	; 0x401
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2277      	movs	r2, #119	; 0x77
 800713c:	f883 2402 	strb.w	r2, [r3, #1026]	; 0x402
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2241      	movs	r2, #65	; 0x41
 8007144:	f883 2406 	strb.w	r2, [r3, #1030]	; 0x406
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2241      	movs	r2, #65	; 0x41
 800714c:	f883 2407 	strb.w	r2, [r3, #1031]	; 0x407
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2277      	movs	r2, #119	; 0x77
 8007154:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	223e      	movs	r2, #62	; 0x3e
 800715c:	f883 2409 	strb.w	r2, [r3, #1033]	; 0x409
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2208      	movs	r2, #8
 8007164:	f883 240a 	strb.w	r2, [r3, #1034]	; 0x40a
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2208      	movs	r2, #8
 800716c:	f883 240b 	strb.w	r2, [r3, #1035]	; 0x40b
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2202      	movs	r2, #2
 8007174:	f883 240e 	strb.w	r2, [r3, #1038]	; 0x40e
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2203      	movs	r2, #3
 800717c:	f883 240f 	strb.w	r2, [r3, #1039]	; 0x40f
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2201      	movs	r2, #1
 8007184:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2203      	movs	r2, #3
 800718c:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2202      	movs	r2, #2
 8007194:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2203      	movs	r2, #3
 800719c:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2201      	movs	r2, #1
 80071a4:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2270      	movs	r2, #112	; 0x70
 80071ac:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2278      	movs	r2, #120	; 0x78
 80071b4:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	224c      	movs	r2, #76	; 0x4c
 80071bc:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2246      	movs	r2, #70	; 0x46
 80071c4:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	224c      	movs	r2, #76	; 0x4c
 80071cc:	f883 241a 	strb.w	r2, [r3, #1050]	; 0x41a
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2278      	movs	r2, #120	; 0x78
 80071d4:	f883 241b 	strb.w	r2, [r3, #1051]	; 0x41b
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2270      	movs	r2, #112	; 0x70
 80071dc:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	220e      	movs	r2, #14
 80071e4:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	229f      	movs	r2, #159	; 0x9f
 80071ec:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2291      	movs	r2, #145	; 0x91
 80071f4:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	22b1      	movs	r2, #177	; 0xb1
 80071fc:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	22fb      	movs	r2, #251	; 0xfb
 8007204:	f883 2422 	strb.w	r2, [r3, #1058]	; 0x422
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	224a      	movs	r2, #74	; 0x4a
 800720c:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	223a      	movs	r2, #58	; 0x3a
 8007214:	f883 2426 	strb.w	r2, [r3, #1062]	; 0x426
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	227a      	movs	r2, #122	; 0x7a
 800721c:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2240      	movs	r2, #64	; 0x40
 8007224:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2240      	movs	r2, #64	; 0x40
 800722c:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	227a      	movs	r2, #122	; 0x7a
 8007234:	f883 242a 	strb.w	r2, [r3, #1066]	; 0x42a
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	227a      	movs	r2, #122	; 0x7a
 800723c:	f883 242b 	strb.w	r2, [r3, #1067]	; 0x42b
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2240      	movs	r2, #64	; 0x40
 8007244:	f883 242c 	strb.w	r2, [r3, #1068]	; 0x42c
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2238      	movs	r2, #56	; 0x38
 800724c:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	227c      	movs	r2, #124	; 0x7c
 8007254:	f883 242f 	strb.w	r2, [r3, #1071]	; 0x42f
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2254      	movs	r2, #84	; 0x54
 800725c:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2255      	movs	r2, #85	; 0x55
 8007264:	f883 2431 	strb.w	r2, [r3, #1073]	; 0x431
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	225d      	movs	r2, #93	; 0x5d
 800726c:	f883 2432 	strb.w	r2, [r3, #1074]	; 0x432
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2219      	movs	r2, #25
 8007274:	f883 2433 	strb.w	r2, [r3, #1075]	; 0x433
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2202      	movs	r2, #2
 800727c:	f883 2436 	strb.w	r2, [r3, #1078]	; 0x436
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2223      	movs	r2, #35	; 0x23
 8007284:	f883 2437 	strb.w	r2, [r3, #1079]	; 0x437
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2275      	movs	r2, #117	; 0x75
 800728c:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2255      	movs	r2, #85	; 0x55
 8007294:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2255      	movs	r2, #85	; 0x55
 800729c:	f883 243a 	strb.w	r2, [r3, #1082]	; 0x43a
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	227d      	movs	r2, #125	; 0x7d
 80072a4:	f883 243b 	strb.w	r2, [r3, #1083]	; 0x43b
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	227b      	movs	r2, #123	; 0x7b
 80072ac:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2242      	movs	r2, #66	; 0x42
 80072b4:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2221      	movs	r2, #33	; 0x21
 80072bc:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2275      	movs	r2, #117	; 0x75
 80072c4:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2254      	movs	r2, #84	; 0x54
 80072cc:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2254      	movs	r2, #84	; 0x54
 80072d4:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	227d      	movs	r2, #125	; 0x7d
 80072dc:	f883 2442 	strb.w	r2, [r3, #1090]	; 0x442
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2279      	movs	r2, #121	; 0x79
 80072e4:	f883 2443 	strb.w	r2, [r3, #1091]	; 0x443
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2240      	movs	r2, #64	; 0x40
 80072ec:	f883 2444 	strb.w	r2, [r3, #1092]	; 0x444
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2221      	movs	r2, #33	; 0x21
 80072f4:	f883 2446 	strb.w	r2, [r3, #1094]	; 0x446
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2275      	movs	r2, #117	; 0x75
 80072fc:	f883 2447 	strb.w	r2, [r3, #1095]	; 0x447
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2255      	movs	r2, #85	; 0x55
 8007304:	f883 2448 	strb.w	r2, [r3, #1096]	; 0x448
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2254      	movs	r2, #84	; 0x54
 800730c:	f883 2449 	strb.w	r2, [r3, #1097]	; 0x449
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	227c      	movs	r2, #124	; 0x7c
 8007314:	f883 244a 	strb.w	r2, [r3, #1098]	; 0x44a
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2278      	movs	r2, #120	; 0x78
 800731c:	f883 244b 	strb.w	r2, [r3, #1099]	; 0x44b
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2240      	movs	r2, #64	; 0x40
 8007324:	f883 244c 	strb.w	r2, [r3, #1100]	; 0x44c
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2220      	movs	r2, #32
 800732c:	f883 244e 	strb.w	r2, [r3, #1102]	; 0x44e
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2274      	movs	r2, #116	; 0x74
 8007334:	f883 244f 	strb.w	r2, [r3, #1103]	; 0x44f
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2257      	movs	r2, #87	; 0x57
 800733c:	f883 2450 	strb.w	r2, [r3, #1104]	; 0x450
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2257      	movs	r2, #87	; 0x57
 8007344:	f883 2451 	strb.w	r2, [r3, #1105]	; 0x451
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	227c      	movs	r2, #124	; 0x7c
 800734c:	f883 2452 	strb.w	r2, [r3, #1106]	; 0x452
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2278      	movs	r2, #120	; 0x78
 8007354:	f883 2453 	strb.w	r2, [r3, #1107]	; 0x453
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2240      	movs	r2, #64	; 0x40
 800735c:	f883 2454 	strb.w	r2, [r3, #1108]	; 0x454
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2218      	movs	r2, #24
 8007364:	f883 2456 	strb.w	r2, [r3, #1110]	; 0x456
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	223c      	movs	r2, #60	; 0x3c
 800736c:	f883 2457 	strb.w	r2, [r3, #1111]	; 0x457
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	22a4      	movs	r2, #164	; 0xa4
 8007374:	f883 2458 	strb.w	r2, [r3, #1112]	; 0x458
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	22a4      	movs	r2, #164	; 0xa4
 800737c:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	22e4      	movs	r2, #228	; 0xe4
 8007384:	f883 245a 	strb.w	r2, [r3, #1114]	; 0x45a
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2240      	movs	r2, #64	; 0x40
 800738c:	f883 245b 	strb.w	r2, [r3, #1115]	; 0x45b
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2202      	movs	r2, #2
 8007394:	f883 245e 	strb.w	r2, [r3, #1118]	; 0x45e
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	223b      	movs	r2, #59	; 0x3b
 800739c:	f883 245f 	strb.w	r2, [r3, #1119]	; 0x45f
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	227d      	movs	r2, #125	; 0x7d
 80073a4:	f883 2460 	strb.w	r2, [r3, #1120]	; 0x460
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2255      	movs	r2, #85	; 0x55
 80073ac:	f883 2461 	strb.w	r2, [r3, #1121]	; 0x461
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2255      	movs	r2, #85	; 0x55
 80073b4:	f883 2462 	strb.w	r2, [r3, #1122]	; 0x462
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	225d      	movs	r2, #93	; 0x5d
 80073bc:	f883 2463 	strb.w	r2, [r3, #1123]	; 0x463
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	221b      	movs	r2, #27
 80073c4:	f883 2464 	strb.w	r2, [r3, #1124]	; 0x464
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2202      	movs	r2, #2
 80073cc:	f883 2465 	strb.w	r2, [r3, #1125]	; 0x465
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2239      	movs	r2, #57	; 0x39
 80073d4:	f883 2466 	strb.w	r2, [r3, #1126]	; 0x466
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	227d      	movs	r2, #125	; 0x7d
 80073dc:	f883 2467 	strb.w	r2, [r3, #1127]	; 0x467
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2254      	movs	r2, #84	; 0x54
 80073e4:	f883 2468 	strb.w	r2, [r3, #1128]	; 0x468
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2254      	movs	r2, #84	; 0x54
 80073ec:	f883 2469 	strb.w	r2, [r3, #1129]	; 0x469
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	225d      	movs	r2, #93	; 0x5d
 80073f4:	f883 246a 	strb.w	r2, [r3, #1130]	; 0x46a
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2219      	movs	r2, #25
 80073fc:	f883 246b 	strb.w	r2, [r3, #1131]	; 0x46b
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2239      	movs	r2, #57	; 0x39
 8007404:	f883 246e 	strb.w	r2, [r3, #1134]	; 0x46e
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	227d      	movs	r2, #125	; 0x7d
 800740c:	f883 246f 	strb.w	r2, [r3, #1135]	; 0x46f
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2255      	movs	r2, #85	; 0x55
 8007414:	f883 2470 	strb.w	r2, [r3, #1136]	; 0x470
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2254      	movs	r2, #84	; 0x54
 800741c:	f883 2471 	strb.w	r2, [r3, #1137]	; 0x471
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	225c      	movs	r2, #92	; 0x5c
 8007424:	f883 2472 	strb.w	r2, [r3, #1138]	; 0x472
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2218      	movs	r2, #24
 800742c:	f883 2473 	strb.w	r2, [r3, #1139]	; 0x473
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2201      	movs	r2, #1
 8007434:	f883 2476 	strb.w	r2, [r3, #1142]	; 0x476
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2245      	movs	r2, #69	; 0x45
 800743c:	f883 2477 	strb.w	r2, [r3, #1143]	; 0x477
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	227c      	movs	r2, #124	; 0x7c
 8007444:	f883 2478 	strb.w	r2, [r3, #1144]	; 0x478
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	227c      	movs	r2, #124	; 0x7c
 800744c:	f883 2479 	strb.w	r2, [r3, #1145]	; 0x479
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2241      	movs	r2, #65	; 0x41
 8007454:	f883 247a 	strb.w	r2, [r3, #1146]	; 0x47a
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2201      	movs	r2, #1
 800745c:	f883 247b 	strb.w	r2, [r3, #1147]	; 0x47b
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2202      	movs	r2, #2
 8007464:	f883 247e 	strb.w	r2, [r3, #1150]	; 0x47e
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2203      	movs	r2, #3
 800746c:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2245      	movs	r2, #69	; 0x45
 8007474:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	227d      	movs	r2, #125	; 0x7d
 800747c:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	227d      	movs	r2, #125	; 0x7d
 8007484:	f883 2482 	strb.w	r2, [r3, #1154]	; 0x482
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2243      	movs	r2, #67	; 0x43
 800748c:	f883 2483 	strb.w	r2, [r3, #1155]	; 0x483
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2202      	movs	r2, #2
 8007494:	f883 2484 	strb.w	r2, [r3, #1156]	; 0x484
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2201      	movs	r2, #1
 800749c:	f883 2486 	strb.w	r2, [r3, #1158]	; 0x486
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2245      	movs	r2, #69	; 0x45
 80074a4:	f883 2487 	strb.w	r2, [r3, #1159]	; 0x487
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	227d      	movs	r2, #125	; 0x7d
 80074ac:	f883 2488 	strb.w	r2, [r3, #1160]	; 0x488
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	227c      	movs	r2, #124	; 0x7c
 80074b4:	f883 2489 	strb.w	r2, [r3, #1161]	; 0x489
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2240      	movs	r2, #64	; 0x40
 80074bc:	f883 248a 	strb.w	r2, [r3, #1162]	; 0x48a
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2279      	movs	r2, #121	; 0x79
 80074c4:	f883 248e 	strb.w	r2, [r3, #1166]	; 0x48e
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	227d      	movs	r2, #125	; 0x7d
 80074cc:	f883 248f 	strb.w	r2, [r3, #1167]	; 0x48f
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2216      	movs	r2, #22
 80074d4:	f883 2490 	strb.w	r2, [r3, #1168]	; 0x490
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2212      	movs	r2, #18
 80074dc:	f883 2491 	strb.w	r2, [r3, #1169]	; 0x491
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2216      	movs	r2, #22
 80074e4:	f883 2492 	strb.w	r2, [r3, #1170]	; 0x492
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	227d      	movs	r2, #125	; 0x7d
 80074ec:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2279      	movs	r2, #121	; 0x79
 80074f4:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2270      	movs	r2, #112	; 0x70
 80074fc:	f883 2496 	strb.w	r2, [r3, #1174]	; 0x496
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2278      	movs	r2, #120	; 0x78
 8007504:	f883 2497 	strb.w	r2, [r3, #1175]	; 0x497
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	222b      	movs	r2, #43	; 0x2b
 800750c:	f883 2498 	strb.w	r2, [r3, #1176]	; 0x498
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	222b      	movs	r2, #43	; 0x2b
 8007514:	f883 2499 	strb.w	r2, [r3, #1177]	; 0x499
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2278      	movs	r2, #120	; 0x78
 800751c:	f883 249a 	strb.w	r2, [r3, #1178]	; 0x49a
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2270      	movs	r2, #112	; 0x70
 8007524:	f883 249b 	strb.w	r2, [r3, #1179]	; 0x49b
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2244      	movs	r2, #68	; 0x44
 800752c:	f883 249e 	strb.w	r2, [r3, #1182]	; 0x49e
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	227c      	movs	r2, #124	; 0x7c
 8007534:	f883 249f 	strb.w	r2, [r3, #1183]	; 0x49f
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	227c      	movs	r2, #124	; 0x7c
 800753c:	f883 24a0 	strb.w	r2, [r3, #1184]	; 0x4a0
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2255      	movs	r2, #85	; 0x55
 8007544:	f883 24a1 	strb.w	r2, [r3, #1185]	; 0x4a1
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2255      	movs	r2, #85	; 0x55
 800754c:	f883 24a2 	strb.w	r2, [r3, #1186]	; 0x4a2
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2245      	movs	r2, #69	; 0x45
 8007554:	f883 24a3 	strb.w	r2, [r3, #1187]	; 0x4a3
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2220      	movs	r2, #32
 800755c:	f883 24a6 	strb.w	r2, [r3, #1190]	; 0x4a6
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2274      	movs	r2, #116	; 0x74
 8007564:	f883 24a7 	strb.w	r2, [r3, #1191]	; 0x4a7
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2254      	movs	r2, #84	; 0x54
 800756c:	f883 24a8 	strb.w	r2, [r3, #1192]	; 0x4a8
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2254      	movs	r2, #84	; 0x54
 8007574:	f883 24a9 	strb.w	r2, [r3, #1193]	; 0x4a9
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	227c      	movs	r2, #124	; 0x7c
 800757c:	f883 24aa 	strb.w	r2, [r3, #1194]	; 0x4aa
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	227c      	movs	r2, #124	; 0x7c
 8007584:	f883 24ab 	strb.w	r2, [r3, #1195]	; 0x4ab
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2254      	movs	r2, #84	; 0x54
 800758c:	f883 24ac 	strb.w	r2, [r3, #1196]	; 0x4ac
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2254      	movs	r2, #84	; 0x54
 8007594:	f883 24ad 	strb.w	r2, [r3, #1197]	; 0x4ad
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	227c      	movs	r2, #124	; 0x7c
 800759c:	f883 24ae 	strb.w	r2, [r3, #1198]	; 0x4ae
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	227e      	movs	r2, #126	; 0x7e
 80075a4:	f883 24af 	strb.w	r2, [r3, #1199]	; 0x4af
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	220b      	movs	r2, #11
 80075ac:	f883 24b0 	strb.w	r2, [r3, #1200]	; 0x4b0
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2209      	movs	r2, #9
 80075b4:	f883 24b1 	strb.w	r2, [r3, #1201]	; 0x4b1
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	227f      	movs	r2, #127	; 0x7f
 80075bc:	f883 24b2 	strb.w	r2, [r3, #1202]	; 0x4b2
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	227f      	movs	r2, #127	; 0x7f
 80075c4:	f883 24b3 	strb.w	r2, [r3, #1203]	; 0x4b3
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2249      	movs	r2, #73	; 0x49
 80075cc:	f883 24b4 	strb.w	r2, [r3, #1204]	; 0x4b4
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2232      	movs	r2, #50	; 0x32
 80075d4:	f883 24b6 	strb.w	r2, [r3, #1206]	; 0x4b6
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	227b      	movs	r2, #123	; 0x7b
 80075dc:	f883 24b7 	strb.w	r2, [r3, #1207]	; 0x4b7
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2249      	movs	r2, #73	; 0x49
 80075e4:	f883 24b8 	strb.w	r2, [r3, #1208]	; 0x4b8
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2249      	movs	r2, #73	; 0x49
 80075ec:	f883 24b9 	strb.w	r2, [r3, #1209]	; 0x4b9
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	227b      	movs	r2, #123	; 0x7b
 80075f4:	f883 24ba 	strb.w	r2, [r3, #1210]	; 0x4ba
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2232      	movs	r2, #50	; 0x32
 80075fc:	f883 24bb 	strb.w	r2, [r3, #1211]	; 0x4bb
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2232      	movs	r2, #50	; 0x32
 8007604:	f883 24be 	strb.w	r2, [r3, #1214]	; 0x4be
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	227a      	movs	r2, #122	; 0x7a
 800760c:	f883 24bf 	strb.w	r2, [r3, #1215]	; 0x4bf
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2248      	movs	r2, #72	; 0x48
 8007614:	f883 24c0 	strb.w	r2, [r3, #1216]	; 0x4c0
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2248      	movs	r2, #72	; 0x48
 800761c:	f883 24c1 	strb.w	r2, [r3, #1217]	; 0x4c1
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	227a      	movs	r2, #122	; 0x7a
 8007624:	f883 24c2 	strb.w	r2, [r3, #1218]	; 0x4c2
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2232      	movs	r2, #50	; 0x32
 800762c:	f883 24c3 	strb.w	r2, [r3, #1219]	; 0x4c3
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2232      	movs	r2, #50	; 0x32
 8007634:	f883 24c6 	strb.w	r2, [r3, #1222]	; 0x4c6
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	227a      	movs	r2, #122	; 0x7a
 800763c:	f883 24c7 	strb.w	r2, [r3, #1223]	; 0x4c7
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	224a      	movs	r2, #74	; 0x4a
 8007644:	f883 24c8 	strb.w	r2, [r3, #1224]	; 0x4c8
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2248      	movs	r2, #72	; 0x48
 800764c:	f883 24c9 	strb.w	r2, [r3, #1225]	; 0x4c9
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2278      	movs	r2, #120	; 0x78
 8007654:	f883 24ca 	strb.w	r2, [r3, #1226]	; 0x4ca
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2230      	movs	r2, #48	; 0x30
 800765c:	f883 24cb 	strb.w	r2, [r3, #1227]	; 0x4cb
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	223a      	movs	r2, #58	; 0x3a
 8007664:	f883 24ce 	strb.w	r2, [r3, #1230]	; 0x4ce
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	227b      	movs	r2, #123	; 0x7b
 800766c:	f883 24cf 	strb.w	r2, [r3, #1231]	; 0x4cf
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2241      	movs	r2, #65	; 0x41
 8007674:	f883 24d0 	strb.w	r2, [r3, #1232]	; 0x4d0
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2241      	movs	r2, #65	; 0x41
 800767c:	f883 24d1 	strb.w	r2, [r3, #1233]	; 0x4d1
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	227b      	movs	r2, #123	; 0x7b
 8007684:	f883 24d2 	strb.w	r2, [r3, #1234]	; 0x4d2
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	227a      	movs	r2, #122	; 0x7a
 800768c:	f883 24d3 	strb.w	r2, [r3, #1235]	; 0x4d3
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2240      	movs	r2, #64	; 0x40
 8007694:	f883 24d4 	strb.w	r2, [r3, #1236]	; 0x4d4
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	223a      	movs	r2, #58	; 0x3a
 800769c:	f883 24d6 	strb.w	r2, [r3, #1238]	; 0x4d6
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	227a      	movs	r2, #122	; 0x7a
 80076a4:	f883 24d7 	strb.w	r2, [r3, #1239]	; 0x4d7
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2242      	movs	r2, #66	; 0x42
 80076ac:	f883 24d8 	strb.w	r2, [r3, #1240]	; 0x4d8
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2240      	movs	r2, #64	; 0x40
 80076b4:	f883 24d9 	strb.w	r2, [r3, #1241]	; 0x4d9
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2278      	movs	r2, #120	; 0x78
 80076bc:	f883 24da 	strb.w	r2, [r3, #1242]	; 0x4da
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2278      	movs	r2, #120	; 0x78
 80076c4:	f883 24db 	strb.w	r2, [r3, #1243]	; 0x4db
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2240      	movs	r2, #64	; 0x40
 80076cc:	f883 24dc 	strb.w	r2, [r3, #1244]	; 0x4dc
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	229a      	movs	r2, #154	; 0x9a
 80076d4:	f883 24de 	strb.w	r2, [r3, #1246]	; 0x4de
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	22ba      	movs	r2, #186	; 0xba
 80076dc:	f883 24df 	strb.w	r2, [r3, #1247]	; 0x4df
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	22a0      	movs	r2, #160	; 0xa0
 80076e4:	f883 24e0 	strb.w	r2, [r3, #1248]	; 0x4e0
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	22a0      	movs	r2, #160	; 0xa0
 80076ec:	f883 24e1 	strb.w	r2, [r3, #1249]	; 0x4e1
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	22fa      	movs	r2, #250	; 0xfa
 80076f4:	f883 24e2 	strb.w	r2, [r3, #1250]	; 0x4e2
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	227a      	movs	r2, #122	; 0x7a
 80076fc:	f883 24e3 	strb.w	r2, [r3, #1251]	; 0x4e3
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2201      	movs	r2, #1
 8007704:	f883 24e6 	strb.w	r2, [r3, #1254]	; 0x4e6
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2219      	movs	r2, #25
 800770c:	f883 24e7 	strb.w	r2, [r3, #1255]	; 0x4e7
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	223c      	movs	r2, #60	; 0x3c
 8007714:	f883 24e8 	strb.w	r2, [r3, #1256]	; 0x4e8
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2266      	movs	r2, #102	; 0x66
 800771c:	f883 24e9 	strb.w	r2, [r3, #1257]	; 0x4e9
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2266      	movs	r2, #102	; 0x66
 8007724:	f883 24ea 	strb.w	r2, [r3, #1258]	; 0x4ea
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	223c      	movs	r2, #60	; 0x3c
 800772c:	f883 24eb 	strb.w	r2, [r3, #1259]	; 0x4eb
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2219      	movs	r2, #25
 8007734:	f883 24ec 	strb.w	r2, [r3, #1260]	; 0x4ec
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2201      	movs	r2, #1
 800773c:	f883 24ed 	strb.w	r2, [r3, #1261]	; 0x4ed
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	223d      	movs	r2, #61	; 0x3d
 8007744:	f883 24ee 	strb.w	r2, [r3, #1262]	; 0x4ee
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	227d      	movs	r2, #125	; 0x7d
 800774c:	f883 24ef 	strb.w	r2, [r3, #1263]	; 0x4ef
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2240      	movs	r2, #64	; 0x40
 8007754:	f883 24f0 	strb.w	r2, [r3, #1264]	; 0x4f0
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2240      	movs	r2, #64	; 0x40
 800775c:	f883 24f1 	strb.w	r2, [r3, #1265]	; 0x4f1
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	227d      	movs	r2, #125	; 0x7d
 8007764:	f883 24f2 	strb.w	r2, [r3, #1266]	; 0x4f2
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	223d      	movs	r2, #61	; 0x3d
 800776c:	f883 24f3 	strb.w	r2, [r3, #1267]	; 0x4f3
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2218      	movs	r2, #24
 8007774:	f883 24f6 	strb.w	r2, [r3, #1270]	; 0x4f6
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	223c      	movs	r2, #60	; 0x3c
 800777c:	f883 24f7 	strb.w	r2, [r3, #1271]	; 0x4f7
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2224      	movs	r2, #36	; 0x24
 8007784:	f883 24f8 	strb.w	r2, [r3, #1272]	; 0x4f8
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	22e7      	movs	r2, #231	; 0xe7
 800778c:	f883 24f9 	strb.w	r2, [r3, #1273]	; 0x4f9
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	22e7      	movs	r2, #231	; 0xe7
 8007794:	f883 24fa 	strb.w	r2, [r3, #1274]	; 0x4fa
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2224      	movs	r2, #36	; 0x24
 800779c:	f883 24fb 	strb.w	r2, [r3, #1275]	; 0x4fb
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2224      	movs	r2, #36	; 0x24
 80077a4:	f883 24fc 	strb.w	r2, [r3, #1276]	; 0x4fc
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2268      	movs	r2, #104	; 0x68
 80077ac:	f883 24fe 	strb.w	r2, [r3, #1278]	; 0x4fe
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	227e      	movs	r2, #126	; 0x7e
 80077b4:	f883 24ff 	strb.w	r2, [r3, #1279]	; 0x4ff
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	227f      	movs	r2, #127	; 0x7f
 80077bc:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2249      	movs	r2, #73	; 0x49
 80077c4:	f883 2501 	strb.w	r2, [r3, #1281]	; 0x501
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2243      	movs	r2, #67	; 0x43
 80077cc:	f883 2502 	strb.w	r2, [r3, #1282]	; 0x502
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2266      	movs	r2, #102	; 0x66
 80077d4:	f883 2503 	strb.w	r2, [r3, #1283]	; 0x503
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2220      	movs	r2, #32
 80077dc:	f883 2504 	strb.w	r2, [r3, #1284]	; 0x504
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	222b      	movs	r2, #43	; 0x2b
 80077e4:	f883 2506 	strb.w	r2, [r3, #1286]	; 0x506
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	222f      	movs	r2, #47	; 0x2f
 80077ec:	f883 2507 	strb.w	r2, [r3, #1287]	; 0x507
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	22fc      	movs	r2, #252	; 0xfc
 80077f4:	f883 2508 	strb.w	r2, [r3, #1288]	; 0x508
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	22fc      	movs	r2, #252	; 0xfc
 80077fc:	f883 2509 	strb.w	r2, [r3, #1289]	; 0x509
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	222f      	movs	r2, #47	; 0x2f
 8007804:	f883 250a 	strb.w	r2, [r3, #1290]	; 0x50a
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	222b      	movs	r2, #43	; 0x2b
 800780c:	f883 250b 	strb.w	r2, [r3, #1291]	; 0x50b
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	22ff      	movs	r2, #255	; 0xff
 8007814:	f883 250e 	strb.w	r2, [r3, #1294]	; 0x50e
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	22ff      	movs	r2, #255	; 0xff
 800781c:	f883 250f 	strb.w	r2, [r3, #1295]	; 0x50f
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2209      	movs	r2, #9
 8007824:	f883 2510 	strb.w	r2, [r3, #1296]	; 0x510
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2209      	movs	r2, #9
 800782c:	f883 2511 	strb.w	r2, [r3, #1297]	; 0x511
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	222f      	movs	r2, #47	; 0x2f
 8007834:	f883 2512 	strb.w	r2, [r3, #1298]	; 0x512
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	22f6      	movs	r2, #246	; 0xf6
 800783c:	f883 2513 	strb.w	r2, [r3, #1299]	; 0x513
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	22f8      	movs	r2, #248	; 0xf8
 8007844:	f883 2514 	strb.w	r2, [r3, #1300]	; 0x514
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	22a0      	movs	r2, #160	; 0xa0
 800784c:	f883 2515 	strb.w	r2, [r3, #1301]	; 0x515
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2240      	movs	r2, #64	; 0x40
 8007854:	f883 2516 	strb.w	r2, [r3, #1302]	; 0x516
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	22c0      	movs	r2, #192	; 0xc0
 800785c:	f883 2517 	strb.w	r2, [r3, #1303]	; 0x517
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2288      	movs	r2, #136	; 0x88
 8007864:	f883 2518 	strb.w	r2, [r3, #1304]	; 0x518
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	22fe      	movs	r2, #254	; 0xfe
 800786c:	f883 2519 	strb.w	r2, [r3, #1305]	; 0x519
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	227f      	movs	r2, #127	; 0x7f
 8007874:	f883 251a 	strb.w	r2, [r3, #1306]	; 0x51a
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2209      	movs	r2, #9
 800787c:	f883 251b 	strb.w	r2, [r3, #1307]	; 0x51b
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2203      	movs	r2, #3
 8007884:	f883 251c 	strb.w	r2, [r3, #1308]	; 0x51c
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2202      	movs	r2, #2
 800788c:	f883 251d 	strb.w	r2, [r3, #1309]	; 0x51d
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2220      	movs	r2, #32
 8007894:	f883 251e 	strb.w	r2, [r3, #1310]	; 0x51e
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2274      	movs	r2, #116	; 0x74
 800789c:	f883 251f 	strb.w	r2, [r3, #1311]	; 0x51f
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2254      	movs	r2, #84	; 0x54
 80078a4:	f883 2520 	strb.w	r2, [r3, #1312]	; 0x520
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2255      	movs	r2, #85	; 0x55
 80078ac:	f883 2521 	strb.w	r2, [r3, #1313]	; 0x521
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	227d      	movs	r2, #125	; 0x7d
 80078b4:	f883 2522 	strb.w	r2, [r3, #1314]	; 0x522
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2279      	movs	r2, #121	; 0x79
 80078bc:	f883 2523 	strb.w	r2, [r3, #1315]	; 0x523
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2240      	movs	r2, #64	; 0x40
 80078c4:	f883 2524 	strb.w	r2, [r3, #1316]	; 0x524
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2244      	movs	r2, #68	; 0x44
 80078cc:	f883 2527 	strb.w	r2, [r3, #1319]	; 0x527
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	227d      	movs	r2, #125	; 0x7d
 80078d4:	f883 2528 	strb.w	r2, [r3, #1320]	; 0x528
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	227d      	movs	r2, #125	; 0x7d
 80078dc:	f883 2529 	strb.w	r2, [r3, #1321]	; 0x529
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2241      	movs	r2, #65	; 0x41
 80078e4:	f883 252a 	strb.w	r2, [r3, #1322]	; 0x52a
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2230      	movs	r2, #48	; 0x30
 80078ec:	f883 252e 	strb.w	r2, [r3, #1326]	; 0x52e
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2278      	movs	r2, #120	; 0x78
 80078f4:	f883 252f 	strb.w	r2, [r3, #1327]	; 0x52f
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2248      	movs	r2, #72	; 0x48
 80078fc:	f883 2530 	strb.w	r2, [r3, #1328]	; 0x530
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	224a      	movs	r2, #74	; 0x4a
 8007904:	f883 2531 	strb.w	r2, [r3, #1329]	; 0x531
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	227a      	movs	r2, #122	; 0x7a
 800790c:	f883 2532 	strb.w	r2, [r3, #1330]	; 0x532
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2232      	movs	r2, #50	; 0x32
 8007914:	f883 2533 	strb.w	r2, [r3, #1331]	; 0x533
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2238      	movs	r2, #56	; 0x38
 800791c:	f883 2536 	strb.w	r2, [r3, #1334]	; 0x536
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2278      	movs	r2, #120	; 0x78
 8007924:	f883 2537 	strb.w	r2, [r3, #1335]	; 0x537
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2240      	movs	r2, #64	; 0x40
 800792c:	f883 2538 	strb.w	r2, [r3, #1336]	; 0x538
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2242      	movs	r2, #66	; 0x42
 8007934:	f883 2539 	strb.w	r2, [r3, #1337]	; 0x539
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	227a      	movs	r2, #122	; 0x7a
 800793c:	f883 253a 	strb.w	r2, [r3, #1338]	; 0x53a
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	227a      	movs	r2, #122	; 0x7a
 8007944:	f883 253b 	strb.w	r2, [r3, #1339]	; 0x53b
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2240      	movs	r2, #64	; 0x40
 800794c:	f883 253c 	strb.w	r2, [r3, #1340]	; 0x53c
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	227a      	movs	r2, #122	; 0x7a
 8007954:	f883 253e 	strb.w	r2, [r3, #1342]	; 0x53e
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	227a      	movs	r2, #122	; 0x7a
 800795c:	f883 253f 	strb.w	r2, [r3, #1343]	; 0x53f
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	220a      	movs	r2, #10
 8007964:	f883 2540 	strb.w	r2, [r3, #1344]	; 0x540
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	220a      	movs	r2, #10
 800796c:	f883 2541 	strb.w	r2, [r3, #1345]	; 0x541
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	227a      	movs	r2, #122	; 0x7a
 8007974:	f883 2542 	strb.w	r2, [r3, #1346]	; 0x542
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2270      	movs	r2, #112	; 0x70
 800797c:	f883 2543 	strb.w	r2, [r3, #1347]	; 0x543
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	227d      	movs	r2, #125	; 0x7d
 8007984:	f883 2546 	strb.w	r2, [r3, #1350]	; 0x546
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	227d      	movs	r2, #125	; 0x7d
 800798c:	f883 2547 	strb.w	r2, [r3, #1351]	; 0x547
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2219      	movs	r2, #25
 8007994:	f883 2548 	strb.w	r2, [r3, #1352]	; 0x548
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2231      	movs	r2, #49	; 0x31
 800799c:	f883 2549 	strb.w	r2, [r3, #1353]	; 0x549
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	227d      	movs	r2, #125	; 0x7d
 80079a4:	f883 254a 	strb.w	r2, [r3, #1354]	; 0x54a
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	227d      	movs	r2, #125	; 0x7d
 80079ac:	f883 254b 	strb.w	r2, [r3, #1355]	; 0x54b
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2226      	movs	r2, #38	; 0x26
 80079b4:	f883 254f 	strb.w	r2, [r3, #1359]	; 0x54f
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	222f      	movs	r2, #47	; 0x2f
 80079bc:	f883 2550 	strb.w	r2, [r3, #1360]	; 0x550
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2229      	movs	r2, #41	; 0x29
 80079c4:	f883 2551 	strb.w	r2, [r3, #1361]	; 0x551
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	222f      	movs	r2, #47	; 0x2f
 80079cc:	f883 2552 	strb.w	r2, [r3, #1362]	; 0x552
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	222f      	movs	r2, #47	; 0x2f
 80079d4:	f883 2553 	strb.w	r2, [r3, #1363]	; 0x553
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2228      	movs	r2, #40	; 0x28
 80079dc:	f883 2554 	strb.w	r2, [r3, #1364]	; 0x554
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2226      	movs	r2, #38	; 0x26
 80079e4:	f883 2557 	strb.w	r2, [r3, #1367]	; 0x557
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	222f      	movs	r2, #47	; 0x2f
 80079ec:	f883 2558 	strb.w	r2, [r3, #1368]	; 0x558
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2229      	movs	r2, #41	; 0x29
 80079f4:	f883 2559 	strb.w	r2, [r3, #1369]	; 0x559
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	222f      	movs	r2, #47	; 0x2f
 80079fc:	f883 255a 	strb.w	r2, [r3, #1370]	; 0x55a
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2226      	movs	r2, #38	; 0x26
 8007a04:	f883 255b 	strb.w	r2, [r3, #1371]	; 0x55b
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2230      	movs	r2, #48	; 0x30
 8007a0c:	f883 255e 	strb.w	r2, [r3, #1374]	; 0x55e
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2278      	movs	r2, #120	; 0x78
 8007a14:	f883 255f 	strb.w	r2, [r3, #1375]	; 0x55f
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	224d      	movs	r2, #77	; 0x4d
 8007a1c:	f883 2560 	strb.w	r2, [r3, #1376]	; 0x560
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2245      	movs	r2, #69	; 0x45
 8007a24:	f883 2561 	strb.w	r2, [r3, #1377]	; 0x561
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2260      	movs	r2, #96	; 0x60
 8007a2c:	f883 2562 	strb.w	r2, [r3, #1378]	; 0x562
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2220      	movs	r2, #32
 8007a34:	f883 2563 	strb.w	r2, [r3, #1379]	; 0x563
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2238      	movs	r2, #56	; 0x38
 8007a3c:	f883 2566 	strb.w	r2, [r3, #1382]	; 0x566
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2238      	movs	r2, #56	; 0x38
 8007a44:	f883 2567 	strb.w	r2, [r3, #1383]	; 0x567
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2208      	movs	r2, #8
 8007a4c:	f883 2568 	strb.w	r2, [r3, #1384]	; 0x568
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2208      	movs	r2, #8
 8007a54:	f883 2569 	strb.w	r2, [r3, #1385]	; 0x569
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2208      	movs	r2, #8
 8007a5c:	f883 256a 	strb.w	r2, [r3, #1386]	; 0x56a
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2208      	movs	r2, #8
 8007a64:	f883 256b 	strb.w	r2, [r3, #1387]	; 0x56b
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2208      	movs	r2, #8
 8007a6c:	f883 256e 	strb.w	r2, [r3, #1390]	; 0x56e
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2208      	movs	r2, #8
 8007a74:	f883 256f 	strb.w	r2, [r3, #1391]	; 0x56f
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2208      	movs	r2, #8
 8007a7c:	f883 2570 	strb.w	r2, [r3, #1392]	; 0x570
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2208      	movs	r2, #8
 8007a84:	f883 2571 	strb.w	r2, [r3, #1393]	; 0x571
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2238      	movs	r2, #56	; 0x38
 8007a8c:	f883 2572 	strb.w	r2, [r3, #1394]	; 0x572
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2238      	movs	r2, #56	; 0x38
 8007a94:	f883 2573 	strb.w	r2, [r3, #1395]	; 0x573
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	224f      	movs	r2, #79	; 0x4f
 8007a9c:	f883 2576 	strb.w	r2, [r3, #1398]	; 0x576
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	226f      	movs	r2, #111	; 0x6f
 8007aa4:	f883 2577 	strb.w	r2, [r3, #1399]	; 0x577
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2230      	movs	r2, #48	; 0x30
 8007aac:	f883 2578 	strb.w	r2, [r3, #1400]	; 0x578
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2218      	movs	r2, #24
 8007ab4:	f883 2579 	strb.w	r2, [r3, #1401]	; 0x579
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	22cc      	movs	r2, #204	; 0xcc
 8007abc:	f883 257a 	strb.w	r2, [r3, #1402]	; 0x57a
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	22ee      	movs	r2, #238	; 0xee
 8007ac4:	f883 257b 	strb.w	r2, [r3, #1403]	; 0x57b
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	22bb      	movs	r2, #187	; 0xbb
 8007acc:	f883 257c 	strb.w	r2, [r3, #1404]	; 0x57c
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2291      	movs	r2, #145	; 0x91
 8007ad4:	f883 257d 	strb.w	r2, [r3, #1405]	; 0x57d
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	224f      	movs	r2, #79	; 0x4f
 8007adc:	f883 257e 	strb.w	r2, [r3, #1406]	; 0x57e
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	226f      	movs	r2, #111	; 0x6f
 8007ae4:	f883 257f 	strb.w	r2, [r3, #1407]	; 0x57f
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2230      	movs	r2, #48	; 0x30
 8007aec:	f883 2580 	strb.w	r2, [r3, #1408]	; 0x580
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2218      	movs	r2, #24
 8007af4:	f883 2581 	strb.w	r2, [r3, #1409]	; 0x581
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	226c      	movs	r2, #108	; 0x6c
 8007afc:	f883 2582 	strb.w	r2, [r3, #1410]	; 0x582
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2276      	movs	r2, #118	; 0x76
 8007b04:	f883 2583 	strb.w	r2, [r3, #1411]	; 0x583
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	22fb      	movs	r2, #251	; 0xfb
 8007b0c:	f883 2584 	strb.w	r2, [r3, #1412]	; 0x584
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	22f9      	movs	r2, #249	; 0xf9
 8007b14:	f883 2585 	strb.w	r2, [r3, #1413]	; 0x585
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	227b      	movs	r2, #123	; 0x7b
 8007b1c:	f883 2589 	strb.w	r2, [r3, #1417]	; 0x589
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	227b      	movs	r2, #123	; 0x7b
 8007b24:	f883 258a 	strb.w	r2, [r3, #1418]	; 0x58a
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2208      	movs	r2, #8
 8007b2c:	f883 258e 	strb.w	r2, [r3, #1422]	; 0x58e
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	221c      	movs	r2, #28
 8007b34:	f883 258f 	strb.w	r2, [r3, #1423]	; 0x58f
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2236      	movs	r2, #54	; 0x36
 8007b3c:	f883 2590 	strb.w	r2, [r3, #1424]	; 0x590
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2222      	movs	r2, #34	; 0x22
 8007b44:	f883 2591 	strb.w	r2, [r3, #1425]	; 0x591
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2208      	movs	r2, #8
 8007b4c:	f883 2592 	strb.w	r2, [r3, #1426]	; 0x592
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	221c      	movs	r2, #28
 8007b54:	f883 2593 	strb.w	r2, [r3, #1427]	; 0x593
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2236      	movs	r2, #54	; 0x36
 8007b5c:	f883 2594 	strb.w	r2, [r3, #1428]	; 0x594
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2222      	movs	r2, #34	; 0x22
 8007b64:	f883 2595 	strb.w	r2, [r3, #1429]	; 0x595
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2222      	movs	r2, #34	; 0x22
 8007b6c:	f883 2596 	strb.w	r2, [r3, #1430]	; 0x596
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2236      	movs	r2, #54	; 0x36
 8007b74:	f883 2597 	strb.w	r2, [r3, #1431]	; 0x597
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	221c      	movs	r2, #28
 8007b7c:	f883 2598 	strb.w	r2, [r3, #1432]	; 0x598
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2208      	movs	r2, #8
 8007b84:	f883 2599 	strb.w	r2, [r3, #1433]	; 0x599
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2222      	movs	r2, #34	; 0x22
 8007b8c:	f883 259a 	strb.w	r2, [r3, #1434]	; 0x59a
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2236      	movs	r2, #54	; 0x36
 8007b94:	f883 259b 	strb.w	r2, [r3, #1435]	; 0x59b
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	221c      	movs	r2, #28
 8007b9c:	f883 259c 	strb.w	r2, [r3, #1436]	; 0x59c
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2208      	movs	r2, #8
 8007ba4:	f883 259d 	strb.w	r2, [r3, #1437]	; 0x59d
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	22aa      	movs	r2, #170	; 0xaa
 8007bac:	f883 259e 	strb.w	r2, [r3, #1438]	; 0x59e
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2255      	movs	r2, #85	; 0x55
 8007bb4:	f883 25a0 	strb.w	r2, [r3, #1440]	; 0x5a0
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	22aa      	movs	r2, #170	; 0xaa
 8007bbc:	f883 25a2 	strb.w	r2, [r3, #1442]	; 0x5a2
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2255      	movs	r2, #85	; 0x55
 8007bc4:	f883 25a4 	strb.w	r2, [r3, #1444]	; 0x5a4
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	22aa      	movs	r2, #170	; 0xaa
 8007bcc:	f883 25a6 	strb.w	r2, [r3, #1446]	; 0x5a6
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2255      	movs	r2, #85	; 0x55
 8007bd4:	f883 25a7 	strb.w	r2, [r3, #1447]	; 0x5a7
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	22aa      	movs	r2, #170	; 0xaa
 8007bdc:	f883 25a8 	strb.w	r2, [r3, #1448]	; 0x5a8
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2255      	movs	r2, #85	; 0x55
 8007be4:	f883 25a9 	strb.w	r2, [r3, #1449]	; 0x5a9
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	22aa      	movs	r2, #170	; 0xaa
 8007bec:	f883 25aa 	strb.w	r2, [r3, #1450]	; 0x5aa
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2255      	movs	r2, #85	; 0x55
 8007bf4:	f883 25ab 	strb.w	r2, [r3, #1451]	; 0x5ab
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	22aa      	movs	r2, #170	; 0xaa
 8007bfc:	f883 25ac 	strb.w	r2, [r3, #1452]	; 0x5ac
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2255      	movs	r2, #85	; 0x55
 8007c04:	f883 25ad 	strb.w	r2, [r3, #1453]	; 0x5ad
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	22dd      	movs	r2, #221	; 0xdd
 8007c0c:	f883 25ae 	strb.w	r2, [r3, #1454]	; 0x5ae
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	22ff      	movs	r2, #255	; 0xff
 8007c14:	f883 25af 	strb.w	r2, [r3, #1455]	; 0x5af
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	22aa      	movs	r2, #170	; 0xaa
 8007c1c:	f883 25b0 	strb.w	r2, [r3, #1456]	; 0x5b0
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2277      	movs	r2, #119	; 0x77
 8007c24:	f883 25b1 	strb.w	r2, [r3, #1457]	; 0x5b1
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	22dd      	movs	r2, #221	; 0xdd
 8007c2c:	f883 25b2 	strb.w	r2, [r3, #1458]	; 0x5b2
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	22aa      	movs	r2, #170	; 0xaa
 8007c34:	f883 25b3 	strb.w	r2, [r3, #1459]	; 0x5b3
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	22ff      	movs	r2, #255	; 0xff
 8007c3c:	f883 25b4 	strb.w	r2, [r3, #1460]	; 0x5b4
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2277      	movs	r2, #119	; 0x77
 8007c44:	f883 25b5 	strb.w	r2, [r3, #1461]	; 0x5b5
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	22ff      	movs	r2, #255	; 0xff
 8007c4c:	f883 25b9 	strb.w	r2, [r3, #1465]	; 0x5b9
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	22ff      	movs	r2, #255	; 0xff
 8007c54:	f883 25ba 	strb.w	r2, [r3, #1466]	; 0x5ba
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2210      	movs	r2, #16
 8007c5c:	f883 25be 	strb.w	r2, [r3, #1470]	; 0x5be
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2210      	movs	r2, #16
 8007c64:	f883 25bf 	strb.w	r2, [r3, #1471]	; 0x5bf
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2210      	movs	r2, #16
 8007c6c:	f883 25c0 	strb.w	r2, [r3, #1472]	; 0x5c0
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	22ff      	movs	r2, #255	; 0xff
 8007c74:	f883 25c1 	strb.w	r2, [r3, #1473]	; 0x5c1
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	22ff      	movs	r2, #255	; 0xff
 8007c7c:	f883 25c2 	strb.w	r2, [r3, #1474]	; 0x5c2
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2214      	movs	r2, #20
 8007c84:	f883 25c6 	strb.w	r2, [r3, #1478]	; 0x5c6
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2214      	movs	r2, #20
 8007c8c:	f883 25c7 	strb.w	r2, [r3, #1479]	; 0x5c7
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2214      	movs	r2, #20
 8007c94:	f883 25c8 	strb.w	r2, [r3, #1480]	; 0x5c8
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	22ff      	movs	r2, #255	; 0xff
 8007c9c:	f883 25c9 	strb.w	r2, [r3, #1481]	; 0x5c9
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	22ff      	movs	r2, #255	; 0xff
 8007ca4:	f883 25ca 	strb.w	r2, [r3, #1482]	; 0x5ca
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2210      	movs	r2, #16
 8007cac:	f883 25ce 	strb.w	r2, [r3, #1486]	; 0x5ce
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2210      	movs	r2, #16
 8007cb4:	f883 25cf 	strb.w	r2, [r3, #1487]	; 0x5cf
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	22ff      	movs	r2, #255	; 0xff
 8007cbc:	f883 25d0 	strb.w	r2, [r3, #1488]	; 0x5d0
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	22ff      	movs	r2, #255	; 0xff
 8007cc4:	f883 25d1 	strb.w	r2, [r3, #1489]	; 0x5d1
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	22ff      	movs	r2, #255	; 0xff
 8007ccc:	f883 25d3 	strb.w	r2, [r3, #1491]	; 0x5d3
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	22ff      	movs	r2, #255	; 0xff
 8007cd4:	f883 25d4 	strb.w	r2, [r3, #1492]	; 0x5d4
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2210      	movs	r2, #16
 8007cdc:	f883 25d6 	strb.w	r2, [r3, #1494]	; 0x5d6
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2210      	movs	r2, #16
 8007ce4:	f883 25d7 	strb.w	r2, [r3, #1495]	; 0x5d7
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	22f0      	movs	r2, #240	; 0xf0
 8007cec:	f883 25d8 	strb.w	r2, [r3, #1496]	; 0x5d8
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	22f0      	movs	r2, #240	; 0xf0
 8007cf4:	f883 25d9 	strb.w	r2, [r3, #1497]	; 0x5d9
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2210      	movs	r2, #16
 8007cfc:	f883 25da 	strb.w	r2, [r3, #1498]	; 0x5da
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	22f0      	movs	r2, #240	; 0xf0
 8007d04:	f883 25db 	strb.w	r2, [r3, #1499]	; 0x5db
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	22f0      	movs	r2, #240	; 0xf0
 8007d0c:	f883 25dc 	strb.w	r2, [r3, #1500]	; 0x5dc
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2214      	movs	r2, #20
 8007d14:	f883 25de 	strb.w	r2, [r3, #1502]	; 0x5de
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2214      	movs	r2, #20
 8007d1c:	f883 25df 	strb.w	r2, [r3, #1503]	; 0x5df
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2214      	movs	r2, #20
 8007d24:	f883 25e0 	strb.w	r2, [r3, #1504]	; 0x5e0
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	22fc      	movs	r2, #252	; 0xfc
 8007d2c:	f883 25e1 	strb.w	r2, [r3, #1505]	; 0x5e1
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	22fc      	movs	r2, #252	; 0xfc
 8007d34:	f883 25e2 	strb.w	r2, [r3, #1506]	; 0x5e2
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2214      	movs	r2, #20
 8007d3c:	f883 25e6 	strb.w	r2, [r3, #1510]	; 0x5e6
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2214      	movs	r2, #20
 8007d44:	f883 25e7 	strb.w	r2, [r3, #1511]	; 0x5e7
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	22f7      	movs	r2, #247	; 0xf7
 8007d4c:	f883 25e8 	strb.w	r2, [r3, #1512]	; 0x5e8
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	22f7      	movs	r2, #247	; 0xf7
 8007d54:	f883 25e9 	strb.w	r2, [r3, #1513]	; 0x5e9
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	22ff      	movs	r2, #255	; 0xff
 8007d5c:	f883 25eb 	strb.w	r2, [r3, #1515]	; 0x5eb
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	22ff      	movs	r2, #255	; 0xff
 8007d64:	f883 25ec 	strb.w	r2, [r3, #1516]	; 0x5ec
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	22ff      	movs	r2, #255	; 0xff
 8007d6c:	f883 25f0 	strb.w	r2, [r3, #1520]	; 0x5f0
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	22ff      	movs	r2, #255	; 0xff
 8007d74:	f883 25f1 	strb.w	r2, [r3, #1521]	; 0x5f1
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	22ff      	movs	r2, #255	; 0xff
 8007d7c:	f883 25f3 	strb.w	r2, [r3, #1523]	; 0x5f3
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	22ff      	movs	r2, #255	; 0xff
 8007d84:	f883 25f4 	strb.w	r2, [r3, #1524]	; 0x5f4
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2214      	movs	r2, #20
 8007d8c:	f883 25f6 	strb.w	r2, [r3, #1526]	; 0x5f6
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2214      	movs	r2, #20
 8007d94:	f883 25f7 	strb.w	r2, [r3, #1527]	; 0x5f7
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	22f4      	movs	r2, #244	; 0xf4
 8007d9c:	f883 25f8 	strb.w	r2, [r3, #1528]	; 0x5f8
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	22f4      	movs	r2, #244	; 0xf4
 8007da4:	f883 25f9 	strb.w	r2, [r3, #1529]	; 0x5f9
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2204      	movs	r2, #4
 8007dac:	f883 25fa 	strb.w	r2, [r3, #1530]	; 0x5fa
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	22fc      	movs	r2, #252	; 0xfc
 8007db4:	f883 25fb 	strb.w	r2, [r3, #1531]	; 0x5fb
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	22fc      	movs	r2, #252	; 0xfc
 8007dbc:	f883 25fc 	strb.w	r2, [r3, #1532]	; 0x5fc
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2214      	movs	r2, #20
 8007dc4:	f883 25fe 	strb.w	r2, [r3, #1534]	; 0x5fe
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2214      	movs	r2, #20
 8007dcc:	f883 25ff 	strb.w	r2, [r3, #1535]	; 0x5ff
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2217      	movs	r2, #23
 8007dd4:	f883 2600 	strb.w	r2, [r3, #1536]	; 0x600
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2217      	movs	r2, #23
 8007ddc:	f883 2601 	strb.w	r2, [r3, #1537]	; 0x601
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2210      	movs	r2, #16
 8007de4:	f883 2602 	strb.w	r2, [r3, #1538]	; 0x602
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	221f      	movs	r2, #31
 8007dec:	f883 2603 	strb.w	r2, [r3, #1539]	; 0x603
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	221f      	movs	r2, #31
 8007df4:	f883 2604 	strb.w	r2, [r3, #1540]	; 0x604
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2210      	movs	r2, #16
 8007dfc:	f883 2606 	strb.w	r2, [r3, #1542]	; 0x606
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2210      	movs	r2, #16
 8007e04:	f883 2607 	strb.w	r2, [r3, #1543]	; 0x607
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	221f      	movs	r2, #31
 8007e0c:	f883 2608 	strb.w	r2, [r3, #1544]	; 0x608
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	221f      	movs	r2, #31
 8007e14:	f883 2609 	strb.w	r2, [r3, #1545]	; 0x609
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2210      	movs	r2, #16
 8007e1c:	f883 260a 	strb.w	r2, [r3, #1546]	; 0x60a
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	221f      	movs	r2, #31
 8007e24:	f883 260b 	strb.w	r2, [r3, #1547]	; 0x60b
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	221f      	movs	r2, #31
 8007e2c:	f883 260c 	strb.w	r2, [r3, #1548]	; 0x60c
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2214      	movs	r2, #20
 8007e34:	f883 260e 	strb.w	r2, [r3, #1550]	; 0x60e
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2214      	movs	r2, #20
 8007e3c:	f883 260f 	strb.w	r2, [r3, #1551]	; 0x60f
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2214      	movs	r2, #20
 8007e44:	f883 2610 	strb.w	r2, [r3, #1552]	; 0x610
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	221f      	movs	r2, #31
 8007e4c:	f883 2611 	strb.w	r2, [r3, #1553]	; 0x611
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	221f      	movs	r2, #31
 8007e54:	f883 2612 	strb.w	r2, [r3, #1554]	; 0x612
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2210      	movs	r2, #16
 8007e5c:	f883 2616 	strb.w	r2, [r3, #1558]	; 0x616
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2210      	movs	r2, #16
 8007e64:	f883 2617 	strb.w	r2, [r3, #1559]	; 0x617
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2210      	movs	r2, #16
 8007e6c:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	22f0      	movs	r2, #240	; 0xf0
 8007e74:	f883 2619 	strb.w	r2, [r3, #1561]	; 0x619
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	22f0      	movs	r2, #240	; 0xf0
 8007e7c:	f883 261a 	strb.w	r2, [r3, #1562]	; 0x61a
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	221f      	movs	r2, #31
 8007e84:	f883 2621 	strb.w	r2, [r3, #1569]	; 0x621
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	221f      	movs	r2, #31
 8007e8c:	f883 2622 	strb.w	r2, [r3, #1570]	; 0x622
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2210      	movs	r2, #16
 8007e94:	f883 2623 	strb.w	r2, [r3, #1571]	; 0x623
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2210      	movs	r2, #16
 8007e9c:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2210      	movs	r2, #16
 8007ea4:	f883 2625 	strb.w	r2, [r3, #1573]	; 0x625
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2210      	movs	r2, #16
 8007eac:	f883 2626 	strb.w	r2, [r3, #1574]	; 0x626
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2210      	movs	r2, #16
 8007eb4:	f883 2627 	strb.w	r2, [r3, #1575]	; 0x627
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2210      	movs	r2, #16
 8007ebc:	f883 2628 	strb.w	r2, [r3, #1576]	; 0x628
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	221f      	movs	r2, #31
 8007ec4:	f883 2629 	strb.w	r2, [r3, #1577]	; 0x629
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	221f      	movs	r2, #31
 8007ecc:	f883 262a 	strb.w	r2, [r3, #1578]	; 0x62a
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2210      	movs	r2, #16
 8007ed4:	f883 262b 	strb.w	r2, [r3, #1579]	; 0x62b
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2210      	movs	r2, #16
 8007edc:	f883 262c 	strb.w	r2, [r3, #1580]	; 0x62c
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2210      	movs	r2, #16
 8007ee4:	f883 262d 	strb.w	r2, [r3, #1581]	; 0x62d
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2210      	movs	r2, #16
 8007eec:	f883 262e 	strb.w	r2, [r3, #1582]	; 0x62e
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2210      	movs	r2, #16
 8007ef4:	f883 262f 	strb.w	r2, [r3, #1583]	; 0x62f
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2210      	movs	r2, #16
 8007efc:	f883 2630 	strb.w	r2, [r3, #1584]	; 0x630
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	22f0      	movs	r2, #240	; 0xf0
 8007f04:	f883 2631 	strb.w	r2, [r3, #1585]	; 0x631
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	22f0      	movs	r2, #240	; 0xf0
 8007f0c:	f883 2632 	strb.w	r2, [r3, #1586]	; 0x632
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2210      	movs	r2, #16
 8007f14:	f883 2633 	strb.w	r2, [r3, #1587]	; 0x633
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2210      	movs	r2, #16
 8007f1c:	f883 2634 	strb.w	r2, [r3, #1588]	; 0x634
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2210      	movs	r2, #16
 8007f24:	f883 2635 	strb.w	r2, [r3, #1589]	; 0x635
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	22ff      	movs	r2, #255	; 0xff
 8007f2c:	f883 2639 	strb.w	r2, [r3, #1593]	; 0x639
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	22ff      	movs	r2, #255	; 0xff
 8007f34:	f883 263a 	strb.w	r2, [r3, #1594]	; 0x63a
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2210      	movs	r2, #16
 8007f3c:	f883 263b 	strb.w	r2, [r3, #1595]	; 0x63b
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2210      	movs	r2, #16
 8007f44:	f883 263c 	strb.w	r2, [r3, #1596]	; 0x63c
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2210      	movs	r2, #16
 8007f4c:	f883 263d 	strb.w	r2, [r3, #1597]	; 0x63d
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2210      	movs	r2, #16
 8007f54:	f883 263e 	strb.w	r2, [r3, #1598]	; 0x63e
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2210      	movs	r2, #16
 8007f5c:	f883 263f 	strb.w	r2, [r3, #1599]	; 0x63f
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2210      	movs	r2, #16
 8007f64:	f883 2640 	strb.w	r2, [r3, #1600]	; 0x640
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2210      	movs	r2, #16
 8007f6c:	f883 2641 	strb.w	r2, [r3, #1601]	; 0x641
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2210      	movs	r2, #16
 8007f74:	f883 2642 	strb.w	r2, [r3, #1602]	; 0x642
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2210      	movs	r2, #16
 8007f7c:	f883 2643 	strb.w	r2, [r3, #1603]	; 0x643
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2210      	movs	r2, #16
 8007f84:	f883 2644 	strb.w	r2, [r3, #1604]	; 0x644
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2210      	movs	r2, #16
 8007f8c:	f883 2645 	strb.w	r2, [r3, #1605]	; 0x645
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2210      	movs	r2, #16
 8007f94:	f883 2646 	strb.w	r2, [r3, #1606]	; 0x646
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2210      	movs	r2, #16
 8007f9c:	f883 2647 	strb.w	r2, [r3, #1607]	; 0x647
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2210      	movs	r2, #16
 8007fa4:	f883 2648 	strb.w	r2, [r3, #1608]	; 0x648
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	22ff      	movs	r2, #255	; 0xff
 8007fac:	f883 2649 	strb.w	r2, [r3, #1609]	; 0x649
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	22ff      	movs	r2, #255	; 0xff
 8007fb4:	f883 264a 	strb.w	r2, [r3, #1610]	; 0x64a
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2210      	movs	r2, #16
 8007fbc:	f883 264b 	strb.w	r2, [r3, #1611]	; 0x64b
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2210      	movs	r2, #16
 8007fc4:	f883 264c 	strb.w	r2, [r3, #1612]	; 0x64c
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2210      	movs	r2, #16
 8007fcc:	f883 264d 	strb.w	r2, [r3, #1613]	; 0x64d
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	22ff      	movs	r2, #255	; 0xff
 8007fd4:	f883 2651 	strb.w	r2, [r3, #1617]	; 0x651
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	22ff      	movs	r2, #255	; 0xff
 8007fdc:	f883 2652 	strb.w	r2, [r3, #1618]	; 0x652
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2214      	movs	r2, #20
 8007fe4:	f883 2653 	strb.w	r2, [r3, #1619]	; 0x653
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2214      	movs	r2, #20
 8007fec:	f883 2654 	strb.w	r2, [r3, #1620]	; 0x654
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2214      	movs	r2, #20
 8007ff4:	f883 2655 	strb.w	r2, [r3, #1621]	; 0x655
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	22ff      	movs	r2, #255	; 0xff
 8007ffc:	f883 2658 	strb.w	r2, [r3, #1624]	; 0x658
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	22ff      	movs	r2, #255	; 0xff
 8008004:	f883 2659 	strb.w	r2, [r3, #1625]	; 0x659
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	22ff      	movs	r2, #255	; 0xff
 800800c:	f883 265b 	strb.w	r2, [r3, #1627]	; 0x65b
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	22ff      	movs	r2, #255	; 0xff
 8008014:	f883 265c 	strb.w	r2, [r3, #1628]	; 0x65c
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2210      	movs	r2, #16
 800801c:	f883 265d 	strb.w	r2, [r3, #1629]	; 0x65d
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	221f      	movs	r2, #31
 8008024:	f883 2660 	strb.w	r2, [r3, #1632]	; 0x660
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	221f      	movs	r2, #31
 800802c:	f883 2661 	strb.w	r2, [r3, #1633]	; 0x661
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2210      	movs	r2, #16
 8008034:	f883 2662 	strb.w	r2, [r3, #1634]	; 0x662
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2217      	movs	r2, #23
 800803c:	f883 2663 	strb.w	r2, [r3, #1635]	; 0x663
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2217      	movs	r2, #23
 8008044:	f883 2664 	strb.w	r2, [r3, #1636]	; 0x664
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2214      	movs	r2, #20
 800804c:	f883 2665 	strb.w	r2, [r3, #1637]	; 0x665
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	22fc      	movs	r2, #252	; 0xfc
 8008054:	f883 2668 	strb.w	r2, [r3, #1640]	; 0x668
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	22fc      	movs	r2, #252	; 0xfc
 800805c:	f883 2669 	strb.w	r2, [r3, #1641]	; 0x669
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2204      	movs	r2, #4
 8008064:	f883 266a 	strb.w	r2, [r3, #1642]	; 0x66a
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	22f4      	movs	r2, #244	; 0xf4
 800806c:	f883 266b 	strb.w	r2, [r3, #1643]	; 0x66b
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	22f4      	movs	r2, #244	; 0xf4
 8008074:	f883 266c 	strb.w	r2, [r3, #1644]	; 0x66c
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2214      	movs	r2, #20
 800807c:	f883 266d 	strb.w	r2, [r3, #1645]	; 0x66d
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2214      	movs	r2, #20
 8008084:	f883 266e 	strb.w	r2, [r3, #1646]	; 0x66e
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2214      	movs	r2, #20
 800808c:	f883 266f 	strb.w	r2, [r3, #1647]	; 0x66f
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2217      	movs	r2, #23
 8008094:	f883 2670 	strb.w	r2, [r3, #1648]	; 0x670
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2217      	movs	r2, #23
 800809c:	f883 2671 	strb.w	r2, [r3, #1649]	; 0x671
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2210      	movs	r2, #16
 80080a4:	f883 2672 	strb.w	r2, [r3, #1650]	; 0x672
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2217      	movs	r2, #23
 80080ac:	f883 2673 	strb.w	r2, [r3, #1651]	; 0x673
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2217      	movs	r2, #23
 80080b4:	f883 2674 	strb.w	r2, [r3, #1652]	; 0x674
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2214      	movs	r2, #20
 80080bc:	f883 2675 	strb.w	r2, [r3, #1653]	; 0x675
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2214      	movs	r2, #20
 80080c4:	f883 2676 	strb.w	r2, [r3, #1654]	; 0x676
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2214      	movs	r2, #20
 80080cc:	f883 2677 	strb.w	r2, [r3, #1655]	; 0x677
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	22f4      	movs	r2, #244	; 0xf4
 80080d4:	f883 2678 	strb.w	r2, [r3, #1656]	; 0x678
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	22f4      	movs	r2, #244	; 0xf4
 80080dc:	f883 2679 	strb.w	r2, [r3, #1657]	; 0x679
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2204      	movs	r2, #4
 80080e4:	f883 267a 	strb.w	r2, [r3, #1658]	; 0x67a
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	22f4      	movs	r2, #244	; 0xf4
 80080ec:	f883 267b 	strb.w	r2, [r3, #1659]	; 0x67b
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	22f4      	movs	r2, #244	; 0xf4
 80080f4:	f883 267c 	strb.w	r2, [r3, #1660]	; 0x67c
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2214      	movs	r2, #20
 80080fc:	f883 267d 	strb.w	r2, [r3, #1661]	; 0x67d
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	22ff      	movs	r2, #255	; 0xff
 8008104:	f883 2680 	strb.w	r2, [r3, #1664]	; 0x680
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	22ff      	movs	r2, #255	; 0xff
 800810c:	f883 2681 	strb.w	r2, [r3, #1665]	; 0x681
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	22f7      	movs	r2, #247	; 0xf7
 8008114:	f883 2683 	strb.w	r2, [r3, #1667]	; 0x683
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	22f7      	movs	r2, #247	; 0xf7
 800811c:	f883 2684 	strb.w	r2, [r3, #1668]	; 0x684
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2214      	movs	r2, #20
 8008124:	f883 2685 	strb.w	r2, [r3, #1669]	; 0x685
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2214      	movs	r2, #20
 800812c:	f883 2686 	strb.w	r2, [r3, #1670]	; 0x686
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2214      	movs	r2, #20
 8008134:	f883 2687 	strb.w	r2, [r3, #1671]	; 0x687
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2214      	movs	r2, #20
 800813c:	f883 2688 	strb.w	r2, [r3, #1672]	; 0x688
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2214      	movs	r2, #20
 8008144:	f883 2689 	strb.w	r2, [r3, #1673]	; 0x689
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2214      	movs	r2, #20
 800814c:	f883 268a 	strb.w	r2, [r3, #1674]	; 0x68a
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2214      	movs	r2, #20
 8008154:	f883 268b 	strb.w	r2, [r3, #1675]	; 0x68b
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2214      	movs	r2, #20
 800815c:	f883 268c 	strb.w	r2, [r3, #1676]	; 0x68c
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2214      	movs	r2, #20
 8008164:	f883 268d 	strb.w	r2, [r3, #1677]	; 0x68d
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2214      	movs	r2, #20
 800816c:	f883 268e 	strb.w	r2, [r3, #1678]	; 0x68e
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2214      	movs	r2, #20
 8008174:	f883 268f 	strb.w	r2, [r3, #1679]	; 0x68f
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	22f7      	movs	r2, #247	; 0xf7
 800817c:	f883 2690 	strb.w	r2, [r3, #1680]	; 0x690
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	22f7      	movs	r2, #247	; 0xf7
 8008184:	f883 2691 	strb.w	r2, [r3, #1681]	; 0x691
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	22f7      	movs	r2, #247	; 0xf7
 800818c:	f883 2693 	strb.w	r2, [r3, #1683]	; 0x693
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	22f7      	movs	r2, #247	; 0xf7
 8008194:	f883 2694 	strb.w	r2, [r3, #1684]	; 0x694
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2214      	movs	r2, #20
 800819c:	f883 2695 	strb.w	r2, [r3, #1685]	; 0x695
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2214      	movs	r2, #20
 80081a4:	f883 2696 	strb.w	r2, [r3, #1686]	; 0x696
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2214      	movs	r2, #20
 80081ac:	f883 2697 	strb.w	r2, [r3, #1687]	; 0x697
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2214      	movs	r2, #20
 80081b4:	f883 2698 	strb.w	r2, [r3, #1688]	; 0x698
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2217      	movs	r2, #23
 80081bc:	f883 2699 	strb.w	r2, [r3, #1689]	; 0x699
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2217      	movs	r2, #23
 80081c4:	f883 269a 	strb.w	r2, [r3, #1690]	; 0x69a
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2214      	movs	r2, #20
 80081cc:	f883 269b 	strb.w	r2, [r3, #1691]	; 0x69b
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2214      	movs	r2, #20
 80081d4:	f883 269c 	strb.w	r2, [r3, #1692]	; 0x69c
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2214      	movs	r2, #20
 80081dc:	f883 269d 	strb.w	r2, [r3, #1693]	; 0x69d
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2210      	movs	r2, #16
 80081e4:	f883 269e 	strb.w	r2, [r3, #1694]	; 0x69e
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2210      	movs	r2, #16
 80081ec:	f883 269f 	strb.w	r2, [r3, #1695]	; 0x69f
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	221f      	movs	r2, #31
 80081f4:	f883 26a0 	strb.w	r2, [r3, #1696]	; 0x6a0
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	221f      	movs	r2, #31
 80081fc:	f883 26a1 	strb.w	r2, [r3, #1697]	; 0x6a1
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2210      	movs	r2, #16
 8008204:	f883 26a2 	strb.w	r2, [r3, #1698]	; 0x6a2
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	221f      	movs	r2, #31
 800820c:	f883 26a3 	strb.w	r2, [r3, #1699]	; 0x6a3
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	221f      	movs	r2, #31
 8008214:	f883 26a4 	strb.w	r2, [r3, #1700]	; 0x6a4
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2210      	movs	r2, #16
 800821c:	f883 26a5 	strb.w	r2, [r3, #1701]	; 0x6a5
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2214      	movs	r2, #20
 8008224:	f883 26a6 	strb.w	r2, [r3, #1702]	; 0x6a6
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2214      	movs	r2, #20
 800822c:	f883 26a7 	strb.w	r2, [r3, #1703]	; 0x6a7
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2214      	movs	r2, #20
 8008234:	f883 26a8 	strb.w	r2, [r3, #1704]	; 0x6a8
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	22f4      	movs	r2, #244	; 0xf4
 800823c:	f883 26a9 	strb.w	r2, [r3, #1705]	; 0x6a9
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	22f4      	movs	r2, #244	; 0xf4
 8008244:	f883 26aa 	strb.w	r2, [r3, #1706]	; 0x6aa
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2214      	movs	r2, #20
 800824c:	f883 26ab 	strb.w	r2, [r3, #1707]	; 0x6ab
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2214      	movs	r2, #20
 8008254:	f883 26ac 	strb.w	r2, [r3, #1708]	; 0x6ac
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2214      	movs	r2, #20
 800825c:	f883 26ad 	strb.w	r2, [r3, #1709]	; 0x6ad
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2210      	movs	r2, #16
 8008264:	f883 26ae 	strb.w	r2, [r3, #1710]	; 0x6ae
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2210      	movs	r2, #16
 800826c:	f883 26af 	strb.w	r2, [r3, #1711]	; 0x6af
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	22f0      	movs	r2, #240	; 0xf0
 8008274:	f883 26b0 	strb.w	r2, [r3, #1712]	; 0x6b0
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	22f0      	movs	r2, #240	; 0xf0
 800827c:	f883 26b1 	strb.w	r2, [r3, #1713]	; 0x6b1
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2210      	movs	r2, #16
 8008284:	f883 26b2 	strb.w	r2, [r3, #1714]	; 0x6b2
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	22f0      	movs	r2, #240	; 0xf0
 800828c:	f883 26b3 	strb.w	r2, [r3, #1715]	; 0x6b3
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	22f0      	movs	r2, #240	; 0xf0
 8008294:	f883 26b4 	strb.w	r2, [r3, #1716]	; 0x6b4
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2210      	movs	r2, #16
 800829c:	f883 26b5 	strb.w	r2, [r3, #1717]	; 0x6b5
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	221f      	movs	r2, #31
 80082a4:	f883 26b8 	strb.w	r2, [r3, #1720]	; 0x6b8
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	221f      	movs	r2, #31
 80082ac:	f883 26b9 	strb.w	r2, [r3, #1721]	; 0x6b9
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2210      	movs	r2, #16
 80082b4:	f883 26ba 	strb.w	r2, [r3, #1722]	; 0x6ba
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	221f      	movs	r2, #31
 80082bc:	f883 26bb 	strb.w	r2, [r3, #1723]	; 0x6bb
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	221f      	movs	r2, #31
 80082c4:	f883 26bc 	strb.w	r2, [r3, #1724]	; 0x6bc
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2210      	movs	r2, #16
 80082cc:	f883 26bd 	strb.w	r2, [r3, #1725]	; 0x6bd
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	221f      	movs	r2, #31
 80082d4:	f883 26c1 	strb.w	r2, [r3, #1729]	; 0x6c1
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	221f      	movs	r2, #31
 80082dc:	f883 26c2 	strb.w	r2, [r3, #1730]	; 0x6c2
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2214      	movs	r2, #20
 80082e4:	f883 26c3 	strb.w	r2, [r3, #1731]	; 0x6c3
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2214      	movs	r2, #20
 80082ec:	f883 26c4 	strb.w	r2, [r3, #1732]	; 0x6c4
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2214      	movs	r2, #20
 80082f4:	f883 26c5 	strb.w	r2, [r3, #1733]	; 0x6c5
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	22fc      	movs	r2, #252	; 0xfc
 80082fc:	f883 26c9 	strb.w	r2, [r3, #1737]	; 0x6c9
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	22fc      	movs	r2, #252	; 0xfc
 8008304:	f883 26ca 	strb.w	r2, [r3, #1738]	; 0x6ca
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2214      	movs	r2, #20
 800830c:	f883 26cb 	strb.w	r2, [r3, #1739]	; 0x6cb
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2214      	movs	r2, #20
 8008314:	f883 26cc 	strb.w	r2, [r3, #1740]	; 0x6cc
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2214      	movs	r2, #20
 800831c:	f883 26cd 	strb.w	r2, [r3, #1741]	; 0x6cd
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	22f0      	movs	r2, #240	; 0xf0
 8008324:	f883 26d0 	strb.w	r2, [r3, #1744]	; 0x6d0
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	22f0      	movs	r2, #240	; 0xf0
 800832c:	f883 26d1 	strb.w	r2, [r3, #1745]	; 0x6d1
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2210      	movs	r2, #16
 8008334:	f883 26d2 	strb.w	r2, [r3, #1746]	; 0x6d2
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	22f0      	movs	r2, #240	; 0xf0
 800833c:	f883 26d3 	strb.w	r2, [r3, #1747]	; 0x6d3
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	22f0      	movs	r2, #240	; 0xf0
 8008344:	f883 26d4 	strb.w	r2, [r3, #1748]	; 0x6d4
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2210      	movs	r2, #16
 800834c:	f883 26d5 	strb.w	r2, [r3, #1749]	; 0x6d5
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2210      	movs	r2, #16
 8008354:	f883 26d6 	strb.w	r2, [r3, #1750]	; 0x6d6
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2210      	movs	r2, #16
 800835c:	f883 26d7 	strb.w	r2, [r3, #1751]	; 0x6d7
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	22ff      	movs	r2, #255	; 0xff
 8008364:	f883 26d8 	strb.w	r2, [r3, #1752]	; 0x6d8
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	22ff      	movs	r2, #255	; 0xff
 800836c:	f883 26d9 	strb.w	r2, [r3, #1753]	; 0x6d9
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2210      	movs	r2, #16
 8008374:	f883 26da 	strb.w	r2, [r3, #1754]	; 0x6da
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	22ff      	movs	r2, #255	; 0xff
 800837c:	f883 26db 	strb.w	r2, [r3, #1755]	; 0x6db
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	22ff      	movs	r2, #255	; 0xff
 8008384:	f883 26dc 	strb.w	r2, [r3, #1756]	; 0x6dc
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2210      	movs	r2, #16
 800838c:	f883 26dd 	strb.w	r2, [r3, #1757]	; 0x6dd
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2214      	movs	r2, #20
 8008394:	f883 26de 	strb.w	r2, [r3, #1758]	; 0x6de
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2214      	movs	r2, #20
 800839c:	f883 26df 	strb.w	r2, [r3, #1759]	; 0x6df
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2214      	movs	r2, #20
 80083a4:	f883 26e0 	strb.w	r2, [r3, #1760]	; 0x6e0
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	22ff      	movs	r2, #255	; 0xff
 80083ac:	f883 26e1 	strb.w	r2, [r3, #1761]	; 0x6e1
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	22ff      	movs	r2, #255	; 0xff
 80083b4:	f883 26e2 	strb.w	r2, [r3, #1762]	; 0x6e2
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2214      	movs	r2, #20
 80083bc:	f883 26e3 	strb.w	r2, [r3, #1763]	; 0x6e3
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2214      	movs	r2, #20
 80083c4:	f883 26e4 	strb.w	r2, [r3, #1764]	; 0x6e4
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2214      	movs	r2, #20
 80083cc:	f883 26e5 	strb.w	r2, [r3, #1765]	; 0x6e5
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2210      	movs	r2, #16
 80083d4:	f883 26e6 	strb.w	r2, [r3, #1766]	; 0x6e6
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2210      	movs	r2, #16
 80083dc:	f883 26e7 	strb.w	r2, [r3, #1767]	; 0x6e7
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2210      	movs	r2, #16
 80083e4:	f883 26e8 	strb.w	r2, [r3, #1768]	; 0x6e8
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	221f      	movs	r2, #31
 80083ec:	f883 26e9 	strb.w	r2, [r3, #1769]	; 0x6e9
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	221f      	movs	r2, #31
 80083f4:	f883 26ea 	strb.w	r2, [r3, #1770]	; 0x6ea
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	22f0      	movs	r2, #240	; 0xf0
 80083fc:	f883 26f1 	strb.w	r2, [r3, #1777]	; 0x6f1
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	22f0      	movs	r2, #240	; 0xf0
 8008404:	f883 26f2 	strb.w	r2, [r3, #1778]	; 0x6f2
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2210      	movs	r2, #16
 800840c:	f883 26f3 	strb.w	r2, [r3, #1779]	; 0x6f3
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2210      	movs	r2, #16
 8008414:	f883 26f4 	strb.w	r2, [r3, #1780]	; 0x6f4
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2210      	movs	r2, #16
 800841c:	f883 26f5 	strb.w	r2, [r3, #1781]	; 0x6f5
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	22ff      	movs	r2, #255	; 0xff
 8008424:	f883 26f6 	strb.w	r2, [r3, #1782]	; 0x6f6
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	22ff      	movs	r2, #255	; 0xff
 800842c:	f883 26f7 	strb.w	r2, [r3, #1783]	; 0x6f7
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	22ff      	movs	r2, #255	; 0xff
 8008434:	f883 26f8 	strb.w	r2, [r3, #1784]	; 0x6f8
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	22ff      	movs	r2, #255	; 0xff
 800843c:	f883 26f9 	strb.w	r2, [r3, #1785]	; 0x6f9
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	22ff      	movs	r2, #255	; 0xff
 8008444:	f883 26fa 	strb.w	r2, [r3, #1786]	; 0x6fa
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	22ff      	movs	r2, #255	; 0xff
 800844c:	f883 26fb 	strb.w	r2, [r3, #1787]	; 0x6fb
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	22ff      	movs	r2, #255	; 0xff
 8008454:	f883 26fc 	strb.w	r2, [r3, #1788]	; 0x6fc
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	22ff      	movs	r2, #255	; 0xff
 800845c:	f883 26fd 	strb.w	r2, [r3, #1789]	; 0x6fd
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	22f0      	movs	r2, #240	; 0xf0
 8008464:	f883 26fe 	strb.w	r2, [r3, #1790]	; 0x6fe
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	22f0      	movs	r2, #240	; 0xf0
 800846c:	f883 26ff 	strb.w	r2, [r3, #1791]	; 0x6ff
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	22f0      	movs	r2, #240	; 0xf0
 8008474:	f883 2700 	strb.w	r2, [r3, #1792]	; 0x700
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	22f0      	movs	r2, #240	; 0xf0
 800847c:	f883 2701 	strb.w	r2, [r3, #1793]	; 0x701
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	22f0      	movs	r2, #240	; 0xf0
 8008484:	f883 2702 	strb.w	r2, [r3, #1794]	; 0x702
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	22f0      	movs	r2, #240	; 0xf0
 800848c:	f883 2703 	strb.w	r2, [r3, #1795]	; 0x703
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	22f0      	movs	r2, #240	; 0xf0
 8008494:	f883 2704 	strb.w	r2, [r3, #1796]	; 0x704
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	22f0      	movs	r2, #240	; 0xf0
 800849c:	f883 2705 	strb.w	r2, [r3, #1797]	; 0x705
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	22ff      	movs	r2, #255	; 0xff
 80084a4:	f883 2706 	strb.w	r2, [r3, #1798]	; 0x706
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	22ff      	movs	r2, #255	; 0xff
 80084ac:	f883 2707 	strb.w	r2, [r3, #1799]	; 0x707
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	22ff      	movs	r2, #255	; 0xff
 80084b4:	f883 2708 	strb.w	r2, [r3, #1800]	; 0x708
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	22ff      	movs	r2, #255	; 0xff
 80084bc:	f883 2709 	strb.w	r2, [r3, #1801]	; 0x709
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	22ff      	movs	r2, #255	; 0xff
 80084c4:	f883 2712 	strb.w	r2, [r3, #1810]	; 0x712
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	22ff      	movs	r2, #255	; 0xff
 80084cc:	f883 2713 	strb.w	r2, [r3, #1811]	; 0x713
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	22ff      	movs	r2, #255	; 0xff
 80084d4:	f883 2714 	strb.w	r2, [r3, #1812]	; 0x714
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	22ff      	movs	r2, #255	; 0xff
 80084dc:	f883 2715 	strb.w	r2, [r3, #1813]	; 0x715
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	220f      	movs	r2, #15
 80084e4:	f883 2716 	strb.w	r2, [r3, #1814]	; 0x716
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	220f      	movs	r2, #15
 80084ec:	f883 2717 	strb.w	r2, [r3, #1815]	; 0x717
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	220f      	movs	r2, #15
 80084f4:	f883 2718 	strb.w	r2, [r3, #1816]	; 0x718
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	220f      	movs	r2, #15
 80084fc:	f883 2719 	strb.w	r2, [r3, #1817]	; 0x719
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	220f      	movs	r2, #15
 8008504:	f883 271a 	strb.w	r2, [r3, #1818]	; 0x71a
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	220f      	movs	r2, #15
 800850c:	f883 271b 	strb.w	r2, [r3, #1819]	; 0x71b
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	220f      	movs	r2, #15
 8008514:	f883 271c 	strb.w	r2, [r3, #1820]	; 0x71c
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	220f      	movs	r2, #15
 800851c:	f883 271d 	strb.w	r2, [r3, #1821]	; 0x71d
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2238      	movs	r2, #56	; 0x38
 8008524:	f883 271e 	strb.w	r2, [r3, #1822]	; 0x71e
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	227c      	movs	r2, #124	; 0x7c
 800852c:	f883 271f 	strb.w	r2, [r3, #1823]	; 0x71f
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2244      	movs	r2, #68	; 0x44
 8008534:	f883 2720 	strb.w	r2, [r3, #1824]	; 0x720
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	226c      	movs	r2, #108	; 0x6c
 800853c:	f883 2721 	strb.w	r2, [r3, #1825]	; 0x721
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2238      	movs	r2, #56	; 0x38
 8008544:	f883 2722 	strb.w	r2, [r3, #1826]	; 0x722
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	226c      	movs	r2, #108	; 0x6c
 800854c:	f883 2723 	strb.w	r2, [r3, #1827]	; 0x723
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2244      	movs	r2, #68	; 0x44
 8008554:	f883 2724 	strb.w	r2, [r3, #1828]	; 0x724
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	22fc      	movs	r2, #252	; 0xfc
 800855c:	f883 2726 	strb.w	r2, [r3, #1830]	; 0x726
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	22fe      	movs	r2, #254	; 0xfe
 8008564:	f883 2727 	strb.w	r2, [r3, #1831]	; 0x727
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	222a      	movs	r2, #42	; 0x2a
 800856c:	f883 2728 	strb.w	r2, [r3, #1832]	; 0x728
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	222a      	movs	r2, #42	; 0x2a
 8008574:	f883 2729 	strb.w	r2, [r3, #1833]	; 0x729
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	223e      	movs	r2, #62	; 0x3e
 800857c:	f883 272a 	strb.w	r2, [r3, #1834]	; 0x72a
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2214      	movs	r2, #20
 8008584:	f883 272b 	strb.w	r2, [r3, #1835]	; 0x72b
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	227e      	movs	r2, #126	; 0x7e
 800858c:	f883 272e 	strb.w	r2, [r3, #1838]	; 0x72e
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	227e      	movs	r2, #126	; 0x7e
 8008594:	f883 272f 	strb.w	r2, [r3, #1839]	; 0x72f
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2202      	movs	r2, #2
 800859c:	f883 2730 	strb.w	r2, [r3, #1840]	; 0x730
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2202      	movs	r2, #2
 80085a4:	f883 2731 	strb.w	r2, [r3, #1841]	; 0x731
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2206      	movs	r2, #6
 80085ac:	f883 2732 	strb.w	r2, [r3, #1842]	; 0x732
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2206      	movs	r2, #6
 80085b4:	f883 2733 	strb.w	r2, [r3, #1843]	; 0x733
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2202      	movs	r2, #2
 80085bc:	f883 2736 	strb.w	r2, [r3, #1846]	; 0x736
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	227e      	movs	r2, #126	; 0x7e
 80085c4:	f883 2737 	strb.w	r2, [r3, #1847]	; 0x737
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	227e      	movs	r2, #126	; 0x7e
 80085cc:	f883 2738 	strb.w	r2, [r3, #1848]	; 0x738
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2202      	movs	r2, #2
 80085d4:	f883 2739 	strb.w	r2, [r3, #1849]	; 0x739
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	227e      	movs	r2, #126	; 0x7e
 80085dc:	f883 273a 	strb.w	r2, [r3, #1850]	; 0x73a
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	227e      	movs	r2, #126	; 0x7e
 80085e4:	f883 273b 	strb.w	r2, [r3, #1851]	; 0x73b
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2202      	movs	r2, #2
 80085ec:	f883 273c 	strb.w	r2, [r3, #1852]	; 0x73c
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2263      	movs	r2, #99	; 0x63
 80085f4:	f883 273e 	strb.w	r2, [r3, #1854]	; 0x73e
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2277      	movs	r2, #119	; 0x77
 80085fc:	f883 273f 	strb.w	r2, [r3, #1855]	; 0x73f
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	225d      	movs	r2, #93	; 0x5d
 8008604:	f883 2740 	strb.w	r2, [r3, #1856]	; 0x740
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2249      	movs	r2, #73	; 0x49
 800860c:	f883 2741 	strb.w	r2, [r3, #1857]	; 0x741
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2263      	movs	r2, #99	; 0x63
 8008614:	f883 2742 	strb.w	r2, [r3, #1858]	; 0x742
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2263      	movs	r2, #99	; 0x63
 800861c:	f883 2743 	strb.w	r2, [r3, #1859]	; 0x743
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2238      	movs	r2, #56	; 0x38
 8008624:	f883 2746 	strb.w	r2, [r3, #1862]	; 0x746
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	227c      	movs	r2, #124	; 0x7c
 800862c:	f883 2747 	strb.w	r2, [r3, #1863]	; 0x747
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2244      	movs	r2, #68	; 0x44
 8008634:	f883 2748 	strb.w	r2, [r3, #1864]	; 0x748
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	227c      	movs	r2, #124	; 0x7c
 800863c:	f883 2749 	strb.w	r2, [r3, #1865]	; 0x749
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	223c      	movs	r2, #60	; 0x3c
 8008644:	f883 274a 	strb.w	r2, [r3, #1866]	; 0x74a
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2204      	movs	r2, #4
 800864c:	f883 274b 	strb.w	r2, [r3, #1867]	; 0x74b
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2204      	movs	r2, #4
 8008654:	f883 274c 	strb.w	r2, [r3, #1868]	; 0x74c
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2280      	movs	r2, #128	; 0x80
 800865c:	f883 274e 	strb.w	r2, [r3, #1870]	; 0x74e
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	22fe      	movs	r2, #254	; 0xfe
 8008664:	f883 274f 	strb.w	r2, [r3, #1871]	; 0x74f
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	227e      	movs	r2, #126	; 0x7e
 800866c:	f883 2750 	strb.w	r2, [r3, #1872]	; 0x750
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2220      	movs	r2, #32
 8008674:	f883 2751 	strb.w	r2, [r3, #1873]	; 0x751
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2220      	movs	r2, #32
 800867c:	f883 2752 	strb.w	r2, [r3, #1874]	; 0x752
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	223e      	movs	r2, #62	; 0x3e
 8008684:	f883 2753 	strb.w	r2, [r3, #1875]	; 0x753
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	221e      	movs	r2, #30
 800868c:	f883 2754 	strb.w	r2, [r3, #1876]	; 0x754
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2204      	movs	r2, #4
 8008694:	f883 2756 	strb.w	r2, [r3, #1878]	; 0x756
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2206      	movs	r2, #6
 800869c:	f883 2757 	strb.w	r2, [r3, #1879]	; 0x757
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2202      	movs	r2, #2
 80086a4:	f883 2758 	strb.w	r2, [r3, #1880]	; 0x758
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	227e      	movs	r2, #126	; 0x7e
 80086ac:	f883 2759 	strb.w	r2, [r3, #1881]	; 0x759
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	227c      	movs	r2, #124	; 0x7c
 80086b4:	f883 275a 	strb.w	r2, [r3, #1882]	; 0x75a
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2206      	movs	r2, #6
 80086bc:	f883 275b 	strb.w	r2, [r3, #1883]	; 0x75b
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2202      	movs	r2, #2
 80086c4:	f883 275c 	strb.w	r2, [r3, #1884]	; 0x75c
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2299      	movs	r2, #153	; 0x99
 80086cc:	f883 275e 	strb.w	r2, [r3, #1886]	; 0x75e
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	22bd      	movs	r2, #189	; 0xbd
 80086d4:	f883 275f 	strb.w	r2, [r3, #1887]	; 0x75f
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	22e7      	movs	r2, #231	; 0xe7
 80086dc:	f883 2760 	strb.w	r2, [r3, #1888]	; 0x760
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	22e7      	movs	r2, #231	; 0xe7
 80086e4:	f883 2761 	strb.w	r2, [r3, #1889]	; 0x761
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	22bd      	movs	r2, #189	; 0xbd
 80086ec:	f883 2762 	strb.w	r2, [r3, #1890]	; 0x762
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2299      	movs	r2, #153	; 0x99
 80086f4:	f883 2763 	strb.w	r2, [r3, #1891]	; 0x763
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	221c      	movs	r2, #28
 80086fc:	f883 2766 	strb.w	r2, [r3, #1894]	; 0x766
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	223e      	movs	r2, #62	; 0x3e
 8008704:	f883 2767 	strb.w	r2, [r3, #1895]	; 0x767
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	226b      	movs	r2, #107	; 0x6b
 800870c:	f883 2768 	strb.w	r2, [r3, #1896]	; 0x768
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2249      	movs	r2, #73	; 0x49
 8008714:	f883 2769 	strb.w	r2, [r3, #1897]	; 0x769
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	226b      	movs	r2, #107	; 0x6b
 800871c:	f883 276a 	strb.w	r2, [r3, #1898]	; 0x76a
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	223e      	movs	r2, #62	; 0x3e
 8008724:	f883 276b 	strb.w	r2, [r3, #1899]	; 0x76b
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	221c      	movs	r2, #28
 800872c:	f883 276c 	strb.w	r2, [r3, #1900]	; 0x76c
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	224c      	movs	r2, #76	; 0x4c
 8008734:	f883 276e 	strb.w	r2, [r3, #1902]	; 0x76e
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	227e      	movs	r2, #126	; 0x7e
 800873c:	f883 276f 	strb.w	r2, [r3, #1903]	; 0x76f
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2273      	movs	r2, #115	; 0x73
 8008744:	f883 2770 	strb.w	r2, [r3, #1904]	; 0x770
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2201      	movs	r2, #1
 800874c:	f883 2771 	strb.w	r2, [r3, #1905]	; 0x771
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2273      	movs	r2, #115	; 0x73
 8008754:	f883 2772 	strb.w	r2, [r3, #1906]	; 0x772
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	227e      	movs	r2, #126	; 0x7e
 800875c:	f883 2773 	strb.w	r2, [r3, #1907]	; 0x773
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	224c      	movs	r2, #76	; 0x4c
 8008764:	f883 2774 	strb.w	r2, [r3, #1908]	; 0x774
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2230      	movs	r2, #48	; 0x30
 800876c:	f883 2776 	strb.w	r2, [r3, #1910]	; 0x776
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2278      	movs	r2, #120	; 0x78
 8008774:	f883 2777 	strb.w	r2, [r3, #1911]	; 0x777
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	224a      	movs	r2, #74	; 0x4a
 800877c:	f883 2778 	strb.w	r2, [r3, #1912]	; 0x778
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	224f      	movs	r2, #79	; 0x4f
 8008784:	f883 2779 	strb.w	r2, [r3, #1913]	; 0x779
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	227d      	movs	r2, #125	; 0x7d
 800878c:	f883 277a 	strb.w	r2, [r3, #1914]	; 0x77a
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2239      	movs	r2, #57	; 0x39
 8008794:	f883 277b 	strb.w	r2, [r3, #1915]	; 0x77b
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2218      	movs	r2, #24
 800879c:	f883 277e 	strb.w	r2, [r3, #1918]	; 0x77e
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	223c      	movs	r2, #60	; 0x3c
 80087a4:	f883 277f 	strb.w	r2, [r3, #1919]	; 0x77f
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2224      	movs	r2, #36	; 0x24
 80087ac:	f883 2780 	strb.w	r2, [r3, #1920]	; 0x780
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	223c      	movs	r2, #60	; 0x3c
 80087b4:	f883 2781 	strb.w	r2, [r3, #1921]	; 0x781
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	223c      	movs	r2, #60	; 0x3c
 80087bc:	f883 2782 	strb.w	r2, [r3, #1922]	; 0x782
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2224      	movs	r2, #36	; 0x24
 80087c4:	f883 2783 	strb.w	r2, [r3, #1923]	; 0x783
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	223c      	movs	r2, #60	; 0x3c
 80087cc:	f883 2784 	strb.w	r2, [r3, #1924]	; 0x784
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2218      	movs	r2, #24
 80087d4:	f883 2785 	strb.w	r2, [r3, #1925]	; 0x785
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2298      	movs	r2, #152	; 0x98
 80087dc:	f883 2786 	strb.w	r2, [r3, #1926]	; 0x786
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	22fc      	movs	r2, #252	; 0xfc
 80087e4:	f883 2787 	strb.w	r2, [r3, #1927]	; 0x787
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2264      	movs	r2, #100	; 0x64
 80087ec:	f883 2788 	strb.w	r2, [r3, #1928]	; 0x788
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	223c      	movs	r2, #60	; 0x3c
 80087f4:	f883 2789 	strb.w	r2, [r3, #1929]	; 0x789
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	223e      	movs	r2, #62	; 0x3e
 80087fc:	f883 278a 	strb.w	r2, [r3, #1930]	; 0x78a
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2227      	movs	r2, #39	; 0x27
 8008804:	f883 278b 	strb.w	r2, [r3, #1931]	; 0x78b
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	223d      	movs	r2, #61	; 0x3d
 800880c:	f883 278c 	strb.w	r2, [r3, #1932]	; 0x78c
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2218      	movs	r2, #24
 8008814:	f883 278d 	strb.w	r2, [r3, #1933]	; 0x78d
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	221c      	movs	r2, #28
 800881c:	f883 278e 	strb.w	r2, [r3, #1934]	; 0x78e
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	223e      	movs	r2, #62	; 0x3e
 8008824:	f883 278f 	strb.w	r2, [r3, #1935]	; 0x78f
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	226b      	movs	r2, #107	; 0x6b
 800882c:	f883 2790 	strb.w	r2, [r3, #1936]	; 0x790
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2249      	movs	r2, #73	; 0x49
 8008834:	f883 2791 	strb.w	r2, [r3, #1937]	; 0x791
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2249      	movs	r2, #73	; 0x49
 800883c:	f883 2792 	strb.w	r2, [r3, #1938]	; 0x792
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	227e      	movs	r2, #126	; 0x7e
 8008844:	f883 2796 	strb.w	r2, [r3, #1942]	; 0x796
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	227f      	movs	r2, #127	; 0x7f
 800884c:	f883 2797 	strb.w	r2, [r3, #1943]	; 0x797
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2201      	movs	r2, #1
 8008854:	f883 2798 	strb.w	r2, [r3, #1944]	; 0x798
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2201      	movs	r2, #1
 800885c:	f883 2799 	strb.w	r2, [r3, #1945]	; 0x799
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	227f      	movs	r2, #127	; 0x7f
 8008864:	f883 279a 	strb.w	r2, [r3, #1946]	; 0x79a
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	227e      	movs	r2, #126	; 0x7e
 800886c:	f883 279b 	strb.w	r2, [r3, #1947]	; 0x79b
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	222a      	movs	r2, #42	; 0x2a
 8008874:	f883 279e 	strb.w	r2, [r3, #1950]	; 0x79e
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	222a      	movs	r2, #42	; 0x2a
 800887c:	f883 279f 	strb.w	r2, [r3, #1951]	; 0x79f
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	222a      	movs	r2, #42	; 0x2a
 8008884:	f883 27a0 	strb.w	r2, [r3, #1952]	; 0x7a0
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	222a      	movs	r2, #42	; 0x2a
 800888c:	f883 27a1 	strb.w	r2, [r3, #1953]	; 0x7a1
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	222a      	movs	r2, #42	; 0x2a
 8008894:	f883 27a2 	strb.w	r2, [r3, #1954]	; 0x7a2
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	222a      	movs	r2, #42	; 0x2a
 800889c:	f883 27a3 	strb.w	r2, [r3, #1955]	; 0x7a3
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2244      	movs	r2, #68	; 0x44
 80088a4:	f883 27a6 	strb.w	r2, [r3, #1958]	; 0x7a6
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2244      	movs	r2, #68	; 0x44
 80088ac:	f883 27a7 	strb.w	r2, [r3, #1959]	; 0x7a7
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	225f      	movs	r2, #95	; 0x5f
 80088b4:	f883 27a8 	strb.w	r2, [r3, #1960]	; 0x7a8
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	225f      	movs	r2, #95	; 0x5f
 80088bc:	f883 27a9 	strb.w	r2, [r3, #1961]	; 0x7a9
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2244      	movs	r2, #68	; 0x44
 80088c4:	f883 27aa 	strb.w	r2, [r3, #1962]	; 0x7aa
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2244      	movs	r2, #68	; 0x44
 80088cc:	f883 27ab 	strb.w	r2, [r3, #1963]	; 0x7ab
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2240      	movs	r2, #64	; 0x40
 80088d4:	f883 27ae 	strb.w	r2, [r3, #1966]	; 0x7ae
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2251      	movs	r2, #81	; 0x51
 80088dc:	f883 27af 	strb.w	r2, [r3, #1967]	; 0x7af
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	225b      	movs	r2, #91	; 0x5b
 80088e4:	f883 27b0 	strb.w	r2, [r3, #1968]	; 0x7b0
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	224e      	movs	r2, #78	; 0x4e
 80088ec:	f883 27b1 	strb.w	r2, [r3, #1969]	; 0x7b1
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2244      	movs	r2, #68	; 0x44
 80088f4:	f883 27b2 	strb.w	r2, [r3, #1970]	; 0x7b2
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2240      	movs	r2, #64	; 0x40
 80088fc:	f883 27b3 	strb.w	r2, [r3, #1971]	; 0x7b3
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2240      	movs	r2, #64	; 0x40
 8008904:	f883 27b6 	strb.w	r2, [r3, #1974]	; 0x7b6
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	2244      	movs	r2, #68	; 0x44
 800890c:	f883 27b7 	strb.w	r2, [r3, #1975]	; 0x7b7
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	224e      	movs	r2, #78	; 0x4e
 8008914:	f883 27b8 	strb.w	r2, [r3, #1976]	; 0x7b8
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	225b      	movs	r2, #91	; 0x5b
 800891c:	f883 27b9 	strb.w	r2, [r3, #1977]	; 0x7b9
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2251      	movs	r2, #81	; 0x51
 8008924:	f883 27ba 	strb.w	r2, [r3, #1978]	; 0x7ba
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2240      	movs	r2, #64	; 0x40
 800892c:	f883 27bb 	strb.w	r2, [r3, #1979]	; 0x7bb
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	22fe      	movs	r2, #254	; 0xfe
 8008934:	f883 27c1 	strb.w	r2, [r3, #1985]	; 0x7c1
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	22ff      	movs	r2, #255	; 0xff
 800893c:	f883 27c2 	strb.w	r2, [r3, #1986]	; 0x7c2
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2201      	movs	r2, #1
 8008944:	f883 27c3 	strb.w	r2, [r3, #1987]	; 0x7c3
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2207      	movs	r2, #7
 800894c:	f883 27c4 	strb.w	r2, [r3, #1988]	; 0x7c4
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2206      	movs	r2, #6
 8008954:	f883 27c5 	strb.w	r2, [r3, #1989]	; 0x7c5
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2260      	movs	r2, #96	; 0x60
 800895c:	f883 27c6 	strb.w	r2, [r3, #1990]	; 0x7c6
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	22e0      	movs	r2, #224	; 0xe0
 8008964:	f883 27c7 	strb.w	r2, [r3, #1991]	; 0x7c7
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2280      	movs	r2, #128	; 0x80
 800896c:	f883 27c8 	strb.w	r2, [r3, #1992]	; 0x7c8
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	22ff      	movs	r2, #255	; 0xff
 8008974:	f883 27c9 	strb.w	r2, [r3, #1993]	; 0x7c9
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	227f      	movs	r2, #127	; 0x7f
 800897c:	f883 27ca 	strb.w	r2, [r3, #1994]	; 0x7ca
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2208      	movs	r2, #8
 8008984:	f883 27ce 	strb.w	r2, [r3, #1998]	; 0x7ce
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2208      	movs	r2, #8
 800898c:	f883 27cf 	strb.w	r2, [r3, #1999]	; 0x7cf
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	226b      	movs	r2, #107	; 0x6b
 8008994:	f883 27d0 	strb.w	r2, [r3, #2000]	; 0x7d0
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	226b      	movs	r2, #107	; 0x6b
 800899c:	f883 27d1 	strb.w	r2, [r3, #2001]	; 0x7d1
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2208      	movs	r2, #8
 80089a4:	f883 27d2 	strb.w	r2, [r3, #2002]	; 0x7d2
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2208      	movs	r2, #8
 80089ac:	f883 27d3 	strb.w	r2, [r3, #2003]	; 0x7d3
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2224      	movs	r2, #36	; 0x24
 80089b4:	f883 27d6 	strb.w	r2, [r3, #2006]	; 0x7d6
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2236      	movs	r2, #54	; 0x36
 80089bc:	f883 27d7 	strb.w	r2, [r3, #2007]	; 0x7d7
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2212      	movs	r2, #18
 80089c4:	f883 27d8 	strb.w	r2, [r3, #2008]	; 0x7d8
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2236      	movs	r2, #54	; 0x36
 80089cc:	f883 27d9 	strb.w	r2, [r3, #2009]	; 0x7d9
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2224      	movs	r2, #36	; 0x24
 80089d4:	f883 27da 	strb.w	r2, [r3, #2010]	; 0x7da
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2236      	movs	r2, #54	; 0x36
 80089dc:	f883 27db 	strb.w	r2, [r3, #2011]	; 0x7db
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2212      	movs	r2, #18
 80089e4:	f883 27dc 	strb.w	r2, [r3, #2012]	; 0x7dc
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2206      	movs	r2, #6
 80089ec:	f883 27df 	strb.w	r2, [r3, #2015]	; 0x7df
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	220f      	movs	r2, #15
 80089f4:	f883 27e0 	strb.w	r2, [r3, #2016]	; 0x7e0
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2209      	movs	r2, #9
 80089fc:	f883 27e1 	strb.w	r2, [r3, #2017]	; 0x7e1
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	220f      	movs	r2, #15
 8008a04:	f883 27e2 	strb.w	r2, [r3, #2018]	; 0x7e2
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2206      	movs	r2, #6
 8008a0c:	f883 27e3 	strb.w	r2, [r3, #2019]	; 0x7e3
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2218      	movs	r2, #24
 8008a14:	f883 27e9 	strb.w	r2, [r3, #2025]	; 0x7e9
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2218      	movs	r2, #24
 8008a1c:	f883 27ea 	strb.w	r2, [r3, #2026]	; 0x7ea
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2210      	movs	r2, #16
 8008a24:	f883 27f1 	strb.w	r2, [r3, #2033]	; 0x7f1
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2210      	movs	r2, #16
 8008a2c:	f883 27f2 	strb.w	r2, [r3, #2034]	; 0x7f2
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2210      	movs	r2, #16
 8008a34:	f883 27f6 	strb.w	r2, [r3, #2038]	; 0x7f6
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2230      	movs	r2, #48	; 0x30
 8008a3c:	f883 27f7 	strb.w	r2, [r3, #2039]	; 0x7f7
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2270      	movs	r2, #112	; 0x70
 8008a44:	f883 27f8 	strb.w	r2, [r3, #2040]	; 0x7f8
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	22c0      	movs	r2, #192	; 0xc0
 8008a4c:	f883 27f9 	strb.w	r2, [r3, #2041]	; 0x7f9
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	22ff      	movs	r2, #255	; 0xff
 8008a54:	f883 27fa 	strb.w	r2, [r3, #2042]	; 0x7fa
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	22ff      	movs	r2, #255	; 0xff
 8008a5c:	f883 27fb 	strb.w	r2, [r3, #2043]	; 0x7fb
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2201      	movs	r2, #1
 8008a64:	f883 27fc 	strb.w	r2, [r3, #2044]	; 0x7fc
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2201      	movs	r2, #1
 8008a6c:	f883 27fd 	strb.w	r2, [r3, #2045]	; 0x7fd
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	221f      	movs	r2, #31
 8008a74:	f883 27ff 	strb.w	r2, [r3, #2047]	; 0x7ff
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	221f      	movs	r2, #31
 8008a7c:	f883 2800 	strb.w	r2, [r3, #2048]	; 0x800
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2201      	movs	r2, #1
 8008a84:	f883 2801 	strb.w	r2, [r3, #2049]	; 0x801
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	221f      	movs	r2, #31
 8008a8c:	f883 2802 	strb.w	r2, [r3, #2050]	; 0x802
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	221e      	movs	r2, #30
 8008a94:	f883 2803 	strb.w	r2, [r3, #2051]	; 0x803
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2219      	movs	r2, #25
 8008a9c:	f883 2807 	strb.w	r2, [r3, #2055]	; 0x807
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	221d      	movs	r2, #29
 8008aa4:	f883 2808 	strb.w	r2, [r3, #2056]	; 0x808
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2217      	movs	r2, #23
 8008aac:	f883 2809 	strb.w	r2, [r3, #2057]	; 0x809
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2212      	movs	r2, #18
 8008ab4:	f883 280a 	strb.w	r2, [r3, #2058]	; 0x80a
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	223c      	movs	r2, #60	; 0x3c
 8008abc:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	223c      	movs	r2, #60	; 0x3c
 8008ac4:	f883 2811 	strb.w	r2, [r3, #2065]	; 0x811
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	223c      	movs	r2, #60	; 0x3c
 8008acc:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	223c      	movs	r2, #60	; 0x3c
 8008ad4:	f883 2813 	strb.w	r2, [r3, #2067]	; 0x813
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f603 0326 	addw	r3, r3, #2086	; 0x826
 8008ade:	f240 12db 	movw	r2, #475	; 0x1db
 8008ae2:	2100      	movs	r1, #0
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f006 fcf7 	bl	800f4d8 <memset>
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	225f      	movs	r2, #95	; 0x5f
 8008aee:	f883 282d 	strb.w	r2, [r3, #2093]	; 0x82d
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	2207      	movs	r2, #7
 8008af6:	f883 2831 	strb.w	r2, [r3, #2097]	; 0x831
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2207      	movs	r2, #7
 8008afe:	f883 2833 	strb.w	r2, [r3, #2099]	; 0x833
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2214      	movs	r2, #20
 8008b06:	f883 2835 	strb.w	r2, [r3, #2101]	; 0x835
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	227f      	movs	r2, #127	; 0x7f
 8008b0e:	f883 2836 	strb.w	r2, [r3, #2102]	; 0x836
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2214      	movs	r2, #20
 8008b16:	f883 2837 	strb.w	r2, [r3, #2103]	; 0x837
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	227f      	movs	r2, #127	; 0x7f
 8008b1e:	f883 2838 	strb.w	r2, [r3, #2104]	; 0x838
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2214      	movs	r2, #20
 8008b26:	f883 2839 	strb.w	r2, [r3, #2105]	; 0x839
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2224      	movs	r2, #36	; 0x24
 8008b2e:	f883 283a 	strb.w	r2, [r3, #2106]	; 0x83a
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	222a      	movs	r2, #42	; 0x2a
 8008b36:	f883 283b 	strb.w	r2, [r3, #2107]	; 0x83b
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	227f      	movs	r2, #127	; 0x7f
 8008b3e:	f883 283c 	strb.w	r2, [r3, #2108]	; 0x83c
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	222a      	movs	r2, #42	; 0x2a
 8008b46:	f883 283d 	strb.w	r2, [r3, #2109]	; 0x83d
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2212      	movs	r2, #18
 8008b4e:	f883 283e 	strb.w	r2, [r3, #2110]	; 0x83e
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2223      	movs	r2, #35	; 0x23
 8008b56:	f883 283f 	strb.w	r2, [r3, #2111]	; 0x83f
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2213      	movs	r2, #19
 8008b5e:	f883 2840 	strb.w	r2, [r3, #2112]	; 0x840
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2208      	movs	r2, #8
 8008b66:	f883 2841 	strb.w	r2, [r3, #2113]	; 0x841
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2264      	movs	r2, #100	; 0x64
 8008b6e:	f883 2842 	strb.w	r2, [r3, #2114]	; 0x842
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2262      	movs	r2, #98	; 0x62
 8008b76:	f883 2843 	strb.w	r2, [r3, #2115]	; 0x843
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	2236      	movs	r2, #54	; 0x36
 8008b7e:	f883 2844 	strb.w	r2, [r3, #2116]	; 0x844
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	2249      	movs	r2, #73	; 0x49
 8008b86:	f883 2845 	strb.w	r2, [r3, #2117]	; 0x845
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2255      	movs	r2, #85	; 0x55
 8008b8e:	f883 2846 	strb.w	r2, [r3, #2118]	; 0x846
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2222      	movs	r2, #34	; 0x22
 8008b96:	f883 2847 	strb.w	r2, [r3, #2119]	; 0x847
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2250      	movs	r2, #80	; 0x50
 8008b9e:	f883 2848 	strb.w	r2, [r3, #2120]	; 0x848
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2205      	movs	r2, #5
 8008ba6:	f883 284a 	strb.w	r2, [r3, #2122]	; 0x84a
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2203      	movs	r2, #3
 8008bae:	f883 284b 	strb.w	r2, [r3, #2123]	; 0x84b
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	221c      	movs	r2, #28
 8008bb6:	f883 284f 	strb.w	r2, [r3, #2127]	; 0x84f
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2222      	movs	r2, #34	; 0x22
 8008bbe:	f883 2850 	strb.w	r2, [r3, #2128]	; 0x850
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2241      	movs	r2, #65	; 0x41
 8008bc6:	f883 2851 	strb.w	r2, [r3, #2129]	; 0x851
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2241      	movs	r2, #65	; 0x41
 8008bce:	f883 2854 	strb.w	r2, [r3, #2132]	; 0x854
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2222      	movs	r2, #34	; 0x22
 8008bd6:	f883 2855 	strb.w	r2, [r3, #2133]	; 0x855
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	221c      	movs	r2, #28
 8008bde:	f883 2856 	strb.w	r2, [r3, #2134]	; 0x856
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2208      	movs	r2, #8
 8008be6:	f883 2858 	strb.w	r2, [r3, #2136]	; 0x858
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	222a      	movs	r2, #42	; 0x2a
 8008bee:	f883 2859 	strb.w	r2, [r3, #2137]	; 0x859
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	221c      	movs	r2, #28
 8008bf6:	f883 285a 	strb.w	r2, [r3, #2138]	; 0x85a
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	222a      	movs	r2, #42	; 0x2a
 8008bfe:	f883 285b 	strb.w	r2, [r3, #2139]	; 0x85b
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2208      	movs	r2, #8
 8008c06:	f883 285c 	strb.w	r2, [r3, #2140]	; 0x85c
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2208      	movs	r2, #8
 8008c0e:	f883 285d 	strb.w	r2, [r3, #2141]	; 0x85d
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2208      	movs	r2, #8
 8008c16:	f883 285e 	strb.w	r2, [r3, #2142]	; 0x85e
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	223e      	movs	r2, #62	; 0x3e
 8008c1e:	f883 285f 	strb.w	r2, [r3, #2143]	; 0x85f
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2208      	movs	r2, #8
 8008c26:	f883 2860 	strb.w	r2, [r3, #2144]	; 0x860
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2208      	movs	r2, #8
 8008c2e:	f883 2861 	strb.w	r2, [r3, #2145]	; 0x861
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2250      	movs	r2, #80	; 0x50
 8008c36:	f883 2863 	strb.w	r2, [r3, #2147]	; 0x863
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2230      	movs	r2, #48	; 0x30
 8008c3e:	f883 2864 	strb.w	r2, [r3, #2148]	; 0x864
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2208      	movs	r2, #8
 8008c46:	f883 2867 	strb.w	r2, [r3, #2151]	; 0x867
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2208      	movs	r2, #8
 8008c4e:	f883 2868 	strb.w	r2, [r3, #2152]	; 0x868
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2208      	movs	r2, #8
 8008c56:	f883 2869 	strb.w	r2, [r3, #2153]	; 0x869
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2208      	movs	r2, #8
 8008c5e:	f883 286a 	strb.w	r2, [r3, #2154]	; 0x86a
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2208      	movs	r2, #8
 8008c66:	f883 286b 	strb.w	r2, [r3, #2155]	; 0x86b
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2230      	movs	r2, #48	; 0x30
 8008c6e:	f883 286d 	strb.w	r2, [r3, #2157]	; 0x86d
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2230      	movs	r2, #48	; 0x30
 8008c76:	f883 286e 	strb.w	r2, [r3, #2158]	; 0x86e
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2220      	movs	r2, #32
 8008c7e:	f883 2871 	strb.w	r2, [r3, #2161]	; 0x871
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	2210      	movs	r2, #16
 8008c86:	f883 2872 	strb.w	r2, [r3, #2162]	; 0x872
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2208      	movs	r2, #8
 8008c8e:	f883 2873 	strb.w	r2, [r3, #2163]	; 0x873
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2204      	movs	r2, #4
 8008c96:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2202      	movs	r2, #2
 8008c9e:	f883 2875 	strb.w	r2, [r3, #2165]	; 0x875
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	223e      	movs	r2, #62	; 0x3e
 8008ca6:	f883 2876 	strb.w	r2, [r3, #2166]	; 0x876
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2251      	movs	r2, #81	; 0x51
 8008cae:	f883 2877 	strb.w	r2, [r3, #2167]	; 0x877
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2249      	movs	r2, #73	; 0x49
 8008cb6:	f883 2878 	strb.w	r2, [r3, #2168]	; 0x878
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2245      	movs	r2, #69	; 0x45
 8008cbe:	f883 2879 	strb.w	r2, [r3, #2169]	; 0x879
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	223e      	movs	r2, #62	; 0x3e
 8008cc6:	f883 287a 	strb.w	r2, [r3, #2170]	; 0x87a
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2242      	movs	r2, #66	; 0x42
 8008cce:	f883 287c 	strb.w	r2, [r3, #2172]	; 0x87c
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	227f      	movs	r2, #127	; 0x7f
 8008cd6:	f883 287d 	strb.w	r2, [r3, #2173]	; 0x87d
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2240      	movs	r2, #64	; 0x40
 8008cde:	f883 287e 	strb.w	r2, [r3, #2174]	; 0x87e
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2242      	movs	r2, #66	; 0x42
 8008ce6:	f883 2880 	strb.w	r2, [r3, #2176]	; 0x880
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2261      	movs	r2, #97	; 0x61
 8008cee:	f883 2881 	strb.w	r2, [r3, #2177]	; 0x881
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2251      	movs	r2, #81	; 0x51
 8008cf6:	f883 2882 	strb.w	r2, [r3, #2178]	; 0x882
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2249      	movs	r2, #73	; 0x49
 8008cfe:	f883 2883 	strb.w	r2, [r3, #2179]	; 0x883
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	2246      	movs	r2, #70	; 0x46
 8008d06:	f883 2884 	strb.w	r2, [r3, #2180]	; 0x884
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	2221      	movs	r2, #33	; 0x21
 8008d0e:	f883 2885 	strb.w	r2, [r3, #2181]	; 0x885
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	2241      	movs	r2, #65	; 0x41
 8008d16:	f883 2886 	strb.w	r2, [r3, #2182]	; 0x886
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2245      	movs	r2, #69	; 0x45
 8008d1e:	f883 2887 	strb.w	r2, [r3, #2183]	; 0x887
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	224b      	movs	r2, #75	; 0x4b
 8008d26:	f883 2888 	strb.w	r2, [r3, #2184]	; 0x888
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2231      	movs	r2, #49	; 0x31
 8008d2e:	f883 2889 	strb.w	r2, [r3, #2185]	; 0x889
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2218      	movs	r2, #24
 8008d36:	f883 288a 	strb.w	r2, [r3, #2186]	; 0x88a
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2214      	movs	r2, #20
 8008d3e:	f883 288b 	strb.w	r2, [r3, #2187]	; 0x88b
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2212      	movs	r2, #18
 8008d46:	f883 288c 	strb.w	r2, [r3, #2188]	; 0x88c
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	227f      	movs	r2, #127	; 0x7f
 8008d4e:	f883 288d 	strb.w	r2, [r3, #2189]	; 0x88d
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2210      	movs	r2, #16
 8008d56:	f883 288e 	strb.w	r2, [r3, #2190]	; 0x88e
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2227      	movs	r2, #39	; 0x27
 8008d5e:	f883 288f 	strb.w	r2, [r3, #2191]	; 0x88f
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	2245      	movs	r2, #69	; 0x45
 8008d66:	f883 2890 	strb.w	r2, [r3, #2192]	; 0x890
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2245      	movs	r2, #69	; 0x45
 8008d6e:	f883 2891 	strb.w	r2, [r3, #2193]	; 0x891
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2245      	movs	r2, #69	; 0x45
 8008d76:	f883 2892 	strb.w	r2, [r3, #2194]	; 0x892
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2239      	movs	r2, #57	; 0x39
 8008d7e:	f883 2893 	strb.w	r2, [r3, #2195]	; 0x893
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	223c      	movs	r2, #60	; 0x3c
 8008d86:	f883 2894 	strb.w	r2, [r3, #2196]	; 0x894
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	224a      	movs	r2, #74	; 0x4a
 8008d8e:	f883 2895 	strb.w	r2, [r3, #2197]	; 0x895
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2249      	movs	r2, #73	; 0x49
 8008d96:	f883 2896 	strb.w	r2, [r3, #2198]	; 0x896
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2249      	movs	r2, #73	; 0x49
 8008d9e:	f883 2897 	strb.w	r2, [r3, #2199]	; 0x897
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	2230      	movs	r2, #48	; 0x30
 8008da6:	f883 2898 	strb.w	r2, [r3, #2200]	; 0x898
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2201      	movs	r2, #1
 8008dae:	f883 2899 	strb.w	r2, [r3, #2201]	; 0x899
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2271      	movs	r2, #113	; 0x71
 8008db6:	f883 289a 	strb.w	r2, [r3, #2202]	; 0x89a
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2209      	movs	r2, #9
 8008dbe:	f883 289b 	strb.w	r2, [r3, #2203]	; 0x89b
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2205      	movs	r2, #5
 8008dc6:	f883 289c 	strb.w	r2, [r3, #2204]	; 0x89c
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	2203      	movs	r2, #3
 8008dce:	f883 289d 	strb.w	r2, [r3, #2205]	; 0x89d
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2236      	movs	r2, #54	; 0x36
 8008dd6:	f883 289e 	strb.w	r2, [r3, #2206]	; 0x89e
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2249      	movs	r2, #73	; 0x49
 8008dde:	f883 289f 	strb.w	r2, [r3, #2207]	; 0x89f
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2249      	movs	r2, #73	; 0x49
 8008de6:	f883 28a0 	strb.w	r2, [r3, #2208]	; 0x8a0
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2249      	movs	r2, #73	; 0x49
 8008dee:	f883 28a1 	strb.w	r2, [r3, #2209]	; 0x8a1
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2236      	movs	r2, #54	; 0x36
 8008df6:	f883 28a2 	strb.w	r2, [r3, #2210]	; 0x8a2
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2206      	movs	r2, #6
 8008dfe:	f883 28a3 	strb.w	r2, [r3, #2211]	; 0x8a3
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2249      	movs	r2, #73	; 0x49
 8008e06:	f883 28a4 	strb.w	r2, [r3, #2212]	; 0x8a4
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2249      	movs	r2, #73	; 0x49
 8008e0e:	f883 28a5 	strb.w	r2, [r3, #2213]	; 0x8a5
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2229      	movs	r2, #41	; 0x29
 8008e16:	f883 28a6 	strb.w	r2, [r3, #2214]	; 0x8a6
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	221e      	movs	r2, #30
 8008e1e:	f883 28a7 	strb.w	r2, [r3, #2215]	; 0x8a7
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	2236      	movs	r2, #54	; 0x36
 8008e26:	f883 28a9 	strb.w	r2, [r3, #2217]	; 0x8a9
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	2236      	movs	r2, #54	; 0x36
 8008e2e:	f883 28aa 	strb.w	r2, [r3, #2218]	; 0x8aa
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2256      	movs	r2, #86	; 0x56
 8008e36:	f883 28ae 	strb.w	r2, [r3, #2222]	; 0x8ae
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2236      	movs	r2, #54	; 0x36
 8008e3e:	f883 28af 	strb.w	r2, [r3, #2223]	; 0x8af
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2208      	movs	r2, #8
 8008e46:	f883 28b3 	strb.w	r2, [r3, #2227]	; 0x8b3
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2214      	movs	r2, #20
 8008e4e:	f883 28b4 	strb.w	r2, [r3, #2228]	; 0x8b4
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	2222      	movs	r2, #34	; 0x22
 8008e56:	f883 28b5 	strb.w	r2, [r3, #2229]	; 0x8b5
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2241      	movs	r2, #65	; 0x41
 8008e5e:	f883 28b6 	strb.w	r2, [r3, #2230]	; 0x8b6
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2214      	movs	r2, #20
 8008e66:	f883 28b7 	strb.w	r2, [r3, #2231]	; 0x8b7
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2214      	movs	r2, #20
 8008e6e:	f883 28b8 	strb.w	r2, [r3, #2232]	; 0x8b8
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2214      	movs	r2, #20
 8008e76:	f883 28b9 	strb.w	r2, [r3, #2233]	; 0x8b9
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2214      	movs	r2, #20
 8008e7e:	f883 28ba 	strb.w	r2, [r3, #2234]	; 0x8ba
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2214      	movs	r2, #20
 8008e86:	f883 28bb 	strb.w	r2, [r3, #2235]	; 0x8bb
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2241      	movs	r2, #65	; 0x41
 8008e8e:	f883 28bc 	strb.w	r2, [r3, #2236]	; 0x8bc
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2222      	movs	r2, #34	; 0x22
 8008e96:	f883 28bd 	strb.w	r2, [r3, #2237]	; 0x8bd
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2214      	movs	r2, #20
 8008e9e:	f883 28be 	strb.w	r2, [r3, #2238]	; 0x8be
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2208      	movs	r2, #8
 8008ea6:	f883 28bf 	strb.w	r2, [r3, #2239]	; 0x8bf
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2202      	movs	r2, #2
 8008eae:	f883 28c1 	strb.w	r2, [r3, #2241]	; 0x8c1
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2201      	movs	r2, #1
 8008eb6:	f883 28c2 	strb.w	r2, [r3, #2242]	; 0x8c2
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	2251      	movs	r2, #81	; 0x51
 8008ebe:	f883 28c3 	strb.w	r2, [r3, #2243]	; 0x8c3
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2209      	movs	r2, #9
 8008ec6:	f883 28c4 	strb.w	r2, [r3, #2244]	; 0x8c4
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2206      	movs	r2, #6
 8008ece:	f883 28c5 	strb.w	r2, [r3, #2245]	; 0x8c5
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2232      	movs	r2, #50	; 0x32
 8008ed6:	f883 28c6 	strb.w	r2, [r3, #2246]	; 0x8c6
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2249      	movs	r2, #73	; 0x49
 8008ede:	f883 28c7 	strb.w	r2, [r3, #2247]	; 0x8c7
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2279      	movs	r2, #121	; 0x79
 8008ee6:	f883 28c8 	strb.w	r2, [r3, #2248]	; 0x8c8
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2241      	movs	r2, #65	; 0x41
 8008eee:	f883 28c9 	strb.w	r2, [r3, #2249]	; 0x8c9
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	223e      	movs	r2, #62	; 0x3e
 8008ef6:	f883 28ca 	strb.w	r2, [r3, #2250]	; 0x8ca
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	227e      	movs	r2, #126	; 0x7e
 8008efe:	f883 28cb 	strb.w	r2, [r3, #2251]	; 0x8cb
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2211      	movs	r2, #17
 8008f06:	f883 28cc 	strb.w	r2, [r3, #2252]	; 0x8cc
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2211      	movs	r2, #17
 8008f0e:	f883 28cd 	strb.w	r2, [r3, #2253]	; 0x8cd
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	2211      	movs	r2, #17
 8008f16:	f883 28ce 	strb.w	r2, [r3, #2254]	; 0x8ce
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	227e      	movs	r2, #126	; 0x7e
 8008f1e:	f883 28cf 	strb.w	r2, [r3, #2255]	; 0x8cf
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	227f      	movs	r2, #127	; 0x7f
 8008f26:	f883 28d0 	strb.w	r2, [r3, #2256]	; 0x8d0
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2249      	movs	r2, #73	; 0x49
 8008f2e:	f883 28d1 	strb.w	r2, [r3, #2257]	; 0x8d1
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2249      	movs	r2, #73	; 0x49
 8008f36:	f883 28d2 	strb.w	r2, [r3, #2258]	; 0x8d2
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2249      	movs	r2, #73	; 0x49
 8008f3e:	f883 28d3 	strb.w	r2, [r3, #2259]	; 0x8d3
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2236      	movs	r2, #54	; 0x36
 8008f46:	f883 28d4 	strb.w	r2, [r3, #2260]	; 0x8d4
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	223e      	movs	r2, #62	; 0x3e
 8008f4e:	f883 28d5 	strb.w	r2, [r3, #2261]	; 0x8d5
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2241      	movs	r2, #65	; 0x41
 8008f56:	f883 28d6 	strb.w	r2, [r3, #2262]	; 0x8d6
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2241      	movs	r2, #65	; 0x41
 8008f5e:	f883 28d7 	strb.w	r2, [r3, #2263]	; 0x8d7
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2241      	movs	r2, #65	; 0x41
 8008f66:	f883 28d8 	strb.w	r2, [r3, #2264]	; 0x8d8
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2222      	movs	r2, #34	; 0x22
 8008f6e:	f883 28d9 	strb.w	r2, [r3, #2265]	; 0x8d9
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	227f      	movs	r2, #127	; 0x7f
 8008f76:	f883 28da 	strb.w	r2, [r3, #2266]	; 0x8da
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2241      	movs	r2, #65	; 0x41
 8008f7e:	f883 28db 	strb.w	r2, [r3, #2267]	; 0x8db
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2241      	movs	r2, #65	; 0x41
 8008f86:	f883 28dc 	strb.w	r2, [r3, #2268]	; 0x8dc
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2222      	movs	r2, #34	; 0x22
 8008f8e:	f883 28dd 	strb.w	r2, [r3, #2269]	; 0x8dd
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	221c      	movs	r2, #28
 8008f96:	f883 28de 	strb.w	r2, [r3, #2270]	; 0x8de
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	227f      	movs	r2, #127	; 0x7f
 8008f9e:	f883 28df 	strb.w	r2, [r3, #2271]	; 0x8df
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2249      	movs	r2, #73	; 0x49
 8008fa6:	f883 28e0 	strb.w	r2, [r3, #2272]	; 0x8e0
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	2249      	movs	r2, #73	; 0x49
 8008fae:	f883 28e1 	strb.w	r2, [r3, #2273]	; 0x8e1
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2249      	movs	r2, #73	; 0x49
 8008fb6:	f883 28e2 	strb.w	r2, [r3, #2274]	; 0x8e2
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2241      	movs	r2, #65	; 0x41
 8008fbe:	f883 28e3 	strb.w	r2, [r3, #2275]	; 0x8e3
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	227f      	movs	r2, #127	; 0x7f
 8008fc6:	f883 28e4 	strb.w	r2, [r3, #2276]	; 0x8e4
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2209      	movs	r2, #9
 8008fce:	f883 28e5 	strb.w	r2, [r3, #2277]	; 0x8e5
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2209      	movs	r2, #9
 8008fd6:	f883 28e6 	strb.w	r2, [r3, #2278]	; 0x8e6
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2201      	movs	r2, #1
 8008fde:	f883 28e7 	strb.w	r2, [r3, #2279]	; 0x8e7
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2201      	movs	r2, #1
 8008fe6:	f883 28e8 	strb.w	r2, [r3, #2280]	; 0x8e8
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	223e      	movs	r2, #62	; 0x3e
 8008fee:	f883 28e9 	strb.w	r2, [r3, #2281]	; 0x8e9
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2241      	movs	r2, #65	; 0x41
 8008ff6:	f883 28ea 	strb.w	r2, [r3, #2282]	; 0x8ea
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2241      	movs	r2, #65	; 0x41
 8008ffe:	f883 28eb 	strb.w	r2, [r3, #2283]	; 0x8eb
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2251      	movs	r2, #81	; 0x51
 8009006:	f883 28ec 	strb.w	r2, [r3, #2284]	; 0x8ec
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2232      	movs	r2, #50	; 0x32
 800900e:	f883 28ed 	strb.w	r2, [r3, #2285]	; 0x8ed
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	227f      	movs	r2, #127	; 0x7f
 8009016:	f883 28ee 	strb.w	r2, [r3, #2286]	; 0x8ee
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	2208      	movs	r2, #8
 800901e:	f883 28ef 	strb.w	r2, [r3, #2287]	; 0x8ef
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2208      	movs	r2, #8
 8009026:	f883 28f0 	strb.w	r2, [r3, #2288]	; 0x8f0
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2208      	movs	r2, #8
 800902e:	f883 28f1 	strb.w	r2, [r3, #2289]	; 0x8f1
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	227f      	movs	r2, #127	; 0x7f
 8009036:	f883 28f2 	strb.w	r2, [r3, #2290]	; 0x8f2
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2241      	movs	r2, #65	; 0x41
 800903e:	f883 28f4 	strb.w	r2, [r3, #2292]	; 0x8f4
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	227f      	movs	r2, #127	; 0x7f
 8009046:	f883 28f5 	strb.w	r2, [r3, #2293]	; 0x8f5
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	2241      	movs	r2, #65	; 0x41
 800904e:	f883 28f6 	strb.w	r2, [r3, #2294]	; 0x8f6
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	2220      	movs	r2, #32
 8009056:	f883 28f8 	strb.w	r2, [r3, #2296]	; 0x8f8
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	2240      	movs	r2, #64	; 0x40
 800905e:	f883 28f9 	strb.w	r2, [r3, #2297]	; 0x8f9
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	2241      	movs	r2, #65	; 0x41
 8009066:	f883 28fa 	strb.w	r2, [r3, #2298]	; 0x8fa
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	223f      	movs	r2, #63	; 0x3f
 800906e:	f883 28fb 	strb.w	r2, [r3, #2299]	; 0x8fb
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2201      	movs	r2, #1
 8009076:	f883 28fc 	strb.w	r2, [r3, #2300]	; 0x8fc
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	227f      	movs	r2, #127	; 0x7f
 800907e:	f883 28fd 	strb.w	r2, [r3, #2301]	; 0x8fd
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	2208      	movs	r2, #8
 8009086:	f883 28fe 	strb.w	r2, [r3, #2302]	; 0x8fe
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2214      	movs	r2, #20
 800908e:	f883 28ff 	strb.w	r2, [r3, #2303]	; 0x8ff
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2222      	movs	r2, #34	; 0x22
 8009096:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2241      	movs	r2, #65	; 0x41
 800909e:	f883 2901 	strb.w	r2, [r3, #2305]	; 0x901
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	227f      	movs	r2, #127	; 0x7f
 80090a6:	f883 2902 	strb.w	r2, [r3, #2306]	; 0x902
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	2240      	movs	r2, #64	; 0x40
 80090ae:	f883 2903 	strb.w	r2, [r3, #2307]	; 0x903
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	2240      	movs	r2, #64	; 0x40
 80090b6:	f883 2904 	strb.w	r2, [r3, #2308]	; 0x904
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2240      	movs	r2, #64	; 0x40
 80090be:	f883 2905 	strb.w	r2, [r3, #2309]	; 0x905
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	2240      	movs	r2, #64	; 0x40
 80090c6:	f883 2906 	strb.w	r2, [r3, #2310]	; 0x906
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	227f      	movs	r2, #127	; 0x7f
 80090ce:	f883 2907 	strb.w	r2, [r3, #2311]	; 0x907
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2202      	movs	r2, #2
 80090d6:	f883 2908 	strb.w	r2, [r3, #2312]	; 0x908
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	2204      	movs	r2, #4
 80090de:	f883 2909 	strb.w	r2, [r3, #2313]	; 0x909
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2202      	movs	r2, #2
 80090e6:	f883 290a 	strb.w	r2, [r3, #2314]	; 0x90a
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	227f      	movs	r2, #127	; 0x7f
 80090ee:	f883 290b 	strb.w	r2, [r3, #2315]	; 0x90b
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	227f      	movs	r2, #127	; 0x7f
 80090f6:	f883 290c 	strb.w	r2, [r3, #2316]	; 0x90c
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2204      	movs	r2, #4
 80090fe:	f883 290d 	strb.w	r2, [r3, #2317]	; 0x90d
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2208      	movs	r2, #8
 8009106:	f883 290e 	strb.w	r2, [r3, #2318]	; 0x90e
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2210      	movs	r2, #16
 800910e:	f883 290f 	strb.w	r2, [r3, #2319]	; 0x90f
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	227f      	movs	r2, #127	; 0x7f
 8009116:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	223e      	movs	r2, #62	; 0x3e
 800911e:	f883 2911 	strb.w	r2, [r3, #2321]	; 0x911
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2241      	movs	r2, #65	; 0x41
 8009126:	f883 2912 	strb.w	r2, [r3, #2322]	; 0x912
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2241      	movs	r2, #65	; 0x41
 800912e:	f883 2913 	strb.w	r2, [r3, #2323]	; 0x913
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2241      	movs	r2, #65	; 0x41
 8009136:	f883 2914 	strb.w	r2, [r3, #2324]	; 0x914
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	223e      	movs	r2, #62	; 0x3e
 800913e:	f883 2915 	strb.w	r2, [r3, #2325]	; 0x915
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	227f      	movs	r2, #127	; 0x7f
 8009146:	f883 2916 	strb.w	r2, [r3, #2326]	; 0x916
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	2209      	movs	r2, #9
 800914e:	f883 2917 	strb.w	r2, [r3, #2327]	; 0x917
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2209      	movs	r2, #9
 8009156:	f883 2918 	strb.w	r2, [r3, #2328]	; 0x918
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2209      	movs	r2, #9
 800915e:	f883 2919 	strb.w	r2, [r3, #2329]	; 0x919
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	2206      	movs	r2, #6
 8009166:	f883 291a 	strb.w	r2, [r3, #2330]	; 0x91a
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	223e      	movs	r2, #62	; 0x3e
 800916e:	f883 291b 	strb.w	r2, [r3, #2331]	; 0x91b
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2241      	movs	r2, #65	; 0x41
 8009176:	f883 291c 	strb.w	r2, [r3, #2332]	; 0x91c
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	2251      	movs	r2, #81	; 0x51
 800917e:	f883 291d 	strb.w	r2, [r3, #2333]	; 0x91d
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2221      	movs	r2, #33	; 0x21
 8009186:	f883 291e 	strb.w	r2, [r3, #2334]	; 0x91e
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	225e      	movs	r2, #94	; 0x5e
 800918e:	f883 291f 	strb.w	r2, [r3, #2335]	; 0x91f
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	227f      	movs	r2, #127	; 0x7f
 8009196:	f883 2920 	strb.w	r2, [r3, #2336]	; 0x920
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2209      	movs	r2, #9
 800919e:	f883 2921 	strb.w	r2, [r3, #2337]	; 0x921
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2219      	movs	r2, #25
 80091a6:	f883 2922 	strb.w	r2, [r3, #2338]	; 0x922
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	2229      	movs	r2, #41	; 0x29
 80091ae:	f883 2923 	strb.w	r2, [r3, #2339]	; 0x923
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2246      	movs	r2, #70	; 0x46
 80091b6:	f883 2924 	strb.w	r2, [r3, #2340]	; 0x924
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2246      	movs	r2, #70	; 0x46
 80091be:	f883 2925 	strb.w	r2, [r3, #2341]	; 0x925
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	2249      	movs	r2, #73	; 0x49
 80091c6:	f883 2926 	strb.w	r2, [r3, #2342]	; 0x926
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2249      	movs	r2, #73	; 0x49
 80091ce:	f883 2927 	strb.w	r2, [r3, #2343]	; 0x927
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	2249      	movs	r2, #73	; 0x49
 80091d6:	f883 2928 	strb.w	r2, [r3, #2344]	; 0x928
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	2231      	movs	r2, #49	; 0x31
 80091de:	f883 2929 	strb.w	r2, [r3, #2345]	; 0x929
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2201      	movs	r2, #1
 80091e6:	f883 292a 	strb.w	r2, [r3, #2346]	; 0x92a
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2201      	movs	r2, #1
 80091ee:	f883 292b 	strb.w	r2, [r3, #2347]	; 0x92b
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	227f      	movs	r2, #127	; 0x7f
 80091f6:	f883 292c 	strb.w	r2, [r3, #2348]	; 0x92c
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	2201      	movs	r2, #1
 80091fe:	f883 292d 	strb.w	r2, [r3, #2349]	; 0x92d
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2201      	movs	r2, #1
 8009206:	f883 292e 	strb.w	r2, [r3, #2350]	; 0x92e
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	223f      	movs	r2, #63	; 0x3f
 800920e:	f883 292f 	strb.w	r2, [r3, #2351]	; 0x92f
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2240      	movs	r2, #64	; 0x40
 8009216:	f883 2930 	strb.w	r2, [r3, #2352]	; 0x930
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	2240      	movs	r2, #64	; 0x40
 800921e:	f883 2931 	strb.w	r2, [r3, #2353]	; 0x931
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2240      	movs	r2, #64	; 0x40
 8009226:	f883 2932 	strb.w	r2, [r3, #2354]	; 0x932
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	223f      	movs	r2, #63	; 0x3f
 800922e:	f883 2933 	strb.w	r2, [r3, #2355]	; 0x933
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	221f      	movs	r2, #31
 8009236:	f883 2934 	strb.w	r2, [r3, #2356]	; 0x934
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2220      	movs	r2, #32
 800923e:	f883 2935 	strb.w	r2, [r3, #2357]	; 0x935
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2240      	movs	r2, #64	; 0x40
 8009246:	f883 2936 	strb.w	r2, [r3, #2358]	; 0x936
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	2220      	movs	r2, #32
 800924e:	f883 2937 	strb.w	r2, [r3, #2359]	; 0x937
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	221f      	movs	r2, #31
 8009256:	f883 2938 	strb.w	r2, [r3, #2360]	; 0x938
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	227f      	movs	r2, #127	; 0x7f
 800925e:	f883 2939 	strb.w	r2, [r3, #2361]	; 0x939
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2220      	movs	r2, #32
 8009266:	f883 293a 	strb.w	r2, [r3, #2362]	; 0x93a
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	2218      	movs	r2, #24
 800926e:	f883 293b 	strb.w	r2, [r3, #2363]	; 0x93b
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	2220      	movs	r2, #32
 8009276:	f883 293c 	strb.w	r2, [r3, #2364]	; 0x93c
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	227f      	movs	r2, #127	; 0x7f
 800927e:	f883 293d 	strb.w	r2, [r3, #2365]	; 0x93d
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2263      	movs	r2, #99	; 0x63
 8009286:	f883 293e 	strb.w	r2, [r3, #2366]	; 0x93e
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2214      	movs	r2, #20
 800928e:	f883 293f 	strb.w	r2, [r3, #2367]	; 0x93f
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2208      	movs	r2, #8
 8009296:	f883 2940 	strb.w	r2, [r3, #2368]	; 0x940
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2214      	movs	r2, #20
 800929e:	f883 2941 	strb.w	r2, [r3, #2369]	; 0x941
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2263      	movs	r2, #99	; 0x63
 80092a6:	f883 2942 	strb.w	r2, [r3, #2370]	; 0x942
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2203      	movs	r2, #3
 80092ae:	f883 2943 	strb.w	r2, [r3, #2371]	; 0x943
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2204      	movs	r2, #4
 80092b6:	f883 2944 	strb.w	r2, [r3, #2372]	; 0x944
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	2278      	movs	r2, #120	; 0x78
 80092be:	f883 2945 	strb.w	r2, [r3, #2373]	; 0x945
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2204      	movs	r2, #4
 80092c6:	f883 2946 	strb.w	r2, [r3, #2374]	; 0x946
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2203      	movs	r2, #3
 80092ce:	f883 2947 	strb.w	r2, [r3, #2375]	; 0x947
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2261      	movs	r2, #97	; 0x61
 80092d6:	f883 2948 	strb.w	r2, [r3, #2376]	; 0x948
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2251      	movs	r2, #81	; 0x51
 80092de:	f883 2949 	strb.w	r2, [r3, #2377]	; 0x949
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2249      	movs	r2, #73	; 0x49
 80092e6:	f883 294a 	strb.w	r2, [r3, #2378]	; 0x94a
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	2245      	movs	r2, #69	; 0x45
 80092ee:	f883 294b 	strb.w	r2, [r3, #2379]	; 0x94b
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	2243      	movs	r2, #67	; 0x43
 80092f6:	f883 294c 	strb.w	r2, [r3, #2380]	; 0x94c
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	227f      	movs	r2, #127	; 0x7f
 80092fe:	f883 294f 	strb.w	r2, [r3, #2383]	; 0x94f
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2241      	movs	r2, #65	; 0x41
 8009306:	f883 2950 	strb.w	r2, [r3, #2384]	; 0x950
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	2241      	movs	r2, #65	; 0x41
 800930e:	f883 2951 	strb.w	r2, [r3, #2385]	; 0x951
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	2202      	movs	r2, #2
 8009316:	f883 2952 	strb.w	r2, [r3, #2386]	; 0x952
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2204      	movs	r2, #4
 800931e:	f883 2953 	strb.w	r2, [r3, #2387]	; 0x953
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2208      	movs	r2, #8
 8009326:	f883 2954 	strb.w	r2, [r3, #2388]	; 0x954
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2210      	movs	r2, #16
 800932e:	f883 2955 	strb.w	r2, [r3, #2389]	; 0x955
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2220      	movs	r2, #32
 8009336:	f883 2956 	strb.w	r2, [r3, #2390]	; 0x956
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	2241      	movs	r2, #65	; 0x41
 800933e:	f883 2957 	strb.w	r2, [r3, #2391]	; 0x957
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	2241      	movs	r2, #65	; 0x41
 8009346:	f883 2958 	strb.w	r2, [r3, #2392]	; 0x958
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	227f      	movs	r2, #127	; 0x7f
 800934e:	f883 2959 	strb.w	r2, [r3, #2393]	; 0x959
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2204      	movs	r2, #4
 8009356:	f883 295c 	strb.w	r2, [r3, #2396]	; 0x95c
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	2202      	movs	r2, #2
 800935e:	f883 295d 	strb.w	r2, [r3, #2397]	; 0x95d
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2201      	movs	r2, #1
 8009366:	f883 295e 	strb.w	r2, [r3, #2398]	; 0x95e
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	2202      	movs	r2, #2
 800936e:	f883 295f 	strb.w	r2, [r3, #2399]	; 0x95f
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2204      	movs	r2, #4
 8009376:	f883 2960 	strb.w	r2, [r3, #2400]	; 0x960
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2240      	movs	r2, #64	; 0x40
 800937e:	f883 2961 	strb.w	r2, [r3, #2401]	; 0x961
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2240      	movs	r2, #64	; 0x40
 8009386:	f883 2962 	strb.w	r2, [r3, #2402]	; 0x962
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2240      	movs	r2, #64	; 0x40
 800938e:	f883 2963 	strb.w	r2, [r3, #2403]	; 0x963
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2240      	movs	r2, #64	; 0x40
 8009396:	f883 2964 	strb.w	r2, [r3, #2404]	; 0x964
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2240      	movs	r2, #64	; 0x40
 800939e:	f883 2965 	strb.w	r2, [r3, #2405]	; 0x965
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2201      	movs	r2, #1
 80093a6:	f883 2967 	strb.w	r2, [r3, #2407]	; 0x967
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	2202      	movs	r2, #2
 80093ae:	f883 2968 	strb.w	r2, [r3, #2408]	; 0x968
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2204      	movs	r2, #4
 80093b6:	f883 2969 	strb.w	r2, [r3, #2409]	; 0x969
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2220      	movs	r2, #32
 80093be:	f883 296b 	strb.w	r2, [r3, #2411]	; 0x96b
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2254      	movs	r2, #84	; 0x54
 80093c6:	f883 296c 	strb.w	r2, [r3, #2412]	; 0x96c
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	2254      	movs	r2, #84	; 0x54
 80093ce:	f883 296d 	strb.w	r2, [r3, #2413]	; 0x96d
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	2254      	movs	r2, #84	; 0x54
 80093d6:	f883 296e 	strb.w	r2, [r3, #2414]	; 0x96e
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2278      	movs	r2, #120	; 0x78
 80093de:	f883 296f 	strb.w	r2, [r3, #2415]	; 0x96f
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	227f      	movs	r2, #127	; 0x7f
 80093e6:	f883 2970 	strb.w	r2, [r3, #2416]	; 0x970
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	2248      	movs	r2, #72	; 0x48
 80093ee:	f883 2971 	strb.w	r2, [r3, #2417]	; 0x971
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	2244      	movs	r2, #68	; 0x44
 80093f6:	f883 2972 	strb.w	r2, [r3, #2418]	; 0x972
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	2244      	movs	r2, #68	; 0x44
 80093fe:	f883 2973 	strb.w	r2, [r3, #2419]	; 0x973
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2238      	movs	r2, #56	; 0x38
 8009406:	f883 2974 	strb.w	r2, [r3, #2420]	; 0x974
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	2238      	movs	r2, #56	; 0x38
 800940e:	f883 2975 	strb.w	r2, [r3, #2421]	; 0x975
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2244      	movs	r2, #68	; 0x44
 8009416:	f883 2976 	strb.w	r2, [r3, #2422]	; 0x976
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	2244      	movs	r2, #68	; 0x44
 800941e:	f883 2977 	strb.w	r2, [r3, #2423]	; 0x977
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2244      	movs	r2, #68	; 0x44
 8009426:	f883 2978 	strb.w	r2, [r3, #2424]	; 0x978
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2220      	movs	r2, #32
 800942e:	f883 2979 	strb.w	r2, [r3, #2425]	; 0x979
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	2238      	movs	r2, #56	; 0x38
 8009436:	f883 297a 	strb.w	r2, [r3, #2426]	; 0x97a
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2244      	movs	r2, #68	; 0x44
 800943e:	f883 297b 	strb.w	r2, [r3, #2427]	; 0x97b
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	2244      	movs	r2, #68	; 0x44
 8009446:	f883 297c 	strb.w	r2, [r3, #2428]	; 0x97c
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2248      	movs	r2, #72	; 0x48
 800944e:	f883 297d 	strb.w	r2, [r3, #2429]	; 0x97d
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	227f      	movs	r2, #127	; 0x7f
 8009456:	f883 297e 	strb.w	r2, [r3, #2430]	; 0x97e
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2238      	movs	r2, #56	; 0x38
 800945e:	f883 297f 	strb.w	r2, [r3, #2431]	; 0x97f
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2254      	movs	r2, #84	; 0x54
 8009466:	f883 2980 	strb.w	r2, [r3, #2432]	; 0x980
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	2254      	movs	r2, #84	; 0x54
 800946e:	f883 2981 	strb.w	r2, [r3, #2433]	; 0x981
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2254      	movs	r2, #84	; 0x54
 8009476:	f883 2982 	strb.w	r2, [r3, #2434]	; 0x982
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2218      	movs	r2, #24
 800947e:	f883 2983 	strb.w	r2, [r3, #2435]	; 0x983
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	2208      	movs	r2, #8
 8009486:	f883 2984 	strb.w	r2, [r3, #2436]	; 0x984
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	227e      	movs	r2, #126	; 0x7e
 800948e:	f883 2985 	strb.w	r2, [r3, #2437]	; 0x985
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2209      	movs	r2, #9
 8009496:	f883 2986 	strb.w	r2, [r3, #2438]	; 0x986
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	2201      	movs	r2, #1
 800949e:	f883 2987 	strb.w	r2, [r3, #2439]	; 0x987
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	2202      	movs	r2, #2
 80094a6:	f883 2988 	strb.w	r2, [r3, #2440]	; 0x988
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	2208      	movs	r2, #8
 80094ae:	f883 2989 	strb.w	r2, [r3, #2441]	; 0x989
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2214      	movs	r2, #20
 80094b6:	f883 298a 	strb.w	r2, [r3, #2442]	; 0x98a
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2254      	movs	r2, #84	; 0x54
 80094be:	f883 298b 	strb.w	r2, [r3, #2443]	; 0x98b
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2254      	movs	r2, #84	; 0x54
 80094c6:	f883 298c 	strb.w	r2, [r3, #2444]	; 0x98c
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	223c      	movs	r2, #60	; 0x3c
 80094ce:	f883 298d 	strb.w	r2, [r3, #2445]	; 0x98d
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	227f      	movs	r2, #127	; 0x7f
 80094d6:	f883 298e 	strb.w	r2, [r3, #2446]	; 0x98e
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	2208      	movs	r2, #8
 80094de:	f883 298f 	strb.w	r2, [r3, #2447]	; 0x98f
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	2204      	movs	r2, #4
 80094e6:	f883 2990 	strb.w	r2, [r3, #2448]	; 0x990
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2204      	movs	r2, #4
 80094ee:	f883 2991 	strb.w	r2, [r3, #2449]	; 0x991
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	2278      	movs	r2, #120	; 0x78
 80094f6:	f883 2992 	strb.w	r2, [r3, #2450]	; 0x992
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2244      	movs	r2, #68	; 0x44
 80094fe:	f883 2994 	strb.w	r2, [r3, #2452]	; 0x994
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	227d      	movs	r2, #125	; 0x7d
 8009506:	f883 2995 	strb.w	r2, [r3, #2453]	; 0x995
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2240      	movs	r2, #64	; 0x40
 800950e:	f883 2996 	strb.w	r2, [r3, #2454]	; 0x996
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2220      	movs	r2, #32
 8009516:	f883 2998 	strb.w	r2, [r3, #2456]	; 0x998
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2240      	movs	r2, #64	; 0x40
 800951e:	f883 2999 	strb.w	r2, [r3, #2457]	; 0x999
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2244      	movs	r2, #68	; 0x44
 8009526:	f883 299a 	strb.w	r2, [r3, #2458]	; 0x99a
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	223d      	movs	r2, #61	; 0x3d
 800952e:	f883 299b 	strb.w	r2, [r3, #2459]	; 0x99b
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	227f      	movs	r2, #127	; 0x7f
 8009536:	f883 299e 	strb.w	r2, [r3, #2462]	; 0x99e
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2210      	movs	r2, #16
 800953e:	f883 299f 	strb.w	r2, [r3, #2463]	; 0x99f
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	2228      	movs	r2, #40	; 0x28
 8009546:	f883 29a0 	strb.w	r2, [r3, #2464]	; 0x9a0
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	2244      	movs	r2, #68	; 0x44
 800954e:	f883 29a1 	strb.w	r2, [r3, #2465]	; 0x9a1
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	2241      	movs	r2, #65	; 0x41
 8009556:	f883 29a3 	strb.w	r2, [r3, #2467]	; 0x9a3
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	227f      	movs	r2, #127	; 0x7f
 800955e:	f883 29a4 	strb.w	r2, [r3, #2468]	; 0x9a4
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2240      	movs	r2, #64	; 0x40
 8009566:	f883 29a5 	strb.w	r2, [r3, #2469]	; 0x9a5
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	227c      	movs	r2, #124	; 0x7c
 800956e:	f883 29a7 	strb.w	r2, [r3, #2471]	; 0x9a7
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	2204      	movs	r2, #4
 8009576:	f883 29a8 	strb.w	r2, [r3, #2472]	; 0x9a8
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	2218      	movs	r2, #24
 800957e:	f883 29a9 	strb.w	r2, [r3, #2473]	; 0x9a9
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	2204      	movs	r2, #4
 8009586:	f883 29aa 	strb.w	r2, [r3, #2474]	; 0x9aa
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2278      	movs	r2, #120	; 0x78
 800958e:	f883 29ab 	strb.w	r2, [r3, #2475]	; 0x9ab
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	227c      	movs	r2, #124	; 0x7c
 8009596:	f883 29ac 	strb.w	r2, [r3, #2476]	; 0x9ac
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	2208      	movs	r2, #8
 800959e:	f883 29ad 	strb.w	r2, [r3, #2477]	; 0x9ad
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2204      	movs	r2, #4
 80095a6:	f883 29ae 	strb.w	r2, [r3, #2478]	; 0x9ae
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	2204      	movs	r2, #4
 80095ae:	f883 29af 	strb.w	r2, [r3, #2479]	; 0x9af
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2278      	movs	r2, #120	; 0x78
 80095b6:	f883 29b0 	strb.w	r2, [r3, #2480]	; 0x9b0
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2238      	movs	r2, #56	; 0x38
 80095be:	f883 29b1 	strb.w	r2, [r3, #2481]	; 0x9b1
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2244      	movs	r2, #68	; 0x44
 80095c6:	f883 29b2 	strb.w	r2, [r3, #2482]	; 0x9b2
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	2244      	movs	r2, #68	; 0x44
 80095ce:	f883 29b3 	strb.w	r2, [r3, #2483]	; 0x9b3
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	2244      	movs	r2, #68	; 0x44
 80095d6:	f883 29b4 	strb.w	r2, [r3, #2484]	; 0x9b4
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	2238      	movs	r2, #56	; 0x38
 80095de:	f883 29b5 	strb.w	r2, [r3, #2485]	; 0x9b5
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	227c      	movs	r2, #124	; 0x7c
 80095e6:	f883 29b6 	strb.w	r2, [r3, #2486]	; 0x9b6
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	2214      	movs	r2, #20
 80095ee:	f883 29b7 	strb.w	r2, [r3, #2487]	; 0x9b7
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2214      	movs	r2, #20
 80095f6:	f883 29b8 	strb.w	r2, [r3, #2488]	; 0x9b8
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2214      	movs	r2, #20
 80095fe:	f883 29b9 	strb.w	r2, [r3, #2489]	; 0x9b9
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2208      	movs	r2, #8
 8009606:	f883 29ba 	strb.w	r2, [r3, #2490]	; 0x9ba
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2208      	movs	r2, #8
 800960e:	f883 29bb 	strb.w	r2, [r3, #2491]	; 0x9bb
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	2214      	movs	r2, #20
 8009616:	f883 29bc 	strb.w	r2, [r3, #2492]	; 0x9bc
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	2214      	movs	r2, #20
 800961e:	f883 29bd 	strb.w	r2, [r3, #2493]	; 0x9bd
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	2218      	movs	r2, #24
 8009626:	f883 29be 	strb.w	r2, [r3, #2494]	; 0x9be
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	227c      	movs	r2, #124	; 0x7c
 800962e:	f883 29bf 	strb.w	r2, [r3, #2495]	; 0x9bf
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	227c      	movs	r2, #124	; 0x7c
 8009636:	f883 29c0 	strb.w	r2, [r3, #2496]	; 0x9c0
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2208      	movs	r2, #8
 800963e:	f883 29c1 	strb.w	r2, [r3, #2497]	; 0x9c1
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2204      	movs	r2, #4
 8009646:	f883 29c2 	strb.w	r2, [r3, #2498]	; 0x9c2
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2204      	movs	r2, #4
 800964e:	f883 29c3 	strb.w	r2, [r3, #2499]	; 0x9c3
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2208      	movs	r2, #8
 8009656:	f883 29c4 	strb.w	r2, [r3, #2500]	; 0x9c4
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	2248      	movs	r2, #72	; 0x48
 800965e:	f883 29c5 	strb.w	r2, [r3, #2501]	; 0x9c5
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	2254      	movs	r2, #84	; 0x54
 8009666:	f883 29c6 	strb.w	r2, [r3, #2502]	; 0x9c6
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	2254      	movs	r2, #84	; 0x54
 800966e:	f883 29c7 	strb.w	r2, [r3, #2503]	; 0x9c7
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2254      	movs	r2, #84	; 0x54
 8009676:	f883 29c8 	strb.w	r2, [r3, #2504]	; 0x9c8
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2220      	movs	r2, #32
 800967e:	f883 29c9 	strb.w	r2, [r3, #2505]	; 0x9c9
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2204      	movs	r2, #4
 8009686:	f883 29ca 	strb.w	r2, [r3, #2506]	; 0x9ca
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	223f      	movs	r2, #63	; 0x3f
 800968e:	f883 29cb 	strb.w	r2, [r3, #2507]	; 0x9cb
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2244      	movs	r2, #68	; 0x44
 8009696:	f883 29cc 	strb.w	r2, [r3, #2508]	; 0x9cc
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2240      	movs	r2, #64	; 0x40
 800969e:	f883 29cd 	strb.w	r2, [r3, #2509]	; 0x9cd
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2220      	movs	r2, #32
 80096a6:	f883 29ce 	strb.w	r2, [r3, #2510]	; 0x9ce
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	223c      	movs	r2, #60	; 0x3c
 80096ae:	f883 29cf 	strb.w	r2, [r3, #2511]	; 0x9cf
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2240      	movs	r2, #64	; 0x40
 80096b6:	f883 29d0 	strb.w	r2, [r3, #2512]	; 0x9d0
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2240      	movs	r2, #64	; 0x40
 80096be:	f883 29d1 	strb.w	r2, [r3, #2513]	; 0x9d1
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2220      	movs	r2, #32
 80096c6:	f883 29d2 	strb.w	r2, [r3, #2514]	; 0x9d2
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	227c      	movs	r2, #124	; 0x7c
 80096ce:	f883 29d3 	strb.w	r2, [r3, #2515]	; 0x9d3
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	221c      	movs	r2, #28
 80096d6:	f883 29d4 	strb.w	r2, [r3, #2516]	; 0x9d4
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2220      	movs	r2, #32
 80096de:	f883 29d5 	strb.w	r2, [r3, #2517]	; 0x9d5
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2240      	movs	r2, #64	; 0x40
 80096e6:	f883 29d6 	strb.w	r2, [r3, #2518]	; 0x9d6
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2220      	movs	r2, #32
 80096ee:	f883 29d7 	strb.w	r2, [r3, #2519]	; 0x9d7
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	221c      	movs	r2, #28
 80096f6:	f883 29d8 	strb.w	r2, [r3, #2520]	; 0x9d8
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	223c      	movs	r2, #60	; 0x3c
 80096fe:	f883 29d9 	strb.w	r2, [r3, #2521]	; 0x9d9
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2240      	movs	r2, #64	; 0x40
 8009706:	f883 29da 	strb.w	r2, [r3, #2522]	; 0x9da
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	2230      	movs	r2, #48	; 0x30
 800970e:	f883 29db 	strb.w	r2, [r3, #2523]	; 0x9db
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	2240      	movs	r2, #64	; 0x40
 8009716:	f883 29dc 	strb.w	r2, [r3, #2524]	; 0x9dc
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	223c      	movs	r2, #60	; 0x3c
 800971e:	f883 29dd 	strb.w	r2, [r3, #2525]	; 0x9dd
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2244      	movs	r2, #68	; 0x44
 8009726:	f883 29de 	strb.w	r2, [r3, #2526]	; 0x9de
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	2228      	movs	r2, #40	; 0x28
 800972e:	f883 29df 	strb.w	r2, [r3, #2527]	; 0x9df
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	2210      	movs	r2, #16
 8009736:	f883 29e0 	strb.w	r2, [r3, #2528]	; 0x9e0
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2228      	movs	r2, #40	; 0x28
 800973e:	f883 29e1 	strb.w	r2, [r3, #2529]	; 0x9e1
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	2244      	movs	r2, #68	; 0x44
 8009746:	f883 29e2 	strb.w	r2, [r3, #2530]	; 0x9e2
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	220c      	movs	r2, #12
 800974e:	f883 29e3 	strb.w	r2, [r3, #2531]	; 0x9e3
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2250      	movs	r2, #80	; 0x50
 8009756:	f883 29e4 	strb.w	r2, [r3, #2532]	; 0x9e4
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2250      	movs	r2, #80	; 0x50
 800975e:	f883 29e5 	strb.w	r2, [r3, #2533]	; 0x9e5
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2250      	movs	r2, #80	; 0x50
 8009766:	f883 29e6 	strb.w	r2, [r3, #2534]	; 0x9e6
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	223c      	movs	r2, #60	; 0x3c
 800976e:	f883 29e7 	strb.w	r2, [r3, #2535]	; 0x9e7
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2244      	movs	r2, #68	; 0x44
 8009776:	f883 29e8 	strb.w	r2, [r3, #2536]	; 0x9e8
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2264      	movs	r2, #100	; 0x64
 800977e:	f883 29e9 	strb.w	r2, [r3, #2537]	; 0x9e9
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2254      	movs	r2, #84	; 0x54
 8009786:	f883 29ea 	strb.w	r2, [r3, #2538]	; 0x9ea
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	224c      	movs	r2, #76	; 0x4c
 800978e:	f883 29eb 	strb.w	r2, [r3, #2539]	; 0x9eb
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2244      	movs	r2, #68	; 0x44
 8009796:	f883 29ec 	strb.w	r2, [r3, #2540]	; 0x9ec
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	2208      	movs	r2, #8
 800979e:	f883 29ee 	strb.w	r2, [r3, #2542]	; 0x9ee
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2236      	movs	r2, #54	; 0x36
 80097a6:	f883 29ef 	strb.w	r2, [r3, #2543]	; 0x9ef
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2241      	movs	r2, #65	; 0x41
 80097ae:	f883 29f0 	strb.w	r2, [r3, #2544]	; 0x9f0
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	227f      	movs	r2, #127	; 0x7f
 80097b6:	f883 29f4 	strb.w	r2, [r3, #2548]	; 0x9f4
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2241      	movs	r2, #65	; 0x41
 80097be:	f883 29f8 	strb.w	r2, [r3, #2552]	; 0x9f8
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	2236      	movs	r2, #54	; 0x36
 80097c6:	f883 29f9 	strb.w	r2, [r3, #2553]	; 0x9f9
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	2208      	movs	r2, #8
 80097ce:	f883 29fa 	strb.w	r2, [r3, #2554]	; 0x9fa
	// TODO Auto-generated constructor stub

}
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	4618      	mov	r0, r3
 80097d6:	3708      	adds	r7, #8
 80097d8:	46bd      	mov	sp, r7
 80097da:	bdb0      	pop	{r4, r5, r7, pc}

080097dc <_ZN4GLCDD1Ev>:

GLCD::~GLCD() {
 80097dc:	b580      	push	{r7, lr}
 80097de:	b082      	sub	sp, #8
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
 80097e4:	4a05      	ldr	r2, [pc, #20]	; (80097fc <_ZN4GLCDD1Ev+0x20>)
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	601a      	str	r2, [r3, #0]
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	4618      	mov	r0, r3
 80097ee:	f7fb fe1d 	bl	800542c <_ZN6commonD1Ev>
	// TODO Auto-generated destructor stub
}
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	4618      	mov	r0, r3
 80097f6:	3708      	adds	r7, #8
 80097f8:	46bd      	mov	sp, r7
 80097fa:	bd80      	pop	{r7, pc}
 80097fc:	08010e10 	.word	0x08010e10

08009800 <_ZN4GLCDD0Ev>:
GLCD::~GLCD() {
 8009800:	b580      	push	{r7, lr}
 8009802:	b082      	sub	sp, #8
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
}
 8009808:	6878      	ldr	r0, [r7, #4]
 800980a:	f7ff ffe7 	bl	80097dc <_ZN4GLCDD1Ev>
 800980e:	f640 2104 	movw	r1, #2564	; 0xa04
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f005 fe13 	bl	800f43e <_ZdlPvj>
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	4618      	mov	r0, r3
 800981c:	3708      	adds	r7, #8
 800981e:	46bd      	mov	sp, r7
 8009820:	bd80      	pop	{r7, pc}
	...

08009824 <_ZN4GLCD9m_ctrloffEv>:

void GLCD::m_ctrloff(){
 8009824:	b580      	push	{r7, lr}
 8009826:	b082      	sub	sp, #8
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 800982c:	2200      	movs	r2, #0
 800982e:	2110      	movs	r1, #16
 8009830:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009834:	f001 fb92 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8009838:	2200      	movs	r2, #0
 800983a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800983e:	480c      	ldr	r0, [pc, #48]	; (8009870 <_ZN4GLCD9m_ctrloffEv+0x4c>)
 8009840:	f001 fb8c 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8009844:	2200      	movs	r2, #0
 8009846:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800984a:	4809      	ldr	r0, [pc, #36]	; (8009870 <_ZN4GLCD9m_ctrloffEv+0x4c>)
 800984c:	f001 fb86 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8009850:	2200      	movs	r2, #0
 8009852:	2104      	movs	r1, #4
 8009854:	4807      	ldr	r0, [pc, #28]	; (8009874 <_ZN4GLCD9m_ctrloffEv+0x50>)
 8009856:	f001 fb81 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 800985a:	2200      	movs	r2, #0
 800985c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009860:	4803      	ldr	r0, [pc, #12]	; (8009870 <_ZN4GLCD9m_ctrloffEv+0x4c>)
 8009862:	f001 fb7b 	bl	800af5c <HAL_GPIO_WritePin>
}
 8009866:	bf00      	nop
 8009868:	3708      	adds	r7, #8
 800986a:	46bd      	mov	sp, r7
 800986c:	bd80      	pop	{r7, pc}
 800986e:	bf00      	nop
 8009870:	48000800 	.word	0x48000800
 8009874:	48000c00 	.word	0x48000c00

08009878 <_ZN4GLCD7m_delayEjh>:
	__HAL_TIM_SET_COUNTER(&htim1, 0);  // reset the counter
	while ((__HAL_TIM_GET_COUNTER(&htim1))<delay);  // wait for the delay to complete
}

void GLCD::m_delay(unsigned int j,uint8_t a)
{
 8009878:	b480      	push	{r7}
 800987a:	b087      	sub	sp, #28
 800987c:	af00      	add	r7, sp, #0
 800987e:	60f8      	str	r0, [r7, #12]
 8009880:	60b9      	str	r1, [r7, #8]
 8009882:	4613      	mov	r3, r2
 8009884:	71fb      	strb	r3, [r7, #7]
	unsigned int i,k;
	for(i=0;i<j;i++)
 8009886:	2300      	movs	r3, #0
 8009888:	617b      	str	r3, [r7, #20]
 800988a:	697a      	ldr	r2, [r7, #20]
 800988c:	68bb      	ldr	r3, [r7, #8]
 800988e:	429a      	cmp	r2, r3
 8009890:	d20d      	bcs.n	80098ae <_ZN4GLCD7m_delayEjh+0x36>
 	{for(k=0;k<a;k++);
 8009892:	2300      	movs	r3, #0
 8009894:	613b      	str	r3, [r7, #16]
 8009896:	79fb      	ldrb	r3, [r7, #7]
 8009898:	693a      	ldr	r2, [r7, #16]
 800989a:	429a      	cmp	r2, r3
 800989c:	d203      	bcs.n	80098a6 <_ZN4GLCD7m_delayEjh+0x2e>
 800989e:	693b      	ldr	r3, [r7, #16]
 80098a0:	3301      	adds	r3, #1
 80098a2:	613b      	str	r3, [r7, #16]
 80098a4:	e7f7      	b.n	8009896 <_ZN4GLCD7m_delayEjh+0x1e>
	for(i=0;i<j;i++)
 80098a6:	697b      	ldr	r3, [r7, #20]
 80098a8:	3301      	adds	r3, #1
 80098aa:	617b      	str	r3, [r7, #20]
 80098ac:	e7ed      	b.n	800988a <_ZN4GLCD7m_delayEjh+0x12>
	}
}
 80098ae:	bf00      	nop
 80098b0:	371c      	adds	r7, #28
 80098b2:	46bd      	mov	sp, r7
 80098b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b8:	4770      	bx	lr
	...

080098bc <_ZN4GLCD16m_IOWritethedataEh>:

void GLCD::m_IOWritethedata(const uint8_t finput)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b082      	sub	sp, #8
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
 80098c4:	460b      	mov	r3, r1
 80098c6:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(GPIOC,LCDD0_Pin,ReadtheValueAssignPinstate(0,finput));
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	78fa      	ldrb	r2, [r7, #3]
 80098cc:	2100      	movs	r1, #0
 80098ce:	4618      	mov	r0, r3
 80098d0:	f7fb ffe8 	bl	80058a4 <_ZN6common26ReadtheValueAssignPinstateEhh>
 80098d4:	4603      	mov	r3, r0
 80098d6:	461a      	mov	r2, r3
 80098d8:	2108      	movs	r1, #8
 80098da:	482f      	ldr	r0, [pc, #188]	; (8009998 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 80098dc:	f001 fb3e 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD1_Pin,ReadtheValueAssignPinstate(1,finput));
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	78fa      	ldrb	r2, [r7, #3]
 80098e4:	2101      	movs	r1, #1
 80098e6:	4618      	mov	r0, r3
 80098e8:	f7fb ffdc 	bl	80058a4 <_ZN6common26ReadtheValueAssignPinstateEhh>
 80098ec:	4603      	mov	r3, r0
 80098ee:	461a      	mov	r2, r3
 80098f0:	2104      	movs	r1, #4
 80098f2:	4829      	ldr	r0, [pc, #164]	; (8009998 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 80098f4:	f001 fb32 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD2_Pin,ReadtheValueAssignPinstate(2,finput));
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	78fa      	ldrb	r2, [r7, #3]
 80098fc:	2102      	movs	r1, #2
 80098fe:	4618      	mov	r0, r3
 8009900:	f7fb ffd0 	bl	80058a4 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8009904:	4603      	mov	r3, r0
 8009906:	461a      	mov	r2, r3
 8009908:	2102      	movs	r1, #2
 800990a:	4823      	ldr	r0, [pc, #140]	; (8009998 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 800990c:	f001 fb26 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD3_Pin,ReadtheValueAssignPinstate(3,finput));
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	78fa      	ldrb	r2, [r7, #3]
 8009914:	2103      	movs	r1, #3
 8009916:	4618      	mov	r0, r3
 8009918:	f7fb ffc4 	bl	80058a4 <_ZN6common26ReadtheValueAssignPinstateEhh>
 800991c:	4603      	mov	r3, r0
 800991e:	461a      	mov	r2, r3
 8009920:	2101      	movs	r1, #1
 8009922:	481d      	ldr	r0, [pc, #116]	; (8009998 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8009924:	f001 fb1a 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD4_Pin,ReadtheValueAssignPinstate(4,finput));
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	78fa      	ldrb	r2, [r7, #3]
 800992c:	2104      	movs	r1, #4
 800992e:	4618      	mov	r0, r3
 8009930:	f7fb ffb8 	bl	80058a4 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8009934:	4603      	mov	r3, r0
 8009936:	461a      	mov	r2, r3
 8009938:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800993c:	4816      	ldr	r0, [pc, #88]	; (8009998 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 800993e:	f001 fb0d 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD5_Pin,ReadtheValueAssignPinstate(5,finput));
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	78fa      	ldrb	r2, [r7, #3]
 8009946:	2105      	movs	r1, #5
 8009948:	4618      	mov	r0, r3
 800994a:	f7fb ffab 	bl	80058a4 <_ZN6common26ReadtheValueAssignPinstateEhh>
 800994e:	4603      	mov	r3, r0
 8009950:	461a      	mov	r2, r3
 8009952:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8009956:	4810      	ldr	r0, [pc, #64]	; (8009998 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8009958:	f001 fb00 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD6_Pin,ReadtheValueAssignPinstate(6,finput));
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	78fa      	ldrb	r2, [r7, #3]
 8009960:	2106      	movs	r1, #6
 8009962:	4618      	mov	r0, r3
 8009964:	f7fb ff9e 	bl	80058a4 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8009968:	4603      	mov	r3, r0
 800996a:	461a      	mov	r2, r3
 800996c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8009970:	4809      	ldr	r0, [pc, #36]	; (8009998 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8009972:	f001 faf3 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,LCDD7_Pin, ReadtheValueAssignPinstate(7,finput));
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	78fa      	ldrb	r2, [r7, #3]
 800997a:	2107      	movs	r1, #7
 800997c:	4618      	mov	r0, r3
 800997e:	f7fb ff91 	bl	80058a4 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8009982:	4603      	mov	r3, r0
 8009984:	461a      	mov	r2, r3
 8009986:	2120      	movs	r1, #32
 8009988:	4804      	ldr	r0, [pc, #16]	; (800999c <_ZN4GLCD16m_IOWritethedataEh+0xe0>)
 800998a:	f001 fae7 	bl	800af5c <HAL_GPIO_WritePin>
}
 800998e:	bf00      	nop
 8009990:	3708      	adds	r7, #8
 8009992:	46bd      	mov	sp, r7
 8009994:	bd80      	pop	{r7, pc}
 8009996:	bf00      	nop
 8009998:	48000800 	.word	0x48000800
 800999c:	48000400 	.word	0x48000400

080099a0 <_ZN4GLCD11m_displayonEv>:

void GLCD::m_displayon(){
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b082      	sub	sp, #8
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
	m_ctrloff();
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f7ff ff3b 	bl	8009824 <_ZN4GLCD9m_ctrloffEv>
	m_IOWritethedata(0x3f);
 80099ae:	213f      	movs	r1, #63	; 0x3f
 80099b0:	6878      	ldr	r0, [r7, #4]
 80099b2:	f7ff ff83 	bl	80098bc <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 80099b6:	2201      	movs	r2, #1
 80099b8:	2104      	movs	r1, #4
 80099ba:	4815      	ldr	r0, [pc, #84]	; (8009a10 <_ZN4GLCD11m_displayonEv+0x70>)
 80099bc:	f001 face 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 80099c0:	2201      	movs	r2, #1
 80099c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80099c6:	4813      	ldr	r0, [pc, #76]	; (8009a14 <_ZN4GLCD11m_displayonEv+0x74>)
 80099c8:	f001 fac8 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 80099cc:	2200      	movs	r2, #0
 80099ce:	2110      	movs	r1, #16
 80099d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80099d4:	f001 fac2 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 80099d8:	2200      	movs	r2, #0
 80099da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80099de:	480d      	ldr	r0, [pc, #52]	; (8009a14 <_ZN4GLCD11m_displayonEv+0x74>)
 80099e0:	f001 fabc 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 80099e4:	2201      	movs	r2, #1
 80099e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80099ea:	480a      	ldr	r0, [pc, #40]	; (8009a14 <_ZN4GLCD11m_displayonEv+0x74>)
 80099ec:	f001 fab6 	bl	800af5c <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 80099f0:	2264      	movs	r2, #100	; 0x64
 80099f2:	210a      	movs	r1, #10
 80099f4:	6878      	ldr	r0, [r7, #4]
 80099f6:	f7ff ff3f 	bl	8009878 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 80099fa:	2200      	movs	r2, #0
 80099fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009a00:	4804      	ldr	r0, [pc, #16]	; (8009a14 <_ZN4GLCD11m_displayonEv+0x74>)
 8009a02:	f001 faab 	bl	800af5c <HAL_GPIO_WritePin>
}
 8009a06:	bf00      	nop
 8009a08:	3708      	adds	r7, #8
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}
 8009a0e:	bf00      	nop
 8009a10:	48000c00 	.word	0x48000c00
 8009a14:	48000800 	.word	0x48000800

08009a18 <_ZN4GLCD11m_setcolumnEh>:
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
}


void GLCD::m_setcolumn(uint8_t Columvalue)
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b084      	sub	sp, #16
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
 8009a20:	460b      	mov	r3, r1
 8009a22:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	if(Columvalue <64)
 8009a24:	78fb      	ldrb	r3, [r7, #3]
 8009a26:	2b3f      	cmp	r3, #63	; 0x3f
 8009a28:	d839      	bhi.n	8009a9e <_ZN4GLCD11m_setcolumnEh+0x86>
	{
		m_ctrloff();
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f7ff fefa 	bl	8009824 <_ZN4GLCD9m_ctrloffEv>
		c=Columvalue;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	78fa      	ldrb	r2, [r7, #3]
 8009a34:	771a      	strb	r2, [r3, #28]
		m_IOWritethedata((0x40|(Columvalue&63)));
 8009a36:	78fb      	ldrb	r3, [r7, #3]
 8009a38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009a3c:	b2db      	uxtb	r3, r3
 8009a3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a42:	b2db      	uxtb	r3, r3
 8009a44:	4619      	mov	r1, r3
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	f7ff ff38 	bl	80098bc <_ZN4GLCD16m_IOWritethedataEh>
		HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8009a4c:	2201      	movs	r2, #1
 8009a4e:	2104      	movs	r1, #4
 8009a50:	4831      	ldr	r0, [pc, #196]	; (8009b18 <_ZN4GLCD11m_setcolumnEh+0x100>)
 8009a52:	f001 fa83 	bl	800af5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 8009a56:	2200      	movs	r2, #0
 8009a58:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009a5c:	482f      	ldr	r0, [pc, #188]	; (8009b1c <_ZN4GLCD11m_setcolumnEh+0x104>)
 8009a5e:	f001 fa7d 	bl	800af5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8009a62:	2200      	movs	r2, #0
 8009a64:	2110      	movs	r1, #16
 8009a66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009a6a:	f001 fa77 	bl	800af5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8009a6e:	2200      	movs	r2, #0
 8009a70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009a74:	4829      	ldr	r0, [pc, #164]	; (8009b1c <_ZN4GLCD11m_setcolumnEh+0x104>)
 8009a76:	f001 fa71 	bl	800af5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8009a7a:	2201      	movs	r2, #1
 8009a7c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009a80:	4826      	ldr	r0, [pc, #152]	; (8009b1c <_ZN4GLCD11m_setcolumnEh+0x104>)
 8009a82:	f001 fa6b 	bl	800af5c <HAL_GPIO_WritePin>
		//m_delay(GLCDDELAY);
		m_delay(10,100);
 8009a86:	2264      	movs	r2, #100	; 0x64
 8009a88:	210a      	movs	r1, #10
 8009a8a:	6878      	ldr	r0, [r7, #4]
 8009a8c:	f7ff fef4 	bl	8009878 <_ZN4GLCD7m_delayEjh>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8009a90:	2200      	movs	r2, #0
 8009a92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009a96:	4821      	ldr	r0, [pc, #132]	; (8009b1c <_ZN4GLCD11m_setcolumnEh+0x104>)
 8009a98:	f001 fa60 	bl	800af5c <HAL_GPIO_WritePin>
		//m_delay(GLCDDELAY);
		m_delay(10,100);
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);

	}
}
 8009a9c:	e038      	b.n	8009b10 <_ZN4GLCD11m_setcolumnEh+0xf8>
		c=Columvalue;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	78fa      	ldrb	r2, [r7, #3]
 8009aa2:	771a      	strb	r2, [r3, #28]
		dport=0x40|((Columvalue-64)&63);	  //0x40 represents Column 0
 8009aa4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009aa8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009aac:	b25b      	sxtb	r3, r3
 8009aae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ab2:	b25b      	sxtb	r3, r3
 8009ab4:	73fb      	strb	r3, [r7, #15]
		m_IOWritethedata(dport);
 8009ab6:	7bfb      	ldrb	r3, [r7, #15]
 8009ab8:	4619      	mov	r1, r3
 8009aba:	6878      	ldr	r0, [r7, #4]
 8009abc:	f7ff fefe 	bl	80098bc <_ZN4GLCD16m_IOWritethedataEh>
		HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8009ac0:	2200      	movs	r2, #0
 8009ac2:	2104      	movs	r1, #4
 8009ac4:	4814      	ldr	r0, [pc, #80]	; (8009b18 <_ZN4GLCD11m_setcolumnEh+0x100>)
 8009ac6:	f001 fa49 	bl	800af5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8009aca:	2201      	movs	r2, #1
 8009acc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009ad0:	4812      	ldr	r0, [pc, #72]	; (8009b1c <_ZN4GLCD11m_setcolumnEh+0x104>)
 8009ad2:	f001 fa43 	bl	800af5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	2110      	movs	r1, #16
 8009ada:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009ade:	f001 fa3d 	bl	800af5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009ae8:	480c      	ldr	r0, [pc, #48]	; (8009b1c <_ZN4GLCD11m_setcolumnEh+0x104>)
 8009aea:	f001 fa37 	bl	800af5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8009aee:	2201      	movs	r2, #1
 8009af0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009af4:	4809      	ldr	r0, [pc, #36]	; (8009b1c <_ZN4GLCD11m_setcolumnEh+0x104>)
 8009af6:	f001 fa31 	bl	800af5c <HAL_GPIO_WritePin>
		m_delay(10,100);
 8009afa:	2264      	movs	r2, #100	; 0x64
 8009afc:	210a      	movs	r1, #10
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f7ff feba 	bl	8009878 <_ZN4GLCD7m_delayEjh>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8009b04:	2200      	movs	r2, #0
 8009b06:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009b0a:	4804      	ldr	r0, [pc, #16]	; (8009b1c <_ZN4GLCD11m_setcolumnEh+0x104>)
 8009b0c:	f001 fa26 	bl	800af5c <HAL_GPIO_WritePin>
}
 8009b10:	bf00      	nop
 8009b12:	3710      	adds	r7, #16
 8009b14:	46bd      	mov	sp, r7
 8009b16:	bd80      	pop	{r7, pc}
 8009b18:	48000c00 	.word	0x48000c00
 8009b1c:	48000800 	.word	0x48000800

08009b20 <_ZN4GLCD9m_setpageEh>:

void GLCD::m_setpage(uint8_t x)
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b084      	sub	sp, #16
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
 8009b28:	460b      	mov	r3, r1
 8009b2a:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	m_ctrloff();
 8009b2c:	6878      	ldr	r0, [r7, #4]
 8009b2e:	f7ff fe79 	bl	8009824 <_ZN4GLCD9m_ctrloffEv>
	dport= 0xb8|x;	   //0xb8 represents Page 0
 8009b32:	78fb      	ldrb	r3, [r7, #3]
 8009b34:	f063 0347 	orn	r3, r3, #71	; 0x47
 8009b38:	73fb      	strb	r3, [r7, #15]
	m_IOWritethedata(dport);
 8009b3a:	7bfb      	ldrb	r3, [r7, #15]
 8009b3c:	4619      	mov	r1, r3
 8009b3e:	6878      	ldr	r0, [r7, #4]
 8009b40:	f7ff febc 	bl	80098bc <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8009b44:	2201      	movs	r2, #1
 8009b46:	2104      	movs	r1, #4
 8009b48:	4814      	ldr	r0, [pc, #80]	; (8009b9c <_ZN4GLCD9m_setpageEh+0x7c>)
 8009b4a:	f001 fa07 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8009b4e:	2201      	movs	r2, #1
 8009b50:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009b54:	4812      	ldr	r0, [pc, #72]	; (8009ba0 <_ZN4GLCD9m_setpageEh+0x80>)
 8009b56:	f001 fa01 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	2110      	movs	r1, #16
 8009b5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009b62:	f001 f9fb 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8009b66:	2200      	movs	r2, #0
 8009b68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009b6c:	480c      	ldr	r0, [pc, #48]	; (8009ba0 <_ZN4GLCD9m_setpageEh+0x80>)
 8009b6e:	f001 f9f5 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8009b72:	2201      	movs	r2, #1
 8009b74:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009b78:	4809      	ldr	r0, [pc, #36]	; (8009ba0 <_ZN4GLCD9m_setpageEh+0x80>)
 8009b7a:	f001 f9ef 	bl	800af5c <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 8009b7e:	2264      	movs	r2, #100	; 0x64
 8009b80:	210a      	movs	r1, #10
 8009b82:	6878      	ldr	r0, [r7, #4]
 8009b84:	f7ff fe78 	bl	8009878 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8009b88:	2200      	movs	r2, #0
 8009b8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009b8e:	4804      	ldr	r0, [pc, #16]	; (8009ba0 <_ZN4GLCD9m_setpageEh+0x80>)
 8009b90:	f001 f9e4 	bl	800af5c <HAL_GPIO_WritePin>
}
 8009b94:	bf00      	nop
 8009b96:	3710      	adds	r7, #16
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	bd80      	pop	{r7, pc}
 8009b9c:	48000c00 	.word	0x48000c00
 8009ba0:	48000800 	.word	0x48000800

08009ba4 <_ZN4GLCD14m_setstartlineEh>:

void GLCD::m_setstartline(uint8_t z)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b084      	sub	sp, #16
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	460b      	mov	r3, r1
 8009bae:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	m_ctrloff();
 8009bb0:	6878      	ldr	r0, [r7, #4]
 8009bb2:	f7ff fe37 	bl	8009824 <_ZN4GLCD9m_ctrloffEv>
	dport=0xc0|z;	   //0xc0 represents Line 0
 8009bb6:	78fb      	ldrb	r3, [r7, #3]
 8009bb8:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8009bbc:	73fb      	strb	r3, [r7, #15]
	m_IOWritethedata(dport);
 8009bbe:	7bfb      	ldrb	r3, [r7, #15]
 8009bc0:	4619      	mov	r1, r3
 8009bc2:	6878      	ldr	r0, [r7, #4]
 8009bc4:	f7ff fe7a 	bl	80098bc <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8009bc8:	2201      	movs	r2, #1
 8009bca:	2104      	movs	r1, #4
 8009bcc:	4814      	ldr	r0, [pc, #80]	; (8009c20 <_ZN4GLCD14m_setstartlineEh+0x7c>)
 8009bce:	f001 f9c5 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8009bd2:	2201      	movs	r2, #1
 8009bd4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009bd8:	4812      	ldr	r0, [pc, #72]	; (8009c24 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8009bda:	f001 f9bf 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8009bde:	2200      	movs	r2, #0
 8009be0:	2110      	movs	r1, #16
 8009be2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009be6:	f001 f9b9 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8009bea:	2200      	movs	r2, #0
 8009bec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009bf0:	480c      	ldr	r0, [pc, #48]	; (8009c24 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8009bf2:	f001 f9b3 	bl	800af5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8009bf6:	2201      	movs	r2, #1
 8009bf8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009bfc:	4809      	ldr	r0, [pc, #36]	; (8009c24 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8009bfe:	f001 f9ad 	bl	800af5c <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 8009c02:	2264      	movs	r2, #100	; 0x64
 8009c04:	210a      	movs	r1, #10
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f7ff fe36 	bl	8009878 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009c12:	4804      	ldr	r0, [pc, #16]	; (8009c24 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8009c14:	f001 f9a2 	bl	800af5c <HAL_GPIO_WritePin>
}
 8009c18:	bf00      	nop
 8009c1a:	3710      	adds	r7, #16
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	bd80      	pop	{r7, pc}
 8009c20:	48000c00 	.word	0x48000c00
 8009c24:	48000800 	.word	0x48000800

08009c28 <_ZN4GLCD9m_lcddataEPht>:

void GLCD::m_lcddata(uint8_t *value,uint16_t limit)
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	b086      	sub	sp, #24
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	60f8      	str	r0, [r7, #12]
 8009c30:	60b9      	str	r1, [r7, #8]
 8009c32:	4613      	mov	r3, r2
 8009c34:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	uint8_t dport;
	for(i=0;i<limit;i++)
 8009c36:	2300      	movs	r3, #0
 8009c38:	82fb      	strh	r3, [r7, #22]
 8009c3a:	8afa      	ldrh	r2, [r7, #22]
 8009c3c:	88fb      	ldrh	r3, [r7, #6]
 8009c3e:	429a      	cmp	r2, r3
 8009c40:	f080 8085 	bcs.w	8009d4e <_ZN4GLCD9m_lcddataEPht+0x126>
	{
		if(c<64)
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	7f1b      	ldrb	r3, [r3, #28]
 8009c48:	2b3f      	cmp	r3, #63	; 0x3f
 8009c4a:	d838      	bhi.n	8009cbe <_ZN4GLCD9m_lcddataEPht+0x96>
		{
			dport=value[i];
 8009c4c:	8afb      	ldrh	r3, [r7, #22]
 8009c4e:	68ba      	ldr	r2, [r7, #8]
 8009c50:	4413      	add	r3, r2
 8009c52:	781b      	ldrb	r3, [r3, #0]
 8009c54:	757b      	strb	r3, [r7, #21]
			m_IOWritethedata(dport);
 8009c56:	7d7b      	ldrb	r3, [r7, #21]
 8009c58:	4619      	mov	r1, r3
 8009c5a:	68f8      	ldr	r0, [r7, #12]
 8009c5c:	f7ff fe2e 	bl	80098bc <_ZN4GLCD16m_IOWritethedataEh>
			HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8009c60:	2201      	movs	r2, #1
 8009c62:	2104      	movs	r1, #4
 8009c64:	483b      	ldr	r0, [pc, #236]	; (8009d54 <_ZN4GLCD9m_lcddataEPht+0x12c>)
 8009c66:	f001 f979 	bl	800af5c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009c70:	4839      	ldr	r0, [pc, #228]	; (8009d58 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8009c72:	f001 f973 	bl	800af5c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_SET);
 8009c76:	2201      	movs	r2, #1
 8009c78:	2110      	movs	r1, #16
 8009c7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009c7e:	f001 f96d 	bl	800af5c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8009c82:	2200      	movs	r2, #0
 8009c84:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009c88:	4833      	ldr	r0, [pc, #204]	; (8009d58 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8009c8a:	f001 f967 	bl	800af5c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8009c8e:	2201      	movs	r2, #1
 8009c90:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009c94:	4830      	ldr	r0, [pc, #192]	; (8009d58 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8009c96:	f001 f961 	bl	800af5c <HAL_GPIO_WritePin>
			//m_delay(GLCDDELAY);
			m_delay(10,100);
 8009c9a:	2264      	movs	r2, #100	; 0x64
 8009c9c:	210a      	movs	r1, #10
 8009c9e:	68f8      	ldr	r0, [r7, #12]
 8009ca0:	f7ff fdea 	bl	8009878 <_ZN4GLCD7m_delayEjh>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009caa:	482b      	ldr	r0, [pc, #172]	; (8009d58 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8009cac:	f001 f956 	bl	800af5c <HAL_GPIO_WritePin>
			c++;
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	7f1b      	ldrb	r3, [r3, #28]
 8009cb4:	3301      	adds	r3, #1
 8009cb6:	b2da      	uxtb	r2, r3
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	771a      	strb	r2, [r3, #28]
 8009cbc:	e03d      	b.n	8009d3a <_ZN4GLCD9m_lcddataEPht+0x112>
		}
		else
		{
			m_setcolumn(c);
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	7f1b      	ldrb	r3, [r3, #28]
 8009cc2:	4619      	mov	r1, r3
 8009cc4:	68f8      	ldr	r0, [r7, #12]
 8009cc6:	f7ff fea7 	bl	8009a18 <_ZN4GLCD11m_setcolumnEh>
			dport=value[i];
 8009cca:	8afb      	ldrh	r3, [r7, #22]
 8009ccc:	68ba      	ldr	r2, [r7, #8]
 8009cce:	4413      	add	r3, r2
 8009cd0:	781b      	ldrb	r3, [r3, #0]
 8009cd2:	757b      	strb	r3, [r7, #21]
			m_IOWritethedata(dport);
 8009cd4:	7d7b      	ldrb	r3, [r7, #21]
 8009cd6:	4619      	mov	r1, r3
 8009cd8:	68f8      	ldr	r0, [r7, #12]
 8009cda:	f7ff fdef 	bl	80098bc <_ZN4GLCD16m_IOWritethedataEh>
			HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8009cde:	2200      	movs	r2, #0
 8009ce0:	2104      	movs	r1, #4
 8009ce2:	481c      	ldr	r0, [pc, #112]	; (8009d54 <_ZN4GLCD9m_lcddataEPht+0x12c>)
 8009ce4:	f001 f93a 	bl	800af5c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8009ce8:	2201      	movs	r2, #1
 8009cea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009cee:	481a      	ldr	r0, [pc, #104]	; (8009d58 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8009cf0:	f001 f934 	bl	800af5c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_SET);
 8009cf4:	2201      	movs	r2, #1
 8009cf6:	2110      	movs	r1, #16
 8009cf8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009cfc:	f001 f92e 	bl	800af5c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8009d00:	2200      	movs	r2, #0
 8009d02:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009d06:	4814      	ldr	r0, [pc, #80]	; (8009d58 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8009d08:	f001 f928 	bl	800af5c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8009d0c:	2201      	movs	r2, #1
 8009d0e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009d12:	4811      	ldr	r0, [pc, #68]	; (8009d58 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8009d14:	f001 f922 	bl	800af5c <HAL_GPIO_WritePin>
			//m_delay(GLCDDELAY);
			m_delay(10,100);
 8009d18:	2264      	movs	r2, #100	; 0x64
 8009d1a:	210a      	movs	r1, #10
 8009d1c:	68f8      	ldr	r0, [r7, #12]
 8009d1e:	f7ff fdab 	bl	8009878 <_ZN4GLCD7m_delayEjh>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8009d22:	2200      	movs	r2, #0
 8009d24:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009d28:	480b      	ldr	r0, [pc, #44]	; (8009d58 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8009d2a:	f001 f917 	bl	800af5c <HAL_GPIO_WritePin>
			c++;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	7f1b      	ldrb	r3, [r3, #28]
 8009d32:	3301      	adds	r3, #1
 8009d34:	b2da      	uxtb	r2, r3
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	771a      	strb	r2, [r3, #28]
		}
		if(c>127)
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	7f1b      	ldrb	r3, [r3, #28]
 8009d3e:	b25b      	sxtb	r3, r3
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	db03      	blt.n	8009d4c <_ZN4GLCD9m_lcddataEPht+0x124>
	for(i=0;i<limit;i++)
 8009d44:	8afb      	ldrh	r3, [r7, #22]
 8009d46:	3301      	adds	r3, #1
 8009d48:	82fb      	strh	r3, [r7, #22]
 8009d4a:	e776      	b.n	8009c3a <_ZN4GLCD9m_lcddataEPht+0x12>
	           return;
 8009d4c:	bf00      	nop
	}
}
 8009d4e:	3718      	adds	r7, #24
 8009d50:	46bd      	mov	sp, r7
 8009d52:	bd80      	pop	{r7, pc}
 8009d54:	48000c00 	.word	0x48000c00
 8009d58:	48000800 	.word	0x48000800

08009d5c <_ZN4GLCD10m_lcdputs1EhhPh>:

void GLCD::m_lcdputs1(uint8_t y,uint8_t x,unsigned char *str)
{
 8009d5c:	b580      	push	{r7, lr}
 8009d5e:	b086      	sub	sp, #24
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	60f8      	str	r0, [r7, #12]
 8009d64:	607b      	str	r3, [r7, #4]
 8009d66:	460b      	mov	r3, r1
 8009d68:	72fb      	strb	r3, [r7, #11]
 8009d6a:	4613      	mov	r3, r2
 8009d6c:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	uint16_t a;
	m_setcolumn(y);
 8009d6e:	7afb      	ldrb	r3, [r7, #11]
 8009d70:	4619      	mov	r1, r3
 8009d72:	68f8      	ldr	r0, [r7, #12]
 8009d74:	f7ff fe50 	bl	8009a18 <_ZN4GLCD11m_setcolumnEh>
	m_setpage(x);
 8009d78:	7abb      	ldrb	r3, [r7, #10]
 8009d7a:	4619      	mov	r1, r3
 8009d7c:	68f8      	ldr	r0, [r7, #12]
 8009d7e:	f7ff fecf 	bl	8009b20 <_ZN4GLCD9m_setpageEh>
	for(i=0;str[i]!=0;i++)
 8009d82:	2300      	movs	r3, #0
 8009d84:	75fb      	strb	r3, [r7, #23]
 8009d86:	7dfb      	ldrb	r3, [r7, #23]
 8009d88:	687a      	ldr	r2, [r7, #4]
 8009d8a:	4413      	add	r3, r2
 8009d8c:	781b      	ldrb	r3, [r3, #0]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d015      	beq.n	8009dbe <_ZN4GLCD10m_lcdputs1EhhPh+0x62>
	{
		a=(*(str+i));
 8009d92:	7dfb      	ldrb	r3, [r7, #23]
 8009d94:	687a      	ldr	r2, [r7, #4]
 8009d96:	4413      	add	r3, r2
 8009d98:	781b      	ldrb	r3, [r3, #0]
 8009d9a:	82bb      	strh	r3, [r7, #20]
		a*=8;
 8009d9c:	8abb      	ldrh	r3, [r7, #20]
 8009d9e:	00db      	lsls	r3, r3, #3
 8009da0:	82bb      	strh	r3, [r7, #20]
		m_lcddata(&Character8x8[a],8);
 8009da2:	8abb      	ldrh	r3, [r7, #20]
 8009da4:	3318      	adds	r3, #24
 8009da6:	68fa      	ldr	r2, [r7, #12]
 8009da8:	4413      	add	r3, r2
 8009daa:	3306      	adds	r3, #6
 8009dac:	2208      	movs	r2, #8
 8009dae:	4619      	mov	r1, r3
 8009db0:	68f8      	ldr	r0, [r7, #12]
 8009db2:	f7ff ff39 	bl	8009c28 <_ZN4GLCD9m_lcddataEPht>
	for(i=0;str[i]!=0;i++)
 8009db6:	7dfb      	ldrb	r3, [r7, #23]
 8009db8:	3301      	adds	r3, #1
 8009dba:	75fb      	strb	r3, [r7, #23]
 8009dbc:	e7e3      	b.n	8009d86 <_ZN4GLCD10m_lcdputs1EhhPh+0x2a>
	}
}
 8009dbe:	bf00      	nop
 8009dc0:	3718      	adds	r7, #24
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	bd80      	pop	{r7, pc}

08009dc6 <_ZN4GLCD8m_clrlcdEv>:
		m_lcddata(&font5x7[a],5);
	}
}

void GLCD::m_clrlcd(void)
{
 8009dc6:	b580      	push	{r7, lr}
 8009dc8:	b084      	sub	sp, #16
 8009dca:	af00      	add	r7, sp, #0
 8009dcc:	6078      	str	r0, [r7, #4]
    uint8_t i,j;
    for (i=0;i < 8;i++)
 8009dce:	2300      	movs	r3, #0
 8009dd0:	73fb      	strb	r3, [r7, #15]
 8009dd2:	7bfb      	ldrb	r3, [r7, #15]
 8009dd4:	2b07      	cmp	r3, #7
 8009dd6:	d81d      	bhi.n	8009e14 <_ZN4GLCD8m_clrlcdEv+0x4e>
    {
    m_setpage(i);
 8009dd8:	7bfb      	ldrb	r3, [r7, #15]
 8009dda:	4619      	mov	r1, r3
 8009ddc:	6878      	ldr	r0, [r7, #4]
 8009dde:	f7ff fe9f 	bl	8009b20 <_ZN4GLCD9m_setpageEh>
    m_setcolumn(0);
 8009de2:	2100      	movs	r1, #0
 8009de4:	6878      	ldr	r0, [r7, #4]
 8009de6:	f7ff fe17 	bl	8009a18 <_ZN4GLCD11m_setcolumnEh>
        for (j= 0 ;j < 128; j++)
 8009dea:	2300      	movs	r3, #0
 8009dec:	73bb      	strb	r3, [r7, #14]
 8009dee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	db0a      	blt.n	8009e0c <_ZN4GLCD8m_clrlcdEv+0x46>
        	m_lcddata(&z,1);
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	331d      	adds	r3, #29
 8009dfa:	2201      	movs	r2, #1
 8009dfc:	4619      	mov	r1, r3
 8009dfe:	6878      	ldr	r0, [r7, #4]
 8009e00:	f7ff ff12 	bl	8009c28 <_ZN4GLCD9m_lcddataEPht>
        for (j= 0 ;j < 128; j++)
 8009e04:	7bbb      	ldrb	r3, [r7, #14]
 8009e06:	3301      	adds	r3, #1
 8009e08:	73bb      	strb	r3, [r7, #14]
 8009e0a:	e7f0      	b.n	8009dee <_ZN4GLCD8m_clrlcdEv+0x28>
    for (i=0;i < 8;i++)
 8009e0c:	7bfb      	ldrb	r3, [r7, #15]
 8009e0e:	3301      	adds	r3, #1
 8009e10:	73fb      	strb	r3, [r7, #15]
 8009e12:	e7de      	b.n	8009dd2 <_ZN4GLCD8m_clrlcdEv+0xc>
    }
}
 8009e14:	bf00      	nop
 8009e16:	3710      	adds	r7, #16
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	bd80      	pop	{r7, pc}

08009e1c <_ZN10W5500ClassC1Ev>:
// SPI details
//SPISettings wiznet_SPI_settings(8000000, MSBFIRST, SPI_MODE0);
uint8_t SPI_CS;


W5500Class::W5500Class() {
 8009e1c:	b480      	push	{r7}
 8009e1e:	b083      	sub	sp, #12
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
 8009e24:	4a04      	ldr	r2, [pc, #16]	; (8009e38 <_ZN10W5500ClassC1Ev+0x1c>)
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	370c      	adds	r7, #12
 8009e30:	46bd      	mov	sp, r7
 8009e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e36:	4770      	bx	lr
 8009e38:	08010e20 	.word	0x08010e20

08009e3c <_ZN10W5500ClassD1Ev>:

W5500Class::~W5500Class() {
 8009e3c:	b480      	push	{r7}
 8009e3e:	b083      	sub	sp, #12
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
 8009e44:	4a04      	ldr	r2, [pc, #16]	; (8009e58 <_ZN10W5500ClassD1Ev+0x1c>)
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	370c      	adds	r7, #12
 8009e50:	46bd      	mov	sp, r7
 8009e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e56:	4770      	bx	lr
 8009e58:	08010e20 	.word	0x08010e20

08009e5c <_ZN10W5500ClassD0Ev>:
W5500Class::~W5500Class() {
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b082      	sub	sp, #8
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
}
 8009e64:	6878      	ldr	r0, [r7, #4]
 8009e66:	f7ff ffe9 	bl	8009e3c <_ZN10W5500ClassD1Ev>
 8009e6a:	2104      	movs	r1, #4
 8009e6c:	6878      	ldr	r0, [r7, #4]
 8009e6e:	f005 fae6 	bl	800f43e <_ZdlPvj>
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	4618      	mov	r0, r3
 8009e76:	3708      	adds	r7, #8
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bd80      	pop	{r7, pc}

08009e7c <_Z41__static_initialization_and_destruction_0ii>:
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b082      	sub	sp, #8
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
 8009e84:	6039      	str	r1, [r7, #0]
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	2b01      	cmp	r3, #1
 8009e8a:	d107      	bne.n	8009e9c <_Z41__static_initialization_and_destruction_0ii+0x20>
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009e92:	4293      	cmp	r3, r2
 8009e94:	d102      	bne.n	8009e9c <_Z41__static_initialization_and_destruction_0ii+0x20>
W5500Class w5500;
 8009e96:	4809      	ldr	r0, [pc, #36]	; (8009ebc <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8009e98:	f7ff ffc0 	bl	8009e1c <_ZN10W5500ClassC1Ev>
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d107      	bne.n	8009eb2 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8009ea2:	683b      	ldr	r3, [r7, #0]
 8009ea4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009ea8:	4293      	cmp	r3, r2
 8009eaa:	d102      	bne.n	8009eb2 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8009eac:	4803      	ldr	r0, [pc, #12]	; (8009ebc <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8009eae:	f7ff ffc5 	bl	8009e3c <_ZN10W5500ClassD1Ev>
}
 8009eb2:	bf00      	nop
 8009eb4:	3708      	adds	r7, #8
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	bd80      	pop	{r7, pc}
 8009eba:	bf00      	nop
 8009ebc:	20002174 	.word	0x20002174

08009ec0 <_GLOBAL__sub_I_w5500>:
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	af00      	add	r7, sp, #0
 8009ec4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009ec8:	2001      	movs	r0, #1
 8009eca:	f7ff ffd7 	bl	8009e7c <_Z41__static_initialization_and_destruction_0ii>
 8009ece:	bd80      	pop	{r7, pc}

08009ed0 <_GLOBAL__sub_D_w5500>:
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	af00      	add	r7, sp, #0
 8009ed4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009ed8:	2000      	movs	r0, #0
 8009eda:	f7ff ffcf 	bl	8009e7c <_Z41__static_initialization_and_destruction_0ii>
 8009ede:	bd80      	pop	{r7, pc}

08009ee0 <_ZN9ModbusrtuC1Ev>:
extern uint16_t temperature_reference;



uint8_t TxSeqComplete;
Modbusrtu::Modbusrtu() {
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b082      	sub	sp, #8
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
 8009ee8:	4a0e      	ldr	r2, [pc, #56]	; (8009f24 <_ZN9ModbusrtuC1Ev+0x44>)
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	601a      	str	r2, [r3, #0]
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2201      	movs	r2, #1
 8009ef2:	741a      	strb	r2, [r3, #16]
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	4a0c      	ldr	r2, [pc, #48]	; (8009f28 <_ZN9ModbusrtuC1Ev+0x48>)
 8009ef8:	3311      	adds	r3, #17
 8009efa:	4611      	mov	r1, r2
 8009efc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009f00:	4618      	mov	r0, r3
 8009f02:	f005 fadb 	bl	800f4bc <memcpy>
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	4a08      	ldr	r2, [pc, #32]	; (8009f2c <_ZN9ModbusrtuC1Ev+0x4c>)
 8009f0a:	f203 1311 	addw	r3, r3, #273	; 0x111
 8009f0e:	4611      	mov	r1, r2
 8009f10:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009f14:	4618      	mov	r0, r3
 8009f16:	f005 fad1 	bl	800f4bc <memcpy>
	// TODO Auto-generated constructor stub

}
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	3708      	adds	r7, #8
 8009f20:	46bd      	mov	sp, r7
 8009f22:	bd80      	pop	{r7, pc}
 8009f24:	08010e30 	.word	0x08010e30
 8009f28:	08010b90 	.word	0x08010b90
 8009f2c:	08010c90 	.word	0x08010c90

08009f30 <_ZN9ModbusrtuD1Ev>:

Modbusrtu::~Modbusrtu() {
 8009f30:	b480      	push	{r7}
 8009f32:	b083      	sub	sp, #12
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]
 8009f38:	4a04      	ldr	r2, [pc, #16]	; (8009f4c <_ZN9ModbusrtuD1Ev+0x1c>)
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	4618      	mov	r0, r3
 8009f42:	370c      	adds	r7, #12
 8009f44:	46bd      	mov	sp, r7
 8009f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4a:	4770      	bx	lr
 8009f4c:	08010e30 	.word	0x08010e30

08009f50 <_ZN9ModbusrtuD0Ev>:
Modbusrtu::~Modbusrtu() {
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b082      	sub	sp, #8
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	6078      	str	r0, [r7, #4]
}
 8009f58:	6878      	ldr	r0, [r7, #4]
 8009f5a:	f7ff ffe9 	bl	8009f30 <_ZN9ModbusrtuD1Ev>
 8009f5e:	f44f 7105 	mov.w	r1, #532	; 0x214
 8009f62:	6878      	ldr	r0, [r7, #4]
 8009f64:	f005 fa6b 	bl	800f43e <_ZdlPvj>
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	3708      	adds	r7, #8
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	bd80      	pop	{r7, pc}

08009f72 <_ZNK9Modbusrtu15getReadInputRegEv>:

uint8_t Modbusrtu::getReadInputReg() const
{
 8009f72:	b480      	push	{r7}
 8009f74:	b083      	sub	sp, #12
 8009f76:	af00      	add	r7, sp, #0
 8009f78:	6078      	str	r0, [r7, #4]
	return READINPUTREG;
 8009f7a:	2304      	movs	r3, #4
}
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	370c      	adds	r7, #12
 8009f80:	46bd      	mov	sp, r7
 8009f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f86:	4770      	bx	lr

08009f88 <_ZNK9Modbusrtu15getStartAddressEv>:

uint16_t Modbusrtu::getStartAddress() const
{
 8009f88:	b480      	push	{r7}
 8009f8a:	b083      	sub	sp, #12
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
	return STARTADDRESS;
 8009f90:	2303      	movs	r3, #3
}
 8009f92:	4618      	mov	r0, r3
 8009f94:	370c      	adds	r7, #12
 8009f96:	46bd      	mov	sp, r7
 8009f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9c:	4770      	bx	lr

08009f9e <_ZNK9Modbusrtu11getNoOfDataEv>:

uint16_t Modbusrtu::getNoOfData() const
{
 8009f9e:	b480      	push	{r7}
 8009fa0:	b083      	sub	sp, #12
 8009fa2:	af00      	add	r7, sp, #0
 8009fa4:	6078      	str	r0, [r7, #4]
	return NOOFDATA;
 8009fa6:	2302      	movs	r3, #2
}
 8009fa8:	4618      	mov	r0, r3
 8009faa:	370c      	adds	r7, #12
 8009fac:	46bd      	mov	sp, r7
 8009fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb2:	4770      	bx	lr

08009fb4 <_ZN9Modbusrtu21ModbusReadTransactionEv>:

void Modbusrtu::ModbusReadTransaction(void)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b082      	sub	sp, #8
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
	switch(Cntid)
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	791b      	ldrb	r3, [r3, #4]
 8009fc0:	3b01      	subs	r3, #1
 8009fc2:	2b05      	cmp	r3, #5
 8009fc4:	f200 81ae 	bhi.w	800a324 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x370>
 8009fc8:	a201      	add	r2, pc, #4	; (adr r2, 8009fd0 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x1c>)
 8009fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fce:	bf00      	nop
 8009fd0:	08009fe9 	.word	0x08009fe9
 8009fd4:	0800a073 	.word	0x0800a073
 8009fd8:	0800a0fd 	.word	0x0800a0fd
 8009fdc:	0800a187 	.word	0x0800a187
 8009fe0:	0800a211 	.word	0x0800a211
 8009fe4:	0800a29b 	.word	0x0800a29b
	{
	case CARBON:
		u8ModbusRegister[0] = CARBON;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2201      	movs	r2, #1
 8009fec:	721a      	strb	r2, [r3, #8]
		u8ModbusRegister[1] = getReadInputReg();
 8009fee:	6878      	ldr	r0, [r7, #4]
 8009ff0:	f7ff ffbf 	bl	8009f72 <_ZNK9Modbusrtu15getReadInputRegEv>
 8009ff4:	4603      	mov	r3, r0
 8009ff6:	461a      	mov	r2, r3
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	725a      	strb	r2, [r3, #9]
		u8ModbusRegister[2] = static_cast<uint8_t>((getStartAddress()& 0xff00)>>8);
 8009ffc:	6878      	ldr	r0, [r7, #4]
 8009ffe:	f7ff ffc3 	bl	8009f88 <_ZNK9Modbusrtu15getStartAddressEv>
 800a002:	4603      	mov	r3, r0
 800a004:	0a1b      	lsrs	r3, r3, #8
 800a006:	b29b      	uxth	r3, r3
 800a008:	b2da      	uxtb	r2, r3
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	729a      	strb	r2, [r3, #10]
		u8ModbusRegister[3] = static_cast<uint8_t>(getStartAddress() & 0x00ff);
 800a00e:	6878      	ldr	r0, [r7, #4]
 800a010:	f7ff ffba 	bl	8009f88 <_ZNK9Modbusrtu15getStartAddressEv>
 800a014:	4603      	mov	r3, r0
 800a016:	b2da      	uxtb	r2, r3
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	72da      	strb	r2, [r3, #11]
		u8ModbusRegister[4] = static_cast<uint8_t>((getNoOfData() & 0xff00)>>8);
 800a01c:	6878      	ldr	r0, [r7, #4]
 800a01e:	f7ff ffbe 	bl	8009f9e <_ZNK9Modbusrtu11getNoOfDataEv>
 800a022:	4603      	mov	r3, r0
 800a024:	0a1b      	lsrs	r3, r3, #8
 800a026:	b29b      	uxth	r3, r3
 800a028:	b2da      	uxtb	r2, r3
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	731a      	strb	r2, [r3, #12]
		u8ModbusRegister[5] = static_cast<uint8_t>(getNoOfData() & 0x00ff);
 800a02e:	6878      	ldr	r0, [r7, #4]
 800a030:	f7ff ffb5 	bl	8009f9e <_ZNK9Modbusrtu11getNoOfDataEv>
 800a034:	4603      	mov	r3, r0
 800a036:	b2da      	uxtb	r2, r3
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	735a      	strb	r2, [r3, #13]
		u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	3308      	adds	r3, #8
 800a040:	2206      	movs	r2, #6
 800a042:	4619      	mov	r1, r3
 800a044:	6878      	ldr	r0, [r7, #4]
 800a046:	f000 f993 	bl	800a370 <_ZN9Modbusrtu11ASCChecksumEPhh>
 800a04a:	4603      	mov	r3, r0
 800a04c:	461a      	mov	r2, r3
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	80da      	strh	r2, [r3, #6]
		u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	88db      	ldrh	r3, [r3, #6]
 800a056:	b2da      	uxtb	r2, r3
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	739a      	strb	r2, [r3, #14]
		u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	88db      	ldrh	r3, [r3, #6]
 800a060:	0a1b      	lsrs	r3, r3, #8
 800a062:	b29b      	uxth	r3, r3
 800a064:	b2da      	uxtb	r2, r3
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	73da      	strb	r2, [r3, #15]

		Cntid=2;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2202      	movs	r2, #2
 800a06e:	711a      	strb	r2, [r3, #4]
	break;
 800a070:	e15f      	b.n	800a332 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x37e>
	case SILICA:
		u8ModbusRegister[0] = SILICA;
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	2202      	movs	r2, #2
 800a076:	721a      	strb	r2, [r3, #8]
		u8ModbusRegister[1] = getReadInputReg();
 800a078:	6878      	ldr	r0, [r7, #4]
 800a07a:	f7ff ff7a 	bl	8009f72 <_ZNK9Modbusrtu15getReadInputRegEv>
 800a07e:	4603      	mov	r3, r0
 800a080:	461a      	mov	r2, r3
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	725a      	strb	r2, [r3, #9]
		u8ModbusRegister[2] = static_cast<uint8_t>((getStartAddress()& 0xff00)>>8);
 800a086:	6878      	ldr	r0, [r7, #4]
 800a088:	f7ff ff7e 	bl	8009f88 <_ZNK9Modbusrtu15getStartAddressEv>
 800a08c:	4603      	mov	r3, r0
 800a08e:	0a1b      	lsrs	r3, r3, #8
 800a090:	b29b      	uxth	r3, r3
 800a092:	b2da      	uxtb	r2, r3
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	729a      	strb	r2, [r3, #10]
		u8ModbusRegister[3] = static_cast<uint8_t>(getStartAddress() & 0x00ff);
 800a098:	6878      	ldr	r0, [r7, #4]
 800a09a:	f7ff ff75 	bl	8009f88 <_ZNK9Modbusrtu15getStartAddressEv>
 800a09e:	4603      	mov	r3, r0
 800a0a0:	b2da      	uxtb	r2, r3
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	72da      	strb	r2, [r3, #11]
		u8ModbusRegister[4] = static_cast<uint8_t>((getNoOfData() & 0xff00)>>8);
 800a0a6:	6878      	ldr	r0, [r7, #4]
 800a0a8:	f7ff ff79 	bl	8009f9e <_ZNK9Modbusrtu11getNoOfDataEv>
 800a0ac:	4603      	mov	r3, r0
 800a0ae:	0a1b      	lsrs	r3, r3, #8
 800a0b0:	b29b      	uxth	r3, r3
 800a0b2:	b2da      	uxtb	r2, r3
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	731a      	strb	r2, [r3, #12]
		u8ModbusRegister[5] = static_cast<uint8_t>(getNoOfData() & 0x00ff);
 800a0b8:	6878      	ldr	r0, [r7, #4]
 800a0ba:	f7ff ff70 	bl	8009f9e <_ZNK9Modbusrtu11getNoOfDataEv>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	b2da      	uxtb	r2, r3
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	735a      	strb	r2, [r3, #13]
		u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	3308      	adds	r3, #8
 800a0ca:	2206      	movs	r2, #6
 800a0cc:	4619      	mov	r1, r3
 800a0ce:	6878      	ldr	r0, [r7, #4]
 800a0d0:	f000 f94e 	bl	800a370 <_ZN9Modbusrtu11ASCChecksumEPhh>
 800a0d4:	4603      	mov	r3, r0
 800a0d6:	461a      	mov	r2, r3
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	80da      	strh	r2, [r3, #6]
		u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	88db      	ldrh	r3, [r3, #6]
 800a0e0:	b2da      	uxtb	r2, r3
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	739a      	strb	r2, [r3, #14]
		u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	88db      	ldrh	r3, [r3, #6]
 800a0ea:	0a1b      	lsrs	r3, r3, #8
 800a0ec:	b29b      	uxth	r3, r3
 800a0ee:	b2da      	uxtb	r2, r3
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	73da      	strb	r2, [r3, #15]
		Cntid=3;
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	2203      	movs	r2, #3
 800a0f8:	711a      	strb	r2, [r3, #4]
	break;
 800a0fa:	e11a      	b.n	800a332 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x37e>
	case MANGANEASE:
		u8ModbusRegister[0] = MANGANEASE;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	2203      	movs	r2, #3
 800a100:	721a      	strb	r2, [r3, #8]
		u8ModbusRegister[1] = getReadInputReg();
 800a102:	6878      	ldr	r0, [r7, #4]
 800a104:	f7ff ff35 	bl	8009f72 <_ZNK9Modbusrtu15getReadInputRegEv>
 800a108:	4603      	mov	r3, r0
 800a10a:	461a      	mov	r2, r3
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	725a      	strb	r2, [r3, #9]
		u8ModbusRegister[2] = static_cast<uint8_t>((getStartAddress()& 0xff00)>>8);
 800a110:	6878      	ldr	r0, [r7, #4]
 800a112:	f7ff ff39 	bl	8009f88 <_ZNK9Modbusrtu15getStartAddressEv>
 800a116:	4603      	mov	r3, r0
 800a118:	0a1b      	lsrs	r3, r3, #8
 800a11a:	b29b      	uxth	r3, r3
 800a11c:	b2da      	uxtb	r2, r3
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	729a      	strb	r2, [r3, #10]
		u8ModbusRegister[3] = static_cast<uint8_t>(getStartAddress() & 0x00ff);
 800a122:	6878      	ldr	r0, [r7, #4]
 800a124:	f7ff ff30 	bl	8009f88 <_ZNK9Modbusrtu15getStartAddressEv>
 800a128:	4603      	mov	r3, r0
 800a12a:	b2da      	uxtb	r2, r3
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	72da      	strb	r2, [r3, #11]
		u8ModbusRegister[4] = static_cast<uint8_t>((getNoOfData() & 0xff00)>>8);
 800a130:	6878      	ldr	r0, [r7, #4]
 800a132:	f7ff ff34 	bl	8009f9e <_ZNK9Modbusrtu11getNoOfDataEv>
 800a136:	4603      	mov	r3, r0
 800a138:	0a1b      	lsrs	r3, r3, #8
 800a13a:	b29b      	uxth	r3, r3
 800a13c:	b2da      	uxtb	r2, r3
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	731a      	strb	r2, [r3, #12]
		u8ModbusRegister[5] = static_cast<uint8_t>(getNoOfData() & 0x00ff);
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	f7ff ff2b 	bl	8009f9e <_ZNK9Modbusrtu11getNoOfDataEv>
 800a148:	4603      	mov	r3, r0
 800a14a:	b2da      	uxtb	r2, r3
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	735a      	strb	r2, [r3, #13]
		u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	3308      	adds	r3, #8
 800a154:	2206      	movs	r2, #6
 800a156:	4619      	mov	r1, r3
 800a158:	6878      	ldr	r0, [r7, #4]
 800a15a:	f000 f909 	bl	800a370 <_ZN9Modbusrtu11ASCChecksumEPhh>
 800a15e:	4603      	mov	r3, r0
 800a160:	461a      	mov	r2, r3
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	80da      	strh	r2, [r3, #6]
		u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	88db      	ldrh	r3, [r3, #6]
 800a16a:	b2da      	uxtb	r2, r3
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	739a      	strb	r2, [r3, #14]
		u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	88db      	ldrh	r3, [r3, #6]
 800a174:	0a1b      	lsrs	r3, r3, #8
 800a176:	b29b      	uxth	r3, r3
 800a178:	b2da      	uxtb	r2, r3
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	73da      	strb	r2, [r3, #15]
		Cntid=4;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	2204      	movs	r2, #4
 800a182:	711a      	strb	r2, [r3, #4]
	break;
 800a184:	e0d5      	b.n	800a332 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x37e>
	case COPPER:
		u8ModbusRegister[0] = COPPER;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	2204      	movs	r2, #4
 800a18a:	721a      	strb	r2, [r3, #8]
		u8ModbusRegister[1] = getReadInputReg();
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f7ff fef0 	bl	8009f72 <_ZNK9Modbusrtu15getReadInputRegEv>
 800a192:	4603      	mov	r3, r0
 800a194:	461a      	mov	r2, r3
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	725a      	strb	r2, [r3, #9]
		u8ModbusRegister[2] = static_cast<uint8_t>((getStartAddress()& 0xff00)>>8);
 800a19a:	6878      	ldr	r0, [r7, #4]
 800a19c:	f7ff fef4 	bl	8009f88 <_ZNK9Modbusrtu15getStartAddressEv>
 800a1a0:	4603      	mov	r3, r0
 800a1a2:	0a1b      	lsrs	r3, r3, #8
 800a1a4:	b29b      	uxth	r3, r3
 800a1a6:	b2da      	uxtb	r2, r3
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	729a      	strb	r2, [r3, #10]
		u8ModbusRegister[3] = static_cast<uint8_t>(getStartAddress() & 0x00ff);
 800a1ac:	6878      	ldr	r0, [r7, #4]
 800a1ae:	f7ff feeb 	bl	8009f88 <_ZNK9Modbusrtu15getStartAddressEv>
 800a1b2:	4603      	mov	r3, r0
 800a1b4:	b2da      	uxtb	r2, r3
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	72da      	strb	r2, [r3, #11]
		u8ModbusRegister[4] = static_cast<uint8_t>((getNoOfData() & 0xff00)>>8);
 800a1ba:	6878      	ldr	r0, [r7, #4]
 800a1bc:	f7ff feef 	bl	8009f9e <_ZNK9Modbusrtu11getNoOfDataEv>
 800a1c0:	4603      	mov	r3, r0
 800a1c2:	0a1b      	lsrs	r3, r3, #8
 800a1c4:	b29b      	uxth	r3, r3
 800a1c6:	b2da      	uxtb	r2, r3
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	731a      	strb	r2, [r3, #12]
		u8ModbusRegister[5] = static_cast<uint8_t>(getNoOfData() & 0x00ff);
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	f7ff fee6 	bl	8009f9e <_ZNK9Modbusrtu11getNoOfDataEv>
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	b2da      	uxtb	r2, r3
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	735a      	strb	r2, [r3, #13]
		u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	3308      	adds	r3, #8
 800a1de:	2206      	movs	r2, #6
 800a1e0:	4619      	mov	r1, r3
 800a1e2:	6878      	ldr	r0, [r7, #4]
 800a1e4:	f000 f8c4 	bl	800a370 <_ZN9Modbusrtu11ASCChecksumEPhh>
 800a1e8:	4603      	mov	r3, r0
 800a1ea:	461a      	mov	r2, r3
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	80da      	strh	r2, [r3, #6]
		u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	88db      	ldrh	r3, [r3, #6]
 800a1f4:	b2da      	uxtb	r2, r3
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	739a      	strb	r2, [r3, #14]
		u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	88db      	ldrh	r3, [r3, #6]
 800a1fe:	0a1b      	lsrs	r3, r3, #8
 800a200:	b29b      	uxth	r3, r3
 800a202:	b2da      	uxtb	r2, r3
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	73da      	strb	r2, [r3, #15]
		Cntid=5;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	2205      	movs	r2, #5
 800a20c:	711a      	strb	r2, [r3, #4]
	break;
 800a20e:	e090      	b.n	800a332 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x37e>
	case TIN:
			u8ModbusRegister[0] = TIN;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2205      	movs	r2, #5
 800a214:	721a      	strb	r2, [r3, #8]
			u8ModbusRegister[1] = getReadInputReg();
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	f7ff feab 	bl	8009f72 <_ZNK9Modbusrtu15getReadInputRegEv>
 800a21c:	4603      	mov	r3, r0
 800a21e:	461a      	mov	r2, r3
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	725a      	strb	r2, [r3, #9]
			u8ModbusRegister[2] = static_cast<uint8_t>((getStartAddress()& 0xff00)>>8);
 800a224:	6878      	ldr	r0, [r7, #4]
 800a226:	f7ff feaf 	bl	8009f88 <_ZNK9Modbusrtu15getStartAddressEv>
 800a22a:	4603      	mov	r3, r0
 800a22c:	0a1b      	lsrs	r3, r3, #8
 800a22e:	b29b      	uxth	r3, r3
 800a230:	b2da      	uxtb	r2, r3
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	729a      	strb	r2, [r3, #10]
			u8ModbusRegister[3] = static_cast<uint8_t>(getStartAddress() & 0x00ff);
 800a236:	6878      	ldr	r0, [r7, #4]
 800a238:	f7ff fea6 	bl	8009f88 <_ZNK9Modbusrtu15getStartAddressEv>
 800a23c:	4603      	mov	r3, r0
 800a23e:	b2da      	uxtb	r2, r3
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	72da      	strb	r2, [r3, #11]
			u8ModbusRegister[4] = static_cast<uint8_t>((getNoOfData() & 0xff00)>>8);
 800a244:	6878      	ldr	r0, [r7, #4]
 800a246:	f7ff feaa 	bl	8009f9e <_ZNK9Modbusrtu11getNoOfDataEv>
 800a24a:	4603      	mov	r3, r0
 800a24c:	0a1b      	lsrs	r3, r3, #8
 800a24e:	b29b      	uxth	r3, r3
 800a250:	b2da      	uxtb	r2, r3
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	731a      	strb	r2, [r3, #12]
			u8ModbusRegister[5] = static_cast<uint8_t>(getNoOfData() & 0x00ff);
 800a256:	6878      	ldr	r0, [r7, #4]
 800a258:	f7ff fea1 	bl	8009f9e <_ZNK9Modbusrtu11getNoOfDataEv>
 800a25c:	4603      	mov	r3, r0
 800a25e:	b2da      	uxtb	r2, r3
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	735a      	strb	r2, [r3, #13]
			u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	3308      	adds	r3, #8
 800a268:	2206      	movs	r2, #6
 800a26a:	4619      	mov	r1, r3
 800a26c:	6878      	ldr	r0, [r7, #4]
 800a26e:	f000 f87f 	bl	800a370 <_ZN9Modbusrtu11ASCChecksumEPhh>
 800a272:	4603      	mov	r3, r0
 800a274:	461a      	mov	r2, r3
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	80da      	strh	r2, [r3, #6]
			u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	88db      	ldrh	r3, [r3, #6]
 800a27e:	b2da      	uxtb	r2, r3
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	739a      	strb	r2, [r3, #14]
			u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	88db      	ldrh	r3, [r3, #6]
 800a288:	0a1b      	lsrs	r3, r3, #8
 800a28a:	b29b      	uxth	r3, r3
 800a28c:	b2da      	uxtb	r2, r3
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	73da      	strb	r2, [r3, #15]
			Cntid=6;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2206      	movs	r2, #6
 800a296:	711a      	strb	r2, [r3, #4]
	break;
 800a298:	e04b      	b.n	800a332 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x37e>
	case ZINC:
			u8ModbusRegister[0] = ZINC;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2206      	movs	r2, #6
 800a29e:	721a      	strb	r2, [r3, #8]
			u8ModbusRegister[1] = getReadInputReg();
 800a2a0:	6878      	ldr	r0, [r7, #4]
 800a2a2:	f7ff fe66 	bl	8009f72 <_ZNK9Modbusrtu15getReadInputRegEv>
 800a2a6:	4603      	mov	r3, r0
 800a2a8:	461a      	mov	r2, r3
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	725a      	strb	r2, [r3, #9]
			u8ModbusRegister[2] = static_cast<uint8_t>((getStartAddress()& 0xff00)>>8);
 800a2ae:	6878      	ldr	r0, [r7, #4]
 800a2b0:	f7ff fe6a 	bl	8009f88 <_ZNK9Modbusrtu15getStartAddressEv>
 800a2b4:	4603      	mov	r3, r0
 800a2b6:	0a1b      	lsrs	r3, r3, #8
 800a2b8:	b29b      	uxth	r3, r3
 800a2ba:	b2da      	uxtb	r2, r3
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	729a      	strb	r2, [r3, #10]
			u8ModbusRegister[3] = static_cast<uint8_t>(getStartAddress() & 0x00ff);
 800a2c0:	6878      	ldr	r0, [r7, #4]
 800a2c2:	f7ff fe61 	bl	8009f88 <_ZNK9Modbusrtu15getStartAddressEv>
 800a2c6:	4603      	mov	r3, r0
 800a2c8:	b2da      	uxtb	r2, r3
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	72da      	strb	r2, [r3, #11]
			u8ModbusRegister[4] = static_cast<uint8_t>((getNoOfData() & 0xff00)>>8);
 800a2ce:	6878      	ldr	r0, [r7, #4]
 800a2d0:	f7ff fe65 	bl	8009f9e <_ZNK9Modbusrtu11getNoOfDataEv>
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	0a1b      	lsrs	r3, r3, #8
 800a2d8:	b29b      	uxth	r3, r3
 800a2da:	b2da      	uxtb	r2, r3
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	731a      	strb	r2, [r3, #12]
			u8ModbusRegister[5] = static_cast<uint8_t>(getNoOfData() & 0x00ff);
 800a2e0:	6878      	ldr	r0, [r7, #4]
 800a2e2:	f7ff fe5c 	bl	8009f9e <_ZNK9Modbusrtu11getNoOfDataEv>
 800a2e6:	4603      	mov	r3, r0
 800a2e8:	b2da      	uxtb	r2, r3
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	735a      	strb	r2, [r3, #13]
			u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	3308      	adds	r3, #8
 800a2f2:	2206      	movs	r2, #6
 800a2f4:	4619      	mov	r1, r3
 800a2f6:	6878      	ldr	r0, [r7, #4]
 800a2f8:	f000 f83a 	bl	800a370 <_ZN9Modbusrtu11ASCChecksumEPhh>
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	461a      	mov	r2, r3
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	80da      	strh	r2, [r3, #6]
			u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	88db      	ldrh	r3, [r3, #6]
 800a308:	b2da      	uxtb	r2, r3
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	739a      	strb	r2, [r3, #14]
			u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	88db      	ldrh	r3, [r3, #6]
 800a312:	0a1b      	lsrs	r3, r3, #8
 800a314:	b29b      	uxth	r3, r3
 800a316:	b2da      	uxtb	r2, r3
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	73da      	strb	r2, [r3, #15]
			Cntid=1;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2201      	movs	r2, #1
 800a320:	711a      	strb	r2, [r3, #4]
	break;
 800a322:	e006      	b.n	800a332 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x37e>
	default:
		Cntid=0;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2200      	movs	r2, #0
 800a328:	711a      	strb	r2, [r3, #4]
		mTemperatureSensorId=1;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2201      	movs	r2, #1
 800a32e:	741a      	strb	r2, [r3, #16]
	break;
 800a330:	bf00      	nop
	}
	//out_read_rxint_set.Noofbytesrx = (_u16ReadQty*2)+5;
	HAL_UART_Transmit_IT(&huart1,u8ModbusRegister,sizeof(u8ModbusRegister));
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	3308      	adds	r3, #8
 800a336:	2208      	movs	r2, #8
 800a338:	4619      	mov	r1, r3
 800a33a:	4803      	ldr	r0, [pc, #12]	; (800a348 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x394>)
 800a33c:	f003 fd26 	bl	800dd8c <HAL_UART_Transmit_IT>

}
 800a340:	bf00      	nop
 800a342:	3708      	adds	r7, #8
 800a344:	46bd      	mov	sp, r7
 800a346:	bd80      	pop	{r7, pc}
 800a348:	20000324 	.word	0x20000324

0800a34c <HAL_UART_TxCpltCallback>:
//Hardware callback
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b082      	sub	sp, #8
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1,u8rxbuf,9);
 800a354:	2209      	movs	r2, #9
 800a356:	4904      	ldr	r1, [pc, #16]	; (800a368 <HAL_UART_TxCpltCallback+0x1c>)
 800a358:	4804      	ldr	r0, [pc, #16]	; (800a36c <HAL_UART_TxCpltCallback+0x20>)
 800a35a:	f003 fd85 	bl	800de68 <HAL_UART_Receive_IT>
}
 800a35e:	bf00      	nop
 800a360:	3708      	adds	r7, #8
 800a362:	46bd      	mov	sp, r7
 800a364:	bd80      	pop	{r7, pc}
 800a366:	bf00      	nop
 800a368:	20002178 	.word	0x20002178
 800a36c:	20000324 	.word	0x20000324

0800a370 <_ZN9Modbusrtu11ASCChecksumEPhh>:

uint16_t Modbusrtu::ASCChecksum(uint8_t *ASCSrc, uint8_t NoOfBytes)
{
 800a370:	b480      	push	{r7}
 800a372:	b087      	sub	sp, #28
 800a374:	af00      	add	r7, sp, #0
 800a376:	60f8      	str	r0, [r7, #12]
 800a378:	60b9      	str	r1, [r7, #8]
 800a37a:	4613      	mov	r3, r2
 800a37c:	71fb      	strb	r3, [r7, #7]
	uint8_t i, CheckSumBytes;
	uint8_t CRCRegLow = 0xff;
 800a37e:	23ff      	movs	r3, #255	; 0xff
 800a380:	75bb      	strb	r3, [r7, #22]
	uint8_t CRCRegHigh = 0xff;
 800a382:	23ff      	movs	r3, #255	; 0xff
 800a384:	757b      	strb	r3, [r7, #21]
	uint8_t CRCIndex;

	CheckSumBytes = NoOfBytes;
 800a386:	79fb      	ldrb	r3, [r7, #7]
 800a388:	753b      	strb	r3, [r7, #20]
   	for(i=0;i < CheckSumBytes;i++)
 800a38a:	2300      	movs	r3, #0
 800a38c:	75fb      	strb	r3, [r7, #23]
 800a38e:	7dfa      	ldrb	r2, [r7, #23]
 800a390:	7d3b      	ldrb	r3, [r7, #20]
 800a392:	429a      	cmp	r2, r3
 800a394:	d217      	bcs.n	800a3c6 <_ZN9Modbusrtu11ASCChecksumEPhh+0x56>
   	{
	    CRCIndex = CRCRegLow ^ *ASCSrc++; 				//TransmittingData[i];
 800a396:	68bb      	ldr	r3, [r7, #8]
 800a398:	1c5a      	adds	r2, r3, #1
 800a39a:	60ba      	str	r2, [r7, #8]
 800a39c:	781a      	ldrb	r2, [r3, #0]
 800a39e:	7dbb      	ldrb	r3, [r7, #22]
 800a3a0:	4053      	eors	r3, r2
 800a3a2:	74fb      	strb	r3, [r7, #19]
		CRCRegLow = CRCRegHigh ^ CRCArrayHigh[CRCIndex];
 800a3a4:	7cfb      	ldrb	r3, [r7, #19]
 800a3a6:	68fa      	ldr	r2, [r7, #12]
 800a3a8:	4413      	add	r3, r2
 800a3aa:	7c5a      	ldrb	r2, [r3, #17]
 800a3ac:	7d7b      	ldrb	r3, [r7, #21]
 800a3ae:	4053      	eors	r3, r2
 800a3b0:	75bb      	strb	r3, [r7, #22]
		CRCRegHigh = CRCArrayLow[CRCIndex];
 800a3b2:	7cfb      	ldrb	r3, [r7, #19]
 800a3b4:	68fa      	ldr	r2, [r7, #12]
 800a3b6:	4413      	add	r3, r2
 800a3b8:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 800a3bc:	757b      	strb	r3, [r7, #21]
   	for(i=0;i < CheckSumBytes;i++)
 800a3be:	7dfb      	ldrb	r3, [r7, #23]
 800a3c0:	3301      	adds	r3, #1
 800a3c2:	75fb      	strb	r3, [r7, #23]
 800a3c4:	e7e3      	b.n	800a38e <_ZN9Modbusrtu11ASCChecksumEPhh+0x1e>

	}
	return (CRCRegHigh << 8 | CRCRegLow );
 800a3c6:	7d7b      	ldrb	r3, [r7, #21]
 800a3c8:	021b      	lsls	r3, r3, #8
 800a3ca:	b21a      	sxth	r2, r3
 800a3cc:	7dbb      	ldrb	r3, [r7, #22]
 800a3ce:	b21b      	sxth	r3, r3
 800a3d0:	4313      	orrs	r3, r2
 800a3d2:	b21b      	sxth	r3, r3
 800a3d4:	b29b      	uxth	r3, r3
}
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	371c      	adds	r7, #28
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e0:	4770      	bx	lr
	...

0800a3e4 <_ZN14OfflineStorageC1Ev>:

/*check for change in data*/
uint16_t rxReqCarbon_K1,rxReqSilica_K1,rxReqMn_K1,rxReqCu_K1,rxReqSn_K1,rxReqZn_K1;


OfflineStorage::OfflineStorage() {
 800a3e4:	b480      	push	{r7}
 800a3e6:	b083      	sub	sp, #12
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
 800a3ec:	4a04      	ldr	r2, [pc, #16]	; (800a400 <_ZN14OfflineStorageC1Ev+0x1c>)
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	370c      	adds	r7, #12
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fe:	4770      	bx	lr
 800a400:	08010e40 	.word	0x08010e40

0800a404 <_ZN14OfflineStorageD1Ev>:

OfflineStorage::~OfflineStorage() {
 800a404:	b480      	push	{r7}
 800a406:	b083      	sub	sp, #12
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
 800a40c:	4a04      	ldr	r2, [pc, #16]	; (800a420 <_ZN14OfflineStorageD1Ev+0x1c>)
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	4618      	mov	r0, r3
 800a416:	370c      	adds	r7, #12
 800a418:	46bd      	mov	sp, r7
 800a41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41e:	4770      	bx	lr
 800a420:	08010e40 	.word	0x08010e40

0800a424 <_ZN14OfflineStorageD0Ev>:
OfflineStorage::~OfflineStorage() {
 800a424:	b580      	push	{r7, lr}
 800a426:	b082      	sub	sp, #8
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
}
 800a42c:	6878      	ldr	r0, [r7, #4]
 800a42e:	f7ff ffe9 	bl	800a404 <_ZN14OfflineStorageD1Ev>
 800a432:	212c      	movs	r1, #44	; 0x2c
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	f005 f802 	bl	800f43e <_ZdlPvj>
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	4618      	mov	r0, r3
 800a43e:	3708      	adds	r7, #8
 800a440:	46bd      	mov	sp, r7
 800a442:	bd80      	pop	{r7, pc}

0800a444 <_ZN14OfflineStorage3runEv>:

void OfflineStorage::run()
{
 800a444:	b580      	push	{r7, lr}
 800a446:	b082      	sub	sp, #8
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
	m_writesetdata();
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	f000 f807 	bl	800a460 <_ZN14OfflineStorage14m_writesetdataEv>
	m_writecalculationdata();
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f000 f8b2 	bl	800a5bc <_ZN14OfflineStorage22m_writecalculationdataEv>
}
 800a458:	bf00      	nop
 800a45a:	3708      	adds	r7, #8
 800a45c:	46bd      	mov	sp, r7
 800a45e:	bd80      	pop	{r7, pc}

0800a460 <_ZN14OfflineStorage14m_writesetdataEv>:

void OfflineStorage::m_writesetdata(){
 800a460:	b580      	push	{r7, lr}
 800a462:	b082      	sub	sp, #8
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
	if((rxReqCarbon != rxReqCarbon_K1)||(rxReqSilica_K1 != rxReqSilica)||(rxReqCu_K1 != rxReqCu)
 800a468:	4b48      	ldr	r3, [pc, #288]	; (800a58c <_ZN14OfflineStorage14m_writesetdataEv+0x12c>)
 800a46a:	881a      	ldrh	r2, [r3, #0]
 800a46c:	4b48      	ldr	r3, [pc, #288]	; (800a590 <_ZN14OfflineStorage14m_writesetdataEv+0x130>)
 800a46e:	881b      	ldrh	r3, [r3, #0]
 800a470:	429a      	cmp	r2, r3
 800a472:	d11d      	bne.n	800a4b0 <_ZN14OfflineStorage14m_writesetdataEv+0x50>
 800a474:	4b47      	ldr	r3, [pc, #284]	; (800a594 <_ZN14OfflineStorage14m_writesetdataEv+0x134>)
 800a476:	881a      	ldrh	r2, [r3, #0]
 800a478:	4b47      	ldr	r3, [pc, #284]	; (800a598 <_ZN14OfflineStorage14m_writesetdataEv+0x138>)
 800a47a:	881b      	ldrh	r3, [r3, #0]
 800a47c:	429a      	cmp	r2, r3
 800a47e:	d117      	bne.n	800a4b0 <_ZN14OfflineStorage14m_writesetdataEv+0x50>
 800a480:	4b46      	ldr	r3, [pc, #280]	; (800a59c <_ZN14OfflineStorage14m_writesetdataEv+0x13c>)
 800a482:	881a      	ldrh	r2, [r3, #0]
 800a484:	4b46      	ldr	r3, [pc, #280]	; (800a5a0 <_ZN14OfflineStorage14m_writesetdataEv+0x140>)
 800a486:	881b      	ldrh	r3, [r3, #0]
 800a488:	429a      	cmp	r2, r3
 800a48a:	d111      	bne.n	800a4b0 <_ZN14OfflineStorage14m_writesetdataEv+0x50>
		||(rxReqSn_K1!= rxReqSn)||(rxReqZn_K1 != rxReqZn)||(rxReqMn_K1 != rxReqMn))
 800a48c:	4b45      	ldr	r3, [pc, #276]	; (800a5a4 <_ZN14OfflineStorage14m_writesetdataEv+0x144>)
 800a48e:	881a      	ldrh	r2, [r3, #0]
 800a490:	4b45      	ldr	r3, [pc, #276]	; (800a5a8 <_ZN14OfflineStorage14m_writesetdataEv+0x148>)
 800a492:	881b      	ldrh	r3, [r3, #0]
 800a494:	429a      	cmp	r2, r3
 800a496:	d10b      	bne.n	800a4b0 <_ZN14OfflineStorage14m_writesetdataEv+0x50>
 800a498:	4b44      	ldr	r3, [pc, #272]	; (800a5ac <_ZN14OfflineStorage14m_writesetdataEv+0x14c>)
 800a49a:	881a      	ldrh	r2, [r3, #0]
 800a49c:	4b44      	ldr	r3, [pc, #272]	; (800a5b0 <_ZN14OfflineStorage14m_writesetdataEv+0x150>)
 800a49e:	881b      	ldrh	r3, [r3, #0]
 800a4a0:	429a      	cmp	r2, r3
 800a4a2:	d105      	bne.n	800a4b0 <_ZN14OfflineStorage14m_writesetdataEv+0x50>
 800a4a4:	4b43      	ldr	r3, [pc, #268]	; (800a5b4 <_ZN14OfflineStorage14m_writesetdataEv+0x154>)
 800a4a6:	881a      	ldrh	r2, [r3, #0]
 800a4a8:	4b43      	ldr	r3, [pc, #268]	; (800a5b8 <_ZN14OfflineStorage14m_writesetdataEv+0x158>)
 800a4aa:	881b      	ldrh	r3, [r3, #0]
 800a4ac:	429a      	cmp	r2, r3
 800a4ae:	d069      	beq.n	800a584 <_ZN14OfflineStorage14m_writesetdataEv+0x124>
	{
		m_writeFlashBuf[0] = static_cast<uint8_t>(rxReqCarbon & 0x00ff);
 800a4b0:	4b36      	ldr	r3, [pc, #216]	; (800a58c <_ZN14OfflineStorage14m_writesetdataEv+0x12c>)
 800a4b2:	881b      	ldrh	r3, [r3, #0]
 800a4b4:	b2da      	uxtb	r2, r3
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	711a      	strb	r2, [r3, #4]
		m_writeFlashBuf[1] = static_cast<uint8_t>((rxReqCarbon & 0xff00)>>8);
 800a4ba:	4b34      	ldr	r3, [pc, #208]	; (800a58c <_ZN14OfflineStorage14m_writesetdataEv+0x12c>)
 800a4bc:	881b      	ldrh	r3, [r3, #0]
 800a4be:	0a1b      	lsrs	r3, r3, #8
 800a4c0:	b29b      	uxth	r3, r3
 800a4c2:	b2da      	uxtb	r2, r3
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	715a      	strb	r2, [r3, #5]
		m_writeFlashBuf[2] = (uint8_t)rxReqSilica&0x00ff;
 800a4c8:	4b33      	ldr	r3, [pc, #204]	; (800a598 <_ZN14OfflineStorage14m_writesetdataEv+0x138>)
 800a4ca:	881b      	ldrh	r3, [r3, #0]
 800a4cc:	b2da      	uxtb	r2, r3
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	719a      	strb	r2, [r3, #6]
		m_writeFlashBuf[3] = (uint8_t)(rxReqSilica>>8)&0x00ff;
 800a4d2:	4b31      	ldr	r3, [pc, #196]	; (800a598 <_ZN14OfflineStorage14m_writesetdataEv+0x138>)
 800a4d4:	881b      	ldrh	r3, [r3, #0]
 800a4d6:	0a1b      	lsrs	r3, r3, #8
 800a4d8:	b29b      	uxth	r3, r3
 800a4da:	b2da      	uxtb	r2, r3
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	71da      	strb	r2, [r3, #7]
		m_writeFlashBuf[4] = static_cast<uint8_t>(rxReqMn & 0xff);
 800a4e0:	4b35      	ldr	r3, [pc, #212]	; (800a5b8 <_ZN14OfflineStorage14m_writesetdataEv+0x158>)
 800a4e2:	881b      	ldrh	r3, [r3, #0]
 800a4e4:	b2da      	uxtb	r2, r3
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	721a      	strb	r2, [r3, #8]
		m_writeFlashBuf[5] = static_cast<uint8_t>(rxReqMn>>8) & 0xff;
 800a4ea:	4b33      	ldr	r3, [pc, #204]	; (800a5b8 <_ZN14OfflineStorage14m_writesetdataEv+0x158>)
 800a4ec:	881b      	ldrh	r3, [r3, #0]
 800a4ee:	0a1b      	lsrs	r3, r3, #8
 800a4f0:	b29b      	uxth	r3, r3
 800a4f2:	b2da      	uxtb	r2, r3
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	725a      	strb	r2, [r3, #9]
		m_writeFlashBuf[6] = static_cast<uint8_t>(rxReqCu & 0xff);
 800a4f8:	4b29      	ldr	r3, [pc, #164]	; (800a5a0 <_ZN14OfflineStorage14m_writesetdataEv+0x140>)
 800a4fa:	881b      	ldrh	r3, [r3, #0]
 800a4fc:	b2da      	uxtb	r2, r3
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	729a      	strb	r2, [r3, #10]
		m_writeFlashBuf[7] = static_cast<uint8_t>(rxReqCu>>8) & 0xff;
 800a502:	4b27      	ldr	r3, [pc, #156]	; (800a5a0 <_ZN14OfflineStorage14m_writesetdataEv+0x140>)
 800a504:	881b      	ldrh	r3, [r3, #0]
 800a506:	0a1b      	lsrs	r3, r3, #8
 800a508:	b29b      	uxth	r3, r3
 800a50a:	b2da      	uxtb	r2, r3
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	72da      	strb	r2, [r3, #11]
		m_writeFlashBuf[8] = static_cast<uint8_t>(rxReqSn & 0xff);
 800a510:	4b25      	ldr	r3, [pc, #148]	; (800a5a8 <_ZN14OfflineStorage14m_writesetdataEv+0x148>)
 800a512:	881b      	ldrh	r3, [r3, #0]
 800a514:	b2da      	uxtb	r2, r3
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	731a      	strb	r2, [r3, #12]
		m_writeFlashBuf[9] = static_cast<uint8_t>(rxReqSn>>8) & 0xff;
 800a51a:	4b23      	ldr	r3, [pc, #140]	; (800a5a8 <_ZN14OfflineStorage14m_writesetdataEv+0x148>)
 800a51c:	881b      	ldrh	r3, [r3, #0]
 800a51e:	0a1b      	lsrs	r3, r3, #8
 800a520:	b29b      	uxth	r3, r3
 800a522:	b2da      	uxtb	r2, r3
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	735a      	strb	r2, [r3, #13]
		m_writeFlashBuf[10] = static_cast<uint8_t>(rxReqZn & 0xff);
 800a528:	4b21      	ldr	r3, [pc, #132]	; (800a5b0 <_ZN14OfflineStorage14m_writesetdataEv+0x150>)
 800a52a:	881b      	ldrh	r3, [r3, #0]
 800a52c:	b2da      	uxtb	r2, r3
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	739a      	strb	r2, [r3, #14]
		m_writeFlashBuf[11] = static_cast<uint8_t>(rxReqZn>>8) & 0xff;
 800a532:	4b1f      	ldr	r3, [pc, #124]	; (800a5b0 <_ZN14OfflineStorage14m_writesetdataEv+0x150>)
 800a534:	881b      	ldrh	r3, [r3, #0]
 800a536:	0a1b      	lsrs	r3, r3, #8
 800a538:	b29b      	uxth	r3, r3
 800a53a:	b2da      	uxtb	r2, r3
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	73da      	strb	r2, [r3, #15]
		rxReqCarbon_K1=rxReqCarbon;
 800a540:	4b12      	ldr	r3, [pc, #72]	; (800a58c <_ZN14OfflineStorage14m_writesetdataEv+0x12c>)
 800a542:	881a      	ldrh	r2, [r3, #0]
 800a544:	4b12      	ldr	r3, [pc, #72]	; (800a590 <_ZN14OfflineStorage14m_writesetdataEv+0x130>)
 800a546:	801a      	strh	r2, [r3, #0]
		rxReqSilica_K1 = rxReqSilica;
 800a548:	4b13      	ldr	r3, [pc, #76]	; (800a598 <_ZN14OfflineStorage14m_writesetdataEv+0x138>)
 800a54a:	881a      	ldrh	r2, [r3, #0]
 800a54c:	4b11      	ldr	r3, [pc, #68]	; (800a594 <_ZN14OfflineStorage14m_writesetdataEv+0x134>)
 800a54e:	801a      	strh	r2, [r3, #0]
		rxReqMn_K1 = rxReqMn;
 800a550:	4b19      	ldr	r3, [pc, #100]	; (800a5b8 <_ZN14OfflineStorage14m_writesetdataEv+0x158>)
 800a552:	881a      	ldrh	r2, [r3, #0]
 800a554:	4b17      	ldr	r3, [pc, #92]	; (800a5b4 <_ZN14OfflineStorage14m_writesetdataEv+0x154>)
 800a556:	801a      	strh	r2, [r3, #0]
		rxReqCu_K1 = rxReqCu;
 800a558:	4b11      	ldr	r3, [pc, #68]	; (800a5a0 <_ZN14OfflineStorage14m_writesetdataEv+0x140>)
 800a55a:	881a      	ldrh	r2, [r3, #0]
 800a55c:	4b0f      	ldr	r3, [pc, #60]	; (800a59c <_ZN14OfflineStorage14m_writesetdataEv+0x13c>)
 800a55e:	801a      	strh	r2, [r3, #0]
		rxReqSn_K1 = rxReqSn;
 800a560:	4b11      	ldr	r3, [pc, #68]	; (800a5a8 <_ZN14OfflineStorage14m_writesetdataEv+0x148>)
 800a562:	881a      	ldrh	r2, [r3, #0]
 800a564:	4b0f      	ldr	r3, [pc, #60]	; (800a5a4 <_ZN14OfflineStorage14m_writesetdataEv+0x144>)
 800a566:	801a      	strh	r2, [r3, #0]
		rxReqZn_K1 = rxReqZn;
 800a568:	4b11      	ldr	r3, [pc, #68]	; (800a5b0 <_ZN14OfflineStorage14m_writesetdataEv+0x150>)
 800a56a:	881a      	ldrh	r2, [r3, #0]
 800a56c:	4b0f      	ldr	r3, [pc, #60]	; (800a5ac <_ZN14OfflineStorage14m_writesetdataEv+0x14c>)
 800a56e:	801a      	strh	r2, [r3, #0]
		W25qxx_EraseSector(1);
 800a570:	2001      	movs	r0, #1
 800a572:	f7f8 fa3f 	bl	80029f4 <W25qxx_EraseSector>
		W25qxx_WriteSector(m_writeFlashBuf,1,10,12);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	1d18      	adds	r0, r3, #4
 800a57a:	230c      	movs	r3, #12
 800a57c:	220a      	movs	r2, #10
 800a57e:	2101      	movs	r1, #1
 800a580:	f7f8 fb2a 	bl	8002bd8 <W25qxx_WriteSector>

	}
}
 800a584:	bf00      	nop
 800a586:	3708      	adds	r7, #8
 800a588:	46bd      	mov	sp, r7
 800a58a:	bd80      	pop	{r7, pc}
 800a58c:	20000eec 	.word	0x20000eec
 800a590:	2000227a 	.word	0x2000227a
 800a594:	2000227c 	.word	0x2000227c
 800a598:	20000eee 	.word	0x20000eee
 800a59c:	20002280 	.word	0x20002280
 800a5a0:	20000ef2 	.word	0x20000ef2
 800a5a4:	20002282 	.word	0x20002282
 800a5a8:	20000ef4 	.word	0x20000ef4
 800a5ac:	20002284 	.word	0x20002284
 800a5b0:	20000ef6 	.word	0x20000ef6
 800a5b4:	2000227e 	.word	0x2000227e
 800a5b8:	20000ef0 	.word	0x20000ef0

0800a5bc <_ZN14OfflineStorage22m_writecalculationdataEv>:

void OfflineStorage::m_writecalculationdata(){
 800a5bc:	b480      	push	{r7}
 800a5be:	b083      	sub	sp, #12
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]
		seq2_count_inc_K1 = seq2_count_inc;

		W25qxx_EraseSector(2);
		W25qxx_WriteSector(m_writeFlashBuf,2,0,4);
	}*/
}
 800a5c4:	bf00      	nop
 800a5c6:	370c      	adds	r7, #12
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ce:	4770      	bx	lr

0800a5d0 <_ZN14OfflineStorage21m_readcalculationdataEv>:

void OfflineStorage::m_readcalculationdata(){
 800a5d0:	b480      	push	{r7}
 800a5d2:	b083      	sub	sp, #12
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
	seq1_count_inc = (m_readFlashBuf[1]<<8 | m_readFlashBuf[0]);
	seq2_count_inc = (m_readFlashBuf[3]<<8 | m_readFlashBuf[2]);
	seq1_count_inc_K1 = seq1_count_inc;
	seq2_count_inc_K1 = seq2_count_inc;*/

}
 800a5d8:	bf00      	nop
 800a5da:	370c      	adds	r7, #12
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e2:	4770      	bx	lr

0800a5e4 <_ZN14OfflineStorage13m_readsetdataEv>:


void OfflineStorage::m_readsetdata(){
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b082      	sub	sp, #8
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
	W25qxx_ReadSector(m_readFlashBuf,1,10,12);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f103 0018 	add.w	r0, r3, #24
 800a5f2:	230c      	movs	r3, #12
 800a5f4:	220a      	movs	r2, #10
 800a5f6:	2101      	movs	r1, #1
 800a5f8:	f7f8 fbce 	bl	8002d98 <W25qxx_ReadSector>
	rxReqCarbon = (m_readFlashBuf[1]<<8 | m_readFlashBuf[0]);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	7e5b      	ldrb	r3, [r3, #25]
 800a600:	021b      	lsls	r3, r3, #8
 800a602:	b21a      	sxth	r2, r3
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	7e1b      	ldrb	r3, [r3, #24]
 800a608:	b21b      	sxth	r3, r3
 800a60a:	4313      	orrs	r3, r2
 800a60c:	b21b      	sxth	r3, r3
 800a60e:	b29a      	uxth	r2, r3
 800a610:	4b2e      	ldr	r3, [pc, #184]	; (800a6cc <_ZN14OfflineStorage13m_readsetdataEv+0xe8>)
 800a612:	801a      	strh	r2, [r3, #0]
	rxReqSilica = (m_readFlashBuf[3]<<8 | m_readFlashBuf[2]);
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	7edb      	ldrb	r3, [r3, #27]
 800a618:	021b      	lsls	r3, r3, #8
 800a61a:	b21a      	sxth	r2, r3
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	7e9b      	ldrb	r3, [r3, #26]
 800a620:	b21b      	sxth	r3, r3
 800a622:	4313      	orrs	r3, r2
 800a624:	b21b      	sxth	r3, r3
 800a626:	b29a      	uxth	r2, r3
 800a628:	4b29      	ldr	r3, [pc, #164]	; (800a6d0 <_ZN14OfflineStorage13m_readsetdataEv+0xec>)
 800a62a:	801a      	strh	r2, [r3, #0]
	rxReqMn = (m_readFlashBuf[5]<<8 | m_readFlashBuf[4]);
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	7f5b      	ldrb	r3, [r3, #29]
 800a630:	021b      	lsls	r3, r3, #8
 800a632:	b21a      	sxth	r2, r3
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	7f1b      	ldrb	r3, [r3, #28]
 800a638:	b21b      	sxth	r3, r3
 800a63a:	4313      	orrs	r3, r2
 800a63c:	b21b      	sxth	r3, r3
 800a63e:	b29a      	uxth	r2, r3
 800a640:	4b24      	ldr	r3, [pc, #144]	; (800a6d4 <_ZN14OfflineStorage13m_readsetdataEv+0xf0>)
 800a642:	801a      	strh	r2, [r3, #0]
	rxReqCu = (m_readFlashBuf[7]<<8 | m_readFlashBuf[6]);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	7fdb      	ldrb	r3, [r3, #31]
 800a648:	021b      	lsls	r3, r3, #8
 800a64a:	b21a      	sxth	r2, r3
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	7f9b      	ldrb	r3, [r3, #30]
 800a650:	b21b      	sxth	r3, r3
 800a652:	4313      	orrs	r3, r2
 800a654:	b21b      	sxth	r3, r3
 800a656:	b29a      	uxth	r2, r3
 800a658:	4b1f      	ldr	r3, [pc, #124]	; (800a6d8 <_ZN14OfflineStorage13m_readsetdataEv+0xf4>)
 800a65a:	801a      	strh	r2, [r3, #0]
	rxReqSn = (m_readFlashBuf[9]<<8 | m_readFlashBuf[8]);
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800a662:	021b      	lsls	r3, r3, #8
 800a664:	b21a      	sxth	r2, r3
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a66c:	b21b      	sxth	r3, r3
 800a66e:	4313      	orrs	r3, r2
 800a670:	b21b      	sxth	r3, r3
 800a672:	b29a      	uxth	r2, r3
 800a674:	4b19      	ldr	r3, [pc, #100]	; (800a6dc <_ZN14OfflineStorage13m_readsetdataEv+0xf8>)
 800a676:	801a      	strh	r2, [r3, #0]
	rxReqZn = (m_readFlashBuf[11]<<8 | m_readFlashBuf[10]);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800a67e:	021b      	lsls	r3, r3, #8
 800a680:	b21a      	sxth	r2, r3
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800a688:	b21b      	sxth	r3, r3
 800a68a:	4313      	orrs	r3, r2
 800a68c:	b21b      	sxth	r3, r3
 800a68e:	b29a      	uxth	r2, r3
 800a690:	4b13      	ldr	r3, [pc, #76]	; (800a6e0 <_ZN14OfflineStorage13m_readsetdataEv+0xfc>)
 800a692:	801a      	strh	r2, [r3, #0]

	rxReqCarbon_K1=rxReqCarbon;
 800a694:	4b0d      	ldr	r3, [pc, #52]	; (800a6cc <_ZN14OfflineStorage13m_readsetdataEv+0xe8>)
 800a696:	881a      	ldrh	r2, [r3, #0]
 800a698:	4b12      	ldr	r3, [pc, #72]	; (800a6e4 <_ZN14OfflineStorage13m_readsetdataEv+0x100>)
 800a69a:	801a      	strh	r2, [r3, #0]
	rxReqSilica_K1 = rxReqSilica;
 800a69c:	4b0c      	ldr	r3, [pc, #48]	; (800a6d0 <_ZN14OfflineStorage13m_readsetdataEv+0xec>)
 800a69e:	881a      	ldrh	r2, [r3, #0]
 800a6a0:	4b11      	ldr	r3, [pc, #68]	; (800a6e8 <_ZN14OfflineStorage13m_readsetdataEv+0x104>)
 800a6a2:	801a      	strh	r2, [r3, #0]
	rxReqMn_K1 = rxReqMn;
 800a6a4:	4b0b      	ldr	r3, [pc, #44]	; (800a6d4 <_ZN14OfflineStorage13m_readsetdataEv+0xf0>)
 800a6a6:	881a      	ldrh	r2, [r3, #0]
 800a6a8:	4b10      	ldr	r3, [pc, #64]	; (800a6ec <_ZN14OfflineStorage13m_readsetdataEv+0x108>)
 800a6aa:	801a      	strh	r2, [r3, #0]
	rxReqCu_K1 = rxReqCu;
 800a6ac:	4b0a      	ldr	r3, [pc, #40]	; (800a6d8 <_ZN14OfflineStorage13m_readsetdataEv+0xf4>)
 800a6ae:	881a      	ldrh	r2, [r3, #0]
 800a6b0:	4b0f      	ldr	r3, [pc, #60]	; (800a6f0 <_ZN14OfflineStorage13m_readsetdataEv+0x10c>)
 800a6b2:	801a      	strh	r2, [r3, #0]
	rxReqSn_K1 = rxReqSn;
 800a6b4:	4b09      	ldr	r3, [pc, #36]	; (800a6dc <_ZN14OfflineStorage13m_readsetdataEv+0xf8>)
 800a6b6:	881a      	ldrh	r2, [r3, #0]
 800a6b8:	4b0e      	ldr	r3, [pc, #56]	; (800a6f4 <_ZN14OfflineStorage13m_readsetdataEv+0x110>)
 800a6ba:	801a      	strh	r2, [r3, #0]
	rxReqZn_K1 = rxReqZn;
 800a6bc:	4b08      	ldr	r3, [pc, #32]	; (800a6e0 <_ZN14OfflineStorage13m_readsetdataEv+0xfc>)
 800a6be:	881a      	ldrh	r2, [r3, #0]
 800a6c0:	4b0d      	ldr	r3, [pc, #52]	; (800a6f8 <_ZN14OfflineStorage13m_readsetdataEv+0x114>)
 800a6c2:	801a      	strh	r2, [r3, #0]
}
 800a6c4:	bf00      	nop
 800a6c6:	3708      	adds	r7, #8
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	bd80      	pop	{r7, pc}
 800a6cc:	20000eec 	.word	0x20000eec
 800a6d0:	20000eee 	.word	0x20000eee
 800a6d4:	20000ef0 	.word	0x20000ef0
 800a6d8:	20000ef2 	.word	0x20000ef2
 800a6dc:	20000ef4 	.word	0x20000ef4
 800a6e0:	20000ef6 	.word	0x20000ef6
 800a6e4:	2000227a 	.word	0x2000227a
 800a6e8:	2000227c 	.word	0x2000227c
 800a6ec:	2000227e 	.word	0x2000227e
 800a6f0:	20002280 	.word	0x20002280
 800a6f4:	20002282 	.word	0x20002282
 800a6f8:	20002284 	.word	0x20002284

0800a6fc <_ZN14OfflineStorage19ReadOfflinedataInitEv>:

void OfflineStorage::ReadOfflinedataInit()
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b082      	sub	sp, #8
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
	m_readcalculationdata();
 800a704:	6878      	ldr	r0, [r7, #4]
 800a706:	f7ff ff63 	bl	800a5d0 <_ZN14OfflineStorage21m_readcalculationdataEv>
	m_readsetdata();
 800a70a:	6878      	ldr	r0, [r7, #4]
 800a70c:	f7ff ff6a 	bl	800a5e4 <_ZN14OfflineStorage13m_readsetdataEv>
}
 800a710:	bf00      	nop
 800a712:	3708      	adds	r7, #8
 800a714:	46bd      	mov	sp, r7
 800a716:	bd80      	pop	{r7, pc}

0800a718 <cppMain>:
  * @brief  The application entry point for cpp
  * @retval int
  */
//TIM_HandleTypeDef htim6;
void cppMain()
{
 800a718:	b580      	push	{r7, lr}
 800a71a:	f5ad 5db4 	sub.w	sp, sp, #5760	; 0x1680
 800a71e:	b086      	sub	sp, #24
 800a720:	af00      	add	r7, sp, #0
	GLCD glcd;
 800a722:	f607 4394 	addw	r3, r7, #3220	; 0xc94
 800a726:	4618      	mov	r0, r3
 800a728:	f7fb f8dc 	bl	80058e4 <_ZN4GLCDC1Ev>
	Modbusrtu ModbusInst;
 800a72c:	f507 6328 	add.w	r3, r7, #2688	; 0xa80
 800a730:	4618      	mov	r0, r3
 800a732:	f7ff fbd5 	bl	8009ee0 <_ZN9ModbusrtuC1Ev>
	DisplayRoutine displayRoutineInst;
 800a736:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a73a:	3b04      	subs	r3, #4
 800a73c:	4618      	mov	r0, r3
 800a73e:	f7fa fe95 	bl	800546c <_ZN14DisplayRoutineC1Ev>
	Loadmeasure loadmeasureInst;
 800a742:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a746:	3b0c      	subs	r3, #12
 800a748:	4618      	mov	r0, r3
 800a74a:	f7fa fbdd 	bl	8004f08 <_ZN11LoadmeasureC1Ev>
	OfflineStorage offlineStorageInst;
 800a74e:	f107 0318 	add.w	r3, r7, #24
 800a752:	3b18      	subs	r3, #24
 800a754:	4618      	mov	r0, r3
 800a756:	f7ff fe45 	bl	800a3e4 <_ZN14OfflineStorageC1Ev>
//	ESP8266 esp8266Inst;
//	SHIFT shiftInst;

	displayRoutineInst.Init();
 800a75a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a75e:	3b04      	subs	r3, #4
 800a760:	4618      	mov	r0, r3
 800a762:	f7fb f887 	bl	8005874 <_ZN14DisplayRoutine4InitEv>
	offlineStorageInst.ReadOfflinedataInit();
 800a766:	f107 0318 	add.w	r3, r7, #24
 800a76a:	3b18      	subs	r3, #24
 800a76c:	4618      	mov	r0, r3
 800a76e:	f7ff ffc5 	bl	800a6fc <_ZN14OfflineStorage19ReadOfflinedataInitEv>
//	esp8266Inst.Init();
//	ReadOnlineData();
	TxSeqComplete=1;
 800a772:	4b19      	ldr	r3, [pc, #100]	; (800a7d8 <cppMain+0xc0>)
 800a774:	2201      	movs	r2, #1
 800a776:	701a      	strb	r2, [r3, #0]


	while(1)
	{

		if(Flag1MS)
 800a778:	4b18      	ldr	r3, [pc, #96]	; (800a7dc <cppMain+0xc4>)
 800a77a:	781b      	ldrb	r3, [r3, #0]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d002      	beq.n	800a786 <cppMain+0x6e>
		{
			Flag1MS=0;
 800a780:	4b16      	ldr	r3, [pc, #88]	; (800a7dc <cppMain+0xc4>)
 800a782:	2200      	movs	r2, #0
 800a784:	701a      	strb	r2, [r3, #0]

		}
		if(Flag100milliSeconds)
 800a786:	4b16      	ldr	r3, [pc, #88]	; (800a7e0 <cppMain+0xc8>)
 800a788:	781b      	ldrb	r3, [r3, #0]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d013      	beq.n	800a7b6 <cppMain+0x9e>
		{
			Flag100milliSeconds=0;
 800a78e:	4b14      	ldr	r3, [pc, #80]	; (800a7e0 <cppMain+0xc8>)
 800a790:	2200      	movs	r2, #0
 800a792:	701a      	strb	r2, [r3, #0]
			offlineStorageInst.run();
 800a794:	f107 0318 	add.w	r3, r7, #24
 800a798:	3b18      	subs	r3, #24
 800a79a:	4618      	mov	r0, r3
 800a79c:	f7ff fe52 	bl	800a444 <_ZN14OfflineStorage3runEv>
			ModbusInst.ModbusReadTransaction();
 800a7a0:	f507 6328 	add.w	r3, r7, #2688	; 0xa80
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	f7ff fc05 	bl	8009fb4 <_ZN9Modbusrtu21ModbusReadTransactionEv>
			loadmeasureInst.run();
 800a7aa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a7ae:	3b0c      	subs	r3, #12
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	f7fa fbd9 	bl	8004f68 <_ZN11Loadmeasure3runEv>
		}
		if(Flag1Second)
 800a7b6:	4b0b      	ldr	r3, [pc, #44]	; (800a7e4 <cppMain+0xcc>)
 800a7b8:	781b      	ldrb	r3, [r3, #0]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d0dc      	beq.n	800a778 <cppMain+0x60>
		{
			Flag1Second=0;
 800a7be:	4b09      	ldr	r3, [pc, #36]	; (800a7e4 <cppMain+0xcc>)
 800a7c0:	2200      	movs	r2, #0
 800a7c2:	701a      	strb	r2, [r3, #0]
			displayRoutineInst.run();
 800a7c4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a7c8:	3b04      	subs	r3, #4
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	f7fa fed6 	bl	800557c <_ZN14DisplayRoutine3runEv>
			ethernetHTTPRoutine();
 800a7d0:	f7f9 fe6a 	bl	80044a8 <ethernetHTTPRoutine>
		if(Flag1MS)
 800a7d4:	e7d0      	b.n	800a778 <cppMain+0x60>
 800a7d6:	bf00      	nop
 800a7d8:	20002277 	.word	0x20002277
 800a7dc:	2000015a 	.word	0x2000015a
 800a7e0:	2000015c 	.word	0x2000015c
 800a7e4:	2000015b 	.word	0x2000015b

0800a7e8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	b082      	sub	sp, #8
 800a7ec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800a7ee:	2300      	movs	r3, #0
 800a7f0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a7f2:	2003      	movs	r0, #3
 800a7f4:	f000 f960 	bl	800aab8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800a7f8:	200f      	movs	r0, #15
 800a7fa:	f000 f80d 	bl	800a818 <HAL_InitTick>
 800a7fe:	4603      	mov	r3, r0
 800a800:	2b00      	cmp	r3, #0
 800a802:	d002      	beq.n	800a80a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800a804:	2301      	movs	r3, #1
 800a806:	71fb      	strb	r3, [r7, #7]
 800a808:	e001      	b.n	800a80e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800a80a:	f7f7 fb9f 	bl	8001f4c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800a80e:	79fb      	ldrb	r3, [r7, #7]
}
 800a810:	4618      	mov	r0, r3
 800a812:	3708      	adds	r7, #8
 800a814:	46bd      	mov	sp, r7
 800a816:	bd80      	pop	{r7, pc}

0800a818 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a818:	b580      	push	{r7, lr}
 800a81a:	b084      	sub	sp, #16
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800a820:	2300      	movs	r3, #0
 800a822:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800a824:	4b17      	ldr	r3, [pc, #92]	; (800a884 <HAL_InitTick+0x6c>)
 800a826:	781b      	ldrb	r3, [r3, #0]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d023      	beq.n	800a874 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800a82c:	4b16      	ldr	r3, [pc, #88]	; (800a888 <HAL_InitTick+0x70>)
 800a82e:	681a      	ldr	r2, [r3, #0]
 800a830:	4b14      	ldr	r3, [pc, #80]	; (800a884 <HAL_InitTick+0x6c>)
 800a832:	781b      	ldrb	r3, [r3, #0]
 800a834:	4619      	mov	r1, r3
 800a836:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a83a:	fbb3 f3f1 	udiv	r3, r3, r1
 800a83e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a842:	4618      	mov	r0, r3
 800a844:	f000 f96d 	bl	800ab22 <HAL_SYSTICK_Config>
 800a848:	4603      	mov	r3, r0
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d10f      	bne.n	800a86e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	2b0f      	cmp	r3, #15
 800a852:	d809      	bhi.n	800a868 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800a854:	2200      	movs	r2, #0
 800a856:	6879      	ldr	r1, [r7, #4]
 800a858:	f04f 30ff 	mov.w	r0, #4294967295
 800a85c:	f000 f937 	bl	800aace <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800a860:	4a0a      	ldr	r2, [pc, #40]	; (800a88c <HAL_InitTick+0x74>)
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	6013      	str	r3, [r2, #0]
 800a866:	e007      	b.n	800a878 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800a868:	2301      	movs	r3, #1
 800a86a:	73fb      	strb	r3, [r7, #15]
 800a86c:	e004      	b.n	800a878 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800a86e:	2301      	movs	r3, #1
 800a870:	73fb      	strb	r3, [r7, #15]
 800a872:	e001      	b.n	800a878 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800a874:	2301      	movs	r3, #1
 800a876:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800a878:	7bfb      	ldrb	r3, [r7, #15]
}
 800a87a:	4618      	mov	r0, r3
 800a87c:	3710      	adds	r7, #16
 800a87e:	46bd      	mov	sp, r7
 800a880:	bd80      	pop	{r7, pc}
 800a882:	bf00      	nop
 800a884:	20000088 	.word	0x20000088
 800a888:	20000000 	.word	0x20000000
 800a88c:	20000084 	.word	0x20000084

0800a890 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a890:	b480      	push	{r7}
 800a892:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800a894:	4b06      	ldr	r3, [pc, #24]	; (800a8b0 <HAL_IncTick+0x20>)
 800a896:	781b      	ldrb	r3, [r3, #0]
 800a898:	461a      	mov	r2, r3
 800a89a:	4b06      	ldr	r3, [pc, #24]	; (800a8b4 <HAL_IncTick+0x24>)
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	4413      	add	r3, r2
 800a8a0:	4a04      	ldr	r2, [pc, #16]	; (800a8b4 <HAL_IncTick+0x24>)
 800a8a2:	6013      	str	r3, [r2, #0]
}
 800a8a4:	bf00      	nop
 800a8a6:	46bd      	mov	sp, r7
 800a8a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ac:	4770      	bx	lr
 800a8ae:	bf00      	nop
 800a8b0:	20000088 	.word	0x20000088
 800a8b4:	20002294 	.word	0x20002294

0800a8b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a8b8:	b480      	push	{r7}
 800a8ba:	af00      	add	r7, sp, #0
  return uwTick;
 800a8bc:	4b03      	ldr	r3, [pc, #12]	; (800a8cc <HAL_GetTick+0x14>)
 800a8be:	681b      	ldr	r3, [r3, #0]
}
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c8:	4770      	bx	lr
 800a8ca:	bf00      	nop
 800a8cc:	20002294 	.word	0x20002294

0800a8d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b084      	sub	sp, #16
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800a8d8:	f7ff ffee 	bl	800a8b8 <HAL_GetTick>
 800a8dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8e8:	d005      	beq.n	800a8f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800a8ea:	4b0a      	ldr	r3, [pc, #40]	; (800a914 <HAL_Delay+0x44>)
 800a8ec:	781b      	ldrb	r3, [r3, #0]
 800a8ee:	461a      	mov	r2, r3
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	4413      	add	r3, r2
 800a8f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800a8f6:	bf00      	nop
 800a8f8:	f7ff ffde 	bl	800a8b8 <HAL_GetTick>
 800a8fc:	4602      	mov	r2, r0
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	1ad3      	subs	r3, r2, r3
 800a902:	68fa      	ldr	r2, [r7, #12]
 800a904:	429a      	cmp	r2, r3
 800a906:	d8f7      	bhi.n	800a8f8 <HAL_Delay+0x28>
  {
  }
}
 800a908:	bf00      	nop
 800a90a:	bf00      	nop
 800a90c:	3710      	adds	r7, #16
 800a90e:	46bd      	mov	sp, r7
 800a910:	bd80      	pop	{r7, pc}
 800a912:	bf00      	nop
 800a914:	20000088 	.word	0x20000088

0800a918 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a918:	b480      	push	{r7}
 800a91a:	b085      	sub	sp, #20
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	f003 0307 	and.w	r3, r3, #7
 800a926:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a928:	4b0c      	ldr	r3, [pc, #48]	; (800a95c <__NVIC_SetPriorityGrouping+0x44>)
 800a92a:	68db      	ldr	r3, [r3, #12]
 800a92c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a92e:	68ba      	ldr	r2, [r7, #8]
 800a930:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a934:	4013      	ands	r3, r2
 800a936:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a940:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a944:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a948:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a94a:	4a04      	ldr	r2, [pc, #16]	; (800a95c <__NVIC_SetPriorityGrouping+0x44>)
 800a94c:	68bb      	ldr	r3, [r7, #8]
 800a94e:	60d3      	str	r3, [r2, #12]
}
 800a950:	bf00      	nop
 800a952:	3714      	adds	r7, #20
 800a954:	46bd      	mov	sp, r7
 800a956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95a:	4770      	bx	lr
 800a95c:	e000ed00 	.word	0xe000ed00

0800a960 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a960:	b480      	push	{r7}
 800a962:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a964:	4b04      	ldr	r3, [pc, #16]	; (800a978 <__NVIC_GetPriorityGrouping+0x18>)
 800a966:	68db      	ldr	r3, [r3, #12]
 800a968:	0a1b      	lsrs	r3, r3, #8
 800a96a:	f003 0307 	and.w	r3, r3, #7
}
 800a96e:	4618      	mov	r0, r3
 800a970:	46bd      	mov	sp, r7
 800a972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a976:	4770      	bx	lr
 800a978:	e000ed00 	.word	0xe000ed00

0800a97c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a97c:	b480      	push	{r7}
 800a97e:	b083      	sub	sp, #12
 800a980:	af00      	add	r7, sp, #0
 800a982:	4603      	mov	r3, r0
 800a984:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	db0b      	blt.n	800a9a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a98e:	79fb      	ldrb	r3, [r7, #7]
 800a990:	f003 021f 	and.w	r2, r3, #31
 800a994:	4907      	ldr	r1, [pc, #28]	; (800a9b4 <__NVIC_EnableIRQ+0x38>)
 800a996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a99a:	095b      	lsrs	r3, r3, #5
 800a99c:	2001      	movs	r0, #1
 800a99e:	fa00 f202 	lsl.w	r2, r0, r2
 800a9a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a9a6:	bf00      	nop
 800a9a8:	370c      	adds	r7, #12
 800a9aa:	46bd      	mov	sp, r7
 800a9ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b0:	4770      	bx	lr
 800a9b2:	bf00      	nop
 800a9b4:	e000e100 	.word	0xe000e100

0800a9b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a9b8:	b480      	push	{r7}
 800a9ba:	b083      	sub	sp, #12
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	4603      	mov	r3, r0
 800a9c0:	6039      	str	r1, [r7, #0]
 800a9c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a9c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	db0a      	blt.n	800a9e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a9cc:	683b      	ldr	r3, [r7, #0]
 800a9ce:	b2da      	uxtb	r2, r3
 800a9d0:	490c      	ldr	r1, [pc, #48]	; (800aa04 <__NVIC_SetPriority+0x4c>)
 800a9d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a9d6:	0112      	lsls	r2, r2, #4
 800a9d8:	b2d2      	uxtb	r2, r2
 800a9da:	440b      	add	r3, r1
 800a9dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a9e0:	e00a      	b.n	800a9f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	b2da      	uxtb	r2, r3
 800a9e6:	4908      	ldr	r1, [pc, #32]	; (800aa08 <__NVIC_SetPriority+0x50>)
 800a9e8:	79fb      	ldrb	r3, [r7, #7]
 800a9ea:	f003 030f 	and.w	r3, r3, #15
 800a9ee:	3b04      	subs	r3, #4
 800a9f0:	0112      	lsls	r2, r2, #4
 800a9f2:	b2d2      	uxtb	r2, r2
 800a9f4:	440b      	add	r3, r1
 800a9f6:	761a      	strb	r2, [r3, #24]
}
 800a9f8:	bf00      	nop
 800a9fa:	370c      	adds	r7, #12
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa02:	4770      	bx	lr
 800aa04:	e000e100 	.word	0xe000e100
 800aa08:	e000ed00 	.word	0xe000ed00

0800aa0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800aa0c:	b480      	push	{r7}
 800aa0e:	b089      	sub	sp, #36	; 0x24
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	60f8      	str	r0, [r7, #12]
 800aa14:	60b9      	str	r1, [r7, #8]
 800aa16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	f003 0307 	and.w	r3, r3, #7
 800aa1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800aa20:	69fb      	ldr	r3, [r7, #28]
 800aa22:	f1c3 0307 	rsb	r3, r3, #7
 800aa26:	2b04      	cmp	r3, #4
 800aa28:	bf28      	it	cs
 800aa2a:	2304      	movcs	r3, #4
 800aa2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800aa2e:	69fb      	ldr	r3, [r7, #28]
 800aa30:	3304      	adds	r3, #4
 800aa32:	2b06      	cmp	r3, #6
 800aa34:	d902      	bls.n	800aa3c <NVIC_EncodePriority+0x30>
 800aa36:	69fb      	ldr	r3, [r7, #28]
 800aa38:	3b03      	subs	r3, #3
 800aa3a:	e000      	b.n	800aa3e <NVIC_EncodePriority+0x32>
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800aa40:	f04f 32ff 	mov.w	r2, #4294967295
 800aa44:	69bb      	ldr	r3, [r7, #24]
 800aa46:	fa02 f303 	lsl.w	r3, r2, r3
 800aa4a:	43da      	mvns	r2, r3
 800aa4c:	68bb      	ldr	r3, [r7, #8]
 800aa4e:	401a      	ands	r2, r3
 800aa50:	697b      	ldr	r3, [r7, #20]
 800aa52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800aa54:	f04f 31ff 	mov.w	r1, #4294967295
 800aa58:	697b      	ldr	r3, [r7, #20]
 800aa5a:	fa01 f303 	lsl.w	r3, r1, r3
 800aa5e:	43d9      	mvns	r1, r3
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800aa64:	4313      	orrs	r3, r2
         );
}
 800aa66:	4618      	mov	r0, r3
 800aa68:	3724      	adds	r7, #36	; 0x24
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa70:	4770      	bx	lr
	...

0800aa74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800aa74:	b580      	push	{r7, lr}
 800aa76:	b082      	sub	sp, #8
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	3b01      	subs	r3, #1
 800aa80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800aa84:	d301      	bcc.n	800aa8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800aa86:	2301      	movs	r3, #1
 800aa88:	e00f      	b.n	800aaaa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800aa8a:	4a0a      	ldr	r2, [pc, #40]	; (800aab4 <SysTick_Config+0x40>)
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	3b01      	subs	r3, #1
 800aa90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800aa92:	210f      	movs	r1, #15
 800aa94:	f04f 30ff 	mov.w	r0, #4294967295
 800aa98:	f7ff ff8e 	bl	800a9b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800aa9c:	4b05      	ldr	r3, [pc, #20]	; (800aab4 <SysTick_Config+0x40>)
 800aa9e:	2200      	movs	r2, #0
 800aaa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800aaa2:	4b04      	ldr	r3, [pc, #16]	; (800aab4 <SysTick_Config+0x40>)
 800aaa4:	2207      	movs	r2, #7
 800aaa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800aaa8:	2300      	movs	r3, #0
}
 800aaaa:	4618      	mov	r0, r3
 800aaac:	3708      	adds	r7, #8
 800aaae:	46bd      	mov	sp, r7
 800aab0:	bd80      	pop	{r7, pc}
 800aab2:	bf00      	nop
 800aab4:	e000e010 	.word	0xe000e010

0800aab8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800aab8:	b580      	push	{r7, lr}
 800aaba:	b082      	sub	sp, #8
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800aac0:	6878      	ldr	r0, [r7, #4]
 800aac2:	f7ff ff29 	bl	800a918 <__NVIC_SetPriorityGrouping>
}
 800aac6:	bf00      	nop
 800aac8:	3708      	adds	r7, #8
 800aaca:	46bd      	mov	sp, r7
 800aacc:	bd80      	pop	{r7, pc}

0800aace <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800aace:	b580      	push	{r7, lr}
 800aad0:	b086      	sub	sp, #24
 800aad2:	af00      	add	r7, sp, #0
 800aad4:	4603      	mov	r3, r0
 800aad6:	60b9      	str	r1, [r7, #8]
 800aad8:	607a      	str	r2, [r7, #4]
 800aada:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800aadc:	2300      	movs	r3, #0
 800aade:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800aae0:	f7ff ff3e 	bl	800a960 <__NVIC_GetPriorityGrouping>
 800aae4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800aae6:	687a      	ldr	r2, [r7, #4]
 800aae8:	68b9      	ldr	r1, [r7, #8]
 800aaea:	6978      	ldr	r0, [r7, #20]
 800aaec:	f7ff ff8e 	bl	800aa0c <NVIC_EncodePriority>
 800aaf0:	4602      	mov	r2, r0
 800aaf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aaf6:	4611      	mov	r1, r2
 800aaf8:	4618      	mov	r0, r3
 800aafa:	f7ff ff5d 	bl	800a9b8 <__NVIC_SetPriority>
}
 800aafe:	bf00      	nop
 800ab00:	3718      	adds	r7, #24
 800ab02:	46bd      	mov	sp, r7
 800ab04:	bd80      	pop	{r7, pc}

0800ab06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800ab06:	b580      	push	{r7, lr}
 800ab08:	b082      	sub	sp, #8
 800ab0a:	af00      	add	r7, sp, #0
 800ab0c:	4603      	mov	r3, r0
 800ab0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800ab10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ab14:	4618      	mov	r0, r3
 800ab16:	f7ff ff31 	bl	800a97c <__NVIC_EnableIRQ>
}
 800ab1a:	bf00      	nop
 800ab1c:	3708      	adds	r7, #8
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	bd80      	pop	{r7, pc}

0800ab22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800ab22:	b580      	push	{r7, lr}
 800ab24:	b082      	sub	sp, #8
 800ab26:	af00      	add	r7, sp, #0
 800ab28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800ab2a:	6878      	ldr	r0, [r7, #4]
 800ab2c:	f7ff ffa2 	bl	800aa74 <SysTick_Config>
 800ab30:	4603      	mov	r3, r0
}
 800ab32:	4618      	mov	r0, r3
 800ab34:	3708      	adds	r7, #8
 800ab36:	46bd      	mov	sp, r7
 800ab38:	bd80      	pop	{r7, pc}

0800ab3a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800ab3a:	b480      	push	{r7}
 800ab3c:	b085      	sub	sp, #20
 800ab3e:	af00      	add	r7, sp, #0
 800ab40:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ab42:	2300      	movs	r3, #0
 800ab44:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800ab4c:	b2db      	uxtb	r3, r3
 800ab4e:	2b02      	cmp	r3, #2
 800ab50:	d008      	beq.n	800ab64 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	2204      	movs	r2, #4
 800ab56:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800ab60:	2301      	movs	r3, #1
 800ab62:	e022      	b.n	800abaa <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	681a      	ldr	r2, [r3, #0]
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	f022 020e 	bic.w	r2, r2, #14
 800ab72:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	681a      	ldr	r2, [r3, #0]
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	f022 0201 	bic.w	r2, r2, #1
 800ab82:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab88:	f003 021c 	and.w	r2, r3, #28
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab90:	2101      	movs	r1, #1
 800ab92:	fa01 f202 	lsl.w	r2, r1, r2
 800ab96:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	2201      	movs	r2, #1
 800ab9c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	2200      	movs	r2, #0
 800aba4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800aba8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800abaa:	4618      	mov	r0, r3
 800abac:	3714      	adds	r7, #20
 800abae:	46bd      	mov	sp, r7
 800abb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb4:	4770      	bx	lr

0800abb6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800abb6:	b580      	push	{r7, lr}
 800abb8:	b084      	sub	sp, #16
 800abba:	af00      	add	r7, sp, #0
 800abbc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800abbe:	2300      	movs	r3, #0
 800abc0:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800abc8:	b2db      	uxtb	r3, r3
 800abca:	2b02      	cmp	r3, #2
 800abcc:	d005      	beq.n	800abda <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2204      	movs	r2, #4
 800abd2:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800abd4:	2301      	movs	r3, #1
 800abd6:	73fb      	strb	r3, [r7, #15]
 800abd8:	e029      	b.n	800ac2e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	681a      	ldr	r2, [r3, #0]
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	f022 020e 	bic.w	r2, r2, #14
 800abe8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	681a      	ldr	r2, [r3, #0]
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	f022 0201 	bic.w	r2, r2, #1
 800abf8:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800abfe:	f003 021c 	and.w	r2, r3, #28
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac06:	2101      	movs	r1, #1
 800ac08:	fa01 f202 	lsl.w	r2, r1, r2
 800ac0c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	2201      	movs	r2, #1
 800ac12:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	2200      	movs	r2, #0
 800ac1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d003      	beq.n	800ac2e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac2a:	6878      	ldr	r0, [r7, #4]
 800ac2c:	4798      	blx	r3
    }
  }
  return status;
 800ac2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac30:	4618      	mov	r0, r3
 800ac32:	3710      	adds	r7, #16
 800ac34:	46bd      	mov	sp, r7
 800ac36:	bd80      	pop	{r7, pc}

0800ac38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ac38:	b480      	push	{r7}
 800ac3a:	b087      	sub	sp, #28
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]
 800ac40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800ac42:	2300      	movs	r3, #0
 800ac44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ac46:	e154      	b.n	800aef2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800ac48:	683b      	ldr	r3, [r7, #0]
 800ac4a:	681a      	ldr	r2, [r3, #0]
 800ac4c:	2101      	movs	r1, #1
 800ac4e:	697b      	ldr	r3, [r7, #20]
 800ac50:	fa01 f303 	lsl.w	r3, r1, r3
 800ac54:	4013      	ands	r3, r2
 800ac56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	f000 8146 	beq.w	800aeec <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800ac60:	683b      	ldr	r3, [r7, #0]
 800ac62:	685b      	ldr	r3, [r3, #4]
 800ac64:	f003 0303 	and.w	r3, r3, #3
 800ac68:	2b01      	cmp	r3, #1
 800ac6a:	d005      	beq.n	800ac78 <HAL_GPIO_Init+0x40>
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	685b      	ldr	r3, [r3, #4]
 800ac70:	f003 0303 	and.w	r3, r3, #3
 800ac74:	2b02      	cmp	r3, #2
 800ac76:	d130      	bne.n	800acda <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	689b      	ldr	r3, [r3, #8]
 800ac7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800ac7e:	697b      	ldr	r3, [r7, #20]
 800ac80:	005b      	lsls	r3, r3, #1
 800ac82:	2203      	movs	r2, #3
 800ac84:	fa02 f303 	lsl.w	r3, r2, r3
 800ac88:	43db      	mvns	r3, r3
 800ac8a:	693a      	ldr	r2, [r7, #16]
 800ac8c:	4013      	ands	r3, r2
 800ac8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800ac90:	683b      	ldr	r3, [r7, #0]
 800ac92:	68da      	ldr	r2, [r3, #12]
 800ac94:	697b      	ldr	r3, [r7, #20]
 800ac96:	005b      	lsls	r3, r3, #1
 800ac98:	fa02 f303 	lsl.w	r3, r2, r3
 800ac9c:	693a      	ldr	r2, [r7, #16]
 800ac9e:	4313      	orrs	r3, r2
 800aca0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	693a      	ldr	r2, [r7, #16]
 800aca6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	685b      	ldr	r3, [r3, #4]
 800acac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800acae:	2201      	movs	r2, #1
 800acb0:	697b      	ldr	r3, [r7, #20]
 800acb2:	fa02 f303 	lsl.w	r3, r2, r3
 800acb6:	43db      	mvns	r3, r3
 800acb8:	693a      	ldr	r2, [r7, #16]
 800acba:	4013      	ands	r3, r2
 800acbc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800acbe:	683b      	ldr	r3, [r7, #0]
 800acc0:	685b      	ldr	r3, [r3, #4]
 800acc2:	091b      	lsrs	r3, r3, #4
 800acc4:	f003 0201 	and.w	r2, r3, #1
 800acc8:	697b      	ldr	r3, [r7, #20]
 800acca:	fa02 f303 	lsl.w	r3, r2, r3
 800acce:	693a      	ldr	r2, [r7, #16]
 800acd0:	4313      	orrs	r3, r2
 800acd2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	693a      	ldr	r2, [r7, #16]
 800acd8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800acda:	683b      	ldr	r3, [r7, #0]
 800acdc:	685b      	ldr	r3, [r3, #4]
 800acde:	f003 0303 	and.w	r3, r3, #3
 800ace2:	2b03      	cmp	r3, #3
 800ace4:	d017      	beq.n	800ad16 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	68db      	ldr	r3, [r3, #12]
 800acea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800acec:	697b      	ldr	r3, [r7, #20]
 800acee:	005b      	lsls	r3, r3, #1
 800acf0:	2203      	movs	r2, #3
 800acf2:	fa02 f303 	lsl.w	r3, r2, r3
 800acf6:	43db      	mvns	r3, r3
 800acf8:	693a      	ldr	r2, [r7, #16]
 800acfa:	4013      	ands	r3, r2
 800acfc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800acfe:	683b      	ldr	r3, [r7, #0]
 800ad00:	689a      	ldr	r2, [r3, #8]
 800ad02:	697b      	ldr	r3, [r7, #20]
 800ad04:	005b      	lsls	r3, r3, #1
 800ad06:	fa02 f303 	lsl.w	r3, r2, r3
 800ad0a:	693a      	ldr	r2, [r7, #16]
 800ad0c:	4313      	orrs	r3, r2
 800ad0e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	693a      	ldr	r2, [r7, #16]
 800ad14:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ad16:	683b      	ldr	r3, [r7, #0]
 800ad18:	685b      	ldr	r3, [r3, #4]
 800ad1a:	f003 0303 	and.w	r3, r3, #3
 800ad1e:	2b02      	cmp	r3, #2
 800ad20:	d123      	bne.n	800ad6a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800ad22:	697b      	ldr	r3, [r7, #20]
 800ad24:	08da      	lsrs	r2, r3, #3
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	3208      	adds	r2, #8
 800ad2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800ad30:	697b      	ldr	r3, [r7, #20]
 800ad32:	f003 0307 	and.w	r3, r3, #7
 800ad36:	009b      	lsls	r3, r3, #2
 800ad38:	220f      	movs	r2, #15
 800ad3a:	fa02 f303 	lsl.w	r3, r2, r3
 800ad3e:	43db      	mvns	r3, r3
 800ad40:	693a      	ldr	r2, [r7, #16]
 800ad42:	4013      	ands	r3, r2
 800ad44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800ad46:	683b      	ldr	r3, [r7, #0]
 800ad48:	691a      	ldr	r2, [r3, #16]
 800ad4a:	697b      	ldr	r3, [r7, #20]
 800ad4c:	f003 0307 	and.w	r3, r3, #7
 800ad50:	009b      	lsls	r3, r3, #2
 800ad52:	fa02 f303 	lsl.w	r3, r2, r3
 800ad56:	693a      	ldr	r2, [r7, #16]
 800ad58:	4313      	orrs	r3, r2
 800ad5a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800ad5c:	697b      	ldr	r3, [r7, #20]
 800ad5e:	08da      	lsrs	r2, r3, #3
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	3208      	adds	r2, #8
 800ad64:	6939      	ldr	r1, [r7, #16]
 800ad66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800ad70:	697b      	ldr	r3, [r7, #20]
 800ad72:	005b      	lsls	r3, r3, #1
 800ad74:	2203      	movs	r2, #3
 800ad76:	fa02 f303 	lsl.w	r3, r2, r3
 800ad7a:	43db      	mvns	r3, r3
 800ad7c:	693a      	ldr	r2, [r7, #16]
 800ad7e:	4013      	ands	r3, r2
 800ad80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800ad82:	683b      	ldr	r3, [r7, #0]
 800ad84:	685b      	ldr	r3, [r3, #4]
 800ad86:	f003 0203 	and.w	r2, r3, #3
 800ad8a:	697b      	ldr	r3, [r7, #20]
 800ad8c:	005b      	lsls	r3, r3, #1
 800ad8e:	fa02 f303 	lsl.w	r3, r2, r3
 800ad92:	693a      	ldr	r2, [r7, #16]
 800ad94:	4313      	orrs	r3, r2
 800ad96:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	693a      	ldr	r2, [r7, #16]
 800ad9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800ad9e:	683b      	ldr	r3, [r7, #0]
 800ada0:	685b      	ldr	r3, [r3, #4]
 800ada2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	f000 80a0 	beq.w	800aeec <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800adac:	4b58      	ldr	r3, [pc, #352]	; (800af10 <HAL_GPIO_Init+0x2d8>)
 800adae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800adb0:	4a57      	ldr	r2, [pc, #348]	; (800af10 <HAL_GPIO_Init+0x2d8>)
 800adb2:	f043 0301 	orr.w	r3, r3, #1
 800adb6:	6613      	str	r3, [r2, #96]	; 0x60
 800adb8:	4b55      	ldr	r3, [pc, #340]	; (800af10 <HAL_GPIO_Init+0x2d8>)
 800adba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800adbc:	f003 0301 	and.w	r3, r3, #1
 800adc0:	60bb      	str	r3, [r7, #8]
 800adc2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800adc4:	4a53      	ldr	r2, [pc, #332]	; (800af14 <HAL_GPIO_Init+0x2dc>)
 800adc6:	697b      	ldr	r3, [r7, #20]
 800adc8:	089b      	lsrs	r3, r3, #2
 800adca:	3302      	adds	r3, #2
 800adcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800add0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800add2:	697b      	ldr	r3, [r7, #20]
 800add4:	f003 0303 	and.w	r3, r3, #3
 800add8:	009b      	lsls	r3, r3, #2
 800adda:	220f      	movs	r2, #15
 800addc:	fa02 f303 	lsl.w	r3, r2, r3
 800ade0:	43db      	mvns	r3, r3
 800ade2:	693a      	ldr	r2, [r7, #16]
 800ade4:	4013      	ands	r3, r2
 800ade6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800adee:	d019      	beq.n	800ae24 <HAL_GPIO_Init+0x1ec>
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	4a49      	ldr	r2, [pc, #292]	; (800af18 <HAL_GPIO_Init+0x2e0>)
 800adf4:	4293      	cmp	r3, r2
 800adf6:	d013      	beq.n	800ae20 <HAL_GPIO_Init+0x1e8>
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	4a48      	ldr	r2, [pc, #288]	; (800af1c <HAL_GPIO_Init+0x2e4>)
 800adfc:	4293      	cmp	r3, r2
 800adfe:	d00d      	beq.n	800ae1c <HAL_GPIO_Init+0x1e4>
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	4a47      	ldr	r2, [pc, #284]	; (800af20 <HAL_GPIO_Init+0x2e8>)
 800ae04:	4293      	cmp	r3, r2
 800ae06:	d007      	beq.n	800ae18 <HAL_GPIO_Init+0x1e0>
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	4a46      	ldr	r2, [pc, #280]	; (800af24 <HAL_GPIO_Init+0x2ec>)
 800ae0c:	4293      	cmp	r3, r2
 800ae0e:	d101      	bne.n	800ae14 <HAL_GPIO_Init+0x1dc>
 800ae10:	2304      	movs	r3, #4
 800ae12:	e008      	b.n	800ae26 <HAL_GPIO_Init+0x1ee>
 800ae14:	2307      	movs	r3, #7
 800ae16:	e006      	b.n	800ae26 <HAL_GPIO_Init+0x1ee>
 800ae18:	2303      	movs	r3, #3
 800ae1a:	e004      	b.n	800ae26 <HAL_GPIO_Init+0x1ee>
 800ae1c:	2302      	movs	r3, #2
 800ae1e:	e002      	b.n	800ae26 <HAL_GPIO_Init+0x1ee>
 800ae20:	2301      	movs	r3, #1
 800ae22:	e000      	b.n	800ae26 <HAL_GPIO_Init+0x1ee>
 800ae24:	2300      	movs	r3, #0
 800ae26:	697a      	ldr	r2, [r7, #20]
 800ae28:	f002 0203 	and.w	r2, r2, #3
 800ae2c:	0092      	lsls	r2, r2, #2
 800ae2e:	4093      	lsls	r3, r2
 800ae30:	693a      	ldr	r2, [r7, #16]
 800ae32:	4313      	orrs	r3, r2
 800ae34:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800ae36:	4937      	ldr	r1, [pc, #220]	; (800af14 <HAL_GPIO_Init+0x2dc>)
 800ae38:	697b      	ldr	r3, [r7, #20]
 800ae3a:	089b      	lsrs	r3, r3, #2
 800ae3c:	3302      	adds	r3, #2
 800ae3e:	693a      	ldr	r2, [r7, #16]
 800ae40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800ae44:	4b38      	ldr	r3, [pc, #224]	; (800af28 <HAL_GPIO_Init+0x2f0>)
 800ae46:	689b      	ldr	r3, [r3, #8]
 800ae48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	43db      	mvns	r3, r3
 800ae4e:	693a      	ldr	r2, [r7, #16]
 800ae50:	4013      	ands	r3, r2
 800ae52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800ae54:	683b      	ldr	r3, [r7, #0]
 800ae56:	685b      	ldr	r3, [r3, #4]
 800ae58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d003      	beq.n	800ae68 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800ae60:	693a      	ldr	r2, [r7, #16]
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	4313      	orrs	r3, r2
 800ae66:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800ae68:	4a2f      	ldr	r2, [pc, #188]	; (800af28 <HAL_GPIO_Init+0x2f0>)
 800ae6a:	693b      	ldr	r3, [r7, #16]
 800ae6c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800ae6e:	4b2e      	ldr	r3, [pc, #184]	; (800af28 <HAL_GPIO_Init+0x2f0>)
 800ae70:	68db      	ldr	r3, [r3, #12]
 800ae72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	43db      	mvns	r3, r3
 800ae78:	693a      	ldr	r2, [r7, #16]
 800ae7a:	4013      	ands	r3, r2
 800ae7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800ae7e:	683b      	ldr	r3, [r7, #0]
 800ae80:	685b      	ldr	r3, [r3, #4]
 800ae82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d003      	beq.n	800ae92 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800ae8a:	693a      	ldr	r2, [r7, #16]
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	4313      	orrs	r3, r2
 800ae90:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800ae92:	4a25      	ldr	r2, [pc, #148]	; (800af28 <HAL_GPIO_Init+0x2f0>)
 800ae94:	693b      	ldr	r3, [r7, #16]
 800ae96:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800ae98:	4b23      	ldr	r3, [pc, #140]	; (800af28 <HAL_GPIO_Init+0x2f0>)
 800ae9a:	685b      	ldr	r3, [r3, #4]
 800ae9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	43db      	mvns	r3, r3
 800aea2:	693a      	ldr	r2, [r7, #16]
 800aea4:	4013      	ands	r3, r2
 800aea6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800aea8:	683b      	ldr	r3, [r7, #0]
 800aeaa:	685b      	ldr	r3, [r3, #4]
 800aeac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d003      	beq.n	800aebc <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800aeb4:	693a      	ldr	r2, [r7, #16]
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	4313      	orrs	r3, r2
 800aeba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800aebc:	4a1a      	ldr	r2, [pc, #104]	; (800af28 <HAL_GPIO_Init+0x2f0>)
 800aebe:	693b      	ldr	r3, [r7, #16]
 800aec0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800aec2:	4b19      	ldr	r3, [pc, #100]	; (800af28 <HAL_GPIO_Init+0x2f0>)
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	43db      	mvns	r3, r3
 800aecc:	693a      	ldr	r2, [r7, #16]
 800aece:	4013      	ands	r3, r2
 800aed0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800aed2:	683b      	ldr	r3, [r7, #0]
 800aed4:	685b      	ldr	r3, [r3, #4]
 800aed6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d003      	beq.n	800aee6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800aede:	693a      	ldr	r2, [r7, #16]
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	4313      	orrs	r3, r2
 800aee4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800aee6:	4a10      	ldr	r2, [pc, #64]	; (800af28 <HAL_GPIO_Init+0x2f0>)
 800aee8:	693b      	ldr	r3, [r7, #16]
 800aeea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800aeec:	697b      	ldr	r3, [r7, #20]
 800aeee:	3301      	adds	r3, #1
 800aef0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800aef2:	683b      	ldr	r3, [r7, #0]
 800aef4:	681a      	ldr	r2, [r3, #0]
 800aef6:	697b      	ldr	r3, [r7, #20]
 800aef8:	fa22 f303 	lsr.w	r3, r2, r3
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	f47f aea3 	bne.w	800ac48 <HAL_GPIO_Init+0x10>
  }
}
 800af02:	bf00      	nop
 800af04:	bf00      	nop
 800af06:	371c      	adds	r7, #28
 800af08:	46bd      	mov	sp, r7
 800af0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0e:	4770      	bx	lr
 800af10:	40021000 	.word	0x40021000
 800af14:	40010000 	.word	0x40010000
 800af18:	48000400 	.word	0x48000400
 800af1c:	48000800 	.word	0x48000800
 800af20:	48000c00 	.word	0x48000c00
 800af24:	48001000 	.word	0x48001000
 800af28:	40010400 	.word	0x40010400

0800af2c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800af2c:	b480      	push	{r7}
 800af2e:	b085      	sub	sp, #20
 800af30:	af00      	add	r7, sp, #0
 800af32:	6078      	str	r0, [r7, #4]
 800af34:	460b      	mov	r3, r1
 800af36:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	691a      	ldr	r2, [r3, #16]
 800af3c:	887b      	ldrh	r3, [r7, #2]
 800af3e:	4013      	ands	r3, r2
 800af40:	2b00      	cmp	r3, #0
 800af42:	d002      	beq.n	800af4a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800af44:	2301      	movs	r3, #1
 800af46:	73fb      	strb	r3, [r7, #15]
 800af48:	e001      	b.n	800af4e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800af4a:	2300      	movs	r3, #0
 800af4c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800af4e:	7bfb      	ldrb	r3, [r7, #15]
}
 800af50:	4618      	mov	r0, r3
 800af52:	3714      	adds	r7, #20
 800af54:	46bd      	mov	sp, r7
 800af56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5a:	4770      	bx	lr

0800af5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800af5c:	b480      	push	{r7}
 800af5e:	b083      	sub	sp, #12
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
 800af64:	460b      	mov	r3, r1
 800af66:	807b      	strh	r3, [r7, #2]
 800af68:	4613      	mov	r3, r2
 800af6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800af6c:	787b      	ldrb	r3, [r7, #1]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d003      	beq.n	800af7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800af72:	887a      	ldrh	r2, [r7, #2]
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800af78:	e002      	b.n	800af80 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800af7a:	887a      	ldrh	r2, [r7, #2]
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	629a      	str	r2, [r3, #40]	; 0x28
}
 800af80:	bf00      	nop
 800af82:	370c      	adds	r7, #12
 800af84:	46bd      	mov	sp, r7
 800af86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8a:	4770      	bx	lr

0800af8c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800af8c:	b480      	push	{r7}
 800af8e:	b085      	sub	sp, #20
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
 800af94:	460b      	mov	r3, r1
 800af96:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	695b      	ldr	r3, [r3, #20]
 800af9c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800af9e:	887a      	ldrh	r2, [r7, #2]
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	4013      	ands	r3, r2
 800afa4:	041a      	lsls	r2, r3, #16
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	43d9      	mvns	r1, r3
 800afaa:	887b      	ldrh	r3, [r7, #2]
 800afac:	400b      	ands	r3, r1
 800afae:	431a      	orrs	r2, r3
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	619a      	str	r2, [r3, #24]
}
 800afb4:	bf00      	nop
 800afb6:	3714      	adds	r7, #20
 800afb8:	46bd      	mov	sp, r7
 800afba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afbe:	4770      	bx	lr

0800afc0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800afc0:	b580      	push	{r7, lr}
 800afc2:	b082      	sub	sp, #8
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d101      	bne.n	800afd2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800afce:	2301      	movs	r3, #1
 800afd0:	e081      	b.n	800b0d6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800afd8:	b2db      	uxtb	r3, r3
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d106      	bne.n	800afec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	2200      	movs	r2, #0
 800afe2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800afe6:	6878      	ldr	r0, [r7, #4]
 800afe8:	f7f6 ffd4 	bl	8001f94 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	2224      	movs	r2, #36	; 0x24
 800aff0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	681a      	ldr	r2, [r3, #0]
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	f022 0201 	bic.w	r2, r2, #1
 800b002:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	685a      	ldr	r2, [r3, #4]
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800b010:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	689a      	ldr	r2, [r3, #8]
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b020:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	68db      	ldr	r3, [r3, #12]
 800b026:	2b01      	cmp	r3, #1
 800b028:	d107      	bne.n	800b03a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	689a      	ldr	r2, [r3, #8]
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b036:	609a      	str	r2, [r3, #8]
 800b038:	e006      	b.n	800b048 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	689a      	ldr	r2, [r3, #8]
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800b046:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	68db      	ldr	r3, [r3, #12]
 800b04c:	2b02      	cmp	r3, #2
 800b04e:	d104      	bne.n	800b05a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b058:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	685b      	ldr	r3, [r3, #4]
 800b060:	687a      	ldr	r2, [r7, #4]
 800b062:	6812      	ldr	r2, [r2, #0]
 800b064:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800b068:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b06c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	68da      	ldr	r2, [r3, #12]
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b07c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	691a      	ldr	r2, [r3, #16]
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	695b      	ldr	r3, [r3, #20]
 800b086:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	699b      	ldr	r3, [r3, #24]
 800b08e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	430a      	orrs	r2, r1
 800b096:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	69d9      	ldr	r1, [r3, #28]
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	6a1a      	ldr	r2, [r3, #32]
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	430a      	orrs	r2, r1
 800b0a6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	681a      	ldr	r2, [r3, #0]
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	f042 0201 	orr.w	r2, r2, #1
 800b0b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	2220      	movs	r2, #32
 800b0c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	2200      	movs	r2, #0
 800b0ca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	2200      	movs	r2, #0
 800b0d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800b0d4:	2300      	movs	r3, #0
}
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	3708      	adds	r7, #8
 800b0da:	46bd      	mov	sp, r7
 800b0dc:	bd80      	pop	{r7, pc}

0800b0de <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b0de:	b480      	push	{r7}
 800b0e0:	b083      	sub	sp, #12
 800b0e2:	af00      	add	r7, sp, #0
 800b0e4:	6078      	str	r0, [r7, #4]
 800b0e6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b0ee:	b2db      	uxtb	r3, r3
 800b0f0:	2b20      	cmp	r3, #32
 800b0f2:	d138      	bne.n	800b166 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b0fa:	2b01      	cmp	r3, #1
 800b0fc:	d101      	bne.n	800b102 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800b0fe:	2302      	movs	r3, #2
 800b100:	e032      	b.n	800b168 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	2201      	movs	r2, #1
 800b106:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	2224      	movs	r2, #36	; 0x24
 800b10e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	681a      	ldr	r2, [r3, #0]
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	f022 0201 	bic.w	r2, r2, #1
 800b120:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	681a      	ldr	r2, [r3, #0]
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b130:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	6819      	ldr	r1, [r3, #0]
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	683a      	ldr	r2, [r7, #0]
 800b13e:	430a      	orrs	r2, r1
 800b140:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	681a      	ldr	r2, [r3, #0]
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	f042 0201 	orr.w	r2, r2, #1
 800b150:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	2220      	movs	r2, #32
 800b156:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	2200      	movs	r2, #0
 800b15e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b162:	2300      	movs	r3, #0
 800b164:	e000      	b.n	800b168 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b166:	2302      	movs	r3, #2
  }
}
 800b168:	4618      	mov	r0, r3
 800b16a:	370c      	adds	r7, #12
 800b16c:	46bd      	mov	sp, r7
 800b16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b172:	4770      	bx	lr

0800b174 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b174:	b480      	push	{r7}
 800b176:	b085      	sub	sp, #20
 800b178:	af00      	add	r7, sp, #0
 800b17a:	6078      	str	r0, [r7, #4]
 800b17c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b184:	b2db      	uxtb	r3, r3
 800b186:	2b20      	cmp	r3, #32
 800b188:	d139      	bne.n	800b1fe <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b190:	2b01      	cmp	r3, #1
 800b192:	d101      	bne.n	800b198 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b194:	2302      	movs	r3, #2
 800b196:	e033      	b.n	800b200 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	2201      	movs	r2, #1
 800b19c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	2224      	movs	r2, #36	; 0x24
 800b1a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	681a      	ldr	r2, [r3, #0]
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	f022 0201 	bic.w	r2, r2, #1
 800b1b6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800b1c6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b1c8:	683b      	ldr	r3, [r7, #0]
 800b1ca:	021b      	lsls	r3, r3, #8
 800b1cc:	68fa      	ldr	r2, [r7, #12]
 800b1ce:	4313      	orrs	r3, r2
 800b1d0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	68fa      	ldr	r2, [r7, #12]
 800b1d8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	681a      	ldr	r2, [r3, #0]
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	f042 0201 	orr.w	r2, r2, #1
 800b1e8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	2220      	movs	r2, #32
 800b1ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	2200      	movs	r2, #0
 800b1f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	e000      	b.n	800b200 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800b1fe:	2302      	movs	r3, #2
  }
}
 800b200:	4618      	mov	r0, r3
 800b202:	3714      	adds	r7, #20
 800b204:	46bd      	mov	sp, r7
 800b206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20a:	4770      	bx	lr

0800b20c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800b20c:	b480      	push	{r7}
 800b20e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800b210:	4b04      	ldr	r3, [pc, #16]	; (800b224 <HAL_PWREx_GetVoltageRange+0x18>)
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800b218:	4618      	mov	r0, r3
 800b21a:	46bd      	mov	sp, r7
 800b21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b220:	4770      	bx	lr
 800b222:	bf00      	nop
 800b224:	40007000 	.word	0x40007000

0800b228 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b228:	b480      	push	{r7}
 800b22a:	b085      	sub	sp, #20
 800b22c:	af00      	add	r7, sp, #0
 800b22e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b236:	d130      	bne.n	800b29a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800b238:	4b23      	ldr	r3, [pc, #140]	; (800b2c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b240:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b244:	d038      	beq.n	800b2b8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b246:	4b20      	ldr	r3, [pc, #128]	; (800b2c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b24e:	4a1e      	ldr	r2, [pc, #120]	; (800b2c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b250:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b254:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b256:	4b1d      	ldr	r3, [pc, #116]	; (800b2cc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	2232      	movs	r2, #50	; 0x32
 800b25c:	fb02 f303 	mul.w	r3, r2, r3
 800b260:	4a1b      	ldr	r2, [pc, #108]	; (800b2d0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800b262:	fba2 2303 	umull	r2, r3, r2, r3
 800b266:	0c9b      	lsrs	r3, r3, #18
 800b268:	3301      	adds	r3, #1
 800b26a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b26c:	e002      	b.n	800b274 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	3b01      	subs	r3, #1
 800b272:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b274:	4b14      	ldr	r3, [pc, #80]	; (800b2c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b276:	695b      	ldr	r3, [r3, #20]
 800b278:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b27c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b280:	d102      	bne.n	800b288 <HAL_PWREx_ControlVoltageScaling+0x60>
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	2b00      	cmp	r3, #0
 800b286:	d1f2      	bne.n	800b26e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b288:	4b0f      	ldr	r3, [pc, #60]	; (800b2c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b28a:	695b      	ldr	r3, [r3, #20]
 800b28c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b290:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b294:	d110      	bne.n	800b2b8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800b296:	2303      	movs	r3, #3
 800b298:	e00f      	b.n	800b2ba <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800b29a:	4b0b      	ldr	r3, [pc, #44]	; (800b2c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b2a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b2a6:	d007      	beq.n	800b2b8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800b2a8:	4b07      	ldr	r3, [pc, #28]	; (800b2c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b2b0:	4a05      	ldr	r2, [pc, #20]	; (800b2c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b2b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b2b6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800b2b8:	2300      	movs	r3, #0
}
 800b2ba:	4618      	mov	r0, r3
 800b2bc:	3714      	adds	r7, #20
 800b2be:	46bd      	mov	sp, r7
 800b2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c4:	4770      	bx	lr
 800b2c6:	bf00      	nop
 800b2c8:	40007000 	.word	0x40007000
 800b2cc:	20000000 	.word	0x20000000
 800b2d0:	431bde83 	.word	0x431bde83

0800b2d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b2d4:	b580      	push	{r7, lr}
 800b2d6:	b088      	sub	sp, #32
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d102      	bne.n	800b2e8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800b2e2:	2301      	movs	r3, #1
 800b2e4:	f000 bc02 	b.w	800baec <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b2e8:	4b96      	ldr	r3, [pc, #600]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b2ea:	689b      	ldr	r3, [r3, #8]
 800b2ec:	f003 030c 	and.w	r3, r3, #12
 800b2f0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b2f2:	4b94      	ldr	r3, [pc, #592]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b2f4:	68db      	ldr	r3, [r3, #12]
 800b2f6:	f003 0303 	and.w	r3, r3, #3
 800b2fa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	f003 0310 	and.w	r3, r3, #16
 800b304:	2b00      	cmp	r3, #0
 800b306:	f000 80e4 	beq.w	800b4d2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800b30a:	69bb      	ldr	r3, [r7, #24]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d007      	beq.n	800b320 <HAL_RCC_OscConfig+0x4c>
 800b310:	69bb      	ldr	r3, [r7, #24]
 800b312:	2b0c      	cmp	r3, #12
 800b314:	f040 808b 	bne.w	800b42e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800b318:	697b      	ldr	r3, [r7, #20]
 800b31a:	2b01      	cmp	r3, #1
 800b31c:	f040 8087 	bne.w	800b42e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b320:	4b88      	ldr	r3, [pc, #544]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	f003 0302 	and.w	r3, r3, #2
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d005      	beq.n	800b338 <HAL_RCC_OscConfig+0x64>
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	699b      	ldr	r3, [r3, #24]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d101      	bne.n	800b338 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800b334:	2301      	movs	r3, #1
 800b336:	e3d9      	b.n	800baec <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	6a1a      	ldr	r2, [r3, #32]
 800b33c:	4b81      	ldr	r3, [pc, #516]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	f003 0308 	and.w	r3, r3, #8
 800b344:	2b00      	cmp	r3, #0
 800b346:	d004      	beq.n	800b352 <HAL_RCC_OscConfig+0x7e>
 800b348:	4b7e      	ldr	r3, [pc, #504]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b350:	e005      	b.n	800b35e <HAL_RCC_OscConfig+0x8a>
 800b352:	4b7c      	ldr	r3, [pc, #496]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b354:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b358:	091b      	lsrs	r3, r3, #4
 800b35a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b35e:	4293      	cmp	r3, r2
 800b360:	d223      	bcs.n	800b3aa <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	6a1b      	ldr	r3, [r3, #32]
 800b366:	4618      	mov	r0, r3
 800b368:	f000 fd8c 	bl	800be84 <RCC_SetFlashLatencyFromMSIRange>
 800b36c:	4603      	mov	r3, r0
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d001      	beq.n	800b376 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800b372:	2301      	movs	r3, #1
 800b374:	e3ba      	b.n	800baec <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b376:	4b73      	ldr	r3, [pc, #460]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	4a72      	ldr	r2, [pc, #456]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b37c:	f043 0308 	orr.w	r3, r3, #8
 800b380:	6013      	str	r3, [r2, #0]
 800b382:	4b70      	ldr	r3, [pc, #448]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	6a1b      	ldr	r3, [r3, #32]
 800b38e:	496d      	ldr	r1, [pc, #436]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b390:	4313      	orrs	r3, r2
 800b392:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b394:	4b6b      	ldr	r3, [pc, #428]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b396:	685b      	ldr	r3, [r3, #4]
 800b398:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	69db      	ldr	r3, [r3, #28]
 800b3a0:	021b      	lsls	r3, r3, #8
 800b3a2:	4968      	ldr	r1, [pc, #416]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b3a4:	4313      	orrs	r3, r2
 800b3a6:	604b      	str	r3, [r1, #4]
 800b3a8:	e025      	b.n	800b3f6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b3aa:	4b66      	ldr	r3, [pc, #408]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	4a65      	ldr	r2, [pc, #404]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b3b0:	f043 0308 	orr.w	r3, r3, #8
 800b3b4:	6013      	str	r3, [r2, #0]
 800b3b6:	4b63      	ldr	r3, [pc, #396]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	6a1b      	ldr	r3, [r3, #32]
 800b3c2:	4960      	ldr	r1, [pc, #384]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b3c4:	4313      	orrs	r3, r2
 800b3c6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b3c8:	4b5e      	ldr	r3, [pc, #376]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b3ca:	685b      	ldr	r3, [r3, #4]
 800b3cc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	69db      	ldr	r3, [r3, #28]
 800b3d4:	021b      	lsls	r3, r3, #8
 800b3d6:	495b      	ldr	r1, [pc, #364]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b3d8:	4313      	orrs	r3, r2
 800b3da:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b3dc:	69bb      	ldr	r3, [r7, #24]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d109      	bne.n	800b3f6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	6a1b      	ldr	r3, [r3, #32]
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	f000 fd4c 	bl	800be84 <RCC_SetFlashLatencyFromMSIRange>
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d001      	beq.n	800b3f6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800b3f2:	2301      	movs	r3, #1
 800b3f4:	e37a      	b.n	800baec <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b3f6:	f000 fc81 	bl	800bcfc <HAL_RCC_GetSysClockFreq>
 800b3fa:	4602      	mov	r2, r0
 800b3fc:	4b51      	ldr	r3, [pc, #324]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b3fe:	689b      	ldr	r3, [r3, #8]
 800b400:	091b      	lsrs	r3, r3, #4
 800b402:	f003 030f 	and.w	r3, r3, #15
 800b406:	4950      	ldr	r1, [pc, #320]	; (800b548 <HAL_RCC_OscConfig+0x274>)
 800b408:	5ccb      	ldrb	r3, [r1, r3]
 800b40a:	f003 031f 	and.w	r3, r3, #31
 800b40e:	fa22 f303 	lsr.w	r3, r2, r3
 800b412:	4a4e      	ldr	r2, [pc, #312]	; (800b54c <HAL_RCC_OscConfig+0x278>)
 800b414:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800b416:	4b4e      	ldr	r3, [pc, #312]	; (800b550 <HAL_RCC_OscConfig+0x27c>)
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	4618      	mov	r0, r3
 800b41c:	f7ff f9fc 	bl	800a818 <HAL_InitTick>
 800b420:	4603      	mov	r3, r0
 800b422:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800b424:	7bfb      	ldrb	r3, [r7, #15]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d052      	beq.n	800b4d0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800b42a:	7bfb      	ldrb	r3, [r7, #15]
 800b42c:	e35e      	b.n	800baec <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	699b      	ldr	r3, [r3, #24]
 800b432:	2b00      	cmp	r3, #0
 800b434:	d032      	beq.n	800b49c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800b436:	4b43      	ldr	r3, [pc, #268]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	4a42      	ldr	r2, [pc, #264]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b43c:	f043 0301 	orr.w	r3, r3, #1
 800b440:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b442:	f7ff fa39 	bl	800a8b8 <HAL_GetTick>
 800b446:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b448:	e008      	b.n	800b45c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b44a:	f7ff fa35 	bl	800a8b8 <HAL_GetTick>
 800b44e:	4602      	mov	r2, r0
 800b450:	693b      	ldr	r3, [r7, #16]
 800b452:	1ad3      	subs	r3, r2, r3
 800b454:	2b02      	cmp	r3, #2
 800b456:	d901      	bls.n	800b45c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800b458:	2303      	movs	r3, #3
 800b45a:	e347      	b.n	800baec <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b45c:	4b39      	ldr	r3, [pc, #228]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	f003 0302 	and.w	r3, r3, #2
 800b464:	2b00      	cmp	r3, #0
 800b466:	d0f0      	beq.n	800b44a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b468:	4b36      	ldr	r3, [pc, #216]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	4a35      	ldr	r2, [pc, #212]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b46e:	f043 0308 	orr.w	r3, r3, #8
 800b472:	6013      	str	r3, [r2, #0]
 800b474:	4b33      	ldr	r3, [pc, #204]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	6a1b      	ldr	r3, [r3, #32]
 800b480:	4930      	ldr	r1, [pc, #192]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b482:	4313      	orrs	r3, r2
 800b484:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b486:	4b2f      	ldr	r3, [pc, #188]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b488:	685b      	ldr	r3, [r3, #4]
 800b48a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	69db      	ldr	r3, [r3, #28]
 800b492:	021b      	lsls	r3, r3, #8
 800b494:	492b      	ldr	r1, [pc, #172]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b496:	4313      	orrs	r3, r2
 800b498:	604b      	str	r3, [r1, #4]
 800b49a:	e01a      	b.n	800b4d2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800b49c:	4b29      	ldr	r3, [pc, #164]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	4a28      	ldr	r2, [pc, #160]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b4a2:	f023 0301 	bic.w	r3, r3, #1
 800b4a6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b4a8:	f7ff fa06 	bl	800a8b8 <HAL_GetTick>
 800b4ac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800b4ae:	e008      	b.n	800b4c2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b4b0:	f7ff fa02 	bl	800a8b8 <HAL_GetTick>
 800b4b4:	4602      	mov	r2, r0
 800b4b6:	693b      	ldr	r3, [r7, #16]
 800b4b8:	1ad3      	subs	r3, r2, r3
 800b4ba:	2b02      	cmp	r3, #2
 800b4bc:	d901      	bls.n	800b4c2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800b4be:	2303      	movs	r3, #3
 800b4c0:	e314      	b.n	800baec <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800b4c2:	4b20      	ldr	r3, [pc, #128]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	f003 0302 	and.w	r3, r3, #2
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d1f0      	bne.n	800b4b0 <HAL_RCC_OscConfig+0x1dc>
 800b4ce:	e000      	b.n	800b4d2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b4d0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	f003 0301 	and.w	r3, r3, #1
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d073      	beq.n	800b5c6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800b4de:	69bb      	ldr	r3, [r7, #24]
 800b4e0:	2b08      	cmp	r3, #8
 800b4e2:	d005      	beq.n	800b4f0 <HAL_RCC_OscConfig+0x21c>
 800b4e4:	69bb      	ldr	r3, [r7, #24]
 800b4e6:	2b0c      	cmp	r3, #12
 800b4e8:	d10e      	bne.n	800b508 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800b4ea:	697b      	ldr	r3, [r7, #20]
 800b4ec:	2b03      	cmp	r3, #3
 800b4ee:	d10b      	bne.n	800b508 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b4f0:	4b14      	ldr	r3, [pc, #80]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d063      	beq.n	800b5c4 <HAL_RCC_OscConfig+0x2f0>
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	685b      	ldr	r3, [r3, #4]
 800b500:	2b00      	cmp	r3, #0
 800b502:	d15f      	bne.n	800b5c4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800b504:	2301      	movs	r3, #1
 800b506:	e2f1      	b.n	800baec <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	685b      	ldr	r3, [r3, #4]
 800b50c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b510:	d106      	bne.n	800b520 <HAL_RCC_OscConfig+0x24c>
 800b512:	4b0c      	ldr	r3, [pc, #48]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	4a0b      	ldr	r2, [pc, #44]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b518:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b51c:	6013      	str	r3, [r2, #0]
 800b51e:	e025      	b.n	800b56c <HAL_RCC_OscConfig+0x298>
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	685b      	ldr	r3, [r3, #4]
 800b524:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b528:	d114      	bne.n	800b554 <HAL_RCC_OscConfig+0x280>
 800b52a:	4b06      	ldr	r3, [pc, #24]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	4a05      	ldr	r2, [pc, #20]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b530:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b534:	6013      	str	r3, [r2, #0]
 800b536:	4b03      	ldr	r3, [pc, #12]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	4a02      	ldr	r2, [pc, #8]	; (800b544 <HAL_RCC_OscConfig+0x270>)
 800b53c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b540:	6013      	str	r3, [r2, #0]
 800b542:	e013      	b.n	800b56c <HAL_RCC_OscConfig+0x298>
 800b544:	40021000 	.word	0x40021000
 800b548:	08010d90 	.word	0x08010d90
 800b54c:	20000000 	.word	0x20000000
 800b550:	20000084 	.word	0x20000084
 800b554:	4ba0      	ldr	r3, [pc, #640]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	4a9f      	ldr	r2, [pc, #636]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b55a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b55e:	6013      	str	r3, [r2, #0]
 800b560:	4b9d      	ldr	r3, [pc, #628]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	4a9c      	ldr	r2, [pc, #624]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b566:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b56a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	685b      	ldr	r3, [r3, #4]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d013      	beq.n	800b59c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b574:	f7ff f9a0 	bl	800a8b8 <HAL_GetTick>
 800b578:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b57a:	e008      	b.n	800b58e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b57c:	f7ff f99c 	bl	800a8b8 <HAL_GetTick>
 800b580:	4602      	mov	r2, r0
 800b582:	693b      	ldr	r3, [r7, #16]
 800b584:	1ad3      	subs	r3, r2, r3
 800b586:	2b64      	cmp	r3, #100	; 0x64
 800b588:	d901      	bls.n	800b58e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800b58a:	2303      	movs	r3, #3
 800b58c:	e2ae      	b.n	800baec <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b58e:	4b92      	ldr	r3, [pc, #584]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b596:	2b00      	cmp	r3, #0
 800b598:	d0f0      	beq.n	800b57c <HAL_RCC_OscConfig+0x2a8>
 800b59a:	e014      	b.n	800b5c6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b59c:	f7ff f98c 	bl	800a8b8 <HAL_GetTick>
 800b5a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b5a2:	e008      	b.n	800b5b6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b5a4:	f7ff f988 	bl	800a8b8 <HAL_GetTick>
 800b5a8:	4602      	mov	r2, r0
 800b5aa:	693b      	ldr	r3, [r7, #16]
 800b5ac:	1ad3      	subs	r3, r2, r3
 800b5ae:	2b64      	cmp	r3, #100	; 0x64
 800b5b0:	d901      	bls.n	800b5b6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800b5b2:	2303      	movs	r3, #3
 800b5b4:	e29a      	b.n	800baec <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b5b6:	4b88      	ldr	r3, [pc, #544]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d1f0      	bne.n	800b5a4 <HAL_RCC_OscConfig+0x2d0>
 800b5c2:	e000      	b.n	800b5c6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b5c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	f003 0302 	and.w	r3, r3, #2
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d060      	beq.n	800b694 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800b5d2:	69bb      	ldr	r3, [r7, #24]
 800b5d4:	2b04      	cmp	r3, #4
 800b5d6:	d005      	beq.n	800b5e4 <HAL_RCC_OscConfig+0x310>
 800b5d8:	69bb      	ldr	r3, [r7, #24]
 800b5da:	2b0c      	cmp	r3, #12
 800b5dc:	d119      	bne.n	800b612 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800b5de:	697b      	ldr	r3, [r7, #20]
 800b5e0:	2b02      	cmp	r3, #2
 800b5e2:	d116      	bne.n	800b612 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b5e4:	4b7c      	ldr	r3, [pc, #496]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d005      	beq.n	800b5fc <HAL_RCC_OscConfig+0x328>
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	68db      	ldr	r3, [r3, #12]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d101      	bne.n	800b5fc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800b5f8:	2301      	movs	r3, #1
 800b5fa:	e277      	b.n	800baec <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b5fc:	4b76      	ldr	r3, [pc, #472]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b5fe:	685b      	ldr	r3, [r3, #4]
 800b600:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	691b      	ldr	r3, [r3, #16]
 800b608:	061b      	lsls	r3, r3, #24
 800b60a:	4973      	ldr	r1, [pc, #460]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b60c:	4313      	orrs	r3, r2
 800b60e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b610:	e040      	b.n	800b694 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	68db      	ldr	r3, [r3, #12]
 800b616:	2b00      	cmp	r3, #0
 800b618:	d023      	beq.n	800b662 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b61a:	4b6f      	ldr	r3, [pc, #444]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	4a6e      	ldr	r2, [pc, #440]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b620:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b624:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b626:	f7ff f947 	bl	800a8b8 <HAL_GetTick>
 800b62a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b62c:	e008      	b.n	800b640 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b62e:	f7ff f943 	bl	800a8b8 <HAL_GetTick>
 800b632:	4602      	mov	r2, r0
 800b634:	693b      	ldr	r3, [r7, #16]
 800b636:	1ad3      	subs	r3, r2, r3
 800b638:	2b02      	cmp	r3, #2
 800b63a:	d901      	bls.n	800b640 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800b63c:	2303      	movs	r3, #3
 800b63e:	e255      	b.n	800baec <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b640:	4b65      	ldr	r3, [pc, #404]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d0f0      	beq.n	800b62e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b64c:	4b62      	ldr	r3, [pc, #392]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b64e:	685b      	ldr	r3, [r3, #4]
 800b650:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	691b      	ldr	r3, [r3, #16]
 800b658:	061b      	lsls	r3, r3, #24
 800b65a:	495f      	ldr	r1, [pc, #380]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b65c:	4313      	orrs	r3, r2
 800b65e:	604b      	str	r3, [r1, #4]
 800b660:	e018      	b.n	800b694 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b662:	4b5d      	ldr	r3, [pc, #372]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	4a5c      	ldr	r2, [pc, #368]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b668:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b66c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b66e:	f7ff f923 	bl	800a8b8 <HAL_GetTick>
 800b672:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b674:	e008      	b.n	800b688 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b676:	f7ff f91f 	bl	800a8b8 <HAL_GetTick>
 800b67a:	4602      	mov	r2, r0
 800b67c:	693b      	ldr	r3, [r7, #16]
 800b67e:	1ad3      	subs	r3, r2, r3
 800b680:	2b02      	cmp	r3, #2
 800b682:	d901      	bls.n	800b688 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800b684:	2303      	movs	r3, #3
 800b686:	e231      	b.n	800baec <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b688:	4b53      	ldr	r3, [pc, #332]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b690:	2b00      	cmp	r3, #0
 800b692:	d1f0      	bne.n	800b676 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	f003 0308 	and.w	r3, r3, #8
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d03c      	beq.n	800b71a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	695b      	ldr	r3, [r3, #20]
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d01c      	beq.n	800b6e2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b6a8:	4b4b      	ldr	r3, [pc, #300]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b6aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b6ae:	4a4a      	ldr	r2, [pc, #296]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b6b0:	f043 0301 	orr.w	r3, r3, #1
 800b6b4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b6b8:	f7ff f8fe 	bl	800a8b8 <HAL_GetTick>
 800b6bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b6be:	e008      	b.n	800b6d2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b6c0:	f7ff f8fa 	bl	800a8b8 <HAL_GetTick>
 800b6c4:	4602      	mov	r2, r0
 800b6c6:	693b      	ldr	r3, [r7, #16]
 800b6c8:	1ad3      	subs	r3, r2, r3
 800b6ca:	2b02      	cmp	r3, #2
 800b6cc:	d901      	bls.n	800b6d2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800b6ce:	2303      	movs	r3, #3
 800b6d0:	e20c      	b.n	800baec <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b6d2:	4b41      	ldr	r3, [pc, #260]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b6d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b6d8:	f003 0302 	and.w	r3, r3, #2
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d0ef      	beq.n	800b6c0 <HAL_RCC_OscConfig+0x3ec>
 800b6e0:	e01b      	b.n	800b71a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b6e2:	4b3d      	ldr	r3, [pc, #244]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b6e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b6e8:	4a3b      	ldr	r2, [pc, #236]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b6ea:	f023 0301 	bic.w	r3, r3, #1
 800b6ee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b6f2:	f7ff f8e1 	bl	800a8b8 <HAL_GetTick>
 800b6f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b6f8:	e008      	b.n	800b70c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b6fa:	f7ff f8dd 	bl	800a8b8 <HAL_GetTick>
 800b6fe:	4602      	mov	r2, r0
 800b700:	693b      	ldr	r3, [r7, #16]
 800b702:	1ad3      	subs	r3, r2, r3
 800b704:	2b02      	cmp	r3, #2
 800b706:	d901      	bls.n	800b70c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800b708:	2303      	movs	r3, #3
 800b70a:	e1ef      	b.n	800baec <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b70c:	4b32      	ldr	r3, [pc, #200]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b70e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b712:	f003 0302 	and.w	r3, r3, #2
 800b716:	2b00      	cmp	r3, #0
 800b718:	d1ef      	bne.n	800b6fa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	f003 0304 	and.w	r3, r3, #4
 800b722:	2b00      	cmp	r3, #0
 800b724:	f000 80a6 	beq.w	800b874 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b728:	2300      	movs	r3, #0
 800b72a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800b72c:	4b2a      	ldr	r3, [pc, #168]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b72e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b730:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b734:	2b00      	cmp	r3, #0
 800b736:	d10d      	bne.n	800b754 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b738:	4b27      	ldr	r3, [pc, #156]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b73a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b73c:	4a26      	ldr	r2, [pc, #152]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b73e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b742:	6593      	str	r3, [r2, #88]	; 0x58
 800b744:	4b24      	ldr	r3, [pc, #144]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b746:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b748:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b74c:	60bb      	str	r3, [r7, #8]
 800b74e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b750:	2301      	movs	r3, #1
 800b752:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b754:	4b21      	ldr	r3, [pc, #132]	; (800b7dc <HAL_RCC_OscConfig+0x508>)
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d118      	bne.n	800b792 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b760:	4b1e      	ldr	r3, [pc, #120]	; (800b7dc <HAL_RCC_OscConfig+0x508>)
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	4a1d      	ldr	r2, [pc, #116]	; (800b7dc <HAL_RCC_OscConfig+0x508>)
 800b766:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b76a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b76c:	f7ff f8a4 	bl	800a8b8 <HAL_GetTick>
 800b770:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b772:	e008      	b.n	800b786 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b774:	f7ff f8a0 	bl	800a8b8 <HAL_GetTick>
 800b778:	4602      	mov	r2, r0
 800b77a:	693b      	ldr	r3, [r7, #16]
 800b77c:	1ad3      	subs	r3, r2, r3
 800b77e:	2b02      	cmp	r3, #2
 800b780:	d901      	bls.n	800b786 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800b782:	2303      	movs	r3, #3
 800b784:	e1b2      	b.n	800baec <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b786:	4b15      	ldr	r3, [pc, #84]	; (800b7dc <HAL_RCC_OscConfig+0x508>)
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d0f0      	beq.n	800b774 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	689b      	ldr	r3, [r3, #8]
 800b796:	2b01      	cmp	r3, #1
 800b798:	d108      	bne.n	800b7ac <HAL_RCC_OscConfig+0x4d8>
 800b79a:	4b0f      	ldr	r3, [pc, #60]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b79c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b7a0:	4a0d      	ldr	r2, [pc, #52]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b7a2:	f043 0301 	orr.w	r3, r3, #1
 800b7a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b7aa:	e029      	b.n	800b800 <HAL_RCC_OscConfig+0x52c>
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	689b      	ldr	r3, [r3, #8]
 800b7b0:	2b05      	cmp	r3, #5
 800b7b2:	d115      	bne.n	800b7e0 <HAL_RCC_OscConfig+0x50c>
 800b7b4:	4b08      	ldr	r3, [pc, #32]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b7b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b7ba:	4a07      	ldr	r2, [pc, #28]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b7bc:	f043 0304 	orr.w	r3, r3, #4
 800b7c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b7c4:	4b04      	ldr	r3, [pc, #16]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b7c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b7ca:	4a03      	ldr	r2, [pc, #12]	; (800b7d8 <HAL_RCC_OscConfig+0x504>)
 800b7cc:	f043 0301 	orr.w	r3, r3, #1
 800b7d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b7d4:	e014      	b.n	800b800 <HAL_RCC_OscConfig+0x52c>
 800b7d6:	bf00      	nop
 800b7d8:	40021000 	.word	0x40021000
 800b7dc:	40007000 	.word	0x40007000
 800b7e0:	4b9a      	ldr	r3, [pc, #616]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800b7e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b7e6:	4a99      	ldr	r2, [pc, #612]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800b7e8:	f023 0301 	bic.w	r3, r3, #1
 800b7ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b7f0:	4b96      	ldr	r3, [pc, #600]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800b7f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b7f6:	4a95      	ldr	r2, [pc, #596]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800b7f8:	f023 0304 	bic.w	r3, r3, #4
 800b7fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	689b      	ldr	r3, [r3, #8]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d016      	beq.n	800b836 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b808:	f7ff f856 	bl	800a8b8 <HAL_GetTick>
 800b80c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b80e:	e00a      	b.n	800b826 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b810:	f7ff f852 	bl	800a8b8 <HAL_GetTick>
 800b814:	4602      	mov	r2, r0
 800b816:	693b      	ldr	r3, [r7, #16]
 800b818:	1ad3      	subs	r3, r2, r3
 800b81a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b81e:	4293      	cmp	r3, r2
 800b820:	d901      	bls.n	800b826 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800b822:	2303      	movs	r3, #3
 800b824:	e162      	b.n	800baec <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b826:	4b89      	ldr	r3, [pc, #548]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800b828:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b82c:	f003 0302 	and.w	r3, r3, #2
 800b830:	2b00      	cmp	r3, #0
 800b832:	d0ed      	beq.n	800b810 <HAL_RCC_OscConfig+0x53c>
 800b834:	e015      	b.n	800b862 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b836:	f7ff f83f 	bl	800a8b8 <HAL_GetTick>
 800b83a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b83c:	e00a      	b.n	800b854 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b83e:	f7ff f83b 	bl	800a8b8 <HAL_GetTick>
 800b842:	4602      	mov	r2, r0
 800b844:	693b      	ldr	r3, [r7, #16]
 800b846:	1ad3      	subs	r3, r2, r3
 800b848:	f241 3288 	movw	r2, #5000	; 0x1388
 800b84c:	4293      	cmp	r3, r2
 800b84e:	d901      	bls.n	800b854 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800b850:	2303      	movs	r3, #3
 800b852:	e14b      	b.n	800baec <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b854:	4b7d      	ldr	r3, [pc, #500]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800b856:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b85a:	f003 0302 	and.w	r3, r3, #2
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d1ed      	bne.n	800b83e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b862:	7ffb      	ldrb	r3, [r7, #31]
 800b864:	2b01      	cmp	r3, #1
 800b866:	d105      	bne.n	800b874 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b868:	4b78      	ldr	r3, [pc, #480]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800b86a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b86c:	4a77      	ldr	r2, [pc, #476]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800b86e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b872:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	f003 0320 	and.w	r3, r3, #32
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d03c      	beq.n	800b8fa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b884:	2b00      	cmp	r3, #0
 800b886:	d01c      	beq.n	800b8c2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b888:	4b70      	ldr	r3, [pc, #448]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800b88a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b88e:	4a6f      	ldr	r2, [pc, #444]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800b890:	f043 0301 	orr.w	r3, r3, #1
 800b894:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b898:	f7ff f80e 	bl	800a8b8 <HAL_GetTick>
 800b89c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b89e:	e008      	b.n	800b8b2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b8a0:	f7ff f80a 	bl	800a8b8 <HAL_GetTick>
 800b8a4:	4602      	mov	r2, r0
 800b8a6:	693b      	ldr	r3, [r7, #16]
 800b8a8:	1ad3      	subs	r3, r2, r3
 800b8aa:	2b02      	cmp	r3, #2
 800b8ac:	d901      	bls.n	800b8b2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800b8ae:	2303      	movs	r3, #3
 800b8b0:	e11c      	b.n	800baec <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b8b2:	4b66      	ldr	r3, [pc, #408]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800b8b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b8b8:	f003 0302 	and.w	r3, r3, #2
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d0ef      	beq.n	800b8a0 <HAL_RCC_OscConfig+0x5cc>
 800b8c0:	e01b      	b.n	800b8fa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b8c2:	4b62      	ldr	r3, [pc, #392]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800b8c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b8c8:	4a60      	ldr	r2, [pc, #384]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800b8ca:	f023 0301 	bic.w	r3, r3, #1
 800b8ce:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b8d2:	f7fe fff1 	bl	800a8b8 <HAL_GetTick>
 800b8d6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b8d8:	e008      	b.n	800b8ec <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b8da:	f7fe ffed 	bl	800a8b8 <HAL_GetTick>
 800b8de:	4602      	mov	r2, r0
 800b8e0:	693b      	ldr	r3, [r7, #16]
 800b8e2:	1ad3      	subs	r3, r2, r3
 800b8e4:	2b02      	cmp	r3, #2
 800b8e6:	d901      	bls.n	800b8ec <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800b8e8:	2303      	movs	r3, #3
 800b8ea:	e0ff      	b.n	800baec <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b8ec:	4b57      	ldr	r3, [pc, #348]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800b8ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b8f2:	f003 0302 	and.w	r3, r3, #2
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d1ef      	bne.n	800b8da <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	f000 80f3 	beq.w	800baea <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b908:	2b02      	cmp	r3, #2
 800b90a:	f040 80c9 	bne.w	800baa0 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800b90e:	4b4f      	ldr	r3, [pc, #316]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800b910:	68db      	ldr	r3, [r3, #12]
 800b912:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b914:	697b      	ldr	r3, [r7, #20]
 800b916:	f003 0203 	and.w	r2, r3, #3
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b91e:	429a      	cmp	r2, r3
 800b920:	d12c      	bne.n	800b97c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b922:	697b      	ldr	r3, [r7, #20]
 800b924:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b92c:	3b01      	subs	r3, #1
 800b92e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b930:	429a      	cmp	r2, r3
 800b932:	d123      	bne.n	800b97c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b934:	697b      	ldr	r3, [r7, #20]
 800b936:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b93e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b940:	429a      	cmp	r2, r3
 800b942:	d11b      	bne.n	800b97c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b944:	697b      	ldr	r3, [r7, #20]
 800b946:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b94e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b950:	429a      	cmp	r2, r3
 800b952:	d113      	bne.n	800b97c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b954:	697b      	ldr	r3, [r7, #20]
 800b956:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b95e:	085b      	lsrs	r3, r3, #1
 800b960:	3b01      	subs	r3, #1
 800b962:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b964:	429a      	cmp	r2, r3
 800b966:	d109      	bne.n	800b97c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b968:	697b      	ldr	r3, [r7, #20]
 800b96a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b972:	085b      	lsrs	r3, r3, #1
 800b974:	3b01      	subs	r3, #1
 800b976:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b978:	429a      	cmp	r2, r3
 800b97a:	d06b      	beq.n	800ba54 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b97c:	69bb      	ldr	r3, [r7, #24]
 800b97e:	2b0c      	cmp	r3, #12
 800b980:	d062      	beq.n	800ba48 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800b982:	4b32      	ldr	r3, [pc, #200]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d001      	beq.n	800b992 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800b98e:	2301      	movs	r3, #1
 800b990:	e0ac      	b.n	800baec <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800b992:	4b2e      	ldr	r3, [pc, #184]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	4a2d      	ldr	r2, [pc, #180]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800b998:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b99c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b99e:	f7fe ff8b 	bl	800a8b8 <HAL_GetTick>
 800b9a2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b9a4:	e008      	b.n	800b9b8 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b9a6:	f7fe ff87 	bl	800a8b8 <HAL_GetTick>
 800b9aa:	4602      	mov	r2, r0
 800b9ac:	693b      	ldr	r3, [r7, #16]
 800b9ae:	1ad3      	subs	r3, r2, r3
 800b9b0:	2b02      	cmp	r3, #2
 800b9b2:	d901      	bls.n	800b9b8 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800b9b4:	2303      	movs	r3, #3
 800b9b6:	e099      	b.n	800baec <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b9b8:	4b24      	ldr	r3, [pc, #144]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d1f0      	bne.n	800b9a6 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b9c4:	4b21      	ldr	r3, [pc, #132]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800b9c6:	68da      	ldr	r2, [r3, #12]
 800b9c8:	4b21      	ldr	r3, [pc, #132]	; (800ba50 <HAL_RCC_OscConfig+0x77c>)
 800b9ca:	4013      	ands	r3, r2
 800b9cc:	687a      	ldr	r2, [r7, #4]
 800b9ce:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800b9d0:	687a      	ldr	r2, [r7, #4]
 800b9d2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b9d4:	3a01      	subs	r2, #1
 800b9d6:	0112      	lsls	r2, r2, #4
 800b9d8:	4311      	orrs	r1, r2
 800b9da:	687a      	ldr	r2, [r7, #4]
 800b9dc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b9de:	0212      	lsls	r2, r2, #8
 800b9e0:	4311      	orrs	r1, r2
 800b9e2:	687a      	ldr	r2, [r7, #4]
 800b9e4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800b9e6:	0852      	lsrs	r2, r2, #1
 800b9e8:	3a01      	subs	r2, #1
 800b9ea:	0552      	lsls	r2, r2, #21
 800b9ec:	4311      	orrs	r1, r2
 800b9ee:	687a      	ldr	r2, [r7, #4]
 800b9f0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800b9f2:	0852      	lsrs	r2, r2, #1
 800b9f4:	3a01      	subs	r2, #1
 800b9f6:	0652      	lsls	r2, r2, #25
 800b9f8:	4311      	orrs	r1, r2
 800b9fa:	687a      	ldr	r2, [r7, #4]
 800b9fc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b9fe:	06d2      	lsls	r2, r2, #27
 800ba00:	430a      	orrs	r2, r1
 800ba02:	4912      	ldr	r1, [pc, #72]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800ba04:	4313      	orrs	r3, r2
 800ba06:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800ba08:	4b10      	ldr	r3, [pc, #64]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	4a0f      	ldr	r2, [pc, #60]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800ba0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ba12:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800ba14:	4b0d      	ldr	r3, [pc, #52]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800ba16:	68db      	ldr	r3, [r3, #12]
 800ba18:	4a0c      	ldr	r2, [pc, #48]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800ba1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ba1e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800ba20:	f7fe ff4a 	bl	800a8b8 <HAL_GetTick>
 800ba24:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ba26:	e008      	b.n	800ba3a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ba28:	f7fe ff46 	bl	800a8b8 <HAL_GetTick>
 800ba2c:	4602      	mov	r2, r0
 800ba2e:	693b      	ldr	r3, [r7, #16]
 800ba30:	1ad3      	subs	r3, r2, r3
 800ba32:	2b02      	cmp	r3, #2
 800ba34:	d901      	bls.n	800ba3a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800ba36:	2303      	movs	r3, #3
 800ba38:	e058      	b.n	800baec <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ba3a:	4b04      	ldr	r3, [pc, #16]	; (800ba4c <HAL_RCC_OscConfig+0x778>)
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d0f0      	beq.n	800ba28 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800ba46:	e050      	b.n	800baea <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800ba48:	2301      	movs	r3, #1
 800ba4a:	e04f      	b.n	800baec <HAL_RCC_OscConfig+0x818>
 800ba4c:	40021000 	.word	0x40021000
 800ba50:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ba54:	4b27      	ldr	r3, [pc, #156]	; (800baf4 <HAL_RCC_OscConfig+0x820>)
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d144      	bne.n	800baea <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800ba60:	4b24      	ldr	r3, [pc, #144]	; (800baf4 <HAL_RCC_OscConfig+0x820>)
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	4a23      	ldr	r2, [pc, #140]	; (800baf4 <HAL_RCC_OscConfig+0x820>)
 800ba66:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ba6a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800ba6c:	4b21      	ldr	r3, [pc, #132]	; (800baf4 <HAL_RCC_OscConfig+0x820>)
 800ba6e:	68db      	ldr	r3, [r3, #12]
 800ba70:	4a20      	ldr	r2, [pc, #128]	; (800baf4 <HAL_RCC_OscConfig+0x820>)
 800ba72:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ba76:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ba78:	f7fe ff1e 	bl	800a8b8 <HAL_GetTick>
 800ba7c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ba7e:	e008      	b.n	800ba92 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ba80:	f7fe ff1a 	bl	800a8b8 <HAL_GetTick>
 800ba84:	4602      	mov	r2, r0
 800ba86:	693b      	ldr	r3, [r7, #16]
 800ba88:	1ad3      	subs	r3, r2, r3
 800ba8a:	2b02      	cmp	r3, #2
 800ba8c:	d901      	bls.n	800ba92 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800ba8e:	2303      	movs	r3, #3
 800ba90:	e02c      	b.n	800baec <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ba92:	4b18      	ldr	r3, [pc, #96]	; (800baf4 <HAL_RCC_OscConfig+0x820>)
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d0f0      	beq.n	800ba80 <HAL_RCC_OscConfig+0x7ac>
 800ba9e:	e024      	b.n	800baea <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800baa0:	69bb      	ldr	r3, [r7, #24]
 800baa2:	2b0c      	cmp	r3, #12
 800baa4:	d01f      	beq.n	800bae6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800baa6:	4b13      	ldr	r3, [pc, #76]	; (800baf4 <HAL_RCC_OscConfig+0x820>)
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	4a12      	ldr	r2, [pc, #72]	; (800baf4 <HAL_RCC_OscConfig+0x820>)
 800baac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bab0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bab2:	f7fe ff01 	bl	800a8b8 <HAL_GetTick>
 800bab6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bab8:	e008      	b.n	800bacc <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800baba:	f7fe fefd 	bl	800a8b8 <HAL_GetTick>
 800babe:	4602      	mov	r2, r0
 800bac0:	693b      	ldr	r3, [r7, #16]
 800bac2:	1ad3      	subs	r3, r2, r3
 800bac4:	2b02      	cmp	r3, #2
 800bac6:	d901      	bls.n	800bacc <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800bac8:	2303      	movs	r3, #3
 800baca:	e00f      	b.n	800baec <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bacc:	4b09      	ldr	r3, [pc, #36]	; (800baf4 <HAL_RCC_OscConfig+0x820>)
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d1f0      	bne.n	800baba <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800bad8:	4b06      	ldr	r3, [pc, #24]	; (800baf4 <HAL_RCC_OscConfig+0x820>)
 800bada:	68da      	ldr	r2, [r3, #12]
 800badc:	4905      	ldr	r1, [pc, #20]	; (800baf4 <HAL_RCC_OscConfig+0x820>)
 800bade:	4b06      	ldr	r3, [pc, #24]	; (800baf8 <HAL_RCC_OscConfig+0x824>)
 800bae0:	4013      	ands	r3, r2
 800bae2:	60cb      	str	r3, [r1, #12]
 800bae4:	e001      	b.n	800baea <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800bae6:	2301      	movs	r3, #1
 800bae8:	e000      	b.n	800baec <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800baea:	2300      	movs	r3, #0
}
 800baec:	4618      	mov	r0, r3
 800baee:	3720      	adds	r7, #32
 800baf0:	46bd      	mov	sp, r7
 800baf2:	bd80      	pop	{r7, pc}
 800baf4:	40021000 	.word	0x40021000
 800baf8:	feeefffc 	.word	0xfeeefffc

0800bafc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bafc:	b580      	push	{r7, lr}
 800bafe:	b084      	sub	sp, #16
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	6078      	str	r0, [r7, #4]
 800bb04:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d101      	bne.n	800bb10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800bb0c:	2301      	movs	r3, #1
 800bb0e:	e0e7      	b.n	800bce0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800bb10:	4b75      	ldr	r3, [pc, #468]	; (800bce8 <HAL_RCC_ClockConfig+0x1ec>)
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	f003 0307 	and.w	r3, r3, #7
 800bb18:	683a      	ldr	r2, [r7, #0]
 800bb1a:	429a      	cmp	r2, r3
 800bb1c:	d910      	bls.n	800bb40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bb1e:	4b72      	ldr	r3, [pc, #456]	; (800bce8 <HAL_RCC_ClockConfig+0x1ec>)
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	f023 0207 	bic.w	r2, r3, #7
 800bb26:	4970      	ldr	r1, [pc, #448]	; (800bce8 <HAL_RCC_ClockConfig+0x1ec>)
 800bb28:	683b      	ldr	r3, [r7, #0]
 800bb2a:	4313      	orrs	r3, r2
 800bb2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800bb2e:	4b6e      	ldr	r3, [pc, #440]	; (800bce8 <HAL_RCC_ClockConfig+0x1ec>)
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	f003 0307 	and.w	r3, r3, #7
 800bb36:	683a      	ldr	r2, [r7, #0]
 800bb38:	429a      	cmp	r2, r3
 800bb3a:	d001      	beq.n	800bb40 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800bb3c:	2301      	movs	r3, #1
 800bb3e:	e0cf      	b.n	800bce0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	f003 0302 	and.w	r3, r3, #2
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d010      	beq.n	800bb6e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	689a      	ldr	r2, [r3, #8]
 800bb50:	4b66      	ldr	r3, [pc, #408]	; (800bcec <HAL_RCC_ClockConfig+0x1f0>)
 800bb52:	689b      	ldr	r3, [r3, #8]
 800bb54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bb58:	429a      	cmp	r2, r3
 800bb5a:	d908      	bls.n	800bb6e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bb5c:	4b63      	ldr	r3, [pc, #396]	; (800bcec <HAL_RCC_ClockConfig+0x1f0>)
 800bb5e:	689b      	ldr	r3, [r3, #8]
 800bb60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	689b      	ldr	r3, [r3, #8]
 800bb68:	4960      	ldr	r1, [pc, #384]	; (800bcec <HAL_RCC_ClockConfig+0x1f0>)
 800bb6a:	4313      	orrs	r3, r2
 800bb6c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	f003 0301 	and.w	r3, r3, #1
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d04c      	beq.n	800bc14 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	685b      	ldr	r3, [r3, #4]
 800bb7e:	2b03      	cmp	r3, #3
 800bb80:	d107      	bne.n	800bb92 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bb82:	4b5a      	ldr	r3, [pc, #360]	; (800bcec <HAL_RCC_ClockConfig+0x1f0>)
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d121      	bne.n	800bbd2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800bb8e:	2301      	movs	r3, #1
 800bb90:	e0a6      	b.n	800bce0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	685b      	ldr	r3, [r3, #4]
 800bb96:	2b02      	cmp	r3, #2
 800bb98:	d107      	bne.n	800bbaa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bb9a:	4b54      	ldr	r3, [pc, #336]	; (800bcec <HAL_RCC_ClockConfig+0x1f0>)
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d115      	bne.n	800bbd2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800bba6:	2301      	movs	r3, #1
 800bba8:	e09a      	b.n	800bce0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	685b      	ldr	r3, [r3, #4]
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d107      	bne.n	800bbc2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800bbb2:	4b4e      	ldr	r3, [pc, #312]	; (800bcec <HAL_RCC_ClockConfig+0x1f0>)
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	f003 0302 	and.w	r3, r3, #2
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d109      	bne.n	800bbd2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800bbbe:	2301      	movs	r3, #1
 800bbc0:	e08e      	b.n	800bce0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bbc2:	4b4a      	ldr	r3, [pc, #296]	; (800bcec <HAL_RCC_ClockConfig+0x1f0>)
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d101      	bne.n	800bbd2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800bbce:	2301      	movs	r3, #1
 800bbd0:	e086      	b.n	800bce0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bbd2:	4b46      	ldr	r3, [pc, #280]	; (800bcec <HAL_RCC_ClockConfig+0x1f0>)
 800bbd4:	689b      	ldr	r3, [r3, #8]
 800bbd6:	f023 0203 	bic.w	r2, r3, #3
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	685b      	ldr	r3, [r3, #4]
 800bbde:	4943      	ldr	r1, [pc, #268]	; (800bcec <HAL_RCC_ClockConfig+0x1f0>)
 800bbe0:	4313      	orrs	r3, r2
 800bbe2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bbe4:	f7fe fe68 	bl	800a8b8 <HAL_GetTick>
 800bbe8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bbea:	e00a      	b.n	800bc02 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bbec:	f7fe fe64 	bl	800a8b8 <HAL_GetTick>
 800bbf0:	4602      	mov	r2, r0
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	1ad3      	subs	r3, r2, r3
 800bbf6:	f241 3288 	movw	r2, #5000	; 0x1388
 800bbfa:	4293      	cmp	r3, r2
 800bbfc:	d901      	bls.n	800bc02 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800bbfe:	2303      	movs	r3, #3
 800bc00:	e06e      	b.n	800bce0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bc02:	4b3a      	ldr	r3, [pc, #232]	; (800bcec <HAL_RCC_ClockConfig+0x1f0>)
 800bc04:	689b      	ldr	r3, [r3, #8]
 800bc06:	f003 020c 	and.w	r2, r3, #12
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	685b      	ldr	r3, [r3, #4]
 800bc0e:	009b      	lsls	r3, r3, #2
 800bc10:	429a      	cmp	r2, r3
 800bc12:	d1eb      	bne.n	800bbec <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	f003 0302 	and.w	r3, r3, #2
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d010      	beq.n	800bc42 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	689a      	ldr	r2, [r3, #8]
 800bc24:	4b31      	ldr	r3, [pc, #196]	; (800bcec <HAL_RCC_ClockConfig+0x1f0>)
 800bc26:	689b      	ldr	r3, [r3, #8]
 800bc28:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bc2c:	429a      	cmp	r2, r3
 800bc2e:	d208      	bcs.n	800bc42 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bc30:	4b2e      	ldr	r3, [pc, #184]	; (800bcec <HAL_RCC_ClockConfig+0x1f0>)
 800bc32:	689b      	ldr	r3, [r3, #8]
 800bc34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	689b      	ldr	r3, [r3, #8]
 800bc3c:	492b      	ldr	r1, [pc, #172]	; (800bcec <HAL_RCC_ClockConfig+0x1f0>)
 800bc3e:	4313      	orrs	r3, r2
 800bc40:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800bc42:	4b29      	ldr	r3, [pc, #164]	; (800bce8 <HAL_RCC_ClockConfig+0x1ec>)
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	f003 0307 	and.w	r3, r3, #7
 800bc4a:	683a      	ldr	r2, [r7, #0]
 800bc4c:	429a      	cmp	r2, r3
 800bc4e:	d210      	bcs.n	800bc72 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bc50:	4b25      	ldr	r3, [pc, #148]	; (800bce8 <HAL_RCC_ClockConfig+0x1ec>)
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	f023 0207 	bic.w	r2, r3, #7
 800bc58:	4923      	ldr	r1, [pc, #140]	; (800bce8 <HAL_RCC_ClockConfig+0x1ec>)
 800bc5a:	683b      	ldr	r3, [r7, #0]
 800bc5c:	4313      	orrs	r3, r2
 800bc5e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800bc60:	4b21      	ldr	r3, [pc, #132]	; (800bce8 <HAL_RCC_ClockConfig+0x1ec>)
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	f003 0307 	and.w	r3, r3, #7
 800bc68:	683a      	ldr	r2, [r7, #0]
 800bc6a:	429a      	cmp	r2, r3
 800bc6c:	d001      	beq.n	800bc72 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800bc6e:	2301      	movs	r3, #1
 800bc70:	e036      	b.n	800bce0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	f003 0304 	and.w	r3, r3, #4
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d008      	beq.n	800bc90 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800bc7e:	4b1b      	ldr	r3, [pc, #108]	; (800bcec <HAL_RCC_ClockConfig+0x1f0>)
 800bc80:	689b      	ldr	r3, [r3, #8]
 800bc82:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	68db      	ldr	r3, [r3, #12]
 800bc8a:	4918      	ldr	r1, [pc, #96]	; (800bcec <HAL_RCC_ClockConfig+0x1f0>)
 800bc8c:	4313      	orrs	r3, r2
 800bc8e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	f003 0308 	and.w	r3, r3, #8
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d009      	beq.n	800bcb0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800bc9c:	4b13      	ldr	r3, [pc, #76]	; (800bcec <HAL_RCC_ClockConfig+0x1f0>)
 800bc9e:	689b      	ldr	r3, [r3, #8]
 800bca0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	691b      	ldr	r3, [r3, #16]
 800bca8:	00db      	lsls	r3, r3, #3
 800bcaa:	4910      	ldr	r1, [pc, #64]	; (800bcec <HAL_RCC_ClockConfig+0x1f0>)
 800bcac:	4313      	orrs	r3, r2
 800bcae:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800bcb0:	f000 f824 	bl	800bcfc <HAL_RCC_GetSysClockFreq>
 800bcb4:	4602      	mov	r2, r0
 800bcb6:	4b0d      	ldr	r3, [pc, #52]	; (800bcec <HAL_RCC_ClockConfig+0x1f0>)
 800bcb8:	689b      	ldr	r3, [r3, #8]
 800bcba:	091b      	lsrs	r3, r3, #4
 800bcbc:	f003 030f 	and.w	r3, r3, #15
 800bcc0:	490b      	ldr	r1, [pc, #44]	; (800bcf0 <HAL_RCC_ClockConfig+0x1f4>)
 800bcc2:	5ccb      	ldrb	r3, [r1, r3]
 800bcc4:	f003 031f 	and.w	r3, r3, #31
 800bcc8:	fa22 f303 	lsr.w	r3, r2, r3
 800bccc:	4a09      	ldr	r2, [pc, #36]	; (800bcf4 <HAL_RCC_ClockConfig+0x1f8>)
 800bcce:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800bcd0:	4b09      	ldr	r3, [pc, #36]	; (800bcf8 <HAL_RCC_ClockConfig+0x1fc>)
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	4618      	mov	r0, r3
 800bcd6:	f7fe fd9f 	bl	800a818 <HAL_InitTick>
 800bcda:	4603      	mov	r3, r0
 800bcdc:	72fb      	strb	r3, [r7, #11]

  return status;
 800bcde:	7afb      	ldrb	r3, [r7, #11]
}
 800bce0:	4618      	mov	r0, r3
 800bce2:	3710      	adds	r7, #16
 800bce4:	46bd      	mov	sp, r7
 800bce6:	bd80      	pop	{r7, pc}
 800bce8:	40022000 	.word	0x40022000
 800bcec:	40021000 	.word	0x40021000
 800bcf0:	08010d90 	.word	0x08010d90
 800bcf4:	20000000 	.word	0x20000000
 800bcf8:	20000084 	.word	0x20000084

0800bcfc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bcfc:	b480      	push	{r7}
 800bcfe:	b089      	sub	sp, #36	; 0x24
 800bd00:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800bd02:	2300      	movs	r3, #0
 800bd04:	61fb      	str	r3, [r7, #28]
 800bd06:	2300      	movs	r3, #0
 800bd08:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bd0a:	4b3e      	ldr	r3, [pc, #248]	; (800be04 <HAL_RCC_GetSysClockFreq+0x108>)
 800bd0c:	689b      	ldr	r3, [r3, #8]
 800bd0e:	f003 030c 	and.w	r3, r3, #12
 800bd12:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bd14:	4b3b      	ldr	r3, [pc, #236]	; (800be04 <HAL_RCC_GetSysClockFreq+0x108>)
 800bd16:	68db      	ldr	r3, [r3, #12]
 800bd18:	f003 0303 	and.w	r3, r3, #3
 800bd1c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800bd1e:	693b      	ldr	r3, [r7, #16]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d005      	beq.n	800bd30 <HAL_RCC_GetSysClockFreq+0x34>
 800bd24:	693b      	ldr	r3, [r7, #16]
 800bd26:	2b0c      	cmp	r3, #12
 800bd28:	d121      	bne.n	800bd6e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	2b01      	cmp	r3, #1
 800bd2e:	d11e      	bne.n	800bd6e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800bd30:	4b34      	ldr	r3, [pc, #208]	; (800be04 <HAL_RCC_GetSysClockFreq+0x108>)
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	f003 0308 	and.w	r3, r3, #8
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d107      	bne.n	800bd4c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800bd3c:	4b31      	ldr	r3, [pc, #196]	; (800be04 <HAL_RCC_GetSysClockFreq+0x108>)
 800bd3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bd42:	0a1b      	lsrs	r3, r3, #8
 800bd44:	f003 030f 	and.w	r3, r3, #15
 800bd48:	61fb      	str	r3, [r7, #28]
 800bd4a:	e005      	b.n	800bd58 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800bd4c:	4b2d      	ldr	r3, [pc, #180]	; (800be04 <HAL_RCC_GetSysClockFreq+0x108>)
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	091b      	lsrs	r3, r3, #4
 800bd52:	f003 030f 	and.w	r3, r3, #15
 800bd56:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800bd58:	4a2b      	ldr	r2, [pc, #172]	; (800be08 <HAL_RCC_GetSysClockFreq+0x10c>)
 800bd5a:	69fb      	ldr	r3, [r7, #28]
 800bd5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bd60:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800bd62:	693b      	ldr	r3, [r7, #16]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d10d      	bne.n	800bd84 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800bd68:	69fb      	ldr	r3, [r7, #28]
 800bd6a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800bd6c:	e00a      	b.n	800bd84 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800bd6e:	693b      	ldr	r3, [r7, #16]
 800bd70:	2b04      	cmp	r3, #4
 800bd72:	d102      	bne.n	800bd7a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800bd74:	4b25      	ldr	r3, [pc, #148]	; (800be0c <HAL_RCC_GetSysClockFreq+0x110>)
 800bd76:	61bb      	str	r3, [r7, #24]
 800bd78:	e004      	b.n	800bd84 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800bd7a:	693b      	ldr	r3, [r7, #16]
 800bd7c:	2b08      	cmp	r3, #8
 800bd7e:	d101      	bne.n	800bd84 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800bd80:	4b23      	ldr	r3, [pc, #140]	; (800be10 <HAL_RCC_GetSysClockFreq+0x114>)
 800bd82:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800bd84:	693b      	ldr	r3, [r7, #16]
 800bd86:	2b0c      	cmp	r3, #12
 800bd88:	d134      	bne.n	800bdf4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800bd8a:	4b1e      	ldr	r3, [pc, #120]	; (800be04 <HAL_RCC_GetSysClockFreq+0x108>)
 800bd8c:	68db      	ldr	r3, [r3, #12]
 800bd8e:	f003 0303 	and.w	r3, r3, #3
 800bd92:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800bd94:	68bb      	ldr	r3, [r7, #8]
 800bd96:	2b02      	cmp	r3, #2
 800bd98:	d003      	beq.n	800bda2 <HAL_RCC_GetSysClockFreq+0xa6>
 800bd9a:	68bb      	ldr	r3, [r7, #8]
 800bd9c:	2b03      	cmp	r3, #3
 800bd9e:	d003      	beq.n	800bda8 <HAL_RCC_GetSysClockFreq+0xac>
 800bda0:	e005      	b.n	800bdae <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800bda2:	4b1a      	ldr	r3, [pc, #104]	; (800be0c <HAL_RCC_GetSysClockFreq+0x110>)
 800bda4:	617b      	str	r3, [r7, #20]
      break;
 800bda6:	e005      	b.n	800bdb4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800bda8:	4b19      	ldr	r3, [pc, #100]	; (800be10 <HAL_RCC_GetSysClockFreq+0x114>)
 800bdaa:	617b      	str	r3, [r7, #20]
      break;
 800bdac:	e002      	b.n	800bdb4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800bdae:	69fb      	ldr	r3, [r7, #28]
 800bdb0:	617b      	str	r3, [r7, #20]
      break;
 800bdb2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800bdb4:	4b13      	ldr	r3, [pc, #76]	; (800be04 <HAL_RCC_GetSysClockFreq+0x108>)
 800bdb6:	68db      	ldr	r3, [r3, #12]
 800bdb8:	091b      	lsrs	r3, r3, #4
 800bdba:	f003 0307 	and.w	r3, r3, #7
 800bdbe:	3301      	adds	r3, #1
 800bdc0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800bdc2:	4b10      	ldr	r3, [pc, #64]	; (800be04 <HAL_RCC_GetSysClockFreq+0x108>)
 800bdc4:	68db      	ldr	r3, [r3, #12]
 800bdc6:	0a1b      	lsrs	r3, r3, #8
 800bdc8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bdcc:	697a      	ldr	r2, [r7, #20]
 800bdce:	fb03 f202 	mul.w	r2, r3, r2
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	fbb2 f3f3 	udiv	r3, r2, r3
 800bdd8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800bdda:	4b0a      	ldr	r3, [pc, #40]	; (800be04 <HAL_RCC_GetSysClockFreq+0x108>)
 800bddc:	68db      	ldr	r3, [r3, #12]
 800bdde:	0e5b      	lsrs	r3, r3, #25
 800bde0:	f003 0303 	and.w	r3, r3, #3
 800bde4:	3301      	adds	r3, #1
 800bde6:	005b      	lsls	r3, r3, #1
 800bde8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800bdea:	697a      	ldr	r2, [r7, #20]
 800bdec:	683b      	ldr	r3, [r7, #0]
 800bdee:	fbb2 f3f3 	udiv	r3, r2, r3
 800bdf2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800bdf4:	69bb      	ldr	r3, [r7, #24]
}
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	3724      	adds	r7, #36	; 0x24
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be00:	4770      	bx	lr
 800be02:	bf00      	nop
 800be04:	40021000 	.word	0x40021000
 800be08:	08010da8 	.word	0x08010da8
 800be0c:	00f42400 	.word	0x00f42400
 800be10:	007a1200 	.word	0x007a1200

0800be14 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800be14:	b480      	push	{r7}
 800be16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800be18:	4b03      	ldr	r3, [pc, #12]	; (800be28 <HAL_RCC_GetHCLKFreq+0x14>)
 800be1a:	681b      	ldr	r3, [r3, #0]
}
 800be1c:	4618      	mov	r0, r3
 800be1e:	46bd      	mov	sp, r7
 800be20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be24:	4770      	bx	lr
 800be26:	bf00      	nop
 800be28:	20000000 	.word	0x20000000

0800be2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800be2c:	b580      	push	{r7, lr}
 800be2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800be30:	f7ff fff0 	bl	800be14 <HAL_RCC_GetHCLKFreq>
 800be34:	4602      	mov	r2, r0
 800be36:	4b06      	ldr	r3, [pc, #24]	; (800be50 <HAL_RCC_GetPCLK1Freq+0x24>)
 800be38:	689b      	ldr	r3, [r3, #8]
 800be3a:	0a1b      	lsrs	r3, r3, #8
 800be3c:	f003 0307 	and.w	r3, r3, #7
 800be40:	4904      	ldr	r1, [pc, #16]	; (800be54 <HAL_RCC_GetPCLK1Freq+0x28>)
 800be42:	5ccb      	ldrb	r3, [r1, r3]
 800be44:	f003 031f 	and.w	r3, r3, #31
 800be48:	fa22 f303 	lsr.w	r3, r2, r3
}
 800be4c:	4618      	mov	r0, r3
 800be4e:	bd80      	pop	{r7, pc}
 800be50:	40021000 	.word	0x40021000
 800be54:	08010da0 	.word	0x08010da0

0800be58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800be58:	b580      	push	{r7, lr}
 800be5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800be5c:	f7ff ffda 	bl	800be14 <HAL_RCC_GetHCLKFreq>
 800be60:	4602      	mov	r2, r0
 800be62:	4b06      	ldr	r3, [pc, #24]	; (800be7c <HAL_RCC_GetPCLK2Freq+0x24>)
 800be64:	689b      	ldr	r3, [r3, #8]
 800be66:	0adb      	lsrs	r3, r3, #11
 800be68:	f003 0307 	and.w	r3, r3, #7
 800be6c:	4904      	ldr	r1, [pc, #16]	; (800be80 <HAL_RCC_GetPCLK2Freq+0x28>)
 800be6e:	5ccb      	ldrb	r3, [r1, r3]
 800be70:	f003 031f 	and.w	r3, r3, #31
 800be74:	fa22 f303 	lsr.w	r3, r2, r3
}
 800be78:	4618      	mov	r0, r3
 800be7a:	bd80      	pop	{r7, pc}
 800be7c:	40021000 	.word	0x40021000
 800be80:	08010da0 	.word	0x08010da0

0800be84 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800be84:	b580      	push	{r7, lr}
 800be86:	b086      	sub	sp, #24
 800be88:	af00      	add	r7, sp, #0
 800be8a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800be8c:	2300      	movs	r3, #0
 800be8e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800be90:	4b2a      	ldr	r3, [pc, #168]	; (800bf3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800be92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d003      	beq.n	800bea4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800be9c:	f7ff f9b6 	bl	800b20c <HAL_PWREx_GetVoltageRange>
 800bea0:	6178      	str	r0, [r7, #20]
 800bea2:	e014      	b.n	800bece <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800bea4:	4b25      	ldr	r3, [pc, #148]	; (800bf3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800bea6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bea8:	4a24      	ldr	r2, [pc, #144]	; (800bf3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800beaa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800beae:	6593      	str	r3, [r2, #88]	; 0x58
 800beb0:	4b22      	ldr	r3, [pc, #136]	; (800bf3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800beb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800beb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800beb8:	60fb      	str	r3, [r7, #12]
 800beba:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800bebc:	f7ff f9a6 	bl	800b20c <HAL_PWREx_GetVoltageRange>
 800bec0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800bec2:	4b1e      	ldr	r3, [pc, #120]	; (800bf3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800bec4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bec6:	4a1d      	ldr	r2, [pc, #116]	; (800bf3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800bec8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800becc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800bece:	697b      	ldr	r3, [r7, #20]
 800bed0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bed4:	d10b      	bne.n	800beee <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	2b80      	cmp	r3, #128	; 0x80
 800beda:	d919      	bls.n	800bf10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	2ba0      	cmp	r3, #160	; 0xa0
 800bee0:	d902      	bls.n	800bee8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800bee2:	2302      	movs	r3, #2
 800bee4:	613b      	str	r3, [r7, #16]
 800bee6:	e013      	b.n	800bf10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800bee8:	2301      	movs	r3, #1
 800beea:	613b      	str	r3, [r7, #16]
 800beec:	e010      	b.n	800bf10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	2b80      	cmp	r3, #128	; 0x80
 800bef2:	d902      	bls.n	800befa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800bef4:	2303      	movs	r3, #3
 800bef6:	613b      	str	r3, [r7, #16]
 800bef8:	e00a      	b.n	800bf10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	2b80      	cmp	r3, #128	; 0x80
 800befe:	d102      	bne.n	800bf06 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800bf00:	2302      	movs	r3, #2
 800bf02:	613b      	str	r3, [r7, #16]
 800bf04:	e004      	b.n	800bf10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	2b70      	cmp	r3, #112	; 0x70
 800bf0a:	d101      	bne.n	800bf10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800bf0c:	2301      	movs	r3, #1
 800bf0e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800bf10:	4b0b      	ldr	r3, [pc, #44]	; (800bf40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	f023 0207 	bic.w	r2, r3, #7
 800bf18:	4909      	ldr	r1, [pc, #36]	; (800bf40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800bf1a:	693b      	ldr	r3, [r7, #16]
 800bf1c:	4313      	orrs	r3, r2
 800bf1e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800bf20:	4b07      	ldr	r3, [pc, #28]	; (800bf40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	f003 0307 	and.w	r3, r3, #7
 800bf28:	693a      	ldr	r2, [r7, #16]
 800bf2a:	429a      	cmp	r2, r3
 800bf2c:	d001      	beq.n	800bf32 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800bf2e:	2301      	movs	r3, #1
 800bf30:	e000      	b.n	800bf34 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800bf32:	2300      	movs	r3, #0
}
 800bf34:	4618      	mov	r0, r3
 800bf36:	3718      	adds	r7, #24
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	bd80      	pop	{r7, pc}
 800bf3c:	40021000 	.word	0x40021000
 800bf40:	40022000 	.word	0x40022000

0800bf44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	b086      	sub	sp, #24
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800bf50:	2300      	movs	r3, #0
 800bf52:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d031      	beq.n	800bfc4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf64:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800bf68:	d01a      	beq.n	800bfa0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800bf6a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800bf6e:	d814      	bhi.n	800bf9a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d009      	beq.n	800bf88 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800bf74:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800bf78:	d10f      	bne.n	800bf9a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800bf7a:	4b5d      	ldr	r3, [pc, #372]	; (800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800bf7c:	68db      	ldr	r3, [r3, #12]
 800bf7e:	4a5c      	ldr	r2, [pc, #368]	; (800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800bf80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bf84:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800bf86:	e00c      	b.n	800bfa2 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	3304      	adds	r3, #4
 800bf8c:	2100      	movs	r1, #0
 800bf8e:	4618      	mov	r0, r3
 800bf90:	f000 fa22 	bl	800c3d8 <RCCEx_PLLSAI1_Config>
 800bf94:	4603      	mov	r3, r0
 800bf96:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800bf98:	e003      	b.n	800bfa2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bf9a:	2301      	movs	r3, #1
 800bf9c:	74fb      	strb	r3, [r7, #19]
      break;
 800bf9e:	e000      	b.n	800bfa2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800bfa0:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bfa2:	7cfb      	ldrb	r3, [r7, #19]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d10b      	bne.n	800bfc0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800bfa8:	4b51      	ldr	r3, [pc, #324]	; (800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800bfaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bfae:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bfb6:	494e      	ldr	r1, [pc, #312]	; (800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800bfb8:	4313      	orrs	r3, r2
 800bfba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800bfbe:	e001      	b.n	800bfc4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bfc0:	7cfb      	ldrb	r3, [r7, #19]
 800bfc2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	f000 809e 	beq.w	800c10e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bfd2:	2300      	movs	r3, #0
 800bfd4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800bfd6:	4b46      	ldr	r3, [pc, #280]	; (800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800bfd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bfda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d101      	bne.n	800bfe6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800bfe2:	2301      	movs	r3, #1
 800bfe4:	e000      	b.n	800bfe8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800bfe6:	2300      	movs	r3, #0
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d00d      	beq.n	800c008 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bfec:	4b40      	ldr	r3, [pc, #256]	; (800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800bfee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bff0:	4a3f      	ldr	r2, [pc, #252]	; (800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800bff2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bff6:	6593      	str	r3, [r2, #88]	; 0x58
 800bff8:	4b3d      	ldr	r3, [pc, #244]	; (800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800bffa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bffc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c000:	60bb      	str	r3, [r7, #8]
 800c002:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c004:	2301      	movs	r3, #1
 800c006:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c008:	4b3a      	ldr	r3, [pc, #232]	; (800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	4a39      	ldr	r2, [pc, #228]	; (800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800c00e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c012:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c014:	f7fe fc50 	bl	800a8b8 <HAL_GetTick>
 800c018:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800c01a:	e009      	b.n	800c030 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c01c:	f7fe fc4c 	bl	800a8b8 <HAL_GetTick>
 800c020:	4602      	mov	r2, r0
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	1ad3      	subs	r3, r2, r3
 800c026:	2b02      	cmp	r3, #2
 800c028:	d902      	bls.n	800c030 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800c02a:	2303      	movs	r3, #3
 800c02c:	74fb      	strb	r3, [r7, #19]
        break;
 800c02e:	e005      	b.n	800c03c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800c030:	4b30      	ldr	r3, [pc, #192]	; (800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d0ef      	beq.n	800c01c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800c03c:	7cfb      	ldrb	r3, [r7, #19]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d15a      	bne.n	800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c042:	4b2b      	ldr	r3, [pc, #172]	; (800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c044:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c048:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c04c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c04e:	697b      	ldr	r3, [r7, #20]
 800c050:	2b00      	cmp	r3, #0
 800c052:	d01e      	beq.n	800c092 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c058:	697a      	ldr	r2, [r7, #20]
 800c05a:	429a      	cmp	r2, r3
 800c05c:	d019      	beq.n	800c092 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c05e:	4b24      	ldr	r3, [pc, #144]	; (800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c060:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c064:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c068:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c06a:	4b21      	ldr	r3, [pc, #132]	; (800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c06c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c070:	4a1f      	ldr	r2, [pc, #124]	; (800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c072:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c076:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c07a:	4b1d      	ldr	r3, [pc, #116]	; (800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c07c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c080:	4a1b      	ldr	r2, [pc, #108]	; (800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c082:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c086:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c08a:	4a19      	ldr	r2, [pc, #100]	; (800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c08c:	697b      	ldr	r3, [r7, #20]
 800c08e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c092:	697b      	ldr	r3, [r7, #20]
 800c094:	f003 0301 	and.w	r3, r3, #1
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d016      	beq.n	800c0ca <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c09c:	f7fe fc0c 	bl	800a8b8 <HAL_GetTick>
 800c0a0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c0a2:	e00b      	b.n	800c0bc <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c0a4:	f7fe fc08 	bl	800a8b8 <HAL_GetTick>
 800c0a8:	4602      	mov	r2, r0
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	1ad3      	subs	r3, r2, r3
 800c0ae:	f241 3288 	movw	r2, #5000	; 0x1388
 800c0b2:	4293      	cmp	r3, r2
 800c0b4:	d902      	bls.n	800c0bc <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800c0b6:	2303      	movs	r3, #3
 800c0b8:	74fb      	strb	r3, [r7, #19]
            break;
 800c0ba:	e006      	b.n	800c0ca <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c0bc:	4b0c      	ldr	r3, [pc, #48]	; (800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c0be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c0c2:	f003 0302 	and.w	r3, r3, #2
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d0ec      	beq.n	800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800c0ca:	7cfb      	ldrb	r3, [r7, #19]
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d10b      	bne.n	800c0e8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c0d0:	4b07      	ldr	r3, [pc, #28]	; (800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c0d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c0d6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c0de:	4904      	ldr	r1, [pc, #16]	; (800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c0e0:	4313      	orrs	r3, r2
 800c0e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800c0e6:	e009      	b.n	800c0fc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c0e8:	7cfb      	ldrb	r3, [r7, #19]
 800c0ea:	74bb      	strb	r3, [r7, #18]
 800c0ec:	e006      	b.n	800c0fc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800c0ee:	bf00      	nop
 800c0f0:	40021000 	.word	0x40021000
 800c0f4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c0f8:	7cfb      	ldrb	r3, [r7, #19]
 800c0fa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c0fc:	7c7b      	ldrb	r3, [r7, #17]
 800c0fe:	2b01      	cmp	r3, #1
 800c100:	d105      	bne.n	800c10e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c102:	4b8d      	ldr	r3, [pc, #564]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c106:	4a8c      	ldr	r2, [pc, #560]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c108:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c10c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	f003 0301 	and.w	r3, r3, #1
 800c116:	2b00      	cmp	r3, #0
 800c118:	d00a      	beq.n	800c130 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c11a:	4b87      	ldr	r3, [pc, #540]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c11c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c120:	f023 0203 	bic.w	r2, r3, #3
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	6a1b      	ldr	r3, [r3, #32]
 800c128:	4983      	ldr	r1, [pc, #524]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c12a:	4313      	orrs	r3, r2
 800c12c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	f003 0302 	and.w	r3, r3, #2
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d00a      	beq.n	800c152 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c13c:	4b7e      	ldr	r3, [pc, #504]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c13e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c142:	f023 020c 	bic.w	r2, r3, #12
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c14a:	497b      	ldr	r1, [pc, #492]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c14c:	4313      	orrs	r3, r2
 800c14e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	f003 0304 	and.w	r3, r3, #4
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d00a      	beq.n	800c174 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c15e:	4b76      	ldr	r3, [pc, #472]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c160:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c164:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c16c:	4972      	ldr	r1, [pc, #456]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c16e:	4313      	orrs	r3, r2
 800c170:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	f003 0320 	and.w	r3, r3, #32
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d00a      	beq.n	800c196 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c180:	4b6d      	ldr	r3, [pc, #436]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c182:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c186:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c18e:	496a      	ldr	r1, [pc, #424]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c190:	4313      	orrs	r3, r2
 800c192:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d00a      	beq.n	800c1b8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c1a2:	4b65      	ldr	r3, [pc, #404]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c1a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c1a8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c1b0:	4961      	ldr	r1, [pc, #388]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c1b2:	4313      	orrs	r3, r2
 800c1b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d00a      	beq.n	800c1da <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c1c4:	4b5c      	ldr	r3, [pc, #368]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c1c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c1ca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1d2:	4959      	ldr	r1, [pc, #356]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c1d4:	4313      	orrs	r3, r2
 800c1d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d00a      	beq.n	800c1fc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c1e6:	4b54      	ldr	r3, [pc, #336]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c1e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c1ec:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1f4:	4950      	ldr	r1, [pc, #320]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c1f6:	4313      	orrs	r3, r2
 800c1f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c204:	2b00      	cmp	r3, #0
 800c206:	d00a      	beq.n	800c21e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c208:	4b4b      	ldr	r3, [pc, #300]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c20a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c20e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c216:	4948      	ldr	r1, [pc, #288]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c218:	4313      	orrs	r3, r2
 800c21a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c226:	2b00      	cmp	r3, #0
 800c228:	d00a      	beq.n	800c240 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c22a:	4b43      	ldr	r3, [pc, #268]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c22c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c230:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c238:	493f      	ldr	r1, [pc, #252]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c23a:	4313      	orrs	r3, r2
 800c23c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d028      	beq.n	800c29e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c24c:	4b3a      	ldr	r3, [pc, #232]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c24e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c252:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c25a:	4937      	ldr	r1, [pc, #220]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c25c:	4313      	orrs	r3, r2
 800c25e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c266:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c26a:	d106      	bne.n	800c27a <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c26c:	4b32      	ldr	r3, [pc, #200]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c26e:	68db      	ldr	r3, [r3, #12]
 800c270:	4a31      	ldr	r2, [pc, #196]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c272:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c276:	60d3      	str	r3, [r2, #12]
 800c278:	e011      	b.n	800c29e <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c27e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c282:	d10c      	bne.n	800c29e <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	3304      	adds	r3, #4
 800c288:	2101      	movs	r1, #1
 800c28a:	4618      	mov	r0, r3
 800c28c:	f000 f8a4 	bl	800c3d8 <RCCEx_PLLSAI1_Config>
 800c290:	4603      	mov	r3, r0
 800c292:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800c294:	7cfb      	ldrb	r3, [r7, #19]
 800c296:	2b00      	cmp	r3, #0
 800c298:	d001      	beq.n	800c29e <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 800c29a:	7cfb      	ldrb	r3, [r7, #19]
 800c29c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d028      	beq.n	800c2fc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800c2aa:	4b23      	ldr	r3, [pc, #140]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c2ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c2b0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c2b8:	491f      	ldr	r1, [pc, #124]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c2ba:	4313      	orrs	r3, r2
 800c2bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c2c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c2c8:	d106      	bne.n	800c2d8 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c2ca:	4b1b      	ldr	r3, [pc, #108]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c2cc:	68db      	ldr	r3, [r3, #12]
 800c2ce:	4a1a      	ldr	r2, [pc, #104]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c2d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c2d4:	60d3      	str	r3, [r2, #12]
 800c2d6:	e011      	b.n	800c2fc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c2dc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c2e0:	d10c      	bne.n	800c2fc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	3304      	adds	r3, #4
 800c2e6:	2101      	movs	r1, #1
 800c2e8:	4618      	mov	r0, r3
 800c2ea:	f000 f875 	bl	800c3d8 <RCCEx_PLLSAI1_Config>
 800c2ee:	4603      	mov	r3, r0
 800c2f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c2f2:	7cfb      	ldrb	r3, [r7, #19]
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d001      	beq.n	800c2fc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 800c2f8:	7cfb      	ldrb	r3, [r7, #19]
 800c2fa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c304:	2b00      	cmp	r3, #0
 800c306:	d02b      	beq.n	800c360 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c308:	4b0b      	ldr	r3, [pc, #44]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c30a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c30e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c316:	4908      	ldr	r1, [pc, #32]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c318:	4313      	orrs	r3, r2
 800c31a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c322:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c326:	d109      	bne.n	800c33c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c328:	4b03      	ldr	r3, [pc, #12]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c32a:	68db      	ldr	r3, [r3, #12]
 800c32c:	4a02      	ldr	r2, [pc, #8]	; (800c338 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c32e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c332:	60d3      	str	r3, [r2, #12]
 800c334:	e014      	b.n	800c360 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800c336:	bf00      	nop
 800c338:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c340:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c344:	d10c      	bne.n	800c360 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	3304      	adds	r3, #4
 800c34a:	2101      	movs	r1, #1
 800c34c:	4618      	mov	r0, r3
 800c34e:	f000 f843 	bl	800c3d8 <RCCEx_PLLSAI1_Config>
 800c352:	4603      	mov	r3, r0
 800c354:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c356:	7cfb      	ldrb	r3, [r7, #19]
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d001      	beq.n	800c360 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 800c35c:	7cfb      	ldrb	r3, [r7, #19]
 800c35e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d01c      	beq.n	800c3a6 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c36c:	4b19      	ldr	r3, [pc, #100]	; (800c3d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800c36e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c372:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c37a:	4916      	ldr	r1, [pc, #88]	; (800c3d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800c37c:	4313      	orrs	r3, r2
 800c37e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c386:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c38a:	d10c      	bne.n	800c3a6 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	3304      	adds	r3, #4
 800c390:	2102      	movs	r1, #2
 800c392:	4618      	mov	r0, r3
 800c394:	f000 f820 	bl	800c3d8 <RCCEx_PLLSAI1_Config>
 800c398:	4603      	mov	r3, r0
 800c39a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c39c:	7cfb      	ldrb	r3, [r7, #19]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d001      	beq.n	800c3a6 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800c3a2:	7cfb      	ldrb	r3, [r7, #19]
 800c3a4:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d00a      	beq.n	800c3c8 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c3b2:	4b08      	ldr	r3, [pc, #32]	; (800c3d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800c3b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c3b8:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3c0:	4904      	ldr	r1, [pc, #16]	; (800c3d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800c3c2:	4313      	orrs	r3, r2
 800c3c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800c3c8:	7cbb      	ldrb	r3, [r7, #18]
}
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	3718      	adds	r7, #24
 800c3ce:	46bd      	mov	sp, r7
 800c3d0:	bd80      	pop	{r7, pc}
 800c3d2:	bf00      	nop
 800c3d4:	40021000 	.word	0x40021000

0800c3d8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800c3d8:	b580      	push	{r7, lr}
 800c3da:	b084      	sub	sp, #16
 800c3dc:	af00      	add	r7, sp, #0
 800c3de:	6078      	str	r0, [r7, #4]
 800c3e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800c3e6:	4b74      	ldr	r3, [pc, #464]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c3e8:	68db      	ldr	r3, [r3, #12]
 800c3ea:	f003 0303 	and.w	r3, r3, #3
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d018      	beq.n	800c424 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800c3f2:	4b71      	ldr	r3, [pc, #452]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c3f4:	68db      	ldr	r3, [r3, #12]
 800c3f6:	f003 0203 	and.w	r2, r3, #3
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	429a      	cmp	r2, r3
 800c400:	d10d      	bne.n	800c41e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	681b      	ldr	r3, [r3, #0]
       ||
 800c406:	2b00      	cmp	r3, #0
 800c408:	d009      	beq.n	800c41e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800c40a:	4b6b      	ldr	r3, [pc, #428]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c40c:	68db      	ldr	r3, [r3, #12]
 800c40e:	091b      	lsrs	r3, r3, #4
 800c410:	f003 0307 	and.w	r3, r3, #7
 800c414:	1c5a      	adds	r2, r3, #1
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	685b      	ldr	r3, [r3, #4]
       ||
 800c41a:	429a      	cmp	r2, r3
 800c41c:	d047      	beq.n	800c4ae <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800c41e:	2301      	movs	r3, #1
 800c420:	73fb      	strb	r3, [r7, #15]
 800c422:	e044      	b.n	800c4ae <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	2b03      	cmp	r3, #3
 800c42a:	d018      	beq.n	800c45e <RCCEx_PLLSAI1_Config+0x86>
 800c42c:	2b03      	cmp	r3, #3
 800c42e:	d825      	bhi.n	800c47c <RCCEx_PLLSAI1_Config+0xa4>
 800c430:	2b01      	cmp	r3, #1
 800c432:	d002      	beq.n	800c43a <RCCEx_PLLSAI1_Config+0x62>
 800c434:	2b02      	cmp	r3, #2
 800c436:	d009      	beq.n	800c44c <RCCEx_PLLSAI1_Config+0x74>
 800c438:	e020      	b.n	800c47c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800c43a:	4b5f      	ldr	r3, [pc, #380]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	f003 0302 	and.w	r3, r3, #2
 800c442:	2b00      	cmp	r3, #0
 800c444:	d11d      	bne.n	800c482 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800c446:	2301      	movs	r3, #1
 800c448:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c44a:	e01a      	b.n	800c482 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800c44c:	4b5a      	ldr	r3, [pc, #360]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c454:	2b00      	cmp	r3, #0
 800c456:	d116      	bne.n	800c486 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800c458:	2301      	movs	r3, #1
 800c45a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c45c:	e013      	b.n	800c486 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800c45e:	4b56      	ldr	r3, [pc, #344]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c466:	2b00      	cmp	r3, #0
 800c468:	d10f      	bne.n	800c48a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800c46a:	4b53      	ldr	r3, [pc, #332]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c472:	2b00      	cmp	r3, #0
 800c474:	d109      	bne.n	800c48a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800c476:	2301      	movs	r3, #1
 800c478:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c47a:	e006      	b.n	800c48a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800c47c:	2301      	movs	r3, #1
 800c47e:	73fb      	strb	r3, [r7, #15]
      break;
 800c480:	e004      	b.n	800c48c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c482:	bf00      	nop
 800c484:	e002      	b.n	800c48c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c486:	bf00      	nop
 800c488:	e000      	b.n	800c48c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c48a:	bf00      	nop
    }

    if(status == HAL_OK)
 800c48c:	7bfb      	ldrb	r3, [r7, #15]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d10d      	bne.n	800c4ae <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800c492:	4b49      	ldr	r3, [pc, #292]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c494:	68db      	ldr	r3, [r3, #12]
 800c496:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	6819      	ldr	r1, [r3, #0]
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	685b      	ldr	r3, [r3, #4]
 800c4a2:	3b01      	subs	r3, #1
 800c4a4:	011b      	lsls	r3, r3, #4
 800c4a6:	430b      	orrs	r3, r1
 800c4a8:	4943      	ldr	r1, [pc, #268]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c4aa:	4313      	orrs	r3, r2
 800c4ac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800c4ae:	7bfb      	ldrb	r3, [r7, #15]
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d17c      	bne.n	800c5ae <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800c4b4:	4b40      	ldr	r3, [pc, #256]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	4a3f      	ldr	r2, [pc, #252]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c4ba:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800c4be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c4c0:	f7fe f9fa 	bl	800a8b8 <HAL_GetTick>
 800c4c4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800c4c6:	e009      	b.n	800c4dc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c4c8:	f7fe f9f6 	bl	800a8b8 <HAL_GetTick>
 800c4cc:	4602      	mov	r2, r0
 800c4ce:	68bb      	ldr	r3, [r7, #8]
 800c4d0:	1ad3      	subs	r3, r2, r3
 800c4d2:	2b02      	cmp	r3, #2
 800c4d4:	d902      	bls.n	800c4dc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800c4d6:	2303      	movs	r3, #3
 800c4d8:	73fb      	strb	r3, [r7, #15]
        break;
 800c4da:	e005      	b.n	800c4e8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800c4dc:	4b36      	ldr	r3, [pc, #216]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d1ef      	bne.n	800c4c8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800c4e8:	7bfb      	ldrb	r3, [r7, #15]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d15f      	bne.n	800c5ae <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800c4ee:	683b      	ldr	r3, [r7, #0]
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d110      	bne.n	800c516 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c4f4:	4b30      	ldr	r3, [pc, #192]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c4f6:	691b      	ldr	r3, [r3, #16]
 800c4f8:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800c4fc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800c500:	687a      	ldr	r2, [r7, #4]
 800c502:	6892      	ldr	r2, [r2, #8]
 800c504:	0211      	lsls	r1, r2, #8
 800c506:	687a      	ldr	r2, [r7, #4]
 800c508:	68d2      	ldr	r2, [r2, #12]
 800c50a:	06d2      	lsls	r2, r2, #27
 800c50c:	430a      	orrs	r2, r1
 800c50e:	492a      	ldr	r1, [pc, #168]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c510:	4313      	orrs	r3, r2
 800c512:	610b      	str	r3, [r1, #16]
 800c514:	e027      	b.n	800c566 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800c516:	683b      	ldr	r3, [r7, #0]
 800c518:	2b01      	cmp	r3, #1
 800c51a:	d112      	bne.n	800c542 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c51c:	4b26      	ldr	r3, [pc, #152]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c51e:	691b      	ldr	r3, [r3, #16]
 800c520:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800c524:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800c528:	687a      	ldr	r2, [r7, #4]
 800c52a:	6892      	ldr	r2, [r2, #8]
 800c52c:	0211      	lsls	r1, r2, #8
 800c52e:	687a      	ldr	r2, [r7, #4]
 800c530:	6912      	ldr	r2, [r2, #16]
 800c532:	0852      	lsrs	r2, r2, #1
 800c534:	3a01      	subs	r2, #1
 800c536:	0552      	lsls	r2, r2, #21
 800c538:	430a      	orrs	r2, r1
 800c53a:	491f      	ldr	r1, [pc, #124]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c53c:	4313      	orrs	r3, r2
 800c53e:	610b      	str	r3, [r1, #16]
 800c540:	e011      	b.n	800c566 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c542:	4b1d      	ldr	r3, [pc, #116]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c544:	691b      	ldr	r3, [r3, #16]
 800c546:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800c54a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800c54e:	687a      	ldr	r2, [r7, #4]
 800c550:	6892      	ldr	r2, [r2, #8]
 800c552:	0211      	lsls	r1, r2, #8
 800c554:	687a      	ldr	r2, [r7, #4]
 800c556:	6952      	ldr	r2, [r2, #20]
 800c558:	0852      	lsrs	r2, r2, #1
 800c55a:	3a01      	subs	r2, #1
 800c55c:	0652      	lsls	r2, r2, #25
 800c55e:	430a      	orrs	r2, r1
 800c560:	4915      	ldr	r1, [pc, #84]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c562:	4313      	orrs	r3, r2
 800c564:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800c566:	4b14      	ldr	r3, [pc, #80]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	4a13      	ldr	r2, [pc, #76]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c56c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c570:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c572:	f7fe f9a1 	bl	800a8b8 <HAL_GetTick>
 800c576:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800c578:	e009      	b.n	800c58e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c57a:	f7fe f99d 	bl	800a8b8 <HAL_GetTick>
 800c57e:	4602      	mov	r2, r0
 800c580:	68bb      	ldr	r3, [r7, #8]
 800c582:	1ad3      	subs	r3, r2, r3
 800c584:	2b02      	cmp	r3, #2
 800c586:	d902      	bls.n	800c58e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800c588:	2303      	movs	r3, #3
 800c58a:	73fb      	strb	r3, [r7, #15]
          break;
 800c58c:	e005      	b.n	800c59a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800c58e:	4b0a      	ldr	r3, [pc, #40]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c596:	2b00      	cmp	r3, #0
 800c598:	d0ef      	beq.n	800c57a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800c59a:	7bfb      	ldrb	r3, [r7, #15]
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d106      	bne.n	800c5ae <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800c5a0:	4b05      	ldr	r3, [pc, #20]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c5a2:	691a      	ldr	r2, [r3, #16]
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	699b      	ldr	r3, [r3, #24]
 800c5a8:	4903      	ldr	r1, [pc, #12]	; (800c5b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c5aa:	4313      	orrs	r3, r2
 800c5ac:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800c5ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5b0:	4618      	mov	r0, r3
 800c5b2:	3710      	adds	r7, #16
 800c5b4:	46bd      	mov	sp, r7
 800c5b6:	bd80      	pop	{r7, pc}
 800c5b8:	40021000 	.word	0x40021000

0800c5bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c5bc:	b580      	push	{r7, lr}
 800c5be:	b084      	sub	sp, #16
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d101      	bne.n	800c5ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c5ca:	2301      	movs	r3, #1
 800c5cc:	e095      	b.n	800c6fa <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d108      	bne.n	800c5e8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	685b      	ldr	r3, [r3, #4]
 800c5da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c5de:	d009      	beq.n	800c5f4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	2200      	movs	r2, #0
 800c5e4:	61da      	str	r2, [r3, #28]
 800c5e6:	e005      	b.n	800c5f4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	2200      	movs	r2, #0
 800c5ec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	2200      	movs	r2, #0
 800c5f2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	2200      	movs	r2, #0
 800c5f8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c600:	b2db      	uxtb	r3, r3
 800c602:	2b00      	cmp	r3, #0
 800c604:	d106      	bne.n	800c614 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	2200      	movs	r2, #0
 800c60a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c60e:	6878      	ldr	r0, [r7, #4]
 800c610:	f7f5 fe12 	bl	8002238 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	2202      	movs	r2, #2
 800c618:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	681a      	ldr	r2, [r3, #0]
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c62a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	68db      	ldr	r3, [r3, #12]
 800c630:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c634:	d902      	bls.n	800c63c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800c636:	2300      	movs	r3, #0
 800c638:	60fb      	str	r3, [r7, #12]
 800c63a:	e002      	b.n	800c642 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c63c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c640:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	68db      	ldr	r3, [r3, #12]
 800c646:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800c64a:	d007      	beq.n	800c65c <HAL_SPI_Init+0xa0>
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	68db      	ldr	r3, [r3, #12]
 800c650:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c654:	d002      	beq.n	800c65c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	2200      	movs	r2, #0
 800c65a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	685b      	ldr	r3, [r3, #4]
 800c660:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	689b      	ldr	r3, [r3, #8]
 800c668:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800c66c:	431a      	orrs	r2, r3
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	691b      	ldr	r3, [r3, #16]
 800c672:	f003 0302 	and.w	r3, r3, #2
 800c676:	431a      	orrs	r2, r3
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	695b      	ldr	r3, [r3, #20]
 800c67c:	f003 0301 	and.w	r3, r3, #1
 800c680:	431a      	orrs	r2, r3
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	699b      	ldr	r3, [r3, #24]
 800c686:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c68a:	431a      	orrs	r2, r3
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	69db      	ldr	r3, [r3, #28]
 800c690:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c694:	431a      	orrs	r2, r3
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	6a1b      	ldr	r3, [r3, #32]
 800c69a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c69e:	ea42 0103 	orr.w	r1, r2, r3
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c6a6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	430a      	orrs	r2, r1
 800c6b0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	699b      	ldr	r3, [r3, #24]
 800c6b6:	0c1b      	lsrs	r3, r3, #16
 800c6b8:	f003 0204 	and.w	r2, r3, #4
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6c0:	f003 0310 	and.w	r3, r3, #16
 800c6c4:	431a      	orrs	r2, r3
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c6ca:	f003 0308 	and.w	r3, r3, #8
 800c6ce:	431a      	orrs	r2, r3
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	68db      	ldr	r3, [r3, #12]
 800c6d4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800c6d8:	ea42 0103 	orr.w	r1, r2, r3
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	430a      	orrs	r2, r1
 800c6e8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	2200      	movs	r2, #0
 800c6ee:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	2201      	movs	r2, #1
 800c6f4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800c6f8:	2300      	movs	r3, #0
}
 800c6fa:	4618      	mov	r0, r3
 800c6fc:	3710      	adds	r7, #16
 800c6fe:	46bd      	mov	sp, r7
 800c700:	bd80      	pop	{r7, pc}

0800c702 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c702:	b580      	push	{r7, lr}
 800c704:	b088      	sub	sp, #32
 800c706:	af00      	add	r7, sp, #0
 800c708:	60f8      	str	r0, [r7, #12]
 800c70a:	60b9      	str	r1, [r7, #8]
 800c70c:	603b      	str	r3, [r7, #0]
 800c70e:	4613      	mov	r3, r2
 800c710:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c712:	2300      	movs	r3, #0
 800c714:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c71c:	2b01      	cmp	r3, #1
 800c71e:	d101      	bne.n	800c724 <HAL_SPI_Transmit+0x22>
 800c720:	2302      	movs	r3, #2
 800c722:	e158      	b.n	800c9d6 <HAL_SPI_Transmit+0x2d4>
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	2201      	movs	r2, #1
 800c728:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c72c:	f7fe f8c4 	bl	800a8b8 <HAL_GetTick>
 800c730:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800c732:	88fb      	ldrh	r3, [r7, #6]
 800c734:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c73c:	b2db      	uxtb	r3, r3
 800c73e:	2b01      	cmp	r3, #1
 800c740:	d002      	beq.n	800c748 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800c742:	2302      	movs	r3, #2
 800c744:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c746:	e13d      	b.n	800c9c4 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800c748:	68bb      	ldr	r3, [r7, #8]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d002      	beq.n	800c754 <HAL_SPI_Transmit+0x52>
 800c74e:	88fb      	ldrh	r3, [r7, #6]
 800c750:	2b00      	cmp	r3, #0
 800c752:	d102      	bne.n	800c75a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800c754:	2301      	movs	r3, #1
 800c756:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c758:	e134      	b.n	800c9c4 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	2203      	movs	r2, #3
 800c75e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	2200      	movs	r2, #0
 800c766:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	68ba      	ldr	r2, [r7, #8]
 800c76c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	88fa      	ldrh	r2, [r7, #6]
 800c772:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	88fa      	ldrh	r2, [r7, #6]
 800c778:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	2200      	movs	r2, #0
 800c77e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	2200      	movs	r2, #0
 800c784:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	2200      	movs	r2, #0
 800c78c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	2200      	movs	r2, #0
 800c794:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	2200      	movs	r2, #0
 800c79a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	689b      	ldr	r3, [r3, #8]
 800c7a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c7a4:	d10f      	bne.n	800c7c6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	681a      	ldr	r2, [r3, #0]
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c7b4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	681a      	ldr	r2, [r3, #0]
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c7c4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c7d0:	2b40      	cmp	r3, #64	; 0x40
 800c7d2:	d007      	beq.n	800c7e4 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	681a      	ldr	r2, [r3, #0]
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c7e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	68db      	ldr	r3, [r3, #12]
 800c7e8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c7ec:	d94b      	bls.n	800c886 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	685b      	ldr	r3, [r3, #4]
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d002      	beq.n	800c7fc <HAL_SPI_Transmit+0xfa>
 800c7f6:	8afb      	ldrh	r3, [r7, #22]
 800c7f8:	2b01      	cmp	r3, #1
 800c7fa:	d13e      	bne.n	800c87a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c800:	881a      	ldrh	r2, [r3, #0]
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c80c:	1c9a      	adds	r2, r3, #2
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c816:	b29b      	uxth	r3, r3
 800c818:	3b01      	subs	r3, #1
 800c81a:	b29a      	uxth	r2, r3
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800c820:	e02b      	b.n	800c87a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	689b      	ldr	r3, [r3, #8]
 800c828:	f003 0302 	and.w	r3, r3, #2
 800c82c:	2b02      	cmp	r3, #2
 800c82e:	d112      	bne.n	800c856 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c834:	881a      	ldrh	r2, [r3, #0]
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c840:	1c9a      	adds	r2, r3, #2
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c84a:	b29b      	uxth	r3, r3
 800c84c:	3b01      	subs	r3, #1
 800c84e:	b29a      	uxth	r2, r3
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c854:	e011      	b.n	800c87a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c856:	f7fe f82f 	bl	800a8b8 <HAL_GetTick>
 800c85a:	4602      	mov	r2, r0
 800c85c:	69bb      	ldr	r3, [r7, #24]
 800c85e:	1ad3      	subs	r3, r2, r3
 800c860:	683a      	ldr	r2, [r7, #0]
 800c862:	429a      	cmp	r2, r3
 800c864:	d803      	bhi.n	800c86e <HAL_SPI_Transmit+0x16c>
 800c866:	683b      	ldr	r3, [r7, #0]
 800c868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c86c:	d102      	bne.n	800c874 <HAL_SPI_Transmit+0x172>
 800c86e:	683b      	ldr	r3, [r7, #0]
 800c870:	2b00      	cmp	r3, #0
 800c872:	d102      	bne.n	800c87a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800c874:	2303      	movs	r3, #3
 800c876:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c878:	e0a4      	b.n	800c9c4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c87e:	b29b      	uxth	r3, r3
 800c880:	2b00      	cmp	r3, #0
 800c882:	d1ce      	bne.n	800c822 <HAL_SPI_Transmit+0x120>
 800c884:	e07c      	b.n	800c980 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	685b      	ldr	r3, [r3, #4]
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d002      	beq.n	800c894 <HAL_SPI_Transmit+0x192>
 800c88e:	8afb      	ldrh	r3, [r7, #22]
 800c890:	2b01      	cmp	r3, #1
 800c892:	d170      	bne.n	800c976 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c898:	b29b      	uxth	r3, r3
 800c89a:	2b01      	cmp	r3, #1
 800c89c:	d912      	bls.n	800c8c4 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8a2:	881a      	ldrh	r2, [r3, #0]
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8ae:	1c9a      	adds	r2, r3, #2
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c8b8:	b29b      	uxth	r3, r3
 800c8ba:	3b02      	subs	r3, #2
 800c8bc:	b29a      	uxth	r2, r3
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c8c2:	e058      	b.n	800c976 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	330c      	adds	r3, #12
 800c8ce:	7812      	ldrb	r2, [r2, #0]
 800c8d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8d6:	1c5a      	adds	r2, r3, #1
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c8e0:	b29b      	uxth	r3, r3
 800c8e2:	3b01      	subs	r3, #1
 800c8e4:	b29a      	uxth	r2, r3
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800c8ea:	e044      	b.n	800c976 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	689b      	ldr	r3, [r3, #8]
 800c8f2:	f003 0302 	and.w	r3, r3, #2
 800c8f6:	2b02      	cmp	r3, #2
 800c8f8:	d12b      	bne.n	800c952 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c8fe:	b29b      	uxth	r3, r3
 800c900:	2b01      	cmp	r3, #1
 800c902:	d912      	bls.n	800c92a <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c908:	881a      	ldrh	r2, [r3, #0]
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c914:	1c9a      	adds	r2, r3, #2
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c91e:	b29b      	uxth	r3, r3
 800c920:	3b02      	subs	r3, #2
 800c922:	b29a      	uxth	r2, r3
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c928:	e025      	b.n	800c976 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	330c      	adds	r3, #12
 800c934:	7812      	ldrb	r2, [r2, #0]
 800c936:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c93c:	1c5a      	adds	r2, r3, #1
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c946:	b29b      	uxth	r3, r3
 800c948:	3b01      	subs	r3, #1
 800c94a:	b29a      	uxth	r2, r3
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c950:	e011      	b.n	800c976 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c952:	f7fd ffb1 	bl	800a8b8 <HAL_GetTick>
 800c956:	4602      	mov	r2, r0
 800c958:	69bb      	ldr	r3, [r7, #24]
 800c95a:	1ad3      	subs	r3, r2, r3
 800c95c:	683a      	ldr	r2, [r7, #0]
 800c95e:	429a      	cmp	r2, r3
 800c960:	d803      	bhi.n	800c96a <HAL_SPI_Transmit+0x268>
 800c962:	683b      	ldr	r3, [r7, #0]
 800c964:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c968:	d102      	bne.n	800c970 <HAL_SPI_Transmit+0x26e>
 800c96a:	683b      	ldr	r3, [r7, #0]
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d102      	bne.n	800c976 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800c970:	2303      	movs	r3, #3
 800c972:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c974:	e026      	b.n	800c9c4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c97a:	b29b      	uxth	r3, r3
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d1b5      	bne.n	800c8ec <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c980:	69ba      	ldr	r2, [r7, #24]
 800c982:	6839      	ldr	r1, [r7, #0]
 800c984:	68f8      	ldr	r0, [r7, #12]
 800c986:	f000 fce3 	bl	800d350 <SPI_EndRxTxTransaction>
 800c98a:	4603      	mov	r3, r0
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d002      	beq.n	800c996 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	2220      	movs	r2, #32
 800c994:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	689b      	ldr	r3, [r3, #8]
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d10a      	bne.n	800c9b4 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c99e:	2300      	movs	r3, #0
 800c9a0:	613b      	str	r3, [r7, #16]
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	68db      	ldr	r3, [r3, #12]
 800c9a8:	613b      	str	r3, [r7, #16]
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	689b      	ldr	r3, [r3, #8]
 800c9b0:	613b      	str	r3, [r7, #16]
 800c9b2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d002      	beq.n	800c9c2 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800c9bc:	2301      	movs	r3, #1
 800c9be:	77fb      	strb	r3, [r7, #31]
 800c9c0:	e000      	b.n	800c9c4 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800c9c2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	2201      	movs	r2, #1
 800c9c8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	2200      	movs	r2, #0
 800c9d0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c9d4:	7ffb      	ldrb	r3, [r7, #31]
}
 800c9d6:	4618      	mov	r0, r3
 800c9d8:	3720      	adds	r7, #32
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	bd80      	pop	{r7, pc}

0800c9de <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c9de:	b580      	push	{r7, lr}
 800c9e0:	b088      	sub	sp, #32
 800c9e2:	af02      	add	r7, sp, #8
 800c9e4:	60f8      	str	r0, [r7, #12]
 800c9e6:	60b9      	str	r1, [r7, #8]
 800c9e8:	603b      	str	r3, [r7, #0]
 800c9ea:	4613      	mov	r3, r2
 800c9ec:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c9ee:	2300      	movs	r3, #0
 800c9f0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	685b      	ldr	r3, [r3, #4]
 800c9f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c9fa:	d112      	bne.n	800ca22 <HAL_SPI_Receive+0x44>
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	689b      	ldr	r3, [r3, #8]
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d10e      	bne.n	800ca22 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	2204      	movs	r2, #4
 800ca08:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800ca0c:	88fa      	ldrh	r2, [r7, #6]
 800ca0e:	683b      	ldr	r3, [r7, #0]
 800ca10:	9300      	str	r3, [sp, #0]
 800ca12:	4613      	mov	r3, r2
 800ca14:	68ba      	ldr	r2, [r7, #8]
 800ca16:	68b9      	ldr	r1, [r7, #8]
 800ca18:	68f8      	ldr	r0, [r7, #12]
 800ca1a:	f000 f910 	bl	800cc3e <HAL_SPI_TransmitReceive>
 800ca1e:	4603      	mov	r3, r0
 800ca20:	e109      	b.n	800cc36 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800ca28:	2b01      	cmp	r3, #1
 800ca2a:	d101      	bne.n	800ca30 <HAL_SPI_Receive+0x52>
 800ca2c:	2302      	movs	r3, #2
 800ca2e:	e102      	b.n	800cc36 <HAL_SPI_Receive+0x258>
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	2201      	movs	r2, #1
 800ca34:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ca38:	f7fd ff3e 	bl	800a8b8 <HAL_GetTick>
 800ca3c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ca44:	b2db      	uxtb	r3, r3
 800ca46:	2b01      	cmp	r3, #1
 800ca48:	d002      	beq.n	800ca50 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800ca4a:	2302      	movs	r3, #2
 800ca4c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ca4e:	e0e9      	b.n	800cc24 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800ca50:	68bb      	ldr	r3, [r7, #8]
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d002      	beq.n	800ca5c <HAL_SPI_Receive+0x7e>
 800ca56:	88fb      	ldrh	r3, [r7, #6]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d102      	bne.n	800ca62 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800ca5c:	2301      	movs	r3, #1
 800ca5e:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ca60:	e0e0      	b.n	800cc24 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	2204      	movs	r2, #4
 800ca66:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	2200      	movs	r2, #0
 800ca6e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	68ba      	ldr	r2, [r7, #8]
 800ca74:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	88fa      	ldrh	r2, [r7, #6]
 800ca7a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	88fa      	ldrh	r2, [r7, #6]
 800ca82:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	2200      	movs	r2, #0
 800ca8a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	2200      	movs	r2, #0
 800ca90:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	2200      	movs	r2, #0
 800ca96:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	2200      	movs	r2, #0
 800ca9c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	2200      	movs	r2, #0
 800caa2:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	68db      	ldr	r3, [r3, #12]
 800caa8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800caac:	d908      	bls.n	800cac0 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	685a      	ldr	r2, [r3, #4]
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800cabc:	605a      	str	r2, [r3, #4]
 800cabe:	e007      	b.n	800cad0 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	685a      	ldr	r2, [r3, #4]
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800cace:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	689b      	ldr	r3, [r3, #8]
 800cad4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cad8:	d10f      	bne.n	800cafa <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	681a      	ldr	r2, [r3, #0]
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cae8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	681a      	ldr	r2, [r3, #0]
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800caf8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cb04:	2b40      	cmp	r3, #64	; 0x40
 800cb06:	d007      	beq.n	800cb18 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	681a      	ldr	r2, [r3, #0]
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cb16:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	68db      	ldr	r3, [r3, #12]
 800cb1c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cb20:	d867      	bhi.n	800cbf2 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800cb22:	e030      	b.n	800cb86 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	689b      	ldr	r3, [r3, #8]
 800cb2a:	f003 0301 	and.w	r3, r3, #1
 800cb2e:	2b01      	cmp	r3, #1
 800cb30:	d117      	bne.n	800cb62 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	f103 020c 	add.w	r2, r3, #12
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb3e:	7812      	ldrb	r2, [r2, #0]
 800cb40:	b2d2      	uxtb	r2, r2
 800cb42:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb48:	1c5a      	adds	r2, r3, #1
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cb54:	b29b      	uxth	r3, r3
 800cb56:	3b01      	subs	r3, #1
 800cb58:	b29a      	uxth	r2, r3
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800cb60:	e011      	b.n	800cb86 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cb62:	f7fd fea9 	bl	800a8b8 <HAL_GetTick>
 800cb66:	4602      	mov	r2, r0
 800cb68:	693b      	ldr	r3, [r7, #16]
 800cb6a:	1ad3      	subs	r3, r2, r3
 800cb6c:	683a      	ldr	r2, [r7, #0]
 800cb6e:	429a      	cmp	r2, r3
 800cb70:	d803      	bhi.n	800cb7a <HAL_SPI_Receive+0x19c>
 800cb72:	683b      	ldr	r3, [r7, #0]
 800cb74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb78:	d102      	bne.n	800cb80 <HAL_SPI_Receive+0x1a2>
 800cb7a:	683b      	ldr	r3, [r7, #0]
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d102      	bne.n	800cb86 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800cb80:	2303      	movs	r3, #3
 800cb82:	75fb      	strb	r3, [r7, #23]
          goto error;
 800cb84:	e04e      	b.n	800cc24 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cb8c:	b29b      	uxth	r3, r3
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d1c8      	bne.n	800cb24 <HAL_SPI_Receive+0x146>
 800cb92:	e034      	b.n	800cbfe <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	689b      	ldr	r3, [r3, #8]
 800cb9a:	f003 0301 	and.w	r3, r3, #1
 800cb9e:	2b01      	cmp	r3, #1
 800cba0:	d115      	bne.n	800cbce <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	68da      	ldr	r2, [r3, #12]
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbac:	b292      	uxth	r2, r2
 800cbae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbb4:	1c9a      	adds	r2, r3, #2
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cbc0:	b29b      	uxth	r3, r3
 800cbc2:	3b01      	subs	r3, #1
 800cbc4:	b29a      	uxth	r2, r3
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800cbcc:	e011      	b.n	800cbf2 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cbce:	f7fd fe73 	bl	800a8b8 <HAL_GetTick>
 800cbd2:	4602      	mov	r2, r0
 800cbd4:	693b      	ldr	r3, [r7, #16]
 800cbd6:	1ad3      	subs	r3, r2, r3
 800cbd8:	683a      	ldr	r2, [r7, #0]
 800cbda:	429a      	cmp	r2, r3
 800cbdc:	d803      	bhi.n	800cbe6 <HAL_SPI_Receive+0x208>
 800cbde:	683b      	ldr	r3, [r7, #0]
 800cbe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbe4:	d102      	bne.n	800cbec <HAL_SPI_Receive+0x20e>
 800cbe6:	683b      	ldr	r3, [r7, #0]
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d102      	bne.n	800cbf2 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800cbec:	2303      	movs	r3, #3
 800cbee:	75fb      	strb	r3, [r7, #23]
          goto error;
 800cbf0:	e018      	b.n	800cc24 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cbf8:	b29b      	uxth	r3, r3
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d1ca      	bne.n	800cb94 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800cbfe:	693a      	ldr	r2, [r7, #16]
 800cc00:	6839      	ldr	r1, [r7, #0]
 800cc02:	68f8      	ldr	r0, [r7, #12]
 800cc04:	f000 fb4c 	bl	800d2a0 <SPI_EndRxTransaction>
 800cc08:	4603      	mov	r3, r0
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d002      	beq.n	800cc14 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	2220      	movs	r2, #32
 800cc12:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d002      	beq.n	800cc22 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800cc1c:	2301      	movs	r3, #1
 800cc1e:	75fb      	strb	r3, [r7, #23]
 800cc20:	e000      	b.n	800cc24 <HAL_SPI_Receive+0x246>
  }

error :
 800cc22:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	2201      	movs	r2, #1
 800cc28:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	2200      	movs	r2, #0
 800cc30:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800cc34:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc36:	4618      	mov	r0, r3
 800cc38:	3718      	adds	r7, #24
 800cc3a:	46bd      	mov	sp, r7
 800cc3c:	bd80      	pop	{r7, pc}

0800cc3e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800cc3e:	b580      	push	{r7, lr}
 800cc40:	b08a      	sub	sp, #40	; 0x28
 800cc42:	af00      	add	r7, sp, #0
 800cc44:	60f8      	str	r0, [r7, #12]
 800cc46:	60b9      	str	r1, [r7, #8]
 800cc48:	607a      	str	r2, [r7, #4]
 800cc4a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800cc4c:	2301      	movs	r3, #1
 800cc4e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800cc50:	2300      	movs	r3, #0
 800cc52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800cc5c:	2b01      	cmp	r3, #1
 800cc5e:	d101      	bne.n	800cc64 <HAL_SPI_TransmitReceive+0x26>
 800cc60:	2302      	movs	r3, #2
 800cc62:	e1fb      	b.n	800d05c <HAL_SPI_TransmitReceive+0x41e>
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	2201      	movs	r2, #1
 800cc68:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cc6c:	f7fd fe24 	bl	800a8b8 <HAL_GetTick>
 800cc70:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800cc78:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	685b      	ldr	r3, [r3, #4]
 800cc7e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800cc80:	887b      	ldrh	r3, [r7, #2]
 800cc82:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800cc84:	887b      	ldrh	r3, [r7, #2]
 800cc86:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800cc88:	7efb      	ldrb	r3, [r7, #27]
 800cc8a:	2b01      	cmp	r3, #1
 800cc8c:	d00e      	beq.n	800ccac <HAL_SPI_TransmitReceive+0x6e>
 800cc8e:	697b      	ldr	r3, [r7, #20]
 800cc90:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cc94:	d106      	bne.n	800cca4 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	689b      	ldr	r3, [r3, #8]
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d102      	bne.n	800cca4 <HAL_SPI_TransmitReceive+0x66>
 800cc9e:	7efb      	ldrb	r3, [r7, #27]
 800cca0:	2b04      	cmp	r3, #4
 800cca2:	d003      	beq.n	800ccac <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800cca4:	2302      	movs	r3, #2
 800cca6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800ccaa:	e1cd      	b.n	800d048 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ccac:	68bb      	ldr	r3, [r7, #8]
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d005      	beq.n	800ccbe <HAL_SPI_TransmitReceive+0x80>
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d002      	beq.n	800ccbe <HAL_SPI_TransmitReceive+0x80>
 800ccb8:	887b      	ldrh	r3, [r7, #2]
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d103      	bne.n	800ccc6 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800ccbe:	2301      	movs	r3, #1
 800ccc0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800ccc4:	e1c0      	b.n	800d048 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800cccc:	b2db      	uxtb	r3, r3
 800ccce:	2b04      	cmp	r3, #4
 800ccd0:	d003      	beq.n	800ccda <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	2205      	movs	r2, #5
 800ccd6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	2200      	movs	r2, #0
 800ccde:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	687a      	ldr	r2, [r7, #4]
 800cce4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	887a      	ldrh	r2, [r7, #2]
 800ccea:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	887a      	ldrh	r2, [r7, #2]
 800ccf2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	68ba      	ldr	r2, [r7, #8]
 800ccfa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	887a      	ldrh	r2, [r7, #2]
 800cd00:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	887a      	ldrh	r2, [r7, #2]
 800cd06:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	2200      	movs	r2, #0
 800cd0c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	2200      	movs	r2, #0
 800cd12:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	68db      	ldr	r3, [r3, #12]
 800cd18:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cd1c:	d802      	bhi.n	800cd24 <HAL_SPI_TransmitReceive+0xe6>
 800cd1e:	8a3b      	ldrh	r3, [r7, #16]
 800cd20:	2b01      	cmp	r3, #1
 800cd22:	d908      	bls.n	800cd36 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	685a      	ldr	r2, [r3, #4]
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800cd32:	605a      	str	r2, [r3, #4]
 800cd34:	e007      	b.n	800cd46 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	685a      	ldr	r2, [r3, #4]
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800cd44:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cd50:	2b40      	cmp	r3, #64	; 0x40
 800cd52:	d007      	beq.n	800cd64 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	681a      	ldr	r2, [r3, #0]
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cd62:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	68db      	ldr	r3, [r3, #12]
 800cd68:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cd6c:	d97c      	bls.n	800ce68 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	685b      	ldr	r3, [r3, #4]
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d002      	beq.n	800cd7c <HAL_SPI_TransmitReceive+0x13e>
 800cd76:	8a7b      	ldrh	r3, [r7, #18]
 800cd78:	2b01      	cmp	r3, #1
 800cd7a:	d169      	bne.n	800ce50 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd80:	881a      	ldrh	r2, [r3, #0]
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd8c:	1c9a      	adds	r2, r3, #2
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cd96:	b29b      	uxth	r3, r3
 800cd98:	3b01      	subs	r3, #1
 800cd9a:	b29a      	uxth	r2, r3
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cda0:	e056      	b.n	800ce50 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	689b      	ldr	r3, [r3, #8]
 800cda8:	f003 0302 	and.w	r3, r3, #2
 800cdac:	2b02      	cmp	r3, #2
 800cdae:	d11b      	bne.n	800cde8 <HAL_SPI_TransmitReceive+0x1aa>
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cdb4:	b29b      	uxth	r3, r3
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d016      	beq.n	800cde8 <HAL_SPI_TransmitReceive+0x1aa>
 800cdba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdbc:	2b01      	cmp	r3, #1
 800cdbe:	d113      	bne.n	800cde8 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdc4:	881a      	ldrh	r2, [r3, #0]
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdd0:	1c9a      	adds	r2, r3, #2
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cdda:	b29b      	uxth	r3, r3
 800cddc:	3b01      	subs	r3, #1
 800cdde:	b29a      	uxth	r2, r3
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800cde4:	2300      	movs	r3, #0
 800cde6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800cde8:	68fb      	ldr	r3, [r7, #12]
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	689b      	ldr	r3, [r3, #8]
 800cdee:	f003 0301 	and.w	r3, r3, #1
 800cdf2:	2b01      	cmp	r3, #1
 800cdf4:	d11c      	bne.n	800ce30 <HAL_SPI_TransmitReceive+0x1f2>
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cdfc:	b29b      	uxth	r3, r3
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d016      	beq.n	800ce30 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	68da      	ldr	r2, [r3, #12]
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce0c:	b292      	uxth	r2, r2
 800ce0e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce14:	1c9a      	adds	r2, r3, #2
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ce20:	b29b      	uxth	r3, r3
 800ce22:	3b01      	subs	r3, #1
 800ce24:	b29a      	uxth	r2, r3
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ce2c:	2301      	movs	r3, #1
 800ce2e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800ce30:	f7fd fd42 	bl	800a8b8 <HAL_GetTick>
 800ce34:	4602      	mov	r2, r0
 800ce36:	69fb      	ldr	r3, [r7, #28]
 800ce38:	1ad3      	subs	r3, r2, r3
 800ce3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ce3c:	429a      	cmp	r2, r3
 800ce3e:	d807      	bhi.n	800ce50 <HAL_SPI_TransmitReceive+0x212>
 800ce40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce46:	d003      	beq.n	800ce50 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800ce48:	2303      	movs	r3, #3
 800ce4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800ce4e:	e0fb      	b.n	800d048 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ce54:	b29b      	uxth	r3, r3
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d1a3      	bne.n	800cda2 <HAL_SPI_TransmitReceive+0x164>
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ce60:	b29b      	uxth	r3, r3
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d19d      	bne.n	800cda2 <HAL_SPI_TransmitReceive+0x164>
 800ce66:	e0df      	b.n	800d028 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	685b      	ldr	r3, [r3, #4]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d003      	beq.n	800ce78 <HAL_SPI_TransmitReceive+0x23a>
 800ce70:	8a7b      	ldrh	r3, [r7, #18]
 800ce72:	2b01      	cmp	r3, #1
 800ce74:	f040 80cb 	bne.w	800d00e <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ce7c:	b29b      	uxth	r3, r3
 800ce7e:	2b01      	cmp	r3, #1
 800ce80:	d912      	bls.n	800cea8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ce82:	68fb      	ldr	r3, [r7, #12]
 800ce84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce86:	881a      	ldrh	r2, [r3, #0]
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce92:	1c9a      	adds	r2, r3, #2
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ce9c:	b29b      	uxth	r3, r3
 800ce9e:	3b02      	subs	r3, #2
 800cea0:	b29a      	uxth	r2, r3
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cea6:	e0b2      	b.n	800d00e <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	330c      	adds	r3, #12
 800ceb2:	7812      	ldrb	r2, [r2, #0]
 800ceb4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ceba:	1c5a      	adds	r2, r3, #1
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cec4:	b29b      	uxth	r3, r3
 800cec6:	3b01      	subs	r3, #1
 800cec8:	b29a      	uxth	r2, r3
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cece:	e09e      	b.n	800d00e <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	689b      	ldr	r3, [r3, #8]
 800ced6:	f003 0302 	and.w	r3, r3, #2
 800ceda:	2b02      	cmp	r3, #2
 800cedc:	d134      	bne.n	800cf48 <HAL_SPI_TransmitReceive+0x30a>
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cee2:	b29b      	uxth	r3, r3
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d02f      	beq.n	800cf48 <HAL_SPI_TransmitReceive+0x30a>
 800cee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ceea:	2b01      	cmp	r3, #1
 800ceec:	d12c      	bne.n	800cf48 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cef2:	b29b      	uxth	r3, r3
 800cef4:	2b01      	cmp	r3, #1
 800cef6:	d912      	bls.n	800cf1e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cefc:	881a      	ldrh	r2, [r3, #0]
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf08:	1c9a      	adds	r2, r3, #2
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cf12:	b29b      	uxth	r3, r3
 800cf14:	3b02      	subs	r3, #2
 800cf16:	b29a      	uxth	r2, r3
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cf1c:	e012      	b.n	800cf44 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	330c      	adds	r3, #12
 800cf28:	7812      	ldrb	r2, [r2, #0]
 800cf2a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf30:	1c5a      	adds	r2, r3, #1
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cf3a:	b29b      	uxth	r3, r3
 800cf3c:	3b01      	subs	r3, #1
 800cf3e:	b29a      	uxth	r2, r3
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800cf44:	2300      	movs	r3, #0
 800cf46:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	689b      	ldr	r3, [r3, #8]
 800cf4e:	f003 0301 	and.w	r3, r3, #1
 800cf52:	2b01      	cmp	r3, #1
 800cf54:	d148      	bne.n	800cfe8 <HAL_SPI_TransmitReceive+0x3aa>
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cf5c:	b29b      	uxth	r3, r3
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d042      	beq.n	800cfe8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cf68:	b29b      	uxth	r3, r3
 800cf6a:	2b01      	cmp	r3, #1
 800cf6c:	d923      	bls.n	800cfb6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	68da      	ldr	r2, [r3, #12]
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf78:	b292      	uxth	r2, r2
 800cf7a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf80:	1c9a      	adds	r2, r3, #2
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cf8c:	b29b      	uxth	r3, r3
 800cf8e:	3b02      	subs	r3, #2
 800cf90:	b29a      	uxth	r2, r3
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cf9e:	b29b      	uxth	r3, r3
 800cfa0:	2b01      	cmp	r3, #1
 800cfa2:	d81f      	bhi.n	800cfe4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	685a      	ldr	r2, [r3, #4]
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800cfb2:	605a      	str	r2, [r3, #4]
 800cfb4:	e016      	b.n	800cfe4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	f103 020c 	add.w	r2, r3, #12
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfc2:	7812      	ldrb	r2, [r2, #0]
 800cfc4:	b2d2      	uxtb	r2, r2
 800cfc6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfcc:	1c5a      	adds	r2, r3, #1
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cfd8:	b29b      	uxth	r3, r3
 800cfda:	3b01      	subs	r3, #1
 800cfdc:	b29a      	uxth	r2, r3
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800cfe4:	2301      	movs	r3, #1
 800cfe6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800cfe8:	f7fd fc66 	bl	800a8b8 <HAL_GetTick>
 800cfec:	4602      	mov	r2, r0
 800cfee:	69fb      	ldr	r3, [r7, #28]
 800cff0:	1ad3      	subs	r3, r2, r3
 800cff2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cff4:	429a      	cmp	r2, r3
 800cff6:	d803      	bhi.n	800d000 <HAL_SPI_TransmitReceive+0x3c2>
 800cff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cffe:	d102      	bne.n	800d006 <HAL_SPI_TransmitReceive+0x3c8>
 800d000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d002:	2b00      	cmp	r3, #0
 800d004:	d103      	bne.n	800d00e <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800d006:	2303      	movs	r3, #3
 800d008:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800d00c:	e01c      	b.n	800d048 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d012:	b29b      	uxth	r3, r3
 800d014:	2b00      	cmp	r3, #0
 800d016:	f47f af5b 	bne.w	800ced0 <HAL_SPI_TransmitReceive+0x292>
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d020:	b29b      	uxth	r3, r3
 800d022:	2b00      	cmp	r3, #0
 800d024:	f47f af54 	bne.w	800ced0 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d028:	69fa      	ldr	r2, [r7, #28]
 800d02a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d02c:	68f8      	ldr	r0, [r7, #12]
 800d02e:	f000 f98f 	bl	800d350 <SPI_EndRxTxTransaction>
 800d032:	4603      	mov	r3, r0
 800d034:	2b00      	cmp	r3, #0
 800d036:	d006      	beq.n	800d046 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800d038:	2301      	movs	r3, #1
 800d03a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	2220      	movs	r2, #32
 800d042:	661a      	str	r2, [r3, #96]	; 0x60
 800d044:	e000      	b.n	800d048 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800d046:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	2201      	movs	r2, #1
 800d04c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	2200      	movs	r2, #0
 800d054:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800d058:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800d05c:	4618      	mov	r0, r3
 800d05e:	3728      	adds	r7, #40	; 0x28
 800d060:	46bd      	mov	sp, r7
 800d062:	bd80      	pop	{r7, pc}

0800d064 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d064:	b580      	push	{r7, lr}
 800d066:	b088      	sub	sp, #32
 800d068:	af00      	add	r7, sp, #0
 800d06a:	60f8      	str	r0, [r7, #12]
 800d06c:	60b9      	str	r1, [r7, #8]
 800d06e:	603b      	str	r3, [r7, #0]
 800d070:	4613      	mov	r3, r2
 800d072:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800d074:	f7fd fc20 	bl	800a8b8 <HAL_GetTick>
 800d078:	4602      	mov	r2, r0
 800d07a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d07c:	1a9b      	subs	r3, r3, r2
 800d07e:	683a      	ldr	r2, [r7, #0]
 800d080:	4413      	add	r3, r2
 800d082:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800d084:	f7fd fc18 	bl	800a8b8 <HAL_GetTick>
 800d088:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800d08a:	4b39      	ldr	r3, [pc, #228]	; (800d170 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	015b      	lsls	r3, r3, #5
 800d090:	0d1b      	lsrs	r3, r3, #20
 800d092:	69fa      	ldr	r2, [r7, #28]
 800d094:	fb02 f303 	mul.w	r3, r2, r3
 800d098:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d09a:	e054      	b.n	800d146 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800d09c:	683b      	ldr	r3, [r7, #0]
 800d09e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0a2:	d050      	beq.n	800d146 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d0a4:	f7fd fc08 	bl	800a8b8 <HAL_GetTick>
 800d0a8:	4602      	mov	r2, r0
 800d0aa:	69bb      	ldr	r3, [r7, #24]
 800d0ac:	1ad3      	subs	r3, r2, r3
 800d0ae:	69fa      	ldr	r2, [r7, #28]
 800d0b0:	429a      	cmp	r2, r3
 800d0b2:	d902      	bls.n	800d0ba <SPI_WaitFlagStateUntilTimeout+0x56>
 800d0b4:	69fb      	ldr	r3, [r7, #28]
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d13d      	bne.n	800d136 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	685a      	ldr	r2, [r3, #4]
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800d0c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	685b      	ldr	r3, [r3, #4]
 800d0ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d0d2:	d111      	bne.n	800d0f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	689b      	ldr	r3, [r3, #8]
 800d0d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d0dc:	d004      	beq.n	800d0e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	689b      	ldr	r3, [r3, #8]
 800d0e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d0e6:	d107      	bne.n	800d0f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	681a      	ldr	r2, [r3, #0]
 800d0ee:	68fb      	ldr	r3, [r7, #12]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d0f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d100:	d10f      	bne.n	800d122 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	681a      	ldr	r2, [r3, #0]
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d110:	601a      	str	r2, [r3, #0]
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	681a      	ldr	r2, [r3, #0]
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d120:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	2201      	movs	r2, #1
 800d126:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	2200      	movs	r2, #0
 800d12e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800d132:	2303      	movs	r3, #3
 800d134:	e017      	b.n	800d166 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d136:	697b      	ldr	r3, [r7, #20]
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d101      	bne.n	800d140 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800d13c:	2300      	movs	r3, #0
 800d13e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800d140:	697b      	ldr	r3, [r7, #20]
 800d142:	3b01      	subs	r3, #1
 800d144:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	689a      	ldr	r2, [r3, #8]
 800d14c:	68bb      	ldr	r3, [r7, #8]
 800d14e:	4013      	ands	r3, r2
 800d150:	68ba      	ldr	r2, [r7, #8]
 800d152:	429a      	cmp	r2, r3
 800d154:	bf0c      	ite	eq
 800d156:	2301      	moveq	r3, #1
 800d158:	2300      	movne	r3, #0
 800d15a:	b2db      	uxtb	r3, r3
 800d15c:	461a      	mov	r2, r3
 800d15e:	79fb      	ldrb	r3, [r7, #7]
 800d160:	429a      	cmp	r2, r3
 800d162:	d19b      	bne.n	800d09c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800d164:	2300      	movs	r3, #0
}
 800d166:	4618      	mov	r0, r3
 800d168:	3720      	adds	r7, #32
 800d16a:	46bd      	mov	sp, r7
 800d16c:	bd80      	pop	{r7, pc}
 800d16e:	bf00      	nop
 800d170:	20000000 	.word	0x20000000

0800d174 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d174:	b580      	push	{r7, lr}
 800d176:	b08a      	sub	sp, #40	; 0x28
 800d178:	af00      	add	r7, sp, #0
 800d17a:	60f8      	str	r0, [r7, #12]
 800d17c:	60b9      	str	r1, [r7, #8]
 800d17e:	607a      	str	r2, [r7, #4]
 800d180:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800d182:	2300      	movs	r3, #0
 800d184:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800d186:	f7fd fb97 	bl	800a8b8 <HAL_GetTick>
 800d18a:	4602      	mov	r2, r0
 800d18c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d18e:	1a9b      	subs	r3, r3, r2
 800d190:	683a      	ldr	r2, [r7, #0]
 800d192:	4413      	add	r3, r2
 800d194:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800d196:	f7fd fb8f 	bl	800a8b8 <HAL_GetTick>
 800d19a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	330c      	adds	r3, #12
 800d1a2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800d1a4:	4b3d      	ldr	r3, [pc, #244]	; (800d29c <SPI_WaitFifoStateUntilTimeout+0x128>)
 800d1a6:	681a      	ldr	r2, [r3, #0]
 800d1a8:	4613      	mov	r3, r2
 800d1aa:	009b      	lsls	r3, r3, #2
 800d1ac:	4413      	add	r3, r2
 800d1ae:	00da      	lsls	r2, r3, #3
 800d1b0:	1ad3      	subs	r3, r2, r3
 800d1b2:	0d1b      	lsrs	r3, r3, #20
 800d1b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d1b6:	fb02 f303 	mul.w	r3, r2, r3
 800d1ba:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800d1bc:	e060      	b.n	800d280 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800d1be:	68bb      	ldr	r3, [r7, #8]
 800d1c0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800d1c4:	d107      	bne.n	800d1d6 <SPI_WaitFifoStateUntilTimeout+0x62>
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d104      	bne.n	800d1d6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800d1cc:	69fb      	ldr	r3, [r7, #28]
 800d1ce:	781b      	ldrb	r3, [r3, #0]
 800d1d0:	b2db      	uxtb	r3, r3
 800d1d2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800d1d4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800d1d6:	683b      	ldr	r3, [r7, #0]
 800d1d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1dc:	d050      	beq.n	800d280 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d1de:	f7fd fb6b 	bl	800a8b8 <HAL_GetTick>
 800d1e2:	4602      	mov	r2, r0
 800d1e4:	6a3b      	ldr	r3, [r7, #32]
 800d1e6:	1ad3      	subs	r3, r2, r3
 800d1e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d1ea:	429a      	cmp	r2, r3
 800d1ec:	d902      	bls.n	800d1f4 <SPI_WaitFifoStateUntilTimeout+0x80>
 800d1ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d13d      	bne.n	800d270 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	685a      	ldr	r2, [r3, #4]
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800d202:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	685b      	ldr	r3, [r3, #4]
 800d208:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d20c:	d111      	bne.n	800d232 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	689b      	ldr	r3, [r3, #8]
 800d212:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d216:	d004      	beq.n	800d222 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	689b      	ldr	r3, [r3, #8]
 800d21c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d220:	d107      	bne.n	800d232 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	681a      	ldr	r2, [r3, #0]
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d230:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d236:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d23a:	d10f      	bne.n	800d25c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	681a      	ldr	r2, [r3, #0]
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d24a:	601a      	str	r2, [r3, #0]
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	681a      	ldr	r2, [r3, #0]
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d25a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	2201      	movs	r2, #1
 800d260:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	2200      	movs	r2, #0
 800d268:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800d26c:	2303      	movs	r3, #3
 800d26e:	e010      	b.n	800d292 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d270:	69bb      	ldr	r3, [r7, #24]
 800d272:	2b00      	cmp	r3, #0
 800d274:	d101      	bne.n	800d27a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800d276:	2300      	movs	r3, #0
 800d278:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800d27a:	69bb      	ldr	r3, [r7, #24]
 800d27c:	3b01      	subs	r3, #1
 800d27e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	689a      	ldr	r2, [r3, #8]
 800d286:	68bb      	ldr	r3, [r7, #8]
 800d288:	4013      	ands	r3, r2
 800d28a:	687a      	ldr	r2, [r7, #4]
 800d28c:	429a      	cmp	r2, r3
 800d28e:	d196      	bne.n	800d1be <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800d290:	2300      	movs	r3, #0
}
 800d292:	4618      	mov	r0, r3
 800d294:	3728      	adds	r7, #40	; 0x28
 800d296:	46bd      	mov	sp, r7
 800d298:	bd80      	pop	{r7, pc}
 800d29a:	bf00      	nop
 800d29c:	20000000 	.word	0x20000000

0800d2a0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800d2a0:	b580      	push	{r7, lr}
 800d2a2:	b086      	sub	sp, #24
 800d2a4:	af02      	add	r7, sp, #8
 800d2a6:	60f8      	str	r0, [r7, #12]
 800d2a8:	60b9      	str	r1, [r7, #8]
 800d2aa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	685b      	ldr	r3, [r3, #4]
 800d2b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d2b4:	d111      	bne.n	800d2da <SPI_EndRxTransaction+0x3a>
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	689b      	ldr	r3, [r3, #8]
 800d2ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d2be:	d004      	beq.n	800d2ca <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	689b      	ldr	r3, [r3, #8]
 800d2c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d2c8:	d107      	bne.n	800d2da <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	681a      	ldr	r2, [r3, #0]
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	681b      	ldr	r3, [r3, #0]
 800d2d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d2d8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	9300      	str	r3, [sp, #0]
 800d2de:	68bb      	ldr	r3, [r7, #8]
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	2180      	movs	r1, #128	; 0x80
 800d2e4:	68f8      	ldr	r0, [r7, #12]
 800d2e6:	f7ff febd 	bl	800d064 <SPI_WaitFlagStateUntilTimeout>
 800d2ea:	4603      	mov	r3, r0
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d007      	beq.n	800d300 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d2f4:	f043 0220 	orr.w	r2, r3, #32
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d2fc:	2303      	movs	r3, #3
 800d2fe:	e023      	b.n	800d348 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	685b      	ldr	r3, [r3, #4]
 800d304:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d308:	d11d      	bne.n	800d346 <SPI_EndRxTransaction+0xa6>
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	689b      	ldr	r3, [r3, #8]
 800d30e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d312:	d004      	beq.n	800d31e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	689b      	ldr	r3, [r3, #8]
 800d318:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d31c:	d113      	bne.n	800d346 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	9300      	str	r3, [sp, #0]
 800d322:	68bb      	ldr	r3, [r7, #8]
 800d324:	2200      	movs	r2, #0
 800d326:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800d32a:	68f8      	ldr	r0, [r7, #12]
 800d32c:	f7ff ff22 	bl	800d174 <SPI_WaitFifoStateUntilTimeout>
 800d330:	4603      	mov	r3, r0
 800d332:	2b00      	cmp	r3, #0
 800d334:	d007      	beq.n	800d346 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d33a:	f043 0220 	orr.w	r2, r3, #32
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800d342:	2303      	movs	r3, #3
 800d344:	e000      	b.n	800d348 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800d346:	2300      	movs	r3, #0
}
 800d348:	4618      	mov	r0, r3
 800d34a:	3710      	adds	r7, #16
 800d34c:	46bd      	mov	sp, r7
 800d34e:	bd80      	pop	{r7, pc}

0800d350 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800d350:	b580      	push	{r7, lr}
 800d352:	b086      	sub	sp, #24
 800d354:	af02      	add	r7, sp, #8
 800d356:	60f8      	str	r0, [r7, #12]
 800d358:	60b9      	str	r1, [r7, #8]
 800d35a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	9300      	str	r3, [sp, #0]
 800d360:	68bb      	ldr	r3, [r7, #8]
 800d362:	2200      	movs	r2, #0
 800d364:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800d368:	68f8      	ldr	r0, [r7, #12]
 800d36a:	f7ff ff03 	bl	800d174 <SPI_WaitFifoStateUntilTimeout>
 800d36e:	4603      	mov	r3, r0
 800d370:	2b00      	cmp	r3, #0
 800d372:	d007      	beq.n	800d384 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d378:	f043 0220 	orr.w	r2, r3, #32
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d380:	2303      	movs	r3, #3
 800d382:	e027      	b.n	800d3d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	9300      	str	r3, [sp, #0]
 800d388:	68bb      	ldr	r3, [r7, #8]
 800d38a:	2200      	movs	r2, #0
 800d38c:	2180      	movs	r1, #128	; 0x80
 800d38e:	68f8      	ldr	r0, [r7, #12]
 800d390:	f7ff fe68 	bl	800d064 <SPI_WaitFlagStateUntilTimeout>
 800d394:	4603      	mov	r3, r0
 800d396:	2b00      	cmp	r3, #0
 800d398:	d007      	beq.n	800d3aa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d39e:	f043 0220 	orr.w	r2, r3, #32
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d3a6:	2303      	movs	r3, #3
 800d3a8:	e014      	b.n	800d3d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	9300      	str	r3, [sp, #0]
 800d3ae:	68bb      	ldr	r3, [r7, #8]
 800d3b0:	2200      	movs	r2, #0
 800d3b2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800d3b6:	68f8      	ldr	r0, [r7, #12]
 800d3b8:	f7ff fedc 	bl	800d174 <SPI_WaitFifoStateUntilTimeout>
 800d3bc:	4603      	mov	r3, r0
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d007      	beq.n	800d3d2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d3c6:	f043 0220 	orr.w	r2, r3, #32
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d3ce:	2303      	movs	r3, #3
 800d3d0:	e000      	b.n	800d3d4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800d3d2:	2300      	movs	r3, #0
}
 800d3d4:	4618      	mov	r0, r3
 800d3d6:	3710      	adds	r7, #16
 800d3d8:	46bd      	mov	sp, r7
 800d3da:	bd80      	pop	{r7, pc}

0800d3dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d3dc:	b580      	push	{r7, lr}
 800d3de:	b082      	sub	sp, #8
 800d3e0:	af00      	add	r7, sp, #0
 800d3e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d101      	bne.n	800d3ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d3ea:	2301      	movs	r3, #1
 800d3ec:	e049      	b.n	800d482 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d3f4:	b2db      	uxtb	r3, r3
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d106      	bne.n	800d408 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	2200      	movs	r2, #0
 800d3fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d402:	6878      	ldr	r0, [r7, #4]
 800d404:	f7f4 ff8e 	bl	8002324 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	2202      	movs	r2, #2
 800d40c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	681a      	ldr	r2, [r3, #0]
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	3304      	adds	r3, #4
 800d418:	4619      	mov	r1, r3
 800d41a:	4610      	mov	r0, r2
 800d41c:	f000 fae6 	bl	800d9ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	2201      	movs	r2, #1
 800d424:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	2201      	movs	r2, #1
 800d42c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	2201      	movs	r2, #1
 800d434:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	2201      	movs	r2, #1
 800d43c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	2201      	movs	r2, #1
 800d444:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	2201      	movs	r2, #1
 800d44c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	2201      	movs	r2, #1
 800d454:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	2201      	movs	r2, #1
 800d45c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	2201      	movs	r2, #1
 800d464:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	2201      	movs	r2, #1
 800d46c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	2201      	movs	r2, #1
 800d474:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	2201      	movs	r2, #1
 800d47c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d480:	2300      	movs	r3, #0
}
 800d482:	4618      	mov	r0, r3
 800d484:	3708      	adds	r7, #8
 800d486:	46bd      	mov	sp, r7
 800d488:	bd80      	pop	{r7, pc}
	...

0800d48c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800d48c:	b480      	push	{r7}
 800d48e:	b085      	sub	sp, #20
 800d490:	af00      	add	r7, sp, #0
 800d492:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d49a:	b2db      	uxtb	r3, r3
 800d49c:	2b01      	cmp	r3, #1
 800d49e:	d001      	beq.n	800d4a4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800d4a0:	2301      	movs	r3, #1
 800d4a2:	e033      	b.n	800d50c <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	2202      	movs	r2, #2
 800d4a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	4a19      	ldr	r2, [pc, #100]	; (800d518 <HAL_TIM_Base_Start+0x8c>)
 800d4b2:	4293      	cmp	r3, r2
 800d4b4:	d009      	beq.n	800d4ca <HAL_TIM_Base_Start+0x3e>
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d4be:	d004      	beq.n	800d4ca <HAL_TIM_Base_Start+0x3e>
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	4a15      	ldr	r2, [pc, #84]	; (800d51c <HAL_TIM_Base_Start+0x90>)
 800d4c6:	4293      	cmp	r3, r2
 800d4c8:	d115      	bne.n	800d4f6 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	689a      	ldr	r2, [r3, #8]
 800d4d0:	4b13      	ldr	r3, [pc, #76]	; (800d520 <HAL_TIM_Base_Start+0x94>)
 800d4d2:	4013      	ands	r3, r2
 800d4d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	2b06      	cmp	r3, #6
 800d4da:	d015      	beq.n	800d508 <HAL_TIM_Base_Start+0x7c>
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d4e2:	d011      	beq.n	800d508 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	681a      	ldr	r2, [r3, #0]
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	f042 0201 	orr.w	r2, r2, #1
 800d4f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4f4:	e008      	b.n	800d508 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	681a      	ldr	r2, [r3, #0]
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	f042 0201 	orr.w	r2, r2, #1
 800d504:	601a      	str	r2, [r3, #0]
 800d506:	e000      	b.n	800d50a <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d508:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d50a:	2300      	movs	r3, #0
}
 800d50c:	4618      	mov	r0, r3
 800d50e:	3714      	adds	r7, #20
 800d510:	46bd      	mov	sp, r7
 800d512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d516:	4770      	bx	lr
 800d518:	40012c00 	.word	0x40012c00
 800d51c:	40014000 	.word	0x40014000
 800d520:	00010007 	.word	0x00010007

0800d524 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d524:	b480      	push	{r7}
 800d526:	b085      	sub	sp, #20
 800d528:	af00      	add	r7, sp, #0
 800d52a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d532:	b2db      	uxtb	r3, r3
 800d534:	2b01      	cmp	r3, #1
 800d536:	d001      	beq.n	800d53c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d538:	2301      	movs	r3, #1
 800d53a:	e03b      	b.n	800d5b4 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	2202      	movs	r2, #2
 800d540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	68da      	ldr	r2, [r3, #12]
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	f042 0201 	orr.w	r2, r2, #1
 800d552:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	4a19      	ldr	r2, [pc, #100]	; (800d5c0 <HAL_TIM_Base_Start_IT+0x9c>)
 800d55a:	4293      	cmp	r3, r2
 800d55c:	d009      	beq.n	800d572 <HAL_TIM_Base_Start_IT+0x4e>
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d566:	d004      	beq.n	800d572 <HAL_TIM_Base_Start_IT+0x4e>
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	4a15      	ldr	r2, [pc, #84]	; (800d5c4 <HAL_TIM_Base_Start_IT+0xa0>)
 800d56e:	4293      	cmp	r3, r2
 800d570:	d115      	bne.n	800d59e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	689a      	ldr	r2, [r3, #8]
 800d578:	4b13      	ldr	r3, [pc, #76]	; (800d5c8 <HAL_TIM_Base_Start_IT+0xa4>)
 800d57a:	4013      	ands	r3, r2
 800d57c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	2b06      	cmp	r3, #6
 800d582:	d015      	beq.n	800d5b0 <HAL_TIM_Base_Start_IT+0x8c>
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d58a:	d011      	beq.n	800d5b0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	681a      	ldr	r2, [r3, #0]
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	f042 0201 	orr.w	r2, r2, #1
 800d59a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d59c:	e008      	b.n	800d5b0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	681a      	ldr	r2, [r3, #0]
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	f042 0201 	orr.w	r2, r2, #1
 800d5ac:	601a      	str	r2, [r3, #0]
 800d5ae:	e000      	b.n	800d5b2 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d5b0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d5b2:	2300      	movs	r3, #0
}
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	3714      	adds	r7, #20
 800d5b8:	46bd      	mov	sp, r7
 800d5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5be:	4770      	bx	lr
 800d5c0:	40012c00 	.word	0x40012c00
 800d5c4:	40014000 	.word	0x40014000
 800d5c8:	00010007 	.word	0x00010007

0800d5cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d5cc:	b580      	push	{r7, lr}
 800d5ce:	b082      	sub	sp, #8
 800d5d0:	af00      	add	r7, sp, #0
 800d5d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	691b      	ldr	r3, [r3, #16]
 800d5da:	f003 0302 	and.w	r3, r3, #2
 800d5de:	2b02      	cmp	r3, #2
 800d5e0:	d122      	bne.n	800d628 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	68db      	ldr	r3, [r3, #12]
 800d5e8:	f003 0302 	and.w	r3, r3, #2
 800d5ec:	2b02      	cmp	r3, #2
 800d5ee:	d11b      	bne.n	800d628 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	f06f 0202 	mvn.w	r2, #2
 800d5f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	2201      	movs	r2, #1
 800d5fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	699b      	ldr	r3, [r3, #24]
 800d606:	f003 0303 	and.w	r3, r3, #3
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d003      	beq.n	800d616 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d60e:	6878      	ldr	r0, [r7, #4]
 800d610:	f000 f9ce 	bl	800d9b0 <HAL_TIM_IC_CaptureCallback>
 800d614:	e005      	b.n	800d622 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d616:	6878      	ldr	r0, [r7, #4]
 800d618:	f000 f9c0 	bl	800d99c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d61c:	6878      	ldr	r0, [r7, #4]
 800d61e:	f000 f9d1 	bl	800d9c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	2200      	movs	r2, #0
 800d626:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	691b      	ldr	r3, [r3, #16]
 800d62e:	f003 0304 	and.w	r3, r3, #4
 800d632:	2b04      	cmp	r3, #4
 800d634:	d122      	bne.n	800d67c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	68db      	ldr	r3, [r3, #12]
 800d63c:	f003 0304 	and.w	r3, r3, #4
 800d640:	2b04      	cmp	r3, #4
 800d642:	d11b      	bne.n	800d67c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	f06f 0204 	mvn.w	r2, #4
 800d64c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	2202      	movs	r2, #2
 800d652:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	699b      	ldr	r3, [r3, #24]
 800d65a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d003      	beq.n	800d66a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d662:	6878      	ldr	r0, [r7, #4]
 800d664:	f000 f9a4 	bl	800d9b0 <HAL_TIM_IC_CaptureCallback>
 800d668:	e005      	b.n	800d676 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d66a:	6878      	ldr	r0, [r7, #4]
 800d66c:	f000 f996 	bl	800d99c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d670:	6878      	ldr	r0, [r7, #4]
 800d672:	f000 f9a7 	bl	800d9c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	2200      	movs	r2, #0
 800d67a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	691b      	ldr	r3, [r3, #16]
 800d682:	f003 0308 	and.w	r3, r3, #8
 800d686:	2b08      	cmp	r3, #8
 800d688:	d122      	bne.n	800d6d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	68db      	ldr	r3, [r3, #12]
 800d690:	f003 0308 	and.w	r3, r3, #8
 800d694:	2b08      	cmp	r3, #8
 800d696:	d11b      	bne.n	800d6d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	f06f 0208 	mvn.w	r2, #8
 800d6a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	2204      	movs	r2, #4
 800d6a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	69db      	ldr	r3, [r3, #28]
 800d6ae:	f003 0303 	and.w	r3, r3, #3
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d003      	beq.n	800d6be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d6b6:	6878      	ldr	r0, [r7, #4]
 800d6b8:	f000 f97a 	bl	800d9b0 <HAL_TIM_IC_CaptureCallback>
 800d6bc:	e005      	b.n	800d6ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d6be:	6878      	ldr	r0, [r7, #4]
 800d6c0:	f000 f96c 	bl	800d99c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d6c4:	6878      	ldr	r0, [r7, #4]
 800d6c6:	f000 f97d 	bl	800d9c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	2200      	movs	r2, #0
 800d6ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	691b      	ldr	r3, [r3, #16]
 800d6d6:	f003 0310 	and.w	r3, r3, #16
 800d6da:	2b10      	cmp	r3, #16
 800d6dc:	d122      	bne.n	800d724 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	68db      	ldr	r3, [r3, #12]
 800d6e4:	f003 0310 	and.w	r3, r3, #16
 800d6e8:	2b10      	cmp	r3, #16
 800d6ea:	d11b      	bne.n	800d724 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	f06f 0210 	mvn.w	r2, #16
 800d6f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	2208      	movs	r2, #8
 800d6fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	69db      	ldr	r3, [r3, #28]
 800d702:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d706:	2b00      	cmp	r3, #0
 800d708:	d003      	beq.n	800d712 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d70a:	6878      	ldr	r0, [r7, #4]
 800d70c:	f000 f950 	bl	800d9b0 <HAL_TIM_IC_CaptureCallback>
 800d710:	e005      	b.n	800d71e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d712:	6878      	ldr	r0, [r7, #4]
 800d714:	f000 f942 	bl	800d99c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d718:	6878      	ldr	r0, [r7, #4]
 800d71a:	f000 f953 	bl	800d9c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	2200      	movs	r2, #0
 800d722:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	691b      	ldr	r3, [r3, #16]
 800d72a:	f003 0301 	and.w	r3, r3, #1
 800d72e:	2b01      	cmp	r3, #1
 800d730:	d10e      	bne.n	800d750 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	68db      	ldr	r3, [r3, #12]
 800d738:	f003 0301 	and.w	r3, r3, #1
 800d73c:	2b01      	cmp	r3, #1
 800d73e:	d107      	bne.n	800d750 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	f06f 0201 	mvn.w	r2, #1
 800d748:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d74a:	6878      	ldr	r0, [r7, #4]
 800d74c:	f7f3 ff28 	bl	80015a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	691b      	ldr	r3, [r3, #16]
 800d756:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d75a:	2b80      	cmp	r3, #128	; 0x80
 800d75c:	d10e      	bne.n	800d77c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	68db      	ldr	r3, [r3, #12]
 800d764:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d768:	2b80      	cmp	r3, #128	; 0x80
 800d76a:	d107      	bne.n	800d77c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d774:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d776:	6878      	ldr	r0, [r7, #4]
 800d778:	f000 faa6 	bl	800dcc8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	691b      	ldr	r3, [r3, #16]
 800d782:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d786:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d78a:	d10e      	bne.n	800d7aa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	68db      	ldr	r3, [r3, #12]
 800d792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d796:	2b80      	cmp	r3, #128	; 0x80
 800d798:	d107      	bne.n	800d7aa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800d7a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d7a4:	6878      	ldr	r0, [r7, #4]
 800d7a6:	f000 fa99 	bl	800dcdc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	691b      	ldr	r3, [r3, #16]
 800d7b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d7b4:	2b40      	cmp	r3, #64	; 0x40
 800d7b6:	d10e      	bne.n	800d7d6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	68db      	ldr	r3, [r3, #12]
 800d7be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d7c2:	2b40      	cmp	r3, #64	; 0x40
 800d7c4:	d107      	bne.n	800d7d6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d7ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d7d0:	6878      	ldr	r0, [r7, #4]
 800d7d2:	f000 f901 	bl	800d9d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	691b      	ldr	r3, [r3, #16]
 800d7dc:	f003 0320 	and.w	r3, r3, #32
 800d7e0:	2b20      	cmp	r3, #32
 800d7e2:	d10e      	bne.n	800d802 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	68db      	ldr	r3, [r3, #12]
 800d7ea:	f003 0320 	and.w	r3, r3, #32
 800d7ee:	2b20      	cmp	r3, #32
 800d7f0:	d107      	bne.n	800d802 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	f06f 0220 	mvn.w	r2, #32
 800d7fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d7fc:	6878      	ldr	r0, [r7, #4]
 800d7fe:	f000 fa59 	bl	800dcb4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d802:	bf00      	nop
 800d804:	3708      	adds	r7, #8
 800d806:	46bd      	mov	sp, r7
 800d808:	bd80      	pop	{r7, pc}

0800d80a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d80a:	b580      	push	{r7, lr}
 800d80c:	b084      	sub	sp, #16
 800d80e:	af00      	add	r7, sp, #0
 800d810:	6078      	str	r0, [r7, #4]
 800d812:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d814:	2300      	movs	r3, #0
 800d816:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d81e:	2b01      	cmp	r3, #1
 800d820:	d101      	bne.n	800d826 <HAL_TIM_ConfigClockSource+0x1c>
 800d822:	2302      	movs	r3, #2
 800d824:	e0b6      	b.n	800d994 <HAL_TIM_ConfigClockSource+0x18a>
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	2201      	movs	r2, #1
 800d82a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	2202      	movs	r2, #2
 800d832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	689b      	ldr	r3, [r3, #8]
 800d83c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d83e:	68bb      	ldr	r3, [r7, #8]
 800d840:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d844:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800d848:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d84a:	68bb      	ldr	r3, [r7, #8]
 800d84c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d850:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	68ba      	ldr	r2, [r7, #8]
 800d858:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d85a:	683b      	ldr	r3, [r7, #0]
 800d85c:	681b      	ldr	r3, [r3, #0]
 800d85e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d862:	d03e      	beq.n	800d8e2 <HAL_TIM_ConfigClockSource+0xd8>
 800d864:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d868:	f200 8087 	bhi.w	800d97a <HAL_TIM_ConfigClockSource+0x170>
 800d86c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d870:	f000 8086 	beq.w	800d980 <HAL_TIM_ConfigClockSource+0x176>
 800d874:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d878:	d87f      	bhi.n	800d97a <HAL_TIM_ConfigClockSource+0x170>
 800d87a:	2b70      	cmp	r3, #112	; 0x70
 800d87c:	d01a      	beq.n	800d8b4 <HAL_TIM_ConfigClockSource+0xaa>
 800d87e:	2b70      	cmp	r3, #112	; 0x70
 800d880:	d87b      	bhi.n	800d97a <HAL_TIM_ConfigClockSource+0x170>
 800d882:	2b60      	cmp	r3, #96	; 0x60
 800d884:	d050      	beq.n	800d928 <HAL_TIM_ConfigClockSource+0x11e>
 800d886:	2b60      	cmp	r3, #96	; 0x60
 800d888:	d877      	bhi.n	800d97a <HAL_TIM_ConfigClockSource+0x170>
 800d88a:	2b50      	cmp	r3, #80	; 0x50
 800d88c:	d03c      	beq.n	800d908 <HAL_TIM_ConfigClockSource+0xfe>
 800d88e:	2b50      	cmp	r3, #80	; 0x50
 800d890:	d873      	bhi.n	800d97a <HAL_TIM_ConfigClockSource+0x170>
 800d892:	2b40      	cmp	r3, #64	; 0x40
 800d894:	d058      	beq.n	800d948 <HAL_TIM_ConfigClockSource+0x13e>
 800d896:	2b40      	cmp	r3, #64	; 0x40
 800d898:	d86f      	bhi.n	800d97a <HAL_TIM_ConfigClockSource+0x170>
 800d89a:	2b30      	cmp	r3, #48	; 0x30
 800d89c:	d064      	beq.n	800d968 <HAL_TIM_ConfigClockSource+0x15e>
 800d89e:	2b30      	cmp	r3, #48	; 0x30
 800d8a0:	d86b      	bhi.n	800d97a <HAL_TIM_ConfigClockSource+0x170>
 800d8a2:	2b20      	cmp	r3, #32
 800d8a4:	d060      	beq.n	800d968 <HAL_TIM_ConfigClockSource+0x15e>
 800d8a6:	2b20      	cmp	r3, #32
 800d8a8:	d867      	bhi.n	800d97a <HAL_TIM_ConfigClockSource+0x170>
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d05c      	beq.n	800d968 <HAL_TIM_ConfigClockSource+0x15e>
 800d8ae:	2b10      	cmp	r3, #16
 800d8b0:	d05a      	beq.n	800d968 <HAL_TIM_ConfigClockSource+0x15e>
 800d8b2:	e062      	b.n	800d97a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	6818      	ldr	r0, [r3, #0]
 800d8b8:	683b      	ldr	r3, [r7, #0]
 800d8ba:	6899      	ldr	r1, [r3, #8]
 800d8bc:	683b      	ldr	r3, [r7, #0]
 800d8be:	685a      	ldr	r2, [r3, #4]
 800d8c0:	683b      	ldr	r3, [r7, #0]
 800d8c2:	68db      	ldr	r3, [r3, #12]
 800d8c4:	f000 f970 	bl	800dba8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	689b      	ldr	r3, [r3, #8]
 800d8ce:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d8d0:	68bb      	ldr	r3, [r7, #8]
 800d8d2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d8d6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	68ba      	ldr	r2, [r7, #8]
 800d8de:	609a      	str	r2, [r3, #8]
      break;
 800d8e0:	e04f      	b.n	800d982 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	6818      	ldr	r0, [r3, #0]
 800d8e6:	683b      	ldr	r3, [r7, #0]
 800d8e8:	6899      	ldr	r1, [r3, #8]
 800d8ea:	683b      	ldr	r3, [r7, #0]
 800d8ec:	685a      	ldr	r2, [r3, #4]
 800d8ee:	683b      	ldr	r3, [r7, #0]
 800d8f0:	68db      	ldr	r3, [r3, #12]
 800d8f2:	f000 f959 	bl	800dba8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	689a      	ldr	r2, [r3, #8]
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d904:	609a      	str	r2, [r3, #8]
      break;
 800d906:	e03c      	b.n	800d982 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	6818      	ldr	r0, [r3, #0]
 800d90c:	683b      	ldr	r3, [r7, #0]
 800d90e:	6859      	ldr	r1, [r3, #4]
 800d910:	683b      	ldr	r3, [r7, #0]
 800d912:	68db      	ldr	r3, [r3, #12]
 800d914:	461a      	mov	r2, r3
 800d916:	f000 f8cd 	bl	800dab4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	2150      	movs	r1, #80	; 0x50
 800d920:	4618      	mov	r0, r3
 800d922:	f000 f926 	bl	800db72 <TIM_ITRx_SetConfig>
      break;
 800d926:	e02c      	b.n	800d982 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	6818      	ldr	r0, [r3, #0]
 800d92c:	683b      	ldr	r3, [r7, #0]
 800d92e:	6859      	ldr	r1, [r3, #4]
 800d930:	683b      	ldr	r3, [r7, #0]
 800d932:	68db      	ldr	r3, [r3, #12]
 800d934:	461a      	mov	r2, r3
 800d936:	f000 f8ec 	bl	800db12 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	2160      	movs	r1, #96	; 0x60
 800d940:	4618      	mov	r0, r3
 800d942:	f000 f916 	bl	800db72 <TIM_ITRx_SetConfig>
      break;
 800d946:	e01c      	b.n	800d982 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	6818      	ldr	r0, [r3, #0]
 800d94c:	683b      	ldr	r3, [r7, #0]
 800d94e:	6859      	ldr	r1, [r3, #4]
 800d950:	683b      	ldr	r3, [r7, #0]
 800d952:	68db      	ldr	r3, [r3, #12]
 800d954:	461a      	mov	r2, r3
 800d956:	f000 f8ad 	bl	800dab4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	2140      	movs	r1, #64	; 0x40
 800d960:	4618      	mov	r0, r3
 800d962:	f000 f906 	bl	800db72 <TIM_ITRx_SetConfig>
      break;
 800d966:	e00c      	b.n	800d982 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	681a      	ldr	r2, [r3, #0]
 800d96c:	683b      	ldr	r3, [r7, #0]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	4619      	mov	r1, r3
 800d972:	4610      	mov	r0, r2
 800d974:	f000 f8fd 	bl	800db72 <TIM_ITRx_SetConfig>
      break;
 800d978:	e003      	b.n	800d982 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800d97a:	2301      	movs	r3, #1
 800d97c:	73fb      	strb	r3, [r7, #15]
      break;
 800d97e:	e000      	b.n	800d982 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800d980:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	2201      	movs	r2, #1
 800d986:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	2200      	movs	r2, #0
 800d98e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d992:	7bfb      	ldrb	r3, [r7, #15]
}
 800d994:	4618      	mov	r0, r3
 800d996:	3710      	adds	r7, #16
 800d998:	46bd      	mov	sp, r7
 800d99a:	bd80      	pop	{r7, pc}

0800d99c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d99c:	b480      	push	{r7}
 800d99e:	b083      	sub	sp, #12
 800d9a0:	af00      	add	r7, sp, #0
 800d9a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d9a4:	bf00      	nop
 800d9a6:	370c      	adds	r7, #12
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ae:	4770      	bx	lr

0800d9b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d9b0:	b480      	push	{r7}
 800d9b2:	b083      	sub	sp, #12
 800d9b4:	af00      	add	r7, sp, #0
 800d9b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d9b8:	bf00      	nop
 800d9ba:	370c      	adds	r7, #12
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c2:	4770      	bx	lr

0800d9c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d9c4:	b480      	push	{r7}
 800d9c6:	b083      	sub	sp, #12
 800d9c8:	af00      	add	r7, sp, #0
 800d9ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d9cc:	bf00      	nop
 800d9ce:	370c      	adds	r7, #12
 800d9d0:	46bd      	mov	sp, r7
 800d9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d6:	4770      	bx	lr

0800d9d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d9d8:	b480      	push	{r7}
 800d9da:	b083      	sub	sp, #12
 800d9dc:	af00      	add	r7, sp, #0
 800d9de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d9e0:	bf00      	nop
 800d9e2:	370c      	adds	r7, #12
 800d9e4:	46bd      	mov	sp, r7
 800d9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ea:	4770      	bx	lr

0800d9ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d9ec:	b480      	push	{r7}
 800d9ee:	b085      	sub	sp, #20
 800d9f0:	af00      	add	r7, sp, #0
 800d9f2:	6078      	str	r0, [r7, #4]
 800d9f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	4a2a      	ldr	r2, [pc, #168]	; (800daa8 <TIM_Base_SetConfig+0xbc>)
 800da00:	4293      	cmp	r3, r2
 800da02:	d003      	beq.n	800da0c <TIM_Base_SetConfig+0x20>
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800da0a:	d108      	bne.n	800da1e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800da0c:	68fb      	ldr	r3, [r7, #12]
 800da0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800da12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800da14:	683b      	ldr	r3, [r7, #0]
 800da16:	685b      	ldr	r3, [r3, #4]
 800da18:	68fa      	ldr	r2, [r7, #12]
 800da1a:	4313      	orrs	r3, r2
 800da1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	4a21      	ldr	r2, [pc, #132]	; (800daa8 <TIM_Base_SetConfig+0xbc>)
 800da22:	4293      	cmp	r3, r2
 800da24:	d00b      	beq.n	800da3e <TIM_Base_SetConfig+0x52>
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800da2c:	d007      	beq.n	800da3e <TIM_Base_SetConfig+0x52>
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	4a1e      	ldr	r2, [pc, #120]	; (800daac <TIM_Base_SetConfig+0xc0>)
 800da32:	4293      	cmp	r3, r2
 800da34:	d003      	beq.n	800da3e <TIM_Base_SetConfig+0x52>
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	4a1d      	ldr	r2, [pc, #116]	; (800dab0 <TIM_Base_SetConfig+0xc4>)
 800da3a:	4293      	cmp	r3, r2
 800da3c:	d108      	bne.n	800da50 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800da44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800da46:	683b      	ldr	r3, [r7, #0]
 800da48:	68db      	ldr	r3, [r3, #12]
 800da4a:	68fa      	ldr	r2, [r7, #12]
 800da4c:	4313      	orrs	r3, r2
 800da4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800da56:	683b      	ldr	r3, [r7, #0]
 800da58:	695b      	ldr	r3, [r3, #20]
 800da5a:	4313      	orrs	r3, r2
 800da5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	68fa      	ldr	r2, [r7, #12]
 800da62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800da64:	683b      	ldr	r3, [r7, #0]
 800da66:	689a      	ldr	r2, [r3, #8]
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800da6c:	683b      	ldr	r3, [r7, #0]
 800da6e:	681a      	ldr	r2, [r3, #0]
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	4a0c      	ldr	r2, [pc, #48]	; (800daa8 <TIM_Base_SetConfig+0xbc>)
 800da78:	4293      	cmp	r3, r2
 800da7a:	d007      	beq.n	800da8c <TIM_Base_SetConfig+0xa0>
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	4a0b      	ldr	r2, [pc, #44]	; (800daac <TIM_Base_SetConfig+0xc0>)
 800da80:	4293      	cmp	r3, r2
 800da82:	d003      	beq.n	800da8c <TIM_Base_SetConfig+0xa0>
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	4a0a      	ldr	r2, [pc, #40]	; (800dab0 <TIM_Base_SetConfig+0xc4>)
 800da88:	4293      	cmp	r3, r2
 800da8a:	d103      	bne.n	800da94 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800da8c:	683b      	ldr	r3, [r7, #0]
 800da8e:	691a      	ldr	r2, [r3, #16]
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	2201      	movs	r2, #1
 800da98:	615a      	str	r2, [r3, #20]
}
 800da9a:	bf00      	nop
 800da9c:	3714      	adds	r7, #20
 800da9e:	46bd      	mov	sp, r7
 800daa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daa4:	4770      	bx	lr
 800daa6:	bf00      	nop
 800daa8:	40012c00 	.word	0x40012c00
 800daac:	40014000 	.word	0x40014000
 800dab0:	40014400 	.word	0x40014400

0800dab4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dab4:	b480      	push	{r7}
 800dab6:	b087      	sub	sp, #28
 800dab8:	af00      	add	r7, sp, #0
 800daba:	60f8      	str	r0, [r7, #12]
 800dabc:	60b9      	str	r1, [r7, #8]
 800dabe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800dac0:	68fb      	ldr	r3, [r7, #12]
 800dac2:	6a1b      	ldr	r3, [r3, #32]
 800dac4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	6a1b      	ldr	r3, [r3, #32]
 800daca:	f023 0201 	bic.w	r2, r3, #1
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	699b      	ldr	r3, [r3, #24]
 800dad6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800dad8:	693b      	ldr	r3, [r7, #16]
 800dada:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800dade:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	011b      	lsls	r3, r3, #4
 800dae4:	693a      	ldr	r2, [r7, #16]
 800dae6:	4313      	orrs	r3, r2
 800dae8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800daea:	697b      	ldr	r3, [r7, #20]
 800daec:	f023 030a 	bic.w	r3, r3, #10
 800daf0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800daf2:	697a      	ldr	r2, [r7, #20]
 800daf4:	68bb      	ldr	r3, [r7, #8]
 800daf6:	4313      	orrs	r3, r2
 800daf8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800dafa:	68fb      	ldr	r3, [r7, #12]
 800dafc:	693a      	ldr	r2, [r7, #16]
 800dafe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	697a      	ldr	r2, [r7, #20]
 800db04:	621a      	str	r2, [r3, #32]
}
 800db06:	bf00      	nop
 800db08:	371c      	adds	r7, #28
 800db0a:	46bd      	mov	sp, r7
 800db0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db10:	4770      	bx	lr

0800db12 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800db12:	b480      	push	{r7}
 800db14:	b087      	sub	sp, #28
 800db16:	af00      	add	r7, sp, #0
 800db18:	60f8      	str	r0, [r7, #12]
 800db1a:	60b9      	str	r1, [r7, #8]
 800db1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	6a1b      	ldr	r3, [r3, #32]
 800db22:	f023 0210 	bic.w	r2, r3, #16
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	699b      	ldr	r3, [r3, #24]
 800db2e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	6a1b      	ldr	r3, [r3, #32]
 800db34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800db36:	697b      	ldr	r3, [r7, #20]
 800db38:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800db3c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	031b      	lsls	r3, r3, #12
 800db42:	697a      	ldr	r2, [r7, #20]
 800db44:	4313      	orrs	r3, r2
 800db46:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800db48:	693b      	ldr	r3, [r7, #16]
 800db4a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800db4e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800db50:	68bb      	ldr	r3, [r7, #8]
 800db52:	011b      	lsls	r3, r3, #4
 800db54:	693a      	ldr	r2, [r7, #16]
 800db56:	4313      	orrs	r3, r2
 800db58:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	697a      	ldr	r2, [r7, #20]
 800db5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	693a      	ldr	r2, [r7, #16]
 800db64:	621a      	str	r2, [r3, #32]
}
 800db66:	bf00      	nop
 800db68:	371c      	adds	r7, #28
 800db6a:	46bd      	mov	sp, r7
 800db6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db70:	4770      	bx	lr

0800db72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800db72:	b480      	push	{r7}
 800db74:	b085      	sub	sp, #20
 800db76:	af00      	add	r7, sp, #0
 800db78:	6078      	str	r0, [r7, #4]
 800db7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	689b      	ldr	r3, [r3, #8]
 800db80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800db88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800db8a:	683a      	ldr	r2, [r7, #0]
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	4313      	orrs	r3, r2
 800db90:	f043 0307 	orr.w	r3, r3, #7
 800db94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	68fa      	ldr	r2, [r7, #12]
 800db9a:	609a      	str	r2, [r3, #8]
}
 800db9c:	bf00      	nop
 800db9e:	3714      	adds	r7, #20
 800dba0:	46bd      	mov	sp, r7
 800dba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba6:	4770      	bx	lr

0800dba8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800dba8:	b480      	push	{r7}
 800dbaa:	b087      	sub	sp, #28
 800dbac:	af00      	add	r7, sp, #0
 800dbae:	60f8      	str	r0, [r7, #12]
 800dbb0:	60b9      	str	r1, [r7, #8]
 800dbb2:	607a      	str	r2, [r7, #4]
 800dbb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	689b      	ldr	r3, [r3, #8]
 800dbba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dbbc:	697b      	ldr	r3, [r7, #20]
 800dbbe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800dbc2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800dbc4:	683b      	ldr	r3, [r7, #0]
 800dbc6:	021a      	lsls	r2, r3, #8
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	431a      	orrs	r2, r3
 800dbcc:	68bb      	ldr	r3, [r7, #8]
 800dbce:	4313      	orrs	r3, r2
 800dbd0:	697a      	ldr	r2, [r7, #20]
 800dbd2:	4313      	orrs	r3, r2
 800dbd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	697a      	ldr	r2, [r7, #20]
 800dbda:	609a      	str	r2, [r3, #8]
}
 800dbdc:	bf00      	nop
 800dbde:	371c      	adds	r7, #28
 800dbe0:	46bd      	mov	sp, r7
 800dbe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe6:	4770      	bx	lr

0800dbe8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800dbe8:	b480      	push	{r7}
 800dbea:	b085      	sub	sp, #20
 800dbec:	af00      	add	r7, sp, #0
 800dbee:	6078      	str	r0, [r7, #4]
 800dbf0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dbf8:	2b01      	cmp	r3, #1
 800dbfa:	d101      	bne.n	800dc00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800dbfc:	2302      	movs	r3, #2
 800dbfe:	e04f      	b.n	800dca0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	2201      	movs	r2, #1
 800dc04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	2202      	movs	r2, #2
 800dc0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	685b      	ldr	r3, [r3, #4]
 800dc16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	689b      	ldr	r3, [r3, #8]
 800dc1e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	4a21      	ldr	r2, [pc, #132]	; (800dcac <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800dc26:	4293      	cmp	r3, r2
 800dc28:	d108      	bne.n	800dc3c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800dc30:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800dc32:	683b      	ldr	r3, [r7, #0]
 800dc34:	685b      	ldr	r3, [r3, #4]
 800dc36:	68fa      	ldr	r2, [r7, #12]
 800dc38:	4313      	orrs	r3, r2
 800dc3a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dc42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800dc44:	683b      	ldr	r3, [r7, #0]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	68fa      	ldr	r2, [r7, #12]
 800dc4a:	4313      	orrs	r3, r2
 800dc4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	68fa      	ldr	r2, [r7, #12]
 800dc54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	4a14      	ldr	r2, [pc, #80]	; (800dcac <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800dc5c:	4293      	cmp	r3, r2
 800dc5e:	d009      	beq.n	800dc74 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dc68:	d004      	beq.n	800dc74 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	4a10      	ldr	r2, [pc, #64]	; (800dcb0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800dc70:	4293      	cmp	r3, r2
 800dc72:	d10c      	bne.n	800dc8e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800dc74:	68bb      	ldr	r3, [r7, #8]
 800dc76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dc7a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800dc7c:	683b      	ldr	r3, [r7, #0]
 800dc7e:	689b      	ldr	r3, [r3, #8]
 800dc80:	68ba      	ldr	r2, [r7, #8]
 800dc82:	4313      	orrs	r3, r2
 800dc84:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	68ba      	ldr	r2, [r7, #8]
 800dc8c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	2201      	movs	r2, #1
 800dc92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	2200      	movs	r2, #0
 800dc9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800dc9e:	2300      	movs	r3, #0
}
 800dca0:	4618      	mov	r0, r3
 800dca2:	3714      	adds	r7, #20
 800dca4:	46bd      	mov	sp, r7
 800dca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcaa:	4770      	bx	lr
 800dcac:	40012c00 	.word	0x40012c00
 800dcb0:	40014000 	.word	0x40014000

0800dcb4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800dcb4:	b480      	push	{r7}
 800dcb6:	b083      	sub	sp, #12
 800dcb8:	af00      	add	r7, sp, #0
 800dcba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800dcbc:	bf00      	nop
 800dcbe:	370c      	adds	r7, #12
 800dcc0:	46bd      	mov	sp, r7
 800dcc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcc6:	4770      	bx	lr

0800dcc8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800dcc8:	b480      	push	{r7}
 800dcca:	b083      	sub	sp, #12
 800dccc:	af00      	add	r7, sp, #0
 800dcce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800dcd0:	bf00      	nop
 800dcd2:	370c      	adds	r7, #12
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcda:	4770      	bx	lr

0800dcdc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800dcdc:	b480      	push	{r7}
 800dcde:	b083      	sub	sp, #12
 800dce0:	af00      	add	r7, sp, #0
 800dce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800dce4:	bf00      	nop
 800dce6:	370c      	adds	r7, #12
 800dce8:	46bd      	mov	sp, r7
 800dcea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcee:	4770      	bx	lr

0800dcf0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800dcf0:	b580      	push	{r7, lr}
 800dcf2:	b082      	sub	sp, #8
 800dcf4:	af00      	add	r7, sp, #0
 800dcf6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d101      	bne.n	800dd02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800dcfe:	2301      	movs	r3, #1
 800dd00:	e040      	b.n	800dd84 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d106      	bne.n	800dd18 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	2200      	movs	r2, #0
 800dd0e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800dd12:	6878      	ldr	r0, [r7, #4]
 800dd14:	f7f4 f99a 	bl	800204c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	2224      	movs	r2, #36	; 0x24
 800dd1c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	681a      	ldr	r2, [r3, #0]
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	681b      	ldr	r3, [r3, #0]
 800dd28:	f022 0201 	bic.w	r2, r2, #1
 800dd2c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800dd2e:	6878      	ldr	r0, [r7, #4]
 800dd30:	f000 fbe8 	bl	800e504 <UART_SetConfig>
 800dd34:	4603      	mov	r3, r0
 800dd36:	2b01      	cmp	r3, #1
 800dd38:	d101      	bne.n	800dd3e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800dd3a:	2301      	movs	r3, #1
 800dd3c:	e022      	b.n	800dd84 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d002      	beq.n	800dd4c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800dd46:	6878      	ldr	r0, [r7, #4]
 800dd48:	f000 fe36 	bl	800e9b8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	685a      	ldr	r2, [r3, #4]
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800dd5a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	689a      	ldr	r2, [r3, #8]
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800dd6a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	681a      	ldr	r2, [r3, #0]
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	681b      	ldr	r3, [r3, #0]
 800dd76:	f042 0201 	orr.w	r2, r2, #1
 800dd7a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800dd7c:	6878      	ldr	r0, [r7, #4]
 800dd7e:	f000 febd 	bl	800eafc <UART_CheckIdleState>
 800dd82:	4603      	mov	r3, r0
}
 800dd84:	4618      	mov	r0, r3
 800dd86:	3708      	adds	r7, #8
 800dd88:	46bd      	mov	sp, r7
 800dd8a:	bd80      	pop	{r7, pc}

0800dd8c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800dd8c:	b480      	push	{r7}
 800dd8e:	b08b      	sub	sp, #44	; 0x2c
 800dd90:	af00      	add	r7, sp, #0
 800dd92:	60f8      	str	r0, [r7, #12]
 800dd94:	60b9      	str	r1, [r7, #8]
 800dd96:	4613      	mov	r3, r2
 800dd98:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800dd9e:	2b20      	cmp	r3, #32
 800dda0:	d156      	bne.n	800de50 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 800dda2:	68bb      	ldr	r3, [r7, #8]
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d002      	beq.n	800ddae <HAL_UART_Transmit_IT+0x22>
 800dda8:	88fb      	ldrh	r3, [r7, #6]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d101      	bne.n	800ddb2 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800ddae:	2301      	movs	r3, #1
 800ddb0:	e04f      	b.n	800de52 <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800ddb8:	2b01      	cmp	r3, #1
 800ddba:	d101      	bne.n	800ddc0 <HAL_UART_Transmit_IT+0x34>
 800ddbc:	2302      	movs	r3, #2
 800ddbe:	e048      	b.n	800de52 <HAL_UART_Transmit_IT+0xc6>
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	2201      	movs	r2, #1
 800ddc4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	68ba      	ldr	r2, [r7, #8]
 800ddcc:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	88fa      	ldrh	r2, [r7, #6]
 800ddd2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	88fa      	ldrh	r2, [r7, #6]
 800ddda:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	2200      	movs	r2, #0
 800dde2:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	2200      	movs	r2, #0
 800dde8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	2221      	movs	r2, #33	; 0x21
 800ddf0:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	689b      	ldr	r3, [r3, #8]
 800ddf6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ddfa:	d107      	bne.n	800de0c <HAL_UART_Transmit_IT+0x80>
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	691b      	ldr	r3, [r3, #16]
 800de00:	2b00      	cmp	r3, #0
 800de02:	d103      	bne.n	800de0c <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	4a16      	ldr	r2, [pc, #88]	; (800de60 <HAL_UART_Transmit_IT+0xd4>)
 800de08:	669a      	str	r2, [r3, #104]	; 0x68
 800de0a:	e002      	b.n	800de12 <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	4a15      	ldr	r2, [pc, #84]	; (800de64 <HAL_UART_Transmit_IT+0xd8>)
 800de10:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	2200      	movs	r2, #0
 800de16:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de20:	697b      	ldr	r3, [r7, #20]
 800de22:	e853 3f00 	ldrex	r3, [r3]
 800de26:	613b      	str	r3, [r7, #16]
   return(result);
 800de28:	693b      	ldr	r3, [r7, #16]
 800de2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800de2e:	627b      	str	r3, [r7, #36]	; 0x24
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	461a      	mov	r2, r3
 800de36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de38:	623b      	str	r3, [r7, #32]
 800de3a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de3c:	69f9      	ldr	r1, [r7, #28]
 800de3e:	6a3a      	ldr	r2, [r7, #32]
 800de40:	e841 2300 	strex	r3, r2, [r1]
 800de44:	61bb      	str	r3, [r7, #24]
   return(result);
 800de46:	69bb      	ldr	r3, [r7, #24]
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d1e6      	bne.n	800de1a <HAL_UART_Transmit_IT+0x8e>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800de4c:	2300      	movs	r3, #0
 800de4e:	e000      	b.n	800de52 <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 800de50:	2302      	movs	r3, #2
  }
}
 800de52:	4618      	mov	r0, r3
 800de54:	372c      	adds	r7, #44	; 0x2c
 800de56:	46bd      	mov	sp, r7
 800de58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de5c:	4770      	bx	lr
 800de5e:	bf00      	nop
 800de60:	0800f057 	.word	0x0800f057
 800de64:	0800ef9f 	.word	0x0800ef9f

0800de68 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800de68:	b580      	push	{r7, lr}
 800de6a:	b08a      	sub	sp, #40	; 0x28
 800de6c:	af00      	add	r7, sp, #0
 800de6e:	60f8      	str	r0, [r7, #12]
 800de70:	60b9      	str	r1, [r7, #8]
 800de72:	4613      	mov	r3, r2
 800de74:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800de7a:	2b20      	cmp	r3, #32
 800de7c:	d142      	bne.n	800df04 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800de7e:	68bb      	ldr	r3, [r7, #8]
 800de80:	2b00      	cmp	r3, #0
 800de82:	d002      	beq.n	800de8a <HAL_UART_Receive_IT+0x22>
 800de84:	88fb      	ldrh	r3, [r7, #6]
 800de86:	2b00      	cmp	r3, #0
 800de88:	d101      	bne.n	800de8e <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800de8a:	2301      	movs	r3, #1
 800de8c:	e03b      	b.n	800df06 <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800de94:	2b01      	cmp	r3, #1
 800de96:	d101      	bne.n	800de9c <HAL_UART_Receive_IT+0x34>
 800de98:	2302      	movs	r3, #2
 800de9a:	e034      	b.n	800df06 <HAL_UART_Receive_IT+0x9e>
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	2201      	movs	r2, #1
 800dea0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	2200      	movs	r2, #0
 800dea8:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	4a18      	ldr	r2, [pc, #96]	; (800df10 <HAL_UART_Receive_IT+0xa8>)
 800deb0:	4293      	cmp	r3, r2
 800deb2:	d01f      	beq.n	800def4 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	685b      	ldr	r3, [r3, #4]
 800deba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d018      	beq.n	800def4 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dec8:	697b      	ldr	r3, [r7, #20]
 800deca:	e853 3f00 	ldrex	r3, [r3]
 800dece:	613b      	str	r3, [r7, #16]
   return(result);
 800ded0:	693b      	ldr	r3, [r7, #16]
 800ded2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ded6:	627b      	str	r3, [r7, #36]	; 0x24
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	461a      	mov	r2, r3
 800dede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dee0:	623b      	str	r3, [r7, #32]
 800dee2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dee4:	69f9      	ldr	r1, [r7, #28]
 800dee6:	6a3a      	ldr	r2, [r7, #32]
 800dee8:	e841 2300 	strex	r3, r2, [r1]
 800deec:	61bb      	str	r3, [r7, #24]
   return(result);
 800deee:	69bb      	ldr	r3, [r7, #24]
 800def0:	2b00      	cmp	r3, #0
 800def2:	d1e6      	bne.n	800dec2 <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800def4:	88fb      	ldrh	r3, [r7, #6]
 800def6:	461a      	mov	r2, r3
 800def8:	68b9      	ldr	r1, [r7, #8]
 800defa:	68f8      	ldr	r0, [r7, #12]
 800defc:	f000 ff0c 	bl	800ed18 <UART_Start_Receive_IT>
 800df00:	4603      	mov	r3, r0
 800df02:	e000      	b.n	800df06 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800df04:	2302      	movs	r3, #2
  }
}
 800df06:	4618      	mov	r0, r3
 800df08:	3728      	adds	r7, #40	; 0x28
 800df0a:	46bd      	mov	sp, r7
 800df0c:	bd80      	pop	{r7, pc}
 800df0e:	bf00      	nop
 800df10:	40008000 	.word	0x40008000

0800df14 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800df14:	b580      	push	{r7, lr}
 800df16:	b0ba      	sub	sp, #232	; 0xe8
 800df18:	af00      	add	r7, sp, #0
 800df1a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	69db      	ldr	r3, [r3, #28]
 800df22:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	681b      	ldr	r3, [r3, #0]
 800df34:	689b      	ldr	r3, [r3, #8]
 800df36:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800df3a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800df3e:	f640 030f 	movw	r3, #2063	; 0x80f
 800df42:	4013      	ands	r3, r2
 800df44:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800df48:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d115      	bne.n	800df7c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800df50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800df54:	f003 0320 	and.w	r3, r3, #32
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d00f      	beq.n	800df7c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800df5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800df60:	f003 0320 	and.w	r3, r3, #32
 800df64:	2b00      	cmp	r3, #0
 800df66:	d009      	beq.n	800df7c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	f000 82a6 	beq.w	800e4be <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800df76:	6878      	ldr	r0, [r7, #4]
 800df78:	4798      	blx	r3
      }
      return;
 800df7a:	e2a0      	b.n	800e4be <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800df7c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800df80:	2b00      	cmp	r3, #0
 800df82:	f000 8117 	beq.w	800e1b4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800df86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800df8a:	f003 0301 	and.w	r3, r3, #1
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d106      	bne.n	800dfa0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800df92:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800df96:	4b85      	ldr	r3, [pc, #532]	; (800e1ac <HAL_UART_IRQHandler+0x298>)
 800df98:	4013      	ands	r3, r2
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	f000 810a 	beq.w	800e1b4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800dfa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dfa4:	f003 0301 	and.w	r3, r3, #1
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d011      	beq.n	800dfd0 <HAL_UART_IRQHandler+0xbc>
 800dfac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dfb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d00b      	beq.n	800dfd0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	681b      	ldr	r3, [r3, #0]
 800dfbc:	2201      	movs	r2, #1
 800dfbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dfc6:	f043 0201 	orr.w	r2, r3, #1
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dfd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dfd4:	f003 0302 	and.w	r3, r3, #2
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d011      	beq.n	800e000 <HAL_UART_IRQHandler+0xec>
 800dfdc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dfe0:	f003 0301 	and.w	r3, r3, #1
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d00b      	beq.n	800e000 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	2202      	movs	r2, #2
 800dfee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dff6:	f043 0204 	orr.w	r2, r3, #4
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e000:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e004:	f003 0304 	and.w	r3, r3, #4
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d011      	beq.n	800e030 <HAL_UART_IRQHandler+0x11c>
 800e00c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e010:	f003 0301 	and.w	r3, r3, #1
 800e014:	2b00      	cmp	r3, #0
 800e016:	d00b      	beq.n	800e030 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	2204      	movs	r2, #4
 800e01e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e026:	f043 0202 	orr.w	r2, r3, #2
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e030:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e034:	f003 0308 	and.w	r3, r3, #8
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d017      	beq.n	800e06c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800e03c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e040:	f003 0320 	and.w	r3, r3, #32
 800e044:	2b00      	cmp	r3, #0
 800e046:	d105      	bne.n	800e054 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800e048:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e04c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800e050:	2b00      	cmp	r3, #0
 800e052:	d00b      	beq.n	800e06c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	2208      	movs	r2, #8
 800e05a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e062:	f043 0208 	orr.w	r2, r3, #8
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e06c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e070:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e074:	2b00      	cmp	r3, #0
 800e076:	d012      	beq.n	800e09e <HAL_UART_IRQHandler+0x18a>
 800e078:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e07c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e080:	2b00      	cmp	r3, #0
 800e082:	d00c      	beq.n	800e09e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e08c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e094:	f043 0220 	orr.w	r2, r3, #32
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	f000 820c 	beq.w	800e4c2 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800e0aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e0ae:	f003 0320 	and.w	r3, r3, #32
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d00d      	beq.n	800e0d2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800e0b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e0ba:	f003 0320 	and.w	r3, r3, #32
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d007      	beq.n	800e0d2 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	d003      	beq.n	800e0d2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e0ce:	6878      	ldr	r0, [r7, #4]
 800e0d0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e0d8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	689b      	ldr	r3, [r3, #8]
 800e0e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e0e6:	2b40      	cmp	r3, #64	; 0x40
 800e0e8:	d005      	beq.n	800e0f6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e0ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800e0ee:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d04f      	beq.n	800e196 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e0f6:	6878      	ldr	r0, [r7, #4]
 800e0f8:	f000 fed8 	bl	800eeac <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	681b      	ldr	r3, [r3, #0]
 800e100:	689b      	ldr	r3, [r3, #8]
 800e102:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e106:	2b40      	cmp	r3, #64	; 0x40
 800e108:	d141      	bne.n	800e18e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	3308      	adds	r3, #8
 800e110:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e114:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800e118:	e853 3f00 	ldrex	r3, [r3]
 800e11c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800e120:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800e124:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e128:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	3308      	adds	r3, #8
 800e132:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800e136:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800e13a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e13e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800e142:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800e146:	e841 2300 	strex	r3, r2, [r1]
 800e14a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800e14e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800e152:	2b00      	cmp	r3, #0
 800e154:	d1d9      	bne.n	800e10a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	d013      	beq.n	800e186 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e162:	4a13      	ldr	r2, [pc, #76]	; (800e1b0 <HAL_UART_IRQHandler+0x29c>)
 800e164:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e16a:	4618      	mov	r0, r3
 800e16c:	f7fc fd23 	bl	800abb6 <HAL_DMA_Abort_IT>
 800e170:	4603      	mov	r3, r0
 800e172:	2b00      	cmp	r3, #0
 800e174:	d017      	beq.n	800e1a6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e17a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e17c:	687a      	ldr	r2, [r7, #4]
 800e17e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800e180:	4610      	mov	r0, r2
 800e182:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e184:	e00f      	b.n	800e1a6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e186:	6878      	ldr	r0, [r7, #4]
 800e188:	f000 f9a6 	bl	800e4d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e18c:	e00b      	b.n	800e1a6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e18e:	6878      	ldr	r0, [r7, #4]
 800e190:	f000 f9a2 	bl	800e4d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e194:	e007      	b.n	800e1a6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e196:	6878      	ldr	r0, [r7, #4]
 800e198:	f000 f99e 	bl	800e4d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	2200      	movs	r2, #0
 800e1a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800e1a4:	e18d      	b.n	800e4c2 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e1a6:	bf00      	nop
    return;
 800e1a8:	e18b      	b.n	800e4c2 <HAL_UART_IRQHandler+0x5ae>
 800e1aa:	bf00      	nop
 800e1ac:	04000120 	.word	0x04000120
 800e1b0:	0800ef73 	.word	0x0800ef73

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e1b8:	2b01      	cmp	r3, #1
 800e1ba:	f040 8146 	bne.w	800e44a <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e1be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e1c2:	f003 0310 	and.w	r3, r3, #16
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	f000 813f 	beq.w	800e44a <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e1cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e1d0:	f003 0310 	and.w	r3, r3, #16
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	f000 8138 	beq.w	800e44a <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	2210      	movs	r2, #16
 800e1e0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	689b      	ldr	r3, [r3, #8]
 800e1e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e1ec:	2b40      	cmp	r3, #64	; 0x40
 800e1ee:	f040 80b4 	bne.w	800e35a <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e1f6:	681b      	ldr	r3, [r3, #0]
 800e1f8:	685b      	ldr	r3, [r3, #4]
 800e1fa:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e1fe:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800e202:	2b00      	cmp	r3, #0
 800e204:	f000 815f 	beq.w	800e4c6 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800e20e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e212:	429a      	cmp	r2, r3
 800e214:	f080 8157 	bcs.w	800e4c6 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e21e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	f003 0320 	and.w	r3, r3, #32
 800e22e:	2b00      	cmp	r3, #0
 800e230:	f040 8085 	bne.w	800e33e <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e23c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e240:	e853 3f00 	ldrex	r3, [r3]
 800e244:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800e248:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e24c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e250:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	461a      	mov	r2, r3
 800e25a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800e25e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800e262:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e266:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800e26a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800e26e:	e841 2300 	strex	r3, r2, [r1]
 800e272:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800e276:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d1da      	bne.n	800e234 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	3308      	adds	r3, #8
 800e284:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e286:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e288:	e853 3f00 	ldrex	r3, [r3]
 800e28c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800e28e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e290:	f023 0301 	bic.w	r3, r3, #1
 800e294:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	681b      	ldr	r3, [r3, #0]
 800e29c:	3308      	adds	r3, #8
 800e29e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800e2a2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800e2a6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2a8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800e2aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e2ae:	e841 2300 	strex	r3, r2, [r1]
 800e2b2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800e2b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d1e1      	bne.n	800e27e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	681b      	ldr	r3, [r3, #0]
 800e2be:	3308      	adds	r3, #8
 800e2c0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e2c4:	e853 3f00 	ldrex	r3, [r3]
 800e2c8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800e2ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e2cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e2d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	3308      	adds	r3, #8
 800e2da:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800e2de:	66fa      	str	r2, [r7, #108]	; 0x6c
 800e2e0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2e2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e2e4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e2e6:	e841 2300 	strex	r3, r2, [r1]
 800e2ea:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800e2ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d1e3      	bne.n	800e2ba <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	2220      	movs	r2, #32
 800e2f6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e304:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e306:	e853 3f00 	ldrex	r3, [r3]
 800e30a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800e30c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e30e:	f023 0310 	bic.w	r3, r3, #16
 800e312:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	461a      	mov	r2, r3
 800e31c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e320:	65bb      	str	r3, [r7, #88]	; 0x58
 800e322:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e324:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e326:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e328:	e841 2300 	strex	r3, r2, [r1]
 800e32c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800e32e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e330:	2b00      	cmp	r3, #0
 800e332:	d1e4      	bne.n	800e2fe <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e338:	4618      	mov	r0, r3
 800e33a:	f7fc fbfe 	bl	800ab3a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e34a:	b29b      	uxth	r3, r3
 800e34c:	1ad3      	subs	r3, r2, r3
 800e34e:	b29b      	uxth	r3, r3
 800e350:	4619      	mov	r1, r3
 800e352:	6878      	ldr	r0, [r7, #4]
 800e354:	f000 f8ca 	bl	800e4ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e358:	e0b5      	b.n	800e4c6 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e366:	b29b      	uxth	r3, r3
 800e368:	1ad3      	subs	r3, r2, r3
 800e36a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e374:	b29b      	uxth	r3, r3
 800e376:	2b00      	cmp	r3, #0
 800e378:	f000 80a7 	beq.w	800e4ca <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800e37c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e380:	2b00      	cmp	r3, #0
 800e382:	f000 80a2 	beq.w	800e4ca <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e38c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e38e:	e853 3f00 	ldrex	r3, [r3]
 800e392:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e394:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e396:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e39a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	461a      	mov	r2, r3
 800e3a4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800e3a8:	647b      	str	r3, [r7, #68]	; 0x44
 800e3aa:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3ac:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e3ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e3b0:	e841 2300 	strex	r3, r2, [r1]
 800e3b4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e3b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d1e4      	bne.n	800e386 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	3308      	adds	r3, #8
 800e3c2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3c6:	e853 3f00 	ldrex	r3, [r3]
 800e3ca:	623b      	str	r3, [r7, #32]
   return(result);
 800e3cc:	6a3b      	ldr	r3, [r7, #32]
 800e3ce:	f023 0301 	bic.w	r3, r3, #1
 800e3d2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	3308      	adds	r3, #8
 800e3dc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800e3e0:	633a      	str	r2, [r7, #48]	; 0x30
 800e3e2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3e4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e3e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e3e8:	e841 2300 	strex	r3, r2, [r1]
 800e3ec:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e3ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d1e3      	bne.n	800e3bc <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	2220      	movs	r2, #32
 800e3f8:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	2200      	movs	r2, #0
 800e3fe:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	2200      	movs	r2, #0
 800e404:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	681b      	ldr	r3, [r3, #0]
 800e40a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e40c:	693b      	ldr	r3, [r7, #16]
 800e40e:	e853 3f00 	ldrex	r3, [r3]
 800e412:	60fb      	str	r3, [r7, #12]
   return(result);
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	f023 0310 	bic.w	r3, r3, #16
 800e41a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	461a      	mov	r2, r3
 800e424:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800e428:	61fb      	str	r3, [r7, #28]
 800e42a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e42c:	69b9      	ldr	r1, [r7, #24]
 800e42e:	69fa      	ldr	r2, [r7, #28]
 800e430:	e841 2300 	strex	r3, r2, [r1]
 800e434:	617b      	str	r3, [r7, #20]
   return(result);
 800e436:	697b      	ldr	r3, [r7, #20]
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d1e4      	bne.n	800e406 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e43c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e440:	4619      	mov	r1, r3
 800e442:	6878      	ldr	r0, [r7, #4]
 800e444:	f000 f852 	bl	800e4ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e448:	e03f      	b.n	800e4ca <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e44a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e44e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e452:	2b00      	cmp	r3, #0
 800e454:	d00e      	beq.n	800e474 <HAL_UART_IRQHandler+0x560>
 800e456:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e45a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d008      	beq.n	800e474 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800e46a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e46c:	6878      	ldr	r0, [r7, #4]
 800e46e:	f000 ffdc 	bl	800f42a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e472:	e02d      	b.n	800e4d0 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800e474:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e478:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d00e      	beq.n	800e49e <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800e480:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e484:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d008      	beq.n	800e49e <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e490:	2b00      	cmp	r3, #0
 800e492:	d01c      	beq.n	800e4ce <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e498:	6878      	ldr	r0, [r7, #4]
 800e49a:	4798      	blx	r3
    }
    return;
 800e49c:	e017      	b.n	800e4ce <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e49e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e4a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	d012      	beq.n	800e4d0 <HAL_UART_IRQHandler+0x5bc>
 800e4aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e4ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d00c      	beq.n	800e4d0 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800e4b6:	6878      	ldr	r0, [r7, #4]
 800e4b8:	f000 fe2d 	bl	800f116 <UART_EndTransmit_IT>
    return;
 800e4bc:	e008      	b.n	800e4d0 <HAL_UART_IRQHandler+0x5bc>
      return;
 800e4be:	bf00      	nop
 800e4c0:	e006      	b.n	800e4d0 <HAL_UART_IRQHandler+0x5bc>
    return;
 800e4c2:	bf00      	nop
 800e4c4:	e004      	b.n	800e4d0 <HAL_UART_IRQHandler+0x5bc>
      return;
 800e4c6:	bf00      	nop
 800e4c8:	e002      	b.n	800e4d0 <HAL_UART_IRQHandler+0x5bc>
      return;
 800e4ca:	bf00      	nop
 800e4cc:	e000      	b.n	800e4d0 <HAL_UART_IRQHandler+0x5bc>
    return;
 800e4ce:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800e4d0:	37e8      	adds	r7, #232	; 0xe8
 800e4d2:	46bd      	mov	sp, r7
 800e4d4:	bd80      	pop	{r7, pc}
 800e4d6:	bf00      	nop

0800e4d8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e4d8:	b480      	push	{r7}
 800e4da:	b083      	sub	sp, #12
 800e4dc:	af00      	add	r7, sp, #0
 800e4de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e4e0:	bf00      	nop
 800e4e2:	370c      	adds	r7, #12
 800e4e4:	46bd      	mov	sp, r7
 800e4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ea:	4770      	bx	lr

0800e4ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e4ec:	b480      	push	{r7}
 800e4ee:	b083      	sub	sp, #12
 800e4f0:	af00      	add	r7, sp, #0
 800e4f2:	6078      	str	r0, [r7, #4]
 800e4f4:	460b      	mov	r3, r1
 800e4f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e4f8:	bf00      	nop
 800e4fa:	370c      	adds	r7, #12
 800e4fc:	46bd      	mov	sp, r7
 800e4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e502:	4770      	bx	lr

0800e504 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e504:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e508:	b08a      	sub	sp, #40	; 0x28
 800e50a:	af00      	add	r7, sp, #0
 800e50c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e50e:	2300      	movs	r3, #0
 800e510:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	689a      	ldr	r2, [r3, #8]
 800e518:	68fb      	ldr	r3, [r7, #12]
 800e51a:	691b      	ldr	r3, [r3, #16]
 800e51c:	431a      	orrs	r2, r3
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	695b      	ldr	r3, [r3, #20]
 800e522:	431a      	orrs	r2, r3
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	69db      	ldr	r3, [r3, #28]
 800e528:	4313      	orrs	r3, r2
 800e52a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	681a      	ldr	r2, [r3, #0]
 800e532:	4b9e      	ldr	r3, [pc, #632]	; (800e7ac <UART_SetConfig+0x2a8>)
 800e534:	4013      	ands	r3, r2
 800e536:	68fa      	ldr	r2, [r7, #12]
 800e538:	6812      	ldr	r2, [r2, #0]
 800e53a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e53c:	430b      	orrs	r3, r1
 800e53e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	685b      	ldr	r3, [r3, #4]
 800e546:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	68da      	ldr	r2, [r3, #12]
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	430a      	orrs	r2, r1
 800e554:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	699b      	ldr	r3, [r3, #24]
 800e55a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e55c:	68fb      	ldr	r3, [r7, #12]
 800e55e:	681b      	ldr	r3, [r3, #0]
 800e560:	4a93      	ldr	r2, [pc, #588]	; (800e7b0 <UART_SetConfig+0x2ac>)
 800e562:	4293      	cmp	r3, r2
 800e564:	d004      	beq.n	800e570 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	6a1b      	ldr	r3, [r3, #32]
 800e56a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e56c:	4313      	orrs	r3, r2
 800e56e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	689b      	ldr	r3, [r3, #8]
 800e576:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e580:	430a      	orrs	r2, r1
 800e582:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e584:	68fb      	ldr	r3, [r7, #12]
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	4a8a      	ldr	r2, [pc, #552]	; (800e7b4 <UART_SetConfig+0x2b0>)
 800e58a:	4293      	cmp	r3, r2
 800e58c:	d126      	bne.n	800e5dc <UART_SetConfig+0xd8>
 800e58e:	4b8a      	ldr	r3, [pc, #552]	; (800e7b8 <UART_SetConfig+0x2b4>)
 800e590:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e594:	f003 0303 	and.w	r3, r3, #3
 800e598:	2b03      	cmp	r3, #3
 800e59a:	d81b      	bhi.n	800e5d4 <UART_SetConfig+0xd0>
 800e59c:	a201      	add	r2, pc, #4	; (adr r2, 800e5a4 <UART_SetConfig+0xa0>)
 800e59e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5a2:	bf00      	nop
 800e5a4:	0800e5b5 	.word	0x0800e5b5
 800e5a8:	0800e5c5 	.word	0x0800e5c5
 800e5ac:	0800e5bd 	.word	0x0800e5bd
 800e5b0:	0800e5cd 	.word	0x0800e5cd
 800e5b4:	2301      	movs	r3, #1
 800e5b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e5ba:	e0ab      	b.n	800e714 <UART_SetConfig+0x210>
 800e5bc:	2302      	movs	r3, #2
 800e5be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e5c2:	e0a7      	b.n	800e714 <UART_SetConfig+0x210>
 800e5c4:	2304      	movs	r3, #4
 800e5c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e5ca:	e0a3      	b.n	800e714 <UART_SetConfig+0x210>
 800e5cc:	2308      	movs	r3, #8
 800e5ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e5d2:	e09f      	b.n	800e714 <UART_SetConfig+0x210>
 800e5d4:	2310      	movs	r3, #16
 800e5d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e5da:	e09b      	b.n	800e714 <UART_SetConfig+0x210>
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	4a76      	ldr	r2, [pc, #472]	; (800e7bc <UART_SetConfig+0x2b8>)
 800e5e2:	4293      	cmp	r3, r2
 800e5e4:	d138      	bne.n	800e658 <UART_SetConfig+0x154>
 800e5e6:	4b74      	ldr	r3, [pc, #464]	; (800e7b8 <UART_SetConfig+0x2b4>)
 800e5e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e5ec:	f003 030c 	and.w	r3, r3, #12
 800e5f0:	2b0c      	cmp	r3, #12
 800e5f2:	d82d      	bhi.n	800e650 <UART_SetConfig+0x14c>
 800e5f4:	a201      	add	r2, pc, #4	; (adr r2, 800e5fc <UART_SetConfig+0xf8>)
 800e5f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5fa:	bf00      	nop
 800e5fc:	0800e631 	.word	0x0800e631
 800e600:	0800e651 	.word	0x0800e651
 800e604:	0800e651 	.word	0x0800e651
 800e608:	0800e651 	.word	0x0800e651
 800e60c:	0800e641 	.word	0x0800e641
 800e610:	0800e651 	.word	0x0800e651
 800e614:	0800e651 	.word	0x0800e651
 800e618:	0800e651 	.word	0x0800e651
 800e61c:	0800e639 	.word	0x0800e639
 800e620:	0800e651 	.word	0x0800e651
 800e624:	0800e651 	.word	0x0800e651
 800e628:	0800e651 	.word	0x0800e651
 800e62c:	0800e649 	.word	0x0800e649
 800e630:	2300      	movs	r3, #0
 800e632:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e636:	e06d      	b.n	800e714 <UART_SetConfig+0x210>
 800e638:	2302      	movs	r3, #2
 800e63a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e63e:	e069      	b.n	800e714 <UART_SetConfig+0x210>
 800e640:	2304      	movs	r3, #4
 800e642:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e646:	e065      	b.n	800e714 <UART_SetConfig+0x210>
 800e648:	2308      	movs	r3, #8
 800e64a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e64e:	e061      	b.n	800e714 <UART_SetConfig+0x210>
 800e650:	2310      	movs	r3, #16
 800e652:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e656:	e05d      	b.n	800e714 <UART_SetConfig+0x210>
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	4a58      	ldr	r2, [pc, #352]	; (800e7c0 <UART_SetConfig+0x2bc>)
 800e65e:	4293      	cmp	r3, r2
 800e660:	d125      	bne.n	800e6ae <UART_SetConfig+0x1aa>
 800e662:	4b55      	ldr	r3, [pc, #340]	; (800e7b8 <UART_SetConfig+0x2b4>)
 800e664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e668:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800e66c:	2b30      	cmp	r3, #48	; 0x30
 800e66e:	d016      	beq.n	800e69e <UART_SetConfig+0x19a>
 800e670:	2b30      	cmp	r3, #48	; 0x30
 800e672:	d818      	bhi.n	800e6a6 <UART_SetConfig+0x1a2>
 800e674:	2b20      	cmp	r3, #32
 800e676:	d00a      	beq.n	800e68e <UART_SetConfig+0x18a>
 800e678:	2b20      	cmp	r3, #32
 800e67a:	d814      	bhi.n	800e6a6 <UART_SetConfig+0x1a2>
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d002      	beq.n	800e686 <UART_SetConfig+0x182>
 800e680:	2b10      	cmp	r3, #16
 800e682:	d008      	beq.n	800e696 <UART_SetConfig+0x192>
 800e684:	e00f      	b.n	800e6a6 <UART_SetConfig+0x1a2>
 800e686:	2300      	movs	r3, #0
 800e688:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e68c:	e042      	b.n	800e714 <UART_SetConfig+0x210>
 800e68e:	2302      	movs	r3, #2
 800e690:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e694:	e03e      	b.n	800e714 <UART_SetConfig+0x210>
 800e696:	2304      	movs	r3, #4
 800e698:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e69c:	e03a      	b.n	800e714 <UART_SetConfig+0x210>
 800e69e:	2308      	movs	r3, #8
 800e6a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e6a4:	e036      	b.n	800e714 <UART_SetConfig+0x210>
 800e6a6:	2310      	movs	r3, #16
 800e6a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e6ac:	e032      	b.n	800e714 <UART_SetConfig+0x210>
 800e6ae:	68fb      	ldr	r3, [r7, #12]
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	4a3f      	ldr	r2, [pc, #252]	; (800e7b0 <UART_SetConfig+0x2ac>)
 800e6b4:	4293      	cmp	r3, r2
 800e6b6:	d12a      	bne.n	800e70e <UART_SetConfig+0x20a>
 800e6b8:	4b3f      	ldr	r3, [pc, #252]	; (800e7b8 <UART_SetConfig+0x2b4>)
 800e6ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e6be:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e6c2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e6c6:	d01a      	beq.n	800e6fe <UART_SetConfig+0x1fa>
 800e6c8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e6cc:	d81b      	bhi.n	800e706 <UART_SetConfig+0x202>
 800e6ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e6d2:	d00c      	beq.n	800e6ee <UART_SetConfig+0x1ea>
 800e6d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e6d8:	d815      	bhi.n	800e706 <UART_SetConfig+0x202>
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d003      	beq.n	800e6e6 <UART_SetConfig+0x1e2>
 800e6de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e6e2:	d008      	beq.n	800e6f6 <UART_SetConfig+0x1f2>
 800e6e4:	e00f      	b.n	800e706 <UART_SetConfig+0x202>
 800e6e6:	2300      	movs	r3, #0
 800e6e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e6ec:	e012      	b.n	800e714 <UART_SetConfig+0x210>
 800e6ee:	2302      	movs	r3, #2
 800e6f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e6f4:	e00e      	b.n	800e714 <UART_SetConfig+0x210>
 800e6f6:	2304      	movs	r3, #4
 800e6f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e6fc:	e00a      	b.n	800e714 <UART_SetConfig+0x210>
 800e6fe:	2308      	movs	r3, #8
 800e700:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e704:	e006      	b.n	800e714 <UART_SetConfig+0x210>
 800e706:	2310      	movs	r3, #16
 800e708:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e70c:	e002      	b.n	800e714 <UART_SetConfig+0x210>
 800e70e:	2310      	movs	r3, #16
 800e710:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	681b      	ldr	r3, [r3, #0]
 800e718:	4a25      	ldr	r2, [pc, #148]	; (800e7b0 <UART_SetConfig+0x2ac>)
 800e71a:	4293      	cmp	r3, r2
 800e71c:	f040 808a 	bne.w	800e834 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e720:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e724:	2b08      	cmp	r3, #8
 800e726:	d824      	bhi.n	800e772 <UART_SetConfig+0x26e>
 800e728:	a201      	add	r2, pc, #4	; (adr r2, 800e730 <UART_SetConfig+0x22c>)
 800e72a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e72e:	bf00      	nop
 800e730:	0800e755 	.word	0x0800e755
 800e734:	0800e773 	.word	0x0800e773
 800e738:	0800e75d 	.word	0x0800e75d
 800e73c:	0800e773 	.word	0x0800e773
 800e740:	0800e763 	.word	0x0800e763
 800e744:	0800e773 	.word	0x0800e773
 800e748:	0800e773 	.word	0x0800e773
 800e74c:	0800e773 	.word	0x0800e773
 800e750:	0800e76b 	.word	0x0800e76b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e754:	f7fd fb6a 	bl	800be2c <HAL_RCC_GetPCLK1Freq>
 800e758:	61f8      	str	r0, [r7, #28]
        break;
 800e75a:	e010      	b.n	800e77e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e75c:	4b19      	ldr	r3, [pc, #100]	; (800e7c4 <UART_SetConfig+0x2c0>)
 800e75e:	61fb      	str	r3, [r7, #28]
        break;
 800e760:	e00d      	b.n	800e77e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e762:	f7fd facb 	bl	800bcfc <HAL_RCC_GetSysClockFreq>
 800e766:	61f8      	str	r0, [r7, #28]
        break;
 800e768:	e009      	b.n	800e77e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e76a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e76e:	61fb      	str	r3, [r7, #28]
        break;
 800e770:	e005      	b.n	800e77e <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 800e772:	2300      	movs	r3, #0
 800e774:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e776:	2301      	movs	r3, #1
 800e778:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e77c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e77e:	69fb      	ldr	r3, [r7, #28]
 800e780:	2b00      	cmp	r3, #0
 800e782:	f000 8109 	beq.w	800e998 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	685a      	ldr	r2, [r3, #4]
 800e78a:	4613      	mov	r3, r2
 800e78c:	005b      	lsls	r3, r3, #1
 800e78e:	4413      	add	r3, r2
 800e790:	69fa      	ldr	r2, [r7, #28]
 800e792:	429a      	cmp	r2, r3
 800e794:	d305      	bcc.n	800e7a2 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	685b      	ldr	r3, [r3, #4]
 800e79a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800e79c:	69fa      	ldr	r2, [r7, #28]
 800e79e:	429a      	cmp	r2, r3
 800e7a0:	d912      	bls.n	800e7c8 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800e7a2:	2301      	movs	r3, #1
 800e7a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e7a8:	e0f6      	b.n	800e998 <UART_SetConfig+0x494>
 800e7aa:	bf00      	nop
 800e7ac:	efff69f3 	.word	0xefff69f3
 800e7b0:	40008000 	.word	0x40008000
 800e7b4:	40013800 	.word	0x40013800
 800e7b8:	40021000 	.word	0x40021000
 800e7bc:	40004400 	.word	0x40004400
 800e7c0:	40004800 	.word	0x40004800
 800e7c4:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800e7c8:	69fb      	ldr	r3, [r7, #28]
 800e7ca:	2200      	movs	r2, #0
 800e7cc:	461c      	mov	r4, r3
 800e7ce:	4615      	mov	r5, r2
 800e7d0:	f04f 0200 	mov.w	r2, #0
 800e7d4:	f04f 0300 	mov.w	r3, #0
 800e7d8:	022b      	lsls	r3, r5, #8
 800e7da:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800e7de:	0222      	lsls	r2, r4, #8
 800e7e0:	68f9      	ldr	r1, [r7, #12]
 800e7e2:	6849      	ldr	r1, [r1, #4]
 800e7e4:	0849      	lsrs	r1, r1, #1
 800e7e6:	2000      	movs	r0, #0
 800e7e8:	4688      	mov	r8, r1
 800e7ea:	4681      	mov	r9, r0
 800e7ec:	eb12 0a08 	adds.w	sl, r2, r8
 800e7f0:	eb43 0b09 	adc.w	fp, r3, r9
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	685b      	ldr	r3, [r3, #4]
 800e7f8:	2200      	movs	r2, #0
 800e7fa:	603b      	str	r3, [r7, #0]
 800e7fc:	607a      	str	r2, [r7, #4]
 800e7fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e802:	4650      	mov	r0, sl
 800e804:	4659      	mov	r1, fp
 800e806:	f7f1 fd43 	bl	8000290 <__aeabi_uldivmod>
 800e80a:	4602      	mov	r2, r0
 800e80c:	460b      	mov	r3, r1
 800e80e:	4613      	mov	r3, r2
 800e810:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e812:	69bb      	ldr	r3, [r7, #24]
 800e814:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e818:	d308      	bcc.n	800e82c <UART_SetConfig+0x328>
 800e81a:	69bb      	ldr	r3, [r7, #24]
 800e81c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e820:	d204      	bcs.n	800e82c <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	681b      	ldr	r3, [r3, #0]
 800e826:	69ba      	ldr	r2, [r7, #24]
 800e828:	60da      	str	r2, [r3, #12]
 800e82a:	e0b5      	b.n	800e998 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 800e82c:	2301      	movs	r3, #1
 800e82e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e832:	e0b1      	b.n	800e998 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	69db      	ldr	r3, [r3, #28]
 800e838:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e83c:	d15d      	bne.n	800e8fa <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800e83e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e842:	2b08      	cmp	r3, #8
 800e844:	d827      	bhi.n	800e896 <UART_SetConfig+0x392>
 800e846:	a201      	add	r2, pc, #4	; (adr r2, 800e84c <UART_SetConfig+0x348>)
 800e848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e84c:	0800e871 	.word	0x0800e871
 800e850:	0800e879 	.word	0x0800e879
 800e854:	0800e881 	.word	0x0800e881
 800e858:	0800e897 	.word	0x0800e897
 800e85c:	0800e887 	.word	0x0800e887
 800e860:	0800e897 	.word	0x0800e897
 800e864:	0800e897 	.word	0x0800e897
 800e868:	0800e897 	.word	0x0800e897
 800e86c:	0800e88f 	.word	0x0800e88f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e870:	f7fd fadc 	bl	800be2c <HAL_RCC_GetPCLK1Freq>
 800e874:	61f8      	str	r0, [r7, #28]
        break;
 800e876:	e014      	b.n	800e8a2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e878:	f7fd faee 	bl	800be58 <HAL_RCC_GetPCLK2Freq>
 800e87c:	61f8      	str	r0, [r7, #28]
        break;
 800e87e:	e010      	b.n	800e8a2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e880:	4b4c      	ldr	r3, [pc, #304]	; (800e9b4 <UART_SetConfig+0x4b0>)
 800e882:	61fb      	str	r3, [r7, #28]
        break;
 800e884:	e00d      	b.n	800e8a2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e886:	f7fd fa39 	bl	800bcfc <HAL_RCC_GetSysClockFreq>
 800e88a:	61f8      	str	r0, [r7, #28]
        break;
 800e88c:	e009      	b.n	800e8a2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e88e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e892:	61fb      	str	r3, [r7, #28]
        break;
 800e894:	e005      	b.n	800e8a2 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 800e896:	2300      	movs	r3, #0
 800e898:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e89a:	2301      	movs	r3, #1
 800e89c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e8a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e8a2:	69fb      	ldr	r3, [r7, #28]
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d077      	beq.n	800e998 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800e8a8:	69fb      	ldr	r3, [r7, #28]
 800e8aa:	005a      	lsls	r2, r3, #1
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	685b      	ldr	r3, [r3, #4]
 800e8b0:	085b      	lsrs	r3, r3, #1
 800e8b2:	441a      	add	r2, r3
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	685b      	ldr	r3, [r3, #4]
 800e8b8:	fbb2 f3f3 	udiv	r3, r2, r3
 800e8bc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e8be:	69bb      	ldr	r3, [r7, #24]
 800e8c0:	2b0f      	cmp	r3, #15
 800e8c2:	d916      	bls.n	800e8f2 <UART_SetConfig+0x3ee>
 800e8c4:	69bb      	ldr	r3, [r7, #24]
 800e8c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e8ca:	d212      	bcs.n	800e8f2 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e8cc:	69bb      	ldr	r3, [r7, #24]
 800e8ce:	b29b      	uxth	r3, r3
 800e8d0:	f023 030f 	bic.w	r3, r3, #15
 800e8d4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e8d6:	69bb      	ldr	r3, [r7, #24]
 800e8d8:	085b      	lsrs	r3, r3, #1
 800e8da:	b29b      	uxth	r3, r3
 800e8dc:	f003 0307 	and.w	r3, r3, #7
 800e8e0:	b29a      	uxth	r2, r3
 800e8e2:	8afb      	ldrh	r3, [r7, #22]
 800e8e4:	4313      	orrs	r3, r2
 800e8e6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	8afa      	ldrh	r2, [r7, #22]
 800e8ee:	60da      	str	r2, [r3, #12]
 800e8f0:	e052      	b.n	800e998 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800e8f2:	2301      	movs	r3, #1
 800e8f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e8f8:	e04e      	b.n	800e998 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e8fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e8fe:	2b08      	cmp	r3, #8
 800e900:	d827      	bhi.n	800e952 <UART_SetConfig+0x44e>
 800e902:	a201      	add	r2, pc, #4	; (adr r2, 800e908 <UART_SetConfig+0x404>)
 800e904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e908:	0800e92d 	.word	0x0800e92d
 800e90c:	0800e935 	.word	0x0800e935
 800e910:	0800e93d 	.word	0x0800e93d
 800e914:	0800e953 	.word	0x0800e953
 800e918:	0800e943 	.word	0x0800e943
 800e91c:	0800e953 	.word	0x0800e953
 800e920:	0800e953 	.word	0x0800e953
 800e924:	0800e953 	.word	0x0800e953
 800e928:	0800e94b 	.word	0x0800e94b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e92c:	f7fd fa7e 	bl	800be2c <HAL_RCC_GetPCLK1Freq>
 800e930:	61f8      	str	r0, [r7, #28]
        break;
 800e932:	e014      	b.n	800e95e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e934:	f7fd fa90 	bl	800be58 <HAL_RCC_GetPCLK2Freq>
 800e938:	61f8      	str	r0, [r7, #28]
        break;
 800e93a:	e010      	b.n	800e95e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e93c:	4b1d      	ldr	r3, [pc, #116]	; (800e9b4 <UART_SetConfig+0x4b0>)
 800e93e:	61fb      	str	r3, [r7, #28]
        break;
 800e940:	e00d      	b.n	800e95e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e942:	f7fd f9db 	bl	800bcfc <HAL_RCC_GetSysClockFreq>
 800e946:	61f8      	str	r0, [r7, #28]
        break;
 800e948:	e009      	b.n	800e95e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e94a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e94e:	61fb      	str	r3, [r7, #28]
        break;
 800e950:	e005      	b.n	800e95e <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 800e952:	2300      	movs	r3, #0
 800e954:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e956:	2301      	movs	r3, #1
 800e958:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e95c:	bf00      	nop
    }

    if (pclk != 0U)
 800e95e:	69fb      	ldr	r3, [r7, #28]
 800e960:	2b00      	cmp	r3, #0
 800e962:	d019      	beq.n	800e998 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	685b      	ldr	r3, [r3, #4]
 800e968:	085a      	lsrs	r2, r3, #1
 800e96a:	69fb      	ldr	r3, [r7, #28]
 800e96c:	441a      	add	r2, r3
 800e96e:	68fb      	ldr	r3, [r7, #12]
 800e970:	685b      	ldr	r3, [r3, #4]
 800e972:	fbb2 f3f3 	udiv	r3, r2, r3
 800e976:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e978:	69bb      	ldr	r3, [r7, #24]
 800e97a:	2b0f      	cmp	r3, #15
 800e97c:	d909      	bls.n	800e992 <UART_SetConfig+0x48e>
 800e97e:	69bb      	ldr	r3, [r7, #24]
 800e980:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e984:	d205      	bcs.n	800e992 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e986:	69bb      	ldr	r3, [r7, #24]
 800e988:	b29a      	uxth	r2, r3
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	60da      	str	r2, [r3, #12]
 800e990:	e002      	b.n	800e998 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800e992:	2301      	movs	r3, #1
 800e994:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	2200      	movs	r2, #0
 800e99c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	2200      	movs	r2, #0
 800e9a2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800e9a4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800e9a8:	4618      	mov	r0, r3
 800e9aa:	3728      	adds	r7, #40	; 0x28
 800e9ac:	46bd      	mov	sp, r7
 800e9ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e9b2:	bf00      	nop
 800e9b4:	00f42400 	.word	0x00f42400

0800e9b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e9b8:	b480      	push	{r7}
 800e9ba:	b083      	sub	sp, #12
 800e9bc:	af00      	add	r7, sp, #0
 800e9be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9c4:	f003 0301 	and.w	r3, r3, #1
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	d00a      	beq.n	800e9e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	685b      	ldr	r3, [r3, #4]
 800e9d2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	430a      	orrs	r2, r1
 800e9e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9e6:	f003 0302 	and.w	r3, r3, #2
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d00a      	beq.n	800ea04 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	685b      	ldr	r3, [r3, #4]
 800e9f4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	430a      	orrs	r2, r1
 800ea02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea08:	f003 0304 	and.w	r3, r3, #4
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d00a      	beq.n	800ea26 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	681b      	ldr	r3, [r3, #0]
 800ea14:	685b      	ldr	r3, [r3, #4]
 800ea16:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	430a      	orrs	r2, r1
 800ea24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea2a:	f003 0308 	and.w	r3, r3, #8
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d00a      	beq.n	800ea48 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	685b      	ldr	r3, [r3, #4]
 800ea38:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	681b      	ldr	r3, [r3, #0]
 800ea44:	430a      	orrs	r2, r1
 800ea46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea4c:	f003 0310 	and.w	r3, r3, #16
 800ea50:	2b00      	cmp	r3, #0
 800ea52:	d00a      	beq.n	800ea6a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	689b      	ldr	r3, [r3, #8]
 800ea5a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	681b      	ldr	r3, [r3, #0]
 800ea66:	430a      	orrs	r2, r1
 800ea68:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea6e:	f003 0320 	and.w	r3, r3, #32
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d00a      	beq.n	800ea8c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	681b      	ldr	r3, [r3, #0]
 800ea7a:	689b      	ldr	r3, [r3, #8]
 800ea7c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	430a      	orrs	r2, r1
 800ea8a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d01a      	beq.n	800eace <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	685b      	ldr	r3, [r3, #4]
 800ea9e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	681b      	ldr	r3, [r3, #0]
 800eaaa:	430a      	orrs	r2, r1
 800eaac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eab2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800eab6:	d10a      	bne.n	800eace <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	681b      	ldr	r3, [r3, #0]
 800eabc:	685b      	ldr	r3, [r3, #4]
 800eabe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	430a      	orrs	r2, r1
 800eacc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ead2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d00a      	beq.n	800eaf0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	685b      	ldr	r3, [r3, #4]
 800eae0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	430a      	orrs	r2, r1
 800eaee:	605a      	str	r2, [r3, #4]
  }
}
 800eaf0:	bf00      	nop
 800eaf2:	370c      	adds	r7, #12
 800eaf4:	46bd      	mov	sp, r7
 800eaf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eafa:	4770      	bx	lr

0800eafc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800eafc:	b580      	push	{r7, lr}
 800eafe:	b086      	sub	sp, #24
 800eb00:	af02      	add	r7, sp, #8
 800eb02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	2200      	movs	r2, #0
 800eb08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800eb0c:	f7fb fed4 	bl	800a8b8 <HAL_GetTick>
 800eb10:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	681b      	ldr	r3, [r3, #0]
 800eb16:	681b      	ldr	r3, [r3, #0]
 800eb18:	f003 0308 	and.w	r3, r3, #8
 800eb1c:	2b08      	cmp	r3, #8
 800eb1e:	d10e      	bne.n	800eb3e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800eb20:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800eb24:	9300      	str	r3, [sp, #0]
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	2200      	movs	r2, #0
 800eb2a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800eb2e:	6878      	ldr	r0, [r7, #4]
 800eb30:	f000 f82d 	bl	800eb8e <UART_WaitOnFlagUntilTimeout>
 800eb34:	4603      	mov	r3, r0
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d001      	beq.n	800eb3e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800eb3a:	2303      	movs	r3, #3
 800eb3c:	e023      	b.n	800eb86 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	f003 0304 	and.w	r3, r3, #4
 800eb48:	2b04      	cmp	r3, #4
 800eb4a:	d10e      	bne.n	800eb6a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800eb4c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800eb50:	9300      	str	r3, [sp, #0]
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	2200      	movs	r2, #0
 800eb56:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800eb5a:	6878      	ldr	r0, [r7, #4]
 800eb5c:	f000 f817 	bl	800eb8e <UART_WaitOnFlagUntilTimeout>
 800eb60:	4603      	mov	r3, r0
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d001      	beq.n	800eb6a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800eb66:	2303      	movs	r3, #3
 800eb68:	e00d      	b.n	800eb86 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	2220      	movs	r2, #32
 800eb6e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	2220      	movs	r2, #32
 800eb74:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	2200      	movs	r2, #0
 800eb7a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	2200      	movs	r2, #0
 800eb80:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800eb84:	2300      	movs	r3, #0
}
 800eb86:	4618      	mov	r0, r3
 800eb88:	3710      	adds	r7, #16
 800eb8a:	46bd      	mov	sp, r7
 800eb8c:	bd80      	pop	{r7, pc}

0800eb8e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800eb8e:	b580      	push	{r7, lr}
 800eb90:	b09c      	sub	sp, #112	; 0x70
 800eb92:	af00      	add	r7, sp, #0
 800eb94:	60f8      	str	r0, [r7, #12]
 800eb96:	60b9      	str	r1, [r7, #8]
 800eb98:	603b      	str	r3, [r7, #0]
 800eb9a:	4613      	mov	r3, r2
 800eb9c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800eb9e:	e0a5      	b.n	800ecec <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800eba0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800eba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eba6:	f000 80a1 	beq.w	800ecec <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ebaa:	f7fb fe85 	bl	800a8b8 <HAL_GetTick>
 800ebae:	4602      	mov	r2, r0
 800ebb0:	683b      	ldr	r3, [r7, #0]
 800ebb2:	1ad3      	subs	r3, r2, r3
 800ebb4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800ebb6:	429a      	cmp	r2, r3
 800ebb8:	d302      	bcc.n	800ebc0 <UART_WaitOnFlagUntilTimeout+0x32>
 800ebba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d13e      	bne.n	800ec3e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebc6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ebc8:	e853 3f00 	ldrex	r3, [r3]
 800ebcc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800ebce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ebd0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ebd4:	667b      	str	r3, [r7, #100]	; 0x64
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	681b      	ldr	r3, [r3, #0]
 800ebda:	461a      	mov	r2, r3
 800ebdc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ebde:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ebe0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebe2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ebe4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ebe6:	e841 2300 	strex	r3, r2, [r1]
 800ebea:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800ebec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d1e6      	bne.n	800ebc0 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	681b      	ldr	r3, [r3, #0]
 800ebf6:	3308      	adds	r3, #8
 800ebf8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ebfc:	e853 3f00 	ldrex	r3, [r3]
 800ec00:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ec02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec04:	f023 0301 	bic.w	r3, r3, #1
 800ec08:	663b      	str	r3, [r7, #96]	; 0x60
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	3308      	adds	r3, #8
 800ec10:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ec12:	64ba      	str	r2, [r7, #72]	; 0x48
 800ec14:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec16:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ec18:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ec1a:	e841 2300 	strex	r3, r2, [r1]
 800ec1e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800ec20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d1e5      	bne.n	800ebf2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	2220      	movs	r2, #32
 800ec2a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800ec2c:	68fb      	ldr	r3, [r7, #12]
 800ec2e:	2220      	movs	r2, #32
 800ec30:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	2200      	movs	r2, #0
 800ec36:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800ec3a:	2303      	movs	r3, #3
 800ec3c:	e067      	b.n	800ed0e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	f003 0304 	and.w	r3, r3, #4
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d04f      	beq.n	800ecec <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	69db      	ldr	r3, [r3, #28]
 800ec52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ec56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ec5a:	d147      	bne.n	800ecec <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ec64:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	681b      	ldr	r3, [r3, #0]
 800ec6a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec6e:	e853 3f00 	ldrex	r3, [r3]
 800ec72:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ec74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec76:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ec7a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	461a      	mov	r2, r3
 800ec82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ec84:	637b      	str	r3, [r7, #52]	; 0x34
 800ec86:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec88:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ec8a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ec8c:	e841 2300 	strex	r3, r2, [r1]
 800ec90:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800ec92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	d1e6      	bne.n	800ec66 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	3308      	adds	r3, #8
 800ec9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eca0:	697b      	ldr	r3, [r7, #20]
 800eca2:	e853 3f00 	ldrex	r3, [r3]
 800eca6:	613b      	str	r3, [r7, #16]
   return(result);
 800eca8:	693b      	ldr	r3, [r7, #16]
 800ecaa:	f023 0301 	bic.w	r3, r3, #1
 800ecae:	66bb      	str	r3, [r7, #104]	; 0x68
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	3308      	adds	r3, #8
 800ecb6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ecb8:	623a      	str	r2, [r7, #32]
 800ecba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecbc:	69f9      	ldr	r1, [r7, #28]
 800ecbe:	6a3a      	ldr	r2, [r7, #32]
 800ecc0:	e841 2300 	strex	r3, r2, [r1]
 800ecc4:	61bb      	str	r3, [r7, #24]
   return(result);
 800ecc6:	69bb      	ldr	r3, [r7, #24]
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	d1e5      	bne.n	800ec98 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800eccc:	68fb      	ldr	r3, [r7, #12]
 800ecce:	2220      	movs	r2, #32
 800ecd0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	2220      	movs	r2, #32
 800ecd6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	2220      	movs	r2, #32
 800ecdc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	2200      	movs	r2, #0
 800ece4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800ece8:	2303      	movs	r3, #3
 800ecea:	e010      	b.n	800ed0e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ecec:	68fb      	ldr	r3, [r7, #12]
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	69da      	ldr	r2, [r3, #28]
 800ecf2:	68bb      	ldr	r3, [r7, #8]
 800ecf4:	4013      	ands	r3, r2
 800ecf6:	68ba      	ldr	r2, [r7, #8]
 800ecf8:	429a      	cmp	r2, r3
 800ecfa:	bf0c      	ite	eq
 800ecfc:	2301      	moveq	r3, #1
 800ecfe:	2300      	movne	r3, #0
 800ed00:	b2db      	uxtb	r3, r3
 800ed02:	461a      	mov	r2, r3
 800ed04:	79fb      	ldrb	r3, [r7, #7]
 800ed06:	429a      	cmp	r2, r3
 800ed08:	f43f af4a 	beq.w	800eba0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ed0c:	2300      	movs	r3, #0
}
 800ed0e:	4618      	mov	r0, r3
 800ed10:	3770      	adds	r7, #112	; 0x70
 800ed12:	46bd      	mov	sp, r7
 800ed14:	bd80      	pop	{r7, pc}
	...

0800ed18 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ed18:	b480      	push	{r7}
 800ed1a:	b097      	sub	sp, #92	; 0x5c
 800ed1c:	af00      	add	r7, sp, #0
 800ed1e:	60f8      	str	r0, [r7, #12]
 800ed20:	60b9      	str	r1, [r7, #8]
 800ed22:	4613      	mov	r3, r2
 800ed24:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800ed26:	68fb      	ldr	r3, [r7, #12]
 800ed28:	68ba      	ldr	r2, [r7, #8]
 800ed2a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800ed2c:	68fb      	ldr	r3, [r7, #12]
 800ed2e:	88fa      	ldrh	r2, [r7, #6]
 800ed30:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	88fa      	ldrh	r2, [r7, #6]
 800ed38:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	2200      	movs	r2, #0
 800ed40:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	689b      	ldr	r3, [r3, #8]
 800ed46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ed4a:	d10e      	bne.n	800ed6a <UART_Start_Receive_IT+0x52>
 800ed4c:	68fb      	ldr	r3, [r7, #12]
 800ed4e:	691b      	ldr	r3, [r3, #16]
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d105      	bne.n	800ed60 <UART_Start_Receive_IT+0x48>
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	f240 12ff 	movw	r2, #511	; 0x1ff
 800ed5a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ed5e:	e02d      	b.n	800edbc <UART_Start_Receive_IT+0xa4>
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	22ff      	movs	r2, #255	; 0xff
 800ed64:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ed68:	e028      	b.n	800edbc <UART_Start_Receive_IT+0xa4>
 800ed6a:	68fb      	ldr	r3, [r7, #12]
 800ed6c:	689b      	ldr	r3, [r3, #8]
 800ed6e:	2b00      	cmp	r3, #0
 800ed70:	d10d      	bne.n	800ed8e <UART_Start_Receive_IT+0x76>
 800ed72:	68fb      	ldr	r3, [r7, #12]
 800ed74:	691b      	ldr	r3, [r3, #16]
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d104      	bne.n	800ed84 <UART_Start_Receive_IT+0x6c>
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	22ff      	movs	r2, #255	; 0xff
 800ed7e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ed82:	e01b      	b.n	800edbc <UART_Start_Receive_IT+0xa4>
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	227f      	movs	r2, #127	; 0x7f
 800ed88:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ed8c:	e016      	b.n	800edbc <UART_Start_Receive_IT+0xa4>
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	689b      	ldr	r3, [r3, #8]
 800ed92:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ed96:	d10d      	bne.n	800edb4 <UART_Start_Receive_IT+0x9c>
 800ed98:	68fb      	ldr	r3, [r7, #12]
 800ed9a:	691b      	ldr	r3, [r3, #16]
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d104      	bne.n	800edaa <UART_Start_Receive_IT+0x92>
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	227f      	movs	r2, #127	; 0x7f
 800eda4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800eda8:	e008      	b.n	800edbc <UART_Start_Receive_IT+0xa4>
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	223f      	movs	r2, #63	; 0x3f
 800edae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800edb2:	e003      	b.n	800edbc <UART_Start_Receive_IT+0xa4>
 800edb4:	68fb      	ldr	r3, [r7, #12]
 800edb6:	2200      	movs	r2, #0
 800edb8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	2200      	movs	r2, #0
 800edc0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800edc4:	68fb      	ldr	r3, [r7, #12]
 800edc6:	2222      	movs	r2, #34	; 0x22
 800edc8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800edca:	68fb      	ldr	r3, [r7, #12]
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	3308      	adds	r3, #8
 800edd0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800edd4:	e853 3f00 	ldrex	r3, [r3]
 800edd8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800edda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eddc:	f043 0301 	orr.w	r3, r3, #1
 800ede0:	657b      	str	r3, [r7, #84]	; 0x54
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	3308      	adds	r3, #8
 800ede8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800edea:	64ba      	str	r2, [r7, #72]	; 0x48
 800edec:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800edee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800edf0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800edf2:	e841 2300 	strex	r3, r2, [r1]
 800edf6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800edf8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d1e5      	bne.n	800edca <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	689b      	ldr	r3, [r3, #8]
 800ee02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ee06:	d107      	bne.n	800ee18 <UART_Start_Receive_IT+0x100>
 800ee08:	68fb      	ldr	r3, [r7, #12]
 800ee0a:	691b      	ldr	r3, [r3, #16]
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d103      	bne.n	800ee18 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800ee10:	68fb      	ldr	r3, [r7, #12]
 800ee12:	4a24      	ldr	r2, [pc, #144]	; (800eea4 <UART_Start_Receive_IT+0x18c>)
 800ee14:	665a      	str	r2, [r3, #100]	; 0x64
 800ee16:	e002      	b.n	800ee1e <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	4a23      	ldr	r2, [pc, #140]	; (800eea8 <UART_Start_Receive_IT+0x190>)
 800ee1c:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800ee1e:	68fb      	ldr	r3, [r7, #12]
 800ee20:	2200      	movs	r2, #0
 800ee22:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800ee26:	68fb      	ldr	r3, [r7, #12]
 800ee28:	691b      	ldr	r3, [r3, #16]
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d019      	beq.n	800ee62 <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800ee2e:	68fb      	ldr	r3, [r7, #12]
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee36:	e853 3f00 	ldrex	r3, [r3]
 800ee3a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ee3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee3e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800ee42:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ee44:	68fb      	ldr	r3, [r7, #12]
 800ee46:	681b      	ldr	r3, [r3, #0]
 800ee48:	461a      	mov	r2, r3
 800ee4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ee4c:	637b      	str	r3, [r7, #52]	; 0x34
 800ee4e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee50:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ee52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ee54:	e841 2300 	strex	r3, r2, [r1]
 800ee58:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800ee5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d1e6      	bne.n	800ee2e <UART_Start_Receive_IT+0x116>
 800ee60:	e018      	b.n	800ee94 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800ee62:	68fb      	ldr	r3, [r7, #12]
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee68:	697b      	ldr	r3, [r7, #20]
 800ee6a:	e853 3f00 	ldrex	r3, [r3]
 800ee6e:	613b      	str	r3, [r7, #16]
   return(result);
 800ee70:	693b      	ldr	r3, [r7, #16]
 800ee72:	f043 0320 	orr.w	r3, r3, #32
 800ee76:	653b      	str	r3, [r7, #80]	; 0x50
 800ee78:	68fb      	ldr	r3, [r7, #12]
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	461a      	mov	r2, r3
 800ee7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ee80:	623b      	str	r3, [r7, #32]
 800ee82:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee84:	69f9      	ldr	r1, [r7, #28]
 800ee86:	6a3a      	ldr	r2, [r7, #32]
 800ee88:	e841 2300 	strex	r3, r2, [r1]
 800ee8c:	61bb      	str	r3, [r7, #24]
   return(result);
 800ee8e:	69bb      	ldr	r3, [r7, #24]
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d1e6      	bne.n	800ee62 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800ee94:	2300      	movs	r3, #0
}
 800ee96:	4618      	mov	r0, r3
 800ee98:	375c      	adds	r7, #92	; 0x5c
 800ee9a:	46bd      	mov	sp, r7
 800ee9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eea0:	4770      	bx	lr
 800eea2:	bf00      	nop
 800eea4:	0800f2cb 	.word	0x0800f2cb
 800eea8:	0800f16b 	.word	0x0800f16b

0800eeac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800eeac:	b480      	push	{r7}
 800eeae:	b095      	sub	sp, #84	; 0x54
 800eeb0:	af00      	add	r7, sp, #0
 800eeb2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eeba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eebc:	e853 3f00 	ldrex	r3, [r3]
 800eec0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800eec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eec4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800eec8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	461a      	mov	r2, r3
 800eed0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800eed2:	643b      	str	r3, [r7, #64]	; 0x40
 800eed4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eed6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800eed8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800eeda:	e841 2300 	strex	r3, r2, [r1]
 800eede:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800eee0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	d1e6      	bne.n	800eeb4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	681b      	ldr	r3, [r3, #0]
 800eeea:	3308      	adds	r3, #8
 800eeec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eeee:	6a3b      	ldr	r3, [r7, #32]
 800eef0:	e853 3f00 	ldrex	r3, [r3]
 800eef4:	61fb      	str	r3, [r7, #28]
   return(result);
 800eef6:	69fb      	ldr	r3, [r7, #28]
 800eef8:	f023 0301 	bic.w	r3, r3, #1
 800eefc:	64bb      	str	r3, [r7, #72]	; 0x48
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	3308      	adds	r3, #8
 800ef04:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ef06:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ef08:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef0a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ef0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ef0e:	e841 2300 	strex	r3, r2, [r1]
 800ef12:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ef14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	d1e5      	bne.n	800eee6 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ef1e:	2b01      	cmp	r3, #1
 800ef20:	d118      	bne.n	800ef54 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	681b      	ldr	r3, [r3, #0]
 800ef26:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	e853 3f00 	ldrex	r3, [r3]
 800ef2e:	60bb      	str	r3, [r7, #8]
   return(result);
 800ef30:	68bb      	ldr	r3, [r7, #8]
 800ef32:	f023 0310 	bic.w	r3, r3, #16
 800ef36:	647b      	str	r3, [r7, #68]	; 0x44
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	681b      	ldr	r3, [r3, #0]
 800ef3c:	461a      	mov	r2, r3
 800ef3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ef40:	61bb      	str	r3, [r7, #24]
 800ef42:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef44:	6979      	ldr	r1, [r7, #20]
 800ef46:	69ba      	ldr	r2, [r7, #24]
 800ef48:	e841 2300 	strex	r3, r2, [r1]
 800ef4c:	613b      	str	r3, [r7, #16]
   return(result);
 800ef4e:	693b      	ldr	r3, [r7, #16]
 800ef50:	2b00      	cmp	r3, #0
 800ef52:	d1e6      	bne.n	800ef22 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	2220      	movs	r2, #32
 800ef58:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	2200      	movs	r2, #0
 800ef5e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	2200      	movs	r2, #0
 800ef64:	665a      	str	r2, [r3, #100]	; 0x64
}
 800ef66:	bf00      	nop
 800ef68:	3754      	adds	r7, #84	; 0x54
 800ef6a:	46bd      	mov	sp, r7
 800ef6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef70:	4770      	bx	lr

0800ef72 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ef72:	b580      	push	{r7, lr}
 800ef74:	b084      	sub	sp, #16
 800ef76:	af00      	add	r7, sp, #0
 800ef78:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ef7e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ef80:	68fb      	ldr	r3, [r7, #12]
 800ef82:	2200      	movs	r2, #0
 800ef84:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800ef88:	68fb      	ldr	r3, [r7, #12]
 800ef8a:	2200      	movs	r2, #0
 800ef8c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ef90:	68f8      	ldr	r0, [r7, #12]
 800ef92:	f7ff faa1 	bl	800e4d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ef96:	bf00      	nop
 800ef98:	3710      	adds	r7, #16
 800ef9a:	46bd      	mov	sp, r7
 800ef9c:	bd80      	pop	{r7, pc}

0800ef9e <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ef9e:	b480      	push	{r7}
 800efa0:	b08f      	sub	sp, #60	; 0x3c
 800efa2:	af00      	add	r7, sp, #0
 800efa4:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800efaa:	2b21      	cmp	r3, #33	; 0x21
 800efac:	d14d      	bne.n	800f04a <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800efb4:	b29b      	uxth	r3, r3
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d132      	bne.n	800f020 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	681b      	ldr	r3, [r3, #0]
 800efbe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efc0:	6a3b      	ldr	r3, [r7, #32]
 800efc2:	e853 3f00 	ldrex	r3, [r3]
 800efc6:	61fb      	str	r3, [r7, #28]
   return(result);
 800efc8:	69fb      	ldr	r3, [r7, #28]
 800efca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800efce:	637b      	str	r3, [r7, #52]	; 0x34
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	461a      	mov	r2, r3
 800efd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800efd8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800efda:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efdc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800efde:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800efe0:	e841 2300 	strex	r3, r2, [r1]
 800efe4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800efe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efe8:	2b00      	cmp	r3, #0
 800efea:	d1e6      	bne.n	800efba <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	e853 3f00 	ldrex	r3, [r3]
 800eff8:	60bb      	str	r3, [r7, #8]
   return(result);
 800effa:	68bb      	ldr	r3, [r7, #8]
 800effc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f000:	633b      	str	r3, [r7, #48]	; 0x30
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	681b      	ldr	r3, [r3, #0]
 800f006:	461a      	mov	r2, r3
 800f008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f00a:	61bb      	str	r3, [r7, #24]
 800f00c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f00e:	6979      	ldr	r1, [r7, #20]
 800f010:	69ba      	ldr	r2, [r7, #24]
 800f012:	e841 2300 	strex	r3, r2, [r1]
 800f016:	613b      	str	r3, [r7, #16]
   return(result);
 800f018:	693b      	ldr	r3, [r7, #16]
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d1e6      	bne.n	800efec <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800f01e:	e014      	b.n	800f04a <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f024:	781a      	ldrb	r2, [r3, #0]
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	b292      	uxth	r2, r2
 800f02c:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f032:	1c5a      	adds	r2, r3, #1
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800f03e:	b29b      	uxth	r3, r3
 800f040:	3b01      	subs	r3, #1
 800f042:	b29a      	uxth	r2, r3
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800f04a:	bf00      	nop
 800f04c:	373c      	adds	r7, #60	; 0x3c
 800f04e:	46bd      	mov	sp, r7
 800f050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f054:	4770      	bx	lr

0800f056 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f056:	b480      	push	{r7}
 800f058:	b091      	sub	sp, #68	; 0x44
 800f05a:	af00      	add	r7, sp, #0
 800f05c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f062:	2b21      	cmp	r3, #33	; 0x21
 800f064:	d151      	bne.n	800f10a <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800f06c:	b29b      	uxth	r3, r3
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d132      	bne.n	800f0d8 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f07a:	e853 3f00 	ldrex	r3, [r3]
 800f07e:	623b      	str	r3, [r7, #32]
   return(result);
 800f080:	6a3b      	ldr	r3, [r7, #32]
 800f082:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f086:	63bb      	str	r3, [r7, #56]	; 0x38
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	681b      	ldr	r3, [r3, #0]
 800f08c:	461a      	mov	r2, r3
 800f08e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f090:	633b      	str	r3, [r7, #48]	; 0x30
 800f092:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f094:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f096:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f098:	e841 2300 	strex	r3, r2, [r1]
 800f09c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f09e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d1e6      	bne.n	800f072 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0aa:	693b      	ldr	r3, [r7, #16]
 800f0ac:	e853 3f00 	ldrex	r3, [r3]
 800f0b0:	60fb      	str	r3, [r7, #12]
   return(result);
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f0b8:	637b      	str	r3, [r7, #52]	; 0x34
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	461a      	mov	r2, r3
 800f0c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f0c2:	61fb      	str	r3, [r7, #28]
 800f0c4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0c6:	69b9      	ldr	r1, [r7, #24]
 800f0c8:	69fa      	ldr	r2, [r7, #28]
 800f0ca:	e841 2300 	strex	r3, r2, [r1]
 800f0ce:	617b      	str	r3, [r7, #20]
   return(result);
 800f0d0:	697b      	ldr	r3, [r7, #20]
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d1e6      	bne.n	800f0a4 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800f0d6:	e018      	b.n	800f10a <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f0dc:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800f0de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f0e0:	881a      	ldrh	r2, [r3, #0]
 800f0e2:	687b      	ldr	r3, [r7, #4]
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f0ea:	b292      	uxth	r2, r2
 800f0ec:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f0f2:	1c9a      	adds	r2, r3, #2
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800f0fe:	b29b      	uxth	r3, r3
 800f100:	3b01      	subs	r3, #1
 800f102:	b29a      	uxth	r2, r3
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800f10a:	bf00      	nop
 800f10c:	3744      	adds	r7, #68	; 0x44
 800f10e:	46bd      	mov	sp, r7
 800f110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f114:	4770      	bx	lr

0800f116 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f116:	b580      	push	{r7, lr}
 800f118:	b088      	sub	sp, #32
 800f11a:	af00      	add	r7, sp, #0
 800f11c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	681b      	ldr	r3, [r3, #0]
 800f122:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	e853 3f00 	ldrex	r3, [r3]
 800f12a:	60bb      	str	r3, [r7, #8]
   return(result);
 800f12c:	68bb      	ldr	r3, [r7, #8]
 800f12e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f132:	61fb      	str	r3, [r7, #28]
 800f134:	687b      	ldr	r3, [r7, #4]
 800f136:	681b      	ldr	r3, [r3, #0]
 800f138:	461a      	mov	r2, r3
 800f13a:	69fb      	ldr	r3, [r7, #28]
 800f13c:	61bb      	str	r3, [r7, #24]
 800f13e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f140:	6979      	ldr	r1, [r7, #20]
 800f142:	69ba      	ldr	r2, [r7, #24]
 800f144:	e841 2300 	strex	r3, r2, [r1]
 800f148:	613b      	str	r3, [r7, #16]
   return(result);
 800f14a:	693b      	ldr	r3, [r7, #16]
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d1e6      	bne.n	800f11e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	2220      	movs	r2, #32
 800f154:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	2200      	movs	r2, #0
 800f15a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f15c:	6878      	ldr	r0, [r7, #4]
 800f15e:	f7fb f8f5 	bl	800a34c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f162:	bf00      	nop
 800f164:	3720      	adds	r7, #32
 800f166:	46bd      	mov	sp, r7
 800f168:	bd80      	pop	{r7, pc}

0800f16a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f16a:	b580      	push	{r7, lr}
 800f16c:	b096      	sub	sp, #88	; 0x58
 800f16e:	af00      	add	r7, sp, #0
 800f170:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f178:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f180:	2b22      	cmp	r3, #34	; 0x22
 800f182:	f040 8094 	bne.w	800f2ae <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f18c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f190:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800f194:	b2d9      	uxtb	r1, r3
 800f196:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800f19a:	b2da      	uxtb	r2, r3
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f1a0:	400a      	ands	r2, r1
 800f1a2:	b2d2      	uxtb	r2, r2
 800f1a4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f1aa:	1c5a      	adds	r2, r3, #1
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f1b6:	b29b      	uxth	r3, r3
 800f1b8:	3b01      	subs	r3, #1
 800f1ba:	b29a      	uxth	r2, r3
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f1c8:	b29b      	uxth	r3, r3
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d179      	bne.n	800f2c2 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	681b      	ldr	r3, [r3, #0]
 800f1d2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1d6:	e853 3f00 	ldrex	r3, [r3]
 800f1da:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800f1dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f1de:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f1e2:	653b      	str	r3, [r7, #80]	; 0x50
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	461a      	mov	r2, r3
 800f1ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f1ec:	647b      	str	r3, [r7, #68]	; 0x44
 800f1ee:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1f0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f1f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f1f4:	e841 2300 	strex	r3, r2, [r1]
 800f1f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800f1fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	d1e6      	bne.n	800f1ce <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	3308      	adds	r3, #8
 800f206:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f20a:	e853 3f00 	ldrex	r3, [r3]
 800f20e:	623b      	str	r3, [r7, #32]
   return(result);
 800f210:	6a3b      	ldr	r3, [r7, #32]
 800f212:	f023 0301 	bic.w	r3, r3, #1
 800f216:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	3308      	adds	r3, #8
 800f21e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f220:	633a      	str	r2, [r7, #48]	; 0x30
 800f222:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f224:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f226:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f228:	e841 2300 	strex	r3, r2, [r1]
 800f22c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f22e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f230:	2b00      	cmp	r3, #0
 800f232:	d1e5      	bne.n	800f200 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	2220      	movs	r2, #32
 800f238:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	2200      	movs	r2, #0
 800f23e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f244:	2b01      	cmp	r3, #1
 800f246:	d12e      	bne.n	800f2a6 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	2200      	movs	r2, #0
 800f24c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f254:	693b      	ldr	r3, [r7, #16]
 800f256:	e853 3f00 	ldrex	r3, [r3]
 800f25a:	60fb      	str	r3, [r7, #12]
   return(result);
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	f023 0310 	bic.w	r3, r3, #16
 800f262:	64bb      	str	r3, [r7, #72]	; 0x48
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	461a      	mov	r2, r3
 800f26a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f26c:	61fb      	str	r3, [r7, #28]
 800f26e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f270:	69b9      	ldr	r1, [r7, #24]
 800f272:	69fa      	ldr	r2, [r7, #28]
 800f274:	e841 2300 	strex	r3, r2, [r1]
 800f278:	617b      	str	r3, [r7, #20]
   return(result);
 800f27a:	697b      	ldr	r3, [r7, #20]
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d1e6      	bne.n	800f24e <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	69db      	ldr	r3, [r3, #28]
 800f286:	f003 0310 	and.w	r3, r3, #16
 800f28a:	2b10      	cmp	r3, #16
 800f28c:	d103      	bne.n	800f296 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	681b      	ldr	r3, [r3, #0]
 800f292:	2210      	movs	r2, #16
 800f294:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800f29c:	4619      	mov	r1, r3
 800f29e:	6878      	ldr	r0, [r7, #4]
 800f2a0:	f7ff f924 	bl	800e4ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f2a4:	e00d      	b.n	800f2c2 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800f2a6:	6878      	ldr	r0, [r7, #4]
 800f2a8:	f7f2 f9c4 	bl	8001634 <HAL_UART_RxCpltCallback>
}
 800f2ac:	e009      	b.n	800f2c2 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	8b1b      	ldrh	r3, [r3, #24]
 800f2b4:	b29a      	uxth	r2, r3
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	681b      	ldr	r3, [r3, #0]
 800f2ba:	f042 0208 	orr.w	r2, r2, #8
 800f2be:	b292      	uxth	r2, r2
 800f2c0:	831a      	strh	r2, [r3, #24]
}
 800f2c2:	bf00      	nop
 800f2c4:	3758      	adds	r7, #88	; 0x58
 800f2c6:	46bd      	mov	sp, r7
 800f2c8:	bd80      	pop	{r7, pc}

0800f2ca <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f2ca:	b580      	push	{r7, lr}
 800f2cc:	b096      	sub	sp, #88	; 0x58
 800f2ce:	af00      	add	r7, sp, #0
 800f2d0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f2d8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f2e0:	2b22      	cmp	r3, #34	; 0x22
 800f2e2:	f040 8094 	bne.w	800f40e <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f2ec:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f2f4:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800f2f6:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800f2fa:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800f2fe:	4013      	ands	r3, r2
 800f300:	b29a      	uxth	r2, r3
 800f302:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f304:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f30a:	1c9a      	adds	r2, r3, #2
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f316:	b29b      	uxth	r3, r3
 800f318:	3b01      	subs	r3, #1
 800f31a:	b29a      	uxth	r2, r3
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f328:	b29b      	uxth	r3, r3
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d179      	bne.n	800f422 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f334:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f336:	e853 3f00 	ldrex	r3, [r3]
 800f33a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800f33c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f33e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f342:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	461a      	mov	r2, r3
 800f34a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f34c:	643b      	str	r3, [r7, #64]	; 0x40
 800f34e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f350:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f352:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f354:	e841 2300 	strex	r3, r2, [r1]
 800f358:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f35a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d1e6      	bne.n	800f32e <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	3308      	adds	r3, #8
 800f366:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f368:	6a3b      	ldr	r3, [r7, #32]
 800f36a:	e853 3f00 	ldrex	r3, [r3]
 800f36e:	61fb      	str	r3, [r7, #28]
   return(result);
 800f370:	69fb      	ldr	r3, [r7, #28]
 800f372:	f023 0301 	bic.w	r3, r3, #1
 800f376:	64bb      	str	r3, [r7, #72]	; 0x48
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	3308      	adds	r3, #8
 800f37e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f380:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f382:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f384:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f386:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f388:	e841 2300 	strex	r3, r2, [r1]
 800f38c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f38e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f390:	2b00      	cmp	r3, #0
 800f392:	d1e5      	bne.n	800f360 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	2220      	movs	r2, #32
 800f398:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	2200      	movs	r2, #0
 800f39e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f3a4:	2b01      	cmp	r3, #1
 800f3a6:	d12e      	bne.n	800f406 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	2200      	movs	r2, #0
 800f3ac:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	e853 3f00 	ldrex	r3, [r3]
 800f3ba:	60bb      	str	r3, [r7, #8]
   return(result);
 800f3bc:	68bb      	ldr	r3, [r7, #8]
 800f3be:	f023 0310 	bic.w	r3, r3, #16
 800f3c2:	647b      	str	r3, [r7, #68]	; 0x44
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	681b      	ldr	r3, [r3, #0]
 800f3c8:	461a      	mov	r2, r3
 800f3ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f3cc:	61bb      	str	r3, [r7, #24]
 800f3ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3d0:	6979      	ldr	r1, [r7, #20]
 800f3d2:	69ba      	ldr	r2, [r7, #24]
 800f3d4:	e841 2300 	strex	r3, r2, [r1]
 800f3d8:	613b      	str	r3, [r7, #16]
   return(result);
 800f3da:	693b      	ldr	r3, [r7, #16]
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	d1e6      	bne.n	800f3ae <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	69db      	ldr	r3, [r3, #28]
 800f3e6:	f003 0310 	and.w	r3, r3, #16
 800f3ea:	2b10      	cmp	r3, #16
 800f3ec:	d103      	bne.n	800f3f6 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	2210      	movs	r2, #16
 800f3f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800f3fc:	4619      	mov	r1, r3
 800f3fe:	6878      	ldr	r0, [r7, #4]
 800f400:	f7ff f874 	bl	800e4ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f404:	e00d      	b.n	800f422 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800f406:	6878      	ldr	r0, [r7, #4]
 800f408:	f7f2 f914 	bl	8001634 <HAL_UART_RxCpltCallback>
}
 800f40c:	e009      	b.n	800f422 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	8b1b      	ldrh	r3, [r3, #24]
 800f414:	b29a      	uxth	r2, r3
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	681b      	ldr	r3, [r3, #0]
 800f41a:	f042 0208 	orr.w	r2, r2, #8
 800f41e:	b292      	uxth	r2, r2
 800f420:	831a      	strh	r2, [r3, #24]
}
 800f422:	bf00      	nop
 800f424:	3758      	adds	r7, #88	; 0x58
 800f426:	46bd      	mov	sp, r7
 800f428:	bd80      	pop	{r7, pc}

0800f42a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f42a:	b480      	push	{r7}
 800f42c:	b083      	sub	sp, #12
 800f42e:	af00      	add	r7, sp, #0
 800f430:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f432:	bf00      	nop
 800f434:	370c      	adds	r7, #12
 800f436:	46bd      	mov	sp, r7
 800f438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f43c:	4770      	bx	lr

0800f43e <_ZdlPvj>:
 800f43e:	f000 b800 	b.w	800f442 <_ZdlPv>

0800f442 <_ZdlPv>:
 800f442:	f000 b833 	b.w	800f4ac <free>
	...

0800f448 <__errno>:
 800f448:	4b01      	ldr	r3, [pc, #4]	; (800f450 <__errno+0x8>)
 800f44a:	6818      	ldr	r0, [r3, #0]
 800f44c:	4770      	bx	lr
 800f44e:	bf00      	nop
 800f450:	2000008c 	.word	0x2000008c

0800f454 <__libc_init_array>:
 800f454:	b570      	push	{r4, r5, r6, lr}
 800f456:	4d0d      	ldr	r5, [pc, #52]	; (800f48c <__libc_init_array+0x38>)
 800f458:	4c0d      	ldr	r4, [pc, #52]	; (800f490 <__libc_init_array+0x3c>)
 800f45a:	1b64      	subs	r4, r4, r5
 800f45c:	10a4      	asrs	r4, r4, #2
 800f45e:	2600      	movs	r6, #0
 800f460:	42a6      	cmp	r6, r4
 800f462:	d109      	bne.n	800f478 <__libc_init_array+0x24>
 800f464:	4d0b      	ldr	r5, [pc, #44]	; (800f494 <__libc_init_array+0x40>)
 800f466:	4c0c      	ldr	r4, [pc, #48]	; (800f498 <__libc_init_array+0x44>)
 800f468:	f001 fa52 	bl	8010910 <_init>
 800f46c:	1b64      	subs	r4, r4, r5
 800f46e:	10a4      	asrs	r4, r4, #2
 800f470:	2600      	movs	r6, #0
 800f472:	42a6      	cmp	r6, r4
 800f474:	d105      	bne.n	800f482 <__libc_init_array+0x2e>
 800f476:	bd70      	pop	{r4, r5, r6, pc}
 800f478:	f855 3b04 	ldr.w	r3, [r5], #4
 800f47c:	4798      	blx	r3
 800f47e:	3601      	adds	r6, #1
 800f480:	e7ee      	b.n	800f460 <__libc_init_array+0xc>
 800f482:	f855 3b04 	ldr.w	r3, [r5], #4
 800f486:	4798      	blx	r3
 800f488:	3601      	adds	r6, #1
 800f48a:	e7f2      	b.n	800f472 <__libc_init_array+0x1e>
 800f48c:	08010f98 	.word	0x08010f98
 800f490:	08010f98 	.word	0x08010f98
 800f494:	08010f98 	.word	0x08010f98
 800f498:	08010fa0 	.word	0x08010fa0

0800f49c <malloc>:
 800f49c:	4b02      	ldr	r3, [pc, #8]	; (800f4a8 <malloc+0xc>)
 800f49e:	4601      	mov	r1, r0
 800f4a0:	6818      	ldr	r0, [r3, #0]
 800f4a2:	f000 b88d 	b.w	800f5c0 <_malloc_r>
 800f4a6:	bf00      	nop
 800f4a8:	2000008c 	.word	0x2000008c

0800f4ac <free>:
 800f4ac:	4b02      	ldr	r3, [pc, #8]	; (800f4b8 <free+0xc>)
 800f4ae:	4601      	mov	r1, r0
 800f4b0:	6818      	ldr	r0, [r3, #0]
 800f4b2:	f000 b819 	b.w	800f4e8 <_free_r>
 800f4b6:	bf00      	nop
 800f4b8:	2000008c 	.word	0x2000008c

0800f4bc <memcpy>:
 800f4bc:	440a      	add	r2, r1
 800f4be:	4291      	cmp	r1, r2
 800f4c0:	f100 33ff 	add.w	r3, r0, #4294967295
 800f4c4:	d100      	bne.n	800f4c8 <memcpy+0xc>
 800f4c6:	4770      	bx	lr
 800f4c8:	b510      	push	{r4, lr}
 800f4ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f4ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f4d2:	4291      	cmp	r1, r2
 800f4d4:	d1f9      	bne.n	800f4ca <memcpy+0xe>
 800f4d6:	bd10      	pop	{r4, pc}

0800f4d8 <memset>:
 800f4d8:	4402      	add	r2, r0
 800f4da:	4603      	mov	r3, r0
 800f4dc:	4293      	cmp	r3, r2
 800f4de:	d100      	bne.n	800f4e2 <memset+0xa>
 800f4e0:	4770      	bx	lr
 800f4e2:	f803 1b01 	strb.w	r1, [r3], #1
 800f4e6:	e7f9      	b.n	800f4dc <memset+0x4>

0800f4e8 <_free_r>:
 800f4e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f4ea:	2900      	cmp	r1, #0
 800f4ec:	d044      	beq.n	800f578 <_free_r+0x90>
 800f4ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f4f2:	9001      	str	r0, [sp, #4]
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	f1a1 0404 	sub.w	r4, r1, #4
 800f4fa:	bfb8      	it	lt
 800f4fc:	18e4      	addlt	r4, r4, r3
 800f4fe:	f000 f987 	bl	800f810 <__malloc_lock>
 800f502:	4a1e      	ldr	r2, [pc, #120]	; (800f57c <_free_r+0x94>)
 800f504:	9801      	ldr	r0, [sp, #4]
 800f506:	6813      	ldr	r3, [r2, #0]
 800f508:	b933      	cbnz	r3, 800f518 <_free_r+0x30>
 800f50a:	6063      	str	r3, [r4, #4]
 800f50c:	6014      	str	r4, [r2, #0]
 800f50e:	b003      	add	sp, #12
 800f510:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f514:	f000 b982 	b.w	800f81c <__malloc_unlock>
 800f518:	42a3      	cmp	r3, r4
 800f51a:	d908      	bls.n	800f52e <_free_r+0x46>
 800f51c:	6825      	ldr	r5, [r4, #0]
 800f51e:	1961      	adds	r1, r4, r5
 800f520:	428b      	cmp	r3, r1
 800f522:	bf01      	itttt	eq
 800f524:	6819      	ldreq	r1, [r3, #0]
 800f526:	685b      	ldreq	r3, [r3, #4]
 800f528:	1949      	addeq	r1, r1, r5
 800f52a:	6021      	streq	r1, [r4, #0]
 800f52c:	e7ed      	b.n	800f50a <_free_r+0x22>
 800f52e:	461a      	mov	r2, r3
 800f530:	685b      	ldr	r3, [r3, #4]
 800f532:	b10b      	cbz	r3, 800f538 <_free_r+0x50>
 800f534:	42a3      	cmp	r3, r4
 800f536:	d9fa      	bls.n	800f52e <_free_r+0x46>
 800f538:	6811      	ldr	r1, [r2, #0]
 800f53a:	1855      	adds	r5, r2, r1
 800f53c:	42a5      	cmp	r5, r4
 800f53e:	d10b      	bne.n	800f558 <_free_r+0x70>
 800f540:	6824      	ldr	r4, [r4, #0]
 800f542:	4421      	add	r1, r4
 800f544:	1854      	adds	r4, r2, r1
 800f546:	42a3      	cmp	r3, r4
 800f548:	6011      	str	r1, [r2, #0]
 800f54a:	d1e0      	bne.n	800f50e <_free_r+0x26>
 800f54c:	681c      	ldr	r4, [r3, #0]
 800f54e:	685b      	ldr	r3, [r3, #4]
 800f550:	6053      	str	r3, [r2, #4]
 800f552:	4421      	add	r1, r4
 800f554:	6011      	str	r1, [r2, #0]
 800f556:	e7da      	b.n	800f50e <_free_r+0x26>
 800f558:	d902      	bls.n	800f560 <_free_r+0x78>
 800f55a:	230c      	movs	r3, #12
 800f55c:	6003      	str	r3, [r0, #0]
 800f55e:	e7d6      	b.n	800f50e <_free_r+0x26>
 800f560:	6825      	ldr	r5, [r4, #0]
 800f562:	1961      	adds	r1, r4, r5
 800f564:	428b      	cmp	r3, r1
 800f566:	bf04      	itt	eq
 800f568:	6819      	ldreq	r1, [r3, #0]
 800f56a:	685b      	ldreq	r3, [r3, #4]
 800f56c:	6063      	str	r3, [r4, #4]
 800f56e:	bf04      	itt	eq
 800f570:	1949      	addeq	r1, r1, r5
 800f572:	6021      	streq	r1, [r4, #0]
 800f574:	6054      	str	r4, [r2, #4]
 800f576:	e7ca      	b.n	800f50e <_free_r+0x26>
 800f578:	b003      	add	sp, #12
 800f57a:	bd30      	pop	{r4, r5, pc}
 800f57c:	20002298 	.word	0x20002298

0800f580 <sbrk_aligned>:
 800f580:	b570      	push	{r4, r5, r6, lr}
 800f582:	4e0e      	ldr	r6, [pc, #56]	; (800f5bc <sbrk_aligned+0x3c>)
 800f584:	460c      	mov	r4, r1
 800f586:	6831      	ldr	r1, [r6, #0]
 800f588:	4605      	mov	r5, r0
 800f58a:	b911      	cbnz	r1, 800f592 <sbrk_aligned+0x12>
 800f58c:	f000 f8ca 	bl	800f724 <_sbrk_r>
 800f590:	6030      	str	r0, [r6, #0]
 800f592:	4621      	mov	r1, r4
 800f594:	4628      	mov	r0, r5
 800f596:	f000 f8c5 	bl	800f724 <_sbrk_r>
 800f59a:	1c43      	adds	r3, r0, #1
 800f59c:	d00a      	beq.n	800f5b4 <sbrk_aligned+0x34>
 800f59e:	1cc4      	adds	r4, r0, #3
 800f5a0:	f024 0403 	bic.w	r4, r4, #3
 800f5a4:	42a0      	cmp	r0, r4
 800f5a6:	d007      	beq.n	800f5b8 <sbrk_aligned+0x38>
 800f5a8:	1a21      	subs	r1, r4, r0
 800f5aa:	4628      	mov	r0, r5
 800f5ac:	f000 f8ba 	bl	800f724 <_sbrk_r>
 800f5b0:	3001      	adds	r0, #1
 800f5b2:	d101      	bne.n	800f5b8 <sbrk_aligned+0x38>
 800f5b4:	f04f 34ff 	mov.w	r4, #4294967295
 800f5b8:	4620      	mov	r0, r4
 800f5ba:	bd70      	pop	{r4, r5, r6, pc}
 800f5bc:	2000229c 	.word	0x2000229c

0800f5c0 <_malloc_r>:
 800f5c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f5c4:	1ccd      	adds	r5, r1, #3
 800f5c6:	f025 0503 	bic.w	r5, r5, #3
 800f5ca:	3508      	adds	r5, #8
 800f5cc:	2d0c      	cmp	r5, #12
 800f5ce:	bf38      	it	cc
 800f5d0:	250c      	movcc	r5, #12
 800f5d2:	2d00      	cmp	r5, #0
 800f5d4:	4607      	mov	r7, r0
 800f5d6:	db01      	blt.n	800f5dc <_malloc_r+0x1c>
 800f5d8:	42a9      	cmp	r1, r5
 800f5da:	d905      	bls.n	800f5e8 <_malloc_r+0x28>
 800f5dc:	230c      	movs	r3, #12
 800f5de:	603b      	str	r3, [r7, #0]
 800f5e0:	2600      	movs	r6, #0
 800f5e2:	4630      	mov	r0, r6
 800f5e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f5e8:	4e2e      	ldr	r6, [pc, #184]	; (800f6a4 <_malloc_r+0xe4>)
 800f5ea:	f000 f911 	bl	800f810 <__malloc_lock>
 800f5ee:	6833      	ldr	r3, [r6, #0]
 800f5f0:	461c      	mov	r4, r3
 800f5f2:	bb34      	cbnz	r4, 800f642 <_malloc_r+0x82>
 800f5f4:	4629      	mov	r1, r5
 800f5f6:	4638      	mov	r0, r7
 800f5f8:	f7ff ffc2 	bl	800f580 <sbrk_aligned>
 800f5fc:	1c43      	adds	r3, r0, #1
 800f5fe:	4604      	mov	r4, r0
 800f600:	d14d      	bne.n	800f69e <_malloc_r+0xde>
 800f602:	6834      	ldr	r4, [r6, #0]
 800f604:	4626      	mov	r6, r4
 800f606:	2e00      	cmp	r6, #0
 800f608:	d140      	bne.n	800f68c <_malloc_r+0xcc>
 800f60a:	6823      	ldr	r3, [r4, #0]
 800f60c:	4631      	mov	r1, r6
 800f60e:	4638      	mov	r0, r7
 800f610:	eb04 0803 	add.w	r8, r4, r3
 800f614:	f000 f886 	bl	800f724 <_sbrk_r>
 800f618:	4580      	cmp	r8, r0
 800f61a:	d13a      	bne.n	800f692 <_malloc_r+0xd2>
 800f61c:	6821      	ldr	r1, [r4, #0]
 800f61e:	3503      	adds	r5, #3
 800f620:	1a6d      	subs	r5, r5, r1
 800f622:	f025 0503 	bic.w	r5, r5, #3
 800f626:	3508      	adds	r5, #8
 800f628:	2d0c      	cmp	r5, #12
 800f62a:	bf38      	it	cc
 800f62c:	250c      	movcc	r5, #12
 800f62e:	4629      	mov	r1, r5
 800f630:	4638      	mov	r0, r7
 800f632:	f7ff ffa5 	bl	800f580 <sbrk_aligned>
 800f636:	3001      	adds	r0, #1
 800f638:	d02b      	beq.n	800f692 <_malloc_r+0xd2>
 800f63a:	6823      	ldr	r3, [r4, #0]
 800f63c:	442b      	add	r3, r5
 800f63e:	6023      	str	r3, [r4, #0]
 800f640:	e00e      	b.n	800f660 <_malloc_r+0xa0>
 800f642:	6822      	ldr	r2, [r4, #0]
 800f644:	1b52      	subs	r2, r2, r5
 800f646:	d41e      	bmi.n	800f686 <_malloc_r+0xc6>
 800f648:	2a0b      	cmp	r2, #11
 800f64a:	d916      	bls.n	800f67a <_malloc_r+0xba>
 800f64c:	1961      	adds	r1, r4, r5
 800f64e:	42a3      	cmp	r3, r4
 800f650:	6025      	str	r5, [r4, #0]
 800f652:	bf18      	it	ne
 800f654:	6059      	strne	r1, [r3, #4]
 800f656:	6863      	ldr	r3, [r4, #4]
 800f658:	bf08      	it	eq
 800f65a:	6031      	streq	r1, [r6, #0]
 800f65c:	5162      	str	r2, [r4, r5]
 800f65e:	604b      	str	r3, [r1, #4]
 800f660:	4638      	mov	r0, r7
 800f662:	f104 060b 	add.w	r6, r4, #11
 800f666:	f000 f8d9 	bl	800f81c <__malloc_unlock>
 800f66a:	f026 0607 	bic.w	r6, r6, #7
 800f66e:	1d23      	adds	r3, r4, #4
 800f670:	1af2      	subs	r2, r6, r3
 800f672:	d0b6      	beq.n	800f5e2 <_malloc_r+0x22>
 800f674:	1b9b      	subs	r3, r3, r6
 800f676:	50a3      	str	r3, [r4, r2]
 800f678:	e7b3      	b.n	800f5e2 <_malloc_r+0x22>
 800f67a:	6862      	ldr	r2, [r4, #4]
 800f67c:	42a3      	cmp	r3, r4
 800f67e:	bf0c      	ite	eq
 800f680:	6032      	streq	r2, [r6, #0]
 800f682:	605a      	strne	r2, [r3, #4]
 800f684:	e7ec      	b.n	800f660 <_malloc_r+0xa0>
 800f686:	4623      	mov	r3, r4
 800f688:	6864      	ldr	r4, [r4, #4]
 800f68a:	e7b2      	b.n	800f5f2 <_malloc_r+0x32>
 800f68c:	4634      	mov	r4, r6
 800f68e:	6876      	ldr	r6, [r6, #4]
 800f690:	e7b9      	b.n	800f606 <_malloc_r+0x46>
 800f692:	230c      	movs	r3, #12
 800f694:	603b      	str	r3, [r7, #0]
 800f696:	4638      	mov	r0, r7
 800f698:	f000 f8c0 	bl	800f81c <__malloc_unlock>
 800f69c:	e7a1      	b.n	800f5e2 <_malloc_r+0x22>
 800f69e:	6025      	str	r5, [r4, #0]
 800f6a0:	e7de      	b.n	800f660 <_malloc_r+0xa0>
 800f6a2:	bf00      	nop
 800f6a4:	20002298 	.word	0x20002298

0800f6a8 <rand>:
 800f6a8:	4b16      	ldr	r3, [pc, #88]	; (800f704 <rand+0x5c>)
 800f6aa:	b510      	push	{r4, lr}
 800f6ac:	681c      	ldr	r4, [r3, #0]
 800f6ae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800f6b0:	b9b3      	cbnz	r3, 800f6e0 <rand+0x38>
 800f6b2:	2018      	movs	r0, #24
 800f6b4:	f7ff fef2 	bl	800f49c <malloc>
 800f6b8:	63a0      	str	r0, [r4, #56]	; 0x38
 800f6ba:	b928      	cbnz	r0, 800f6c8 <rand+0x20>
 800f6bc:	4602      	mov	r2, r0
 800f6be:	4b12      	ldr	r3, [pc, #72]	; (800f708 <rand+0x60>)
 800f6c0:	4812      	ldr	r0, [pc, #72]	; (800f70c <rand+0x64>)
 800f6c2:	214e      	movs	r1, #78	; 0x4e
 800f6c4:	f000 f874 	bl	800f7b0 <__assert_func>
 800f6c8:	4a11      	ldr	r2, [pc, #68]	; (800f710 <rand+0x68>)
 800f6ca:	4b12      	ldr	r3, [pc, #72]	; (800f714 <rand+0x6c>)
 800f6cc:	e9c0 2300 	strd	r2, r3, [r0]
 800f6d0:	4b11      	ldr	r3, [pc, #68]	; (800f718 <rand+0x70>)
 800f6d2:	6083      	str	r3, [r0, #8]
 800f6d4:	230b      	movs	r3, #11
 800f6d6:	8183      	strh	r3, [r0, #12]
 800f6d8:	2201      	movs	r2, #1
 800f6da:	2300      	movs	r3, #0
 800f6dc:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800f6e0:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800f6e2:	4a0e      	ldr	r2, [pc, #56]	; (800f71c <rand+0x74>)
 800f6e4:	6920      	ldr	r0, [r4, #16]
 800f6e6:	6963      	ldr	r3, [r4, #20]
 800f6e8:	490d      	ldr	r1, [pc, #52]	; (800f720 <rand+0x78>)
 800f6ea:	4342      	muls	r2, r0
 800f6ec:	fb01 2203 	mla	r2, r1, r3, r2
 800f6f0:	fba0 0101 	umull	r0, r1, r0, r1
 800f6f4:	1c43      	adds	r3, r0, #1
 800f6f6:	eb42 0001 	adc.w	r0, r2, r1
 800f6fa:	e9c4 3004 	strd	r3, r0, [r4, #16]
 800f6fe:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800f702:	bd10      	pop	{r4, pc}
 800f704:	2000008c 	.word	0x2000008c
 800f708:	08010e4c 	.word	0x08010e4c
 800f70c:	08010e63 	.word	0x08010e63
 800f710:	abcd330e 	.word	0xabcd330e
 800f714:	e66d1234 	.word	0xe66d1234
 800f718:	0005deec 	.word	0x0005deec
 800f71c:	5851f42d 	.word	0x5851f42d
 800f720:	4c957f2d 	.word	0x4c957f2d

0800f724 <_sbrk_r>:
 800f724:	b538      	push	{r3, r4, r5, lr}
 800f726:	4d06      	ldr	r5, [pc, #24]	; (800f740 <_sbrk_r+0x1c>)
 800f728:	2300      	movs	r3, #0
 800f72a:	4604      	mov	r4, r0
 800f72c:	4608      	mov	r0, r1
 800f72e:	602b      	str	r3, [r5, #0]
 800f730:	f7f2 ff30 	bl	8002594 <_sbrk>
 800f734:	1c43      	adds	r3, r0, #1
 800f736:	d102      	bne.n	800f73e <_sbrk_r+0x1a>
 800f738:	682b      	ldr	r3, [r5, #0]
 800f73a:	b103      	cbz	r3, 800f73e <_sbrk_r+0x1a>
 800f73c:	6023      	str	r3, [r4, #0]
 800f73e:	bd38      	pop	{r3, r4, r5, pc}
 800f740:	200022a0 	.word	0x200022a0

0800f744 <siprintf>:
 800f744:	b40e      	push	{r1, r2, r3}
 800f746:	b500      	push	{lr}
 800f748:	b09c      	sub	sp, #112	; 0x70
 800f74a:	ab1d      	add	r3, sp, #116	; 0x74
 800f74c:	9002      	str	r0, [sp, #8]
 800f74e:	9006      	str	r0, [sp, #24]
 800f750:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f754:	4809      	ldr	r0, [pc, #36]	; (800f77c <siprintf+0x38>)
 800f756:	9107      	str	r1, [sp, #28]
 800f758:	9104      	str	r1, [sp, #16]
 800f75a:	4909      	ldr	r1, [pc, #36]	; (800f780 <siprintf+0x3c>)
 800f75c:	f853 2b04 	ldr.w	r2, [r3], #4
 800f760:	9105      	str	r1, [sp, #20]
 800f762:	6800      	ldr	r0, [r0, #0]
 800f764:	9301      	str	r3, [sp, #4]
 800f766:	a902      	add	r1, sp, #8
 800f768:	f000 f8ba 	bl	800f8e0 <_svfiprintf_r>
 800f76c:	9b02      	ldr	r3, [sp, #8]
 800f76e:	2200      	movs	r2, #0
 800f770:	701a      	strb	r2, [r3, #0]
 800f772:	b01c      	add	sp, #112	; 0x70
 800f774:	f85d eb04 	ldr.w	lr, [sp], #4
 800f778:	b003      	add	sp, #12
 800f77a:	4770      	bx	lr
 800f77c:	2000008c 	.word	0x2000008c
 800f780:	ffff0208 	.word	0xffff0208

0800f784 <strchr>:
 800f784:	b2c9      	uxtb	r1, r1
 800f786:	4603      	mov	r3, r0
 800f788:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f78c:	b11a      	cbz	r2, 800f796 <strchr+0x12>
 800f78e:	428a      	cmp	r2, r1
 800f790:	d1f9      	bne.n	800f786 <strchr+0x2>
 800f792:	4618      	mov	r0, r3
 800f794:	4770      	bx	lr
 800f796:	2900      	cmp	r1, #0
 800f798:	bf18      	it	ne
 800f79a:	2300      	movne	r3, #0
 800f79c:	e7f9      	b.n	800f792 <strchr+0xe>

0800f79e <strcpy>:
 800f79e:	4603      	mov	r3, r0
 800f7a0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f7a4:	f803 2b01 	strb.w	r2, [r3], #1
 800f7a8:	2a00      	cmp	r2, #0
 800f7aa:	d1f9      	bne.n	800f7a0 <strcpy+0x2>
 800f7ac:	4770      	bx	lr
	...

0800f7b0 <__assert_func>:
 800f7b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f7b2:	4614      	mov	r4, r2
 800f7b4:	461a      	mov	r2, r3
 800f7b6:	4b09      	ldr	r3, [pc, #36]	; (800f7dc <__assert_func+0x2c>)
 800f7b8:	681b      	ldr	r3, [r3, #0]
 800f7ba:	4605      	mov	r5, r0
 800f7bc:	68d8      	ldr	r0, [r3, #12]
 800f7be:	b14c      	cbz	r4, 800f7d4 <__assert_func+0x24>
 800f7c0:	4b07      	ldr	r3, [pc, #28]	; (800f7e0 <__assert_func+0x30>)
 800f7c2:	9100      	str	r1, [sp, #0]
 800f7c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f7c8:	4906      	ldr	r1, [pc, #24]	; (800f7e4 <__assert_func+0x34>)
 800f7ca:	462b      	mov	r3, r5
 800f7cc:	f000 f80e 	bl	800f7ec <fiprintf>
 800f7d0:	f000 fd34 	bl	801023c <abort>
 800f7d4:	4b04      	ldr	r3, [pc, #16]	; (800f7e8 <__assert_func+0x38>)
 800f7d6:	461c      	mov	r4, r3
 800f7d8:	e7f3      	b.n	800f7c2 <__assert_func+0x12>
 800f7da:	bf00      	nop
 800f7dc:	2000008c 	.word	0x2000008c
 800f7e0:	08010ebe 	.word	0x08010ebe
 800f7e4:	08010ecb 	.word	0x08010ecb
 800f7e8:	08010ef9 	.word	0x08010ef9

0800f7ec <fiprintf>:
 800f7ec:	b40e      	push	{r1, r2, r3}
 800f7ee:	b503      	push	{r0, r1, lr}
 800f7f0:	4601      	mov	r1, r0
 800f7f2:	ab03      	add	r3, sp, #12
 800f7f4:	4805      	ldr	r0, [pc, #20]	; (800f80c <fiprintf+0x20>)
 800f7f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f7fa:	6800      	ldr	r0, [r0, #0]
 800f7fc:	9301      	str	r3, [sp, #4]
 800f7fe:	f000 f999 	bl	800fb34 <_vfiprintf_r>
 800f802:	b002      	add	sp, #8
 800f804:	f85d eb04 	ldr.w	lr, [sp], #4
 800f808:	b003      	add	sp, #12
 800f80a:	4770      	bx	lr
 800f80c:	2000008c 	.word	0x2000008c

0800f810 <__malloc_lock>:
 800f810:	4801      	ldr	r0, [pc, #4]	; (800f818 <__malloc_lock+0x8>)
 800f812:	f000 bed3 	b.w	80105bc <__retarget_lock_acquire_recursive>
 800f816:	bf00      	nop
 800f818:	200022a4 	.word	0x200022a4

0800f81c <__malloc_unlock>:
 800f81c:	4801      	ldr	r0, [pc, #4]	; (800f824 <__malloc_unlock+0x8>)
 800f81e:	f000 bece 	b.w	80105be <__retarget_lock_release_recursive>
 800f822:	bf00      	nop
 800f824:	200022a4 	.word	0x200022a4

0800f828 <__ssputs_r>:
 800f828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f82c:	688e      	ldr	r6, [r1, #8]
 800f82e:	429e      	cmp	r6, r3
 800f830:	4682      	mov	sl, r0
 800f832:	460c      	mov	r4, r1
 800f834:	4690      	mov	r8, r2
 800f836:	461f      	mov	r7, r3
 800f838:	d838      	bhi.n	800f8ac <__ssputs_r+0x84>
 800f83a:	898a      	ldrh	r2, [r1, #12]
 800f83c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f840:	d032      	beq.n	800f8a8 <__ssputs_r+0x80>
 800f842:	6825      	ldr	r5, [r4, #0]
 800f844:	6909      	ldr	r1, [r1, #16]
 800f846:	eba5 0901 	sub.w	r9, r5, r1
 800f84a:	6965      	ldr	r5, [r4, #20]
 800f84c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f850:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f854:	3301      	adds	r3, #1
 800f856:	444b      	add	r3, r9
 800f858:	106d      	asrs	r5, r5, #1
 800f85a:	429d      	cmp	r5, r3
 800f85c:	bf38      	it	cc
 800f85e:	461d      	movcc	r5, r3
 800f860:	0553      	lsls	r3, r2, #21
 800f862:	d531      	bpl.n	800f8c8 <__ssputs_r+0xa0>
 800f864:	4629      	mov	r1, r5
 800f866:	f7ff feab 	bl	800f5c0 <_malloc_r>
 800f86a:	4606      	mov	r6, r0
 800f86c:	b950      	cbnz	r0, 800f884 <__ssputs_r+0x5c>
 800f86e:	230c      	movs	r3, #12
 800f870:	f8ca 3000 	str.w	r3, [sl]
 800f874:	89a3      	ldrh	r3, [r4, #12]
 800f876:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f87a:	81a3      	strh	r3, [r4, #12]
 800f87c:	f04f 30ff 	mov.w	r0, #4294967295
 800f880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f884:	6921      	ldr	r1, [r4, #16]
 800f886:	464a      	mov	r2, r9
 800f888:	f7ff fe18 	bl	800f4bc <memcpy>
 800f88c:	89a3      	ldrh	r3, [r4, #12]
 800f88e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f892:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f896:	81a3      	strh	r3, [r4, #12]
 800f898:	6126      	str	r6, [r4, #16]
 800f89a:	6165      	str	r5, [r4, #20]
 800f89c:	444e      	add	r6, r9
 800f89e:	eba5 0509 	sub.w	r5, r5, r9
 800f8a2:	6026      	str	r6, [r4, #0]
 800f8a4:	60a5      	str	r5, [r4, #8]
 800f8a6:	463e      	mov	r6, r7
 800f8a8:	42be      	cmp	r6, r7
 800f8aa:	d900      	bls.n	800f8ae <__ssputs_r+0x86>
 800f8ac:	463e      	mov	r6, r7
 800f8ae:	6820      	ldr	r0, [r4, #0]
 800f8b0:	4632      	mov	r2, r6
 800f8b2:	4641      	mov	r1, r8
 800f8b4:	f000 feea 	bl	801068c <memmove>
 800f8b8:	68a3      	ldr	r3, [r4, #8]
 800f8ba:	1b9b      	subs	r3, r3, r6
 800f8bc:	60a3      	str	r3, [r4, #8]
 800f8be:	6823      	ldr	r3, [r4, #0]
 800f8c0:	4433      	add	r3, r6
 800f8c2:	6023      	str	r3, [r4, #0]
 800f8c4:	2000      	movs	r0, #0
 800f8c6:	e7db      	b.n	800f880 <__ssputs_r+0x58>
 800f8c8:	462a      	mov	r2, r5
 800f8ca:	f000 fef9 	bl	80106c0 <_realloc_r>
 800f8ce:	4606      	mov	r6, r0
 800f8d0:	2800      	cmp	r0, #0
 800f8d2:	d1e1      	bne.n	800f898 <__ssputs_r+0x70>
 800f8d4:	6921      	ldr	r1, [r4, #16]
 800f8d6:	4650      	mov	r0, sl
 800f8d8:	f7ff fe06 	bl	800f4e8 <_free_r>
 800f8dc:	e7c7      	b.n	800f86e <__ssputs_r+0x46>
	...

0800f8e0 <_svfiprintf_r>:
 800f8e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8e4:	4698      	mov	r8, r3
 800f8e6:	898b      	ldrh	r3, [r1, #12]
 800f8e8:	061b      	lsls	r3, r3, #24
 800f8ea:	b09d      	sub	sp, #116	; 0x74
 800f8ec:	4607      	mov	r7, r0
 800f8ee:	460d      	mov	r5, r1
 800f8f0:	4614      	mov	r4, r2
 800f8f2:	d50e      	bpl.n	800f912 <_svfiprintf_r+0x32>
 800f8f4:	690b      	ldr	r3, [r1, #16]
 800f8f6:	b963      	cbnz	r3, 800f912 <_svfiprintf_r+0x32>
 800f8f8:	2140      	movs	r1, #64	; 0x40
 800f8fa:	f7ff fe61 	bl	800f5c0 <_malloc_r>
 800f8fe:	6028      	str	r0, [r5, #0]
 800f900:	6128      	str	r0, [r5, #16]
 800f902:	b920      	cbnz	r0, 800f90e <_svfiprintf_r+0x2e>
 800f904:	230c      	movs	r3, #12
 800f906:	603b      	str	r3, [r7, #0]
 800f908:	f04f 30ff 	mov.w	r0, #4294967295
 800f90c:	e0d1      	b.n	800fab2 <_svfiprintf_r+0x1d2>
 800f90e:	2340      	movs	r3, #64	; 0x40
 800f910:	616b      	str	r3, [r5, #20]
 800f912:	2300      	movs	r3, #0
 800f914:	9309      	str	r3, [sp, #36]	; 0x24
 800f916:	2320      	movs	r3, #32
 800f918:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f91c:	f8cd 800c 	str.w	r8, [sp, #12]
 800f920:	2330      	movs	r3, #48	; 0x30
 800f922:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800facc <_svfiprintf_r+0x1ec>
 800f926:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f92a:	f04f 0901 	mov.w	r9, #1
 800f92e:	4623      	mov	r3, r4
 800f930:	469a      	mov	sl, r3
 800f932:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f936:	b10a      	cbz	r2, 800f93c <_svfiprintf_r+0x5c>
 800f938:	2a25      	cmp	r2, #37	; 0x25
 800f93a:	d1f9      	bne.n	800f930 <_svfiprintf_r+0x50>
 800f93c:	ebba 0b04 	subs.w	fp, sl, r4
 800f940:	d00b      	beq.n	800f95a <_svfiprintf_r+0x7a>
 800f942:	465b      	mov	r3, fp
 800f944:	4622      	mov	r2, r4
 800f946:	4629      	mov	r1, r5
 800f948:	4638      	mov	r0, r7
 800f94a:	f7ff ff6d 	bl	800f828 <__ssputs_r>
 800f94e:	3001      	adds	r0, #1
 800f950:	f000 80aa 	beq.w	800faa8 <_svfiprintf_r+0x1c8>
 800f954:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f956:	445a      	add	r2, fp
 800f958:	9209      	str	r2, [sp, #36]	; 0x24
 800f95a:	f89a 3000 	ldrb.w	r3, [sl]
 800f95e:	2b00      	cmp	r3, #0
 800f960:	f000 80a2 	beq.w	800faa8 <_svfiprintf_r+0x1c8>
 800f964:	2300      	movs	r3, #0
 800f966:	f04f 32ff 	mov.w	r2, #4294967295
 800f96a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f96e:	f10a 0a01 	add.w	sl, sl, #1
 800f972:	9304      	str	r3, [sp, #16]
 800f974:	9307      	str	r3, [sp, #28]
 800f976:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f97a:	931a      	str	r3, [sp, #104]	; 0x68
 800f97c:	4654      	mov	r4, sl
 800f97e:	2205      	movs	r2, #5
 800f980:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f984:	4851      	ldr	r0, [pc, #324]	; (800facc <_svfiprintf_r+0x1ec>)
 800f986:	f7f0 fc33 	bl	80001f0 <memchr>
 800f98a:	9a04      	ldr	r2, [sp, #16]
 800f98c:	b9d8      	cbnz	r0, 800f9c6 <_svfiprintf_r+0xe6>
 800f98e:	06d0      	lsls	r0, r2, #27
 800f990:	bf44      	itt	mi
 800f992:	2320      	movmi	r3, #32
 800f994:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f998:	0711      	lsls	r1, r2, #28
 800f99a:	bf44      	itt	mi
 800f99c:	232b      	movmi	r3, #43	; 0x2b
 800f99e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f9a2:	f89a 3000 	ldrb.w	r3, [sl]
 800f9a6:	2b2a      	cmp	r3, #42	; 0x2a
 800f9a8:	d015      	beq.n	800f9d6 <_svfiprintf_r+0xf6>
 800f9aa:	9a07      	ldr	r2, [sp, #28]
 800f9ac:	4654      	mov	r4, sl
 800f9ae:	2000      	movs	r0, #0
 800f9b0:	f04f 0c0a 	mov.w	ip, #10
 800f9b4:	4621      	mov	r1, r4
 800f9b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f9ba:	3b30      	subs	r3, #48	; 0x30
 800f9bc:	2b09      	cmp	r3, #9
 800f9be:	d94e      	bls.n	800fa5e <_svfiprintf_r+0x17e>
 800f9c0:	b1b0      	cbz	r0, 800f9f0 <_svfiprintf_r+0x110>
 800f9c2:	9207      	str	r2, [sp, #28]
 800f9c4:	e014      	b.n	800f9f0 <_svfiprintf_r+0x110>
 800f9c6:	eba0 0308 	sub.w	r3, r0, r8
 800f9ca:	fa09 f303 	lsl.w	r3, r9, r3
 800f9ce:	4313      	orrs	r3, r2
 800f9d0:	9304      	str	r3, [sp, #16]
 800f9d2:	46a2      	mov	sl, r4
 800f9d4:	e7d2      	b.n	800f97c <_svfiprintf_r+0x9c>
 800f9d6:	9b03      	ldr	r3, [sp, #12]
 800f9d8:	1d19      	adds	r1, r3, #4
 800f9da:	681b      	ldr	r3, [r3, #0]
 800f9dc:	9103      	str	r1, [sp, #12]
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	bfbb      	ittet	lt
 800f9e2:	425b      	neglt	r3, r3
 800f9e4:	f042 0202 	orrlt.w	r2, r2, #2
 800f9e8:	9307      	strge	r3, [sp, #28]
 800f9ea:	9307      	strlt	r3, [sp, #28]
 800f9ec:	bfb8      	it	lt
 800f9ee:	9204      	strlt	r2, [sp, #16]
 800f9f0:	7823      	ldrb	r3, [r4, #0]
 800f9f2:	2b2e      	cmp	r3, #46	; 0x2e
 800f9f4:	d10c      	bne.n	800fa10 <_svfiprintf_r+0x130>
 800f9f6:	7863      	ldrb	r3, [r4, #1]
 800f9f8:	2b2a      	cmp	r3, #42	; 0x2a
 800f9fa:	d135      	bne.n	800fa68 <_svfiprintf_r+0x188>
 800f9fc:	9b03      	ldr	r3, [sp, #12]
 800f9fe:	1d1a      	adds	r2, r3, #4
 800fa00:	681b      	ldr	r3, [r3, #0]
 800fa02:	9203      	str	r2, [sp, #12]
 800fa04:	2b00      	cmp	r3, #0
 800fa06:	bfb8      	it	lt
 800fa08:	f04f 33ff 	movlt.w	r3, #4294967295
 800fa0c:	3402      	adds	r4, #2
 800fa0e:	9305      	str	r3, [sp, #20]
 800fa10:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800fadc <_svfiprintf_r+0x1fc>
 800fa14:	7821      	ldrb	r1, [r4, #0]
 800fa16:	2203      	movs	r2, #3
 800fa18:	4650      	mov	r0, sl
 800fa1a:	f7f0 fbe9 	bl	80001f0 <memchr>
 800fa1e:	b140      	cbz	r0, 800fa32 <_svfiprintf_r+0x152>
 800fa20:	2340      	movs	r3, #64	; 0x40
 800fa22:	eba0 000a 	sub.w	r0, r0, sl
 800fa26:	fa03 f000 	lsl.w	r0, r3, r0
 800fa2a:	9b04      	ldr	r3, [sp, #16]
 800fa2c:	4303      	orrs	r3, r0
 800fa2e:	3401      	adds	r4, #1
 800fa30:	9304      	str	r3, [sp, #16]
 800fa32:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa36:	4826      	ldr	r0, [pc, #152]	; (800fad0 <_svfiprintf_r+0x1f0>)
 800fa38:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fa3c:	2206      	movs	r2, #6
 800fa3e:	f7f0 fbd7 	bl	80001f0 <memchr>
 800fa42:	2800      	cmp	r0, #0
 800fa44:	d038      	beq.n	800fab8 <_svfiprintf_r+0x1d8>
 800fa46:	4b23      	ldr	r3, [pc, #140]	; (800fad4 <_svfiprintf_r+0x1f4>)
 800fa48:	bb1b      	cbnz	r3, 800fa92 <_svfiprintf_r+0x1b2>
 800fa4a:	9b03      	ldr	r3, [sp, #12]
 800fa4c:	3307      	adds	r3, #7
 800fa4e:	f023 0307 	bic.w	r3, r3, #7
 800fa52:	3308      	adds	r3, #8
 800fa54:	9303      	str	r3, [sp, #12]
 800fa56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa58:	4433      	add	r3, r6
 800fa5a:	9309      	str	r3, [sp, #36]	; 0x24
 800fa5c:	e767      	b.n	800f92e <_svfiprintf_r+0x4e>
 800fa5e:	fb0c 3202 	mla	r2, ip, r2, r3
 800fa62:	460c      	mov	r4, r1
 800fa64:	2001      	movs	r0, #1
 800fa66:	e7a5      	b.n	800f9b4 <_svfiprintf_r+0xd4>
 800fa68:	2300      	movs	r3, #0
 800fa6a:	3401      	adds	r4, #1
 800fa6c:	9305      	str	r3, [sp, #20]
 800fa6e:	4619      	mov	r1, r3
 800fa70:	f04f 0c0a 	mov.w	ip, #10
 800fa74:	4620      	mov	r0, r4
 800fa76:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fa7a:	3a30      	subs	r2, #48	; 0x30
 800fa7c:	2a09      	cmp	r2, #9
 800fa7e:	d903      	bls.n	800fa88 <_svfiprintf_r+0x1a8>
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	d0c5      	beq.n	800fa10 <_svfiprintf_r+0x130>
 800fa84:	9105      	str	r1, [sp, #20]
 800fa86:	e7c3      	b.n	800fa10 <_svfiprintf_r+0x130>
 800fa88:	fb0c 2101 	mla	r1, ip, r1, r2
 800fa8c:	4604      	mov	r4, r0
 800fa8e:	2301      	movs	r3, #1
 800fa90:	e7f0      	b.n	800fa74 <_svfiprintf_r+0x194>
 800fa92:	ab03      	add	r3, sp, #12
 800fa94:	9300      	str	r3, [sp, #0]
 800fa96:	462a      	mov	r2, r5
 800fa98:	4b0f      	ldr	r3, [pc, #60]	; (800fad8 <_svfiprintf_r+0x1f8>)
 800fa9a:	a904      	add	r1, sp, #16
 800fa9c:	4638      	mov	r0, r7
 800fa9e:	f3af 8000 	nop.w
 800faa2:	1c42      	adds	r2, r0, #1
 800faa4:	4606      	mov	r6, r0
 800faa6:	d1d6      	bne.n	800fa56 <_svfiprintf_r+0x176>
 800faa8:	89ab      	ldrh	r3, [r5, #12]
 800faaa:	065b      	lsls	r3, r3, #25
 800faac:	f53f af2c 	bmi.w	800f908 <_svfiprintf_r+0x28>
 800fab0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fab2:	b01d      	add	sp, #116	; 0x74
 800fab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fab8:	ab03      	add	r3, sp, #12
 800faba:	9300      	str	r3, [sp, #0]
 800fabc:	462a      	mov	r2, r5
 800fabe:	4b06      	ldr	r3, [pc, #24]	; (800fad8 <_svfiprintf_r+0x1f8>)
 800fac0:	a904      	add	r1, sp, #16
 800fac2:	4638      	mov	r0, r7
 800fac4:	f000 f9d4 	bl	800fe70 <_printf_i>
 800fac8:	e7eb      	b.n	800faa2 <_svfiprintf_r+0x1c2>
 800faca:	bf00      	nop
 800facc:	08010efa 	.word	0x08010efa
 800fad0:	08010f04 	.word	0x08010f04
 800fad4:	00000000 	.word	0x00000000
 800fad8:	0800f829 	.word	0x0800f829
 800fadc:	08010f00 	.word	0x08010f00

0800fae0 <__sfputc_r>:
 800fae0:	6893      	ldr	r3, [r2, #8]
 800fae2:	3b01      	subs	r3, #1
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	b410      	push	{r4}
 800fae8:	6093      	str	r3, [r2, #8]
 800faea:	da08      	bge.n	800fafe <__sfputc_r+0x1e>
 800faec:	6994      	ldr	r4, [r2, #24]
 800faee:	42a3      	cmp	r3, r4
 800faf0:	db01      	blt.n	800faf6 <__sfputc_r+0x16>
 800faf2:	290a      	cmp	r1, #10
 800faf4:	d103      	bne.n	800fafe <__sfputc_r+0x1e>
 800faf6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fafa:	f000 badf 	b.w	80100bc <__swbuf_r>
 800fafe:	6813      	ldr	r3, [r2, #0]
 800fb00:	1c58      	adds	r0, r3, #1
 800fb02:	6010      	str	r0, [r2, #0]
 800fb04:	7019      	strb	r1, [r3, #0]
 800fb06:	4608      	mov	r0, r1
 800fb08:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fb0c:	4770      	bx	lr

0800fb0e <__sfputs_r>:
 800fb0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb10:	4606      	mov	r6, r0
 800fb12:	460f      	mov	r7, r1
 800fb14:	4614      	mov	r4, r2
 800fb16:	18d5      	adds	r5, r2, r3
 800fb18:	42ac      	cmp	r4, r5
 800fb1a:	d101      	bne.n	800fb20 <__sfputs_r+0x12>
 800fb1c:	2000      	movs	r0, #0
 800fb1e:	e007      	b.n	800fb30 <__sfputs_r+0x22>
 800fb20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb24:	463a      	mov	r2, r7
 800fb26:	4630      	mov	r0, r6
 800fb28:	f7ff ffda 	bl	800fae0 <__sfputc_r>
 800fb2c:	1c43      	adds	r3, r0, #1
 800fb2e:	d1f3      	bne.n	800fb18 <__sfputs_r+0xa>
 800fb30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fb34 <_vfiprintf_r>:
 800fb34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb38:	460d      	mov	r5, r1
 800fb3a:	b09d      	sub	sp, #116	; 0x74
 800fb3c:	4614      	mov	r4, r2
 800fb3e:	4698      	mov	r8, r3
 800fb40:	4606      	mov	r6, r0
 800fb42:	b118      	cbz	r0, 800fb4c <_vfiprintf_r+0x18>
 800fb44:	6983      	ldr	r3, [r0, #24]
 800fb46:	b90b      	cbnz	r3, 800fb4c <_vfiprintf_r+0x18>
 800fb48:	f000 fc9a 	bl	8010480 <__sinit>
 800fb4c:	4b89      	ldr	r3, [pc, #548]	; (800fd74 <_vfiprintf_r+0x240>)
 800fb4e:	429d      	cmp	r5, r3
 800fb50:	d11b      	bne.n	800fb8a <_vfiprintf_r+0x56>
 800fb52:	6875      	ldr	r5, [r6, #4]
 800fb54:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fb56:	07d9      	lsls	r1, r3, #31
 800fb58:	d405      	bmi.n	800fb66 <_vfiprintf_r+0x32>
 800fb5a:	89ab      	ldrh	r3, [r5, #12]
 800fb5c:	059a      	lsls	r2, r3, #22
 800fb5e:	d402      	bmi.n	800fb66 <_vfiprintf_r+0x32>
 800fb60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fb62:	f000 fd2b 	bl	80105bc <__retarget_lock_acquire_recursive>
 800fb66:	89ab      	ldrh	r3, [r5, #12]
 800fb68:	071b      	lsls	r3, r3, #28
 800fb6a:	d501      	bpl.n	800fb70 <_vfiprintf_r+0x3c>
 800fb6c:	692b      	ldr	r3, [r5, #16]
 800fb6e:	b9eb      	cbnz	r3, 800fbac <_vfiprintf_r+0x78>
 800fb70:	4629      	mov	r1, r5
 800fb72:	4630      	mov	r0, r6
 800fb74:	f000 faf4 	bl	8010160 <__swsetup_r>
 800fb78:	b1c0      	cbz	r0, 800fbac <_vfiprintf_r+0x78>
 800fb7a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fb7c:	07dc      	lsls	r4, r3, #31
 800fb7e:	d50e      	bpl.n	800fb9e <_vfiprintf_r+0x6a>
 800fb80:	f04f 30ff 	mov.w	r0, #4294967295
 800fb84:	b01d      	add	sp, #116	; 0x74
 800fb86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb8a:	4b7b      	ldr	r3, [pc, #492]	; (800fd78 <_vfiprintf_r+0x244>)
 800fb8c:	429d      	cmp	r5, r3
 800fb8e:	d101      	bne.n	800fb94 <_vfiprintf_r+0x60>
 800fb90:	68b5      	ldr	r5, [r6, #8]
 800fb92:	e7df      	b.n	800fb54 <_vfiprintf_r+0x20>
 800fb94:	4b79      	ldr	r3, [pc, #484]	; (800fd7c <_vfiprintf_r+0x248>)
 800fb96:	429d      	cmp	r5, r3
 800fb98:	bf08      	it	eq
 800fb9a:	68f5      	ldreq	r5, [r6, #12]
 800fb9c:	e7da      	b.n	800fb54 <_vfiprintf_r+0x20>
 800fb9e:	89ab      	ldrh	r3, [r5, #12]
 800fba0:	0598      	lsls	r0, r3, #22
 800fba2:	d4ed      	bmi.n	800fb80 <_vfiprintf_r+0x4c>
 800fba4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fba6:	f000 fd0a 	bl	80105be <__retarget_lock_release_recursive>
 800fbaa:	e7e9      	b.n	800fb80 <_vfiprintf_r+0x4c>
 800fbac:	2300      	movs	r3, #0
 800fbae:	9309      	str	r3, [sp, #36]	; 0x24
 800fbb0:	2320      	movs	r3, #32
 800fbb2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fbb6:	f8cd 800c 	str.w	r8, [sp, #12]
 800fbba:	2330      	movs	r3, #48	; 0x30
 800fbbc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800fd80 <_vfiprintf_r+0x24c>
 800fbc0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fbc4:	f04f 0901 	mov.w	r9, #1
 800fbc8:	4623      	mov	r3, r4
 800fbca:	469a      	mov	sl, r3
 800fbcc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fbd0:	b10a      	cbz	r2, 800fbd6 <_vfiprintf_r+0xa2>
 800fbd2:	2a25      	cmp	r2, #37	; 0x25
 800fbd4:	d1f9      	bne.n	800fbca <_vfiprintf_r+0x96>
 800fbd6:	ebba 0b04 	subs.w	fp, sl, r4
 800fbda:	d00b      	beq.n	800fbf4 <_vfiprintf_r+0xc0>
 800fbdc:	465b      	mov	r3, fp
 800fbde:	4622      	mov	r2, r4
 800fbe0:	4629      	mov	r1, r5
 800fbe2:	4630      	mov	r0, r6
 800fbe4:	f7ff ff93 	bl	800fb0e <__sfputs_r>
 800fbe8:	3001      	adds	r0, #1
 800fbea:	f000 80aa 	beq.w	800fd42 <_vfiprintf_r+0x20e>
 800fbee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fbf0:	445a      	add	r2, fp
 800fbf2:	9209      	str	r2, [sp, #36]	; 0x24
 800fbf4:	f89a 3000 	ldrb.w	r3, [sl]
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	f000 80a2 	beq.w	800fd42 <_vfiprintf_r+0x20e>
 800fbfe:	2300      	movs	r3, #0
 800fc00:	f04f 32ff 	mov.w	r2, #4294967295
 800fc04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fc08:	f10a 0a01 	add.w	sl, sl, #1
 800fc0c:	9304      	str	r3, [sp, #16]
 800fc0e:	9307      	str	r3, [sp, #28]
 800fc10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fc14:	931a      	str	r3, [sp, #104]	; 0x68
 800fc16:	4654      	mov	r4, sl
 800fc18:	2205      	movs	r2, #5
 800fc1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fc1e:	4858      	ldr	r0, [pc, #352]	; (800fd80 <_vfiprintf_r+0x24c>)
 800fc20:	f7f0 fae6 	bl	80001f0 <memchr>
 800fc24:	9a04      	ldr	r2, [sp, #16]
 800fc26:	b9d8      	cbnz	r0, 800fc60 <_vfiprintf_r+0x12c>
 800fc28:	06d1      	lsls	r1, r2, #27
 800fc2a:	bf44      	itt	mi
 800fc2c:	2320      	movmi	r3, #32
 800fc2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fc32:	0713      	lsls	r3, r2, #28
 800fc34:	bf44      	itt	mi
 800fc36:	232b      	movmi	r3, #43	; 0x2b
 800fc38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fc3c:	f89a 3000 	ldrb.w	r3, [sl]
 800fc40:	2b2a      	cmp	r3, #42	; 0x2a
 800fc42:	d015      	beq.n	800fc70 <_vfiprintf_r+0x13c>
 800fc44:	9a07      	ldr	r2, [sp, #28]
 800fc46:	4654      	mov	r4, sl
 800fc48:	2000      	movs	r0, #0
 800fc4a:	f04f 0c0a 	mov.w	ip, #10
 800fc4e:	4621      	mov	r1, r4
 800fc50:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fc54:	3b30      	subs	r3, #48	; 0x30
 800fc56:	2b09      	cmp	r3, #9
 800fc58:	d94e      	bls.n	800fcf8 <_vfiprintf_r+0x1c4>
 800fc5a:	b1b0      	cbz	r0, 800fc8a <_vfiprintf_r+0x156>
 800fc5c:	9207      	str	r2, [sp, #28]
 800fc5e:	e014      	b.n	800fc8a <_vfiprintf_r+0x156>
 800fc60:	eba0 0308 	sub.w	r3, r0, r8
 800fc64:	fa09 f303 	lsl.w	r3, r9, r3
 800fc68:	4313      	orrs	r3, r2
 800fc6a:	9304      	str	r3, [sp, #16]
 800fc6c:	46a2      	mov	sl, r4
 800fc6e:	e7d2      	b.n	800fc16 <_vfiprintf_r+0xe2>
 800fc70:	9b03      	ldr	r3, [sp, #12]
 800fc72:	1d19      	adds	r1, r3, #4
 800fc74:	681b      	ldr	r3, [r3, #0]
 800fc76:	9103      	str	r1, [sp, #12]
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	bfbb      	ittet	lt
 800fc7c:	425b      	neglt	r3, r3
 800fc7e:	f042 0202 	orrlt.w	r2, r2, #2
 800fc82:	9307      	strge	r3, [sp, #28]
 800fc84:	9307      	strlt	r3, [sp, #28]
 800fc86:	bfb8      	it	lt
 800fc88:	9204      	strlt	r2, [sp, #16]
 800fc8a:	7823      	ldrb	r3, [r4, #0]
 800fc8c:	2b2e      	cmp	r3, #46	; 0x2e
 800fc8e:	d10c      	bne.n	800fcaa <_vfiprintf_r+0x176>
 800fc90:	7863      	ldrb	r3, [r4, #1]
 800fc92:	2b2a      	cmp	r3, #42	; 0x2a
 800fc94:	d135      	bne.n	800fd02 <_vfiprintf_r+0x1ce>
 800fc96:	9b03      	ldr	r3, [sp, #12]
 800fc98:	1d1a      	adds	r2, r3, #4
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	9203      	str	r2, [sp, #12]
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	bfb8      	it	lt
 800fca2:	f04f 33ff 	movlt.w	r3, #4294967295
 800fca6:	3402      	adds	r4, #2
 800fca8:	9305      	str	r3, [sp, #20]
 800fcaa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800fd90 <_vfiprintf_r+0x25c>
 800fcae:	7821      	ldrb	r1, [r4, #0]
 800fcb0:	2203      	movs	r2, #3
 800fcb2:	4650      	mov	r0, sl
 800fcb4:	f7f0 fa9c 	bl	80001f0 <memchr>
 800fcb8:	b140      	cbz	r0, 800fccc <_vfiprintf_r+0x198>
 800fcba:	2340      	movs	r3, #64	; 0x40
 800fcbc:	eba0 000a 	sub.w	r0, r0, sl
 800fcc0:	fa03 f000 	lsl.w	r0, r3, r0
 800fcc4:	9b04      	ldr	r3, [sp, #16]
 800fcc6:	4303      	orrs	r3, r0
 800fcc8:	3401      	adds	r4, #1
 800fcca:	9304      	str	r3, [sp, #16]
 800fccc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fcd0:	482c      	ldr	r0, [pc, #176]	; (800fd84 <_vfiprintf_r+0x250>)
 800fcd2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fcd6:	2206      	movs	r2, #6
 800fcd8:	f7f0 fa8a 	bl	80001f0 <memchr>
 800fcdc:	2800      	cmp	r0, #0
 800fcde:	d03f      	beq.n	800fd60 <_vfiprintf_r+0x22c>
 800fce0:	4b29      	ldr	r3, [pc, #164]	; (800fd88 <_vfiprintf_r+0x254>)
 800fce2:	bb1b      	cbnz	r3, 800fd2c <_vfiprintf_r+0x1f8>
 800fce4:	9b03      	ldr	r3, [sp, #12]
 800fce6:	3307      	adds	r3, #7
 800fce8:	f023 0307 	bic.w	r3, r3, #7
 800fcec:	3308      	adds	r3, #8
 800fcee:	9303      	str	r3, [sp, #12]
 800fcf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fcf2:	443b      	add	r3, r7
 800fcf4:	9309      	str	r3, [sp, #36]	; 0x24
 800fcf6:	e767      	b.n	800fbc8 <_vfiprintf_r+0x94>
 800fcf8:	fb0c 3202 	mla	r2, ip, r2, r3
 800fcfc:	460c      	mov	r4, r1
 800fcfe:	2001      	movs	r0, #1
 800fd00:	e7a5      	b.n	800fc4e <_vfiprintf_r+0x11a>
 800fd02:	2300      	movs	r3, #0
 800fd04:	3401      	adds	r4, #1
 800fd06:	9305      	str	r3, [sp, #20]
 800fd08:	4619      	mov	r1, r3
 800fd0a:	f04f 0c0a 	mov.w	ip, #10
 800fd0e:	4620      	mov	r0, r4
 800fd10:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fd14:	3a30      	subs	r2, #48	; 0x30
 800fd16:	2a09      	cmp	r2, #9
 800fd18:	d903      	bls.n	800fd22 <_vfiprintf_r+0x1ee>
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d0c5      	beq.n	800fcaa <_vfiprintf_r+0x176>
 800fd1e:	9105      	str	r1, [sp, #20]
 800fd20:	e7c3      	b.n	800fcaa <_vfiprintf_r+0x176>
 800fd22:	fb0c 2101 	mla	r1, ip, r1, r2
 800fd26:	4604      	mov	r4, r0
 800fd28:	2301      	movs	r3, #1
 800fd2a:	e7f0      	b.n	800fd0e <_vfiprintf_r+0x1da>
 800fd2c:	ab03      	add	r3, sp, #12
 800fd2e:	9300      	str	r3, [sp, #0]
 800fd30:	462a      	mov	r2, r5
 800fd32:	4b16      	ldr	r3, [pc, #88]	; (800fd8c <_vfiprintf_r+0x258>)
 800fd34:	a904      	add	r1, sp, #16
 800fd36:	4630      	mov	r0, r6
 800fd38:	f3af 8000 	nop.w
 800fd3c:	4607      	mov	r7, r0
 800fd3e:	1c78      	adds	r0, r7, #1
 800fd40:	d1d6      	bne.n	800fcf0 <_vfiprintf_r+0x1bc>
 800fd42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fd44:	07d9      	lsls	r1, r3, #31
 800fd46:	d405      	bmi.n	800fd54 <_vfiprintf_r+0x220>
 800fd48:	89ab      	ldrh	r3, [r5, #12]
 800fd4a:	059a      	lsls	r2, r3, #22
 800fd4c:	d402      	bmi.n	800fd54 <_vfiprintf_r+0x220>
 800fd4e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fd50:	f000 fc35 	bl	80105be <__retarget_lock_release_recursive>
 800fd54:	89ab      	ldrh	r3, [r5, #12]
 800fd56:	065b      	lsls	r3, r3, #25
 800fd58:	f53f af12 	bmi.w	800fb80 <_vfiprintf_r+0x4c>
 800fd5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fd5e:	e711      	b.n	800fb84 <_vfiprintf_r+0x50>
 800fd60:	ab03      	add	r3, sp, #12
 800fd62:	9300      	str	r3, [sp, #0]
 800fd64:	462a      	mov	r2, r5
 800fd66:	4b09      	ldr	r3, [pc, #36]	; (800fd8c <_vfiprintf_r+0x258>)
 800fd68:	a904      	add	r1, sp, #16
 800fd6a:	4630      	mov	r0, r6
 800fd6c:	f000 f880 	bl	800fe70 <_printf_i>
 800fd70:	e7e4      	b.n	800fd3c <_vfiprintf_r+0x208>
 800fd72:	bf00      	nop
 800fd74:	08010f50 	.word	0x08010f50
 800fd78:	08010f70 	.word	0x08010f70
 800fd7c:	08010f30 	.word	0x08010f30
 800fd80:	08010efa 	.word	0x08010efa
 800fd84:	08010f04 	.word	0x08010f04
 800fd88:	00000000 	.word	0x00000000
 800fd8c:	0800fb0f 	.word	0x0800fb0f
 800fd90:	08010f00 	.word	0x08010f00

0800fd94 <_printf_common>:
 800fd94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd98:	4616      	mov	r6, r2
 800fd9a:	4699      	mov	r9, r3
 800fd9c:	688a      	ldr	r2, [r1, #8]
 800fd9e:	690b      	ldr	r3, [r1, #16]
 800fda0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800fda4:	4293      	cmp	r3, r2
 800fda6:	bfb8      	it	lt
 800fda8:	4613      	movlt	r3, r2
 800fdaa:	6033      	str	r3, [r6, #0]
 800fdac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800fdb0:	4607      	mov	r7, r0
 800fdb2:	460c      	mov	r4, r1
 800fdb4:	b10a      	cbz	r2, 800fdba <_printf_common+0x26>
 800fdb6:	3301      	adds	r3, #1
 800fdb8:	6033      	str	r3, [r6, #0]
 800fdba:	6823      	ldr	r3, [r4, #0]
 800fdbc:	0699      	lsls	r1, r3, #26
 800fdbe:	bf42      	ittt	mi
 800fdc0:	6833      	ldrmi	r3, [r6, #0]
 800fdc2:	3302      	addmi	r3, #2
 800fdc4:	6033      	strmi	r3, [r6, #0]
 800fdc6:	6825      	ldr	r5, [r4, #0]
 800fdc8:	f015 0506 	ands.w	r5, r5, #6
 800fdcc:	d106      	bne.n	800fddc <_printf_common+0x48>
 800fdce:	f104 0a19 	add.w	sl, r4, #25
 800fdd2:	68e3      	ldr	r3, [r4, #12]
 800fdd4:	6832      	ldr	r2, [r6, #0]
 800fdd6:	1a9b      	subs	r3, r3, r2
 800fdd8:	42ab      	cmp	r3, r5
 800fdda:	dc26      	bgt.n	800fe2a <_printf_common+0x96>
 800fddc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800fde0:	1e13      	subs	r3, r2, #0
 800fde2:	6822      	ldr	r2, [r4, #0]
 800fde4:	bf18      	it	ne
 800fde6:	2301      	movne	r3, #1
 800fde8:	0692      	lsls	r2, r2, #26
 800fdea:	d42b      	bmi.n	800fe44 <_printf_common+0xb0>
 800fdec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800fdf0:	4649      	mov	r1, r9
 800fdf2:	4638      	mov	r0, r7
 800fdf4:	47c0      	blx	r8
 800fdf6:	3001      	adds	r0, #1
 800fdf8:	d01e      	beq.n	800fe38 <_printf_common+0xa4>
 800fdfa:	6823      	ldr	r3, [r4, #0]
 800fdfc:	68e5      	ldr	r5, [r4, #12]
 800fdfe:	6832      	ldr	r2, [r6, #0]
 800fe00:	f003 0306 	and.w	r3, r3, #6
 800fe04:	2b04      	cmp	r3, #4
 800fe06:	bf08      	it	eq
 800fe08:	1aad      	subeq	r5, r5, r2
 800fe0a:	68a3      	ldr	r3, [r4, #8]
 800fe0c:	6922      	ldr	r2, [r4, #16]
 800fe0e:	bf0c      	ite	eq
 800fe10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fe14:	2500      	movne	r5, #0
 800fe16:	4293      	cmp	r3, r2
 800fe18:	bfc4      	itt	gt
 800fe1a:	1a9b      	subgt	r3, r3, r2
 800fe1c:	18ed      	addgt	r5, r5, r3
 800fe1e:	2600      	movs	r6, #0
 800fe20:	341a      	adds	r4, #26
 800fe22:	42b5      	cmp	r5, r6
 800fe24:	d11a      	bne.n	800fe5c <_printf_common+0xc8>
 800fe26:	2000      	movs	r0, #0
 800fe28:	e008      	b.n	800fe3c <_printf_common+0xa8>
 800fe2a:	2301      	movs	r3, #1
 800fe2c:	4652      	mov	r2, sl
 800fe2e:	4649      	mov	r1, r9
 800fe30:	4638      	mov	r0, r7
 800fe32:	47c0      	blx	r8
 800fe34:	3001      	adds	r0, #1
 800fe36:	d103      	bne.n	800fe40 <_printf_common+0xac>
 800fe38:	f04f 30ff 	mov.w	r0, #4294967295
 800fe3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe40:	3501      	adds	r5, #1
 800fe42:	e7c6      	b.n	800fdd2 <_printf_common+0x3e>
 800fe44:	18e1      	adds	r1, r4, r3
 800fe46:	1c5a      	adds	r2, r3, #1
 800fe48:	2030      	movs	r0, #48	; 0x30
 800fe4a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800fe4e:	4422      	add	r2, r4
 800fe50:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800fe54:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800fe58:	3302      	adds	r3, #2
 800fe5a:	e7c7      	b.n	800fdec <_printf_common+0x58>
 800fe5c:	2301      	movs	r3, #1
 800fe5e:	4622      	mov	r2, r4
 800fe60:	4649      	mov	r1, r9
 800fe62:	4638      	mov	r0, r7
 800fe64:	47c0      	blx	r8
 800fe66:	3001      	adds	r0, #1
 800fe68:	d0e6      	beq.n	800fe38 <_printf_common+0xa4>
 800fe6a:	3601      	adds	r6, #1
 800fe6c:	e7d9      	b.n	800fe22 <_printf_common+0x8e>
	...

0800fe70 <_printf_i>:
 800fe70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fe74:	7e0f      	ldrb	r7, [r1, #24]
 800fe76:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800fe78:	2f78      	cmp	r7, #120	; 0x78
 800fe7a:	4691      	mov	r9, r2
 800fe7c:	4680      	mov	r8, r0
 800fe7e:	460c      	mov	r4, r1
 800fe80:	469a      	mov	sl, r3
 800fe82:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800fe86:	d807      	bhi.n	800fe98 <_printf_i+0x28>
 800fe88:	2f62      	cmp	r7, #98	; 0x62
 800fe8a:	d80a      	bhi.n	800fea2 <_printf_i+0x32>
 800fe8c:	2f00      	cmp	r7, #0
 800fe8e:	f000 80d8 	beq.w	8010042 <_printf_i+0x1d2>
 800fe92:	2f58      	cmp	r7, #88	; 0x58
 800fe94:	f000 80a3 	beq.w	800ffde <_printf_i+0x16e>
 800fe98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fe9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800fea0:	e03a      	b.n	800ff18 <_printf_i+0xa8>
 800fea2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800fea6:	2b15      	cmp	r3, #21
 800fea8:	d8f6      	bhi.n	800fe98 <_printf_i+0x28>
 800feaa:	a101      	add	r1, pc, #4	; (adr r1, 800feb0 <_printf_i+0x40>)
 800feac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800feb0:	0800ff09 	.word	0x0800ff09
 800feb4:	0800ff1d 	.word	0x0800ff1d
 800feb8:	0800fe99 	.word	0x0800fe99
 800febc:	0800fe99 	.word	0x0800fe99
 800fec0:	0800fe99 	.word	0x0800fe99
 800fec4:	0800fe99 	.word	0x0800fe99
 800fec8:	0800ff1d 	.word	0x0800ff1d
 800fecc:	0800fe99 	.word	0x0800fe99
 800fed0:	0800fe99 	.word	0x0800fe99
 800fed4:	0800fe99 	.word	0x0800fe99
 800fed8:	0800fe99 	.word	0x0800fe99
 800fedc:	08010029 	.word	0x08010029
 800fee0:	0800ff4d 	.word	0x0800ff4d
 800fee4:	0801000b 	.word	0x0801000b
 800fee8:	0800fe99 	.word	0x0800fe99
 800feec:	0800fe99 	.word	0x0800fe99
 800fef0:	0801004b 	.word	0x0801004b
 800fef4:	0800fe99 	.word	0x0800fe99
 800fef8:	0800ff4d 	.word	0x0800ff4d
 800fefc:	0800fe99 	.word	0x0800fe99
 800ff00:	0800fe99 	.word	0x0800fe99
 800ff04:	08010013 	.word	0x08010013
 800ff08:	682b      	ldr	r3, [r5, #0]
 800ff0a:	1d1a      	adds	r2, r3, #4
 800ff0c:	681b      	ldr	r3, [r3, #0]
 800ff0e:	602a      	str	r2, [r5, #0]
 800ff10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ff14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ff18:	2301      	movs	r3, #1
 800ff1a:	e0a3      	b.n	8010064 <_printf_i+0x1f4>
 800ff1c:	6820      	ldr	r0, [r4, #0]
 800ff1e:	6829      	ldr	r1, [r5, #0]
 800ff20:	0606      	lsls	r6, r0, #24
 800ff22:	f101 0304 	add.w	r3, r1, #4
 800ff26:	d50a      	bpl.n	800ff3e <_printf_i+0xce>
 800ff28:	680e      	ldr	r6, [r1, #0]
 800ff2a:	602b      	str	r3, [r5, #0]
 800ff2c:	2e00      	cmp	r6, #0
 800ff2e:	da03      	bge.n	800ff38 <_printf_i+0xc8>
 800ff30:	232d      	movs	r3, #45	; 0x2d
 800ff32:	4276      	negs	r6, r6
 800ff34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ff38:	485e      	ldr	r0, [pc, #376]	; (80100b4 <_printf_i+0x244>)
 800ff3a:	230a      	movs	r3, #10
 800ff3c:	e019      	b.n	800ff72 <_printf_i+0x102>
 800ff3e:	680e      	ldr	r6, [r1, #0]
 800ff40:	602b      	str	r3, [r5, #0]
 800ff42:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ff46:	bf18      	it	ne
 800ff48:	b236      	sxthne	r6, r6
 800ff4a:	e7ef      	b.n	800ff2c <_printf_i+0xbc>
 800ff4c:	682b      	ldr	r3, [r5, #0]
 800ff4e:	6820      	ldr	r0, [r4, #0]
 800ff50:	1d19      	adds	r1, r3, #4
 800ff52:	6029      	str	r1, [r5, #0]
 800ff54:	0601      	lsls	r1, r0, #24
 800ff56:	d501      	bpl.n	800ff5c <_printf_i+0xec>
 800ff58:	681e      	ldr	r6, [r3, #0]
 800ff5a:	e002      	b.n	800ff62 <_printf_i+0xf2>
 800ff5c:	0646      	lsls	r6, r0, #25
 800ff5e:	d5fb      	bpl.n	800ff58 <_printf_i+0xe8>
 800ff60:	881e      	ldrh	r6, [r3, #0]
 800ff62:	4854      	ldr	r0, [pc, #336]	; (80100b4 <_printf_i+0x244>)
 800ff64:	2f6f      	cmp	r7, #111	; 0x6f
 800ff66:	bf0c      	ite	eq
 800ff68:	2308      	moveq	r3, #8
 800ff6a:	230a      	movne	r3, #10
 800ff6c:	2100      	movs	r1, #0
 800ff6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ff72:	6865      	ldr	r5, [r4, #4]
 800ff74:	60a5      	str	r5, [r4, #8]
 800ff76:	2d00      	cmp	r5, #0
 800ff78:	bfa2      	ittt	ge
 800ff7a:	6821      	ldrge	r1, [r4, #0]
 800ff7c:	f021 0104 	bicge.w	r1, r1, #4
 800ff80:	6021      	strge	r1, [r4, #0]
 800ff82:	b90e      	cbnz	r6, 800ff88 <_printf_i+0x118>
 800ff84:	2d00      	cmp	r5, #0
 800ff86:	d04d      	beq.n	8010024 <_printf_i+0x1b4>
 800ff88:	4615      	mov	r5, r2
 800ff8a:	fbb6 f1f3 	udiv	r1, r6, r3
 800ff8e:	fb03 6711 	mls	r7, r3, r1, r6
 800ff92:	5dc7      	ldrb	r7, [r0, r7]
 800ff94:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ff98:	4637      	mov	r7, r6
 800ff9a:	42bb      	cmp	r3, r7
 800ff9c:	460e      	mov	r6, r1
 800ff9e:	d9f4      	bls.n	800ff8a <_printf_i+0x11a>
 800ffa0:	2b08      	cmp	r3, #8
 800ffa2:	d10b      	bne.n	800ffbc <_printf_i+0x14c>
 800ffa4:	6823      	ldr	r3, [r4, #0]
 800ffa6:	07de      	lsls	r6, r3, #31
 800ffa8:	d508      	bpl.n	800ffbc <_printf_i+0x14c>
 800ffaa:	6923      	ldr	r3, [r4, #16]
 800ffac:	6861      	ldr	r1, [r4, #4]
 800ffae:	4299      	cmp	r1, r3
 800ffb0:	bfde      	ittt	le
 800ffb2:	2330      	movle	r3, #48	; 0x30
 800ffb4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ffb8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ffbc:	1b52      	subs	r2, r2, r5
 800ffbe:	6122      	str	r2, [r4, #16]
 800ffc0:	f8cd a000 	str.w	sl, [sp]
 800ffc4:	464b      	mov	r3, r9
 800ffc6:	aa03      	add	r2, sp, #12
 800ffc8:	4621      	mov	r1, r4
 800ffca:	4640      	mov	r0, r8
 800ffcc:	f7ff fee2 	bl	800fd94 <_printf_common>
 800ffd0:	3001      	adds	r0, #1
 800ffd2:	d14c      	bne.n	801006e <_printf_i+0x1fe>
 800ffd4:	f04f 30ff 	mov.w	r0, #4294967295
 800ffd8:	b004      	add	sp, #16
 800ffda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ffde:	4835      	ldr	r0, [pc, #212]	; (80100b4 <_printf_i+0x244>)
 800ffe0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ffe4:	6829      	ldr	r1, [r5, #0]
 800ffe6:	6823      	ldr	r3, [r4, #0]
 800ffe8:	f851 6b04 	ldr.w	r6, [r1], #4
 800ffec:	6029      	str	r1, [r5, #0]
 800ffee:	061d      	lsls	r5, r3, #24
 800fff0:	d514      	bpl.n	801001c <_printf_i+0x1ac>
 800fff2:	07df      	lsls	r7, r3, #31
 800fff4:	bf44      	itt	mi
 800fff6:	f043 0320 	orrmi.w	r3, r3, #32
 800fffa:	6023      	strmi	r3, [r4, #0]
 800fffc:	b91e      	cbnz	r6, 8010006 <_printf_i+0x196>
 800fffe:	6823      	ldr	r3, [r4, #0]
 8010000:	f023 0320 	bic.w	r3, r3, #32
 8010004:	6023      	str	r3, [r4, #0]
 8010006:	2310      	movs	r3, #16
 8010008:	e7b0      	b.n	800ff6c <_printf_i+0xfc>
 801000a:	6823      	ldr	r3, [r4, #0]
 801000c:	f043 0320 	orr.w	r3, r3, #32
 8010010:	6023      	str	r3, [r4, #0]
 8010012:	2378      	movs	r3, #120	; 0x78
 8010014:	4828      	ldr	r0, [pc, #160]	; (80100b8 <_printf_i+0x248>)
 8010016:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801001a:	e7e3      	b.n	800ffe4 <_printf_i+0x174>
 801001c:	0659      	lsls	r1, r3, #25
 801001e:	bf48      	it	mi
 8010020:	b2b6      	uxthmi	r6, r6
 8010022:	e7e6      	b.n	800fff2 <_printf_i+0x182>
 8010024:	4615      	mov	r5, r2
 8010026:	e7bb      	b.n	800ffa0 <_printf_i+0x130>
 8010028:	682b      	ldr	r3, [r5, #0]
 801002a:	6826      	ldr	r6, [r4, #0]
 801002c:	6961      	ldr	r1, [r4, #20]
 801002e:	1d18      	adds	r0, r3, #4
 8010030:	6028      	str	r0, [r5, #0]
 8010032:	0635      	lsls	r5, r6, #24
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	d501      	bpl.n	801003c <_printf_i+0x1cc>
 8010038:	6019      	str	r1, [r3, #0]
 801003a:	e002      	b.n	8010042 <_printf_i+0x1d2>
 801003c:	0670      	lsls	r0, r6, #25
 801003e:	d5fb      	bpl.n	8010038 <_printf_i+0x1c8>
 8010040:	8019      	strh	r1, [r3, #0]
 8010042:	2300      	movs	r3, #0
 8010044:	6123      	str	r3, [r4, #16]
 8010046:	4615      	mov	r5, r2
 8010048:	e7ba      	b.n	800ffc0 <_printf_i+0x150>
 801004a:	682b      	ldr	r3, [r5, #0]
 801004c:	1d1a      	adds	r2, r3, #4
 801004e:	602a      	str	r2, [r5, #0]
 8010050:	681d      	ldr	r5, [r3, #0]
 8010052:	6862      	ldr	r2, [r4, #4]
 8010054:	2100      	movs	r1, #0
 8010056:	4628      	mov	r0, r5
 8010058:	f7f0 f8ca 	bl	80001f0 <memchr>
 801005c:	b108      	cbz	r0, 8010062 <_printf_i+0x1f2>
 801005e:	1b40      	subs	r0, r0, r5
 8010060:	6060      	str	r0, [r4, #4]
 8010062:	6863      	ldr	r3, [r4, #4]
 8010064:	6123      	str	r3, [r4, #16]
 8010066:	2300      	movs	r3, #0
 8010068:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801006c:	e7a8      	b.n	800ffc0 <_printf_i+0x150>
 801006e:	6923      	ldr	r3, [r4, #16]
 8010070:	462a      	mov	r2, r5
 8010072:	4649      	mov	r1, r9
 8010074:	4640      	mov	r0, r8
 8010076:	47d0      	blx	sl
 8010078:	3001      	adds	r0, #1
 801007a:	d0ab      	beq.n	800ffd4 <_printf_i+0x164>
 801007c:	6823      	ldr	r3, [r4, #0]
 801007e:	079b      	lsls	r3, r3, #30
 8010080:	d413      	bmi.n	80100aa <_printf_i+0x23a>
 8010082:	68e0      	ldr	r0, [r4, #12]
 8010084:	9b03      	ldr	r3, [sp, #12]
 8010086:	4298      	cmp	r0, r3
 8010088:	bfb8      	it	lt
 801008a:	4618      	movlt	r0, r3
 801008c:	e7a4      	b.n	800ffd8 <_printf_i+0x168>
 801008e:	2301      	movs	r3, #1
 8010090:	4632      	mov	r2, r6
 8010092:	4649      	mov	r1, r9
 8010094:	4640      	mov	r0, r8
 8010096:	47d0      	blx	sl
 8010098:	3001      	adds	r0, #1
 801009a:	d09b      	beq.n	800ffd4 <_printf_i+0x164>
 801009c:	3501      	adds	r5, #1
 801009e:	68e3      	ldr	r3, [r4, #12]
 80100a0:	9903      	ldr	r1, [sp, #12]
 80100a2:	1a5b      	subs	r3, r3, r1
 80100a4:	42ab      	cmp	r3, r5
 80100a6:	dcf2      	bgt.n	801008e <_printf_i+0x21e>
 80100a8:	e7eb      	b.n	8010082 <_printf_i+0x212>
 80100aa:	2500      	movs	r5, #0
 80100ac:	f104 0619 	add.w	r6, r4, #25
 80100b0:	e7f5      	b.n	801009e <_printf_i+0x22e>
 80100b2:	bf00      	nop
 80100b4:	08010f0b 	.word	0x08010f0b
 80100b8:	08010f1c 	.word	0x08010f1c

080100bc <__swbuf_r>:
 80100bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100be:	460e      	mov	r6, r1
 80100c0:	4614      	mov	r4, r2
 80100c2:	4605      	mov	r5, r0
 80100c4:	b118      	cbz	r0, 80100ce <__swbuf_r+0x12>
 80100c6:	6983      	ldr	r3, [r0, #24]
 80100c8:	b90b      	cbnz	r3, 80100ce <__swbuf_r+0x12>
 80100ca:	f000 f9d9 	bl	8010480 <__sinit>
 80100ce:	4b21      	ldr	r3, [pc, #132]	; (8010154 <__swbuf_r+0x98>)
 80100d0:	429c      	cmp	r4, r3
 80100d2:	d12b      	bne.n	801012c <__swbuf_r+0x70>
 80100d4:	686c      	ldr	r4, [r5, #4]
 80100d6:	69a3      	ldr	r3, [r4, #24]
 80100d8:	60a3      	str	r3, [r4, #8]
 80100da:	89a3      	ldrh	r3, [r4, #12]
 80100dc:	071a      	lsls	r2, r3, #28
 80100de:	d52f      	bpl.n	8010140 <__swbuf_r+0x84>
 80100e0:	6923      	ldr	r3, [r4, #16]
 80100e2:	b36b      	cbz	r3, 8010140 <__swbuf_r+0x84>
 80100e4:	6923      	ldr	r3, [r4, #16]
 80100e6:	6820      	ldr	r0, [r4, #0]
 80100e8:	1ac0      	subs	r0, r0, r3
 80100ea:	6963      	ldr	r3, [r4, #20]
 80100ec:	b2f6      	uxtb	r6, r6
 80100ee:	4283      	cmp	r3, r0
 80100f0:	4637      	mov	r7, r6
 80100f2:	dc04      	bgt.n	80100fe <__swbuf_r+0x42>
 80100f4:	4621      	mov	r1, r4
 80100f6:	4628      	mov	r0, r5
 80100f8:	f000 f92e 	bl	8010358 <_fflush_r>
 80100fc:	bb30      	cbnz	r0, 801014c <__swbuf_r+0x90>
 80100fe:	68a3      	ldr	r3, [r4, #8]
 8010100:	3b01      	subs	r3, #1
 8010102:	60a3      	str	r3, [r4, #8]
 8010104:	6823      	ldr	r3, [r4, #0]
 8010106:	1c5a      	adds	r2, r3, #1
 8010108:	6022      	str	r2, [r4, #0]
 801010a:	701e      	strb	r6, [r3, #0]
 801010c:	6963      	ldr	r3, [r4, #20]
 801010e:	3001      	adds	r0, #1
 8010110:	4283      	cmp	r3, r0
 8010112:	d004      	beq.n	801011e <__swbuf_r+0x62>
 8010114:	89a3      	ldrh	r3, [r4, #12]
 8010116:	07db      	lsls	r3, r3, #31
 8010118:	d506      	bpl.n	8010128 <__swbuf_r+0x6c>
 801011a:	2e0a      	cmp	r6, #10
 801011c:	d104      	bne.n	8010128 <__swbuf_r+0x6c>
 801011e:	4621      	mov	r1, r4
 8010120:	4628      	mov	r0, r5
 8010122:	f000 f919 	bl	8010358 <_fflush_r>
 8010126:	b988      	cbnz	r0, 801014c <__swbuf_r+0x90>
 8010128:	4638      	mov	r0, r7
 801012a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801012c:	4b0a      	ldr	r3, [pc, #40]	; (8010158 <__swbuf_r+0x9c>)
 801012e:	429c      	cmp	r4, r3
 8010130:	d101      	bne.n	8010136 <__swbuf_r+0x7a>
 8010132:	68ac      	ldr	r4, [r5, #8]
 8010134:	e7cf      	b.n	80100d6 <__swbuf_r+0x1a>
 8010136:	4b09      	ldr	r3, [pc, #36]	; (801015c <__swbuf_r+0xa0>)
 8010138:	429c      	cmp	r4, r3
 801013a:	bf08      	it	eq
 801013c:	68ec      	ldreq	r4, [r5, #12]
 801013e:	e7ca      	b.n	80100d6 <__swbuf_r+0x1a>
 8010140:	4621      	mov	r1, r4
 8010142:	4628      	mov	r0, r5
 8010144:	f000 f80c 	bl	8010160 <__swsetup_r>
 8010148:	2800      	cmp	r0, #0
 801014a:	d0cb      	beq.n	80100e4 <__swbuf_r+0x28>
 801014c:	f04f 37ff 	mov.w	r7, #4294967295
 8010150:	e7ea      	b.n	8010128 <__swbuf_r+0x6c>
 8010152:	bf00      	nop
 8010154:	08010f50 	.word	0x08010f50
 8010158:	08010f70 	.word	0x08010f70
 801015c:	08010f30 	.word	0x08010f30

08010160 <__swsetup_r>:
 8010160:	4b32      	ldr	r3, [pc, #200]	; (801022c <__swsetup_r+0xcc>)
 8010162:	b570      	push	{r4, r5, r6, lr}
 8010164:	681d      	ldr	r5, [r3, #0]
 8010166:	4606      	mov	r6, r0
 8010168:	460c      	mov	r4, r1
 801016a:	b125      	cbz	r5, 8010176 <__swsetup_r+0x16>
 801016c:	69ab      	ldr	r3, [r5, #24]
 801016e:	b913      	cbnz	r3, 8010176 <__swsetup_r+0x16>
 8010170:	4628      	mov	r0, r5
 8010172:	f000 f985 	bl	8010480 <__sinit>
 8010176:	4b2e      	ldr	r3, [pc, #184]	; (8010230 <__swsetup_r+0xd0>)
 8010178:	429c      	cmp	r4, r3
 801017a:	d10f      	bne.n	801019c <__swsetup_r+0x3c>
 801017c:	686c      	ldr	r4, [r5, #4]
 801017e:	89a3      	ldrh	r3, [r4, #12]
 8010180:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010184:	0719      	lsls	r1, r3, #28
 8010186:	d42c      	bmi.n	80101e2 <__swsetup_r+0x82>
 8010188:	06dd      	lsls	r5, r3, #27
 801018a:	d411      	bmi.n	80101b0 <__swsetup_r+0x50>
 801018c:	2309      	movs	r3, #9
 801018e:	6033      	str	r3, [r6, #0]
 8010190:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010194:	81a3      	strh	r3, [r4, #12]
 8010196:	f04f 30ff 	mov.w	r0, #4294967295
 801019a:	e03e      	b.n	801021a <__swsetup_r+0xba>
 801019c:	4b25      	ldr	r3, [pc, #148]	; (8010234 <__swsetup_r+0xd4>)
 801019e:	429c      	cmp	r4, r3
 80101a0:	d101      	bne.n	80101a6 <__swsetup_r+0x46>
 80101a2:	68ac      	ldr	r4, [r5, #8]
 80101a4:	e7eb      	b.n	801017e <__swsetup_r+0x1e>
 80101a6:	4b24      	ldr	r3, [pc, #144]	; (8010238 <__swsetup_r+0xd8>)
 80101a8:	429c      	cmp	r4, r3
 80101aa:	bf08      	it	eq
 80101ac:	68ec      	ldreq	r4, [r5, #12]
 80101ae:	e7e6      	b.n	801017e <__swsetup_r+0x1e>
 80101b0:	0758      	lsls	r0, r3, #29
 80101b2:	d512      	bpl.n	80101da <__swsetup_r+0x7a>
 80101b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80101b6:	b141      	cbz	r1, 80101ca <__swsetup_r+0x6a>
 80101b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80101bc:	4299      	cmp	r1, r3
 80101be:	d002      	beq.n	80101c6 <__swsetup_r+0x66>
 80101c0:	4630      	mov	r0, r6
 80101c2:	f7ff f991 	bl	800f4e8 <_free_r>
 80101c6:	2300      	movs	r3, #0
 80101c8:	6363      	str	r3, [r4, #52]	; 0x34
 80101ca:	89a3      	ldrh	r3, [r4, #12]
 80101cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80101d0:	81a3      	strh	r3, [r4, #12]
 80101d2:	2300      	movs	r3, #0
 80101d4:	6063      	str	r3, [r4, #4]
 80101d6:	6923      	ldr	r3, [r4, #16]
 80101d8:	6023      	str	r3, [r4, #0]
 80101da:	89a3      	ldrh	r3, [r4, #12]
 80101dc:	f043 0308 	orr.w	r3, r3, #8
 80101e0:	81a3      	strh	r3, [r4, #12]
 80101e2:	6923      	ldr	r3, [r4, #16]
 80101e4:	b94b      	cbnz	r3, 80101fa <__swsetup_r+0x9a>
 80101e6:	89a3      	ldrh	r3, [r4, #12]
 80101e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80101ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80101f0:	d003      	beq.n	80101fa <__swsetup_r+0x9a>
 80101f2:	4621      	mov	r1, r4
 80101f4:	4630      	mov	r0, r6
 80101f6:	f000 fa09 	bl	801060c <__smakebuf_r>
 80101fa:	89a0      	ldrh	r0, [r4, #12]
 80101fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010200:	f010 0301 	ands.w	r3, r0, #1
 8010204:	d00a      	beq.n	801021c <__swsetup_r+0xbc>
 8010206:	2300      	movs	r3, #0
 8010208:	60a3      	str	r3, [r4, #8]
 801020a:	6963      	ldr	r3, [r4, #20]
 801020c:	425b      	negs	r3, r3
 801020e:	61a3      	str	r3, [r4, #24]
 8010210:	6923      	ldr	r3, [r4, #16]
 8010212:	b943      	cbnz	r3, 8010226 <__swsetup_r+0xc6>
 8010214:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010218:	d1ba      	bne.n	8010190 <__swsetup_r+0x30>
 801021a:	bd70      	pop	{r4, r5, r6, pc}
 801021c:	0781      	lsls	r1, r0, #30
 801021e:	bf58      	it	pl
 8010220:	6963      	ldrpl	r3, [r4, #20]
 8010222:	60a3      	str	r3, [r4, #8]
 8010224:	e7f4      	b.n	8010210 <__swsetup_r+0xb0>
 8010226:	2000      	movs	r0, #0
 8010228:	e7f7      	b.n	801021a <__swsetup_r+0xba>
 801022a:	bf00      	nop
 801022c:	2000008c 	.word	0x2000008c
 8010230:	08010f50 	.word	0x08010f50
 8010234:	08010f70 	.word	0x08010f70
 8010238:	08010f30 	.word	0x08010f30

0801023c <abort>:
 801023c:	b508      	push	{r3, lr}
 801023e:	2006      	movs	r0, #6
 8010240:	f000 fa96 	bl	8010770 <raise>
 8010244:	2001      	movs	r0, #1
 8010246:	f7f2 f92d 	bl	80024a4 <_exit>
	...

0801024c <__sflush_r>:
 801024c:	898a      	ldrh	r2, [r1, #12]
 801024e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010252:	4605      	mov	r5, r0
 8010254:	0710      	lsls	r0, r2, #28
 8010256:	460c      	mov	r4, r1
 8010258:	d458      	bmi.n	801030c <__sflush_r+0xc0>
 801025a:	684b      	ldr	r3, [r1, #4]
 801025c:	2b00      	cmp	r3, #0
 801025e:	dc05      	bgt.n	801026c <__sflush_r+0x20>
 8010260:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010262:	2b00      	cmp	r3, #0
 8010264:	dc02      	bgt.n	801026c <__sflush_r+0x20>
 8010266:	2000      	movs	r0, #0
 8010268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801026c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801026e:	2e00      	cmp	r6, #0
 8010270:	d0f9      	beq.n	8010266 <__sflush_r+0x1a>
 8010272:	2300      	movs	r3, #0
 8010274:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010278:	682f      	ldr	r7, [r5, #0]
 801027a:	602b      	str	r3, [r5, #0]
 801027c:	d032      	beq.n	80102e4 <__sflush_r+0x98>
 801027e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010280:	89a3      	ldrh	r3, [r4, #12]
 8010282:	075a      	lsls	r2, r3, #29
 8010284:	d505      	bpl.n	8010292 <__sflush_r+0x46>
 8010286:	6863      	ldr	r3, [r4, #4]
 8010288:	1ac0      	subs	r0, r0, r3
 801028a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801028c:	b10b      	cbz	r3, 8010292 <__sflush_r+0x46>
 801028e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010290:	1ac0      	subs	r0, r0, r3
 8010292:	2300      	movs	r3, #0
 8010294:	4602      	mov	r2, r0
 8010296:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010298:	6a21      	ldr	r1, [r4, #32]
 801029a:	4628      	mov	r0, r5
 801029c:	47b0      	blx	r6
 801029e:	1c43      	adds	r3, r0, #1
 80102a0:	89a3      	ldrh	r3, [r4, #12]
 80102a2:	d106      	bne.n	80102b2 <__sflush_r+0x66>
 80102a4:	6829      	ldr	r1, [r5, #0]
 80102a6:	291d      	cmp	r1, #29
 80102a8:	d82c      	bhi.n	8010304 <__sflush_r+0xb8>
 80102aa:	4a2a      	ldr	r2, [pc, #168]	; (8010354 <__sflush_r+0x108>)
 80102ac:	40ca      	lsrs	r2, r1
 80102ae:	07d6      	lsls	r6, r2, #31
 80102b0:	d528      	bpl.n	8010304 <__sflush_r+0xb8>
 80102b2:	2200      	movs	r2, #0
 80102b4:	6062      	str	r2, [r4, #4]
 80102b6:	04d9      	lsls	r1, r3, #19
 80102b8:	6922      	ldr	r2, [r4, #16]
 80102ba:	6022      	str	r2, [r4, #0]
 80102bc:	d504      	bpl.n	80102c8 <__sflush_r+0x7c>
 80102be:	1c42      	adds	r2, r0, #1
 80102c0:	d101      	bne.n	80102c6 <__sflush_r+0x7a>
 80102c2:	682b      	ldr	r3, [r5, #0]
 80102c4:	b903      	cbnz	r3, 80102c8 <__sflush_r+0x7c>
 80102c6:	6560      	str	r0, [r4, #84]	; 0x54
 80102c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80102ca:	602f      	str	r7, [r5, #0]
 80102cc:	2900      	cmp	r1, #0
 80102ce:	d0ca      	beq.n	8010266 <__sflush_r+0x1a>
 80102d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80102d4:	4299      	cmp	r1, r3
 80102d6:	d002      	beq.n	80102de <__sflush_r+0x92>
 80102d8:	4628      	mov	r0, r5
 80102da:	f7ff f905 	bl	800f4e8 <_free_r>
 80102de:	2000      	movs	r0, #0
 80102e0:	6360      	str	r0, [r4, #52]	; 0x34
 80102e2:	e7c1      	b.n	8010268 <__sflush_r+0x1c>
 80102e4:	6a21      	ldr	r1, [r4, #32]
 80102e6:	2301      	movs	r3, #1
 80102e8:	4628      	mov	r0, r5
 80102ea:	47b0      	blx	r6
 80102ec:	1c41      	adds	r1, r0, #1
 80102ee:	d1c7      	bne.n	8010280 <__sflush_r+0x34>
 80102f0:	682b      	ldr	r3, [r5, #0]
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	d0c4      	beq.n	8010280 <__sflush_r+0x34>
 80102f6:	2b1d      	cmp	r3, #29
 80102f8:	d001      	beq.n	80102fe <__sflush_r+0xb2>
 80102fa:	2b16      	cmp	r3, #22
 80102fc:	d101      	bne.n	8010302 <__sflush_r+0xb6>
 80102fe:	602f      	str	r7, [r5, #0]
 8010300:	e7b1      	b.n	8010266 <__sflush_r+0x1a>
 8010302:	89a3      	ldrh	r3, [r4, #12]
 8010304:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010308:	81a3      	strh	r3, [r4, #12]
 801030a:	e7ad      	b.n	8010268 <__sflush_r+0x1c>
 801030c:	690f      	ldr	r7, [r1, #16]
 801030e:	2f00      	cmp	r7, #0
 8010310:	d0a9      	beq.n	8010266 <__sflush_r+0x1a>
 8010312:	0793      	lsls	r3, r2, #30
 8010314:	680e      	ldr	r6, [r1, #0]
 8010316:	bf08      	it	eq
 8010318:	694b      	ldreq	r3, [r1, #20]
 801031a:	600f      	str	r7, [r1, #0]
 801031c:	bf18      	it	ne
 801031e:	2300      	movne	r3, #0
 8010320:	eba6 0807 	sub.w	r8, r6, r7
 8010324:	608b      	str	r3, [r1, #8]
 8010326:	f1b8 0f00 	cmp.w	r8, #0
 801032a:	dd9c      	ble.n	8010266 <__sflush_r+0x1a>
 801032c:	6a21      	ldr	r1, [r4, #32]
 801032e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010330:	4643      	mov	r3, r8
 8010332:	463a      	mov	r2, r7
 8010334:	4628      	mov	r0, r5
 8010336:	47b0      	blx	r6
 8010338:	2800      	cmp	r0, #0
 801033a:	dc06      	bgt.n	801034a <__sflush_r+0xfe>
 801033c:	89a3      	ldrh	r3, [r4, #12]
 801033e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010342:	81a3      	strh	r3, [r4, #12]
 8010344:	f04f 30ff 	mov.w	r0, #4294967295
 8010348:	e78e      	b.n	8010268 <__sflush_r+0x1c>
 801034a:	4407      	add	r7, r0
 801034c:	eba8 0800 	sub.w	r8, r8, r0
 8010350:	e7e9      	b.n	8010326 <__sflush_r+0xda>
 8010352:	bf00      	nop
 8010354:	20400001 	.word	0x20400001

08010358 <_fflush_r>:
 8010358:	b538      	push	{r3, r4, r5, lr}
 801035a:	690b      	ldr	r3, [r1, #16]
 801035c:	4605      	mov	r5, r0
 801035e:	460c      	mov	r4, r1
 8010360:	b913      	cbnz	r3, 8010368 <_fflush_r+0x10>
 8010362:	2500      	movs	r5, #0
 8010364:	4628      	mov	r0, r5
 8010366:	bd38      	pop	{r3, r4, r5, pc}
 8010368:	b118      	cbz	r0, 8010372 <_fflush_r+0x1a>
 801036a:	6983      	ldr	r3, [r0, #24]
 801036c:	b90b      	cbnz	r3, 8010372 <_fflush_r+0x1a>
 801036e:	f000 f887 	bl	8010480 <__sinit>
 8010372:	4b14      	ldr	r3, [pc, #80]	; (80103c4 <_fflush_r+0x6c>)
 8010374:	429c      	cmp	r4, r3
 8010376:	d11b      	bne.n	80103b0 <_fflush_r+0x58>
 8010378:	686c      	ldr	r4, [r5, #4]
 801037a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801037e:	2b00      	cmp	r3, #0
 8010380:	d0ef      	beq.n	8010362 <_fflush_r+0xa>
 8010382:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010384:	07d0      	lsls	r0, r2, #31
 8010386:	d404      	bmi.n	8010392 <_fflush_r+0x3a>
 8010388:	0599      	lsls	r1, r3, #22
 801038a:	d402      	bmi.n	8010392 <_fflush_r+0x3a>
 801038c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801038e:	f000 f915 	bl	80105bc <__retarget_lock_acquire_recursive>
 8010392:	4628      	mov	r0, r5
 8010394:	4621      	mov	r1, r4
 8010396:	f7ff ff59 	bl	801024c <__sflush_r>
 801039a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801039c:	07da      	lsls	r2, r3, #31
 801039e:	4605      	mov	r5, r0
 80103a0:	d4e0      	bmi.n	8010364 <_fflush_r+0xc>
 80103a2:	89a3      	ldrh	r3, [r4, #12]
 80103a4:	059b      	lsls	r3, r3, #22
 80103a6:	d4dd      	bmi.n	8010364 <_fflush_r+0xc>
 80103a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80103aa:	f000 f908 	bl	80105be <__retarget_lock_release_recursive>
 80103ae:	e7d9      	b.n	8010364 <_fflush_r+0xc>
 80103b0:	4b05      	ldr	r3, [pc, #20]	; (80103c8 <_fflush_r+0x70>)
 80103b2:	429c      	cmp	r4, r3
 80103b4:	d101      	bne.n	80103ba <_fflush_r+0x62>
 80103b6:	68ac      	ldr	r4, [r5, #8]
 80103b8:	e7df      	b.n	801037a <_fflush_r+0x22>
 80103ba:	4b04      	ldr	r3, [pc, #16]	; (80103cc <_fflush_r+0x74>)
 80103bc:	429c      	cmp	r4, r3
 80103be:	bf08      	it	eq
 80103c0:	68ec      	ldreq	r4, [r5, #12]
 80103c2:	e7da      	b.n	801037a <_fflush_r+0x22>
 80103c4:	08010f50 	.word	0x08010f50
 80103c8:	08010f70 	.word	0x08010f70
 80103cc:	08010f30 	.word	0x08010f30

080103d0 <std>:
 80103d0:	2300      	movs	r3, #0
 80103d2:	b510      	push	{r4, lr}
 80103d4:	4604      	mov	r4, r0
 80103d6:	e9c0 3300 	strd	r3, r3, [r0]
 80103da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80103de:	6083      	str	r3, [r0, #8]
 80103e0:	8181      	strh	r1, [r0, #12]
 80103e2:	6643      	str	r3, [r0, #100]	; 0x64
 80103e4:	81c2      	strh	r2, [r0, #14]
 80103e6:	6183      	str	r3, [r0, #24]
 80103e8:	4619      	mov	r1, r3
 80103ea:	2208      	movs	r2, #8
 80103ec:	305c      	adds	r0, #92	; 0x5c
 80103ee:	f7ff f873 	bl	800f4d8 <memset>
 80103f2:	4b05      	ldr	r3, [pc, #20]	; (8010408 <std+0x38>)
 80103f4:	6263      	str	r3, [r4, #36]	; 0x24
 80103f6:	4b05      	ldr	r3, [pc, #20]	; (801040c <std+0x3c>)
 80103f8:	62a3      	str	r3, [r4, #40]	; 0x28
 80103fa:	4b05      	ldr	r3, [pc, #20]	; (8010410 <std+0x40>)
 80103fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80103fe:	4b05      	ldr	r3, [pc, #20]	; (8010414 <std+0x44>)
 8010400:	6224      	str	r4, [r4, #32]
 8010402:	6323      	str	r3, [r4, #48]	; 0x30
 8010404:	bd10      	pop	{r4, pc}
 8010406:	bf00      	nop
 8010408:	080107a9 	.word	0x080107a9
 801040c:	080107cb 	.word	0x080107cb
 8010410:	08010803 	.word	0x08010803
 8010414:	08010827 	.word	0x08010827

08010418 <_cleanup_r>:
 8010418:	4901      	ldr	r1, [pc, #4]	; (8010420 <_cleanup_r+0x8>)
 801041a:	f000 b8af 	b.w	801057c <_fwalk_reent>
 801041e:	bf00      	nop
 8010420:	08010359 	.word	0x08010359

08010424 <__sfmoreglue>:
 8010424:	b570      	push	{r4, r5, r6, lr}
 8010426:	2268      	movs	r2, #104	; 0x68
 8010428:	1e4d      	subs	r5, r1, #1
 801042a:	4355      	muls	r5, r2
 801042c:	460e      	mov	r6, r1
 801042e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010432:	f7ff f8c5 	bl	800f5c0 <_malloc_r>
 8010436:	4604      	mov	r4, r0
 8010438:	b140      	cbz	r0, 801044c <__sfmoreglue+0x28>
 801043a:	2100      	movs	r1, #0
 801043c:	e9c0 1600 	strd	r1, r6, [r0]
 8010440:	300c      	adds	r0, #12
 8010442:	60a0      	str	r0, [r4, #8]
 8010444:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010448:	f7ff f846 	bl	800f4d8 <memset>
 801044c:	4620      	mov	r0, r4
 801044e:	bd70      	pop	{r4, r5, r6, pc}

08010450 <__sfp_lock_acquire>:
 8010450:	4801      	ldr	r0, [pc, #4]	; (8010458 <__sfp_lock_acquire+0x8>)
 8010452:	f000 b8b3 	b.w	80105bc <__retarget_lock_acquire_recursive>
 8010456:	bf00      	nop
 8010458:	200022a5 	.word	0x200022a5

0801045c <__sfp_lock_release>:
 801045c:	4801      	ldr	r0, [pc, #4]	; (8010464 <__sfp_lock_release+0x8>)
 801045e:	f000 b8ae 	b.w	80105be <__retarget_lock_release_recursive>
 8010462:	bf00      	nop
 8010464:	200022a5 	.word	0x200022a5

08010468 <__sinit_lock_acquire>:
 8010468:	4801      	ldr	r0, [pc, #4]	; (8010470 <__sinit_lock_acquire+0x8>)
 801046a:	f000 b8a7 	b.w	80105bc <__retarget_lock_acquire_recursive>
 801046e:	bf00      	nop
 8010470:	200022a6 	.word	0x200022a6

08010474 <__sinit_lock_release>:
 8010474:	4801      	ldr	r0, [pc, #4]	; (801047c <__sinit_lock_release+0x8>)
 8010476:	f000 b8a2 	b.w	80105be <__retarget_lock_release_recursive>
 801047a:	bf00      	nop
 801047c:	200022a6 	.word	0x200022a6

08010480 <__sinit>:
 8010480:	b510      	push	{r4, lr}
 8010482:	4604      	mov	r4, r0
 8010484:	f7ff fff0 	bl	8010468 <__sinit_lock_acquire>
 8010488:	69a3      	ldr	r3, [r4, #24]
 801048a:	b11b      	cbz	r3, 8010494 <__sinit+0x14>
 801048c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010490:	f7ff bff0 	b.w	8010474 <__sinit_lock_release>
 8010494:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8010498:	6523      	str	r3, [r4, #80]	; 0x50
 801049a:	4b13      	ldr	r3, [pc, #76]	; (80104e8 <__sinit+0x68>)
 801049c:	4a13      	ldr	r2, [pc, #76]	; (80104ec <__sinit+0x6c>)
 801049e:	681b      	ldr	r3, [r3, #0]
 80104a0:	62a2      	str	r2, [r4, #40]	; 0x28
 80104a2:	42a3      	cmp	r3, r4
 80104a4:	bf04      	itt	eq
 80104a6:	2301      	moveq	r3, #1
 80104a8:	61a3      	streq	r3, [r4, #24]
 80104aa:	4620      	mov	r0, r4
 80104ac:	f000 f820 	bl	80104f0 <__sfp>
 80104b0:	6060      	str	r0, [r4, #4]
 80104b2:	4620      	mov	r0, r4
 80104b4:	f000 f81c 	bl	80104f0 <__sfp>
 80104b8:	60a0      	str	r0, [r4, #8]
 80104ba:	4620      	mov	r0, r4
 80104bc:	f000 f818 	bl	80104f0 <__sfp>
 80104c0:	2200      	movs	r2, #0
 80104c2:	60e0      	str	r0, [r4, #12]
 80104c4:	2104      	movs	r1, #4
 80104c6:	6860      	ldr	r0, [r4, #4]
 80104c8:	f7ff ff82 	bl	80103d0 <std>
 80104cc:	68a0      	ldr	r0, [r4, #8]
 80104ce:	2201      	movs	r2, #1
 80104d0:	2109      	movs	r1, #9
 80104d2:	f7ff ff7d 	bl	80103d0 <std>
 80104d6:	68e0      	ldr	r0, [r4, #12]
 80104d8:	2202      	movs	r2, #2
 80104da:	2112      	movs	r1, #18
 80104dc:	f7ff ff78 	bl	80103d0 <std>
 80104e0:	2301      	movs	r3, #1
 80104e2:	61a3      	str	r3, [r4, #24]
 80104e4:	e7d2      	b.n	801048c <__sinit+0xc>
 80104e6:	bf00      	nop
 80104e8:	08010e48 	.word	0x08010e48
 80104ec:	08010419 	.word	0x08010419

080104f0 <__sfp>:
 80104f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80104f2:	4607      	mov	r7, r0
 80104f4:	f7ff ffac 	bl	8010450 <__sfp_lock_acquire>
 80104f8:	4b1e      	ldr	r3, [pc, #120]	; (8010574 <__sfp+0x84>)
 80104fa:	681e      	ldr	r6, [r3, #0]
 80104fc:	69b3      	ldr	r3, [r6, #24]
 80104fe:	b913      	cbnz	r3, 8010506 <__sfp+0x16>
 8010500:	4630      	mov	r0, r6
 8010502:	f7ff ffbd 	bl	8010480 <__sinit>
 8010506:	3648      	adds	r6, #72	; 0x48
 8010508:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801050c:	3b01      	subs	r3, #1
 801050e:	d503      	bpl.n	8010518 <__sfp+0x28>
 8010510:	6833      	ldr	r3, [r6, #0]
 8010512:	b30b      	cbz	r3, 8010558 <__sfp+0x68>
 8010514:	6836      	ldr	r6, [r6, #0]
 8010516:	e7f7      	b.n	8010508 <__sfp+0x18>
 8010518:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801051c:	b9d5      	cbnz	r5, 8010554 <__sfp+0x64>
 801051e:	4b16      	ldr	r3, [pc, #88]	; (8010578 <__sfp+0x88>)
 8010520:	60e3      	str	r3, [r4, #12]
 8010522:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8010526:	6665      	str	r5, [r4, #100]	; 0x64
 8010528:	f000 f847 	bl	80105ba <__retarget_lock_init_recursive>
 801052c:	f7ff ff96 	bl	801045c <__sfp_lock_release>
 8010530:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8010534:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8010538:	6025      	str	r5, [r4, #0]
 801053a:	61a5      	str	r5, [r4, #24]
 801053c:	2208      	movs	r2, #8
 801053e:	4629      	mov	r1, r5
 8010540:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010544:	f7fe ffc8 	bl	800f4d8 <memset>
 8010548:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801054c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010550:	4620      	mov	r0, r4
 8010552:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010554:	3468      	adds	r4, #104	; 0x68
 8010556:	e7d9      	b.n	801050c <__sfp+0x1c>
 8010558:	2104      	movs	r1, #4
 801055a:	4638      	mov	r0, r7
 801055c:	f7ff ff62 	bl	8010424 <__sfmoreglue>
 8010560:	4604      	mov	r4, r0
 8010562:	6030      	str	r0, [r6, #0]
 8010564:	2800      	cmp	r0, #0
 8010566:	d1d5      	bne.n	8010514 <__sfp+0x24>
 8010568:	f7ff ff78 	bl	801045c <__sfp_lock_release>
 801056c:	230c      	movs	r3, #12
 801056e:	603b      	str	r3, [r7, #0]
 8010570:	e7ee      	b.n	8010550 <__sfp+0x60>
 8010572:	bf00      	nop
 8010574:	08010e48 	.word	0x08010e48
 8010578:	ffff0001 	.word	0xffff0001

0801057c <_fwalk_reent>:
 801057c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010580:	4606      	mov	r6, r0
 8010582:	4688      	mov	r8, r1
 8010584:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010588:	2700      	movs	r7, #0
 801058a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801058e:	f1b9 0901 	subs.w	r9, r9, #1
 8010592:	d505      	bpl.n	80105a0 <_fwalk_reent+0x24>
 8010594:	6824      	ldr	r4, [r4, #0]
 8010596:	2c00      	cmp	r4, #0
 8010598:	d1f7      	bne.n	801058a <_fwalk_reent+0xe>
 801059a:	4638      	mov	r0, r7
 801059c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80105a0:	89ab      	ldrh	r3, [r5, #12]
 80105a2:	2b01      	cmp	r3, #1
 80105a4:	d907      	bls.n	80105b6 <_fwalk_reent+0x3a>
 80105a6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80105aa:	3301      	adds	r3, #1
 80105ac:	d003      	beq.n	80105b6 <_fwalk_reent+0x3a>
 80105ae:	4629      	mov	r1, r5
 80105b0:	4630      	mov	r0, r6
 80105b2:	47c0      	blx	r8
 80105b4:	4307      	orrs	r7, r0
 80105b6:	3568      	adds	r5, #104	; 0x68
 80105b8:	e7e9      	b.n	801058e <_fwalk_reent+0x12>

080105ba <__retarget_lock_init_recursive>:
 80105ba:	4770      	bx	lr

080105bc <__retarget_lock_acquire_recursive>:
 80105bc:	4770      	bx	lr

080105be <__retarget_lock_release_recursive>:
 80105be:	4770      	bx	lr

080105c0 <__swhatbuf_r>:
 80105c0:	b570      	push	{r4, r5, r6, lr}
 80105c2:	460e      	mov	r6, r1
 80105c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80105c8:	2900      	cmp	r1, #0
 80105ca:	b096      	sub	sp, #88	; 0x58
 80105cc:	4614      	mov	r4, r2
 80105ce:	461d      	mov	r5, r3
 80105d0:	da08      	bge.n	80105e4 <__swhatbuf_r+0x24>
 80105d2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80105d6:	2200      	movs	r2, #0
 80105d8:	602a      	str	r2, [r5, #0]
 80105da:	061a      	lsls	r2, r3, #24
 80105dc:	d410      	bmi.n	8010600 <__swhatbuf_r+0x40>
 80105de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80105e2:	e00e      	b.n	8010602 <__swhatbuf_r+0x42>
 80105e4:	466a      	mov	r2, sp
 80105e6:	f000 f945 	bl	8010874 <_fstat_r>
 80105ea:	2800      	cmp	r0, #0
 80105ec:	dbf1      	blt.n	80105d2 <__swhatbuf_r+0x12>
 80105ee:	9a01      	ldr	r2, [sp, #4]
 80105f0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80105f4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80105f8:	425a      	negs	r2, r3
 80105fa:	415a      	adcs	r2, r3
 80105fc:	602a      	str	r2, [r5, #0]
 80105fe:	e7ee      	b.n	80105de <__swhatbuf_r+0x1e>
 8010600:	2340      	movs	r3, #64	; 0x40
 8010602:	2000      	movs	r0, #0
 8010604:	6023      	str	r3, [r4, #0]
 8010606:	b016      	add	sp, #88	; 0x58
 8010608:	bd70      	pop	{r4, r5, r6, pc}
	...

0801060c <__smakebuf_r>:
 801060c:	898b      	ldrh	r3, [r1, #12]
 801060e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010610:	079d      	lsls	r5, r3, #30
 8010612:	4606      	mov	r6, r0
 8010614:	460c      	mov	r4, r1
 8010616:	d507      	bpl.n	8010628 <__smakebuf_r+0x1c>
 8010618:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801061c:	6023      	str	r3, [r4, #0]
 801061e:	6123      	str	r3, [r4, #16]
 8010620:	2301      	movs	r3, #1
 8010622:	6163      	str	r3, [r4, #20]
 8010624:	b002      	add	sp, #8
 8010626:	bd70      	pop	{r4, r5, r6, pc}
 8010628:	ab01      	add	r3, sp, #4
 801062a:	466a      	mov	r2, sp
 801062c:	f7ff ffc8 	bl	80105c0 <__swhatbuf_r>
 8010630:	9900      	ldr	r1, [sp, #0]
 8010632:	4605      	mov	r5, r0
 8010634:	4630      	mov	r0, r6
 8010636:	f7fe ffc3 	bl	800f5c0 <_malloc_r>
 801063a:	b948      	cbnz	r0, 8010650 <__smakebuf_r+0x44>
 801063c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010640:	059a      	lsls	r2, r3, #22
 8010642:	d4ef      	bmi.n	8010624 <__smakebuf_r+0x18>
 8010644:	f023 0303 	bic.w	r3, r3, #3
 8010648:	f043 0302 	orr.w	r3, r3, #2
 801064c:	81a3      	strh	r3, [r4, #12]
 801064e:	e7e3      	b.n	8010618 <__smakebuf_r+0xc>
 8010650:	4b0d      	ldr	r3, [pc, #52]	; (8010688 <__smakebuf_r+0x7c>)
 8010652:	62b3      	str	r3, [r6, #40]	; 0x28
 8010654:	89a3      	ldrh	r3, [r4, #12]
 8010656:	6020      	str	r0, [r4, #0]
 8010658:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801065c:	81a3      	strh	r3, [r4, #12]
 801065e:	9b00      	ldr	r3, [sp, #0]
 8010660:	6163      	str	r3, [r4, #20]
 8010662:	9b01      	ldr	r3, [sp, #4]
 8010664:	6120      	str	r0, [r4, #16]
 8010666:	b15b      	cbz	r3, 8010680 <__smakebuf_r+0x74>
 8010668:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801066c:	4630      	mov	r0, r6
 801066e:	f000 f913 	bl	8010898 <_isatty_r>
 8010672:	b128      	cbz	r0, 8010680 <__smakebuf_r+0x74>
 8010674:	89a3      	ldrh	r3, [r4, #12]
 8010676:	f023 0303 	bic.w	r3, r3, #3
 801067a:	f043 0301 	orr.w	r3, r3, #1
 801067e:	81a3      	strh	r3, [r4, #12]
 8010680:	89a0      	ldrh	r0, [r4, #12]
 8010682:	4305      	orrs	r5, r0
 8010684:	81a5      	strh	r5, [r4, #12]
 8010686:	e7cd      	b.n	8010624 <__smakebuf_r+0x18>
 8010688:	08010419 	.word	0x08010419

0801068c <memmove>:
 801068c:	4288      	cmp	r0, r1
 801068e:	b510      	push	{r4, lr}
 8010690:	eb01 0402 	add.w	r4, r1, r2
 8010694:	d902      	bls.n	801069c <memmove+0x10>
 8010696:	4284      	cmp	r4, r0
 8010698:	4623      	mov	r3, r4
 801069a:	d807      	bhi.n	80106ac <memmove+0x20>
 801069c:	1e43      	subs	r3, r0, #1
 801069e:	42a1      	cmp	r1, r4
 80106a0:	d008      	beq.n	80106b4 <memmove+0x28>
 80106a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80106a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80106aa:	e7f8      	b.n	801069e <memmove+0x12>
 80106ac:	4402      	add	r2, r0
 80106ae:	4601      	mov	r1, r0
 80106b0:	428a      	cmp	r2, r1
 80106b2:	d100      	bne.n	80106b6 <memmove+0x2a>
 80106b4:	bd10      	pop	{r4, pc}
 80106b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80106ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80106be:	e7f7      	b.n	80106b0 <memmove+0x24>

080106c0 <_realloc_r>:
 80106c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106c4:	4680      	mov	r8, r0
 80106c6:	4614      	mov	r4, r2
 80106c8:	460e      	mov	r6, r1
 80106ca:	b921      	cbnz	r1, 80106d6 <_realloc_r+0x16>
 80106cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80106d0:	4611      	mov	r1, r2
 80106d2:	f7fe bf75 	b.w	800f5c0 <_malloc_r>
 80106d6:	b92a      	cbnz	r2, 80106e4 <_realloc_r+0x24>
 80106d8:	f7fe ff06 	bl	800f4e8 <_free_r>
 80106dc:	4625      	mov	r5, r4
 80106de:	4628      	mov	r0, r5
 80106e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80106e4:	f000 f8fa 	bl	80108dc <_malloc_usable_size_r>
 80106e8:	4284      	cmp	r4, r0
 80106ea:	4607      	mov	r7, r0
 80106ec:	d802      	bhi.n	80106f4 <_realloc_r+0x34>
 80106ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80106f2:	d812      	bhi.n	801071a <_realloc_r+0x5a>
 80106f4:	4621      	mov	r1, r4
 80106f6:	4640      	mov	r0, r8
 80106f8:	f7fe ff62 	bl	800f5c0 <_malloc_r>
 80106fc:	4605      	mov	r5, r0
 80106fe:	2800      	cmp	r0, #0
 8010700:	d0ed      	beq.n	80106de <_realloc_r+0x1e>
 8010702:	42bc      	cmp	r4, r7
 8010704:	4622      	mov	r2, r4
 8010706:	4631      	mov	r1, r6
 8010708:	bf28      	it	cs
 801070a:	463a      	movcs	r2, r7
 801070c:	f7fe fed6 	bl	800f4bc <memcpy>
 8010710:	4631      	mov	r1, r6
 8010712:	4640      	mov	r0, r8
 8010714:	f7fe fee8 	bl	800f4e8 <_free_r>
 8010718:	e7e1      	b.n	80106de <_realloc_r+0x1e>
 801071a:	4635      	mov	r5, r6
 801071c:	e7df      	b.n	80106de <_realloc_r+0x1e>

0801071e <_raise_r>:
 801071e:	291f      	cmp	r1, #31
 8010720:	b538      	push	{r3, r4, r5, lr}
 8010722:	4604      	mov	r4, r0
 8010724:	460d      	mov	r5, r1
 8010726:	d904      	bls.n	8010732 <_raise_r+0x14>
 8010728:	2316      	movs	r3, #22
 801072a:	6003      	str	r3, [r0, #0]
 801072c:	f04f 30ff 	mov.w	r0, #4294967295
 8010730:	bd38      	pop	{r3, r4, r5, pc}
 8010732:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010734:	b112      	cbz	r2, 801073c <_raise_r+0x1e>
 8010736:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801073a:	b94b      	cbnz	r3, 8010750 <_raise_r+0x32>
 801073c:	4620      	mov	r0, r4
 801073e:	f000 f831 	bl	80107a4 <_getpid_r>
 8010742:	462a      	mov	r2, r5
 8010744:	4601      	mov	r1, r0
 8010746:	4620      	mov	r0, r4
 8010748:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801074c:	f000 b818 	b.w	8010780 <_kill_r>
 8010750:	2b01      	cmp	r3, #1
 8010752:	d00a      	beq.n	801076a <_raise_r+0x4c>
 8010754:	1c59      	adds	r1, r3, #1
 8010756:	d103      	bne.n	8010760 <_raise_r+0x42>
 8010758:	2316      	movs	r3, #22
 801075a:	6003      	str	r3, [r0, #0]
 801075c:	2001      	movs	r0, #1
 801075e:	e7e7      	b.n	8010730 <_raise_r+0x12>
 8010760:	2400      	movs	r4, #0
 8010762:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010766:	4628      	mov	r0, r5
 8010768:	4798      	blx	r3
 801076a:	2000      	movs	r0, #0
 801076c:	e7e0      	b.n	8010730 <_raise_r+0x12>
	...

08010770 <raise>:
 8010770:	4b02      	ldr	r3, [pc, #8]	; (801077c <raise+0xc>)
 8010772:	4601      	mov	r1, r0
 8010774:	6818      	ldr	r0, [r3, #0]
 8010776:	f7ff bfd2 	b.w	801071e <_raise_r>
 801077a:	bf00      	nop
 801077c:	2000008c 	.word	0x2000008c

08010780 <_kill_r>:
 8010780:	b538      	push	{r3, r4, r5, lr}
 8010782:	4d07      	ldr	r5, [pc, #28]	; (80107a0 <_kill_r+0x20>)
 8010784:	2300      	movs	r3, #0
 8010786:	4604      	mov	r4, r0
 8010788:	4608      	mov	r0, r1
 801078a:	4611      	mov	r1, r2
 801078c:	602b      	str	r3, [r5, #0]
 801078e:	f7f1 fe79 	bl	8002484 <_kill>
 8010792:	1c43      	adds	r3, r0, #1
 8010794:	d102      	bne.n	801079c <_kill_r+0x1c>
 8010796:	682b      	ldr	r3, [r5, #0]
 8010798:	b103      	cbz	r3, 801079c <_kill_r+0x1c>
 801079a:	6023      	str	r3, [r4, #0]
 801079c:	bd38      	pop	{r3, r4, r5, pc}
 801079e:	bf00      	nop
 80107a0:	200022a0 	.word	0x200022a0

080107a4 <_getpid_r>:
 80107a4:	f7f1 be66 	b.w	8002474 <_getpid>

080107a8 <__sread>:
 80107a8:	b510      	push	{r4, lr}
 80107aa:	460c      	mov	r4, r1
 80107ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80107b0:	f000 f89c 	bl	80108ec <_read_r>
 80107b4:	2800      	cmp	r0, #0
 80107b6:	bfab      	itete	ge
 80107b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80107ba:	89a3      	ldrhlt	r3, [r4, #12]
 80107bc:	181b      	addge	r3, r3, r0
 80107be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80107c2:	bfac      	ite	ge
 80107c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80107c6:	81a3      	strhlt	r3, [r4, #12]
 80107c8:	bd10      	pop	{r4, pc}

080107ca <__swrite>:
 80107ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107ce:	461f      	mov	r7, r3
 80107d0:	898b      	ldrh	r3, [r1, #12]
 80107d2:	05db      	lsls	r3, r3, #23
 80107d4:	4605      	mov	r5, r0
 80107d6:	460c      	mov	r4, r1
 80107d8:	4616      	mov	r6, r2
 80107da:	d505      	bpl.n	80107e8 <__swrite+0x1e>
 80107dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80107e0:	2302      	movs	r3, #2
 80107e2:	2200      	movs	r2, #0
 80107e4:	f000 f868 	bl	80108b8 <_lseek_r>
 80107e8:	89a3      	ldrh	r3, [r4, #12]
 80107ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80107ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80107f2:	81a3      	strh	r3, [r4, #12]
 80107f4:	4632      	mov	r2, r6
 80107f6:	463b      	mov	r3, r7
 80107f8:	4628      	mov	r0, r5
 80107fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80107fe:	f000 b817 	b.w	8010830 <_write_r>

08010802 <__sseek>:
 8010802:	b510      	push	{r4, lr}
 8010804:	460c      	mov	r4, r1
 8010806:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801080a:	f000 f855 	bl	80108b8 <_lseek_r>
 801080e:	1c43      	adds	r3, r0, #1
 8010810:	89a3      	ldrh	r3, [r4, #12]
 8010812:	bf15      	itete	ne
 8010814:	6560      	strne	r0, [r4, #84]	; 0x54
 8010816:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801081a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801081e:	81a3      	strheq	r3, [r4, #12]
 8010820:	bf18      	it	ne
 8010822:	81a3      	strhne	r3, [r4, #12]
 8010824:	bd10      	pop	{r4, pc}

08010826 <__sclose>:
 8010826:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801082a:	f000 b813 	b.w	8010854 <_close_r>
	...

08010830 <_write_r>:
 8010830:	b538      	push	{r3, r4, r5, lr}
 8010832:	4d07      	ldr	r5, [pc, #28]	; (8010850 <_write_r+0x20>)
 8010834:	4604      	mov	r4, r0
 8010836:	4608      	mov	r0, r1
 8010838:	4611      	mov	r1, r2
 801083a:	2200      	movs	r2, #0
 801083c:	602a      	str	r2, [r5, #0]
 801083e:	461a      	mov	r2, r3
 8010840:	f7f1 fe57 	bl	80024f2 <_write>
 8010844:	1c43      	adds	r3, r0, #1
 8010846:	d102      	bne.n	801084e <_write_r+0x1e>
 8010848:	682b      	ldr	r3, [r5, #0]
 801084a:	b103      	cbz	r3, 801084e <_write_r+0x1e>
 801084c:	6023      	str	r3, [r4, #0]
 801084e:	bd38      	pop	{r3, r4, r5, pc}
 8010850:	200022a0 	.word	0x200022a0

08010854 <_close_r>:
 8010854:	b538      	push	{r3, r4, r5, lr}
 8010856:	4d06      	ldr	r5, [pc, #24]	; (8010870 <_close_r+0x1c>)
 8010858:	2300      	movs	r3, #0
 801085a:	4604      	mov	r4, r0
 801085c:	4608      	mov	r0, r1
 801085e:	602b      	str	r3, [r5, #0]
 8010860:	f7f1 fe63 	bl	800252a <_close>
 8010864:	1c43      	adds	r3, r0, #1
 8010866:	d102      	bne.n	801086e <_close_r+0x1a>
 8010868:	682b      	ldr	r3, [r5, #0]
 801086a:	b103      	cbz	r3, 801086e <_close_r+0x1a>
 801086c:	6023      	str	r3, [r4, #0]
 801086e:	bd38      	pop	{r3, r4, r5, pc}
 8010870:	200022a0 	.word	0x200022a0

08010874 <_fstat_r>:
 8010874:	b538      	push	{r3, r4, r5, lr}
 8010876:	4d07      	ldr	r5, [pc, #28]	; (8010894 <_fstat_r+0x20>)
 8010878:	2300      	movs	r3, #0
 801087a:	4604      	mov	r4, r0
 801087c:	4608      	mov	r0, r1
 801087e:	4611      	mov	r1, r2
 8010880:	602b      	str	r3, [r5, #0]
 8010882:	f7f1 fe5e 	bl	8002542 <_fstat>
 8010886:	1c43      	adds	r3, r0, #1
 8010888:	d102      	bne.n	8010890 <_fstat_r+0x1c>
 801088a:	682b      	ldr	r3, [r5, #0]
 801088c:	b103      	cbz	r3, 8010890 <_fstat_r+0x1c>
 801088e:	6023      	str	r3, [r4, #0]
 8010890:	bd38      	pop	{r3, r4, r5, pc}
 8010892:	bf00      	nop
 8010894:	200022a0 	.word	0x200022a0

08010898 <_isatty_r>:
 8010898:	b538      	push	{r3, r4, r5, lr}
 801089a:	4d06      	ldr	r5, [pc, #24]	; (80108b4 <_isatty_r+0x1c>)
 801089c:	2300      	movs	r3, #0
 801089e:	4604      	mov	r4, r0
 80108a0:	4608      	mov	r0, r1
 80108a2:	602b      	str	r3, [r5, #0]
 80108a4:	f7f1 fe5d 	bl	8002562 <_isatty>
 80108a8:	1c43      	adds	r3, r0, #1
 80108aa:	d102      	bne.n	80108b2 <_isatty_r+0x1a>
 80108ac:	682b      	ldr	r3, [r5, #0]
 80108ae:	b103      	cbz	r3, 80108b2 <_isatty_r+0x1a>
 80108b0:	6023      	str	r3, [r4, #0]
 80108b2:	bd38      	pop	{r3, r4, r5, pc}
 80108b4:	200022a0 	.word	0x200022a0

080108b8 <_lseek_r>:
 80108b8:	b538      	push	{r3, r4, r5, lr}
 80108ba:	4d07      	ldr	r5, [pc, #28]	; (80108d8 <_lseek_r+0x20>)
 80108bc:	4604      	mov	r4, r0
 80108be:	4608      	mov	r0, r1
 80108c0:	4611      	mov	r1, r2
 80108c2:	2200      	movs	r2, #0
 80108c4:	602a      	str	r2, [r5, #0]
 80108c6:	461a      	mov	r2, r3
 80108c8:	f7f1 fe56 	bl	8002578 <_lseek>
 80108cc:	1c43      	adds	r3, r0, #1
 80108ce:	d102      	bne.n	80108d6 <_lseek_r+0x1e>
 80108d0:	682b      	ldr	r3, [r5, #0]
 80108d2:	b103      	cbz	r3, 80108d6 <_lseek_r+0x1e>
 80108d4:	6023      	str	r3, [r4, #0]
 80108d6:	bd38      	pop	{r3, r4, r5, pc}
 80108d8:	200022a0 	.word	0x200022a0

080108dc <_malloc_usable_size_r>:
 80108dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80108e0:	1f18      	subs	r0, r3, #4
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	bfbc      	itt	lt
 80108e6:	580b      	ldrlt	r3, [r1, r0]
 80108e8:	18c0      	addlt	r0, r0, r3
 80108ea:	4770      	bx	lr

080108ec <_read_r>:
 80108ec:	b538      	push	{r3, r4, r5, lr}
 80108ee:	4d07      	ldr	r5, [pc, #28]	; (801090c <_read_r+0x20>)
 80108f0:	4604      	mov	r4, r0
 80108f2:	4608      	mov	r0, r1
 80108f4:	4611      	mov	r1, r2
 80108f6:	2200      	movs	r2, #0
 80108f8:	602a      	str	r2, [r5, #0]
 80108fa:	461a      	mov	r2, r3
 80108fc:	f7f1 fddc 	bl	80024b8 <_read>
 8010900:	1c43      	adds	r3, r0, #1
 8010902:	d102      	bne.n	801090a <_read_r+0x1e>
 8010904:	682b      	ldr	r3, [r5, #0]
 8010906:	b103      	cbz	r3, 801090a <_read_r+0x1e>
 8010908:	6023      	str	r3, [r4, #0]
 801090a:	bd38      	pop	{r3, r4, r5, pc}
 801090c:	200022a0 	.word	0x200022a0

08010910 <_init>:
 8010910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010912:	bf00      	nop
 8010914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010916:	bc08      	pop	{r3}
 8010918:	469e      	mov	lr, r3
 801091a:	4770      	bx	lr

0801091c <_fini>:
 801091c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801091e:	bf00      	nop
 8010920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010922:	bc08      	pop	{r3}
 8010924:	469e      	mov	lr, r3
 8010926:	4770      	bx	lr
