git clone --depth 1 --no-tags https://github.com/Jamallahouaichri/caravel_project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721247457
git clone --depth 1 --no-tags https://github.com/2427jim2427/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721294590
git clone --depth 1 --no-tags https://github.com/minchoCoin/quartus_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721561651
git clone --depth 1 --no-tags https://github.com/jjv224/ECE128-Lab10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721340579
git clone --depth 1 --no-tags https://github.com/davkin0203/ECE128-FPGA-Lab-10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721794045
git clone --depth 1 --no-tags https://github.com/Jamallahouaichri/project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722033798
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/S-AES_Enc_Dec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720892441
git clone --depth 1 --no-tags https://github.com/vortex73/dual-port-ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720764919
git clone --depth 1 --no-tags https://github.com/MateusMendes0/circuitos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721833611
git clone --depth 1 --no-tags https://github.com/mdimrankhanlimon/i2s_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720404766
git clone --depth 1 --no-tags https://github.com/Ther-nullptr/digital-design-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722443029
git clone --depth 1 --no-tags https://github.com/navan93/riscv_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720337829
git clone --depth 1 --no-tags https://github.com/GaoKuaiidian/digital_ic_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717048113
git clone --depth 1 --no-tags https://github.com/mohamedelsayed14/RISC-V-Project-Phase-3-RISC-V-RVF-Floating-Point-Extension..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719042621
git clone --depth 1 --no-tags https://github.com/sebajor/rfsoc4x2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723719260
git clone --depth 1 --no-tags https://github.com/ZAIN-ALI-02/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717719951
git clone --depth 1 --no-tags https://github.com/OkuhiraShunri/Factorization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716437258
git clone --depth 1 --no-tags https://github.com/deekshithtirumala/daily_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718215607
git clone --depth 1 --no-tags https://github.com/weixiang1118/soclab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717403464
git clone --depth 1 --no-tags https://github.com/SEU-MSLab/vck190-platform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718033404
git clone --depth 1 --no-tags https://github.com/drelectro/doctored-SAG1021I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719810366
git clone --depth 1 --no-tags https://github.com/ahmed-kabil/MIPS_Single_Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723436430
git clone --depth 1 --no-tags https://github.com/ZacharyMar/FPGArt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719779837
git clone --depth 1 --no-tags https://github.com/frank1809/UABC_PRUEBA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717569166
git clone --depth 1 --no-tags https://github.com/EddieTGH/ATM-Coin-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718258310
git clone --depth 1 --no-tags https://github.com/mikiken/mkcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723710658
git clone --depth 1 --no-tags https://github.com/AndrewTabs1038/hardwareFFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721071320
git clone --depth 1 --no-tags https://github.com/huangxc6/verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722891393
git clone --depth 1 --no-tags https://github.com/rogeermv/tt_um_hjgf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717490515
git clone --depth 1 --no-tags https://github.com/oalvarobraz/OAC-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716562743
git clone --depth 1 --no-tags https://github.com/Jboyrox/RC5_Encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717864021
git clone --depth 1 --no-tags https://github.com/kevin127lam/ECE128-Lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718228547
git clone --depth 1 --no-tags https://github.com/EthanL3/EC311_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718339846
git clone --depth 1 --no-tags https://github.com/Sudha-24/100_days_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718665653
git clone --depth 1 --no-tags https://github.com/Hariharanaidu/simple-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719750190
git clone --depth 1 --no-tags https://github.com/shengnian6/led_04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719488597
git clone --depth 1 --no-tags https://github.com/sHHenXian/0273.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719409128
git clone --depth 1 --no-tags https://github.com/yuchengliu0519/2023Fall_NTU_soc_lab4-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719468953
git clone --depth 1 --no-tags https://github.com/LinjieT/CrazyFishGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719463226
git clone --depth 1 --no-tags https://github.com/fff1214/SOC-lab4-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719587041
git clone --depth 1 --no-tags https://github.com/charlesvt/SHA1-on-Nexys-A7-100T.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720208186
git clone --depth 1 --no-tags https://github.com/vivekkj123/ktu-s4-csl-202-digital-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720457263
git clone --depth 1 --no-tags https://github.com/Yumonor/FindMedian-version2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720279427
git clone --depth 1 --no-tags https://github.com/afasolino/ProjectEfabless.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720373338
git clone --depth 1 --no-tags https://github.com/KaiChen18/SOC_LAB4_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720721298
git clone --depth 1 --no-tags https://github.com/Lo-kesh4/bfloat_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720970784
git clone --depth 1 --no-tags https://github.com/Hamhunter23/DDCO-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720968745
git clone --depth 1 --no-tags https://github.com/ananya343B/4-bit-Bidirectional_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721618579
git clone --depth 1 --no-tags https://github.com/mansithakare123/tracedata.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718404611
git clone --depth 1 --no-tags https://github.com/lalithlochanr/fibonacci_seq_calc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722711329
git clone --depth 1 --no-tags https://github.com/richardsie25/32-Bit-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722810101
git clone --depth 1 --no-tags https://github.com/apoorvaaaa5/uarxtxp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722895801
git clone --depth 1 --no-tags https://github.com/poornima-chetty/serializer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722928168
git clone --depth 1 --no-tags https://github.com/taffarel55/yosys-exploration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723203935
git clone --depth 1 --no-tags https://github.com/FabricioChavez/Arch_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720239558
git clone --depth 1 --no-tags https://github.com/pathivadaPratyusha/AHB2APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723382349
git clone --depth 1 --no-tags https://github.com/vachas23/Arithematic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723569879
git clone --depth 1 --no-tags https://github.com/skudlur/pes_sysarray_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723754898
git clone --depth 1 --no-tags https://github.com/kevin127lam/ECE128-Lab10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723747205
git clone --depth 1 --no-tags https://github.com/cristibercea/MicroElectronix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716776259
git clone --depth 1 --no-tags https://github.com/Muhammadussain/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717737910
git clone --depth 1 --no-tags https://github.com/eeplayground/verilog-projects-public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721862710
git clone --depth 1 --no-tags https://github.com/Abdelmohsenn/Risc-v-Processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720062905
git clone --depth 1 --no-tags https://github.com/brayangiraldo02/Procesador_Segmentado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717621091
git clone --depth 1 --no-tags https://github.com/hae325/Lab10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722701605
git clone --depth 1 --no-tags https://github.com/GuhanRajasekar/ESDCS_FFT_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715870640
git clone --depth 1 --no-tags https://github.com/darkblackv32/Project-CS3051.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717795963
git clone --depth 1 --no-tags https://github.com/BatmanNelson/verilog-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717230804
git clone --depth 1 --no-tags https://github.com/donovanclay/CSE-371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717992710
git clone --depth 1 --no-tags https://github.com/MichalKaiser/Root-of-Trust.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720154213
git clone --depth 1 --no-tags https://github.com/AbhigokulK/ECE241_Pong_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721737592
git clone --depth 1 --no-tags https://github.com/LTKNgan/HDL_SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717698574
git clone --depth 1 --no-tags https://github.com/Porg0/ECE-2372.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717257434
git clone --depth 1 --no-tags https://github.com/junaidhas/Verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722924721
git clone --depth 1 --no-tags https://github.com/Hingguripongpong/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717976500
git clone --depth 1 --no-tags https://github.com/Zazhito/1-Wire-DHT11-FPGA-DigitaII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720892235
git clone --depth 1 --no-tags https://github.com/samarqureshii/ByteBasher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716766618
git clone --depth 1 --no-tags https://github.com/ReverseRain/DigitalLogic_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723657571
git clone --depth 1 --no-tags https://github.com/IRiDecenT/computer-organization-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718055244
git clone --depth 1 --no-tags https://github.com/robert-gabriel-gaube/16BitProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718786924
git clone --depth 1 --no-tags https://github.com/ashleyleal/Whack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716407298
git clone --depth 1 --no-tags https://github.com/YUNA-dBu/dds-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722246900
git clone --depth 1 --no-tags https://github.com/Vivekanandan97/APB-PROTOCOl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718485422
git clone --depth 1 --no-tags https://github.com/r11921075/SoC-Lab-4-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717042237
git clone --depth 1 --no-tags https://github.com/hikalium/liumcore0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717011589
git clone --depth 1 --no-tags https://github.com/artvvb/pulse-analyzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717292749
git clone --depth 1 --no-tags https://github.com/angardo/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717301092
git clone --depth 1 --no-tags https://github.com/SelasiEtch/ECE216A_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715845850
git clone --depth 1 --no-tags https://github.com/hdwbuilder/aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718385427
git clone --depth 1 --no-tags https://github.com/Ponponri/SOC_Design_lab4-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719519602
git clone --depth 1 --no-tags https://github.com/KaiChen18/SOC_LAB4_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719580730
git clone --depth 1 --no-tags https://github.com/srosales700/gf180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719771502
git clone --depth 1 --no-tags https://github.com/ozan956/fpga-fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716965343
git clone --depth 1 --no-tags https://github.com/nguyenducthe/nguyenduc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716283136
git clone --depth 1 --no-tags https://github.com/RedTheTrainerNumber0/8-bit-carry-look-ahead-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719316336
git clone --depth 1 --no-tags https://github.com/Attilas98/ProjectProva.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720128525
git clone --depth 1 --no-tags https://github.com/Attilas98/ProjectEfabless.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720125240
git clone --depth 1 --no-tags https://github.com/wakky92/ALU-implementation-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720500672
