Analysis & Synthesis report for Lab3
Wed Dec 04 14:18:24 2013
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Dec 04 14:18:24 2013               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Lab3                                            ;
; Top-level Entity Name              ; Lab3                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; Lab3               ; Lab3               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 04 14:18:24 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file regfile_forwarding_unit.v
    Info (12023): Found entity 1: regfile_forwarding_unit
Info (12021): Found 1 design units, including 1 entities, in source file lab3.bdf
    Info (12023): Found entity 1: Lab3
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: register_file
Info (12021): Found 1 design units, including 1 entities, in source file pipe_mex_wb.v
    Info (12023): Found entity 1: pipe_mex_wb
Info (12021): Found 1 design units, including 1 entities, in source file pipe_id_mex.v
    Info (12023): Found entity 1: pipe_id_mex
Info (12021): Found 1 design units, including 1 entities, in source file hazard_unit.v
    Info (12023): Found entity 1: hazard_unit
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit
Info (12021): Found 1 design units, including 1 entities, in source file mux2_alu.v
    Info (12023): Found entity 1: mux2_alu
Info (12021): Found 1 design units, including 1 entities, in source file mux1_alu.v
    Info (12023): Found entity 1: mux1_alu
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file forwarding_unit.v
    Info (12023): Found entity 1: forwarding_unit
Info (12021): Found 1 design units, including 1 entities, in source file pipe_if_id.v
    Info (12023): Found entity 1: pipe_if_id
Info (12021): Found 1 design units, including 1 entities, in source file instruction_rom_prog1.v
    Info (12023): Found entity 1: instruction_rom_prog1
Info (12021): Found 1 design units, including 1 entities, in source file mux_reg_write_val.v
    Info (12023): Found entity 1: mux_reg_write_val
Info (12021): Found 1 design units, including 1 entities, in source file datamem.v
    Info (12023): Found entity 1: single_port_ram_with_init
Info (12021): Found 1 design units, including 1 entities, in source file fetch_unit.v
    Info (12023): Found entity 1: fetch_unit
Info (12021): Found 1 design units, including 1 entities, in source file mux_alu.v
    Info (12023): Found entity 1: mux_alu
Info (12021): Found 1 design units, including 1 entities, in source file test_sample.v
    Info (12023): Found entity 1: test_sample
Info (12021): Found 1 design units, including 1 entities, in source file alu_mux_fwd.bdf
    Info (12023): Found entity 1: ALU_Mux_Fwd
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(60): created implicit net for "ID_instruction"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(61): created implicit net for "SYNTHESIZED_WIRE_12"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(62): created implicit net for "SYNTHESIZED_WIRE_20"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(63): created implicit net for "SYNTHESIZED_WIRE_21"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(64): created implicit net for "SYNTHESIZED_WIRE_22"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(65): created implicit net for "SYNTHESIZED_WIRE_23"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(66): created implicit net for "SYNTHESIZED_WIRE_24"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(67): created implicit net for "SYNTHESIZED_WIRE_25"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(68): created implicit net for "SYNTHESIZED_WIRE_26"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(69): created implicit net for "SYNTHESIZED_WIRE_27"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(70): created implicit net for "SYNTHESIZED_WIRE_28"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(71): created implicit net for "SYNTHESIZED_WIRE_33"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(72): created implicit net for "SYNTHESIZED_WIRE_13"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(76): created implicit net for "SYNTHESIZED_WIRE_0"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(77): created implicit net for "SYNTHESIZED_WIRE_1"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(78): created implicit net for "SYNTHESIZED_WIRE_2"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(79): created implicit net for "SYNTHESIZED_WIRE_74"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(80): created implicit net for "SYNTHESIZED_WIRE_75"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(81): created implicit net for "SYNTHESIZED_WIRE_52"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(82): created implicit net for "SYNTHESIZED_WIRE_55"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(86): created implicit net for "SYNTHESIZED_WIRE_5"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(87): created implicit net for "instruction"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(91): created implicit net for "SYNTHESIZED_WIRE_6"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(92): created implicit net for "SYNTHESIZED_WIRE_76"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(94): created implicit net for "SYNTHESIZED_WIRE_77"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(95): created implicit net for "SYNTHESIZED_WIRE_78"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(96): created implicit net for "SYNTHESIZED_WIRE_49"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(102): created implicit net for "SYNTHESIZED_WIRE_10"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(103): created implicit net for "SYNTHESIZED_WIRE_11"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(109): created implicit net for "SYNTHESIZED_WIRE_79"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(110): created implicit net for "SYNTHESIZED_WIRE_29"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(111): created implicit net for "SYNTHESIZED_WIRE_17"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(112): created implicit net for "SYNTHESIZED_WIRE_66"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(116): created implicit net for "SYNTHESIZED_WIRE_16"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(119): created implicit net for "SYNTHESIZED_WIRE_81"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(124): created implicit net for "SYNTHESIZED_WIRE_80"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(140): created implicit net for "SYNTHESIZED_WIRE_32"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(142): created implicit net for "SYNTHESIZED_WIRE_44"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(143): created implicit net for "SYNTHESIZED_WIRE_61"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(144): created implicit net for "SYNTHESIZED_WIRE_85"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(145): created implicit net for "SYNTHESIZED_WIRE_46"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(149): created implicit net for "SYNTHESIZED_WIRE_35"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(150): created implicit net for "SYNTHESIZED_WIRE_38"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(151): created implicit net for "SYNTHESIZED_WIRE_69"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(152): created implicit net for "SYNTHESIZED_WIRE_57"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(153): created implicit net for "SYNTHESIZED_WIRE_64"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(156): created implicit net for "SYNTHESIZED_WIRE_53"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(157): created implicit net for "SYNTHESIZED_WIRE_56"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(166): created implicit net for "SYNTHESIZED_WIRE_65"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(175): created implicit net for "SYNTHESIZED_WIRE_45"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(176): created implicit net for "SYNTHESIZED_WIRE_47"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(177): created implicit net for "SYNTHESIZED_WIRE_83"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(181): created implicit net for "SYNTHESIZED_WIRE_39"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(182): created implicit net for "SYNTHESIZED_WIRE_40"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(183): created implicit net for "SYNTHESIZED_WIRE_41"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(190): created implicit net for "SYNTHESIZED_WIRE_82"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(194): created implicit net for "SYNTHESIZED_WIRE_84"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(235): created implicit net for "SYNTHESIZED_WIRE_63"
Warning (10236): Verilog HDL Implicit Net warning at test_sample.v(249): created implicit net for "SYNTHESIZED_WIRE_68"
Error (10053): Verilog HDL error at test_sample.v(105): can't index object "ID_instruction" with zero packed or unpacked array dimensions File: C:/Junk/Dev/BaLuGa/Lab4/test_sample.v Line: 105
Error (10560): Verilog HDL Expression error at test_sample.v(105): indexed name specifies too many indices for array "ID_instruction" File: C:/Junk/Dev/BaLuGa/Lab4/test_sample.v Line: 105
Error (10053): Verilog HDL error at test_sample.v(106): can't index object "ID_instruction" with zero packed or unpacked array dimensions File: C:/Junk/Dev/BaLuGa/Lab4/test_sample.v Line: 106
Error (10560): Verilog HDL Expression error at test_sample.v(106): indexed name specifies too many indices for array "ID_instruction" File: C:/Junk/Dev/BaLuGa/Lab4/test_sample.v Line: 106
Error (10053): Verilog HDL error at test_sample.v(135): can't index object "ID_instruction" with zero packed or unpacked array dimensions File: C:/Junk/Dev/BaLuGa/Lab4/test_sample.v Line: 135
Error (10560): Verilog HDL Expression error at test_sample.v(135): indexed name specifies too many indices for array "ID_instruction" File: C:/Junk/Dev/BaLuGa/Lab4/test_sample.v Line: 135
Error (10053): Verilog HDL error at test_sample.v(137): can't index object "ID_instruction" with zero packed or unpacked array dimensions File: C:/Junk/Dev/BaLuGa/Lab4/test_sample.v Line: 137
Error (10560): Verilog HDL Expression error at test_sample.v(137): indexed name specifies too many indices for array "ID_instruction" File: C:/Junk/Dev/BaLuGa/Lab4/test_sample.v Line: 137
Error (10053): Verilog HDL error at test_sample.v(138): can't index object "ID_instruction" with zero packed or unpacked array dimensions File: C:/Junk/Dev/BaLuGa/Lab4/test_sample.v Line: 138
Error (10560): Verilog HDL Expression error at test_sample.v(138): indexed name specifies too many indices for array "ID_instruction" File: C:/Junk/Dev/BaLuGa/Lab4/test_sample.v Line: 138
Error (10053): Verilog HDL error at test_sample.v(162): can't index object "ID_instruction" with zero packed or unpacked array dimensions File: C:/Junk/Dev/BaLuGa/Lab4/test_sample.v Line: 162
Error (10560): Verilog HDL Expression error at test_sample.v(162): indexed name specifies too many indices for array "ID_instruction" File: C:/Junk/Dev/BaLuGa/Lab4/test_sample.v Line: 162
Error (10053): Verilog HDL error at test_sample.v(163): can't index object "ID_instruction" with zero packed or unpacked array dimensions File: C:/Junk/Dev/BaLuGa/Lab4/test_sample.v Line: 163
Error (10560): Verilog HDL Expression error at test_sample.v(163): indexed name specifies too many indices for array "ID_instruction" File: C:/Junk/Dev/BaLuGa/Lab4/test_sample.v Line: 163
Error (10053): Verilog HDL error at test_sample.v(259): can't index object "instruction" with zero packed or unpacked array dimensions File: C:/Junk/Dev/BaLuGa/Lab4/test_sample.v Line: 259
Error (10560): Verilog HDL Expression error at test_sample.v(259): indexed name specifies too many indices for array "instruction" File: C:/Junk/Dev/BaLuGa/Lab4/test_sample.v Line: 259
Info (144001): Generated suppressed messages file C:/Junk/Dev/BaLuGa/Lab4/Lab3.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 16 errors, 59 warnings
    Error: Peak virtual memory: 436 megabytes
    Error: Processing ended: Wed Dec 04 14:18:24 2013
    Error: Elapsed time: 00:00:00
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Junk/Dev/BaLuGa/Lab4/Lab3.map.smsg.


