

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Sep 17 10:43:06 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 25.00 ns | 14.698 ns |   6.75 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1| 25.000 ns | 25.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                                                |                                                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                            Instance                                            |                                      Module                                     |   min   |   max   |    min   |    max   | min | max |   Type   |
        +------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_69  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ret2_dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75       |dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0        |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ret4_dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0_fu_111                    |dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0                      |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ret1_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_s_fu_131                  |relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_s                    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ret3_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_s_fu_167                  |relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_s                    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|        6|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|   1392|        0|   129044|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|     2339|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|   1392|     2339|   129086|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|     61|    ~0   |       32|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|     20|    ~0   |       10|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+-------+---+-------+-----+
    |                                            Instance                                            |                                      Module                                     | BRAM_18K| DSP48E| FF|  LUT  | URAM|
    +------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+-------+---+-------+-----+
    |call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_69  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0  |        0|   1026|  0|  94073|    0|
    |call_ret4_dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0_fu_111                    |dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0                      |        0|     40|  0|   2961|    0|
    |call_ret2_dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75       |dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0        |        0|    326|  0|  29562|    0|
    |call_ret1_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_s_fu_131                  |relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_s                    |        0|      0|  0|   1632|    0|
    |call_ret3_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_s_fu_167                  |relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_s                    |        0|      0|  0|    816|    0|
    +------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+-------+---+-------+-----+
    |Total                                                                                           |                                                                                 |        0|   1392|  0| 129044|    0|
    +------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+-------+---+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+------+-----------+
    |          Name          | LUT| Input Size| Bits | Total Bits|
    +------------------------+----+-----------+------+-----------+
    |inputs_V_ap_vld_in_sig  |   9|          2|     1|          2|
    |inputs_V_ap_vld_preg    |   9|          2|     1|          2|
    |inputs_V_blk_n          |   9|          2|     1|          2|
    |inputs_V_in_sig         |   9|          2|  1824|       3648|
    +------------------------+----+-----------+------+-----------+
    |Total                   |  36|          8|  1827|       3654|
    +------------------------+----+-----------+------+-----------+

    * Register: 
    +-------------------------+------+----+------+-----------+
    |           Name          |  FF  | LUT| Bits | Const Bits|
    +-------------------------+------+----+------+-----------+
    |ap_CS_fsm                |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1  |     1|   0|     1|          0|
    |inputs_V_ap_vld_preg     |     1|   0|     1|          0|
    |inputs_V_preg            |  1824|   0|  1824|          0|
    |layer5_out_0_V_reg_666   |    32|   0|    32|          0|
    |layer5_out_10_V_reg_716  |    32|   0|    32|          0|
    |layer5_out_11_V_reg_721  |    32|   0|    32|          0|
    |layer5_out_12_V_reg_726  |    32|   0|    32|          0|
    |layer5_out_13_V_reg_731  |    32|   0|    32|          0|
    |layer5_out_14_V_reg_736  |    32|   0|    32|          0|
    |layer5_out_15_V_reg_741  |    32|   0|    32|          0|
    |layer5_out_1_V_reg_671   |    32|   0|    32|          0|
    |layer5_out_2_V_reg_676   |    32|   0|    32|          0|
    |layer5_out_3_V_reg_681   |    32|   0|    32|          0|
    |layer5_out_4_V_reg_686   |    32|   0|    32|          0|
    |layer5_out_5_V_reg_691   |    32|   0|    32|          0|
    |layer5_out_6_V_reg_696   |    32|   0|    32|          0|
    |layer5_out_7_V_reg_701   |    32|   0|    32|          0|
    |layer5_out_8_V_reg_706   |    32|   0|    32|          0|
    |layer5_out_9_V_reg_711   |    32|   0|    32|          0|
    +-------------------------+------+----+------+-----------+
    |Total                    |  2339|   0|  2339|          0|
    +-------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+------+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits |  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+------+------------+----------------+--------------+
|ap_clk                 |  in |     1| ap_ctrl_hs |    myproject   | return value |
|ap_rst                 |  in |     1| ap_ctrl_hs |    myproject   | return value |
|ap_start               |  in |     1| ap_ctrl_hs |    myproject   | return value |
|ap_done                | out |     1| ap_ctrl_hs |    myproject   | return value |
|ap_idle                | out |     1| ap_ctrl_hs |    myproject   | return value |
|ap_ready               | out |     1| ap_ctrl_hs |    myproject   | return value |
|inputs_V_ap_vld        |  in |     1|   ap_vld   |    inputs_V    |    pointer   |
|inputs_V               |  in |  1824|   ap_vld   |    inputs_V    |    pointer   |
|layer8_out_0_V         | out |    32|   ap_vld   | layer8_out_0_V |    pointer   |
|layer8_out_0_V_ap_vld  | out |     1|   ap_vld   | layer8_out_0_V |    pointer   |
|layer8_out_1_V         | out |    32|   ap_vld   | layer8_out_1_V |    pointer   |
|layer8_out_1_V_ap_vld  | out |     1|   ap_vld   | layer8_out_1_V |    pointer   |
|layer8_out_2_V         | out |    32|   ap_vld   | layer8_out_2_V |    pointer   |
|layer8_out_2_V_ap_vld  | out |     1|   ap_vld   | layer8_out_2_V |    pointer   |
+-----------------------+-----+------+------------+----------------+--------------+

