srcnn_mux_64_6_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_sitofp_32s_32_4_no_dsp_1
srcnn_sitofp_32ns_32_4_no_dsp_1
srcnn_mux_17_5_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv1_tile_layer1_output_tile_RAM_AUTO_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_32_5_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv2_input_tile_RAM_AUTO_1R1W
srcnn_conv2_layer2_output_tile_RAM_AUTO_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_6ns_6ns_11_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv33_input_tile_RAM_1WNR_AUTO_1R1W
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_sitofp_32s_32_4_no_dsp_1
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_Loop_tile_height_loop_MAIN_proc8_layer3_output_tile_RAM_AUTO_1R1W
srcnn_fifo_w32_d512_A
srcnn_fifo_w32_d512_A
input_tiler
conv1_tile_Pipeline_OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2
generic_fmax_float_s
generic_fmin_float_s
p_hls_fptosi_float_i32
conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co
conv1_tile_Pipeline_STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4
conv1_tile
conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2
conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4
conv2_Pipeline_tile_height_loop
conv2_Pipeline_tile_height_loop9
conv2_Pipeline_tile_height_loop10
conv2_Pipeline_tile_height_loop11
conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6
conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8
conv2
conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3
conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4
conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6
conv33
reconstructor2
Loop_tile_height_loop_MAIN_proc8
srcnn
