{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512845778844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512845778850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 09 15:56:18 2017 " "Processing started: Sat Dec 09 15:56:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512845778850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512845778850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512845778850 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512845779996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dp-rtl2 " "Found design unit 1: dp-rtl2" {  } { { "dp.vhdl" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/dp.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781356 ""} { "Info" "ISGN_ENTITY_NAME" "1 dp " "Found entity 1: dp" {  } { { "dp.vhdl" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/dp.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845781356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-fsm " "Found design unit 1: ctrl-fsm" {  } { { "ctrl.vhdl" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/ctrl.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781371 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhdl" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/ctrl.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845781371 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"end\" cpu.vhdl(50) " "VHDL syntax error at cpu.vhdl(50) near text \"component\";  expecting \"end\"" {  } { { "cpu.vhdl" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/cpu.vhdl" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1512845781434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file cpu.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845781434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acc-bhv " "Found design unit 1: acc-bhv" {  } { { "acc.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/acc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781449 ""} { "Info" "ISGN_ENTITY_NAME" "1 acc " "Found entity 1: acc" {  } { { "acc.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/acc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845781449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf-bhv " "Found design unit 1: rf-bhv" {  } { { "rf.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/rf.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781465 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/rf.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845781465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-bhv " "Found design unit 1: alu-bhv" {  } { { "alu.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781481 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845781481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_4bits-hardware " "Found design unit 1: registrador_4bits-hardware" {  } { { "Registrador_4bits.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/Registrador_4bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781512 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador_4bits " "Found entity 1: Registrador_4bits" {  } { { "Registrador_4bits.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/Registrador_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845781512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_4bits-hardware " "Found design unit 1: somador_4bits-hardware" {  } { { "somador_4bits.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/somador_4bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781528 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_4bits " "Found entity 1: somador_4bits" {  } { { "somador_4bits.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/somador_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845781528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-hardware " "Found design unit 1: FA-hardware" {  } { { "FA.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/FA.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781543 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/FA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845781543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_lr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_lr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_LR-hardware " "Found design unit 1: register_LR-hardware" {  } { { "register_LR.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/register_LR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781559 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_LR " "Found entity 1: register_LR" {  } { { "register_LR.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/register_LR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845781559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flop_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop_D-hardware " "Found design unit 1: flip_flop_D-hardware" {  } { { "flip_flop_D.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/flip_flop_D.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781590 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D " "Found entity 1: flip_flop_D" {  } { { "flip_flop_D.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/flip_flop_D.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845781590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_to_outs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_to_outs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conv_to_Outs-hardware " "Found design unit 1: Conv_to_Outs-hardware" {  } { { "Conv_to_Outs.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/Conv_to_Outs.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781606 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conv_to_Outs " "Found entity 1: Conv_to_Outs" {  } { { "Conv_to_Outs.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/Conv_to_Outs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845781606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_op_to_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_op_to_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conv_Op_to_Display-hardware " "Found design unit 1: Conv_Op_to_Display-hardware" {  } { { "Conv_Op_to_Display.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/Conv_Op_to_Display.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781621 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conv_Op_to_Display " "Found entity 1: Conv_Op_to_Display" {  } { { "Conv_Op_to_Display.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/Conv_Op_to_Display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845781621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845781621 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512845781903 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 09 15:56:21 2017 " "Processing ended: Sat Dec 09 15:56:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512845781903 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512845781903 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512845781903 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512845781903 ""}
