--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main_controller.twx main_controller.ncd -o
main_controller.twr main_controller.pcf -ucf constraints.ucf

Design file:              main_controller.ncd
Physical constraint file: main_controller.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 126 paths analyzed, 89 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.753ns.
--------------------------------------------------------------------------------

Paths for end point cu/current_state_FSM_FFd79 (SLICE_X18Y81.F4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/current_state_FSM_FFd66 (FF)
  Destination:          cu/current_state_FSM_FFd79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.742ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.074 - 0.085)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cu/current_state_FSM_FFd66 to cu/current_state_FSM_FFd79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y82.XQ      Tcko                  0.591   cu/current_state_FSM_FFd66
                                                       cu/current_state_FSM_FFd66
    SLICE_X15Y84.G4      net (fanout=4)        0.729   cu/current_state_FSM_FFd66
    SLICE_X15Y84.Y       Tilo                  0.704   cu/N0
                                                       cu/current_state_FSM_FFd79-In19
    SLICE_X14Y84.F2      net (fanout=2)        0.093   cu/current_state_FSM_FFd79-In19
    SLICE_X14Y84.X       Tilo                  0.759   N75
                                                       cu/current_state_FSM_FFd79-In349_SW0_F_SW1
    SLICE_X17Y81.G2      net (fanout=1)        0.639   N75
    SLICE_X17Y81.X       Tif5x                 1.025   N34
                                                       cu/current_state_FSM_FFd79-In349_SW0_F
                                                       cu/current_state_FSM_FFd79-In349_SW0
    SLICE_X18Y81.F4      net (fanout=1)        0.310   N34
    SLICE_X18Y81.CLK     Tfck                  0.892   cu/current_state_FSM_FFd79
                                                       cu/current_state_FSM_FFd79-In359
                                                       cu/current_state_FSM_FFd79
    -------------------------------------------------  ---------------------------
    Total                                      5.742ns (3.971ns logic, 1.771ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/current_state_FSM_FFd59 (FF)
  Destination:          cu/current_state_FSM_FFd79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.659ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.074 - 0.088)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cu/current_state_FSM_FFd59 to cu/current_state_FSM_FFd79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y85.YQ      Tcko                  0.652   cu/current_state_FSM_FFd60
                                                       cu/current_state_FSM_FFd59
    SLICE_X15Y84.G1      net (fanout=4)        0.585   cu/current_state_FSM_FFd59
    SLICE_X15Y84.Y       Tilo                  0.704   cu/N0
                                                       cu/current_state_FSM_FFd79-In19
    SLICE_X14Y84.F2      net (fanout=2)        0.093   cu/current_state_FSM_FFd79-In19
    SLICE_X14Y84.X       Tilo                  0.759   N75
                                                       cu/current_state_FSM_FFd79-In349_SW0_F_SW1
    SLICE_X17Y81.G2      net (fanout=1)        0.639   N75
    SLICE_X17Y81.X       Tif5x                 1.025   N34
                                                       cu/current_state_FSM_FFd79-In349_SW0_F
                                                       cu/current_state_FSM_FFd79-In349_SW0
    SLICE_X18Y81.F4      net (fanout=1)        0.310   N34
    SLICE_X18Y81.CLK     Tfck                  0.892   cu/current_state_FSM_FFd79
                                                       cu/current_state_FSM_FFd79-In359
                                                       cu/current_state_FSM_FFd79
    -------------------------------------------------  ---------------------------
    Total                                      5.659ns (4.032ns logic, 1.627ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/current_state_FSM_FFd63 (FF)
  Destination:          cu/current_state_FSM_FFd79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.591ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.074 - 0.088)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cu/current_state_FSM_FFd63 to cu/current_state_FSM_FFd79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y85.YQ      Tcko                  0.587   cu/current_state_FSM_FFd64
                                                       cu/current_state_FSM_FFd63
    SLICE_X14Y84.G1      net (fanout=4)        0.576   cu/current_state_FSM_FFd63
    SLICE_X14Y84.Y       Tilo                  0.759   N75
                                                       cu/current_state_FSM_FFd79-In14
    SLICE_X14Y84.F4      net (fanout=2)        0.044   cu/current_state_FSM_FFd79-In14
    SLICE_X14Y84.X       Tilo                  0.759   N75
                                                       cu/current_state_FSM_FFd79-In349_SW0_F_SW1
    SLICE_X17Y81.G2      net (fanout=1)        0.639   N75
    SLICE_X17Y81.X       Tif5x                 1.025   N34
                                                       cu/current_state_FSM_FFd79-In349_SW0_F
                                                       cu/current_state_FSM_FFd79-In349_SW0
    SLICE_X18Y81.F4      net (fanout=1)        0.310   N34
    SLICE_X18Y81.CLK     Tfck                  0.892   cu/current_state_FSM_FFd79
                                                       cu/current_state_FSM_FFd79-In359
                                                       cu/current_state_FSM_FFd79
    -------------------------------------------------  ---------------------------
    Total                                      5.591ns (4.022ns logic, 1.569ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Paths for end point cu/current_state_FSM_FFd79 (SLICE_X18Y81.F1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/current_state_FSM_FFd55 (FF)
  Destination:          cu/current_state_FSM_FFd79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.558ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.074 - 0.079)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cu/current_state_FSM_FFd55 to cu/current_state_FSM_FFd79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y83.XQ      Tcko                  0.592   cu/current_state_FSM_FFd55
                                                       cu/current_state_FSM_FFd55
    SLICE_X16Y81.F1      net (fanout=2)        1.046   cu/current_state_FSM_FFd55
    SLICE_X16Y81.X       Tilo                  0.759   cu/current_state_FSM_FFd79-In29
                                                       cu/current_state_FSM_FFd79-In29
    SLICE_X19Y81.G2      net (fanout=1)        0.399   cu/current_state_FSM_FFd79-In29
    SLICE_X19Y81.Y       Tilo                  0.704   cu/current_state_FSM_FFd79-In48
                                                       cu/current_state_FSM_FFd79-In31
    SLICE_X19Y81.F4      net (fanout=1)        0.023   cu/current_state_FSM_FFd79-In31/O
    SLICE_X19Y81.X       Tilo                  0.704   cu/current_state_FSM_FFd79-In48
                                                       cu/current_state_FSM_FFd79-In48
    SLICE_X18Y81.F1      net (fanout=1)        0.439   cu/current_state_FSM_FFd79-In48
    SLICE_X18Y81.CLK     Tfck                  0.892   cu/current_state_FSM_FFd79
                                                       cu/current_state_FSM_FFd79-In359
                                                       cu/current_state_FSM_FFd79
    -------------------------------------------------  ---------------------------
    Total                                      5.558ns (3.651ns logic, 1.907ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/current_state_FSM_FFd11 (FF)
  Destination:          cu/current_state_FSM_FFd79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.502ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.012 - 0.030)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cu/current_state_FSM_FFd11 to cu/current_state_FSM_FFd79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y85.YQ      Tcko                  0.587   cu/current_state_FSM_FFd12
                                                       cu/current_state_FSM_FFd11
    SLICE_X16Y81.F4      net (fanout=4)        0.995   cu/current_state_FSM_FFd11
    SLICE_X16Y81.X       Tilo                  0.759   cu/current_state_FSM_FFd79-In29
                                                       cu/current_state_FSM_FFd79-In29
    SLICE_X19Y81.G2      net (fanout=1)        0.399   cu/current_state_FSM_FFd79-In29
    SLICE_X19Y81.Y       Tilo                  0.704   cu/current_state_FSM_FFd79-In48
                                                       cu/current_state_FSM_FFd79-In31
    SLICE_X19Y81.F4      net (fanout=1)        0.023   cu/current_state_FSM_FFd79-In31/O
    SLICE_X19Y81.X       Tilo                  0.704   cu/current_state_FSM_FFd79-In48
                                                       cu/current_state_FSM_FFd79-In48
    SLICE_X18Y81.F1      net (fanout=1)        0.439   cu/current_state_FSM_FFd79-In48
    SLICE_X18Y81.CLK     Tfck                  0.892   cu/current_state_FSM_FFd79
                                                       cu/current_state_FSM_FFd79-In359
                                                       cu/current_state_FSM_FFd79
    -------------------------------------------------  ---------------------------
    Total                                      5.502ns (3.646ns logic, 1.856ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/current_state_FSM_FFd57 (FF)
  Destination:          cu/current_state_FSM_FFd79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.941ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.074 - 0.085)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cu/current_state_FSM_FFd57 to cu/current_state_FSM_FFd79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y82.YQ      Tcko                  0.587   cu/current_state_FSM_FFd66
                                                       cu/current_state_FSM_FFd57
    SLICE_X16Y81.F3      net (fanout=2)        0.434   cu/current_state_FSM_FFd57
    SLICE_X16Y81.X       Tilo                  0.759   cu/current_state_FSM_FFd79-In29
                                                       cu/current_state_FSM_FFd79-In29
    SLICE_X19Y81.G2      net (fanout=1)        0.399   cu/current_state_FSM_FFd79-In29
    SLICE_X19Y81.Y       Tilo                  0.704   cu/current_state_FSM_FFd79-In48
                                                       cu/current_state_FSM_FFd79-In31
    SLICE_X19Y81.F4      net (fanout=1)        0.023   cu/current_state_FSM_FFd79-In31/O
    SLICE_X19Y81.X       Tilo                  0.704   cu/current_state_FSM_FFd79-In48
                                                       cu/current_state_FSM_FFd79-In48
    SLICE_X18Y81.F1      net (fanout=1)        0.439   cu/current_state_FSM_FFd79-In48
    SLICE_X18Y81.CLK     Tfck                  0.892   cu/current_state_FSM_FFd79
                                                       cu/current_state_FSM_FFd79-In359
                                                       cu/current_state_FSM_FFd79
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (3.646ns logic, 1.295ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Paths for end point cu/current_state_FSM_FFd79 (SLICE_X18Y81.F2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/current_state_FSM_FFd49 (FF)
  Destination:          cu/current_state_FSM_FFd79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.096ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cu/current_state_FSM_FFd49 to cu/current_state_FSM_FFd79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y80.YQ      Tcko                  0.587   cu/current_state_FSM_FFd50
                                                       cu/current_state_FSM_FFd49
    SLICE_X21Y81.G1      net (fanout=5)        0.787   cu/current_state_FSM_FFd49
    SLICE_X21Y81.Y       Tilo                  0.704   cu/current_state_FSM_FFd79-In328
                                                       cu/current_state_FSM_FFd79-In323
    SLICE_X21Y81.F4      net (fanout=1)        0.023   cu/current_state_FSM_FFd79-In323/O
    SLICE_X21Y81.X       Tilo                  0.704   cu/current_state_FSM_FFd79-In328
                                                       cu/current_state_FSM_FFd79-In328
    SLICE_X18Y81.F2      net (fanout=1)        0.399   cu/current_state_FSM_FFd79-In328
    SLICE_X18Y81.CLK     Tfck                  0.892   cu/current_state_FSM_FFd79
                                                       cu/current_state_FSM_FFd79-In359
                                                       cu/current_state_FSM_FFd79
    -------------------------------------------------  ---------------------------
    Total                                      4.096ns (2.887ns logic, 1.209ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/current_state_FSM_FFd14 (FF)
  Destination:          cu/current_state_FSM_FFd79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.997ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.012 - 0.024)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cu/current_state_FSM_FFd14 to cu/current_state_FSM_FFd79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y85.YQ      Tcko                  0.587   cu/current_state_FSM_FFd13
                                                       cu/current_state_FSM_FFd14
    SLICE_X21Y81.G3      net (fanout=3)        0.688   cu/current_state_FSM_FFd14
    SLICE_X21Y81.Y       Tilo                  0.704   cu/current_state_FSM_FFd79-In328
                                                       cu/current_state_FSM_FFd79-In323
    SLICE_X21Y81.F4      net (fanout=1)        0.023   cu/current_state_FSM_FFd79-In323/O
    SLICE_X21Y81.X       Tilo                  0.704   cu/current_state_FSM_FFd79-In328
                                                       cu/current_state_FSM_FFd79-In328
    SLICE_X18Y81.F2      net (fanout=1)        0.399   cu/current_state_FSM_FFd79-In328
    SLICE_X18Y81.CLK     Tfck                  0.892   cu/current_state_FSM_FFd79
                                                       cu/current_state_FSM_FFd79-In359
                                                       cu/current_state_FSM_FFd79
    -------------------------------------------------  ---------------------------
    Total                                      3.997ns (2.887ns logic, 1.110ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cu/current_state_FSM_FFd65 (FF)
  Destination:          cu/current_state_FSM_FFd79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.887ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.074 - 0.095)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cu/current_state_FSM_FFd65 to cu/current_state_FSM_FFd79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y85.XQ      Tcko                  0.592   cu/current_state_FSM_FFd65
                                                       cu/current_state_FSM_FFd65
    SLICE_X21Y81.F3      net (fanout=5)        1.300   cu/current_state_FSM_FFd65
    SLICE_X21Y81.X       Tilo                  0.704   cu/current_state_FSM_FFd79-In328
                                                       cu/current_state_FSM_FFd79-In328
    SLICE_X18Y81.F2      net (fanout=1)        0.399   cu/current_state_FSM_FFd79-In328
    SLICE_X18Y81.CLK     Tfck                  0.892   cu/current_state_FSM_FFd79
                                                       cu/current_state_FSM_FFd79-In359
                                                       cu/current_state_FSM_FFd79
    -------------------------------------------------  ---------------------------
    Total                                      3.887ns (2.188ns logic, 1.699ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cu/current_state_FSM_FFd26 (SLICE_X17Y87.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.948ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cu/current_state_FSM_FFd28 (FF)
  Destination:          cu/current_state_FSM_FFd26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.950ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cu/current_state_FSM_FFd28 to cu/current_state_FSM_FFd26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.XQ      Tcko                  0.473   cu/current_state_FSM_FFd28
                                                       cu/current_state_FSM_FFd28
    SLICE_X17Y87.BX      net (fanout=2)        0.384   cu/current_state_FSM_FFd28
    SLICE_X17Y87.CLK     Tckdi       (-Th)    -0.093   cu/current_state_FSM_FFd26
                                                       cu/current_state_FSM_FFd26
    -------------------------------------------------  ---------------------------
    Total                                      0.950ns (0.566ns logic, 0.384ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point cu/current_state_FSM_FFd36 (SLICE_X19Y85.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.988ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cu/current_state_FSM_FFd37 (FF)
  Destination:          cu/current_state_FSM_FFd36 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.981ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.019 - 0.026)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cu/current_state_FSM_FFd37 to cu/current_state_FSM_FFd36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y87.YQ      Tcko                  0.470   cu/current_state_FSM_FFd38
                                                       cu/current_state_FSM_FFd37
    SLICE_X19Y85.BX      net (fanout=2)        0.418   cu/current_state_FSM_FFd37
    SLICE_X19Y85.CLK     Tckdi       (-Th)    -0.093   cu/current_state_FSM_FFd36
                                                       cu/current_state_FSM_FFd36
    -------------------------------------------------  ---------------------------
    Total                                      0.981ns (0.563ns logic, 0.418ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point cu/current_state_FSM_FFd8 (SLICE_X16Y87.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.990ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cu/current_state_FSM_FFd10 (FF)
  Destination:          cu/current_state_FSM_FFd8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.990ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cu/current_state_FSM_FFd10 to cu/current_state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y86.XQ      Tcko                  0.473   cu/current_state_FSM_FFd10
                                                       cu/current_state_FSM_FFd10
    SLICE_X16Y87.BX      net (fanout=2)        0.383   cu/current_state_FSM_FFd10
    SLICE_X16Y87.CLK     Tckdi       (-Th)    -0.134   cu/current_state_FSM_FFd8
                                                       cu/current_state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      0.990ns (0.607ns logic, 0.383ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: cu/current_state_FSM_FFd24/CLK
  Logical resource: cu/current_state_FSM_FFd24/CK
  Location pin: SLICE_X18Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: cu/current_state_FSM_FFd24/CLK
  Logical resource: cu/current_state_FSM_FFd24/CK
  Location pin: SLICE_X18Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: cu/current_state_FSM_FFd24/CLK
  Logical resource: cu/current_state_FSM_FFd24/CK
  Location pin: SLICE_X18Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.753|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 126 paths, 0 nets, and 185 connections

Design statistics:
   Minimum period:   5.753ns{1}   (Maximum frequency: 173.822MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 22 20:59:40 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 229 MB



