{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755314982068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755314982068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 15 23:29:41 2025 " "Processing started: Fri Aug 15 23:29:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755314982068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314982068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Onboard_Display -c UART_Onboard_Display " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Onboard_Display -c UART_Onboard_Display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314982068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755314983116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755314983116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tylerhong/development/github_project/fpga/uart_onboard_display/rtl/top_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /tylerhong/development/github_project/fpga/uart_onboard_display/rtl/top_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_file " "Found entity 1: top_file" {  } { { "../RTL/top_file.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755314989860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314989860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "horizontal_sync HORIZONTAL_SYNC tft_control.v(8) " "Verilog HDL Declaration information at tft_control.v(8): object \"horizontal_sync\" differs only in case from object \"HORIZONTAL_SYNC\" in the same scope" {  } { { "../RTL/tft_control.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/tft_control.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755314989860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vertical_sync VERTICAL_SYNC tft_control.v(9) " "Verilog HDL Declaration information at tft_control.v(9): object \"vertical_sync\" differs only in case from object \"VERTICAL_SYNC\" in the same scope" {  } { { "../RTL/tft_control.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/tft_control.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755314989860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tylerhong/development/github_project/fpga/uart_onboard_display/rtl/tft_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /tylerhong/development/github_project/fpga/uart_onboard_display/rtl/tft_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 tft_control " "Found entity 1: tft_control" {  } { { "../RTL/tft_control.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/tft_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755314989860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314989860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tylerhong/development/github_project/fpga/uart_onboard_display/rtl/glyph_renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file /tylerhong/development/github_project/fpga/uart_onboard_display/rtl/glyph_renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Glyph_Renderer " "Found entity 1: Glyph_Renderer" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755314989876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314989876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tylerhong/development/github_project/fpga/uart_onboard_display/rtl/name_manipulation.v 1 1 " "Found 1 design units, including 1 entities, in source file /tylerhong/development/github_project/fpga/uart_onboard_display/rtl/name_manipulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Name_Manipulation " "Found entity 1: Name_Manipulation" {  } { { "../RTL/Name_Manipulation.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Name_Manipulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755314989891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314989891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tylerhong/development/github_project/fpga/uart_onboard_display/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /tylerhong/development/github_project/fpga/uart_onboard_display/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../RTL/UART_RX.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/UART_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755314989891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314989891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_cores/pll/pll_clock_gen_9mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_cores/pll/pll_clock_gen_9mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clock_gen_9MHz " "Found entity 1: pll_clock_gen_9MHz" {  } { { "IP_Cores/PLL/pll_clock_gen_9MHz.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/PLL/pll_clock_gen_9MHz.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755314989907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314989907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_cores/rom_1-port/rom_all_characters_880x8.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_cores/rom_1-port/rom_all_characters_880x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_All_Characters_880x8 " "Found entity 1: ROM_All_Characters_880x8" {  } { { "IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755314989923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314989923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_cores/pll_new/pll_clock_gen_9mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_cores/pll_new/pll_clock_gen_9mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clock_gen_9mhz " "Found entity 1: pll_clock_gen_9mhz" {  } { { "IP_Cores/PLL_New/pll_clock_gen_9mhz.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/PLL_New/pll_clock_gen_9mhz.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755314989938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314989938 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(15) " "Verilog HDL Parameter Declaration warning at UART_RX.v(15): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/UART_RX.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/UART_RX.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1755314989938 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Glyph_Renderer Glyph_Renderer.v(23) " "Verilog HDL Parameter Declaration warning at Glyph_Renderer.v(23): Parameter Declaration in module \"Glyph_Renderer\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1755314989938 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Glyph_Renderer Glyph_Renderer.v(24) " "Verilog HDL Parameter Declaration warning at Glyph_Renderer.v(24): Parameter Declaration in module \"Glyph_Renderer\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1755314989938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_file " "Elaborating entity \"top_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755314990176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:uart_rx_inst " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:uart_rx_inst\"" {  } { { "../RTL/top_file.v" "uart_rx_inst" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755314990192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Name_Manipulation Name_Manipulation:name_manipulation_inst " "Elaborating entity \"Name_Manipulation\" for hierarchy \"Name_Manipulation:name_manipulation_inst\"" {  } { { "../RTL/top_file.v" "name_manipulation_inst" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755314990192 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Name_Manipulation.v(37) " "Verilog HDL assignment warning at Name_Manipulation.v(37): truncated value with size 32 to match size of target (6)" {  } { { "../RTL/Name_Manipulation.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Name_Manipulation.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755314990192 "|Name_Manipulation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Name_Manipulation.v(62) " "Verilog HDL assignment warning at Name_Manipulation.v(62): truncated value with size 32 to match size of target (2)" {  } { { "../RTL/Name_Manipulation.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Name_Manipulation.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755314990192 "|Name_Manipulation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Name_Manipulation.v(65) " "Verilog HDL assignment warning at Name_Manipulation.v(65): truncated value with size 32 to match size of target (2)" {  } { { "../RTL/Name_Manipulation.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Name_Manipulation.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755314990192 "|Name_Manipulation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Name_Manipulation.v(70) " "Verilog HDL assignment warning at Name_Manipulation.v(70): truncated value with size 32 to match size of target (2)" {  } { { "../RTL/Name_Manipulation.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Name_Manipulation.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755314990192 "|Name_Manipulation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Name_Manipulation.v(74) " "Verilog HDL assignment warning at Name_Manipulation.v(74): truncated value with size 32 to match size of target (2)" {  } { { "../RTL/Name_Manipulation.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Name_Manipulation.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755314990192 "|Name_Manipulation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clock_gen_9mhz pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst " "Elaborating entity \"pll_clock_gen_9mhz\" for hierarchy \"pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\"" {  } { { "../RTL/top_file.v" "pll_clock_gen_9mhz_inst" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755314990208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component\"" {  } { { "IP_Cores/PLL_New/pll_clock_gen_9mhz.v" "altpll_component" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/PLL_New/pll_clock_gen_9mhz.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755314990304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component\"" {  } { { "IP_Cores/PLL_New/pll_clock_gen_9mhz.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/PLL_New/pll_clock_gen_9mhz.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755314990304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clock_gen_9mhz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clock_gen_9mhz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990304 ""}  } { { "IP_Cores/PLL_New/pll_clock_gen_9mhz.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/PLL_New/pll_clock_gen_9mhz.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755314990304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clock_gen_9mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clock_gen_9mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clock_gen_9mhz_altpll " "Found entity 1: pll_clock_gen_9mhz_altpll" {  } { { "db/pll_clock_gen_9mhz_altpll.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/pll_clock_gen_9mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755314990368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314990368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clock_gen_9mhz_altpll pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component\|pll_clock_gen_9mhz_altpll:auto_generated " "Elaborating entity \"pll_clock_gen_9mhz_altpll\" for hierarchy \"pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component\|pll_clock_gen_9mhz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755314990368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Glyph_Renderer Glyph_Renderer:glyph_renderer_inst " "Elaborating entity \"Glyph_Renderer\" for hierarchy \"Glyph_Renderer:glyph_renderer_inst\"" {  } { { "../RTL/top_file.v" "glyph_renderer_inst" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755314990400 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "valid Glyph_Renderer.v(32) " "Verilog HDL warning at Glyph_Renderer.v(32): object valid used but never assigned" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1755314990400 "|top_file|Glyph_Renderer:glyph_renderer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Glyph_Renderer.v(34) " "Verilog HDL assignment warning at Glyph_Renderer.v(34): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755314990400 "|top_file|Glyph_Renderer:glyph_renderer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Glyph_Renderer.v(35) " "Verilog HDL assignment warning at Glyph_Renderer.v(35): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755314990400 "|top_file|Glyph_Renderer:glyph_renderer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Glyph_Renderer.v(94) " "Verilog HDL assignment warning at Glyph_Renderer.v(94): truncated value with size 10 to match size of target (4)" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755314990400 "|top_file|Glyph_Renderer:glyph_renderer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Glyph_Renderer.v(96) " "Verilog HDL assignment warning at Glyph_Renderer.v(96): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755314990400 "|top_file|Glyph_Renderer:glyph_renderer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 Glyph_Renderer.v(82) " "Verilog HDL assignment warning at Glyph_Renderer.v(82): truncated value with size 8 to match size of target (6)" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755314990400 "|top_file|Glyph_Renderer:glyph_renderer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 Glyph_Renderer.v(85) " "Verilog HDL assignment warning at Glyph_Renderer.v(85): truncated value with size 8 to match size of target (6)" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755314990400 "|top_file|Glyph_Renderer:glyph_renderer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Glyph_Renderer.v(102) " "Verilog HDL assignment warning at Glyph_Renderer.v(102): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755314990400 "|top_file|Glyph_Renderer:glyph_renderer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Glyph_Renderer.v(104) " "Verilog HDL assignment warning at Glyph_Renderer.v(104): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755314990400 "|top_file|Glyph_Renderer:glyph_renderer_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "valid 0 Glyph_Renderer.v(32) " "Net \"valid\" at Glyph_Renderer.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755314990400 "|top_file|Glyph_Renderer:glyph_renderer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_All_Characters_880x8 Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst " "Elaborating entity \"ROM_All_Characters_880x8\" for hierarchy \"Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst\"" {  } { { "../RTL/Glyph_Renderer.v" "ROM_All_Characters_880x8_inst" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755314990415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst\|altsyncram:altsyncram_component\"" {  } { { "IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v" "altsyncram_component" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755314990545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst\|altsyncram:altsyncram_component\"" {  } { { "IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755314990545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ROM_File/font8x16_rom.mif " "Parameter \"init_file\" = \"./ROM_File/font8x16_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 880 " "Parameter \"numwords_a\" = \"880\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314990545 ""}  } { { "IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755314990545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0oa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0oa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0oa1 " "Found entity 1: altsyncram_0oa1" {  } { { "db/altsyncram_0oa1.tdf" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/altsyncram_0oa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755314990620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314990620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0oa1 Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst\|altsyncram:altsyncram_component\|altsyncram_0oa1:auto_generated " "Elaborating entity \"altsyncram_0oa1\" for hierarchy \"Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst\|altsyncram:altsyncram_component\|altsyncram_0oa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755314990636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_control tft_control:tft_control_inst " "Elaborating entity \"tft_control\" for hierarchy \"tft_control:tft_control_inst\"" {  } { { "../RTL/top_file.v" "tft_control_inst" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755314990668 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Glyph_Renderer:glyph_renderer_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Glyph_Renderer:glyph_renderer_inst\|Mod0\"" {  } { { "../RTL/Glyph_Renderer.v" "Mod0" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1755314990897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Glyph_Renderer:glyph_renderer_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Glyph_Renderer:glyph_renderer_inst\|Div1\"" {  } { { "../RTL/Glyph_Renderer.v" "Div1" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1755314990897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Glyph_Renderer:glyph_renderer_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Glyph_Renderer:glyph_renderer_inst\|Div0\"" {  } { { "../RTL/Glyph_Renderer.v" "Div0" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1755314990897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Glyph_Renderer:glyph_renderer_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Glyph_Renderer:glyph_renderer_inst\|Mod1\"" {  } { { "../RTL/Glyph_Renderer.v" "Mod1" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1755314990897 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Glyph_Renderer:glyph_renderer_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Glyph_Renderer:glyph_renderer_inst\|Div2\"" {  } { { "../RTL/Glyph_Renderer.v" "Div2" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1755314990897 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1755314990897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod0\"" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755314991015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314991015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314991015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314991015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314991015 ""}  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755314991015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ccm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ccm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ccm " "Found entity 1: lpm_divide_ccm" {  } { { "db/lpm_divide_ccm.tdf" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/lpm_divide_ccm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755314991078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314991078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755314991124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314991124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m9f " "Found entity 1: alt_u_div_m9f" {  } { { "db/alt_u_div_m9f.tdf" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_m9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755314991172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314991172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755314991239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314991239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755314991315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314991315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div1\"" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755314991340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div1 " "Instantiated megafunction \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314991340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314991340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314991340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314991340 ""}  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755314991340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rim " "Found entity 1: lpm_divide_rim" {  } { { "db/lpm_divide_rim.tdf" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/lpm_divide_rim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755314991394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314991394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jlh " "Found entity 1: sign_div_unsign_jlh" {  } { { "db/sign_div_unsign_jlh.tdf" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/sign_div_unsign_jlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755314991441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314991441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q6f " "Found entity 1: alt_u_div_q6f" {  } { { "db/alt_u_div_q6f.tdf" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_q6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755314991505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314991505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div0\"" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755314991552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div0 " "Instantiated megafunction \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314991552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314991552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314991552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314991552 ""}  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755314991552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9km.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9km.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9km " "Found entity 1: lpm_divide_9km" {  } { { "db/lpm_divide_9km.tdf" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/lpm_divide_9km.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755314991616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314991616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod1\"" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755314991676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314991676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314991676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314991676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314991676 ""}  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755314991676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div2\"" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755314991733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div2 " "Instantiated megafunction \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314991733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314991733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314991733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755314991733 ""}  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755314991733 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/UART_RX.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/UART_RX.v" 20 -1 0 } } { "../RTL/UART_RX.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/UART_RX.v" 19 -1 0 } } { "../RTL/UART_RX.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/UART_RX.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1755314992077 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1755314992077 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755314992455 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst\|altsyncram:altsyncram_component\|altsyncram_0oa1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst\|altsyncram:altsyncram_component\|altsyncram_0oa1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0oa1.tdf" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/altsyncram_0oa1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v" 81 0 0 } } { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 57 0 0 } } { "../RTL/top_file.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v" 93 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755314992879 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_4_result_int\[3\]~4 " "Logic cell \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_4_result_int\[3\]~4\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_4_result_int\[3\]~4" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_m9f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755314992879 ""} { "Info" "ISCL_SCL_CELL_NAME" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_4_result_int\[2\]~6 " "Logic cell \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_4_result_int\[2\]~6\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_4_result_int\[2\]~6" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_m9f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755314992879 ""} { "Info" "ISCL_SCL_CELL_NAME" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_4_result_int\[1\]~8 " "Logic cell \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_4_result_int\[1\]~8\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_4_result_int\[1\]~8" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_m9f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755314992879 ""} { "Info" "ISCL_SCL_CELL_NAME" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div0\|lpm_divide_9km:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_3_result_int\[2\]~4 " "Logic cell \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div0\|lpm_divide_9km:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_3_result_int\[2\]~4\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_3_result_int\[2\]~4" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_m9f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755314992879 ""} { "Info" "ISCL_SCL_CELL_NAME" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div0\|lpm_divide_9km:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_3_result_int\[1\]~6 " "Logic cell \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div0\|lpm_divide_9km:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_3_result_int\[1\]~6\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_3_result_int\[1\]~6" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_m9f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755314992879 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1755314992879 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/output_files/UART_Onboard_Display.map.smsg " "Generated suppressed messages file D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/output_files/UART_Onboard_Display.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314992927 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755314993105 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755314993105 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "676 " "Implemented 676 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755314993213 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755314993213 ""} { "Info" "ICUT_CUT_TM_LCELLS" "643 " "Implemented 643 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755314993213 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1755314993213 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1755314993213 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755314993213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755314993229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 23:29:53 2025 " "Processing ended: Fri Aug 15 23:29:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755314993229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755314993229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755314993229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755314993229 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1755314994668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755314994677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 15 23:29:54 2025 " "Processing started: Fri Aug 15 23:29:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755314994677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1755314994677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UART_Onboard_Display -c UART_Onboard_Display " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UART_Onboard_Display -c UART_Onboard_Display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1755314994677 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1755314994954 ""}
{ "Info" "0" "" "Project  = UART_Onboard_Display" {  } {  } 0 0 "Project  = UART_Onboard_Display" 0 0 "Fitter" 0 0 1755314994954 ""}
{ "Info" "0" "" "Revision = UART_Onboard_Display" {  } {  } 0 0 "Revision = UART_Onboard_Display" 0 0 "Fitter" 0 0 1755314994954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1755314995051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1755314995051 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UART_Onboard_Display EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"UART_Onboard_Display\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1755314995066 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1755314995129 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1755314995129 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component\|pll_clock_gen_9mhz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component\|pll_clock_gen_9mhz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component\|pll_clock_gen_9mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 9 50 0 0 " "Implementing clock multiplication of 9, clock division of 50, and phase shift of 0 degrees (0 ps) for pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component\|pll_clock_gen_9mhz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_clock_gen_9mhz_altpll.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/pll_clock_gen_9mhz_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1755314995162 ""}  } { { "db/pll_clock_gen_9mhz_altpll.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/pll_clock_gen_9mhz_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1755314995162 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1755314995214 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755314995855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755314995855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755314995855 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1755314995855 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/applications/quartus_prime_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus_prime_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/" { { 0 { 0 ""} 0 1655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755314995855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/applications/quartus_prime_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus_prime_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/" { { 0 { 0 ""} 0 1657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755314995855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/applications/quartus_prime_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus_prime_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/" { { 0 { 0 ""} 0 1659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755314995855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/applications/quartus_prime_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus_prime_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/" { { 0 { 0 ""} 0 1661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755314995855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/applications/quartus_prime_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus_prime_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/" { { 0 { 0 ""} 0 1663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755314995855 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1755314995855 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1755314995855 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1755314995855 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_Onboard_Display.sdc " "Synopsys Design Constraints File file not found: 'UART_Onboard_Display.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1755314996186 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1755314996186 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1755314996186 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1755314996186 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1755314996202 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1755314996202 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1755314996202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component\|pll_clock_gen_9mhz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component\|pll_clock_gen_9mhz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755314996229 ""}  } { { "db/pll_clock_gen_9mhz_altpll.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/pll_clock_gen_9mhz_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755314996229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_clock~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node system_clock~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755314996229 ""}  } { { "../RTL/top_file.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/" { { 0 { 0 ""} 0 1645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755314996229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_reset_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node system_reset_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755314996229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "temporary_test_loc" "" { Generic "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755314996229 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1755314996229 ""}  } { { "../RTL/top_file.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/" { { 0 { 0 ""} 0 1644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755314996229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755314996229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tft_background_light~output " "Destination node tft_background_light~output" {  } { { "../RTL/top_file.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/" { { 0 { 0 ""} 0 1643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755314996229 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1755314996229 ""}  } { { "temporary_test_loc" "" { Generic "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755314996229 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1755314996359 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1755314996359 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1755314996359 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1755314996359 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1755314996359 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1755314996359 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1755314996359 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1755314996359 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1755314996375 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1755314996375 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1755314996375 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component\|pll_clock_gen_9mhz_altpll:auto_generated\|pll1 clk\[0\] tft_clock~output " "PLL \"pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component\|pll_clock_gen_9mhz_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"tft_clock~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_clock_gen_9mhz_altpll.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/pll_clock_gen_9mhz_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "IP_Cores/PLL_New/pll_clock_gen_9mhz.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/PLL_New/pll_clock_gen_9mhz.v" 103 0 0 } } { "../RTL/top_file.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v" 76 0 0 } } { "../RTL/top_file.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v" 9 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1755314996391 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755314996407 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1755314996407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1755314996675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755314996770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1755314996770 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1755314997623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755314997623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1755314997781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1755314998082 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1755314998082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1755314998353 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1755314998353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755314998353 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1755314998431 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1755314998431 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1755314998542 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1755314998542 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1755314998700 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755314999047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/output_files/UART_Onboard_Display.fit.smsg " "Generated suppressed messages file D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/output_files/UART_Onboard_Display.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1755314999295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6524 " "Peak virtual memory: 6524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755314999596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 23:29:59 2025 " "Processing ended: Fri Aug 15 23:29:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755314999596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755314999596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755314999596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1755314999596 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1755315000660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755315000664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 15 23:30:00 2025 " "Processing started: Fri Aug 15 23:30:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755315000664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1755315000664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UART_Onboard_Display -c UART_Onboard_Display " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UART_Onboard_Display -c UART_Onboard_Display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1755315000664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1755315001105 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1755315001299 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1755315001313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755315001497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 23:30:01 2025 " "Processing ended: Fri Aug 15 23:30:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755315001497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755315001497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755315001497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1755315001497 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1755315002080 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1755315002915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755315002915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 15 23:30:02 2025 " "Processing started: Fri Aug 15 23:30:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755315002915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1755315002915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART_Onboard_Display -c UART_Onboard_Display " "Command: quartus_sta UART_Onboard_Display -c UART_Onboard_Display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1755315002915 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1755315003195 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1755315003954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1755315003954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755315004024 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755315004024 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_Onboard_Display.sdc " "Synopsys Design Constraints File file not found: 'UART_Onboard_Display.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1755315004154 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1755315004154 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name system_clock system_clock " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name system_clock system_clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1755315004154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name \{pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name \{pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1755315004154 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755315004154 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1755315004154 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1755315004162 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1755315004162 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755315004162 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1755315004164 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1755315004169 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1755315004183 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1755315004183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -37.427 " "Worst-case setup slack is -37.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.427            -167.857 pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -37.427            -167.857 pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.789               0.000 system_clock  " "   13.789               0.000 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755315004183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.453               0.000 pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 system_clock  " "    0.453               0.000 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755315004183 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755315004183 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755315004183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.762 " "Worst-case minimum pulse width slack is 9.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.762               0.000 system_clock  " "    9.762               0.000 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.253               0.000 pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.253               0.000 pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755315004183 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755315004264 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755315004264 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755315004264 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755315004264 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.755 ns " "Worst Case Available Settling Time: 36.755 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755315004264 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755315004264 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755315004264 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1755315004264 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1755315004282 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1755315004468 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755315004524 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1755315004530 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1755315004530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -33.883 " "Worst-case setup slack is -33.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.883            -151.963 pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -33.883            -151.963 pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.123               0.000 system_clock  " "   14.123               0.000 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755315004530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 system_clock  " "    0.402               0.000 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755315004540 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755315004542 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755315004542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.728 " "Worst-case minimum pulse width slack is 9.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.728               0.000 system_clock  " "    9.728               0.000 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.227               0.000 pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.227               0.000 pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755315004546 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755315004620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755315004620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755315004620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755315004620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.988 ns " "Worst Case Available Settling Time: 36.988 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755315004620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755315004620 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755315004620 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1755315004622 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755315004695 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1755315004695 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1755315004695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.800 " "Worst-case setup slack is -14.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.800             -65.822 pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -14.800             -65.822 pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.366               0.000 system_clock  " "   17.366               0.000 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755315004695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 system_clock  " "    0.187               0.000 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755315004703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755315004703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755315004703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.411 " "Worst-case minimum pulse width slack is 9.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.411               0.000 system_clock  " "    9.411               0.000 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.291               0.000 pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.291               0.000 pll_clock_gen_9mhz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755315004703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755315004703 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755315004782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755315004782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755315004782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755315004782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.519 ns " "Worst Case Available Settling Time: 38.519 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755315004782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755315004782 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755315004782 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1755315005012 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1755315005012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755315005057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 23:30:05 2025 " "Processing ended: Fri Aug 15 23:30:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755315005057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755315005057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755315005057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1755315005057 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1755315006085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755315006085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 15 23:30:06 2025 " "Processing started: Fri Aug 15 23:30:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755315006085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1755315006085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off UART_Onboard_Display -c UART_Onboard_Display " "Command: quartus_eda --read_settings_files=off --write_settings_files=off UART_Onboard_Display -c UART_Onboard_Display" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1755315006085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1755315007178 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_Onboard_Display_8_1200mv_85c_slow.vo D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/simulation/modelsim/ simulation " "Generated file UART_Onboard_Display_8_1200mv_85c_slow.vo in folder \"D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1755315007366 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_Onboard_Display_8_1200mv_0c_slow.vo D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/simulation/modelsim/ simulation " "Generated file UART_Onboard_Display_8_1200mv_0c_slow.vo in folder \"D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1755315007478 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_Onboard_Display_min_1200mv_0c_fast.vo D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/simulation/modelsim/ simulation " "Generated file UART_Onboard_Display_min_1200mv_0c_fast.vo in folder \"D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1755315007605 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_Onboard_Display.vo D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/simulation/modelsim/ simulation " "Generated file UART_Onboard_Display.vo in folder \"D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1755315007700 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_Onboard_Display_8_1200mv_85c_v_slow.sdo D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/simulation/modelsim/ simulation " "Generated file UART_Onboard_Display_8_1200mv_85c_v_slow.sdo in folder \"D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1755315007748 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_Onboard_Display_8_1200mv_0c_v_slow.sdo D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/simulation/modelsim/ simulation " "Generated file UART_Onboard_Display_8_1200mv_0c_v_slow.sdo in folder \"D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1755315007780 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_Onboard_Display_min_1200mv_0c_v_fast.sdo D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/simulation/modelsim/ simulation " "Generated file UART_Onboard_Display_min_1200mv_0c_v_fast.sdo in folder \"D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1755315007811 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_Onboard_Display_v.sdo D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/simulation/modelsim/ simulation " "Generated file UART_Onboard_Display_v.sdo in folder \"D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1755315007843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755315007875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 23:30:07 2025 " "Processing ended: Fri Aug 15 23:30:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755315007875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755315007875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755315007875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1755315007875 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Quartus Prime Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1755315008471 ""}
