var instance = {"instance" : [
{ "instanceId":"0","instanceName":" "}]};

var signal = {"signal" : [
{ "signalId":"0","signalName":"tx_data"},
{ "signalId":"1","signalName":"CTRL_REG[31:4]"},
{ "signalId":"2","signalName":"STATS_REG[31:5]"},
{ "signalId":"3","signalName":"RX_DATA[31:8]"},
{ "signalId":"4","signalName":"BAUDIV[31:16]"},
{ "signalId":"5","signalName":"{rx_register[0], rx_register[9]}"},
{ "signalId":"6","signalName":"RX"},
{ "signalId":"7","signalName":"SETUP"},
{ "signalId":"8","signalName":"ACCESS"},
{ "signalId":"9","signalName":"out"},
{ "signalId":"10","signalName":"FINAL"},
{ "signalId":"11","signalName":"STATS_REG"},
{ "signalId":"12","signalName":"RX_DATA"},
{ "signalId":"13","signalName":"CTRL_REG"},
{ "signalId":"14","signalName":"PRDATA"},
{ "signalId":"15","signalName":"countdone"},
{ "signalId":"16","signalName":" "}]};

var file = {"file" : [
{ "fileId":"0","fileName":"E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v"},
{ "fileId":"1","fileName":"E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v"},
{ "fileId":"2","fileName":"E:/Projects/Verilog/Projects/APB_UART/UART_APB.v"},
{ "fileId":"3","fileName":"E:/Projects/Verilog/Projects/APB_UART/baudrate.v"},
{ "fileId":"4","fileName":"E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v"},
{ "fileId":"5","fileName":" "}]};

var relativeFile = {"relativeFile" : [
{ "fileId":"0","fileName":"E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v"},
{ "fileId":"1","fileName":"E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v"},
{ "fileId":"2","fileName":"E:/Projects/Verilog/Projects/APB_UART/UART_APB.v"},
{ "fileId":"3","fileName":"E:/Projects/Verilog/Projects/APB_UART/baudrate.v"},
{ "fileId":"4","fileName":"E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v"},
{ "fileId":"5","fileName":" "}]};

