Release 12.1 - xst M.53d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: bcd_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "bcd_controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "bcd_controller"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : bcd_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : bcd_controller.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Gus y Lu/bcd_controller/generic_counter.vhd" in Library work.
Architecture genericcounter_arq of Entity genericcounter is up to date.
Compiling vhdl file "D:/Gus y Lu/bcd_controller/anod_enabler_decoder.vhd" in Library work.
Architecture anod_enabler_decoder_arq of Entity anod_enabler_decoder is up to date.
Compiling vhdl file "D:/Gus y Lu/bcd_controller/gen_ena.vhd" in Library work.
Architecture generic_enabler_arq of Entity generic_enabler is up to date.
Compiling vhdl file "D:/Gus y Lu/bcd_controller/contbcd.vhd" in Library work.
Architecture contbcd_arq of Entity contbcd is up to date.
Compiling vhdl file "D:/Gus y Lu/bcd_controller/4_port_multiplexer.vhd" in Library work.
Architecture four_port_multiplexer_arq of Entity four_port_multiplexer is up to date.
Compiling vhdl file "D:/Gus y Lu/bcd_controller/decoBCD.vhd" in Library work.
Architecture decobcd_arq of Entity decobcd is up to date.
Compiling vhdl file "D:/Gus y Lu/bcd_controller/bcd_controller.vhd" in Library work.
Entity <bcd_controller> compiled.
Entity <bcd_controller> (Architecture <bcd_controller_arq>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <bcd_controller> in library <work> (architecture <bcd_controller_arq>).

Analyzing hierarchy for entity <genericCounter> in library <work> (architecture <genericcounter_arq>) with generics.
	BITS = 2
	MAX_COUNT = 3

Analyzing hierarchy for entity <anod_enabler_decoder> in library <work> (architecture <anod_enabler_decoder_arq>).

Analyzing hierarchy for entity <generic_enabler> in library <work> (architecture <generic_enabler_arq>) with generics.
	PERIOD = 300

Analyzing hierarchy for entity <generic_enabler> in library <work> (architecture <generic_enabler_arq>) with generics.
	PERIOD = 10000000

Analyzing hierarchy for entity <contBCD> in library <work> (architecture <contbcd_arq>).

Analyzing hierarchy for entity <four_port_multiplexer> in library <work> (architecture <four_port_multiplexer_arq>) with generics.
	BITS = 4

Analyzing hierarchy for entity <decoBCD> in library <work> (architecture <decobcd_arq>).

Analyzing hierarchy for entity <genericCounter> in library <work> (architecture <genericcounter_arq>) with generics.
	BITS = 32
	MAX_COUNT = 300

Analyzing hierarchy for entity <genericCounter> in library <work> (architecture <genericcounter_arq>) with generics.
	BITS = 32
	MAX_COUNT = 10000000


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <bcd_controller> in library <work> (Architecture <bcd_controller_arq>).
    Set user-defined property "LOC =  B18" for signal <rst> in unit <bcd_controller>.
    Set user-defined property "LOC =  B8" for signal <clk> in unit <bcd_controller>.
    Set user-defined property "LOC =  F15 C18 H17 F17" for signal <anod_out> in unit <bcd_controller>.
    Set user-defined property "LOC =  L18" for signal <a> in unit <bcd_controller>.
    Set user-defined property "LOC =  F18" for signal <b> in unit <bcd_controller>.
    Set user-defined property "LOC =  D17" for signal <c> in unit <bcd_controller>.
    Set user-defined property "LOC =  D16" for signal <d> in unit <bcd_controller>.
    Set user-defined property "LOC =  G14" for signal <e> in unit <bcd_controller>.
    Set user-defined property "LOC =  J17" for signal <f> in unit <bcd_controller>.
    Set user-defined property "LOC =  H14" for signal <g> in unit <bcd_controller>.
    Set user-defined property "LOC =  C17" for signal <dp> in unit <bcd_controller>.
WARNING:Xst:753 - "D:/Gus y Lu/bcd_controller/bcd_controller.vhd" line 138: Unconnected output port 'carry_o' of component 'genericCounter'.
WARNING:Xst:753 - "D:/Gus y Lu/bcd_controller/bcd_controller.vhd" line 201: Unconnected output port 'co' of component 'contBCD'.
WARNING:Xst:753 - "D:/Gus y Lu/bcd_controller/bcd_controller.vhd" line 222: Unconnected output port 'anod' of component 'decoBCD'.
Entity <bcd_controller> analyzed. Unit <bcd_controller> generated.

Analyzing generic Entity <genericCounter.1> in library <work> (Architecture <genericcounter_arq>).
	BITS = 2
	MAX_COUNT = 3
Entity <genericCounter.1> analyzed. Unit <genericCounter.1> generated.

Analyzing Entity <anod_enabler_decoder> in library <work> (Architecture <anod_enabler_decoder_arq>).
Entity <anod_enabler_decoder> analyzed. Unit <anod_enabler_decoder> generated.

Analyzing generic Entity <generic_enabler.1> in library <work> (Architecture <generic_enabler_arq>).
	PERIOD = 300
WARNING:Xst:753 - "D:/Gus y Lu/bcd_controller/gen_ena.vhd" line 30: Unconnected output port 'count' of component 'genericCounter'.
Entity <generic_enabler.1> analyzed. Unit <generic_enabler.1> generated.

Analyzing generic Entity <genericCounter.2> in library <work> (Architecture <genericcounter_arq>).
	BITS = 32
	MAX_COUNT = 300
Entity <genericCounter.2> analyzed. Unit <genericCounter.2> generated.

Analyzing generic Entity <generic_enabler.2> in library <work> (Architecture <generic_enabler_arq>).
	PERIOD = 10000000
WARNING:Xst:753 - "D:/Gus y Lu/bcd_controller/gen_ena.vhd" line 30: Unconnected output port 'count' of component 'genericCounter'.
Entity <generic_enabler.2> analyzed. Unit <generic_enabler.2> generated.

Analyzing generic Entity <genericCounter.3> in library <work> (Architecture <genericcounter_arq>).
	BITS = 32
	MAX_COUNT = 10000000
Entity <genericCounter.3> analyzed. Unit <genericCounter.3> generated.

Analyzing Entity <contBCD> in library <work> (Architecture <contbcd_arq>).
Entity <contBCD> analyzed. Unit <contBCD> generated.

Analyzing generic Entity <four_port_multiplexer> in library <work> (Architecture <four_port_multiplexer_arq>).
	BITS = 4
WARNING:Xst:819 - "D:/Gus y Lu/bcd_controller/4_port_multiplexer.vhd" line 20: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data_in_a>, <data_in_b>, <data_in_c>, <data_in_d>
Entity <four_port_multiplexer> analyzed. Unit <four_port_multiplexer> generated.

Analyzing Entity <decoBCD> in library <work> (Architecture <decobcd_arq>).
Entity <decoBCD> analyzed. Unit <decoBCD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <genericCounter_1>.
    Related source file is "D:/Gus y Lu/bcd_controller/generic_counter.vhd".
    Found 1-bit register for signal <carry_o>.
    Found 3-bit adder for signal <tmp_count$add0000> created at line 28.
    Found 3-bit register for signal <tmp_count$mux0002>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <genericCounter_1> synthesized.


Synthesizing Unit <anod_enabler_decoder>.
    Related source file is "D:/Gus y Lu/bcd_controller/anod_enabler_decoder.vhd".
    Found 1-of-4 decoder for signal <code_out>.
    Summary:
	inferred   1 Decoder(s).
Unit <anod_enabler_decoder> synthesized.


Synthesizing Unit <contBCD>.
    Related source file is "D:/Gus y Lu/bcd_controller/contbcd.vhd".
    Found 1-bit register for signal <co>.
    Found 4-bit register for signal <s>.
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count$add0000> created at line 26.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <contBCD> synthesized.


Synthesizing Unit <four_port_multiplexer>.
    Related source file is "D:/Gus y Lu/bcd_controller/4_port_multiplexer.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <data_out>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <four_port_multiplexer> synthesized.


Synthesizing Unit <decoBCD>.
    Related source file is "D:/Gus y Lu/bcd_controller/decoBCD.vhd".
    Found 16x3-bit ROM for signal <count$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <decoBCD> synthesized.


Synthesizing Unit <genericCounter_2>.
    Related source file is "D:/Gus y Lu/bcd_controller/generic_counter.vhd".
    Found 1-bit register for signal <carry_o>.
    Found 9-bit adder for signal <carry_o$add0000> created at line 28.
    Found 9-bit register for signal <tmp_count>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <genericCounter_2> synthesized.


Synthesizing Unit <genericCounter_3>.
    Related source file is "D:/Gus y Lu/bcd_controller/generic_counter.vhd".
    Found 1-bit register for signal <carry_o>.
    Found 24-bit adder for signal <carry_o$add0000> created at line 28.
    Found 24-bit register for signal <tmp_count>.
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <genericCounter_3> synthesized.


Synthesizing Unit <generic_enabler_1>.
    Related source file is "D:/Gus y Lu/bcd_controller/gen_ena.vhd".
Unit <generic_enabler_1> synthesized.


Synthesizing Unit <generic_enabler_2>.
    Related source file is "D:/Gus y Lu/bcd_controller/gen_ena.vhd".
Unit <generic_enabler_2> synthesized.


Synthesizing Unit <bcd_controller>.
    Related source file is "D:/Gus y Lu/bcd_controller/bcd_controller.vhd".
Unit <bcd_controller> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x3-bit ROM                                          : 1
# Adders/Subtractors                                   : 7
 24-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 4
 9-bit adder                                           : 1
# Registers                                            : 18
 1-bit register                                        : 7
 24-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 8
 9-bit register                                        : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <count_1> in Unit <bcdCounter0> is equivalent to the following FF/Latch, which will be removed : <s_1> 
INFO:Xst:2261 - The FF/Latch <count_2> in Unit <bcdCounter0> is equivalent to the following FF/Latch, which will be removed : <s_2> 
INFO:Xst:2261 - The FF/Latch <count_3> in Unit <bcdCounter0> is equivalent to the following FF/Latch, which will be removed : <s_3> 
INFO:Xst:2261 - The FF/Latch <count_0> in Unit <bcdCounter0> is equivalent to the following FF/Latch, which will be removed : <s_0> 
INFO:Xst:2261 - The FF/Latch <count_1> in Unit <bcdCounter1> is equivalent to the following FF/Latch, which will be removed : <s_1> 
INFO:Xst:2261 - The FF/Latch <count_2> in Unit <bcdCounter1> is equivalent to the following FF/Latch, which will be removed : <s_2> 
INFO:Xst:2261 - The FF/Latch <count_3> in Unit <bcdCounter1> is equivalent to the following FF/Latch, which will be removed : <s_3> 
INFO:Xst:2261 - The FF/Latch <count_0> in Unit <bcdCounter1> is equivalent to the following FF/Latch, which will be removed : <s_0> 
INFO:Xst:2261 - The FF/Latch <count_1> in Unit <bcdCounter2> is equivalent to the following FF/Latch, which will be removed : <s_1> 
INFO:Xst:2261 - The FF/Latch <count_2> in Unit <bcdCounter2> is equivalent to the following FF/Latch, which will be removed : <s_2> 
INFO:Xst:2261 - The FF/Latch <count_3> in Unit <bcdCounter2> is equivalent to the following FF/Latch, which will be removed : <s_3> 
INFO:Xst:2261 - The FF/Latch <count_0> in Unit <bcdCounter2> is equivalent to the following FF/Latch, which will be removed : <s_0> 
INFO:Xst:2261 - The FF/Latch <count_1> in Unit <bcdCounter3> is equivalent to the following FF/Latch, which will be removed : <s_1> 
INFO:Xst:2261 - The FF/Latch <count_2> in Unit <bcdCounter3> is equivalent to the following FF/Latch, which will be removed : <s_2> 
INFO:Xst:2261 - The FF/Latch <count_3> in Unit <bcdCounter3> is equivalent to the following FF/Latch, which will be removed : <s_3> 
INFO:Xst:2261 - The FF/Latch <count_0> in Unit <bcdCounter3> is equivalent to the following FF/Latch, which will be removed : <s_0> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x3-bit ROM                                          : 1
# Adders/Subtractors                                   : 7
 24-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 4
 9-bit adder                                           : 1
# Registers                                            : 75
 Flip-Flops                                            : 75
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <count_1> in Unit <contBCD> is equivalent to the following FF/Latch, which will be removed : <s_1> 
INFO:Xst:2261 - The FF/Latch <count_2> in Unit <contBCD> is equivalent to the following FF/Latch, which will be removed : <s_2> 
INFO:Xst:2261 - The FF/Latch <count_3> in Unit <contBCD> is equivalent to the following FF/Latch, which will be removed : <s_3> 
INFO:Xst:2261 - The FF/Latch <count_0> in Unit <contBCD> is equivalent to the following FF/Latch, which will be removed : <s_0> 

Optimizing unit <bcd_controller> ...

Optimizing unit <genericCounter_1> ...
WARNING:Xst:1710 - FF/Latch <tmp_count_mux0002_2> (without init value) has a constant value of 0 in block <genericCounter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmp_count_mux0002_2> (without init value) has a constant value of 0 in block <genericCounter_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <contBCD> ...

Optimizing unit <genericCounter_2> ...

Optimizing unit <genericCounter_3> ...
WARNING:Xst:2677 - Node <anodCounter/carry_o> of sequential type is unconnected in block <bcd_controller>.
WARNING:Xst:2677 - Node <bcdCounter3/co> of sequential type is unconnected in block <bcd_controller>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block bcd_controller, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 56
 Flip-Flops                                            : 56

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : bcd_controller.ngr
Top Level Output File Name         : bcd_controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 180
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 29
#      LUT2                        : 11
#      LUT3                        : 20
#      LUT3_L                      : 1
#      LUT4                        : 37
#      LUT4_D                      : 3
#      MUXCY                       : 37
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 33
# FlipFlops/Latches                : 56
#      FD                          : 9
#      FDC                         : 17
#      FDCE                        : 3
#      FDE                         : 24
#      FDR                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       59  out of   4656     1%  
 Number of Slice Flip Flops:             56  out of   9312     0%  
 Number of 4 input LUTs:                104  out of   9312     1%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+--------------------------------------+-------+
Clock Signal                         | Clock buffer(FF name)                | Load  |
-------------------------------------+--------------------------------------+-------+
anodEnabler/genericCounterMap/carry_o| NONE(anodCounter/tmp_count_mux0002_1)| 2     |
clk                                  | BUFGP                                | 54    |
-------------------------------------+--------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 20    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.442ns (Maximum Frequency: 118.455MHz)
   Minimum input arrival time before clock: 4.857ns
   Maximum output required time after clock: 8.070ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'anodEnabler/genericCounterMap/carry_o'
  Clock period: 2.682ns (frequency: 372.856MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.682ns (Levels of Logic = 1)
  Source:            anodCounter/tmp_count_mux0002_0 (FF)
  Destination:       anodCounter/tmp_count_mux0002_1 (FF)
  Source Clock:      anodEnabler/genericCounterMap/carry_o rising
  Destination Clock: anodEnabler/genericCounterMap/carry_o rising

  Data Path: anodCounter/tmp_count_mux0002_0 to anodCounter/tmp_count_mux0002_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.591   1.079  anodCounter/tmp_count_mux0002_0 (anodCounter/tmp_count_mux0002_0)
     LUT2:I1->O            1   0.704   0.000  anodCounter/Madd_tmp_count_add0000_xor<1>11 (anodCounter/tmp_count_add0000<1>)
     FD:D                      0.308          anodCounter/tmp_count_mux0002_1
    ----------------------------------------
    Total                      2.682ns (1.603ns logic, 1.079ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.442ns (frequency: 118.455MHz)
  Total number of paths / destination ports: 3719 / 58
-------------------------------------------------------------------------
Delay:               8.442ns (Levels of Logic = 25)
  Source:            counterEnabler/genericCounterMap/tmp_count_1 (FF)
  Destination:       counterEnabler/genericCounterMap/tmp_count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counterEnabler/genericCounterMap/tmp_count_1 to counterEnabler/genericCounterMap/tmp_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.595  counterEnabler/genericCounterMap/tmp_count_1 (counterEnabler/genericCounterMap/tmp_count_1)
     LUT1:I0->O            1   0.704   0.000  counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<1>_rt (counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<1> (counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<2> (counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<3> (counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<4> (counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<5> (counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<6> (counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<7> (counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<8> (counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<9> (counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<10> (counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<11> (counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<12> (counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<13> (counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<14> (counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<15> (counterEnabler/genericCounterMap/Madd_carry_o_add0000_cy<15>)
     XORCY:CI->O           2   0.804   0.622  counterEnabler/genericCounterMap/Madd_carry_o_add0000_xor<16> (counterEnabler/genericCounterMap/carry_o_add0000<16>)
     LUT3:I0->O            1   0.704   0.000  counterEnabler/genericCounterMap/carry_o_cmp_eq00001_wg_lut<0> (counterEnabler/genericCounterMap/carry_o_cmp_eq00001_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  counterEnabler/genericCounterMap/carry_o_cmp_eq00001_wg_cy<0> (counterEnabler/genericCounterMap/carry_o_cmp_eq00001_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  counterEnabler/genericCounterMap/carry_o_cmp_eq00001_wg_cy<1> (counterEnabler/genericCounterMap/carry_o_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  counterEnabler/genericCounterMap/carry_o_cmp_eq00001_wg_cy<2> (counterEnabler/genericCounterMap/carry_o_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  counterEnabler/genericCounterMap/carry_o_cmp_eq00001_wg_cy<3> (counterEnabler/genericCounterMap/carry_o_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  counterEnabler/genericCounterMap/carry_o_cmp_eq00001_wg_cy<4> (counterEnabler/genericCounterMap/carry_o_cmp_eq00001_wg_cy<4>)
     MUXCY:CI->O          10   0.459   0.961  counterEnabler/genericCounterMap/carry_o_cmp_eq00001_wg_cy<5> (counterEnabler/genericCounterMap/carry_o_cmp_eq00001_wg_cy<5>)
     LUT2:I1->O            1   0.704   0.000  counterEnabler/genericCounterMap/tmp_count_mux0002<0>11 (counterEnabler/genericCounterMap/carry_o_cmp_eq0000)
     FDC:D                     0.308          counterEnabler/genericCounterMap/carry_o
    ----------------------------------------
    Total                      8.442ns (6.264ns logic, 2.178ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              4.857ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       counterEnabler/genericCounterMap/tmp_count_23 (FF)
  Destination Clock: clk rising

  Data Path: rst to counterEnabler/genericCounterMap/tmp_count_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.218   1.128  rst_IBUF (rst_IBUF)
     INV:I->O             24   0.704   1.252  counterEnabler/genericCounterMap/rst_inv1_INV_0 (counterEnabler/genericCounterMap/rst_inv)
     FDE:CE                    0.555          counterEnabler/genericCounterMap/tmp_count_0
    ----------------------------------------
    Total                      4.857ns (2.477ns logic, 2.380ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'anodEnabler/genericCounterMap/carry_o'
  Total number of paths / destination ports: 92 / 11
-------------------------------------------------------------------------
Offset:              8.070ns (Levels of Logic = 4)
  Source:            anodCounter/tmp_count_mux0002_0 (FF)
  Destination:       a (PAD)
  Source Clock:      anodEnabler/genericCounterMap/carry_o rising

  Data Path: anodCounter/tmp_count_mux0002_0 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.591   1.175  anodCounter/tmp_count_mux0002_0 (anodCounter/tmp_count_mux0002_0)
     LUT3:I0->O            1   0.704   0.000  bcdCounterMultiplexer/Mmux_data_out_3 (bcdCounterMultiplexer/Mmux_data_out_3)
     MUXF5:I1->O           7   0.321   0.883  bcdCounterMultiplexer/Mmux_data_out_2_f5 (multiplexer_to_decoder<0>)
     LUT4:I0->O            1   0.704   0.420  decoBCDMap/f_or00001 (f_OBUF)
     OBUF:I->O                 3.272          f_OBUF (f)
    ----------------------------------------
    Total                      8.070ns (5.592ns logic, 2.478ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              7.607ns (Levels of Logic = 4)
  Source:            bcdCounter0/count_1 (FF)
  Destination:       a (PAD)
  Source Clock:      clk rising

  Data Path: bcdCounter0/count_1 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.591   0.712  bcdCounter0/count_1 (bcdCounter0/count_1)
     LUT3:I1->O            1   0.704   0.000  bcdCounterMultiplexer/Mmux_data_out_41 (bcdCounterMultiplexer/Mmux_data_out_41)
     MUXF5:I0->O           7   0.321   0.883  bcdCounterMultiplexer/Mmux_data_out_2_f5_0 (multiplexer_to_decoder<1>)
     LUT4:I0->O            1   0.704   0.420  decoBCDMap/e1 (e_OBUF)
     OBUF:I->O                 3.272          e_OBUF (e)
    ----------------------------------------
    Total                      7.607ns (5.592ns logic, 2.015ns route)
                                       (73.5% logic, 26.5% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.20 secs
 
--> 

Total memory usage is 135008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :   21 (   0 filtered)

