---
title: 脚本化自动插端口延迟
author: 神秘人
tags:
  - UVM
  - SystemVerilog
  - Perl
categories:
  - 验证
mathjax: false
date: 2020-09-18 18:16:09
---

```perl
#!/usr/bin/env perl

use 5.010;
use strict;
use warnings;
use autodie;
use Getopt::Long;
use List::MoreUtils qw(any);
use Verilog::Netlist;
use rvp;#need revise localparam


my ($filename, $rstmode, $input_pipe_num, $output_pipe_num, $help) = ("", 0, 1, 1, 0);
GetOptions(
           'filename|f=s' => \$filename,
           'rstmode|r=i' => \$rstmode,
           'input_pipe_num|i=i' => \$input_pipe_num,
           'output_pipe_num|o=i' => \$output_pipe_num,
           'help|h' => sub {$help = 1; say "Usage: $0 -filename(f)=rtl.v [-rstmode(r)=0] [-input_pipe_num(i)=1] [-output_pip_num(o)=1]."}
          ) or die $!;
unless($filename) {
  unless($help) {
      say "Usage: $0 -filename(f)=rtl.v [-rstmode(r)=0] [-input_pipe_num(i)=1] [-output_pip_num(o)=1].";
  }
  exit;
}


my $nl = new Verilog::Netlist;
$nl->read_file(filename=>$filename);
my $vdata = rvp->read_verilog([$filename],[],{},1,[],[],'');

open my $fh_wr, ">", [split(/\./,$filename)]->[0] . "_pipeline.sv";


sub split_bus {
    my ($bus) = @_;
    my $re = qr/\[(.*):(.*)\]/o;
    my ($msb, $lsb)= $bus =~ m/$re/;
    unless($msb) {
        return (0, 0, 1);
    }
    return ($msb, $lsb, "$msb"."-$lsb"."+1");
}


my $mod_name;
my $clk_name;
my $rst_name;
my %sig_noclkrst_hashof;
my %sig_clkrst_hashof;

my %mod_parameters;
foreach my $module ($vdata->get_modules()) {
    %mod_parameters = $vdata->get_modules_parameters($module);
}


foreach my $mod ($nl->top_modules_sorted) {
    $mod_name = $mod->name;
    foreach my $sig ($mod->ports_sorted) {
        die "Can't support inout port: " . $sig->name if $sig->direction eq "inout";
        unless($sig->name =~ m/clk|clock|rst|reset/o) {
            $sig_noclkrst_hashof{$sig->name} = [$sig->name, $sig->direction, $sig->data_type, split_bus($sig->data_type)];
        }
        else {
            $sig_clkrst_hashof{$sig->name} = [$sig->name, $sig->direction, $sig->data_type, split_bus($sig->data_type)];
        }
    }
}

if(keys(%sig_clkrst_hashof) != 2) {
    die "Must has one clock and one reset: ", "@{[keys %sig_clkrst_hashof]}";
}

foreach my $sig (keys %sig_clkrst_hashof) {
    $clk_name = $sig if $sig =~ m/clk|clock/o;
    $rst_name = $sig if $sig =~ m/rst|reset/o;
}
die "No clock port!" unless $clk_name;
die "No reset port!" unless $rst_name;

sub interface_block {
    my ($clkrst_hash_ref, $noclkrst_hash_ref) = @_;
    my $ret_str;

    foreach my $sig (sort keys %{$clkrst_hash_ref}) {
        $ret_str .= sprintf("    %sput  %s %s,\n", $clkrst_hash_ref->{$sig}[1], $clkrst_hash_ref->{$sig}[2], $clkrst_hash_ref->{$sig}[0]);
    }
    my $i;
    my $size = keys(%{$noclkrst_hash_ref});
    foreach my $sig (sort keys %{$noclkrst_hash_ref}) {
        if(++$i < $size) {
            $ret_str .= sprintf("    %sput  %s %s,\n", $noclkrst_hash_ref->{$sig}[1], $noclkrst_hash_ref->{$sig}[2], $noclkrst_hash_ref->{$sig}[0]);
        }
        else {
            $ret_str .= sprintf("    %sput  %s %s", $noclkrst_hash_ref->{$sig}[1], $noclkrst_hash_ref->{$sig}[2], $noclkrst_hash_ref->{$sig}[0]);
        }
    }
    return $ret_str;
}

sub wires_block {
    my ($noclkrst_hash_ref) = @_;
    my $ret_str;
    foreach my $sig (sort keys %{$noclkrst_hash_ref}) {
        $ret_str .= sprintf("    wire [%s:%s] %s_ndly;\n", $noclkrst_hash_ref->{$sig}[3], $noclkrst_hash_ref->{$sig}[4], $noclkrst_hash_ref->{$sig}[0]);
    }
    return $ret_str;
}

sub pipeline_block {
    my ($noclkrst_hash_ref) = @_;
    my $ret_str;
    my $input_fmt = "    signal_ndelay #(.RST_MODE($rstmode),.DWIDTH(%s),.PIPE_NUM($input_pipe_num)) IN_NDELAY_%s (
        .clk     ($clk_name),
        .rst_n   ($rst_name),
        .sig_din (%s),
        .sig_dout(%s_ndly)
        );\n\n";

    my $output_fmt = "    signal_ndelay #(.RST_MODE($rstmode),.DWIDTH(%s),.PIPE_NUM($output_pipe_num)) OUT_NDELAY_%s (
        .clk     ($clk_name),
        .rst_n   ($rst_name),
        .sig_din (%s_ndly),
        .sig_dout(%s)
        );\n\n";

    foreach my $sig (sort keys %{$noclkrst_hash_ref}) {
        if($noclkrst_hash_ref->{$sig}[1] eq "in") {
            $ret_str .= sprintf($input_fmt, $noclkrst_hash_ref->{$sig}[5], uc($sig), $sig, $sig);
        }
        if($noclkrst_hash_ref->{$sig}[1] eq "out") {
            $ret_str .= sprintf($output_fmt, $noclkrst_hash_ref->{$sig}[5], uc($sig), $sig, $sig);
        }

    }
    return $ret_str;

}

sub inst_block {
    my ($clkrst_hash_ref, $noclkrst_hash_ref) = @_;
    my $ret_str;
    foreach my $sig (sort keys %{$clkrst_hash_ref}) {
        $ret_str .= sprintf("        .%s(%s), \n", $clkrst_hash_ref->{$sig}[0], $clkrst_hash_ref->{$sig}[0]);
    }
    my $i;
    my $size = keys(%{$noclkrst_hash_ref});
    foreach my $sig (sort keys %{$noclkrst_hash_ref}) {
        if(++$i < $size) {
            $ret_str .= sprintf("        .%s(%s_ndly), \n", $noclkrst_hash_ref->{$sig}[0], $noclkrst_hash_ref->{$sig}[0]);
        }
        else {
            $ret_str .= sprintf("        .%s(%s_ndly)", $noclkrst_hash_ref->{$sig}[0], $noclkrst_hash_ref->{$sig}[0]);
        }
    }
    return $ret_str;
}

sub param_block {
    my ($param_hash_ref) = @_;
    my $ret_str = "";
    my $i;
    my $size = keys(%{$param_hash_ref});
    my @order_keys;
    foreach my $unkey (sort keys %{$param_hash_ref}) {
        my $value = $param_hash_ref->{$unkey};
        chomp $value;
        if(any {index($value, $_) >= 0} @order_keys) {
            push @order_keys, $unkey;
        }
        else {
            unshift @order_keys, $unkey;
        }
    }
    foreach my $p (@order_keys) {
        chomp $param_hash_ref->{$p};
        if(++$i < $size) {
            $ret_str .= sprintf("    parameter %s = %s,\n", $p, $param_hash_ref->{$p});
        }
        else {
            $ret_str .= sprintf("    parameter %s = %s", $p, $param_hash_ref->{$p});
        }
    }
    return $ret_str;
}

sub param_inst_block {
    my ($param_hash_ref) = @_;
    my $ret_str;
    my $i;
    my $size = keys(%{$param_hash_ref});
    foreach my $p (sort {length($a) <=> length($b)} keys %{$param_hash_ref}) {
        if(++$i < $size) {
            $ret_str .= sprintf("        .%s(%s), \n", $p, $p);
        }
        else {
            $ret_str .= sprintf("        .%s(%s)", $p, $p);
        }
    }
    return $ret_str;
}


my $interface_decl = interface_block(\%sig_clkrst_hashof, \%sig_noclkrst_hashof);
my $wires_decl = wires_block(\%sig_noclkrst_hashof);
my $pipeline_decl = pipeline_block(\%sig_noclkrst_hashof);
my $inst_decl  = inst_block(\%sig_clkrst_hashof, \%sig_noclkrst_hashof);
my $param_decl = param_block(\%mod_parameters);
my $param_inst_decl = param_inst_block(\%mod_parameters);

print $fh_wr <<EOF;
//-----------------------------------------------------------------------------
// Project       :
//-----------------------------------------------------------------------------
// File          : ${mod_name}_pipeline.sv
// Author        :
//-----------------------------------------------------------------------------
// Description :
//
//-----------------------------------------------------------------------------
// Copyright (c) 2020 by  This model is the confidential and
// proprietary property of  and the possession or use of this
// file requires a written license from .
//------------------------------------------------------------------------------
// Modification history :
//-----------------------------------------------------------------------------

module ${mod_name}_pipeline #(
$param_decl
)
(
$interface_decl
);

$wires_decl
$pipeline_decl
    ${mod_name} #(
$param_inst_decl)
    U_\U${mod_name}\E (
$inst_decl
    );

endmodule

EOF

close $fh_wr;
```

```shel
% ./auto_pipe.pl -f match_proc.v -r 0 -i 0 -o 1
```

* 原RTL 
```verilog 
module match_proc(
   // Global Signals
    reset_n,
    clock,

    cfg_lut,

    drm_sink_sop,
    drm_sink_eop,
    drm_sink_valid,
    drm_sink_data,
    drm_sink_ready,
    drm_sink_channel,

    drm_source_sop,
    drm_source_eop,
    drm_source_valid,
    drm_source_data,
    drm_source_ready,
    drm_source_channel,
    drm_source_cfg_out

);

  // --- parameter -------------------------

  parameter SOFT_BIT       = 16'd6;
  parameter MAX_QM         = 16'd16;
  parameter MAX_QM_2x      = MAX_QM*2;

  parameter BUS_WIDTH      = SOFT_BIT*MAX_QM;

  parameter LLR_ACC_WIDTH  = 16'd6;
  parameter BUFFER_WIDTH   = MAX_QM*LLR_ACC_WIDTH;

  parameter CFG_LEN        = 16'd24;
  parameter CFG_WIDTH      = 16'd16;
  parameter CFG_BLK        = CFG_LEN*CFG_WIDTH;

  parameter CHNL_WIDTH     = 8;

  parameter IDLE           = 4'd0;
  parameter OUT_DATA       = 4'd1;
  parameter OUT_LAST_DATA  = 4'd2;
  parameter OUT_NULL       = 4'd3;
  parameter OUT_NULL_DATA  = 4'd4;
  parameter OUT_NULL_PEND0 = 4'd5;
  parameter OUT_NULL_PEND1 = 4'd6;
  parameter OUT_PATCH      = 4'd7;
  parameter OUT_PATCH_NULL = 4'd8;
  parameter OUT_PATCH_NULL_DATA  = 4'd9;
  parameter OUT_PATCH_NULL_PEND0 = 4'd10;
  parameter OUT_PATCH_NULL_PEND1 = 4'd11;
  parameter PREV_FETCH     = 4'd12;

  parameter NULL_LLR_VAL   = {1'b0,{(SOFT_BIT-1){1'b1}}};
  parameter ZERO_LLR_ADDR  = 11'd1599;
  parameter NULL_LLR_ADDR  = 11'd1598;
  parameter NULL_LLR_DATA  = {MAX_QM{NULL_LLR_VAL}};

  // --- in and out port -------------------

  input                           clock;
  input                           reset_n;

  input   [CFG_BLK-1:0]           cfg_lut;

  input                           drm_sink_sop;
  input                           drm_sink_eop;
  input                           drm_sink_valid;
  input   [BUS_WIDTH-1:0]         drm_sink_data;
  input   [CHNL_WIDTH-1:0]        drm_sink_channel;
  output                          drm_sink_ready;

  output                          drm_source_sop;
  output                          drm_source_eop;
  output                          drm_source_valid;
  output  [BUS_WIDTH-1:0]         drm_source_data;
  output  [CHNL_WIDTH-1:0]        drm_source_channel;
  output  [2*CFG_WIDTH-1:0]       drm_source_cfg_out;
  input                           drm_source_ready;
endmodule
```
* 生成RTL

```verilog
//-----------------------------------------------------------------------------
// Project       :
//-----------------------------------------------------------------------------
// File          : match_proc_pipeline.sv
// Author        :
//-----------------------------------------------------------------------------
// Description :
//
//-----------------------------------------------------------------------------
// Copyright (c) 2020 by  This model is the confidential and
// proprietary property of  and the possession or use of this
// file requires a written license from .
//------------------------------------------------------------------------------
// Modification history :
//-----------------------------------------------------------------------------

module match_proc_pipeline #(
    parameter ZERO_LLR_ADDR =  11'd1599,
    parameter SOFT_BIT =  16'd6,
    parameter PREV_FETCH =  4'd12,
    parameter OUT_PATCH_NULL_PEND1 =  4'd11,
    parameter OUT_PATCH_NULL_PEND0 =  4'd10,
    parameter OUT_PATCH_NULL_DATA =  4'd9,
    parameter OUT_PATCH_NULL =  4'd8,
    parameter OUT_PATCH =  4'd7,
    parameter OUT_NULL_PEND1 =  4'd6,
    parameter OUT_NULL_PEND0 =  4'd5,
    parameter OUT_NULL_DATA =  4'd4,
    parameter OUT_NULL =  4'd3,
    parameter OUT_LAST_DATA =  4'd2,
    parameter OUT_DATA =  4'd1,
    parameter NULL_LLR_VAL =  {1'b0,{(SOFT_BIT-1){1'b1}}},
    parameter NULL_LLR_ADDR =  11'd1598,
    parameter MAX_QM =  16'd16,
    parameter LLR_ACC_WIDTH =  16'd6,
    parameter IDLE =  4'd0,
    parameter CHNL_WIDTH =  8,
    parameter CFG_WIDTH =  16'd16,
    parameter CFG_LEN =  16'd24,
    parameter CFG_BLK =  CFG_LEN*CFG_WIDTH,
    parameter BUS_WIDTH =  SOFT_BIT*MAX_QM,
    parameter BUFFER_WIDTH =  MAX_QM*LLR_ACC_WIDTH,
    parameter MAX_QM_2x =  MAX_QM*2,
    parameter NULL_LLR_DATA =  {MAX_QM{NULL_LLR_VAL}}
)
(
    input   clock,
    input   reset_n,
    input  [CFG_BLK-1:0] cfg_lut,
    input  [CHNL_WIDTH-1:0] drm_sink_channel,
    input  [BUS_WIDTH-1:0] drm_sink_data,
    input   drm_sink_eop,
    output   drm_sink_ready,
    input   drm_sink_sop,
    input   drm_sink_valid,
    output  [2*CFG_WIDTH-1:0] drm_source_cfg_out,
    output  [CHNL_WIDTH-1:0] drm_source_channel,
    output  [BUS_WIDTH-1:0] drm_source_data,
    output   drm_source_eop,
    input   drm_source_ready,
    output   drm_source_sop,
    output   drm_source_valid
);

    wire [CFG_BLK-1:0] cfg_lut_ndly;
    wire [CHNL_WIDTH-1:0] drm_sink_channel_ndly;
    wire [BUS_WIDTH-1:0] drm_sink_data_ndly;
    wire [0:0] drm_sink_eop_ndly;
    wire [0:0] drm_sink_ready_ndly;
    wire [0:0] drm_sink_sop_ndly;
    wire [0:0] drm_sink_valid_ndly;
    wire [2*CFG_WIDTH-1:0] drm_source_cfg_out_ndly;
    wire [CHNL_WIDTH-1:0] drm_source_channel_ndly;
    wire [BUS_WIDTH-1:0] drm_source_data_ndly;
    wire [0:0] drm_source_eop_ndly;
    wire [0:0] drm_source_ready_ndly;
    wire [0:0] drm_source_sop_ndly;
    wire [0:0] drm_source_valid_ndly;

    signal_ndelay #(.RST_MODE(0),.DWIDTH(CFG_BLK-1-0+1),.PIPE_NUM(1)) IN_NDELAY_CFG_LUT (
        .clk     (clock),
        .rst_n   (reset_n),
        .sig_din (cfg_lut),
        .sig_dout(cfg_lut_ndly)
        );

    signal_ndelay #(.RST_MODE(0),.DWIDTH(CHNL_WIDTH-1-0+1),.PIPE_NUM(1)) IN_NDELAY_DRM_SINK_CHANNEL (
        .clk     (clock),
        .rst_n   (reset_n),
        .sig_din (drm_sink_channel),
        .sig_dout(drm_sink_channel_ndly)
        );

    signal_ndelay #(.RST_MODE(0),.DWIDTH(BUS_WIDTH-1-0+1),.PIPE_NUM(1)) IN_NDELAY_DRM_SINK_DATA (
        .clk     (clock),
        .rst_n   (reset_n),
        .sig_din (drm_sink_data),
        .sig_dout(drm_sink_data_ndly)
        );

    signal_ndelay #(.RST_MODE(0),.DWIDTH(1),.PIPE_NUM(1)) IN_NDELAY_DRM_SINK_EOP (
        .clk     (clock),
        .rst_n   (reset_n),
        .sig_din (drm_sink_eop),
        .sig_dout(drm_sink_eop_ndly)
        );

    signal_ndelay #(.RST_MODE(0),.DWIDTH(1),.PIPE_NUM(1)) OUT_NDELAY_DRM_SINK_READY (
        .clk     (clock),
        .rst_n   (reset_n),
        .sig_din (drm_sink_ready_ndly),
        .sig_dout(drm_sink_ready)
        );

    signal_ndelay #(.RST_MODE(0),.DWIDTH(1),.PIPE_NUM(1)) IN_NDELAY_DRM_SINK_SOP (
        .clk     (clock),
        .rst_n   (reset_n),
        .sig_din (drm_sink_sop),
        .sig_dout(drm_sink_sop_ndly)
        );

    signal_ndelay #(.RST_MODE(0),.DWIDTH(1),.PIPE_NUM(1)) IN_NDELAY_DRM_SINK_VALID (
        .clk     (clock),
        .rst_n   (reset_n),
        .sig_din (drm_sink_valid),
        .sig_dout(drm_sink_valid_ndly)
        );

    signal_ndelay #(.RST_MODE(0),.DWIDTH(2*CFG_WIDTH-1-0+1),.PIPE_NUM(1)) OUT_NDELAY_DRM_SOURCE_CFG_OUT (
        .clk     (clock),
        .rst_n   (reset_n),
        .sig_din (drm_source_cfg_out_ndly),
        .sig_dout(drm_source_cfg_out)
        );

    signal_ndelay #(.RST_MODE(0),.DWIDTH(CHNL_WIDTH-1-0+1),.PIPE_NUM(1)) OUT_NDELAY_DRM_SOURCE_CHANNEL (
        .clk     (clock),
        .rst_n   (reset_n),
        .sig_din (drm_source_channel_ndly),
        .sig_dout(drm_source_channel)
        );

    signal_ndelay #(.RST_MODE(0),.DWIDTH(BUS_WIDTH-1-0+1),.PIPE_NUM(1)) OUT_NDELAY_DRM_SOURCE_DATA (
        .clk     (clock),
        .rst_n   (reset_n),
        .sig_din (drm_source_data_ndly),
        .sig_dout(drm_source_data)
        );

    signal_ndelay #(.RST_MODE(0),.DWIDTH(1),.PIPE_NUM(1)) OUT_NDELAY_DRM_SOURCE_EOP (
        .clk     (clock),
        .rst_n   (reset_n),
        .sig_din (drm_source_eop_ndly),
        .sig_dout(drm_source_eop)
        );

    signal_ndelay #(.RST_MODE(0),.DWIDTH(1),.PIPE_NUM(1)) IN_NDELAY_DRM_SOURCE_READY (
        .clk     (clock),
        .rst_n   (reset_n),
        .sig_din (drm_source_ready),
        .sig_dout(drm_source_ready_ndly)
        );

    signal_ndelay #(.RST_MODE(0),.DWIDTH(1),.PIPE_NUM(1)) OUT_NDELAY_DRM_SOURCE_SOP (
        .clk     (clock),
        .rst_n   (reset_n),
        .sig_din (drm_source_sop_ndly),
        .sig_dout(drm_source_sop)
        );

    signal_ndelay #(.RST_MODE(0),.DWIDTH(1),.PIPE_NUM(1)) OUT_NDELAY_DRM_SOURCE_VALID (
        .clk     (clock),
        .rst_n   (reset_n),
        .sig_din (drm_source_valid_ndly),
        .sig_dout(drm_source_valid)
        );


    match_proc #(
        .IDLE(IDLE), 
        .MAX_QM(MAX_QM), 
        .CFG_LEN(CFG_LEN), 
        .CFG_BLK(CFG_BLK), 
        .SOFT_BIT(SOFT_BIT), 
        .OUT_DATA(OUT_DATA), 
        .OUT_NULL(OUT_NULL), 
        .OUT_PATCH(OUT_PATCH), 
        .BUS_WIDTH(BUS_WIDTH), 
        .CFG_WIDTH(CFG_WIDTH), 
        .MAX_QM_2x(MAX_QM_2x), 
        .PREV_FETCH(PREV_FETCH), 
        .CHNL_WIDTH(CHNL_WIDTH), 
        .NULL_LLR_VAL(NULL_LLR_VAL), 
        .BUFFER_WIDTH(BUFFER_WIDTH), 
        .ZERO_LLR_ADDR(ZERO_LLR_ADDR), 
        .LLR_ACC_WIDTH(LLR_ACC_WIDTH), 
        .NULL_LLR_DATA(NULL_LLR_DATA), 
        .OUT_LAST_DATA(OUT_LAST_DATA), 
        .NULL_LLR_ADDR(NULL_LLR_ADDR), 
        .OUT_NULL_DATA(OUT_NULL_DATA), 
        .OUT_PATCH_NULL(OUT_PATCH_NULL), 
        .OUT_NULL_PEND1(OUT_NULL_PEND1), 
        .OUT_NULL_PEND0(OUT_NULL_PEND0), 
        .OUT_PATCH_NULL_DATA(OUT_PATCH_NULL_DATA), 
        .OUT_PATCH_NULL_PEND1(OUT_PATCH_NULL_PEND1), 
        .OUT_PATCH_NULL_PEND0(OUT_PATCH_NULL_PEND0))
    U_MATCH_PROC (
        .clock(clock), 
        .reset_n(reset_n), 
        .cfg_lut(cfg_lut_ndly), 
        .drm_sink_channel(drm_sink_channel_ndly), 
        .drm_sink_data(drm_sink_data_ndly), 
        .drm_sink_eop(drm_sink_eop_ndly), 
        .drm_sink_ready(drm_sink_ready_ndly), 
        .drm_sink_sop(drm_sink_sop_ndly), 
        .drm_sink_valid(drm_sink_valid_ndly), 
        .drm_source_cfg_out(drm_source_cfg_out_ndly), 
        .drm_source_channel(drm_source_channel_ndly), 
        .drm_source_data(drm_source_data_ndly), 
        .drm_source_eop(drm_source_eop_ndly), 
        .drm_source_ready(drm_source_ready_ndly), 
        .drm_source_sop(drm_source_sop_ndly), 
        .drm_source_valid(drm_source_valid_ndly)
    );

endmodule
```

