           
           Efinix FPGA Placement and Routing.
           Version: 2024.1.163 
           Compiled: Jun 25 2024.
           
           Copyright (C) 2013 - 2024 Efinix, Inc. All rights reserved.

           
           The Tool Is Based on VPR of University of Toronto,
           a free open source code under MIT license.
           
           
INFO     : Running Placement and Routing for Family "Trion", Device "T120F324" ...
           
           ***** Beginning stage routing graph generation ... *****
INFO     : Read ipin pattern from /home/trinity/Downloads/efinity/2024.1/arch/./ipin_oph.xml
INFO     : Finished parsing ipin pattern file '/home/trinity/Downloads/efinity/2024.1/arch/./ipin_oph.xdb'.
INFO     : Finished parsing switch_block file '/home/trinity/Downloads/efinity/2024.1/arch/./sb_connectivity_subset.xdb'.
INFO     : BuildGraph process took 13.99 seconds.
INFO     : 	BuildGraph process took 13.76 seconds (approximately) in total CPU time.
INFO     : BuildGraph process virtual memory usage: begin = 733.492 MB, end = 2154.42 MB, delta = 1420.93 MB
INFO     : BuildGraph process resident set memory usage: begin = 545.576 MB, end = 1960.7 MB, delta = 1415.13 MB
INFO     : 	BuildGraph process peak resident set memory usage = 2499.46 MB
INFO     : check rr_graph process took 0.454262 seconds.
INFO     : 	check rr_graph process took 0.45 seconds (approximately) in total CPU time.
INFO     : check rr_graph process virtual memory usage: begin = 2310.36 MB, end = 2342.86 MB, delta = 32.496 MB
INFO     : check rr_graph process resident set memory usage: begin = 2116.64 MB, end = 2149.15 MB, delta = 32.508 MB
INFO     : 	check rr_graph process peak resident set memory usage = 2499.46 MB
INFO     : Generated 6653427 RR nodes and 25233960 RR edges
INFO     : This design has 0 global control net(s). See /home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO.route.rpt for details.
INFO     : Routing graph took 14.7025 seconds.
INFO     : 	Routing graph took 14.44 seconds (approximately) in total CPU time.
INFO     : Routing graph virtual memory usage: begin = 733.492 MB, end = 2342.86 MB, delta = 1609.37 MB
INFO     : Routing graph resident set memory usage: begin = 545.576 MB, end = 2149.15 MB, delta = 1603.57 MB
INFO     : 	Routing graph peak resident set memory usage = 2499.46 MB
           ***** Ending stage routing graph generation *****
           
           ***** Beginning stage routing ... *****
INFO     : No SDC file found.  Using default timing constraint of 1 ns.
INFO     : NOTE:  Use --sdc_file <SDC_FILE> to override this behavior.
INFO     : Creating clock 'clk_in' with 1 sources
INFO     :  ---------      -------     --------------      -------------
INFO     :  Iteration      Overuse     Crit Path (ns)      Calc Time (s)
INFO     :  ---------      -------     --------------      -------------
INFO     :          1           15              3.169              0.126
INFO     :          2           12              3.169             0.0932
INFO     :          3           12              3.169             0.0923
INFO     :          4            9              3.169              0.094
INFO     :          5            7              3.169              0.097
INFO     :          6            4              3.174             0.0952
INFO     :          7            2              3.174             0.0965
INFO     :          8            1              3.424             0.0949
INFO     :          9            0              3.453             0.0935
           
INFO     : Successfully routed netlist after 9 routing iterations and 186530 heapops
INFO     : Completed net delay value cross check successfully.
           ***** Beginning stage routing check ... *****
           ***** Ending stage routing check *****
           
INFO     : Serial number (magic cookie) for the routing is: 401703753
INFO     : Netlist fully routed.
INFO     : Successfully created FPGA route file '/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO.route'
INFO     : Routing took 1.51704 seconds.
INFO     : 	Routing took 2.01 seconds (approximately) in total CPU time.
INFO     : Routing virtual memory usage: begin = 2342.86 MB, end = 2706.72 MB, delta = 363.864 MB
INFO     : Routing resident set memory usage: begin = 2149.15 MB, end = 2481.18 MB, delta = 332.032 MB
INFO     : 	Routing peak resident set memory usage = 2499.46 MB
           ***** Ending stage routing *****
           
           ***** Beginning stage final timing analysis ... *****
INFO     : No SDC file found.  Using default timing constraint of 1 ns.
INFO     : NOTE:  Use --sdc_file <SDC_FILE> to override this behavior.
INFO     : Creating clock 'clk_in' with 1 sources
Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
   clk_in       3.609        277.085         (R-R)

Geomean max period: 3.609

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
     clk_in           clk_in           1.000            -2.609           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
     clk_in           clk_in           0.000            0.307            (R-R)

WARNING  : Clock domain between clk_in (rising) and clk_in (rising) may not meet (slack: -2.609 ns) the setup (max) timing requirement
INFO     : Write Timing Report to "/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO.timing.rpt" ...
INFO     : final timing analysis took 0.072883 seconds.
INFO     : 	final timing analysis took 0.07 seconds (approximately) in total CPU time.
INFO     : final timing analysis virtual memory usage: begin = 2706.72 MB, end = 2706.72 MB, delta = 0 MB
INFO     : final timing analysis resident set memory usage: begin = 2481.18 MB, end = 2481.31 MB, delta = 0.128 MB
INFO     : 	final timing analysis peak resident set memory usage = 2499.46 MB
           ***** Ending stage final timing analysis *****
           
           ***** Beginning stage bitstream generation ... *****
INFO     : Reading core interface constraints file "/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO.interface.csv"
INFO     : Successfully read core interface constraints file "/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO.interface.csv"
INFO     : Finished writing bitstream file /home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/work_pnr/LED_BLINKING_DEMO.lbf.
INFO     : Bitstream generation took 2.70603 seconds.
INFO     : 	Bitstream generation took 2.6 seconds (approximately) in total CPU time.
INFO     : Bitstream generation virtual memory usage: begin = 2706.72 MB, end = 2706.72 MB, delta = 0 MB
INFO     : Bitstream generation resident set memory usage: begin = 2481.31 MB, end = 2481.82 MB, delta = 0.512 MB
INFO     : 	Bitstream generation peak resident set memory usage = 2499.46 MB
           ***** Ending stage bitstream generation *****
           
INFO     : The entire flow of EFX_PNR took 27.5326 seconds.
INFO     : 	The entire flow of EFX_PNR took 28.81 seconds (approximately) in total CPU time.
INFO     : The entire flow of EFX_PNR virtual memory usage: begin = 182.616 MB, end = 2706.72 MB, delta = 2524.11 MB
INFO     : The entire flow of EFX_PNR resident set memory usage: begin = 58.652 MB, end = 2481.82 MB, delta = 2423.17 MB
INFO     : 	The entire flow of EFX_PNR peak resident set memory usage = 2499.46 MB
