{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575348247897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575348247916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 00:44:07 2019 " "Processing started: Tue Dec 03 00:44:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575348247916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348247916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fla721 -c Fla721 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fla721 -c Fla721" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348247916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575348249915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575348249915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-hardware " "Found design unit 1: PC-hardware" {  } { { "PC.vhd" "" { Text "C:/intelFPGA_lite/18.1/PC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282129 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/intelFPGA_lite/18.1/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348282129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMemory-hardware " "Found design unit 1: ROMMemory-hardware" {  } { { "ROMMemory.vhd" "" { Text "C:/intelFPGA_lite/18.1/ROMMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282143 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMemory " "Found entity 1: ROMMemory" {  } { { "ROMMemory.vhd" "" { Text "C:/intelFPGA_lite/18.1/ROMMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348282143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA8-ULA " "Found design unit 1: ULA8-ULA" {  } { { "ULA8.vhd" "" { Text "C:/intelFPGA_lite/18.1/ULA8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282157 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA8 " "Found entity 1: ULA8" {  } { { "ULA8.vhd" "" { Text "C:/intelFPGA_lite/18.1/ULA8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348282157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ucontrol-behavior " "Found design unit 1: ucontrol-behavior" {  } { { "ucontrol.vhd" "" { Text "C:/intelFPGA_lite/18.1/ucontrol.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282172 ""} { "Info" "ISGN_ENTITY_NAME" "1 ucontrol " "Found entity 1: ucontrol" {  } { { "ucontrol.vhd" "" { Text "C:/intelFPGA_lite/18.1/ucontrol.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348282172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Andd-hardware " "Found design unit 1: Andd-hardware" {  } { { "Andd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Andd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282186 ""} { "Info" "ISGN_ENTITY_NAME" "1 Andd " "Found entity 1: Andd" {  } { { "Andd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Andd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348282186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multip2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multip2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multip2x1-Multiplexador " "Found design unit 1: Multip2x1-Multiplexador" {  } { { "Multip2x1.vhd" "" { Text "C:/intelFPGA_lite/18.1/Multip2x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282200 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multip2x1 " "Found entity 1: Multip2x1" {  } { { "Multip2x1.vhd" "" { Text "C:/intelFPGA_lite/18.1/Multip2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348282200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador-hardware " "Found design unit 1: Somador-hardware" {  } { { "Somador.vhd" "" { Text "C:/intelFPGA_lite/18.1/Somador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282218 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.vhd" "" { Text "C:/intelFPGA_lite/18.1/Somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348282218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extsinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extsinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extSinal-extsignal " "Found design unit 1: extSinal-extsignal" {  } { { "extSinal.vhd" "" { Text "C:/intelFPGA_lite/18.1/extSinal.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282233 ""} { "Info" "ISGN_ENTITY_NAME" "1 extSinal " "Found entity 1: extSinal" {  } { { "extSinal.vhd" "" { Text "C:/intelFPGA_lite/18.1/extSinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348282233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Orr-hardware " "Found design unit 1: Orr-hardware" {  } { { "Orr.vhd" "" { Text "C:/intelFPGA_lite/18.1/Orr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282247 ""} { "Info" "ISGN_ENTITY_NAME" "1 Orr " "Found entity 1: Orr" {  } { { "Orr.vhd" "" { Text "C:/intelFPGA_lite/18.1/Orr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348282247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram8bit-hardware " "Found design unit 1: ram8bit-hardware" {  } { { "ram8bit.vhd" "" { Text "C:/intelFPGA_lite/18.1/ram8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282259 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram8bit " "Found entity 1: ram8bit" {  } { { "ram8bit.vhd" "" { Text "C:/intelFPGA_lite/18.1/ram8bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348282259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nou.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nou.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nou-behavior " "Found design unit 1: nou-behavior" {  } { { "nou.vhd" "" { Text "C:/intelFPGA_lite/18.1/nou.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282273 ""} { "Info" "ISGN_ENTITY_NAME" "1 nou " "Found entity 1: nou" {  } { { "nou.vhd" "" { Text "C:/intelFPGA_lite/18.1/nou.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575348282273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348282273 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement Bancoreg.vhd(26) " "VHDL syntax error at Bancoreg.vhd(26) near text \";\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "Bancoreg.vhd" "" { Text "C:/intelFPGA_lite/18.1/Bancoreg.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348282286 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement Bancoreg.vhd(27) " "VHDL syntax error at Bancoreg.vhd(27) near text \";\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "Bancoreg.vhd" "" { Text "C:/intelFPGA_lite/18.1/Bancoreg.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348282287 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \";\" Bancoreg.vhd(28) " "VHDL syntax error at Bancoreg.vhd(28) near text \"port\";  expecting \";\"" {  } { { "Bancoreg.vhd" "" { Text "C:/intelFPGA_lite/18.1/Bancoreg.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348282287 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \";\" Bancoreg.vhd(28) " "VHDL syntax error at Bancoreg.vhd(28) near text \")\";  expecting \";\"" {  } { { "Bancoreg.vhd" "" { Text "C:/intelFPGA_lite/18.1/Bancoreg.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348282287 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \";\" Bancoreg.vhd(29) " "VHDL syntax error at Bancoreg.vhd(29) near text \"port\";  expecting \";\"" {  } { { "Bancoreg.vhd" "" { Text "C:/intelFPGA_lite/18.1/Bancoreg.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348282287 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \";\" Bancoreg.vhd(29) " "VHDL syntax error at Bancoreg.vhd(29) near text \")\";  expecting \";\"" {  } { { "Bancoreg.vhd" "" { Text "C:/intelFPGA_lite/18.1/Bancoreg.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348282287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file bancoreg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348282289 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575348282953 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 03 00:44:42 2019 " "Processing ended: Tue Dec 03 00:44:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575348282953 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575348282953 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575348282953 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348282953 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575348283719 ""}
