--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Lab6_Ex6.twx Lab6_Ex6.ncd -o Lab6_Ex6.twr Lab6_Ex6.pcf -ucf
Lab6_Ex6.ucf

Design file:              Lab6_Ex6.ncd
Physical constraint file: Lab6_Ex6.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Switch<0>      |anO<0>         |    8.509|
Switch<0>      |anO<1>         |    7.690|
Switch<0>      |anO<2>         |    8.128|
Switch<0>      |anO<3>         |    7.433|
Switch<1>      |anO<0>         |    8.693|
Switch<1>      |anO<1>         |    7.495|
Switch<1>      |anO<2>         |    8.062|
Switch<1>      |anO<3>         |    7.682|
hexD<0>        |sseg<0>        |    7.604|
hexD<0>        |sseg<1>        |    7.988|
hexD<0>        |sseg<2>        |    8.144|
hexD<0>        |sseg<3>        |    7.742|
hexD<0>        |sseg<4>        |    7.596|
hexD<0>        |sseg<5>        |    8.080|
hexD<0>        |sseg<6>        |    7.584|
hexD<1>        |sseg<0>        |    8.595|
hexD<1>        |sseg<1>        |    8.300|
hexD<1>        |sseg<2>        |    8.431|
hexD<1>        |sseg<3>        |    8.054|
hexD<1>        |sseg<4>        |    8.092|
hexD<1>        |sseg<5>        |    8.583|
hexD<1>        |sseg<6>        |    7.871|
hexD<2>        |sseg<0>        |    7.390|
hexD<2>        |sseg<1>        |    7.338|
hexD<2>        |sseg<2>        |    7.429|
hexD<2>        |sseg<3>        |    7.092|
hexD<2>        |sseg<4>        |    7.533|
hexD<2>        |sseg<5>        |    8.082|
hexD<2>        |sseg<6>        |    6.869|
hexD<3>        |sseg<0>        |    8.853|
hexD<3>        |sseg<1>        |    8.922|
hexD<3>        |sseg<2>        |    9.018|
hexD<3>        |sseg<3>        |    8.676|
hexD<3>        |sseg<4>        |    8.631|
hexD<3>        |sseg<5>        |    9.153|
hexD<3>        |sseg<6>        |    8.458|
---------------+---------------+---------+


Analysis completed Tue Oct  9 13:53:22 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 334 MB



