[2025-09-18 06:15:31] START suite=qualcomm_srv trace=srv275_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv275_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2496797 heartbeat IPC: 4.005 cumulative IPC: 4.005 (Simulation time: 00 hr 00 min 36 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 20000003 cycles: 4911312 heartbeat IPC: 4.142 cumulative IPC: 4.072 (Simulation time: 00 hr 01 min 11 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4911312 cumulative IPC: 4.072 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4911312 cumulative IPC: 4.072 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 11836249 heartbeat IPC: 1.444 cumulative IPC: 1.444 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 18835244 heartbeat IPC: 1.429 cumulative IPC: 1.436 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 25544239 heartbeat IPC: 1.491 cumulative IPC: 1.454 (Simulation time: 00 hr 04 min 18 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 32213268 heartbeat IPC: 1.499 cumulative IPC: 1.465 (Simulation time: 00 hr 05 min 18 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 39143417 heartbeat IPC: 1.443 cumulative IPC: 1.461 (Simulation time: 00 hr 06 min 18 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 46089169 heartbeat IPC: 1.44 cumulative IPC: 1.457 (Simulation time: 00 hr 07 min 14 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 52920964 heartbeat IPC: 1.464 cumulative IPC: 1.458 (Simulation time: 00 hr 08 min 15 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 59768888 heartbeat IPC: 1.46 cumulative IPC: 1.458 (Simulation time: 00 hr 09 min 13 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv275_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000018 cycles: 66554622 heartbeat IPC: 1.474 cumulative IPC: 1.46 (Simulation time: 00 hr 10 min 12 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 68526661 cumulative IPC: 1.459 (Simulation time: 00 hr 11 min 14 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 68526661 cumulative IPC: 1.459 (Simulation time: 00 hr 11 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv275_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.459 instructions: 100000004 cycles: 68526661
CPU 0 Branch Prediction Accuracy: 93.8% MPKI: 11.57 Average ROB Occupancy at Mispredict: 30.35
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00954
BRANCH_INDIRECT: 0.4248
BRANCH_CONDITIONAL: 10.91
BRANCH_DIRECT_CALL: 0.00478
BRANCH_INDIRECT_CALL: 0.2082
BRANCH_RETURN: 0.01401


====Backend Stall Breakdown====
ROB_STALL: 169546
LQ_STALL: 0
SQ_STALL: 8


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 472.1356
REPLAY_LOAD: 99.85
NON_REPLAY_LOAD: 24.301397

== Total ==
ADDR_TRANS: 27856
REPLAY_LOAD: 5991
NON_REPLAY_LOAD: 135699

== Counts ==
ADDR_TRANS: 59
REPLAY_LOAD: 60
NON_REPLAY_LOAD: 5584

cpu0->cpu0_STLB TOTAL        ACCESS:    1748111 HIT:    1747312 MISS:        799 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1748111 HIT:    1747312 MISS:        799 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 271 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7976443 HIT:    7714145 MISS:     262298 MSHR_MERGE:       1786
cpu0->cpu0_L2C LOAD         ACCESS:    7311113 HIT:    7087998 MISS:     223115 MSHR_MERGE:          5
cpu0->cpu0_L2C RFO          ACCESS:     175634 HIT:     156082 MISS:      19552 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      22283 HIT:      15623 MISS:       6660 MSHR_MERGE:       1781
cpu0->cpu0_L2C WRITE        ACCESS:     466281 HIT:     454133 MISS:      12148 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1132 HIT:        309 MISS:        823 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:       9016 ISSUED:       9016 USEFUL:       2057 USELESS:        415
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.31 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15678630 HIT:    7163850 MISS:    8514780 MSHR_MERGE:    2202613
cpu0->cpu0_L1I LOAD         ACCESS:   15678630 HIT:    7163850 MISS:    8514780 MSHR_MERGE:    2202613
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.88 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27481748 HIT:   25681729 MISS:    1800019 MSHR_MERGE:     610964
cpu0->cpu0_L1D LOAD         ACCESS:   15060070 HIT:   13710896 MISS:    1349174 MSHR_MERGE:     350157
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:      38045 HIT:      22276 MISS:      15769 MSHR_MERGE:       2502
cpu0->cpu0_L1D WRITE        ACCESS:   12382021 HIT:   11948091 MISS:     433930 MSHR_MERGE:     258291
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1612 HIT:        466 MISS:       1146 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:      44011 ISSUED:      38045 USEFUL:       6445 USELESS:       6825
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.51 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13044087 HIT:   11078430 MISS:    1965657 MSHR_MERGE:    1005521
cpu0->cpu0_ITLB LOAD         ACCESS:   13044087 HIT:   11078430 MISS:    1965657 MSHR_MERGE:    1005521
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.041 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25856517 HIT:   24732607 MISS:    1123910 MSHR_MERGE:     335935
cpu0->cpu0_DTLB LOAD         ACCESS:   25856517 HIT:   24732607 MISS:    1123910 MSHR_MERGE:     335935
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.24 cycles
cpu0->LLC TOTAL        ACCESS:     322937 HIT:     312346 MISS:      10591 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     223110 HIT:     219006 MISS:       4104 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      19552 HIT:      15607 MISS:       3945 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:       4879 HIT:       2922 MISS:       1957 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      74573 HIT:      74554 MISS:         19 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        823 HIT:        257 MISS:        566 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 82.98 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1096
  ROW_BUFFER_MISS:       9476
  AVG DBUS CONGESTED CYCLE: 3.881
Channel 0 WQ ROW_BUFFER_HIT:         76
  ROW_BUFFER_MISS:        863
  FULL:          0
Channel 0 REFRESHES ISSUED:       5710

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       592581       336038        34949          741
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          154           36          110
  STLB miss resolved @ L2C                0          119          108           37           42
  STLB miss resolved @ LLC                0           67           67           80           36
  STLB miss resolved @ MEM                0            0           27           85          422

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             155101        38854      1452845        28005          220
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           20          184           36           16
  STLB miss resolved @ L2C                0          165          127           21            0
  STLB miss resolved @ LLC                0           73           66           26            5
  STLB miss resolved @ MEM                0            0           12           18           60
[2025-09-18 06:26:46] END   suite=qualcomm_srv trace=srv275_ap (rc=0)
