\hypertarget{struct_r_c_c___type_def}{}\doxysection{RCC\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_c_c___type_def}\index{RCC\_TypeDef@{RCC\_TypeDef}}


Reset and Clock Control.  




{\ttfamily \#include $<$stm32f722xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}{PLLCFGR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}{CIR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}{AHB1\+RSTR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}{AHB2\+RSTR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}{AHB3\+RSTR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}{APB1\+RSTR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}{APB2\+RSTR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a28d88d9a08aab1adbebea61c42ef901e}{RESERVED1}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}{AHB1\+ENR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}{AHB2\+ENR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}{AHB3\+ENR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}{APB1\+ENR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}{APB2\+ENR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ab6f0f833dbe064708de75d95c68c32fd}{RESERVED3}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_aae70b1922167eb58d564cb82d39fd10b}{AHB1\+LPENR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a2b30982547fae7d545d260312771b5c9}{AHB2\+LPENR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a2ff82b9bf0231645108965aa0febd766}{AHB3\+LPENR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ad85a9951a7be79fe08ffc90f796f071b}{APB1\+LPENR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_aba51c57f9506e14a6f5983526c78943b}{APB2\+LPENR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ac0eb05794aeee3b4ed69c8fe54c9be3b}{RESERVED5}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}{BDCR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a10da398d74a1f88d5b42bd40718d9447}{RESERVED6}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_aaef3da59eaf7c6dfdf9a12fd60ce58a8}{SSCGR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a2d08d5f995ed77228eb56741184a1bb6}{PLLI2\+SCFGR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ac93962b2d41007abdda922a3f23d7ede}{PLLSAICFGR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a9a09b3b94c770ba6b5c8a631748bd69b}{DCKCFGR1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_af5c08405ec6124981a61e07985ef3bc9}{DCKCFGR2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Reset and Clock Control. 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00508}{508}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}\label{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB1ENR@{AHB1ENR}}
\index{AHB1ENR@{AHB1ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB1ENR}{AHB1ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB1\+ENR}

RCC AHB1 peripheral clock register, Address offset\+: 0x30 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00521}{521}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_aae70b1922167eb58d564cb82d39fd10b}\label{struct_r_c_c___type_def_aae70b1922167eb58d564cb82d39fd10b}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB1LPENR@{AHB1LPENR}}
\index{AHB1LPENR@{AHB1LPENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB1LPENR}{AHB1LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB1\+LPENR}

RCC AHB1 peripheral clock enable in low power mode register, Address offset\+: 0x50 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00528}{528}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}\label{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB1RSTR@{AHB1RSTR}}
\index{AHB1RSTR@{AHB1RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB1RSTR}{AHB1RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB1\+RSTR}

RCC AHB1 peripheral reset register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00514}{514}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}\label{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB2ENR@{AHB2ENR}}
\index{AHB2ENR@{AHB2ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB2ENR}{AHB2ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB2\+ENR}

RCC AHB2 peripheral clock register, Address offset\+: 0x34 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00522}{522}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_a2b30982547fae7d545d260312771b5c9}\label{struct_r_c_c___type_def_a2b30982547fae7d545d260312771b5c9}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB2LPENR@{AHB2LPENR}}
\index{AHB2LPENR@{AHB2LPENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB2LPENR}{AHB2LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB2\+LPENR}

RCC AHB2 peripheral clock enable in low power mode register, Address offset\+: 0x54 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00529}{529}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}\label{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB2RSTR@{AHB2RSTR}}
\index{AHB2RSTR@{AHB2RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB2RSTR}{AHB2RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB2\+RSTR}

RCC AHB2 peripheral reset register, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00515}{515}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}\label{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB3ENR@{AHB3ENR}}
\index{AHB3ENR@{AHB3ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB3ENR}{AHB3ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB3\+ENR}

RCC AHB3 peripheral clock register, Address offset\+: 0x38 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00523}{523}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_a2ff82b9bf0231645108965aa0febd766}\label{struct_r_c_c___type_def_a2ff82b9bf0231645108965aa0febd766}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB3LPENR@{AHB3LPENR}}
\index{AHB3LPENR@{AHB3LPENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB3LPENR}{AHB3LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB3\+LPENR}

RCC AHB3 peripheral clock enable in low power mode register, Address offset\+: 0x58 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00530}{530}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}\label{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB3RSTR@{AHB3RSTR}}
\index{AHB3RSTR@{AHB3RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB3RSTR}{AHB3RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB3\+RSTR}

RCC AHB3 peripheral reset register, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00516}{516}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}\label{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1ENR@{APB1ENR}}
\index{APB1ENR@{APB1ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1ENR}{APB1ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+ENR}

RCC APB1 peripheral clock enable register, Address offset\+: 0x40 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00525}{525}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_ad85a9951a7be79fe08ffc90f796f071b}\label{struct_r_c_c___type_def_ad85a9951a7be79fe08ffc90f796f071b}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1LPENR@{APB1LPENR}}
\index{APB1LPENR@{APB1LPENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1LPENR}{APB1LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+LPENR}

RCC APB1 peripheral clock enable in low power mode register, Address offset\+: 0x60 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00532}{532}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}\label{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1RSTR@{APB1RSTR}}
\index{APB1RSTR@{APB1RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1RSTR}{APB1RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+RSTR}

RCC APB1 peripheral reset register, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00518}{518}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}\label{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2ENR@{APB2ENR}}
\index{APB2ENR@{APB2ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2ENR}{APB2ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB2\+ENR}

RCC APB2 peripheral clock enable register, Address offset\+: 0x44 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00526}{526}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_aba51c57f9506e14a6f5983526c78943b}\label{struct_r_c_c___type_def_aba51c57f9506e14a6f5983526c78943b}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2LPENR@{APB2LPENR}}
\index{APB2LPENR@{APB2LPENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2LPENR}{APB2LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB2\+LPENR}

RCC APB2 peripheral clock enable in low power mode register, Address offset\+: 0x64 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00533}{533}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}\label{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2RSTR@{APB2RSTR}}
\index{APB2RSTR@{APB2RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2RSTR}{APB2RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB2\+RSTR}

RCC APB2 peripheral reset register, Address offset\+: 0x24 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00519}{519}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}\label{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!BDCR@{BDCR}}
\index{BDCR@{BDCR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDCR}{BDCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BDCR}

RCC Backup domain control register, Address offset\+: 0x70 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00535}{535}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}\label{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR}

RCC clock configuration register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00512}{512}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}\label{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CIR@{CIR}}
\index{CIR@{CIR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CIR}{CIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CIR}

RCC clock interrupt register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00513}{513}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

RCC clock control register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00510}{510}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}\label{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR}

RCC clock control \& status register, Address offset\+: 0x74 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00536}{536}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_a9a09b3b94c770ba6b5c8a631748bd69b}\label{struct_r_c_c___type_def_a9a09b3b94c770ba6b5c8a631748bd69b}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!DCKCFGR1@{DCKCFGR1}}
\index{DCKCFGR1@{DCKCFGR1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCKCFGR1}{DCKCFGR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DCKCFGR1}

RCC Dedicated Clocks configuration register1, Address offset\+: 0x8C 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00541}{541}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_af5c08405ec6124981a61e07985ef3bc9}\label{struct_r_c_c___type_def_af5c08405ec6124981a61e07985ef3bc9}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!DCKCFGR2@{DCKCFGR2}}
\index{DCKCFGR2@{DCKCFGR2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCKCFGR2}{DCKCFGR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DCKCFGR2}

RCC Dedicated Clocks configuration register 2, Address offset\+: 0x90 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00542}{542}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}\label{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!PLLCFGR@{PLLCFGR}}
\index{PLLCFGR@{PLLCFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PLLCFGR}{PLLCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PLLCFGR}

RCC PLL configuration register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00511}{511}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_a2d08d5f995ed77228eb56741184a1bb6}\label{struct_r_c_c___type_def_a2d08d5f995ed77228eb56741184a1bb6}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!PLLI2SCFGR@{PLLI2SCFGR}}
\index{PLLI2SCFGR@{PLLI2SCFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PLLI2SCFGR}{PLLI2SCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PLLI2\+SCFGR}

RCC PLLI2S configuration register, Address offset\+: 0x84 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00539}{539}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_ac93962b2d41007abdda922a3f23d7ede}\label{struct_r_c_c___type_def_ac93962b2d41007abdda922a3f23d7ede}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!PLLSAICFGR@{PLLSAICFGR}}
\index{PLLSAICFGR@{PLLSAICFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PLLSAICFGR}{PLLSAICFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PLLSAICFGR}

RCC PLLSAI configuration register, Address offset\+: 0x88 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00540}{540}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}\label{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

Reserved, 0x1C ~\newline
 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00517}{517}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_a28d88d9a08aab1adbebea61c42ef901e}\label{struct_r_c_c___type_def_a28d88d9a08aab1adbebea61c42ef901e}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1\mbox{[}2\mbox{]}}

Reserved, 0x28-\/0x2C ~\newline
 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00520}{520}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}\label{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved, 0x3C ~\newline
 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00524}{524}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_ab6f0f833dbe064708de75d95c68c32fd}\label{struct_r_c_c___type_def_ab6f0f833dbe064708de75d95c68c32fd}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3\mbox{[}2\mbox{]}}

Reserved, 0x48-\/0x4C ~\newline
 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00527}{527}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}\label{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4}

Reserved, 0x5C ~\newline
 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00531}{531}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_ac0eb05794aeee3b4ed69c8fe54c9be3b}\label{struct_r_c_c___type_def_ac0eb05794aeee3b4ed69c8fe54c9be3b}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5\mbox{[}2\mbox{]}}

Reserved, 0x68-\/0x6C ~\newline
 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00534}{534}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_a10da398d74a1f88d5b42bd40718d9447}\label{struct_r_c_c___type_def_a10da398d74a1f88d5b42bd40718d9447}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED6\mbox{[}2\mbox{]}}

Reserved, 0x78-\/0x7C ~\newline
 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00537}{537}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___type_def_aaef3da59eaf7c6dfdf9a12fd60ce58a8}\label{struct_r_c_c___type_def_aaef3da59eaf7c6dfdf9a12fd60ce58a8}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!SSCGR@{SSCGR}}
\index{SSCGR@{SSCGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SSCGR}{SSCGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SSCGR}

RCC spread spectrum clock generation register, Address offset\+: 0x80 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00538}{538}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Autodrone32/\+Libraries/\+CMSIS/\+Device/\+ST/\+STM32\+F7xx/\+Include/\mbox{\hyperlink{stm32f722xx_8h}{stm32f722xx.\+h}}\end{DoxyCompactItemize}
