<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('g0_2rcc_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">g0/rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="g0_2rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/** @defgroup rcc_defines RCC Defines</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @ingroup STM32G0xx_defines</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @brief &lt;b&gt;Defined Constants and Types for the STM32G0xx Reset and Clock Control&lt;/b&gt;</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * @version 1.0.0</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * LGPL License Terms @ref lgpl_license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  */</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * (at your option) any later version.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/**@{*/</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef LIBOPENCM3_RCC_H</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define LIBOPENCM3_RCC_H</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="pwr_8h.html">libopencm3/stm32/pwr.h</a>&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* --- RCC registers ------------------------------------------------------- */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">   38</a></span>&#160;<span class="preprocessor">#define RCC_CR                          MMIO32(RCC_BASE + 0x00)</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga36ef3978721517e6a8493213d531133c">   39</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR                       MMIO32(RCC_BASE + 0x04)</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">   40</a></span>&#160;<span class="preprocessor">#define RCC_CFGR                        MMIO32(RCC_BASE + 0x08)</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga838793cbec63d7be4f2ec76c8f605de0">   41</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR                     MMIO32(RCC_BASE + 0x0c)</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga87ecbbce21dd0f5382b179f43cfc122d">   42</a></span>&#160;<span class="preprocessor">#define RCC_CIER                        MMIO32(RCC_BASE + 0x18)</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4655433de1d0ce076c990d59923c0f02">   43</a></span>&#160;<span class="preprocessor">#define RCC_CIFR                        MMIO32(RCC_BASE + 0x1c)</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3183214298f7807a45106697f39c26d6">   44</a></span>&#160;<span class="preprocessor">#define RCC_CICR                        MMIO32(RCC_BASE + 0x20)</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga703d6b49eb63290b362997bbc2243cbc">   45</a></span>&#160;<span class="preprocessor">#define RCC_IOPRSTR_OFFSET                      0x24</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga575c5a6430716738e24ea4fce8d942d6">   46</a></span>&#160;<span class="preprocessor">#define RCC_IOPRSTR                                     MMIO32(RCC_BASE + RCC_IOPRSTR_OFFSET)</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0367753e8684598b702379ec4de580fc">   47</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_OFFSET                      0x28</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad97b07e757b67cb8711ca5d20ea8ad3e">   48</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR                                     MMIO32(RCC_BASE + RCC_AHBRSTR_OFFSET)</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">   49</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR1_OFFSET                     0x2c</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga28d3de7bc334a829b6869ad30d467927">   50</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR1                            MMIO32(RCC_BASE + RCC_APBRSTR1_OFFSET)</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gadf92e153d83c225524e5db51c2283731">   51</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR2_OFFSET                     0x30</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga86216eff7f674131fd3997c1e651596d">   52</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR2                            MMIO32(RCC_BASE + RCC_APBRSTR2_OFFSET)</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaeb28730ac7976b62103c9ffd9e5d0337">   53</a></span>&#160;<span class="preprocessor">#define RCC_IOPENR_OFFSET                       0x34</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaefc79ce7b014539aa551c19f150676db">   54</a></span>&#160;<span class="preprocessor">#define RCC_IOPENR                                      MMIO32(RCC_BASE + RCC_IOPENR_OFFSET)</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga96bfd6e064baafeed32dcaff3c2994f7">   55</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_OFFSET                       0x38</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac80336b2b7c3c43e36370c84ab122b1f">   56</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR                                      MMIO32(RCC_BASE + RCC_AHBENR_OFFSET)</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">   57</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_OFFSET                      0x3c</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaac68955550c4b33aef74d00063ba0ef6">   58</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1                                     MMIO32(RCC_BASE + RCC_APBENR1_OFFSET)</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga8d1a26fdffeacf305aa3d25df29a7f12">   59</a></span>&#160;<span class="preprocessor">#define RCC_APBENR2_OFFSET                      0x40</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5ec83e656418f0f08464d96283474e3b">   60</a></span>&#160;<span class="preprocessor">#define RCC_APBENR2                                     MMIO32(RCC_BASE + RCC_APBENR2_OFFSET)</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac27afe4d17c55e154cc34f190cf50f02">   61</a></span>&#160;<span class="preprocessor">#define RCC_IOPSMENR_OFFSET                     0x44</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga66946079bc3d2f185d20bba376a87dc1">   62</a></span>&#160;<span class="preprocessor">#define RCC_IOPSMENR                            MMIO32(RCC_BASE + RCC_IOPSMENR_OFFSET)</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga96b5b5d8f9c6322781c2baaa5516966d">   63</a></span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_OFFSET                     0x48</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gae2f2dd703c954bf332768e4e68c89ffe">   64</a></span>&#160;<span class="preprocessor">#define RCC_AHBSMENR                            MMIO32(RCC_BASE + RCC_AHBSMENR_OFFSET)</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">   65</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_OFFSET            0x4c</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gadd6023a702f14ffd8012875a53bf00b8">   66</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1                           MMIO32(RCC_BASE + RCC_APBSMENR1_OFFSET)</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga2bc87ee2e95f4d8052aeefe4f7e2886c">   67</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR2_OFFSET            0x50</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaf404cb6299b2e4b3065d75e99582b9bc">   68</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR2                           MMIO32(RCC_BASE + RCC_APBSMENR2_OFFSET)</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga55b61daf8c755ef0342861012001c695">   69</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR                       MMIO32(RCC_BASE + 0x54)</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">   70</a></span>&#160;<span class="preprocessor">#define RCC_BDCR                        MMIO32(RCC_BASE + 0x5c)</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">   71</a></span>&#160;<span class="preprocessor">#define RCC_CSR                         MMIO32(RCC_BASE + 0x60)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* --- RCC_CR values ------------------------------------------------------- */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gafa12d7ac6a7f0f91d066aeb2c6071888">   77</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY                   (1 &lt;&lt; 25)</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e">   78</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON                    (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd">   79</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON                    (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa3288090671af5a959aae4d7f7696d55">   80</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP                   (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4">   81</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY                   (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">   82</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON                    (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga50a7c60a2e7d73594dc9d0a7e75a04a5">   84</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIDIV_SHIFT             11</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaaa0f06b1dec6389b5c40302b2ac31bde">   85</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIDIV_MASK              0x7</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/** @defgroup rcc_cr_hsidiv HSI Div</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * @brief Division factor of the HSI16 oscillator to produce HSISYS clock</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">@sa rcc_cr_hsidiv</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__rcc__cr__hsidiv.html#gadb56745e1f93740bf493a3c59fde672b">   90</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIDIV_DIV1              0</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__rcc__cr__hsidiv.html#ga9317cf6c466dec90d4bcc382614a194a">   91</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIDIV_DIV2              1</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__rcc__cr__hsidiv.html#ga63ca8f3aa726439264ba576d93fddf60">   92</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIDIV_DIV4              2</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__rcc__cr__hsidiv.html#ga0d050ce7f49b9f75a1ccb5f6b1246a45">   93</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIDIV_DIV8              3</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__rcc__cr__hsidiv.html#ga3cb22517ee0e1cef5fcf147970c53479">   94</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIDIV_DIV16             4</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__rcc__cr__hsidiv.html#gaa9a47f5c4001dca4f7ea0f33fa822bae">   95</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIDIV_DIV32             5</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__rcc__cr__hsidiv.html#ga43d931255402d13f642cfe792aeaf48e">   96</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIDIV_DIV64             6</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__rcc__cr__hsidiv.html#gaf05d0be92eda3c9028c1b8815bbbe8ce">   97</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIDIV_DIV128    7</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">  100</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY                   (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa9172ae30b26b2daad9442579b8e2dd0">  101</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIKERON                 (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474">  102</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSION                    (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* --- RCC_ICSCR values ---------------------------------------------------- */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5fa8e19223098658f5dba605986285d3">  106</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_HSITRIM_SHIFT         8</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5d4698edfd9f2d872960026ab6a069ae">  107</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_HSITRIM_MASK          0x1f</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga1824c6f3be6d2f36f85bf434fc0aad51">  108</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_HSICAL_SHIFT          0</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gace9da445a31468e55ae5b3a32e33cc70">  109</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_HSICAL_MASK           0xff</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/* --- RCC_CFGR values ----------------------------------------------------- */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">  113</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_SHIFT       28</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga60545c4e488c3b498f8183086029f8a5">  114</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_MASK        0x7</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_mcopre MCO Pre</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> * @brief Division factor of microcontroler clock output</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">@sa rcc_cfgr_mcopre</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__mcopre.html#gac0bd335b38b0a72a0f42661829727fbd">  119</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV1        0</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__mcopre.html#ga41db56060b3511b3091d081c7c1ef659">  120</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV2        1</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__mcopre.html#gaae98d1559e9bebb8a7221f23e87772dd">  121</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV4        2</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__mcopre.html#gaeb847ba58050383bb4f73e743fb05ee4">  122</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV8        3</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__mcopre.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">  123</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV16       4</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__mcopre.html#ga4377674783b059ad394bffa7c435d816">  124</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV32       5</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__mcopre.html#ga733cee28eca0dbfb1003b741d8115a72">  125</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV64       6</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__mcopre.html#ga9d342ce76bcf1263655d2bf6a5fb9b70">  126</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV128      7</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga312a8b71910c2651fecef435f8fc8a69">  129</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_SHIFT                      24</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaff9c7eae80be545a3ffdacf0ba163c36">  130</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_MASK                       0xf</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_mcosel MCO Sel</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> * @brief Microcontroler clock output selector</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">@sa rcc_cfgr_mcosel</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__mcosel.html#gae5cca64c29290cda14213761e3f69830">  136</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_NOCLK                      0x0</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__mcosel.html#gaecf3b078108fdaf7e66d15ae71ec4181">  137</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_SYSCLK                     0x1</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__mcosel.html#ga5d3e22dff0ed705d1a6252fbe09f4b05">  138</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSI16                      0x3</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__mcosel.html#ga183179f1b1763f38ae88f2d8d90acd70">  139</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSE                        0x4</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__mcosel.html#gad9c5da5212bcd55ee36520ff18d10f93">  140</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_PLLRCLK            0x5</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__mcosel.html#ga96c817553f5f226b1d661b1448ed820a">  141</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_LSI                        0x6</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__mcosel.html#gad10ee688b7cf27e652ffd003f177fdcd">  142</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_LSE                        0x7</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga799db1d60d1ea18f31ac93318b38c6a0">  145</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_MASK              0x7</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga090810d5cd0e7bbc2bf388237fcb003c">  146</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_SHIFT             12</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_ppre PPRE</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> * @brief APB Prescaler</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">@sa rcc_cfgr_ppre</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__ppre.html#ga36ce88e772b602635e4da27c4d772851">  152</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_NODIV             0x0</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__ppre.html#ga291734798fe9cc096b93d0798562a888">  153</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV2              0x4</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__ppre.html#gab6669f4d4c82666c4d36e9ee381af3f7">  154</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV4              0x5</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__ppre.html#gaf392829682cb0d80bbccbced1ffb95f2">  155</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV8              0x6</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__ppre.html#ga7b8c69e27ab07c9a7219d2c746616ab2">  156</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV16             0x7</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga437d3c7d4232b6563cda9b2789d2b7e5">  159</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_MASK              0xf</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gabe81fd6d8e84f74aa4f2e31f26aa2819">  160</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SHIFT             8</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_hpre HPRE</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> * @brief APB Prescaler</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">@sa rcc_cfgr_hpre</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__hpre.html#ga2b5c237044af2e4d7343d46cf6c24318">  165</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_NODIV             0x0</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__hpre.html#gaa9eeb5e38e53e79b08a4ac438497ebea">  166</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV2              0x8</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__hpre.html#gaffe860867ae4b1b6d28473ded1546d91">  167</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV4              0x9</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__hpre.html#gaca71d6b42bdb83b5ff5320578869a058">  168</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV8              0xa</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__hpre.html#ga3806da4f1afc9e5be0fca001c8c57815">  169</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV16             0xb</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__hpre.html#ga1caeba8dc2b4c0bb11be600e983e3370">  170</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV64             0xc</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__hpre.html#ga280da821f0da1bec1f4c0e132ddf8eab">  171</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV128    0xd</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__hpre.html#ga089930cedd5b2cb201e717438f29d25b">  172</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV256    0xe</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__hpre.html#gae5088dcbaefc55d4b6693e9b1e595ed0">  173</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV512    0xf</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga451045d952eb1caaa0090c9e8dc75082">  176</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_MASK                       0x3</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">  177</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_SHIFT                      3</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_sws SWS</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> * @brief System clock switch status</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">@sa rcc_cfgr_sws</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__sws.html#gac882c8dc41e47efdca6c1c97273dde6e">  182</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSISYS                     0x0</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__sws.html#gae09a0202f441c1a43e69c62331d50a08">  183</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSE                        0x1</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__sws.html#gaef5eac83a8faf38b68cb3e0373303234">  184</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_PLLRCLK            0x2</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__sws.html#gaeca2424e26c8eca90e9117c19603eb36">  185</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_LSI                        0x3</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__sws.html#ga31b2e5c0ae6abd8560aa28d0a03b47a4">  186</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_LSE                        0x4</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga7e5e28699fe923870e15fef3651ff3ef">  189</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_MASK                        0x3</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">  190</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_SHIFT                       0</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_sws SW</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> * @brief System clock switch</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">@sa rcc_cfgr_sw</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__sws.html#ga1accf5595c904b320766ef5ab151bafc">  195</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSISYS                      0x0</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__sws.html#gafb563f217242d969f4355d0818fde705">  196</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSE                         0x1</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__sws.html#ga0041b455a0b5beb8f3828869a52f13c2">  197</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_PLLRCLK                     0x2</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__sws.html#ga6ff20e7c52db696ec5b8e0b781c89dbc">  198</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_LSI                         0x3</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__rcc__cfgr__sws.html#gaeed68da879321d14680e0e287e810831">  199</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_LSE                         0x4</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/* --- RCC_PLLCFGR - PLL Configuration Register */</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab97b96fa0fd9d3d4386ed56bb700e4e6">  204</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLR_SHIFT          29</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga1d434ca0178b0806d56ecaeba5b77e31">  205</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLR_MASK           0x7</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/** @defgroup rcc_pllcfgr_pllr PLLR</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"> * @brief VCO Division factor R for PLLRCLK clock output [2..8]. Frequency must not exceed 64mhz in voltage range 1, or 16mhz in voltage range 2.</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">@sa rcc_pllcfgr_pllr</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__rcc__pllcfgr__pllr.html#ga417baf86e20eb1a08ed104ae9fad19ba">  210</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLR_DIV(x)         ((x)-1)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gadfa9da7446c63cd5b888d03a80171562">  213</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLREN                      (1&lt;&lt;28)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac4df0bb6bd16afd9fbf2e30d3089e93c">  215</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ_SHIFT          25</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad4784939ce13e81f2cc64dda2b5d8770">  216</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ_MASK           0x7</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/** @defgroup rcc_pllcfgr_pllq PLLQ</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"> * @brief VCO Division factor Q for PLLQCLK clock output [2..8]. Frequency must not exceed 128mhz in voltage range 1, or 32mhz in range 2</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">@sa rcc_pllcfgr_pllq</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__rcc__pllcfgr__pllq.html#ga1e28b3d77ca14deebac90241723c2be1">  221</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ_DIV(x)         ((x)-1)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga81cc940b56c46a5e448f7c84263b6be5">  224</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQEN              (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaef2c2e5574b2454c04aea9aae06d3c92">  226</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLP_SHIFT          17</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga40a7c5938dfdd0ab63dcf3b203da7dd4">  227</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLP_MASK           0x1f</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/** @defgroup rcc_pllcfgr_pllp PLLP</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"> * @brief VCO Division factor P for PLLPCLK clock output [2..32]. Frequency must not exceed 122mhz in voltage range 1, or 40mhz in range 2</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">@sa rcc_pllcfgr_pllp</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group__rcc__pllcfgr__pllp.html#ga0a1018dc3a5cfcd82572e8359389d0aa">  232</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLP_DIV(x)         ((x)-1)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga04599fc122337e5f3ee8979df0c822c5">  235</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLPEN                      (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga01fadb9f1fc91bb2830620ab5eee5324">  237</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_SHIFT          0x8</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga90997335764397eb4be02c23676cda4a">  238</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_MASK           0x7f</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">/** @defgroup rcc_pllcfgr_plln PLLN</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"> * @brief Multiplication factor N [8..86] for PLL VCO output frequency. Frequency must be between 64mhz and 344mhz.</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__rcc__pllcfgr__plln.html#ga7ce22439abe4eebe0ed2895c6445ee95">  242</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_MUL(x)         (x)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad7dcc662cce20de5eb8a10fb189b5c97">  245</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM_SHIFT          0x4</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gafaac3bc429eaa475ca5e431a020d4c67">  246</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM_MASK           0x7</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/** @defgroup rcc_pllcfgr_pllm PLLM</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"> * @brief Division factor M [1..8] for PLL input clock. Input frequency must be between 4mhz and 16mhz. </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__rcc__pllcfgr__pllm.html#gae57ac9dff1700d38fda734c394789539">  250</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM_DIV(x)         ((x)-1)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga121c20f7a79df054beb7d63698605b81">  253</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_SHIFT        0</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga6c5c6a2e8d760ad7da85ae2c8076ee31">  254</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_MASK         0x3</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">/** @defgroup rcc_pllcfgr_pllsrc PLLSRC</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"> * @brief PLL input clock source</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">@sa rcc_pllcfgr_pllsrc</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__rcc__pllcfgr__pllsrc.html#ga11f40b0b45a8647419c0eb1adaf12298">  259</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_NONE         0</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group__rcc__pllcfgr__pllsrc.html#ga7e232e659665467b36df24b629cf2206">  260</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSI16        2</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__rcc__pllcfgr__pllsrc.html#gae3a86c3918526efe2258ecbb34b91587">  261</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE          3</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/* --- RCC_CIER - Clock interrupt enable register */</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad9e6e956551977ee6154c4079a2991ba">  266</a></span>&#160;<span class="preprocessor">#define RCC_CIER_PLLRDYIE                       (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">  267</a></span>&#160;<span class="preprocessor">#define RCC_CIER_HSERDYIE                       (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac160361e00b75ce6f2b146aa28a9b1f3">  268</a></span>&#160;<span class="preprocessor">#define RCC_CIER_HSIRDYIE                       (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga7a77e3588bfc97b548db842429f4f450">  269</a></span>&#160;<span class="preprocessor">#define RCC_CIER_LSERDYIE                       (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac87846f04143aeef0fabf04ca6453f1a">  270</a></span>&#160;<span class="preprocessor">#define RCC_CIER_LSIRDYIE                       (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/* --- RCC_CIFR - Clock interrupt flag register */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0f50f7bc98c719172190873cc10bf5b5">  274</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_LSECSSF                        (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac7ca64b3739a65df1bdb70cec7be93d9">  275</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_CSSF                           (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">  276</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_PLLRDYF                        (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5d12419149aa1342fc0d0a79ae380c50">  277</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_HSERDYF                        (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga035d773e029fec439d29551774b9304a">  278</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_HSIRDYF                        (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga1559f0774dd54852c12a02bf7b867b93">  279</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_LSERDYF                        (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad1f597c9d40c025a6695824b5da27c13">  280</a></span>&#160;<span class="preprocessor">#define RCC_CIFR_LSIRDYF                        (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/* --- RCC_CICR - Clock interrupt flag register */</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaed680945ce75921ac6e96daef1393250">  284</a></span>&#160;<span class="preprocessor">#define RCC_CICR_LSECSSC                        (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5effadce798e53ab37c5aea9300b3b23">  285</a></span>&#160;<span class="preprocessor">#define RCC_CICR_CSSC                           (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3c21ea94e557cddcb31e69b7e5e190c7">  286</a></span>&#160;<span class="preprocessor">#define RCC_CICR_PLLRDYC                        (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a">  287</a></span>&#160;<span class="preprocessor">#define RCC_CICR_HSERDYC                        (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0c463351fe85650ed1f8e1fc9a1ce79d">  288</a></span>&#160;<span class="preprocessor">#define RCC_CICR_HSIRDYC                        (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5ab791dab5d2c0e53094c7150e96eb33">  289</a></span>&#160;<span class="preprocessor">#define RCC_CICR_LSERDYC                        (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4b3873e100ebe8a67fe148de1c8a9caf">  290</a></span>&#160;<span class="preprocessor">#define RCC_CICR_LSIRDYC                        (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/** @defgroup rcc_ahbrstr_rst RCC_AHBRSTR reset values</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__rcc__ahbrstr__rst.html#gab112a3594ada6f3e8462bc8a2ef5ce95">  294</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_RNGRST                      (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__rcc__ahbrstr__rst.html#ga13c85410e6181343c5e0591d0e0a14fc">  295</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_AESRST                      (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group__rcc__ahbrstr__rst.html#ga6e955ed3881dfd4a3a97b1bb13da0dde">  296</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_CRCRST                      (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__rcc__ahbrstr__rst.html#ga47a685d0179ded022bd830450f6cf0c7">  297</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_FLASHRST            (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__rcc__ahbrstr__rst.html#ga689065607d47f0fc98134bdfb8f19e53">  298</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_DMARST                      (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/** @defgroup rcc_apb1rstr_rst RCC_APBRSTRx reset values (full set)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">/** @defgroup rcc_apbrstr1_rst RCC_APBRSTR1 reset values</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr1__rst.html#ga11e830c0156eab048cb8ac60ccf0f3d1">  305</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR1_LPTIM1RST                  (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr1__rst.html#ga280c0123cdfaf8bbdd7e728bf15a9c8b">  306</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR1_LPTIM2RST                  (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr1__rst.html#ga8761a4441ccd49b3ced94348fd753e62">  307</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR1_DAC1RST                    (1 &lt;&lt; 29)</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr1__rst.html#ga074a08bb7cd0ea4490198e41b383b4a5">  308</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR1_PWRRST                             (1 &lt;&lt; 28)</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr1__rst.html#ga9642bafac5262d7161c39b8dff0c2b67">  309</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR1_DBGRST                             (1 &lt;&lt; 27)</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr1__rst.html#ga9330ac6a49da5e3b38260250814920ac">  310</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR1_UCPD2RST                   (1 &lt;&lt; 26)</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr1__rst.html#gab0a4e1c3320008d7766508f785c7159d">  311</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR1_UCPD1RST                   (1 &lt;&lt; 25)</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr1__rst.html#ga09e4d16e480df3a94978a0b1f905b924">  312</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR1_I2C2RST                    (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr1__rst.html#ga9a437b1b1be12043b06c060097ee0997">  313</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR1_I2C1RST                    (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr1__rst.html#ga2bea06d7541ab6b3f183ec66f92aa3ee">  314</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR1_LPUART1RST                 (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr1__rst.html#gaa535820cb9d504774c672655bc10d5a3">  315</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR1_USART4RST                  (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr1__rst.html#gad210d7cd72d7994c7286dd15da3d5522">  316</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR1_USART3RST                  (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr1__rst.html#ga39b9932ad794e936d02cfb2d06e2bec2">  317</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR1_USART2RST                  (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr1__rst.html#ga3fa6ac70242216cf38b26813eae44391">  318</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR1_SPI2RST                    (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr1__rst.html#ga8c193844aebf3a3f9ffca52fa2b0f655">  319</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR1_TIM7RST                    (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr1__rst.html#ga0fcb22757ca301162088914caab0487e">  320</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR1_TIM6RST                    (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr1__rst.html#gac02994806baab1d59ce466d1d68b9298">  321</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR1_TIM3RST                    (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr1__rst.html#ga6fc77a98791387d47bebceb622550baf">  322</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR1_TIM2RST                    (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/** @defgroup rcc_apbrstr2_rst RCC_APBRSTR2 reset values</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr2__rst.html#ga9cabd26f431c657f8203a3d9f319485f">  327</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR2_ADCRST                             (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr2__rst.html#ga6eac82e8f2ea5fa711b9da50702a5135">  328</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR2_TIM17RST                   (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define RCC_APBRSTR2_TIM16RST                   (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr2__rst.html#ga3b65ffa67d2eda41c25aa97f86850420">  330</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR2_TIM16RST                   (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr2__rst.html#ga3550ad51f83767cbecfd0c3e8852e0f3">  331</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR2_TIM15RST                   (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr2__rst.html#ga47a07ae9b4b068a094e9e606e2fea4a1">  332</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR2_TIM14RST                   (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr2__rst.html#gacb888ea7292e3a5b8693b09784dd7b56">  333</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR2_USART1RST                  (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr2__rst.html#ga4185deab269b48d707f07bdc8396a7a0">  334</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR2_SPI1RST                    (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr2__rst.html#gaea304eb0d282ab32011e9c56eb76b0d7">  335</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR2_TIM1RST                    (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group__rcc__apbrstr2__rst.html#ga0c568971a6ce2c89bb6587f7c860ad04">  336</a></span>&#160;<span class="preprocessor">#define RCC_APBRSTR2_SYSCFGRST                  (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">/**@}*/</span><span class="comment"></span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/** @defgroup rcc_ahbenr_en RCC_AHBENR enable values</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__rcc__ahbenr__en.html#ga84ecdd9972dd59729eb4ede668b2a639">  342</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_RNGEN                        (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__rcc__ahbenr__en.html#ga524cc652e296826620c38dcfd6c47e33">  343</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_AESEN                        (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__rcc__ahbenr__en.html#gade3ee302bf659a2bfbf75e1a00630242">  344</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN                        (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__rcc__ahbenr__en.html#gac8d9c84356530f36e7b349d38c033928">  345</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLASHEN                      (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__rcc__ahbenr__en.html#gaec179e96393fe6b94db27d42131667b6">  346</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMAEN                        (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">/** @defgroup rcc_apb1enr_en RCC_APBENRx enable values (full set)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">/** @defgroup rcc_apbenr1_en RCC_APBENR1 enable values</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__rcc__apbenr1__en.html#gab417b225a3047825e77356f0706967c4">  353</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_LPTIM1EN            (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__rcc__apbenr1__en.html#gad36e2cc2651e519f580dcee12309231a">  354</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_LPTIM2EN            (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__rcc__apbenr1__en.html#ga1e22766f6eb941a3c0d9e91d95ebfe07">  355</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_DAC1EN                      (1 &lt;&lt; 29)</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__rcc__apbenr1__en.html#ga99324657dd1adf8b0a3b55732055e6d1">  356</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_PWREN                       (1 &lt;&lt; 28)</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__rcc__apbenr1__en.html#ga2d6b84afa00844763d73ea36fb140758">  357</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_DBGEN                       (1 &lt;&lt; 27)</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__rcc__apbenr1__en.html#ga57e89308f23407ad2c939443b47a6672">  358</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_UCPD2EN                     (1 &lt;&lt; 26)</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__rcc__apbenr1__en.html#gace6b23d0c6701d365abebf569ede95e8">  359</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_UCPD1EN                     (1 &lt;&lt; 25)</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__rcc__apbenr1__en.html#ga6244d8fa4d713c4a792591a1e8de94b1">  360</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_CECEN                       (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group__rcc__apbenr1__en.html#gab3578e2f41d9aeaf9acad97e4610634e">  361</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_I2C2EN                      (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__rcc__apbenr1__en.html#gab81b671b8acda0069ed928e7b2715530">  362</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_I2C1EN                      (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__rcc__apbenr1__en.html#ga6c17ea083cb5a515d27e01fdc2ff08bc">  363</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_LPUART1EN           (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__rcc__apbenr1__en.html#ga449437a6a828ddd59804abcc426b110d">  364</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_USART4EN            (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__rcc__apbenr1__en.html#ga1dcaf0bcbd4262d50dcca03d23d8337f">  365</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_USART3EN            (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group__rcc__apbenr1__en.html#ga5b93124bda3d29b9441f4fdfa27032ad">  366</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_USART2EN            (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group__rcc__apbenr1__en.html#ga1a2b6ebd5f763811e7ad2e122f924bff">  367</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_SPI2EN                      (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__rcc__apbenr1__en.html#gafdfb2f7345df75e3ea1aa6b00ae12cdd">  368</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_WWDGEN                      (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group__rcc__apbenr1__en.html#ga96e4940e637f5d872919098290901cef">  369</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_RTCAPBEN            (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__rcc__apbenr1__en.html#gab516266269ad3c72f276559a28f1979b">  370</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_TIM7EN                      (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group__rcc__apbenr1__en.html#gad01e81f7e4a93f0c8eae572627701724">  371</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_TIM6EN                      (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group__rcc__apbenr1__en.html#ga03f1d5ec8eb20c9c8719d0dd04987993">  372</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_TIM3EN                      (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group__rcc__apbenr1__en.html#ga7525f04b28123b969aa8132411aa5c29">  373</a></span>&#160;<span class="preprocessor">#define RCC_APBENR1_TIM2EN                      (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/** @defgroup rcc_apbenr2_en RCC_APBENR2 enable values</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group__rcc__apbenr2__en.html#ga45a2058e993b3249fa8549ae59df6143">  378</a></span>&#160;<span class="preprocessor">#define RCC_APBENR2_ADCEN                       (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group__rcc__apbenr2__en.html#ga9bf031737f9b3c60c563d03ed72cb950">  379</a></span>&#160;<span class="preprocessor">#define RCC_APBENR2_TIM17EN                     (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define RCC_APBENR2_TIM16EN                     (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group__rcc__apbenr2__en.html#ga2958e6568c987fe824d2f1be053809e2">  381</a></span>&#160;<span class="preprocessor">#define RCC_APBENR2_TIM16EN                     (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group__rcc__apbenr2__en.html#gadc5df7d932b6ec25de0d76f0e28c565a">  382</a></span>&#160;<span class="preprocessor">#define RCC_APBENR2_TIM15EN                     (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__rcc__apbenr2__en.html#ga26bc9a6d6d688435b11f1dac7dcd029a">  383</a></span>&#160;<span class="preprocessor">#define RCC_APBENR2_TIM14EN                     (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group__rcc__apbenr2__en.html#gae6fc2200f262ff397292841a744c4bfb">  384</a></span>&#160;<span class="preprocessor">#define RCC_APBENR2_USART1EN            (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group__rcc__apbenr2__en.html#gad3df3dbadaf9d4b4f216280a04a38ad0">  385</a></span>&#160;<span class="preprocessor">#define RCC_APBENR2_SPI1EN                      (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__rcc__apbenr2__en.html#gab02b38d79863391d5ad0938e5542d0ff">  386</a></span>&#160;<span class="preprocessor">#define RCC_APBENR2_TIM1EN                      (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group__rcc__apbenr2__en.html#ga9542ae577219d7d83e0bd18944136cc6">  387</a></span>&#160;<span class="preprocessor">#define RCC_APBENR2_SYSCFGEN            (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/**@}*/</span><span class="comment"></span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">/* --- RCC_AHBSMENR values ------------------------------------------------- */</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">/** @defgroup rcc_aphbsmenr_en RCC_AHBSMENR enable in sleep/stop mode values</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group__rcc__aphbsmenr__en.html#gaac2d171d91eb2b8c771ece6562c1a6e2">  395</a></span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_RNGSMEN                    (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group__rcc__aphbsmenr__en.html#ga2b427ebadbc0ae8dfa43445481987141">  396</a></span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_AESSMEN                    (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group__rcc__aphbsmenr__en.html#gaaff99d66739b79a162ee5b96ed4e5a96">  397</a></span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_CRCSMEN                    (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__rcc__aphbsmenr__en.html#gae7e12b4607165727c5d04296e397c534">  398</a></span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_SRAMSMEN                   (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__rcc__aphbsmenr__en.html#ga4ae5deb2bf72cd11dfed9d7f904543d2">  399</a></span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_FLASHSMEN                  (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group__rcc__aphbsmenr__en.html#gade8c3c4b26d67cac7cb3e0c7588445ba">  400</a></span>&#160;<span class="preprocessor">#define RCC_AHBSMENR_DMASMEN                    (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/* --- RCC_APBSMENR1 values ------------------------------------------------- */</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">/** @defgroup rcc_apbsmenr_en RCC_APBSMENR1 enable in sleep/stop mode values</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr__en.html#ga7c2b4f9819e243738a1a18ae8ffcf727">  407</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_LPTIM1SMEN                (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr__en.html#ga0b2eaa1ef3503cdad04d7b12deb1ce1f">  408</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_LPTIM2SMEN                (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr__en.html#gaa37e47ceb216b067ca6714f9434b27f5">  409</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_DAC1SMEN                  (1 &lt;&lt; 29)</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr__en.html#gaf0392e29dad3dc4a2c68260c2c4f0e50">  410</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_PWRSMEN                   (1 &lt;&lt; 28)</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr__en.html#gadef949dabb3b022492fa8693437f873d">  411</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_DBGSMEN                   (1 &lt;&lt; 27)</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr__en.html#ga22cd67d066c837f62f43f83a58ef651b">  412</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_UCPD2SMEN                 (1 &lt;&lt; 26)</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr__en.html#ga9f87f85f92e76e21601b41ad5c4c76e8">  413</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_UCPD1SMEN                 (1 &lt;&lt; 25)</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr__en.html#ga2141b0ca8a579469b38198675b741077">  414</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_CECSMEN                   (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr__en.html#ga97c2d01472167cd009ff1df960f42996">  415</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_I2C2SMEN                  (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr__en.html#gae1fd994772f8e4bf0571ae59198a5229">  416</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_I2C1SMEN                  (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr__en.html#gace199467022f2d6ef14c7c922a50bae9">  417</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_LPUART1SMEN               (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr__en.html#gaa1c6a7eb4422ccad07f730d3c8044e06">  418</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_USART4SMEN                (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr__en.html#ga894ce80bb00469029e0848d48a65b372">  419</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_USART3SMEN                (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr__en.html#gaf9baaea1d69e0f0742a8f5494a115989">  420</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_USART2SMEN                (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr__en.html#ga1eadb95ad4d059982851d9f92893fd18">  421</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_SPI2SMEN                  (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr__en.html#ga60a7fdb060f7f47a04e09bca71940efb">  422</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_WWDGSMEN                  (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr__en.html#gaa4f9e22d6f52028adabb4d3925613e90">  423</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_RTCAPBSMEN                        (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr__en.html#ga4847ee9b8f4aeebfc8544805fdc078d3">  424</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_TIM7SMEN                  (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr__en.html#ga30778750ad8f5c5f9db7cda4d859bcb6">  425</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_TIM6SMEN                  (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr__en.html#ga4ce2f0de4e0df15a9e87d35fcdaf1481">  426</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_TIM3SMEN                  (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr__en.html#ga48ce118be9f7c624143fa7274b2c14c0">  427</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR1_TIM2SMEN                  (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/* --- RCC_APBSMENR2 values ------------------------------------------------- */</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/** @defgroup rcc_apbsmenr2_en RCC_APBSMENR2 enable in sleep/stop mode values</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr2__en.html#ga8081eeef778404080c55db53731c5f7b">  434</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR2_ADCSMEN                   (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr2__en.html#ga83625787a0c19dfd16bfe7fcb25c226c">  435</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR2_TIM17SMEN                 (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define RCC_APBSMENR2_TIM16SMEN                 (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr2__en.html#ga0599e05f2f0da2677ed2bd79671648f3">  437</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR2_TIM16SMEN                 (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr2__en.html#ga73db7b1f17eeceed3d1cbe18d6e5cfe4">  438</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR2_TIM15SMEN                 (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr2__en.html#gab9e9c7bf2243c4ad07b6d154d1904e09">  439</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR2_TIM14SMEN                 (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr2__en.html#ga6e8b65ca8fc100c52d9ec2ff8435a4a8">  440</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR2_USART1SMEN                (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr2__en.html#gab9c49cfba4c4b2f15890098ff5d29501">  441</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR2_SPI1SMEN                  (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr2__en.html#gae416903818139a5948149bbd74f78a87">  442</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR2_TIM1SMEN                  (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__rcc__apbsmenr2__en.html#ga0780bc497f34d5ec9dd2531eefab2257">  443</a></span>&#160;<span class="preprocessor">#define RCC_APBSMENR2_SYSCFGSMEN                (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">/* --- RCC_CCIPR - Peripherals independent clock config register ----------- */</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaf435fd0746e39790af01effd87f7a2a2">  448</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_ADCSEL_MASK           0x3</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa93ad7ed916a85826c05408f2907b11a">  449</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_ADCSEL_SHIFT          30</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">/** @defgroup rcc_ccipr_adcsel ADCSEL</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__adcsel.html#ga7a691bcea4f13c605decd0793745d6e8">  452</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_ADCSEL_SYSCLK         0</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__adcsel.html#ga1fec58cc4e0c4ce9435943007d03609d">  453</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_ADCSEL_PLLPCLK        1</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__adcsel.html#ga70cc149106111c95f93462597bf5a2e1">  454</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_ADCSEL_HSI16          2</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3b6f58f302862c3989be3f4cc7861484">  457</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_RNGDIV_MASK           0x3</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac7aaaa67ae7f2cd1d6307f6ee359c99d">  458</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_RNGDIV_SHIFT          28</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">/** @defgroup rcc_ccipr_rngdiv RNGDIV</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__rngdiv.html#ga5c0ade3cfc8ac8796568444c00875a77">  461</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_RNGDIV_1              0</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__rngdiv.html#gaf6d3eb29c0f4504f0cb5c3fc9830c499">  462</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_RNGDIV_2              1</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__rngdiv.html#gaf649bd631f0fb8deccbe81e8b5f0977d">  463</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_RNGDIV_4              2</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__rngdiv.html#gaec0c6a5dc9800f50caa387e237a5137b">  464</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_RNGDIV_8              3</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4eda398435ade49ff56095549c93a970">  467</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_RNGSEL_MASK           0x3</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gafaacd0948e62a202b488d97faf7735a0">  468</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_RNGSEL_SHIFT          26</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">/** @defgroup rcc_ccipr_rngsel RNGSEL</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__rngsel.html#ga2eef062fa3b478195850904bd6e54e6a">  471</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_RNGSEL_NONE           0</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__rngsel.html#ga9b3c23d05791eb529bb7eedd05796150">  472</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_RNGSEL_HSI16          1</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__rngsel.html#gaaa0097d722a429b33ca0f18bb87e0042">  473</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_RNGSEL_SYSCLK         2</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__rngsel.html#ga4236de50174af580bc49d47f667c2384">  474</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_RNGSEL_PLLQCLK        3</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3cbe37294b5067434200dc3ed1619408">  477</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_TIM15SEL_MASK         0x1</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab8efe2c85fb018ddbbb1fe0f868883ee">  478</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_TIM15SEL_SHIFT        24</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">/** @defgroup rcc_ccipr_tim15sel TIM15SEL</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__tim15sel.html#ga54ecc9fcc870b4c42f485690e6e95a09">  481</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_TIM15SEL_TIMPCLK              0</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__tim15sel.html#ga16b0cc4ed8c86a02dd46313af36cb594">  482</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_TIM15SEL_PLLQCLK              1</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga896b54f412cb60ab2760c715699b87a1">  485</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_TIM1SEL_MASK          0x1</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3562e52884db2bd8fec89b5c50915686">  486</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_TIM1SEL_SHIFT         20</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">/** @defgroup rcc_ccipr_tim1sel TIM1SEL</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__tim1sel.html#ga883c301c42474de4f1bdc02618aa2d53">  489</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_TIM1SEL_TIMPCLK               0</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__tim1sel.html#ga3c9c464995e7f307921b642c84aa16bb">  490</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_TIM1SEL_PLLQCLK               1</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac32c7e32bacc9cee6dff286ca2fa7117">  493</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIM2SEL_MASK                0x3</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaee1db26bb09351ecf80b7f639e09b634">  494</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIM2SEL_SHIFT               20</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">/** @defgroup rcc_ccipr_lptim2sel LPTIM2SEL LPTIM2 Clock source selection</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__lptim2sel.html#ga1ed7a92ba4a9cb61172a55bf980c1d37">  497</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIM2SEL_PCLK                0</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__lptim2sel.html#ga0d73c09f17387b87fe022293fb218ecf">  498</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIM2SEL_LSI                 1</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__lptim2sel.html#ga325c517e749f3e098e74355b0a9b9a69">  499</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIM2SEL_HSI16               2</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__lptim2sel.html#ga3ea834e3bb8d855fd29e7fa252c446e0">  500</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIM2SEL_LSE                 3</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga7ca36fcd5e490a531d36943a840934cf">  503</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_MASK                0x3</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga82d7a59240e57b511ce68fa3f933bb39">  504</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_SHIFT               18</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">/** @defgroup rcc_ccipr_lptim1sel LPTIM1SEL LPTIM1 Clock source selection</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__lptim1sel.html#ga20d034e2cd1d2e6656166a84e02f0cf7">  507</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_PCLK                0</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__lptim1sel.html#ga6a7e86245ca41ccda03bb3878fe745d8">  508</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_LSI                 1</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__lptim1sel.html#ga325dfa64ca4d618a0e9c479a0eb09a7e">  509</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_HSI16               2</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__lptim1sel.html#gab3a2e295d6e01417ff21a544ee94e352">  510</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_LSE                 3</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaf5383de81711d047a5efcc6b46e92393">  513</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2S1SEL_MASK          0x3</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gafbd0e945c830b85c994933fa63525e76">  514</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2S1SEL_SHIFT         14</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">/** @defgroup rcc_ccipr_i2s1sel I2S1SEL I2S1 Clock source selection</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__i2s1sel.html#ga2f6a6041e037936e8af804ebf4923dd4">  517</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2S1SEL_SYSCLK                0</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__i2s1sel.html#gafcba876ad9476a2975735914c2d83858">  518</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2S1SEL_PLLPLCK               1</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__i2s1sel.html#ga36d7cdb657ce13c9aa5783685630ba95">  519</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2S1SEL_HSI16                 2</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__i2s1sel.html#gaf7896126ac5722e17daba19e9be8a0b1">  520</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2S1SEL_I2S_CKIN              2</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac9b9ae8d49787d7afef90d6227624c32">  523</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2C1SEL_MASK          0x3</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga7de0e014fadc7100dddd5b7f186bec94">  524</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2C1SEL_SHIFT         12</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">/** @defgroup rcc_ccipr_i2c1sel I2C1SEL I2C1 Clock source selection</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__i2c1sel.html#ga59fad4c6103d7e698f8d6e8195b12c3e">  527</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2C1SEL_PCLK                  0</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__i2c1sel.html#ga2304ccf1b8ec011ad6e407781c2aa5cb">  528</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2C1SEL_SYSCLK                1</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__i2c1sel.html#gafd60d1b37a28960d99cd0a37683e5c9f">  529</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_I2C1SEL_HSI16                 2</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad415652e22c1ed8727ad887b084d46c7">  532</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_MASK               0x3</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3a69b2d8cef7f4c73145cbc3a7176a6d">  533</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_SHIFT              10</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">/** @defgroup rcc_ccipr_lpuart1sel LPUART1SEL LPUART1 Clock source selection</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__lpuart1sel.html#gacb3cabf68d77437c6b9753eb8bfbb9bd">  536</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_PCLK                       0</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__lpuart1sel.html#ga4e4743383524125fd61e12d6d5512cc8">  537</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_SYSCLK                     1</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__lpuart1sel.html#ga06b2f4076f865c70f032592981c96ed7">  538</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_HSI16                      2</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__lpuart1sel.html#ga60f8d8870345bb5e1a23ceadb983154e">  539</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_LSE                        3</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaf53c655c2d3cdce81ba944195450fa0f">  542</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_CECSEL_MASK                   0x1</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga7bb45f866d4184ab5b54135d9f94cc60">  543</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_CECSEL_SHIFT                  6</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">/** @defgroup rcc_ccipr_cecsel CECSEL CEC Clock souce selection</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__cecsel.html#ga78c4ecf1b7b8b1a60f6f290393eb7707">  546</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_CECSEL_HSI16                  0</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__cecsel.html#gadb097a58cd00f342ffee744e83794762">  547</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_CECSEL_LSE                    1</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa83f0293971933e5380f314c3e4fedd5">  550</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART2SEL_MASK                0x3</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga684f0fe9a94a26b3eb242c6c13fd1374">  551</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART2SEL_SHIFT               2</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">/** @defgroup rcc_ccipr_usart2sel USART2SEL USART2 Clock source selection</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__usart2sel.html#gaad2966b7a83ea86a8f227e84ec79e7b7">  554</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART2SEL_PCLK                0</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__usart2sel.html#gada3717d6dfb3e8eea3d27710ba166e5f">  555</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART2SEL_SYSCLK              1</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__usart2sel.html#ga38469e8f8e6b317a58ad29c6e81f457d">  556</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART2SEL_HSI16               2</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__usart2sel.html#ga795aa48185ec7aa006a1e63e9ec825cf">  557</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART2SEL_LSE                 3</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga7e6fa1dd83682f47a6c9b6de45f3be81">  560</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART1SEL_MASK                0x3</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga326828a17dc7113aaa1e9043d331c9e4">  561</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART1SEL_SHIFT               0</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">/** @defgroup rcc_ccipr_usart1sel USART1SEL USART1 Clock source selection</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__usart1sel.html#gac10954df3e04b8368caa7e8c96ddaa2f">  564</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART1SEL_PCLK                0</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__usart1sel.html#ga035fc505d2314b99eb4a13d574a28b7e">  565</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART1SEL_SYSCLK              1</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__usart1sel.html#ga48386d1822af72a433ee4135fb0e2acc">  566</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART1SEL_HSI16               2</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group__rcc__ccipr__usart1sel.html#ga45ef075836da05454464ee2f1502a38c">  567</a></span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART1SEL_LSE                 3</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">/* --- RCC_BDCR - PLL Configuration Register */</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga55399cf055b6581bc74be6059cab2cf0">  572</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSCOSEL                (1 &lt;&lt; 25)</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab489bcd8bef87f479cdcc3802240aa0a">  573</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSCOEN                 (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga2b85b3ab656dfa2809b15e6e530c17a2">  574</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST                  (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga79ea6f2df75f09b17df9582037ed6a53">  575</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN                  (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga811233fc28c0285b701a2e14c7a0aa65">  577</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_SHIFT           8</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0703d555881fc61e5de42903ebd3ce8d">  578</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_MASK            0x3</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">/** @defgroup rcc_bdcr_rtcsel RTCSEL RTC Clock source selection</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group__rcc__bdcr__rtcsel.html#ga4401f21edefdb839e9a5260447480447">  581</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_NONE            0</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group__rcc__bdcr__rtcsel.html#ga07f6cd2e581dabf6d442145603033205">  582</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_LSE             1</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group__rcc__bdcr__rtcsel.html#ga66773d3ffb98fb0c7a72e39a224f1cfd">  583</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_LSI             2</span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group__rcc__bdcr__rtcsel.html#ga53af61473a4c3a211c9e6814c3b7f4fe">  584</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_HSE_DIV32       3</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga5b1ba92fa8e25dab72eb889a3f005be0">  587</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_SHIFT           3</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga931a0a46049ed8abf41a510dd11c866b">  588</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_MASK            0x3</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">/** @defgroup rcc_bdcr_lsedrv LSEDRV LSE Oscillator drive capacity</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group__rcc__bdcr__lsedrv.html#gaaee9e931128783f6810716c7ab939d64">  591</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_LOW                     0</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group__rcc__bdcr__lsedrv.html#ga0e7e3afb8feda1437a54b56b4f6c6e65">  592</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_MEDLOW          1</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group__rcc__bdcr__lsedrv.html#ga638c8dd282af96ca629bec28d730b7e5">  593</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_MEDHIGH         2</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group__rcc__bdcr__lsedrv.html#ga7dd445a1d66025dcc49212d5783a3059">  594</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_HIGH            3</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga542dffd7f8dc4da5401b54d822a22af0">  597</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP                         (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaafca81172ed857ce6b94582fcaada87c">  598</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY                         (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga00145f8814cb9a5b180d76499d97aead">  599</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON                          (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">/* --- RCC_CSR - Control/Status register ----------------------------------- */</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga675455250b91f125d52f5d347c2c0fbf">  603</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF                        (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gacabd7bbde7e78c9c8f5fd46e34771826">  604</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF                        (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">  605</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF                        (1 &lt;&lt; 29)</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga16e89534934436ee8958440882b71e6f">  606</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF                         (1 &lt;&lt; 28)</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaef30699bfeb9f66eb5eb6ba8022da8e1">  607</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PWRSTF                          (1 &lt;&lt; 27)</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4e26d2902d11e638cd0b702332f53ab1">  608</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF                         (1 &lt;&lt; 26)</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga14163f80ac0b005217eb318d0639afef">  609</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF                         (1 &lt;&lt; 25)</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gafc26c5996b14005a70afbeaa29aae716">  610</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF                            (1 &lt;&lt; 23)</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb">  611</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY                          (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">  612</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSION                           (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">/* --- Variable definitions ------------------------------------------------ */</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="group__rcc__defines.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a>;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="group__rcc__defines.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a>;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment"> * as done for F0, fake out apb2_frequency as the device does not really have</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"> * apb2 clock.</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac305858312af29247bf73aa48e59fcb6">  622</a></span>&#160;<span class="preprocessor">#define rcc_apb2_frequency rcc_apb1_frequency</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">/* --- Function prototypes ------------------------------------------------- */</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160; </div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">  626</a></span>&#160;<span class="preprocessor">#define _REG_BIT(offset, bit)            (((offset) &lt;&lt; 5) + (bit))</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">  628</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> {</div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">  629</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>,</div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">  630</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>,</div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">  631</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>,</div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">  632</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>,</div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">  633</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>,</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;};</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">  636</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> {</div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4">  637</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4">RCC_GPIOF</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gaeb28730ac7976b62103c9ffd9e5d0337">RCC_IOPENR_OFFSET</a>, 5),</div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779">  638</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779">RCC_GPIOE</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gaeb28730ac7976b62103c9ffd9e5d0337">RCC_IOPENR_OFFSET</a>, 4),</div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e">  639</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e">RCC_GPIOD</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gaeb28730ac7976b62103c9ffd9e5d0337">RCC_IOPENR_OFFSET</a>, 3),</div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea">  640</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea">RCC_GPIOC</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gaeb28730ac7976b62103c9ffd9e5d0337">RCC_IOPENR_OFFSET</a>, 2),</div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c">  641</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c">RCC_GPIOB</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gaeb28730ac7976b62103c9ffd9e5d0337">RCC_IOPENR_OFFSET</a>, 1),</div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680">  642</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680">RCC_GPIOA</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gaeb28730ac7976b62103c9ffd9e5d0337">RCC_IOPENR_OFFSET</a>, 0),</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0e7b5144f7905772665cf133f501ac4d">  644</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0e7b5144f7905772665cf133f501ac4d">RCC_RNG</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96bfd6e064baafeed32dcaff3c2994f7">RCC_AHBENR_OFFSET</a>, 18),</div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abb715c74b0a3784e422b314d26014812">  645</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abb715c74b0a3784e422b314d26014812">RCC_AES</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96bfd6e064baafeed32dcaff3c2994f7">RCC_AHBENR_OFFSET</a>, 16),</div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346">  646</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346">RCC_CRC</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96bfd6e064baafeed32dcaff3c2994f7">RCC_AHBENR_OFFSET</a>, 12),</div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0f92a304130fca288e01d45d362bc84b">  647</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0f92a304130fca288e01d45d362bc84b">RCC_FLASH</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96bfd6e064baafeed32dcaff3c2994f7">RCC_AHBENR_OFFSET</a>, 8),</div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3ae8e2842eb2835ad420db68142cb4d3">  648</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3ae8e2842eb2835ad420db68142cb4d3">RCC_DMA</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96bfd6e064baafeed32dcaff3c2994f7">RCC_AHBENR_OFFSET</a>, 0),</div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546">  649</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546">RCC_DMA1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96bfd6e064baafeed32dcaff3c2994f7">RCC_AHBENR_OFFSET</a>, 0), <span class="comment">/* Compatibility */</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac10c1e0cf96884f1ee034cd729faea26">  651</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac10c1e0cf96884f1ee034cd729faea26">RCC_LPTIM1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>, 31),</div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab31d150fec8bccd66d43232206ab15e8">  652</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab31d150fec8bccd66d43232206ab15e8">RCC_LPTIM2</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>, 30),</div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a723ade3fb17eed8c51da2a479033db1f">  653</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a723ade3fb17eed8c51da2a479033db1f">RCC_DAC1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>, 29),</div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b">  654</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b">RCC_PWR</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>, 28),</div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a444e449676063e2ebaf2ca315d57c46e">  655</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a444e449676063e2ebaf2ca315d57c46e">RCC_DBG</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>, 27),</div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa182de64d2c49288525193fcff9bf028">  656</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa182de64d2c49288525193fcff9bf028">RCC_UCPD1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>, 26),</div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6ce0c6224e5928250acdcbd2e4d3a60f">  657</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6ce0c6224e5928250acdcbd2e4d3a60f">RCC_UCPD2</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>, 25),</div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7">  658</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7">RCC_CEC</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>, 24),</div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a">  659</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a">RCC_I2C2</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>, 22),</div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0">  660</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0">RCC_I2C1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>, 21),</div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48affe5997c243f3d6fc45c5d626702f1e4">  661</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48affe5997c243f3d6fc45c5d626702f1e4">RCC_LPUART1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>, 20),</div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a789ede76dd6bcaf0bf190673fba80cb2">  662</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a789ede76dd6bcaf0bf190673fba80cb2">RCC_USART4</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>, 19),</div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155">  663</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155">RCC_USART3</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>, 18),</div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b">  664</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b">RCC_USART2</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>, 17),</div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c">  665</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c">RCC_SPI2</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>, 14),</div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb">  666</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb">RCC_TIM7</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>, 5),</div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69">  667</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69">RCC_TIM6</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>, 4),</div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf">  668</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf">RCC_TIM3</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>, 1),</div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6">  669</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6">RCC_TIM2</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>, 0),</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385">  671</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385">RCC_ADC</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga8d1a26fdffeacf305aa3d25df29a7f12">RCC_APBENR2_OFFSET</a>, 20),</div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3">  672</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3">RCC_TIM17</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga8d1a26fdffeacf305aa3d25df29a7f12">RCC_APBENR2_OFFSET</a>, 18),</div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e">  673</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e">RCC_TIM16</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga8d1a26fdffeacf305aa3d25df29a7f12">RCC_APBENR2_OFFSET</a>, 17),</div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5">  674</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5">RCC_TIM15</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga8d1a26fdffeacf305aa3d25df29a7f12">RCC_APBENR2_OFFSET</a>, 16),</div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709">  675</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709">RCC_TIM14</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga8d1a26fdffeacf305aa3d25df29a7f12">RCC_APBENR2_OFFSET</a>, 15),</div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8">  676</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8">RCC_USART1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga8d1a26fdffeacf305aa3d25df29a7f12">RCC_APBENR2_OFFSET</a>, 14),</div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953">  677</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953">RCC_SPI1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga8d1a26fdffeacf305aa3d25df29a7f12">RCC_APBENR2_OFFSET</a>, 12),</div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e">  678</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e">RCC_TIM1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga8d1a26fdffeacf305aa3d25df29a7f12">RCC_APBENR2_OFFSET</a>, 11),</div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab05a237deaa9422ce07e764f7fdafe35">  679</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab05a237deaa9422ce07e764f7fdafe35">RCC_SYSCFG</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga8d1a26fdffeacf305aa3d25df29a7f12">RCC_APBENR2_OFFSET</a>, 0),</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2f5731fc83d86f8f850c984c769ed97">  681</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2f5731fc83d86f8f850c984c769ed97">SCC_GPIOF</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac27afe4d17c55e154cc34f190cf50f02">RCC_IOPSMENR_OFFSET</a>, 5),</div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4f1793bd6ab343073e151f470113a98">  682</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4f1793bd6ab343073e151f470113a98">SCC_GPIOE</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac27afe4d17c55e154cc34f190cf50f02">RCC_IOPSMENR_OFFSET</a>, 4),</div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1646b5369fa9b52ffe45deb801dffe53">  683</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1646b5369fa9b52ffe45deb801dffe53">SCC_GPIOD</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac27afe4d17c55e154cc34f190cf50f02">RCC_IOPSMENR_OFFSET</a>, 3),</div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab212b98035b8c1d7a52c66b8a8753ea7">  684</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab212b98035b8c1d7a52c66b8a8753ea7">SCC_GPIOC</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac27afe4d17c55e154cc34f190cf50f02">RCC_IOPSMENR_OFFSET</a>, 2),</div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad2438eef51dd7790d4faac2e461f61bc">  685</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad2438eef51dd7790d4faac2e461f61bc">SCC_GPIOB</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac27afe4d17c55e154cc34f190cf50f02">RCC_IOPSMENR_OFFSET</a>, 1),</div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a44f76e63809a5df30f158bb8cbfcb4af">  686</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a44f76e63809a5df30f158bb8cbfcb4af">SCC_GPIOA</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gac27afe4d17c55e154cc34f190cf50f02">RCC_IOPSMENR_OFFSET</a>, 0),</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3d951d40e19bc5d353699a820c215035">  688</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3d951d40e19bc5d353699a820c215035">SCC_RNG</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96b5b5d8f9c6322781c2baaa5516966d">RCC_AHBSMENR_OFFSET</a>, 18),</div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afccb5beacf6a12dc2a320df8c61d9707">  689</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afccb5beacf6a12dc2a320df8c61d9707">SCC_AES</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96b5b5d8f9c6322781c2baaa5516966d">RCC_AHBSMENR_OFFSET</a>, 16),</div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a003dc04b6d63c5197748e8be1cb6bbac">  690</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a003dc04b6d63c5197748e8be1cb6bbac">SCC_CRC</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96b5b5d8f9c6322781c2baaa5516966d">RCC_AHBSMENR_OFFSET</a>, 12),</div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba4f10c84fceea8397dc7f1e8462aa9d">  691</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba4f10c84fceea8397dc7f1e8462aa9d">SCC_FLASH</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96b5b5d8f9c6322781c2baaa5516966d">RCC_AHBSMENR_OFFSET</a>, 8),</div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa5659c38a81a48fd717ebde84b64aea8">  692</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa5659c38a81a48fd717ebde84b64aea8">SCC_DMA</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96b5b5d8f9c6322781c2baaa5516966d">RCC_AHBSMENR_OFFSET</a>, 0),</div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8f015b95be3982442962991d31d45300">  693</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8f015b95be3982442962991d31d45300">SCC_DMA1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga96b5b5d8f9c6322781c2baaa5516966d">RCC_AHBSMENR_OFFSET</a>, 0), <span class="comment">/* Compatibility */</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afb4518a8ebf5a4fb8b8bc8a1bdf41d56">  695</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afb4518a8ebf5a4fb8b8bc8a1bdf41d56">SCC_LPTIM1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>, 31),</div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2f45070377967b3d2d1c255d7ff7dcad">  696</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2f45070377967b3d2d1c255d7ff7dcad">SCC_LPTIM2</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>, 30),</div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad9d5b1c7b23dd2e55772b0c5c13552b7">  697</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad9d5b1c7b23dd2e55772b0c5c13552b7">SCC_DAC1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>, 29),</div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7158c31ab3a6324ff0e6173e2f359633">  698</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7158c31ab3a6324ff0e6173e2f359633">SCC_PWR</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>, 28),</div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8ed2534524fed6b5654be26aa424a2c5">  699</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8ed2534524fed6b5654be26aa424a2c5">SCC_DBG</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>, 27),</div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1737ab7eb400ad00ef738991c331897a">  700</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1737ab7eb400ad00ef738991c331897a">SCC_UCPD1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>, 26),</div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a570f3c577e5843b04369f9aa5c7896af">  701</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a570f3c577e5843b04369f9aa5c7896af">SCC_UCPD2</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>, 25),</div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a68639fabe7c303d92b1baab33d703578">  702</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a68639fabe7c303d92b1baab33d703578">SCC_CEC</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>, 24),</div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6e133432144b494871b9fc7434a91214">  703</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6e133432144b494871b9fc7434a91214">SCC_I2C2</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>, 22),</div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aac1edecb6b1268334dd61d0be70eb8b5">  704</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aac1edecb6b1268334dd61d0be70eb8b5">SCC_I2C1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>, 21),</div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a59aa5c1c2d89a4980b5ea3d8acb5d903">  705</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a59aa5c1c2d89a4980b5ea3d8acb5d903">SCC_LPUART1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>, 20),</div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a935c241b0fd05ddbcaa8b234c2bc255b">  706</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a935c241b0fd05ddbcaa8b234c2bc255b">SCC_USART4</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>, 19),</div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6cb7ae3e16c891c789095c17603dc4fb">  707</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6cb7ae3e16c891c789095c17603dc4fb">SCC_USART3</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>, 18),</div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a69135288a08516c9d69798266b3dfebc">  708</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a69135288a08516c9d69798266b3dfebc">SCC_USART2</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>, 17),</div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1ab247d0e80dc6d1722de84c086353f3">  709</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1ab247d0e80dc6d1722de84c086353f3">SCC_SPI2</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>, 14),</div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af5a9d04a649295d00ea046c199aef838">  710</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af5a9d04a649295d00ea046c199aef838">SCC_TIM7</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>, 5),</div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4fd108426970cee3f77f2ce46ef6eaa5">  711</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4fd108426970cee3f77f2ce46ef6eaa5">SCC_TIM6</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>, 4),</div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5ac6aaf0ee19343577526860fcec24b8">  712</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5ac6aaf0ee19343577526860fcec24b8">SCC_TIM3</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>, 1),</div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a543ff20a83d7d01662982e52eeef8da3">  713</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a543ff20a83d7d01662982e52eeef8da3">SCC_TIM2</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>, 0),</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2740fd0f59ddf9c73922977ecb745f7d">  715</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2740fd0f59ddf9c73922977ecb745f7d">SCC_ADC</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga2bc87ee2e95f4d8052aeefe4f7e2886c">RCC_APBSMENR2_OFFSET</a>, 20),</div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaac7a7a85cb629254844d424c63e8b9f">  716</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaac7a7a85cb629254844d424c63e8b9f">SCC_TIM17</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga2bc87ee2e95f4d8052aeefe4f7e2886c">RCC_APBSMENR2_OFFSET</a>, 18),</div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a23a153ac487a9988800e6758fa270a07">  717</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a23a153ac487a9988800e6758fa270a07">SCC_TIM16</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga2bc87ee2e95f4d8052aeefe4f7e2886c">RCC_APBSMENR2_OFFSET</a>, 17),</div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a747f2202daa1a9c264e6d08e32c47e3f">  718</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a747f2202daa1a9c264e6d08e32c47e3f">SCC_TIM15</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga2bc87ee2e95f4d8052aeefe4f7e2886c">RCC_APBSMENR2_OFFSET</a>, 16),</div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0237dd2bb43026e2a0ea1bf9ff056f32">  719</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0237dd2bb43026e2a0ea1bf9ff056f32">SCC_TIM14</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga2bc87ee2e95f4d8052aeefe4f7e2886c">RCC_APBSMENR2_OFFSET</a>, 15),</div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa7e9971e52b96e141dea9897359f35a1">  720</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa7e9971e52b96e141dea9897359f35a1">SCC_USART1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga2bc87ee2e95f4d8052aeefe4f7e2886c">RCC_APBSMENR2_OFFSET</a>, 14),</div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8a414df68a0855d84002160911dd77c7">  721</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8a414df68a0855d84002160911dd77c7">SCC_SPI1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga2bc87ee2e95f4d8052aeefe4f7e2886c">RCC_APBSMENR2_OFFSET</a>, 12),</div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a65c0e1c9f4b3012a9f8318984d0773">  722</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a65c0e1c9f4b3012a9f8318984d0773">SCC_TIM1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga2bc87ee2e95f4d8052aeefe4f7e2886c">RCC_APBSMENR2_OFFSET</a>, 11),</div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a731211895615288193d2a38cc4628f2d">  723</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a731211895615288193d2a38cc4628f2d">SCC_SYSCFG</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga2bc87ee2e95f4d8052aeefe4f7e2886c">RCC_APBSMENR2_OFFSET</a>, 0),</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;};</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">  726</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> {</div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb">  727</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb">RST_GPIOF</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga703d6b49eb63290b362997bbc2243cbc">RCC_IOPRSTR_OFFSET</a>, 5),</div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b">  728</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b">RST_GPIOE</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga703d6b49eb63290b362997bbc2243cbc">RCC_IOPRSTR_OFFSET</a>, 4),</div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e">  729</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e">RST_GPIOD</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga703d6b49eb63290b362997bbc2243cbc">RCC_IOPRSTR_OFFSET</a>, 3),</div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208">  730</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208">RST_GPIOC</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga703d6b49eb63290b362997bbc2243cbc">RCC_IOPRSTR_OFFSET</a>, 2),</div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26">  731</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26">RST_GPIOB</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga703d6b49eb63290b362997bbc2243cbc">RCC_IOPRSTR_OFFSET</a>, 1),</div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5">  732</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5">RST_GPIOA</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga703d6b49eb63290b362997bbc2243cbc">RCC_IOPRSTR_OFFSET</a>, 0),</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a5c4978b26064312e8f72d817a3d664d4">  734</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a5c4978b26064312e8f72d817a3d664d4">RST_RNG</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga0367753e8684598b702379ec4de580fc">RCC_AHBRSTR_OFFSET</a>, 18),</div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a655cddebf084e82f2cf10328b1584dc5">  735</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a655cddebf084e82f2cf10328b1584dc5">RST_AES</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga0367753e8684598b702379ec4de580fc">RCC_AHBRSTR_OFFSET</a>, 16),</div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9d098f089cf059602501a807d6907f61">  736</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9d098f089cf059602501a807d6907f61">RST_CRC</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga0367753e8684598b702379ec4de580fc">RCC_AHBRSTR_OFFSET</a>, 12),</div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a72ac72db741011450c5a2e65155a339e">  737</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a72ac72db741011450c5a2e65155a339e">RST_FLASH</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga0367753e8684598b702379ec4de580fc">RCC_AHBRSTR_OFFSET</a>, 8),</div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7b55002f7c3ed13c41edd95a3fe8343c">  738</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7b55002f7c3ed13c41edd95a3fe8343c">RST_DMA</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga0367753e8684598b702379ec4de580fc">RCC_AHBRSTR_OFFSET</a>, 0),</div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a25676006774eeb3de775e3de277a4dd2">  739</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a25676006774eeb3de775e3de277a4dd2">RST_DMA1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga0367753e8684598b702379ec4de580fc">RCC_AHBRSTR_OFFSET</a>, 0), <span class="comment">/* Compatibility */</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7fb3993883924a5e40a046fbeee8477a">  741</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7fb3993883924a5e40a046fbeee8477a">RST_LPTIM1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>, 31),</div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a25a4c22e3a551f19b5836fcb43e02ee8">  742</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a25a4c22e3a551f19b5836fcb43e02ee8">RST_LPTIM2</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>, 30),</div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae669dd01ae72273898327cdb1b93a764">  743</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae669dd01ae72273898327cdb1b93a764">RST_DAC1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>, 29),</div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044">  744</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044">RST_PWR</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>, 28),</div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af46caca0ad7a8b1e06aac3bc227d944c">  745</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af46caca0ad7a8b1e06aac3bc227d944c">RST_DBG</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>, 27),</div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9b968e0b88c5d292dfe024764062c4a6">  746</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9b968e0b88c5d292dfe024764062c4a6">RST_UCPD1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>, 26),</div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae48ab5f2b7a01710a25f0105d0624a92">  747</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae48ab5f2b7a01710a25f0105d0624a92">RST_UCPD2</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>, 25),</div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a">  748</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a">RST_CEC</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>, 24),</div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8">  749</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8">RST_I2C2</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>, 22),</div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae">  750</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae">RST_I2C1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>, 21),</div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae35488ad72f56083019e1fe396f38775">  751</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae35488ad72f56083019e1fe396f38775">RST_LPUART1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>, 20),</div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aaee8336682fa6f020a0fc7c8a7eb82f0">  752</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aaee8336682fa6f020a0fc7c8a7eb82f0">RST_USART4</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>, 19),</div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da">  753</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da">RST_USART3</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>, 18),</div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24">  754</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24">RST_USART2</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>, 17),</div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe">  755</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe">RST_SPI2</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>, 14),</div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa">  756</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa">RST_TIM7</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>, 5),</div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a">  757</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a">RST_TIM6</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>, 4),</div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3">  758</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3">RST_TIM3</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>, 1),</div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304">  759</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304">RST_TIM2</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>, 0),</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5">  761</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5">RST_ADC</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadf92e153d83c225524e5db51c2283731">RCC_APBRSTR2_OFFSET</a>, 20),</div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e">  762</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e">RST_TIM17</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadf92e153d83c225524e5db51c2283731">RCC_APBRSTR2_OFFSET</a>, 18),</div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5">  763</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5">RST_TIM16</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadf92e153d83c225524e5db51c2283731">RCC_APBRSTR2_OFFSET</a>, 17),</div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2">  764</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2">RST_TIM15</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadf92e153d83c225524e5db51c2283731">RCC_APBRSTR2_OFFSET</a>, 16),</div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247">  765</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247">RST_TIM14</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadf92e153d83c225524e5db51c2283731">RCC_APBRSTR2_OFFSET</a>, 15),</div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1">  766</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1">RST_USART1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadf92e153d83c225524e5db51c2283731">RCC_APBRSTR2_OFFSET</a>, 14),</div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc">  767</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc">RST_SPI1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadf92e153d83c225524e5db51c2283731">RCC_APBRSTR2_OFFSET</a>, 12),</div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf">  768</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf">RST_TIM1</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadf92e153d83c225524e5db51c2283731">RCC_APBRSTR2_OFFSET</a>, 11),</div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2">  769</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2">RST_SYSCFG</a> = <a class="code" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(<a class="code" href="group__rcc__defines.html#gadf92e153d83c225524e5db51c2283731">RCC_APBRSTR2_OFFSET</a>, 0),</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;};</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html">  772</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrcc__clock__scale.html">rcc_clock_scale</a> {</div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#aa27da5cdf33aaa1c9c3dc06fb065f305">  773</a></span>&#160;        <span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> <a class="code" href="structrcc__clock__scale.html#aa27da5cdf33aaa1c9c3dc06fb065f305">sysclock_source</a>;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;                </div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;        <span class="comment">/* PLL as sysclock source cfg */</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#aed590264a530cbaa6c6b6cad8cf738b8">  776</a></span>&#160;        uint8_t <a class="code" href="structrcc__clock__scale.html#aed590264a530cbaa6c6b6cad8cf738b8">pll_source</a>;</div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#a2bf2d23778fbbf37659e1f434da3fe69">  777</a></span>&#160;        uint8_t <a class="code" href="structrcc__clock__scale.html#a2bf2d23778fbbf37659e1f434da3fe69">pll_div</a>;</div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#a69c7bceb5325cbe6ca7c22bae27bf557">  778</a></span>&#160;        uint8_t <a class="code" href="structrcc__clock__scale.html#a69c7bceb5325cbe6ca7c22bae27bf557">pll_mul</a>;</div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#a9d2255db11fe3cf6958f26ff595a2f6d">  779</a></span>&#160;        uint8_t <a class="code" href="structrcc__clock__scale.html#a9d2255db11fe3cf6958f26ff595a2f6d">pllp_div</a>;</div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#a4b12cfeb8cbc7f5433f4924907641a7e">  780</a></span>&#160;        uint8_t <a class="code" href="structrcc__clock__scale.html#a4b12cfeb8cbc7f5433f4924907641a7e">pllq_div</a>;</div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#a48ecae059410e7de936ba7c4edf81a4e">  781</a></span>&#160;        uint8_t <a class="code" href="structrcc__clock__scale.html#a48ecae059410e7de936ba7c4edf81a4e">pllr_div</a>;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;        <span class="comment">/* HSI as sysclock source cfg */</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#af8ce0a31c2a77ddcb598dafde7925975">  784</a></span>&#160;        uint8_t <a class="code" href="structrcc__clock__scale.html#af8ce0a31c2a77ddcb598dafde7925975">hsisys_div</a>;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#ac1080df4a18fe56b21c8f2590940a062">  786</a></span>&#160;        uint8_t <a class="code" href="structrcc__clock__scale.html#ac1080df4a18fe56b21c8f2590940a062">hpre</a>;</div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#a031653667adc3524eed35c009eb9b7b6">  787</a></span>&#160;        uint8_t <a class="code" href="structrcc__clock__scale.html#a031653667adc3524eed35c009eb9b7b6">ppre</a>;</div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#a2d1f59079ae0d2579df3fa505027bcb2">  788</a></span>&#160;        uint8_t <a class="code" href="structrcc__clock__scale.html#a2d1f59079ae0d2579df3fa505027bcb2">flash_waitstates</a>;</div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#a9f91a8056a58aae21441803d6492de18">  789</a></span>&#160;        <span class="keyword">enum</span> <a class="code" href="group__pwr__defines.html#ga763ebcf54b3996fea95742ecf772f19f">pwr_vos_scale</a> <a class="code" href="structrcc__clock__scale.html#a9f91a8056a58aae21441803d6492de18">voltage_scale</a>;</div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#a7fbc133bd6b6f14df2821c8f1ba76ab6">  790</a></span>&#160;        uint32_t <a class="code" href="structrcc__clock__scale.html#a7fbc133bd6b6f14df2821c8f1ba76ab6">ahb_frequency</a>;</div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="structrcc__clock__scale.html#aebcb0a2d4cadd7b6f56f190bff2f09ae">  791</a></span>&#160;        uint32_t <a class="code" href="structrcc__clock__scale.html#aebcb0a2d4cadd7b6f56f190bff2f09ae">apb_frequency</a>;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;};</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga110888bbf867801a32e47160f98acd06">  794</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga110888bbf867801a32e47160f98acd06">rcc_clock</a> {</div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a917791230f147c9d68b10202e203396a">  795</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a917791230f147c9d68b10202e203396a">RCC_CLOCK_CONFIG_LSI_32KHZ</a>,</div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a8b72a273611e787f31f150a8f9dea350">  796</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a8b72a273611e787f31f150a8f9dea350">RCC_CLOCK_CONFIG_HSI_4MHZ</a>,</div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06af159fd2391df633169eaa940ce62270c">  797</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06af159fd2391df633169eaa940ce62270c">RCC_CLOCK_CONFIG_HSI_16MHZ</a>,</div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a3e56aa17684afcc6faa14572a30444c5">  798</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a3e56aa17684afcc6faa14572a30444c5">RCC_CLOCK_CONFIG_HSI_PLL_32MHZ</a>,</div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06ab1f4a153ce50fa565e7384b7ea5af2dd">  799</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06ab1f4a153ce50fa565e7384b7ea5af2dd">RCC_CLOCK_CONFIG_HSI_PLL_64MHZ</a>,</div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a02185dfd488a65fd3396cbc10387658e">  800</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a02185dfd488a65fd3396cbc10387658e">RCC_CLOCK_CONFIG_HSE_12MHZ_PLL_64MHZ</a>,</div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06aff480cbaca166e0df3965f8a0cf02492">  801</a></span>&#160;        <a class="code" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06aff480cbaca166e0df3965f8a0cf02492">RCC_CLOCK_CONFIG_END</a></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;};</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <span class="keyword">struct </span><a class="code" href="structrcc__clock__scale.html">rcc_clock_scale</a> <a class="code" href="group__rcc__defines.html#ga98e91ee34c2bccf6919637aae7d965e1">rcc_clock_config</a>[<a class="code" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06aff480cbaca166e0df3965f8a0cf02492">RCC_CLOCK_CONFIG_END</a>];</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="rcc__common__all_8h.html">libopencm3/stm32/common/rcc_common_all.h</a>&gt;</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<a class="code" href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc);</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc);</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#gafd82204202c577cffe2a434c730bf375">rcc_set_sysclk_source</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc);</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#gaa768e6d3787b02f6dc93c8392b879ef7">rcc_wait_for_sysclk_status</a>(<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc);</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="keyword">enum</span> <a class="code" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> <a class="code" href="group__rcc__defines.html#ga229c85444fc847f9102dedab40c9165f">rcc_system_clock_source</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a>(uint32_t pllsrc);</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga20ecbc8607f58a3d8b3647724261a738">rcc_set_main_pll</a>(uint32_t source, uint32_t pllm, uint32_t plln, uint32_t pllp, uint32_t pllq, uint32_t pllr);</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga18eb2578316f07c4c152b24928498b6d">rcc_enable_pllp</a>(<span class="keywordtype">bool</span> enable);</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga66006b568fa03cf5fb081ffa90a36d8f">rcc_enable_pllq</a>(<span class="keywordtype">bool</span> enable);</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga0aa258ac09581312545b0138b694fdbb">rcc_enable_pllr</a>(<span class="keywordtype">bool</span> enable);</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga05a5e2fab5bb6e8de484b83588a29bee">rcc_set_ppre</a>(uint32_t <a class="code" href="structrcc__clock__scale.html#a031653667adc3524eed35c009eb9b7b6">ppre</a>);</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a>(uint32_t <a class="code" href="structrcc__clock__scale.html#ac1080df4a18fe56b21c8f2590940a062">hpre</a>);</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga410efa93b0d73a995d5a09c0d4a7e8a7">rcc_set_hsisys_div</a>(uint32_t hsidiv);</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#gaf49393bf435c0fe9ba573917154d03b4">rcc_set_mcopre</a>(uint32_t mcopre);</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga97a14bcd681acbfdd75141e0bd65f7c7">rcc_clock_setup</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structrcc__clock__scale.html">rcc_clock_scale</a> *clock);</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#gab596f876b0d6d5ecda0e81cf177eae3b">rcc_set_rng_clk_div</a>(uint32_t rng_div);</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__rcc__defines.html#ga7df8e8d17e0d4ddfaf0f91f08f154df7">rcc_set_peripheral_clk_sel</a>(uint32_t periph, uint32_t sel);</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<a class="code" href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="group__rcc__defines_html_ga110888bbf867801a32e47160f98acd06"><div class="ttname"><a href="group__rcc__defines.html#ga110888bbf867801a32e47160f98acd06">rcc_clock</a></div><div class="ttdeci">rcc_clock</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00794">g0/rcc.h:794</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b">RCC_PWR</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00654">g0/rcc.h:654</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a2f45070377967b3d2d1c255d7ff7dcad"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2f45070377967b3d2d1c255d7ff7dcad">SCC_LPTIM2</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00696">g0/rcc.h:696</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546">RCC_DMA1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00649">g0/rcc.h:649</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a6ce0c6224e5928250acdcbd2e4d3a60f"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6ce0c6224e5928250acdcbd2e4d3a60f">RCC_UCPD2</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00657">g0/rcc.h:657</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc">RST_SPI1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00767">g0/rcc.h:767</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718ae35488ad72f56083019e1fe396f38775"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae35488ad72f56083019e1fe396f38775">RST_LPUART1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00751">g0/rcc.h:751</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ac2f5731fc83d86f8f850c984c769ed97"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2f5731fc83d86f8f850c984c769ed97">SCC_GPIOF</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00681">g0/rcc.h:681</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2">RST_TIM15</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00764">g0/rcc.h:764</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a1646b5369fa9b52ffe45deb801dffe53"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1646b5369fa9b52ffe45deb801dffe53">SCC_GPIOD</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00683">g0/rcc.h:683</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a9d2255db11fe3cf6958f26ff595a2f6d"><div class="ttname"><a href="structrcc__clock__scale.html#a9d2255db11fe3cf6958f26ff595a2f6d">rcc_clock_scale::pllp_div</a></div><div class="ttdeci">uint8_t pllp_div</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00779">g0/rcc.h:779</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a1ab247d0e80dc6d1722de84c086353f3"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1ab247d0e80dc6d1722de84c086353f3">SCC_SPI2</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00709">g0/rcc.h:709</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a">RST_CEC</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00748">g0/rcc.h:748</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga703d6b49eb63290b362997bbc2243cbc"><div class="ttname"><a href="group__rcc__defines.html#ga703d6b49eb63290b362997bbc2243cbc">RCC_IOPRSTR_OFFSET</a></div><div class="ttdeci">#define RCC_IOPRSTR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00045">g0/rcc.h:45</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a48ecae059410e7de936ba7c4edf81a4e"><div class="ttname"><a href="structrcc__clock__scale.html#a48ecae059410e7de936ba7c4edf81a4e">rcc_clock_scale::pllr_div</a></div><div class="ttdeci">uint8_t pllr_div</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00781">g0/rcc.h:781</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga05a5e2fab5bb6e8de484b83588a29bee"><div class="ttname"><a href="group__rcc__defines.html#ga05a5e2fab5bb6e8de484b83588a29bee">rcc_set_ppre</a></div><div class="ttdeci">void rcc_set_ppre(uint32_t ppre)</div><div class="ttdoc">Configure APB peripheral clock prescaler. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00387">rcc.c:387</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga2297cce07d5113023bf8eff03fc62c66"><div class="ttname"><a href="group__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a></div><div class="ttdeci">void rcc_css_disable(void)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00206">rcc.c:206</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aa182de64d2c49288525193fcff9bf028"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa182de64d2c49288525193fcff9bf028">RCC_UCPD1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00656">g0/rcc.h:656</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga4bd6185a4613aaa3ee5447c3d86ba718"><div class="ttname"><a href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a></div><div class="ttdeci">rcc_periph_rst</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00726">g0/rcc.h:726</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a570f3c577e5843b04369f9aa5c7896af"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a570f3c577e5843b04369f9aa5c7896af">SCC_UCPD2</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00701">g0/rcc.h:701</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a0237dd2bb43026e2a0ea1bf9ff056f32"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0237dd2bb43026e2a0ea1bf9ff056f32">SCC_TIM14</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00719">g0/rcc.h:719</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe">RST_SPI2</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00755">g0/rcc.h:755</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aa7e9971e52b96e141dea9897359f35a1"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa7e9971e52b96e141dea9897359f35a1">SCC_USART1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00720">g0/rcc.h:720</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aba4f10c84fceea8397dc7f1e8462aa9d"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba4f10c84fceea8397dc7f1e8462aa9d">SCC_FLASH</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00691">g0/rcc.h:691</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26">RST_GPIOB</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00731">g0/rcc.h:731</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aa5659c38a81a48fd717ebde84b64aea8"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa5659c38a81a48fd717ebde84b64aea8">SCC_DMA</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00692">g0/rcc.h:692</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c">RCC_SPI2</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00665">g0/rcc.h:665</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00632">g0/rcc.h:632</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb">RST_GPIOF</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00727">g0/rcc.h:727</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a0f92a304130fca288e01d45d362bc84b"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0f92a304130fca288e01d45d362bc84b">RCC_FLASH</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00647">g0/rcc.h:647</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gab1b45443e00d0774628de632257ba9f4"><div class="ttname"><a href="group__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a></div><div class="ttdeci">void rcc_css_int_clear(void)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00211">rcc.c:211</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8">RCC_USART1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00676">g0/rcc.h:676</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga110888bbf867801a32e47160f98acd06a02185dfd488a65fd3396cbc10387658e"><div class="ttname"><a href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a02185dfd488a65fd3396cbc10387658e">RCC_CLOCK_CONFIG_HSE_12MHZ_PLL_64MHZ</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00800">g0/rcc.h:800</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e">RST_TIM17</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00762">g0/rcc.h:762</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ad2438eef51dd7790d4faac2e461f61bc"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad2438eef51dd7790d4faac2e461f61bc">SCC_GPIOB</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00685">g0/rcc.h:685</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a731211895615288193d2a38cc4628f2d"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a731211895615288193d2a38cc4628f2d">SCC_SYSCFG</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00723">g0/rcc.h:723</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a1a65c0e1c9f4b3012a9f8318984d0773"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a65c0e1c9f4b3012a9f8318984d0773">SCC_TIM1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00722">g0/rcc.h:722</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5">RST_TIM16</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00763">g0/rcc.h:763</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718ae48ab5f2b7a01710a25f0105d0624a92"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae48ab5f2b7a01710a25f0105d0624a92">RST_UCPD2</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00747">g0/rcc.h:747</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a25676006774eeb3de775e3de277a4dd2"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a25676006774eeb3de775e3de277a4dd2">RST_DMA1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00739">g0/rcc.h:739</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga97a14bcd681acbfdd75141e0bd65f7c7"><div class="ttname"><a href="group__rcc__defines.html#ga97a14bcd681acbfdd75141e0bd65f7c7">rcc_clock_setup</a></div><div class="ttdeci">void rcc_clock_setup(const struct rcc_clock_scale *clock)</div><div class="ttdoc">Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI). </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00439">rcc.c:439</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a69c7bceb5325cbe6ca7c22bae27bf557"><div class="ttname"><a href="structrcc__clock__scale.html#a69c7bceb5325cbe6ca7c22bae27bf557">rcc_clock_scale::pll_mul</a></div><div class="ttdeci">uint8_t pll_mul</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00778">g0/rcc.h:778</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga9ace0692a17320b9db01d669da358352"><div class="ttname"><a href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a></div><div class="ttdeci">#define _REG_BIT(offset, bit)</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00626">g0/rcc.h:626</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gae192b2cd0f37124db5ed76d599a5671b"><div class="ttname"><a href="group__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a></div><div class="ttdeci">void rcc_set_hpre(uint32_t hpre)</div><div class="ttdoc">Configure AHB peripheral clock prescaler. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00400">rcc.c:400</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gadff8b4032bd27427245583a3968aaed9"><div class="ttname"><a href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a></div><div class="ttdeci">#define RCC_APBENR1_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00057">g0/rcc.h:57</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a747f2202daa1a9c264e6d08e32c47e3f"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a747f2202daa1a9c264e6d08e32c47e3f">SCC_TIM15</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00718">g0/rcc.h:718</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga96b5b5d8f9c6322781c2baaa5516966d"><div class="ttname"><a href="group__rcc__defines.html#ga96b5b5d8f9c6322781c2baaa5516966d">RCC_AHBSMENR_OFFSET</a></div><div class="ttdeci">#define RCC_AHBSMENR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00063">g0/rcc.h:63</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a543ff20a83d7d01662982e52eeef8da3"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a543ff20a83d7d01662982e52eeef8da3">SCC_TIM2</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00713">g0/rcc.h:713</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680">RCC_GPIOA</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00642">g0/rcc.h:642</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_aebcb0a2d4cadd7b6f56f190bff2f09ae"><div class="ttname"><a href="structrcc__clock__scale.html#aebcb0a2d4cadd7b6f56f190bff2f09ae">rcc_clock_scale::apb_frequency</a></div><div class="ttdeci">uint32_t apb_frequency</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00791">g0/rcc.h:791</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4">RCC_GPIOF</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00637">g0/rcc.h:637</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48af5a9d04a649295d00ea046c199aef838"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af5a9d04a649295d00ea046c199aef838">SCC_TIM7</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00710">g0/rcc.h:710</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00631">g0/rcc.h:631</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gafd82204202c577cffe2a434c730bf375"><div class="ttname"><a href="group__rcc__defines.html#gafd82204202c577cffe2a434c730bf375">rcc_set_sysclk_source</a></div><div class="ttdeci">void rcc_set_sysclk_source(enum rcc_osc osc)</div><div class="ttdoc">Set the Source for the System Clock. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00225">rcc.c:225</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a7fb3993883924a5e40a046fbeee8477a"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7fb3993883924a5e40a046fbeee8477a">RST_LPTIM1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00741">g0/rcc.h:741</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga110888bbf867801a32e47160f98acd06ab1f4a153ce50fa565e7384b7ea5af2dd"><div class="ttname"><a href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06ab1f4a153ce50fa565e7384b7ea5af2dd">RCC_CLOCK_CONFIG_HSI_PLL_64MHZ</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00799">g0/rcc.h:799</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a789ede76dd6bcaf0bf190673fba80cb2"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a789ede76dd6bcaf0bf190673fba80cb2">RCC_USART4</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00662">g0/rcc.h:662</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8">RST_I2C2</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00749">g0/rcc.h:749</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a444e449676063e2ebaf2ca315d57c46e"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a444e449676063e2ebaf2ca315d57c46e">RCC_DBG</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00655">g0/rcc.h:655</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b">RCC_USART2</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00664">g0/rcc.h:664</a></div></div>
<div class="ttc" id="rcc__common__all_8h_html"><div class="ttname"><a href="rcc__common__all_8h.html">rcc_common_all.h</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga0d3d34d807e0934127960914833a1b4d"><div class="ttname"><a href="group__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a></div><div class="ttdeci">int rcc_css_int_flag(void)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00216">rcc.c:216</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ad9d5b1c7b23dd2e55772b0c5c13552b7"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad9d5b1c7b23dd2e55772b0c5c13552b7">SCC_DAC1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00697">g0/rcc.h:697</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718ae669dd01ae72273898327cdb1b93a764"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae669dd01ae72273898327cdb1b93a764">RST_DAC1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00743">g0/rcc.h:743</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gadf92e153d83c225524e5db51c2283731"><div class="ttname"><a href="group__rcc__defines.html#gadf92e153d83c225524e5db51c2283731">RCC_APBRSTR2_OFFSET</a></div><div class="ttdeci">#define RCC_APBRSTR2_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00051">g0/rcc.h:51</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga110888bbf867801a32e47160f98acd06a917791230f147c9d68b10202e203396a"><div class="ttname"><a href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a917791230f147c9d68b10202e203396a">RCC_CLOCK_CONFIG_LSI_32KHZ</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00795">g0/rcc.h:795</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a655cddebf084e82f2cf10328b1584dc5"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a655cddebf084e82f2cf10328b1584dc5">RST_AES</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00735">g0/rcc.h:735</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_af8ce0a31c2a77ddcb598dafde7925975"><div class="ttname"><a href="structrcc__clock__scale.html#af8ce0a31c2a77ddcb598dafde7925975">rcc_clock_scale::hsisys_div</a></div><div class="ttdeci">uint8_t hsisys_div</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00784">g0/rcc.h:784</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718af46caca0ad7a8b1e06aac3bc227d944c"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af46caca0ad7a8b1e06aac3bc227d944c">RST_DBG</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00745">g0/rcc.h:745</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ab31d150fec8bccd66d43232206ab15e8"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab31d150fec8bccd66d43232206ab15e8">RCC_LPTIM2</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00652">g0/rcc.h:652</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a3ae8e2842eb2835ad420db68142cb4d3"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3ae8e2842eb2835ad420db68142cb4d3">RCC_DMA</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00648">g0/rcc.h:648</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga86f90a27c26bc25e22999419f7d08622"><div class="ttname"><a href="group__rcc__defines.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a></div><div class="ttdeci">uint32_t rcc_ahb_frequency</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00042">rcc.c:42</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e">RCC_TIM16</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00673">g0/rcc.h:673</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaddb943f9f25dc2df52890c90d468f373"><div class="ttname"><a href="group__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a></div><div class="ttdeci">void rcc_css_enable(void)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00201">rcc.c:201</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><div class="ttname"><a href="group__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a></div><div class="ttdeci">void rcc_set_pll_source(uint32_t pllsrc)</div><div class="ttdoc">Configure pll source. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00315">rcc.c:315</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_ac1080df4a18fe56b21c8f2590940a062"><div class="ttname"><a href="structrcc__clock__scale.html#ac1080df4a18fe56b21c8f2590940a062">rcc_clock_scale::hpre</a></div><div class="ttdeci">uint8_t hpre</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00786">g0/rcc.h:786</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a59aa5c1c2d89a4980b5ea3d8acb5d903"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a59aa5c1c2d89a4980b5ea3d8acb5d903">SCC_LPUART1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00705">g0/rcc.h:705</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346">RCC_CRC</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00646">g0/rcc.h:646</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48afccb5beacf6a12dc2a320df8c61d9707"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afccb5beacf6a12dc2a320df8c61d9707">SCC_AES</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00689">g0/rcc.h:689</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga110888bbf867801a32e47160f98acd06aff480cbaca166e0df3965f8a0cf02492"><div class="ttname"><a href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06aff480cbaca166e0df3965f8a0cf02492">RCC_CLOCK_CONFIG_END</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00801">g0/rcc.h:801</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e">RCC_TIM1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00678">g0/rcc.h:678</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga110888bbf867801a32e47160f98acd06a3e56aa17684afcc6faa14572a30444c5"><div class="ttname"><a href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a3e56aa17684afcc6faa14572a30444c5">RCC_CLOCK_CONFIG_HSI_PLL_32MHZ</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00798">g0/rcc.h:798</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00633">g0/rcc.h:633</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7">RCC_CEC</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00658">g0/rcc.h:658</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5">RST_ADC</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00761">g0/rcc.h:761</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779">RCC_GPIOE</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00638">g0/rcc.h:638</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1">RST_USART1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00766">g0/rcc.h:766</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b">RST_GPIOE</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00728">g0/rcc.h:728</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a25a4c22e3a551f19b5836fcb43e02ee8"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a25a4c22e3a551f19b5836fcb43e02ee8">RST_LPTIM2</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00742">g0/rcc.h:742</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ac10c1e0cf96884f1ee034cd729faea26"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac10c1e0cf96884f1ee034cd729faea26">RCC_LPTIM1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00651">g0/rcc.h:651</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a723ade3fb17eed8c51da2a479033db1f"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a723ade3fb17eed8c51da2a479033db1f">RCC_DAC1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00653">g0/rcc.h:653</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a0e7b5144f7905772665cf133f501ac4d"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0e7b5144f7905772665cf133f501ac4d">RCC_RNG</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00644">g0/rcc.h:644</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ab212b98035b8c1d7a52c66b8a8753ea7"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab212b98035b8c1d7a52c66b8a8753ea7">SCC_GPIOC</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00684">g0/rcc.h:684</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga98e91ee34c2bccf6919637aae7d965e1"><div class="ttname"><a href="group__rcc__defines.html#ga98e91ee34c2bccf6919637aae7d965e1">rcc_clock_config</a></div><div class="ttdeci">const struct rcc_clock_scale rcc_clock_config[RCC_CLOCK_CONFIG_END]</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00045">rcc.c:45</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044">RST_PWR</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00744">g0/rcc.h:744</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga410efa93b0d73a995d5a09c0d4a7e8a7"><div class="ttname"><a href="group__rcc__defines.html#ga410efa93b0d73a995d5a09c0d4a7e8a7">rcc_set_hsisys_div</a></div><div class="ttdeci">void rcc_set_hsisys_div(uint32_t hsidiv)</div><div class="ttdoc">Configure HSI16 clock division factor to feed SYSCLK. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00413">rcc.c:413</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a031653667adc3524eed35c009eb9b7b6"><div class="ttname"><a href="structrcc__clock__scale.html#a031653667adc3524eed35c009eb9b7b6">rcc_clock_scale::ppre</a></div><div class="ttdeci">uint8_t ppre</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00787">g0/rcc.h:787</a></div></div>
<div class="ttc" id="common_8h_html_a67019e6c1b6d267f6f85fbb577f0f286"><div class="ttname"><a href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div><div class="ttdeci">#define END_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00034">common.h:34</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf">RCC_TIM3</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00668">g0/rcc.h:668</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a9b968e0b88c5d292dfe024764062c4a6"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9b968e0b88c5d292dfe024764062c4a6">RST_UCPD1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00746">g0/rcc.h:746</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga81b16ade2e5d6e024f36e3d568a9fd97"><div class="ttname"><a href="group__rcc__defines.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a></div><div class="ttdeci">void rcc_osc_on(enum rcc_osc osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00128">rcc.c:128</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ab05a237deaa9422ce07e764f7fdafe35"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab05a237deaa9422ce07e764f7fdafe35">RCC_SYSCFG</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00679">g0/rcc.h:679</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a68639fabe7c303d92b1baab33d703578"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a68639fabe7c303d92b1baab33d703578">SCC_CEC</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00702">g0/rcc.h:702</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a">RCC_I2C2</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00659">g0/rcc.h:659</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709">RCC_TIM14</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00675">g0/rcc.h:675</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga229c85444fc847f9102dedab40c9165f"><div class="ttname"><a href="group__rcc__defines.html#ga229c85444fc847f9102dedab40c9165f">rcc_system_clock_source</a></div><div class="ttdeci">enum rcc_osc rcc_system_clock_source(void)</div><div class="ttdoc">Return the clock source which is used as system clock. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00260">rcc.c:260</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48afb4518a8ebf5a4fb8b8bc8a1bdf41d56"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afb4518a8ebf5a4fb8b8bc8a1bdf41d56">SCC_LPTIM1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00695">g0/rcc.h:695</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e">RCC_GPIOD</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00639">g0/rcc.h:639</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0">RCC_I2C1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00660">g0/rcc.h:660</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga110888bbf867801a32e47160f98acd06af159fd2391df633169eaa940ce62270c"><div class="ttname"><a href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06af159fd2391df633169eaa940ce62270c">RCC_CLOCK_CONFIG_HSI_16MHZ</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00797">g0/rcc.h:797</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a003dc04b6d63c5197748e8be1cb6bbac"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a003dc04b6d63c5197748e8be1cb6bbac">SCC_CRC</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00690">g0/rcc.h:690</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953">RCC_SPI1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00677">g0/rcc.h:677</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a44f76e63809a5df30f158bb8cbfcb4af"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a44f76e63809a5df30f158bb8cbfcb4af">SCC_GPIOA</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00686">g0/rcc.h:686</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a">RST_TIM6</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00757">g0/rcc.h:757</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da">RST_USART3</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00753">g0/rcc.h:753</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a3d951d40e19bc5d353699a820c215035"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3d951d40e19bc5d353699a820c215035">SCC_RNG</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00688">g0/rcc.h:688</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a7158c31ab3a6324ff0e6173e2f359633"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7158c31ab3a6324ff0e6173e2f359633">SCC_PWR</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00698">g0/rcc.h:698</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a4fd108426970cee3f77f2ce46ef6eaa5"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4fd108426970cee3f77f2ce46ef6eaa5">SCC_TIM6</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00711">g0/rcc.h:711</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga110888bbf867801a32e47160f98acd06a8b72a273611e787f31f150a8f9dea350"><div class="ttname"><a href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a8b72a273611e787f31f150a8f9dea350">RCC_CLOCK_CONFIG_HSI_4MHZ</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00796">g0/rcc.h:796</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga0aa258ac09581312545b0138b694fdbb"><div class="ttname"><a href="group__rcc__defines.html#ga0aa258ac09581312545b0138b694fdbb">rcc_enable_pllr</a></div><div class="ttdeci">void rcc_enable_pllr(bool enable)</div><div class="ttdoc">Enable PLL R clock output. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00374">rcc.c:374</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a935c241b0fd05ddbcaa8b234c2bc255b"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a935c241b0fd05ddbcaa8b234c2bc255b">SCC_USART4</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00706">g0/rcc.h:706</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga0367753e8684598b702379ec4de580fc"><div class="ttname"><a href="group__rcc__defines.html#ga0367753e8684598b702379ec4de580fc">RCC_AHBRSTR_OFFSET</a></div><div class="ttdeci">#define RCC_AHBRSTR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00047">g0/rcc.h:47</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a8f015b95be3982442962991d31d45300"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8f015b95be3982442962991d31d45300">SCC_DMA1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00693">g0/rcc.h:693</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea">RCC_GPIOC</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00640">g0/rcc.h:640</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48affe5997c243f3d6fc45c5d626702f1e4"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48affe5997c243f3d6fc45c5d626702f1e4">RCC_LPUART1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00661">g0/rcc.h:661</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c">RCC_GPIOB</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00641">g0/rcc.h:641</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3">RCC_TIM17</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00672">g0/rcc.h:672</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5">RCC_TIM15</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00674">g0/rcc.h:674</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga9e2cfda178ca761a97613021733630e3"><div class="ttname"><a href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a></div><div class="ttdeci">#define RCC_APBRSTR1_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00049">g0/rcc.h:49</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155">RCC_USART3</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00663">g0/rcc.h:663</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a2bf2d23778fbbf37659e1f434da3fe69"><div class="ttname"><a href="structrcc__clock__scale.html#a2bf2d23778fbbf37659e1f434da3fe69">rcc_clock_scale::pll_div</a></div><div class="ttdeci">uint8_t pll_div</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00777">g0/rcc.h:777</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a1737ab7eb400ad00ef738991c331897a"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1737ab7eb400ad00ef738991c331897a">SCC_UCPD1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00700">g0/rcc.h:700</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a6e133432144b494871b9fc7434a91214"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6e133432144b494871b9fc7434a91214">SCC_I2C2</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00703">g0/rcc.h:703</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a69135288a08516c9d69798266b3dfebc"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a69135288a08516c9d69798266b3dfebc">SCC_USART2</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00708">g0/rcc.h:708</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00630">g0/rcc.h:630</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e">RST_GPIOD</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00729">g0/rcc.h:729</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a9f91a8056a58aae21441803d6492de18"><div class="ttname"><a href="structrcc__clock__scale.html#a9f91a8056a58aae21441803d6492de18">rcc_clock_scale::voltage_scale</a></div><div class="ttdeci">enum pwr_vos_scale voltage_scale</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00789">g0/rcc.h:789</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304">RST_TIM2</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00759">g0/rcc.h:759</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3">RST_TIM3</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00758">g0/rcc.h:758</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae">RST_I2C1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00750">g0/rcc.h:750</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gab596f876b0d6d5ecda0e81cf177eae3b"><div class="ttname"><a href="group__rcc__defines.html#gab596f876b0d6d5ecda0e81cf177eae3b">rcc_set_rng_clk_div</a></div><div class="ttdeci">void rcc_set_rng_clk_div(uint32_t rng_div)</div><div class="ttdoc">Setup RNG Peripheral Clock Divider. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00492">rcc.c:492</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00629">g0/rcc.h:629</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48abb715c74b0a3784e422b314d26014812"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abb715c74b0a3784e422b314d26014812">RCC_AES</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00645">g0/rcc.h:645</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga494d7ee62832e026b1588a352b90e203"><div class="ttname"><a href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a></div><div class="ttdeci">#define RCC_APBSMENR1_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00065">g0/rcc.h:65</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga7df8e8d17e0d4ddfaf0f91f08f154df7"><div class="ttname"><a href="group__rcc__defines.html#ga7df8e8d17e0d4ddfaf0f91f08f154df7">rcc_set_peripheral_clk_sel</a></div><div class="ttdeci">void rcc_set_peripheral_clk_sel(uint32_t periph, uint32_t sel)</div><div class="ttdoc">Set the peripheral clock source. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00503">rcc.c:503</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a8ed2534524fed6b5654be26aa424a2c5"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8ed2534524fed6b5654be26aa424a2c5">SCC_DBG</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00699">g0/rcc.h:699</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aaac7a7a85cb629254844d424c63e8b9f"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaac7a7a85cb629254844d424c63e8b9f">SCC_TIM17</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00716">g0/rcc.h:716</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa">RST_TIM7</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00756">g0/rcc.h:756</a></div></div>
<div class="ttc" id="group__pwr__defines_html_ga763ebcf54b3996fea95742ecf772f19f"><div class="ttname"><a href="group__pwr__defines.html#ga763ebcf54b3996fea95742ecf772f19f">pwr_vos_scale</a></div><div class="ttdeci">pwr_vos_scale</div><div class="ttdef"><b>Definition:</b> <a href="g0_2pwr_8h_source.html#l00181">g0/pwr.h:181</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6">RCC_TIM2</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00669">g0/rcc.h:669</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a6cb7ae3e16c891c789095c17603dc4fb"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6cb7ae3e16c891c789095c17603dc4fb">SCC_USART3</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00707">g0/rcc.h:707</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718aaee8336682fa6f020a0fc7c8a7eb82f0"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aaee8336682fa6f020a0fc7c8a7eb82f0">RST_USART4</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00752">g0/rcc.h:752</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a8a414df68a0855d84002160911dd77c7"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8a414df68a0855d84002160911dd77c7">SCC_SPI1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00721">g0/rcc.h:721</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a2740fd0f59ddf9c73922977ecb745f7d"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2740fd0f59ddf9c73922977ecb745f7d">SCC_ADC</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00715">g0/rcc.h:715</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaf49393bf435c0fe9ba573917154d03b4"><div class="ttname"><a href="group__rcc__defines.html#gaf49393bf435c0fe9ba573917154d03b4">rcc_set_mcopre</a></div><div class="ttdeci">void rcc_set_mcopre(uint32_t mcopre)</div><div class="ttdoc">Configure mco prescaler. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00426">rcc.c:426</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385">RCC_ADC</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00671">g0/rcc.h:671</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb">RCC_TIM7</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00666">g0/rcc.h:666</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aa4f1793bd6ab343073e151f470113a98"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4f1793bd6ab343073e151f470113a98">SCC_GPIOE</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00682">g0/rcc.h:682</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga54c7db24941f636ee238833c481ada48"><div class="ttname"><a href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a></div><div class="ttdeci">rcc_periph_clken</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00636">g0/rcc.h:636</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaa1594220dae1eb3f9aa3dc30db60d8d1"><div class="ttname"><a href="group__rcc__defines.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a></div><div class="ttdeci">uint32_t rcc_apb1_frequency</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00043">rcc.c:43</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaa768e6d3787b02f6dc93c8392b879ef7"><div class="ttname"><a href="group__rcc__defines.html#gaa768e6d3787b02f6dc93c8392b879ef7">rcc_wait_for_sysclk_status</a></div><div class="ttdeci">void rcc_wait_for_sysclk_status(enum rcc_osc osc)</div><div class="ttdoc">Wait until system clock switched to given oscillator. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00283">rcc.c:283</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48aac1edecb6b1268334dd61d0be70eb8b5"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aac1edecb6b1268334dd61d0be70eb8b5">SCC_I2C1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00704">g0/rcc.h:704</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208">RST_GPIOC</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00730">g0/rcc.h:730</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a5ac6aaf0ee19343577526860fcec24b8"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5ac6aaf0ee19343577526860fcec24b8">SCC_TIM3</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00712">g0/rcc.h:712</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247">RST_TIM14</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00765">g0/rcc.h:765</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69">RCC_TIM6</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00667">g0/rcc.h:667</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_aed590264a530cbaa6c6b6cad8cf738b8"><div class="ttname"><a href="structrcc__clock__scale.html#aed590264a530cbaa6c6b6cad8cf738b8">rcc_clock_scale::pll_source</a></div><div class="ttdeci">uint8_t pll_source</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00776">g0/rcc.h:776</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a7b55002f7c3ed13c41edd95a3fe8343c"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7b55002f7c3ed13c41edd95a3fe8343c">RST_DMA</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00738">g0/rcc.h:738</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5">RST_GPIOA</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00732">g0/rcc.h:732</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_aa27da5cdf33aaa1c9c3dc06fb065f305"><div class="ttname"><a href="structrcc__clock__scale.html#aa27da5cdf33aaa1c9c3dc06fb065f305">rcc_clock_scale::sysclock_source</a></div><div class="ttdeci">enum rcc_osc sysclock_source</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00773">g0/rcc.h:773</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga66006b568fa03cf5fb081ffa90a36d8f"><div class="ttname"><a href="group__rcc__defines.html#ga66006b568fa03cf5fb081ffa90a36d8f">rcc_enable_pllq</a></div><div class="ttdeci">void rcc_enable_pllq(bool enable)</div><div class="ttdoc">Enable PLL Q clock output. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00361">rcc.c:361</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a2d1f59079ae0d2579df3fa505027bcb2"><div class="ttname"><a href="structrcc__clock__scale.html#a2d1f59079ae0d2579df3fa505027bcb2">rcc_clock_scale::flash_waitstates</a></div><div class="ttdeci">uint8_t flash_waitstates</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00788">g0/rcc.h:788</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga68c2b48bd51903ccf423c86458194354"><div class="ttname"><a href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a></div><div class="ttdeci">rcc_osc</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00628">g0/rcc.h:628</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf">RST_TIM1</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00768">g0/rcc.h:768</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga54c7db24941f636ee238833c481ada48a23a153ac487a9988800e6758fa270a07"><div class="ttname"><a href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a23a153ac487a9988800e6758fa270a07">SCC_TIM16</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00717">g0/rcc.h:717</a></div></div>
<div class="ttc" id="pwr_8h_html"><div class="ttname"><a href="pwr_8h.html">pwr.h</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2">RST_SYSCFG</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00769">g0/rcc.h:769</a></div></div>
<div class="ttc" id="common_8h_html_acd011fce71bdd0f1884aa638d921487a"><div class="ttname"><a href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div><div class="ttdeci">#define BEGIN_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00033">common.h:33</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gac27afe4d17c55e154cc34f190cf50f02"><div class="ttname"><a href="group__rcc__defines.html#gac27afe4d17c55e154cc34f190cf50f02">RCC_IOPSMENR_OFFSET</a></div><div class="ttdeci">#define RCC_IOPSMENR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00061">g0/rcc.h:61</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html"><div class="ttname"><a href="structrcc__clock__scale.html">rcc_clock_scale</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00772">g0/rcc.h:772</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga2bc87ee2e95f4d8052aeefe4f7e2886c"><div class="ttname"><a href="group__rcc__defines.html#ga2bc87ee2e95f4d8052aeefe4f7e2886c">RCC_APBSMENR2_OFFSET</a></div><div class="ttdeci">#define RCC_APBSMENR2_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00067">g0/rcc.h:67</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a9d098f089cf059602501a807d6907f61"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9d098f089cf059602501a807d6907f61">RST_CRC</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00736">g0/rcc.h:736</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga18eb2578316f07c4c152b24928498b6d"><div class="ttname"><a href="group__rcc__defines.html#ga18eb2578316f07c4c152b24928498b6d">rcc_enable_pllp</a></div><div class="ttdeci">void rcc_enable_pllp(bool enable)</div><div class="ttdoc">Enable PLL P clock output. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00348">rcc.c:348</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga89d079556639549018fbd8d66cf5fc20"><div class="ttname"><a href="group__rcc__defines.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a></div><div class="ttdeci">void rcc_osc_off(enum rcc_osc osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00152">rcc.c:152</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a72ac72db741011450c5a2e65155a339e"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a72ac72db741011450c5a2e65155a339e">RST_FLASH</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00737">g0/rcc.h:737</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a7fbc133bd6b6f14df2821c8f1ba76ab6"><div class="ttname"><a href="structrcc__clock__scale.html#a7fbc133bd6b6f14df2821c8f1ba76ab6">rcc_clock_scale::ahb_frequency</a></div><div class="ttdeci">uint32_t ahb_frequency</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00790">g0/rcc.h:790</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaeb28730ac7976b62103c9ffd9e5d0337"><div class="ttname"><a href="group__rcc__defines.html#gaeb28730ac7976b62103c9ffd9e5d0337">RCC_IOPENR_OFFSET</a></div><div class="ttdeci">#define RCC_IOPENR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00053">g0/rcc.h:53</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga8d1a26fdffeacf305aa3d25df29a7f12"><div class="ttname"><a href="group__rcc__defines.html#ga8d1a26fdffeacf305aa3d25df29a7f12">RCC_APBENR2_OFFSET</a></div><div class="ttdeci">#define RCC_APBENR2_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00059">g0/rcc.h:59</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga96bfd6e064baafeed32dcaff3c2994f7"><div class="ttname"><a href="group__rcc__defines.html#ga96bfd6e064baafeed32dcaff3c2994f7">RCC_AHBENR_OFFSET</a></div><div class="ttdeci">#define RCC_AHBENR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00055">g0/rcc.h:55</a></div></div>
<div class="ttc" id="structrcc__clock__scale_html_a4b12cfeb8cbc7f5433f4924907641a7e"><div class="ttname"><a href="structrcc__clock__scale.html#a4b12cfeb8cbc7f5433f4924907641a7e">rcc_clock_scale::pllq_div</a></div><div class="ttdeci">uint8_t pllq_div</div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00780">g0/rcc.h:780</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718a5c4978b26064312e8f72d817a3d664d4"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a5c4978b26064312e8f72d817a3d664d4">RST_RNG</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00734">g0/rcc.h:734</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga20ecbc8607f58a3d8b3647724261a738"><div class="ttname"><a href="group__rcc__defines.html#ga20ecbc8607f58a3d8b3647724261a738">rcc_set_main_pll</a></div><div class="ttdeci">void rcc_set_main_pll(uint32_t source, uint32_t pllm, uint32_t plln, uint32_t pllp, uint32_t pllq, uint32_t pllr)</div><div class="ttdoc">Configure pll source and output frequencies. </div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00333">rcc.c:333</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24"><div class="ttname"><a href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24">RST_USART2</a></div><div class="ttdef"><b>Definition:</b> <a href="g0_2rcc_8h_source.html#l00754">g0/rcc.h:754</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9417be1a17550340f19505b8a524537b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_96c56301af2f778ffb3d6b95585a7267.html">g0</a></li><li class="navelem"><a class="el" href="g0_2rcc_8h.html">rcc.h</a></li>
    <li class="footer">Generated on Wed Aug 28 2019 23:11:21 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
