INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/InstructionMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/SignZeroExtends.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtends
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/SingleCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/SingleCycleCPUTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPUTest
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
