/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:57:44 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_sm_fast.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 9:10p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_SM_FAST_H__
#define BCHP_SM_FAST_H__

/***************************************************************************
 *SM_FAST - Soft Modem Registers
 ***************************************************************************/
#define BCHP_SM_FAST_Tx_FIFO_POINTERS            0x00403800 /* Tx FIFO Register Pointers */
#define BCHP_SM_FAST_Tx_FIFO_WATERMARK           0x00403804 /* Tx FIFO Watermark Register */
#define BCHP_SM_FAST_Tx_FIFO_DATA                0x00403808 /* Tx FIFO Data */
#define BCHP_SM_FAST_Rx_FIFO_POINTERS            0x0040380c /* Rx FIFO Register Pointers */
#define BCHP_SM_FAST_Rx_FIFO_WATERMARK           0x00403810 /* Rx FIFO Watermark Register */
#define BCHP_SM_FAST_Rx_FIFO_DATA                0x00403814 /* Rx FIFO Data */
#define BCHP_SM_FAST_DAA_ROM_TM                  0x00403818 /* DAA ROM test mode control */

/***************************************************************************
 *Tx_FIFO_POINTERS - Tx FIFO Register Pointers
 ***************************************************************************/
/* SM_FAST :: Tx_FIFO_POINTERS :: reserved0 [31:22] */
#define BCHP_SM_FAST_Tx_FIFO_POINTERS_reserved0_MASK               0xffc00000
#define BCHP_SM_FAST_Tx_FIFO_POINTERS_reserved0_SHIFT              22

/* SM_FAST :: Tx_FIFO_POINTERS :: rd_pointer [21:16] */
#define BCHP_SM_FAST_Tx_FIFO_POINTERS_rd_pointer_MASK              0x003f0000
#define BCHP_SM_FAST_Tx_FIFO_POINTERS_rd_pointer_SHIFT             16

/* SM_FAST :: Tx_FIFO_POINTERS :: reserved1 [15:14] */
#define BCHP_SM_FAST_Tx_FIFO_POINTERS_reserved1_MASK               0x0000c000
#define BCHP_SM_FAST_Tx_FIFO_POINTERS_reserved1_SHIFT              14

/* SM_FAST :: Tx_FIFO_POINTERS :: wr_pointer [13:08] */
#define BCHP_SM_FAST_Tx_FIFO_POINTERS_wr_pointer_MASK              0x00003f00
#define BCHP_SM_FAST_Tx_FIFO_POINTERS_wr_pointer_SHIFT             8

/* SM_FAST :: Tx_FIFO_POINTERS :: reserved2 [07:06] */
#define BCHP_SM_FAST_Tx_FIFO_POINTERS_reserved2_MASK               0x000000c0
#define BCHP_SM_FAST_Tx_FIFO_POINTERS_reserved2_SHIFT              6

/* SM_FAST :: Tx_FIFO_POINTERS :: fill_level [05:00] */
#define BCHP_SM_FAST_Tx_FIFO_POINTERS_fill_level_MASK              0x0000003f
#define BCHP_SM_FAST_Tx_FIFO_POINTERS_fill_level_SHIFT             0

/***************************************************************************
 *Tx_FIFO_WATERMARK - Tx FIFO Watermark Register
 ***************************************************************************/
/* SM_FAST :: Tx_FIFO_WATERMARK :: reserved0 [31:09] */
#define BCHP_SM_FAST_Tx_FIFO_WATERMARK_reserved0_MASK              0xfffffe00
#define BCHP_SM_FAST_Tx_FIFO_WATERMARK_reserved0_SHIFT             9

/* SM_FAST :: Tx_FIFO_WATERMARK :: mask [08:08] */
#define BCHP_SM_FAST_Tx_FIFO_WATERMARK_mask_MASK                   0x00000100
#define BCHP_SM_FAST_Tx_FIFO_WATERMARK_mask_SHIFT                  8

/* SM_FAST :: Tx_FIFO_WATERMARK :: reserved1 [07:06] */
#define BCHP_SM_FAST_Tx_FIFO_WATERMARK_reserved1_MASK              0x000000c0
#define BCHP_SM_FAST_Tx_FIFO_WATERMARK_reserved1_SHIFT             6

/* SM_FAST :: Tx_FIFO_WATERMARK :: watermark [05:00] */
#define BCHP_SM_FAST_Tx_FIFO_WATERMARK_watermark_MASK              0x0000003f
#define BCHP_SM_FAST_Tx_FIFO_WATERMARK_watermark_SHIFT             0

/***************************************************************************
 *Tx_FIFO_DATA - Tx FIFO Data
 ***************************************************************************/
/* SM_FAST :: Tx_FIFO_DATA :: data [31:00] */
#define BCHP_SM_FAST_Tx_FIFO_DATA_data_MASK                        0xffffffff
#define BCHP_SM_FAST_Tx_FIFO_DATA_data_SHIFT                       0

/***************************************************************************
 *Rx_FIFO_POINTERS - Rx FIFO Register Pointers
 ***************************************************************************/
/* SM_FAST :: Rx_FIFO_POINTERS :: reserved0 [31:22] */
#define BCHP_SM_FAST_Rx_FIFO_POINTERS_reserved0_MASK               0xffc00000
#define BCHP_SM_FAST_Rx_FIFO_POINTERS_reserved0_SHIFT              22

/* SM_FAST :: Rx_FIFO_POINTERS :: rd_pointer [21:16] */
#define BCHP_SM_FAST_Rx_FIFO_POINTERS_rd_pointer_MASK              0x003f0000
#define BCHP_SM_FAST_Rx_FIFO_POINTERS_rd_pointer_SHIFT             16

/* SM_FAST :: Rx_FIFO_POINTERS :: reserved1 [15:14] */
#define BCHP_SM_FAST_Rx_FIFO_POINTERS_reserved1_MASK               0x0000c000
#define BCHP_SM_FAST_Rx_FIFO_POINTERS_reserved1_SHIFT              14

/* SM_FAST :: Rx_FIFO_POINTERS :: wr_pointer [13:08] */
#define BCHP_SM_FAST_Rx_FIFO_POINTERS_wr_pointer_MASK              0x00003f00
#define BCHP_SM_FAST_Rx_FIFO_POINTERS_wr_pointer_SHIFT             8

/* SM_FAST :: Rx_FIFO_POINTERS :: reserved2 [07:06] */
#define BCHP_SM_FAST_Rx_FIFO_POINTERS_reserved2_MASK               0x000000c0
#define BCHP_SM_FAST_Rx_FIFO_POINTERS_reserved2_SHIFT              6

/* SM_FAST :: Rx_FIFO_POINTERS :: fill_level [05:00] */
#define BCHP_SM_FAST_Rx_FIFO_POINTERS_fill_level_MASK              0x0000003f
#define BCHP_SM_FAST_Rx_FIFO_POINTERS_fill_level_SHIFT             0

/***************************************************************************
 *Rx_FIFO_WATERMARK - Rx FIFO Watermark Register
 ***************************************************************************/
/* SM_FAST :: Rx_FIFO_WATERMARK :: reserved0 [31:09] */
#define BCHP_SM_FAST_Rx_FIFO_WATERMARK_reserved0_MASK              0xfffffe00
#define BCHP_SM_FAST_Rx_FIFO_WATERMARK_reserved0_SHIFT             9

/* SM_FAST :: Rx_FIFO_WATERMARK :: mask [08:08] */
#define BCHP_SM_FAST_Rx_FIFO_WATERMARK_mask_MASK                   0x00000100
#define BCHP_SM_FAST_Rx_FIFO_WATERMARK_mask_SHIFT                  8

/* SM_FAST :: Rx_FIFO_WATERMARK :: reserved1 [07:06] */
#define BCHP_SM_FAST_Rx_FIFO_WATERMARK_reserved1_MASK              0x000000c0
#define BCHP_SM_FAST_Rx_FIFO_WATERMARK_reserved1_SHIFT             6

/* SM_FAST :: Rx_FIFO_WATERMARK :: watermark [05:00] */
#define BCHP_SM_FAST_Rx_FIFO_WATERMARK_watermark_MASK              0x0000003f
#define BCHP_SM_FAST_Rx_FIFO_WATERMARK_watermark_SHIFT             0

/***************************************************************************
 *Rx_FIFO_DATA - Rx FIFO Data
 ***************************************************************************/
/* SM_FAST :: Rx_FIFO_DATA :: data [31:00] */
#define BCHP_SM_FAST_Rx_FIFO_DATA_data_MASK                        0xffffffff
#define BCHP_SM_FAST_Rx_FIFO_DATA_data_SHIFT                       0

/***************************************************************************
 *DAA_ROM_TM - DAA ROM test mode control
 ***************************************************************************/
/* SM_FAST :: DAA_ROM_TM :: reserved0 [31:10] */
#define BCHP_SM_FAST_DAA_ROM_TM_reserved0_MASK                     0xfffffc00
#define BCHP_SM_FAST_DAA_ROM_TM_reserved0_SHIFT                    10

/* SM_FAST :: DAA_ROM_TM :: DAA_PROM_TM [09:05] */
#define BCHP_SM_FAST_DAA_ROM_TM_DAA_PROM_TM_MASK                   0x000003e0
#define BCHP_SM_FAST_DAA_ROM_TM_DAA_PROM_TM_SHIFT                  5

/* SM_FAST :: DAA_ROM_TM :: DAA_CROM_TM [04:00] */
#define BCHP_SM_FAST_DAA_ROM_TM_DAA_CROM_TM_MASK                   0x0000001f
#define BCHP_SM_FAST_DAA_ROM_TM_DAA_CROM_TM_SHIFT                  0

#endif /* #ifndef BCHP_SM_FAST_H__ */

/* End of File */
