<stg><name>Conv.2</name>


<trans_list>

<trans id="603" from="1" to="2">
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="2" to="3">
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="3" to="4">
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="4" to="5">
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="5" to="6">
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="6" to="7">
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="7" to="8">
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="8" to="9">
<condition id="570">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_153" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="8" to="20">
<condition id="587">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_153" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="8" to="56">
<condition id="792">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="9" to="10">
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="10" to="11">
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="11" to="12">
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="12" to="13">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="13" to="14">
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="14" to="15">
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="15" to="16">
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="16" to="17">
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="17" to="19">
<condition id="816">
<or_exp><and_exp><literal name="tmp_158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="17" to="18">
<condition id="818">
<or_exp><and_exp><literal name="tmp_158" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="18" to="17">
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="20" to="21">
<condition id="589">
<or_exp><and_exp><literal name="tmp_157" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="20" to="19">
<condition id="790">
<or_exp><and_exp><literal name="tmp_157" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="21" to="25">
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="21" to="22">
<condition id="823">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="22" to="23">
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="23" to="24">
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="24" to="21">
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="25" to="26">
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="26" to="55">
<condition id="824">
<or_exp><and_exp><literal name="exitcond_flatten18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="26" to="27">
<condition id="853">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="27" to="28">
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="28" to="29">
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="29" to="30">
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="30" to="31">
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="31" to="32">
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="32" to="33">
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="33" to="34">
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="34" to="35">
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="35" to="36">
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="36" to="37">
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="37" to="38">
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="38" to="39">
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="39" to="40">
<condition id="837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="40" to="41">
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="41" to="42">
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="42" to="43">
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="43" to="44">
<condition id="841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="44" to="45">
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="45" to="46">
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="46" to="47">
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="47" to="48">
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="48" to="49">
<condition id="846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="49" to="50">
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="50" to="51">
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="51" to="52">
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="52" to="53">
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="53" to="54">
<condition id="851">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="54" to="26">
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="55" to="20">
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="56" to="62">
<condition id="854">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="56" to="57">
<condition id="860">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="57" to="58">
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="58" to="59">
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="59" to="60">
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="60" to="61">
<condition id="858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="61" to="56">
<condition id="859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="62" to="63">
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="63" to="66">
<condition id="861">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="63" to="64">
<condition id="864">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="64" to="65">
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="65" to="63">
<condition id="863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="66" to="19">
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:5  %tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:6  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:7  %tmp_V_113 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_113"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_113)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:9  %tmp_V_115 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_115"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_115)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="73" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:11  %tmp_V_117 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_117"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_117)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:13  %tmp_V_119 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_119"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:14  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_119)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:15  %tmp_V_121 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_121"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:16  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_121)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:17  %tmp_V_123 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_123"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:18  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:0  call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str218, i32 0, i32 0, [1 x i8]* @p_str219, [1 x i8]* @p_str220, [1 x i8]* @p_str221, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str222, [1 x i8]* @p_str223)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:1  call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 0, [1 x i8]* @p_str212, [1 x i8]* @p_str213, [1 x i8]* @p_str214, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str215, [1 x i8]* @p_str216)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
codeRepl1:2  call void (...)* @_ssdm_op_SpecMemCore([160 x i12]* @A_V_1_0, [160 x i12]* @A_V_1_1, [160 x i12]* @A_V_1_2, [160 x i12]* @A_V_1_3, [160 x i12]* @A_V_1_4, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
codeRepl1:3  call void (...)* @_ssdm_op_SpecMemCore([1536 x i12]* @B_V_1_0, [1536 x i12]* @B_V_1_1, [1536 x i12]* @B_V_1_2, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl1:4  call void (...)* @_ssdm_op_SpecMemCore([16 x i12]* @bias_V_9, [1 x i8]* @p_str1, [14 x i8]* @p_str9, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:19  %tmp_V_125 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_125"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:20  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_125)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:21  %tmp_s = icmp eq i16 %tmp_V, 5

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl1:22  br i1 %tmp_s, label %0, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_153 = icmp eq i16 %tmp_V, 0

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_153, label %.preheader487.preheader, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="16">
<![CDATA[
:0  %lhs_V = sext i16 %tmp_V_121 to i32

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="16">
<![CDATA[
:1  %rhs_V = sext i16 %tmp_V_117 to i32

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="16">
<![CDATA[
:2  %tmp_155 = sext i16 %tmp_V_115 to i32

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp8 = mul i32 %tmp_155, %tmp_155

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp9 = mul i32 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.preheader487.preheader:0  br label %.preheader487

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="16">
<![CDATA[
:0  %tmp_167 = trunc i16 %tmp_V_125 to i12

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  store i12 %tmp_167, i12* @multiple_V_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader491

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="101" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp8 = mul i32 %tmp_155, %tmp_155

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp9 = mul i32 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="103" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp8 = mul i32 %tmp_155, %tmp_155

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp9 = mul i32 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="105" st_id="11" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_s = mul i32 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="106" st_id="12" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_s = mul i32 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="107" st_id="13" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_s = mul i32 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="108" st_id="14" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_s = mul i32 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="109" st_id="15" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_s = mul i32 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="110" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %KER_bound = add i32 %p_s, %lhs_V

]]></Node>
<StgValue><ssdm name="KER_bound"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %i8 = phi i31 [ 0, %7 ], [ %i, %9 ]

]]></Node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="31">
<![CDATA[
:1  %i8_cast = zext i31 %i8 to i32

]]></Node>
<StgValue><ssdm name="i8_cast"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_158 = icmp slt i32 %i8_cast, %KER_bound

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %i = add i31 %i8, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="116" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_158, label %9, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="117" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_161 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 416, i32 18560, i32 10632, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_V_128 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_128"/></StgValue>
</operation>

<operation id="121" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_128)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:5  %empty_126 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp_161)

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="123" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="124" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %.loopexit490

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0">
<![CDATA[
.loopexit490:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="127" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader487:0  %num_img = phi i15 [ %num_img_7, %6 ], [ 0, %.preheader487.preheader ]

]]></Node>
<StgValue><ssdm name="num_img"/></StgValue>
</operation>

<operation id="128" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="15">
<![CDATA[
.preheader487:1  %num_img_cast = zext i15 %num_img to i16

]]></Node>
<StgValue><ssdm name="num_img_cast"/></StgValue>
</operation>

<operation id="129" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader487:2  %tmp_157 = icmp slt i16 %num_img_cast, %tmp_V_113

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="130" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader487:3  %num_img_7 = add i15 %num_img, 1

]]></Node>
<StgValue><ssdm name="num_img_7"/></StgValue>
</operation>

<operation id="131" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader487:4  br i1 %tmp_157, label %4, label %.loopexit.loopexit354

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_160 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="133" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 127, i32 64, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader485

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="tmp_157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit354:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader485:0  %indvar_flatten9 = phi i10 [ 0, %4 ], [ %indvar_flatten_next1_8, %5 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten9"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader485:1  %j2 = phi i3 [ 0, %4 ], [ %tmp_164_mid2_v, %5 ]

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="138" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader485:2  %indvar_flatten10 = phi i9 [ 0, %4 ], [ %indvar_flatten_next1_7, %5 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten10"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader485:3  %k = phi i3 [ 0, %4 ], [ %k_mid2, %5 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="140" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader485:4  %i3 = phi i6 [ 0, %4 ], [ %i_3, %5 ]

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader485:5  %exitcond_flatten16 = icmp eq i10 %indvar_flatten9, -224

]]></Node>
<StgValue><ssdm name="exitcond_flatten16"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader485:6  %indvar_flatten_next1_8 = add i10 %indvar_flatten9, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_8"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader485:7  br i1 %exitcond_flatten16, label %.preheader481.preheader, label %.preheader486.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader486.preheader:1  %exitcond_flatten17 = icmp eq i9 %indvar_flatten10, 160

]]></Node>
<StgValue><ssdm name="exitcond_flatten17"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %indvar_flatten44_op = add i9 %indvar_flatten10, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten44_op"/></StgValue>
</operation>

<operation id="146" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:3  %indvar_flatten_next1_7 = select i1 %exitcond_flatten17, i9 1, i9 %indvar_flatten44_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="147" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="865">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
<literal name="exitcond_flatten17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader486.preheader:0  %j_1 = add i3 1, %j2

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="148" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader486.preheader:2  %k_mid = select i1 %exitcond_flatten17, i3 0, i3 %k

]]></Node>
<StgValue><ssdm name="k_mid"/></StgValue>
</operation>

<operation id="149" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader486.preheader:3  %tmp_164_mid2_v = select i1 %exitcond_flatten17, i3 %j_1, i3 %j2

]]></Node>
<StgValue><ssdm name="tmp_164_mid2_v"/></StgValue>
</operation>

<operation id="150" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader486.preheader:5  %not_exitcond_flatten_2 = xor i1 %exitcond_flatten17, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_2"/></StgValue>
</operation>

<operation id="151" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader486.preheader:6  %exitcond13 = icmp eq i6 %i3, -32

]]></Node>
<StgValue><ssdm name="exitcond13"/></StgValue>
</operation>

<operation id="152" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader486.preheader:7  %exitcond8_mid = and i1 %exitcond13, %not_exitcond_flatten_2

]]></Node>
<StgValue><ssdm name="exitcond8_mid"/></StgValue>
</operation>

<operation id="153" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader486.preheader:8  %k_5 = add i3 1, %k_mid

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="154" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader486.preheader:9  %tmp_188 = or i1 %exitcond8_mid, %exitcond_flatten17

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="155" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader486.preheader:10  %i3_mid2 = select i1 %tmp_188, i6 0, i6 %i3

]]></Node>
<StgValue><ssdm name="i3_mid2"/></StgValue>
</operation>

<operation id="156" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader486.preheader:11  %k_mid2 = select i1 %exitcond8_mid, i3 %k_5, i3 %k_mid

]]></Node>
<StgValue><ssdm name="k_mid2"/></StgValue>
</operation>

<operation id="157" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader486.preheader:12  %tmp_171 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="158" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_171)

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="159" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %i_3 = add i6 %i3_mid2, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader485

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="161" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="3">
<![CDATA[
.preheader486.preheader:4  %tmp_164_mid2_cast = zext i3 %tmp_164_mid2_v to i9

]]></Node>
<StgValue><ssdm name="tmp_164_mid2_cast"/></StgValue>
</operation>

<operation id="162" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader486.preheader:14  %tmp_V_134 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_134"/></StgValue>
</operation>

<operation id="163" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="6">
<![CDATA[
.preheader486.preheader:15  %tmp_172_cast = zext i6 %i3_mid2 to i9

]]></Node>
<StgValue><ssdm name="tmp_172_cast"/></StgValue>
</operation>

<operation id="164" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader486.preheader:16  %tmp_189 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %i3_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="165" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="8">
<![CDATA[
.preheader486.preheader:17  %p_shl5_cast = zext i8 %tmp_189 to i9

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="166" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader486.preheader:18  %tmp_190 = add i9 %p_shl5_cast, %tmp_172_cast

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="167" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader486.preheader:19  %tmp_191 = add i9 %tmp_164_mid2_cast, %tmp_190

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="168" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="16">
<![CDATA[
.preheader486.preheader:26  %tmp_192 = trunc i16 %tmp_V_134 to i12

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="169" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.preheader486.preheader:27  switch i3 %k_mid2, label %branch49 [
    i3 0, label %branch45
    i3 1, label %branch46
    i3 2, label %branch47
    i3 3, label %branch48
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="170" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader486.preheader:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="9">
<![CDATA[
.preheader486.preheader:20  %tmp_196_cast = zext i9 %tmp_191 to i64

]]></Node>
<StgValue><ssdm name="tmp_196_cast"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader486.preheader:21  %A_V_1_0_addr = getelementptr [160 x i12]* @A_V_1_0, i64 0, i64 %tmp_196_cast

]]></Node>
<StgValue><ssdm name="A_V_1_0_addr"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader486.preheader:22  %A_V_1_1_addr = getelementptr [160 x i12]* @A_V_1_1, i64 0, i64 %tmp_196_cast

]]></Node>
<StgValue><ssdm name="A_V_1_1_addr"/></StgValue>
</operation>

<operation id="174" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader486.preheader:23  %A_V_1_2_addr = getelementptr [160 x i12]* @A_V_1_2, i64 0, i64 %tmp_196_cast

]]></Node>
<StgValue><ssdm name="A_V_1_2_addr"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader486.preheader:24  %A_V_1_3_addr = getelementptr [160 x i12]* @A_V_1_3, i64 0, i64 %tmp_196_cast

]]></Node>
<StgValue><ssdm name="A_V_1_3_addr"/></StgValue>
</operation>

<operation id="176" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader486.preheader:25  %A_V_1_4_addr = getelementptr [160 x i12]* @A_V_1_4, i64 0, i64 %tmp_196_cast

]]></Node>
<StgValue><ssdm name="A_V_1_4_addr"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="k_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="12" op_1_bw="8">
<![CDATA[
branch48:0  store i12 %tmp_192, i12* %A_V_1_3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="k_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="k_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="12" op_1_bw="8">
<![CDATA[
branch47:0  store i12 %tmp_192, i12* %A_V_1_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="k_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="k_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="12" op_1_bw="8">
<![CDATA[
branch46:0  store i12 %tmp_192, i12* %A_V_1_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="k_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="k_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="12" op_1_bw="8">
<![CDATA[
branch45:0  store i12 %tmp_192, i12* %A_V_1_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="k_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="k_mid2" val="!0"/>
<literal name="k_mid2" val="!1"/>
<literal name="k_mid2" val="!2"/>
<literal name="k_mid2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="12" op_1_bw="8">
<![CDATA[
branch49:0  store i12 %tmp_192, i12* %A_V_1_4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="k_mid2" val="!0"/>
<literal name="k_mid2" val="!1"/>
<literal name="k_mid2" val="!2"/>
<literal name="k_mid2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="187" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
.preheader481.preheader:0  br label %.preheader481

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="188" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader481:0  %indvar_flatten11 = phi i13 [ %indvar_flatten_next2_1, %ifFalse ], [ 0, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten11"/></StgValue>
</operation>

<operation id="189" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader481:1  %ia = phi i3 [ %tmp_230_1_mid2, %ifFalse ], [ 1, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="ia"/></StgValue>
</operation>

<operation id="190" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader481:2  %indvar_flatten12 = phi i12 [ %indvar_flatten_next2, %ifFalse ], [ 0, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten12"/></StgValue>
</operation>

<operation id="191" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader481:3  %ib = phi i3 [ %ib_mid2, %ifFalse ], [ 1, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>

<operation id="192" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader481:4  %indvar_flatten13 = phi i11 [ %indvar_flatten_next1_9, %ifFalse ], [ 0, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="193" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader481:5  %i4 = phi i5 [ %tmp_174_mid2, %ifFalse ], [ 0, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="194" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader481:6  %p_7 = phi i32 [ %buf_V_7_2_2, %ifFalse ], [ 0, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="195" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader481:7  %j5 = phi i6 [ %j_2, %ifFalse ], [ 0, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="j5"/></StgValue>
</operation>

<operation id="196" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader481:8  %tmp_166 = add i3 %ia, -1

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="197" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader481:9  %ia_2 = add i3 %ia, 1

]]></Node>
<StgValue><ssdm name="ia_2"/></StgValue>
</operation>

<operation id="198" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader481:10  %exitcond_flatten18 = icmp eq i13 %indvar_flatten11, -3584

]]></Node>
<StgValue><ssdm name="exitcond_flatten18"/></StgValue>
</operation>

<operation id="199" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader481:11  %indvar_flatten_next2_1 = add i13 %indvar_flatten11, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2_1"/></StgValue>
</operation>

<operation id="200" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader481:12  br i1 %exitcond_flatten18, label %6, label %.preheader484.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader484.loopexit:0  %exitcond_flatten19 = icmp eq i12 %indvar_flatten12, 1536

]]></Node>
<StgValue><ssdm name="exitcond_flatten19"/></StgValue>
</operation>

<operation id="202" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader484.loopexit:1  %ib_mid = select i1 %exitcond_flatten19, i3 1, i3 %ib

]]></Node>
<StgValue><ssdm name="ib_mid"/></StgValue>
</operation>

<operation id="203" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:9  %not_exitcond_flatten_3 = xor i1 %exitcond_flatten19, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_3"/></StgValue>
</operation>

<operation id="204" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader484.loopexit:10  %exitcond14 = icmp eq i6 %j5, -32

]]></Node>
<StgValue><ssdm name="exitcond14"/></StgValue>
</operation>

<operation id="205" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:11  %exitcond10_mid = and i1 %exitcond14, %not_exitcond_flatten_3

]]></Node>
<StgValue><ssdm name="exitcond10_mid"/></StgValue>
</operation>

<operation id="206" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader484.loopexit:12  %exitcond_flatten20 = icmp eq i11 %indvar_flatten13, 512

]]></Node>
<StgValue><ssdm name="exitcond_flatten20"/></StgValue>
</operation>

<operation id="207" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:13  %exitcond_flatten65_m = and i1 %exitcond_flatten20, %not_exitcond_flatten_3

]]></Node>
<StgValue><ssdm name="exitcond_flatten65_m"/></StgValue>
</operation>

<operation id="208" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:17  %exitcond_flatten65_n = xor i1 %exitcond_flatten20, true

]]></Node>
<StgValue><ssdm name="exitcond_flatten65_n"/></StgValue>
</operation>

<operation id="209" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:18  %not_exitcond_flatten_4 = or i1 %exitcond_flatten19, %exitcond_flatten65_n

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_4"/></StgValue>
</operation>

<operation id="210" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:19  %exitcond10_mid1 = and i1 %exitcond10_mid, %not_exitcond_flatten_4

]]></Node>
<StgValue><ssdm name="exitcond10_mid1"/></StgValue>
</operation>

<operation id="211" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ifFalse:0  %indvar_flatten63_op = add i11 %indvar_flatten13, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten63_op"/></StgValue>
</operation>

<operation id="212" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ifFalse:2  %indvar_flatten78_op = add i12 %indvar_flatten12, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten78_op"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="213" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader484.loopexit:4  %tmp_230_1_mid2 = select i1 %exitcond_flatten19, i3 %ia_2, i3 %ia

]]></Node>
<StgValue><ssdm name="tmp_230_1_mid2"/></StgValue>
</operation>

<operation id="214" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="exitcond_flatten65_m" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader484.loopexit:14  %ib_2 = add i3 1, %ib_mid

]]></Node>
<StgValue><ssdm name="ib_2"/></StgValue>
</operation>

<operation id="215" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:15  %tmp_193 = or i1 %exitcond_flatten65_m, %exitcond_flatten19

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="216" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader484.loopexit:16  %i4_mid = select i1 %tmp_193, i5 0, i5 %i4

]]></Node>
<StgValue><ssdm name="i4_mid"/></StgValue>
</operation>

<operation id="217" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader484.loopexit:20  %ib_mid2 = select i1 %exitcond_flatten65_m, i3 %ib_2, i3 %ib_mid

]]></Node>
<StgValue><ssdm name="ib_mid2"/></StgValue>
</operation>

<operation id="218" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="exitcond10_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader484.loopexit:21  %i_23 = add i5 1, %i4_mid

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:22  %tmp_194 = or i1 %exitcond10_mid1, %exitcond_flatten65_m

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="220" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:23  %tmp_195 = or i1 %tmp_194, %exitcond_flatten19

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="221" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader484.loopexit:25  %j5_mid2 = select i1 %tmp_195, i6 0, i6 %j5

]]></Node>
<StgValue><ssdm name="j5_mid2"/></StgValue>
</operation>

<operation id="222" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.012:23  %j_2 = add i6 %j5_mid2, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="223" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
ifFalse:1  %indvar_flatten_next1_9 = select i1 %tmp_193, i11 1, i11 %indvar_flatten63_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_9"/></StgValue>
</operation>

<operation id="224" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
ifFalse:3  %indvar_flatten_next2 = select i1 %exitcond_flatten19, i12 1, i12 %indvar_flatten78_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="225" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:4  br label %.preheader481

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="226" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader484.loopexit:2  %tmp_167_mid2 = select i1 %exitcond_flatten19, i3 %ia, i3 %tmp_166

]]></Node>
<StgValue><ssdm name="tmp_167_mid2"/></StgValue>
</operation>

<operation id="227" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="3">
<![CDATA[
.preheader484.loopexit:3  %tmp_167_mid2_cast = zext i3 %tmp_167_mid2 to i9

]]></Node>
<StgValue><ssdm name="tmp_167_mid2_cast"/></StgValue>
</operation>

<operation id="228" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="3">
<![CDATA[
.preheader484.loopexit:5  %tmp_230_1_mid2_cast = zext i3 %tmp_230_1_mid2 to i9

]]></Node>
<StgValue><ssdm name="tmp_230_1_mid2_cast"/></StgValue>
</operation>

<operation id="229" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="exitcond_flatten19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader484.loopexit:6  %ia_3_mid1 = add i3 2, %ia

]]></Node>
<StgValue><ssdm name="ia_3_mid1"/></StgValue>
</operation>

<operation id="230" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader484.loopexit:7  %tmp_230_2_mid2 = select i1 %exitcond_flatten19, i3 %ia_3_mid1, i3 %ia_2

]]></Node>
<StgValue><ssdm name="tmp_230_2_mid2"/></StgValue>
</operation>

<operation id="231" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="3">
<![CDATA[
.preheader484.loopexit:8  %tmp_230_2_mid2_cast = zext i3 %tmp_230_2_mid2 to i9

]]></Node>
<StgValue><ssdm name="tmp_230_2_mid2_cast"/></StgValue>
</operation>

<operation id="232" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader484.loopexit:26  %tmp_174_mid2 = select i1 %exitcond10_mid1, i5 %i_23, i5 %i4_mid

]]></Node>
<StgValue><ssdm name="tmp_174_mid2"/></StgValue>
</operation>

<operation id="233" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader484.loopexit:28  %tmp_196 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_174_mid2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="234" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="10">
<![CDATA[
.preheader484.loopexit:29  %tmp_197 = zext i10 %tmp_196 to i64

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="235" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="6">
<![CDATA[
.preheader484.loopexit:32  %tmp_179 = zext i6 %j5_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="236" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="6">
<![CDATA[
.preheader484.loopexit:33  %tmp_179_cast = zext i6 %j5_mid2 to i9

]]></Node>
<StgValue><ssdm name="tmp_179_cast"/></StgValue>
</operation>

<operation id="237" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader484.loopexit:34  %tmp_198 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %j5_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="238" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="8">
<![CDATA[
.preheader484.loopexit:35  %p_shl6_cast = zext i8 %tmp_198 to i9

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="239" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader484.loopexit:36  %tmp_199 = add i9 %p_shl6_cast, %tmp_179_cast

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="240" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader484.loopexit:37  %tmp_200 = add i9 %tmp_167_mid2_cast, %tmp_199

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="241" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader484.loopexit:40  %tmp_201 = add i9 %tmp_230_1_mid2_cast, %tmp_199

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="242" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader484.loopexit:43  %tmp_202 = add i9 %tmp_230_2_mid2_cast, %tmp_199

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="243" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader484.loopexit:58  %tmp_203 = add i64 %tmp_179, %tmp_197

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="244" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="64">
<![CDATA[
.preheader484.loopexit:59  %tmp_204 = trunc i64 %tmp_203 to i12

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="245" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="64">
<![CDATA[
.preheader484.loopexit:60  %tmp_205 = trunc i64 %tmp_203 to i10

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="246" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
.preheader484.loopexit:77  switch i3 %ib_mid2, label %branch42 [
    i3 1, label %branch40
    i3 2, label %branch41
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
.preheader.preheader.0106:6  switch i3 %ib_mid2, label %branch38 [
    i3 1, label %branch36
    i3 2, label %branch37
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
.preheader.preheader.094:6  switch i3 %ib_mid2, label %branch34 [
    i3 1, label %branch32
    i3 2, label %branch33
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
.preheader.preheader.082:6  switch i3 %ib_mid2, label %branch27 [
    i3 1, label %branch25
    i3 2, label %branch26
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
.preheader.preheader.070:6  switch i3 %ib_mid2, label %branch23 [
    i3 1, label %branch21
    i3 2, label %branch22
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
.preheader.preheader.058:6  switch i3 %ib_mid2, label %branch19 [
    i3 1, label %branch17
    i3 2, label %branch18
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
.preheader.preheader.046:6  switch i3 %ib_mid2, label %branch12 [
    i3 1, label %branch10
    i3 2, label %branch11
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
.preheader.preheader.034:6  switch i3 %ib_mid2, label %branch8 [
    i3 1, label %branch6
    i3 2, label %branch7
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
.preheader.preheader.023:6  switch i3 %ib_mid2, label %branch4 [
    i3 1, label %branch2
    i3 2, label %branch3
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="255" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="9">
<![CDATA[
.preheader484.loopexit:38  %tmp_205_cast = zext i9 %tmp_200 to i64

]]></Node>
<StgValue><ssdm name="tmp_205_cast"/></StgValue>
</operation>

<operation id="256" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:39  %A_V_1_0_addr_1 = getelementptr [160 x i12]* @A_V_1_0, i64 0, i64 %tmp_205_cast

]]></Node>
<StgValue><ssdm name="A_V_1_0_addr_1"/></StgValue>
</operation>

<operation id="257" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="9">
<![CDATA[
.preheader484.loopexit:41  %tmp_206_cast = zext i9 %tmp_201 to i64

]]></Node>
<StgValue><ssdm name="tmp_206_cast"/></StgValue>
</operation>

<operation id="258" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:42  %A_V_1_0_addr_2 = getelementptr [160 x i12]* @A_V_1_0, i64 0, i64 %tmp_206_cast

]]></Node>
<StgValue><ssdm name="A_V_1_0_addr_2"/></StgValue>
</operation>

<operation id="259" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="9">
<![CDATA[
.preheader484.loopexit:44  %tmp_207_cast = zext i9 %tmp_202 to i64

]]></Node>
<StgValue><ssdm name="tmp_207_cast"/></StgValue>
</operation>

<operation id="260" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:45  %A_V_1_0_addr_3 = getelementptr [160 x i12]* @A_V_1_0, i64 0, i64 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="A_V_1_0_addr_3"/></StgValue>
</operation>

<operation id="261" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:46  %A_V_1_1_addr_1 = getelementptr [160 x i12]* @A_V_1_1, i64 0, i64 %tmp_205_cast

]]></Node>
<StgValue><ssdm name="A_V_1_1_addr_1"/></StgValue>
</operation>

<operation id="262" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:47  %A_V_1_1_addr_2 = getelementptr [160 x i12]* @A_V_1_1, i64 0, i64 %tmp_206_cast

]]></Node>
<StgValue><ssdm name="A_V_1_1_addr_2"/></StgValue>
</operation>

<operation id="263" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:48  %A_V_1_1_addr_3 = getelementptr [160 x i12]* @A_V_1_1, i64 0, i64 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="A_V_1_1_addr_3"/></StgValue>
</operation>

<operation id="264" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:49  %A_V_1_2_addr_1 = getelementptr [160 x i12]* @A_V_1_2, i64 0, i64 %tmp_205_cast

]]></Node>
<StgValue><ssdm name="A_V_1_2_addr_1"/></StgValue>
</operation>

<operation id="265" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:50  %A_V_1_2_addr_2 = getelementptr [160 x i12]* @A_V_1_2, i64 0, i64 %tmp_206_cast

]]></Node>
<StgValue><ssdm name="A_V_1_2_addr_2"/></StgValue>
</operation>

<operation id="266" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:51  %A_V_1_2_addr_3 = getelementptr [160 x i12]* @A_V_1_2, i64 0, i64 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="A_V_1_2_addr_3"/></StgValue>
</operation>

<operation id="267" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:52  %A_V_1_3_addr_1 = getelementptr [160 x i12]* @A_V_1_3, i64 0, i64 %tmp_205_cast

]]></Node>
<StgValue><ssdm name="A_V_1_3_addr_1"/></StgValue>
</operation>

<operation id="268" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:53  %A_V_1_3_addr_2 = getelementptr [160 x i12]* @A_V_1_3, i64 0, i64 %tmp_206_cast

]]></Node>
<StgValue><ssdm name="A_V_1_3_addr_2"/></StgValue>
</operation>

<operation id="269" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:54  %A_V_1_3_addr_3 = getelementptr [160 x i12]* @A_V_1_3, i64 0, i64 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="A_V_1_3_addr_3"/></StgValue>
</operation>

<operation id="270" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:55  %A_V_1_4_addr_1 = getelementptr [160 x i12]* @A_V_1_4, i64 0, i64 %tmp_205_cast

]]></Node>
<StgValue><ssdm name="A_V_1_4_addr_1"/></StgValue>
</operation>

<operation id="271" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:56  %A_V_1_4_addr_2 = getelementptr [160 x i12]* @A_V_1_4, i64 0, i64 %tmp_206_cast

]]></Node>
<StgValue><ssdm name="A_V_1_4_addr_2"/></StgValue>
</operation>

<operation id="272" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:57  %A_V_1_4_addr_3 = getelementptr [160 x i12]* @A_V_1_4, i64 0, i64 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="A_V_1_4_addr_3"/></StgValue>
</operation>

<operation id="273" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader484.loopexit:61  %p_shl7_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_205, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="274" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader484.loopexit:62  %tmp_206 = sub i12 %p_shl7_cast, %tmp_204

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="275" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader484.loopexit:65  %tmp_207 = add i12 1, %tmp_206

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="276" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader484.loopexit:68  %tmp_208 = add i12 2, %tmp_206

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="277" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="8">
<![CDATA[
branch41:0  %A_V_1_1_load = load i12* %A_V_1_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_1_load"/></StgValue>
</operation>

<operation id="278" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="8">
<![CDATA[
branch40:0  %A_V_1_0_load = load i12* %A_V_1_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_0_load"/></StgValue>
</operation>

<operation id="279" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="8">
<![CDATA[
branch42:0  %A_V_1_2_load = load i12* %A_V_1_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_2_load"/></StgValue>
</operation>

<operation id="280" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="8">
<![CDATA[
branch37:0  %A_V_1_2_load_1 = load i12* %A_V_1_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_2_load_1"/></StgValue>
</operation>

<operation id="281" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="8">
<![CDATA[
branch36:0  %A_V_1_1_load_1 = load i12* %A_V_1_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_1_load_1"/></StgValue>
</operation>

<operation id="282" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="8">
<![CDATA[
branch38:0  %A_V_1_3_load = load i12* %A_V_1_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_3_load"/></StgValue>
</operation>

<operation id="283" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="8">
<![CDATA[
branch33:0  %A_V_1_3_load_1 = load i12* %A_V_1_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_3_load_1"/></StgValue>
</operation>

<operation id="284" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="8">
<![CDATA[
branch32:0  %A_V_1_2_load_2 = load i12* %A_V_1_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_2_load_2"/></StgValue>
</operation>

<operation id="285" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="8">
<![CDATA[
branch34:0  %A_V_1_4_load = load i12* %A_V_1_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_4_load"/></StgValue>
</operation>

<operation id="286" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="8">
<![CDATA[
branch26:0  %A_V_1_1_load_2 = load i12* %A_V_1_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_1_load_2"/></StgValue>
</operation>

<operation id="287" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="8">
<![CDATA[
branch25:0  %A_V_1_0_load_1 = load i12* %A_V_1_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_0_load_1"/></StgValue>
</operation>

<operation id="288" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="8">
<![CDATA[
branch27:0  %A_V_1_2_load_3 = load i12* %A_V_1_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_2_load_3"/></StgValue>
</operation>

<operation id="289" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="8">
<![CDATA[
branch18:0  %A_V_1_3_load_3 = load i12* %A_V_1_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_3_load_3"/></StgValue>
</operation>

<operation id="290" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="8">
<![CDATA[
branch17:0  %A_V_1_2_load_5 = load i12* %A_V_1_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_2_load_5"/></StgValue>
</operation>

<operation id="291" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="8">
<![CDATA[
branch19:0  %A_V_1_4_load_1 = load i12* %A_V_1_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_4_load_1"/></StgValue>
</operation>

<operation id="292" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="8">
<![CDATA[
branch7:0  %A_V_1_2_load_7 = load i12* %A_V_1_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_2_load_7"/></StgValue>
</operation>

<operation id="293" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="8">
<![CDATA[
branch6:0  %A_V_1_1_load_5 = load i12* %A_V_1_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_1_load_5"/></StgValue>
</operation>

<operation id="294" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="8">
<![CDATA[
branch8:0  %A_V_1_3_load_4 = load i12* %A_V_1_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_3_load_4"/></StgValue>
</operation>

<operation id="295" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.012:24  %ifzero = icmp eq i6 %j_2, -32

]]></Node>
<StgValue><ssdm name="ifzero"/></StgValue>
</operation>

<operation id="296" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.012:25  br i1 %ifzero, label %ifTrue, label %ifFalse

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="297" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="12">
<![CDATA[
.preheader484.loopexit:63  %tmp_210_cast = zext i12 %tmp_206 to i64

]]></Node>
<StgValue><ssdm name="tmp_210_cast"/></StgValue>
</operation>

<operation id="298" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:64  %B_V_1_0_addr_1 = getelementptr [1536 x i12]* @B_V_1_0, i64 0, i64 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="B_V_1_0_addr_1"/></StgValue>
</operation>

<operation id="299" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="12">
<![CDATA[
.preheader484.loopexit:66  %tmp_211_cast = zext i12 %tmp_207 to i64

]]></Node>
<StgValue><ssdm name="tmp_211_cast"/></StgValue>
</operation>

<operation id="300" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:67  %B_V_1_0_addr_2 = getelementptr [1536 x i12]* @B_V_1_0, i64 0, i64 %tmp_211_cast

]]></Node>
<StgValue><ssdm name="B_V_1_0_addr_2"/></StgValue>
</operation>

<operation id="301" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="12">
<![CDATA[
.preheader484.loopexit:69  %tmp_212_cast = zext i12 %tmp_208 to i64

]]></Node>
<StgValue><ssdm name="tmp_212_cast"/></StgValue>
</operation>

<operation id="302" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:70  %B_V_1_0_addr_3 = getelementptr [1536 x i12]* @B_V_1_0, i64 0, i64 %tmp_212_cast

]]></Node>
<StgValue><ssdm name="B_V_1_0_addr_3"/></StgValue>
</operation>

<operation id="303" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:71  %B_V_1_1_addr_1 = getelementptr [1536 x i12]* @B_V_1_1, i64 0, i64 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="B_V_1_1_addr_1"/></StgValue>
</operation>

<operation id="304" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:72  %B_V_1_1_addr_2 = getelementptr [1536 x i12]* @B_V_1_1, i64 0, i64 %tmp_211_cast

]]></Node>
<StgValue><ssdm name="B_V_1_1_addr_2"/></StgValue>
</operation>

<operation id="305" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:73  %B_V_1_1_addr_3 = getelementptr [1536 x i12]* @B_V_1_1, i64 0, i64 %tmp_212_cast

]]></Node>
<StgValue><ssdm name="B_V_1_1_addr_3"/></StgValue>
</operation>

<operation id="306" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:74  %B_V_1_2_addr_1 = getelementptr [1536 x i12]* @B_V_1_2, i64 0, i64 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="B_V_1_2_addr_1"/></StgValue>
</operation>

<operation id="307" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:75  %B_V_1_2_addr_2 = getelementptr [1536 x i12]* @B_V_1_2, i64 0, i64 %tmp_211_cast

]]></Node>
<StgValue><ssdm name="B_V_1_2_addr_2"/></StgValue>
</operation>

<operation id="308" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:76  %B_V_1_2_addr_3 = getelementptr [1536 x i12]* @B_V_1_2, i64 0, i64 %tmp_212_cast

]]></Node>
<StgValue><ssdm name="B_V_1_2_addr_3"/></StgValue>
</operation>

<operation id="309" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="8">
<![CDATA[
branch41:0  %A_V_1_1_load = load i12* %A_V_1_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_1_load"/></StgValue>
</operation>

<operation id="310" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="8">
<![CDATA[
branch40:0  %A_V_1_0_load = load i12* %A_V_1_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_0_load"/></StgValue>
</operation>

<operation id="311" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="8">
<![CDATA[
branch42:0  %A_V_1_2_load = load i12* %A_V_1_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_2_load"/></StgValue>
</operation>

<operation id="312" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader.0106:2  %B_V_1_0_load = load i12* %B_V_1_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_0_load"/></StgValue>
</operation>

<operation id="313" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="8">
<![CDATA[
branch37:0  %A_V_1_2_load_1 = load i12* %A_V_1_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_2_load_1"/></StgValue>
</operation>

<operation id="314" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="8">
<![CDATA[
branch36:0  %A_V_1_1_load_1 = load i12* %A_V_1_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_1_load_1"/></StgValue>
</operation>

<operation id="315" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="8">
<![CDATA[
branch38:0  %A_V_1_3_load = load i12* %A_V_1_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_3_load"/></StgValue>
</operation>

<operation id="316" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader.094:2  %B_V_1_1_load = load i12* %B_V_1_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_1_load"/></StgValue>
</operation>

<operation id="317" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="8">
<![CDATA[
branch33:0  %A_V_1_3_load_1 = load i12* %A_V_1_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_3_load_1"/></StgValue>
</operation>

<operation id="318" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="8">
<![CDATA[
branch32:0  %A_V_1_2_load_2 = load i12* %A_V_1_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_2_load_2"/></StgValue>
</operation>

<operation id="319" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="8">
<![CDATA[
branch34:0  %A_V_1_4_load = load i12* %A_V_1_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_4_load"/></StgValue>
</operation>

<operation id="320" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader.082:2  %B_V_1_2_load = load i12* %B_V_1_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_2_load"/></StgValue>
</operation>

<operation id="321" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="8">
<![CDATA[
branch26:0  %A_V_1_1_load_2 = load i12* %A_V_1_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_1_load_2"/></StgValue>
</operation>

<operation id="322" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="8">
<![CDATA[
branch25:0  %A_V_1_0_load_1 = load i12* %A_V_1_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_0_load_1"/></StgValue>
</operation>

<operation id="323" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="8">
<![CDATA[
branch27:0  %A_V_1_2_load_3 = load i12* %A_V_1_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_2_load_3"/></StgValue>
</operation>

<operation id="324" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader.070:2  %B_V_1_0_load_1 = load i12* %B_V_1_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_0_load_1"/></StgValue>
</operation>

<operation id="325" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="8">
<![CDATA[
branch22:0  %A_V_1_2_load_4 = load i12* %A_V_1_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_2_load_4"/></StgValue>
</operation>

<operation id="326" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="8">
<![CDATA[
branch21:0  %A_V_1_1_load_3 = load i12* %A_V_1_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_1_load_3"/></StgValue>
</operation>

<operation id="327" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="8">
<![CDATA[
branch23:0  %A_V_1_3_load_2 = load i12* %A_V_1_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_3_load_2"/></StgValue>
</operation>

<operation id="328" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="8">
<![CDATA[
branch18:0  %A_V_1_3_load_3 = load i12* %A_V_1_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_3_load_3"/></StgValue>
</operation>

<operation id="329" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="8">
<![CDATA[
branch17:0  %A_V_1_2_load_5 = load i12* %A_V_1_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_2_load_5"/></StgValue>
</operation>

<operation id="330" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="8">
<![CDATA[
branch19:0  %A_V_1_4_load_1 = load i12* %A_V_1_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_4_load_1"/></StgValue>
</operation>

<operation id="331" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader.046:2  %B_V_1_2_load_1 = load i12* %B_V_1_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_2_load_1"/></StgValue>
</operation>

<operation id="332" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="8">
<![CDATA[
branch11:0  %A_V_1_1_load_4 = load i12* %A_V_1_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_1_load_4"/></StgValue>
</operation>

<operation id="333" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="8">
<![CDATA[
branch10:0  %A_V_1_0_load_2 = load i12* %A_V_1_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_0_load_2"/></StgValue>
</operation>

<operation id="334" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="8">
<![CDATA[
branch12:0  %A_V_1_2_load_6 = load i12* %A_V_1_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_2_load_6"/></StgValue>
</operation>

<operation id="335" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="8">
<![CDATA[
branch7:0  %A_V_1_2_load_7 = load i12* %A_V_1_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_2_load_7"/></StgValue>
</operation>

<operation id="336" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="8">
<![CDATA[
branch6:0  %A_V_1_1_load_5 = load i12* %A_V_1_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_1_load_5"/></StgValue>
</operation>

<operation id="337" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="8">
<![CDATA[
branch8:0  %A_V_1_3_load_4 = load i12* %A_V_1_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_3_load_4"/></StgValue>
</operation>

<operation id="338" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader.023:2  %B_V_1_1_load_2 = load i12* %B_V_1_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_1_load_2"/></StgValue>
</operation>

<operation id="339" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="8">
<![CDATA[
branch3:0  %A_V_1_3_load_5 = load i12* %A_V_1_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_3_load_5"/></StgValue>
</operation>

<operation id="340" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="8">
<![CDATA[
branch2:0  %A_V_1_2_load_8 = load i12* %A_V_1_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_2_load_8"/></StgValue>
</operation>

<operation id="341" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="8">
<![CDATA[
branch4:0  %A_V_1_4_load_2 = load i12* %A_V_1_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_4_load_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="342" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %.preheader.preheader.0106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %.preheader.preheader.0106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %.preheader.preheader.0106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader.0106:2  %B_V_1_0_load = load i12* %B_V_1_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_0_load"/></StgValue>
</operation>

<operation id="346" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %.preheader.preheader.094

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %.preheader.preheader.094

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %.preheader.preheader.094

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader.094:2  %B_V_1_1_load = load i12* %B_V_1_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_1_load"/></StgValue>
</operation>

<operation id="350" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %.preheader.preheader.082

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %.preheader.preheader.082

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %.preheader.preheader.082

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader.082:2  %B_V_1_2_load = load i12* %B_V_1_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_2_load"/></StgValue>
</operation>

<operation id="354" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %.preheader.preheader.070

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %.preheader.preheader.070

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %.preheader.preheader.070

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader.070:2  %B_V_1_0_load_1 = load i12* %B_V_1_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_0_load_1"/></StgValue>
</operation>

<operation id="358" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="8">
<![CDATA[
branch22:0  %A_V_1_2_load_4 = load i12* %A_V_1_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_2_load_4"/></StgValue>
</operation>

<operation id="359" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="8">
<![CDATA[
branch21:0  %A_V_1_1_load_3 = load i12* %A_V_1_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_1_load_3"/></StgValue>
</operation>

<operation id="360" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="8">
<![CDATA[
branch23:0  %A_V_1_3_load_2 = load i12* %A_V_1_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_3_load_2"/></StgValue>
</operation>

<operation id="361" st_id="31" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader.058:2  %B_V_1_1_load_1 = load i12* %B_V_1_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_1_load_1"/></StgValue>
</operation>

<operation id="362" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %.preheader.preheader.046

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %.preheader.preheader.046

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %.preheader.preheader.046

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader.046:2  %B_V_1_2_load_1 = load i12* %B_V_1_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_2_load_1"/></StgValue>
</operation>

<operation id="366" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="8">
<![CDATA[
branch11:0  %A_V_1_1_load_4 = load i12* %A_V_1_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_1_load_4"/></StgValue>
</operation>

<operation id="367" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="8">
<![CDATA[
branch10:0  %A_V_1_0_load_2 = load i12* %A_V_1_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_0_load_2"/></StgValue>
</operation>

<operation id="368" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="8">
<![CDATA[
branch12:0  %A_V_1_2_load_6 = load i12* %A_V_1_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_2_load_6"/></StgValue>
</operation>

<operation id="369" st_id="31" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader.034:2  %B_V_1_0_load_2 = load i12* %B_V_1_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_0_load_2"/></StgValue>
</operation>

<operation id="370" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %.preheader.preheader.023

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %.preheader.preheader.023

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %.preheader.preheader.023

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader.023:2  %B_V_1_1_load_2 = load i12* %B_V_1_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_1_load_2"/></StgValue>
</operation>

<operation id="374" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="8">
<![CDATA[
branch3:0  %A_V_1_3_load_5 = load i12* %A_V_1_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_3_load_5"/></StgValue>
</operation>

<operation id="375" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="8">
<![CDATA[
branch2:0  %A_V_1_2_load_8 = load i12* %A_V_1_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_2_load_8"/></StgValue>
</operation>

<operation id="376" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="8">
<![CDATA[
branch4:0  %A_V_1_4_load_2 = load i12* %A_V_1_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1_4_load_2"/></StgValue>
</operation>

<operation id="377" st_id="31" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader.012:2  %B_V_1_2_load_2 = load i12* %B_V_1_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_2_load_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="378" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12">
<![CDATA[
.preheader.preheader.0106:0  %A_V_1_load_0_0_phi = phi i12 [ %A_V_1_0_load, %branch40 ], [ %A_V_1_1_load, %branch41 ], [ %A_V_1_2_load, %branch42 ]

]]></Node>
<StgValue><ssdm name="A_V_1_load_0_0_phi"/></StgValue>
</operation>

<operation id="379" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0106:1  %lhs_V_s = sext i12 %A_V_1_load_0_0_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_s"/></StgValue>
</operation>

<operation id="380" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0106:3  %rhs_V_3 = sext i12 %B_V_1_0_load to i24

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="381" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0106:4  %r_V_3 = mul i24 %lhs_V_s, %rhs_V_3

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="382" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12">
<![CDATA[
.preheader.preheader.094:0  %A_V_1_load_0_1_phi = phi i12 [ %A_V_1_1_load_1, %branch36 ], [ %A_V_1_2_load_1, %branch37 ], [ %A_V_1_3_load, %branch38 ]

]]></Node>
<StgValue><ssdm name="A_V_1_load_0_1_phi"/></StgValue>
</operation>

<operation id="383" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.094:1  %lhs_V_18_0_1 = sext i12 %A_V_1_load_0_1_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_18_0_1"/></StgValue>
</operation>

<operation id="384" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.094:3  %rhs_V_18_0_1 = sext i12 %B_V_1_1_load to i24

]]></Node>
<StgValue><ssdm name="rhs_V_18_0_1"/></StgValue>
</operation>

<operation id="385" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.094:4  %r_V_18_0_1 = mul i24 %rhs_V_18_0_1, %lhs_V_18_0_1

]]></Node>
<StgValue><ssdm name="r_V_18_0_1"/></StgValue>
</operation>

<operation id="386" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12">
<![CDATA[
.preheader.preheader.082:0  %A_V_1_load_0_2_phi = phi i12 [ %A_V_1_2_load_2, %branch32 ], [ %A_V_1_3_load_1, %branch33 ], [ %A_V_1_4_load, %branch34 ]

]]></Node>
<StgValue><ssdm name="A_V_1_load_0_2_phi"/></StgValue>
</operation>

<operation id="387" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.082:1  %lhs_V_18_0_2 = sext i12 %A_V_1_load_0_2_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_18_0_2"/></StgValue>
</operation>

<operation id="388" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.082:3  %rhs_V_18_0_2 = sext i12 %B_V_1_2_load to i24

]]></Node>
<StgValue><ssdm name="rhs_V_18_0_2"/></StgValue>
</operation>

<operation id="389" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.082:4  %r_V_18_0_2 = mul i24 %lhs_V_18_0_2, %rhs_V_18_0_2

]]></Node>
<StgValue><ssdm name="r_V_18_0_2"/></StgValue>
</operation>

<operation id="390" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12">
<![CDATA[
.preheader.preheader.070:0  %A_V_1_load_1_0_phi = phi i12 [ %A_V_1_0_load_1, %branch25 ], [ %A_V_1_1_load_2, %branch26 ], [ %A_V_1_2_load_3, %branch27 ]

]]></Node>
<StgValue><ssdm name="A_V_1_load_1_0_phi"/></StgValue>
</operation>

<operation id="391" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.070:1  %lhs_V_18_1 = sext i12 %A_V_1_load_1_0_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_18_1"/></StgValue>
</operation>

<operation id="392" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.070:3  %rhs_V_18_1 = sext i12 %B_V_1_0_load_1 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_18_1"/></StgValue>
</operation>

<operation id="393" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.070:4  %r_V_18_1 = mul i24 %lhs_V_18_1, %rhs_V_18_1

]]></Node>
<StgValue><ssdm name="r_V_18_1"/></StgValue>
</operation>

<operation id="394" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %.preheader.preheader.058

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %.preheader.preheader.058

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %.preheader.preheader.058

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="32" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader.058:2  %B_V_1_1_load_1 = load i12* %B_V_1_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_1_load_1"/></StgValue>
</operation>

<operation id="398" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12">
<![CDATA[
.preheader.preheader.046:0  %A_V_1_load_1_2_phi = phi i12 [ %A_V_1_2_load_5, %branch17 ], [ %A_V_1_3_load_3, %branch18 ], [ %A_V_1_4_load_1, %branch19 ]

]]></Node>
<StgValue><ssdm name="A_V_1_load_1_2_phi"/></StgValue>
</operation>

<operation id="399" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %.preheader.preheader.034

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %.preheader.preheader.034

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %.preheader.preheader.034

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="32" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader.034:2  %B_V_1_0_load_2 = load i12* %B_V_1_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_0_load_2"/></StgValue>
</operation>

<operation id="403" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12">
<![CDATA[
.preheader.preheader.023:0  %A_V_1_load_2_1_phi = phi i12 [ %A_V_1_1_load_5, %branch6 ], [ %A_V_1_2_load_7, %branch7 ], [ %A_V_1_3_load_4, %branch8 ]

]]></Node>
<StgValue><ssdm name="A_V_1_load_2_1_phi"/></StgValue>
</operation>

<operation id="404" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.023:1  %lhs_V_18_2_1 = sext i12 %A_V_1_load_2_1_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_18_2_1"/></StgValue>
</operation>

<operation id="405" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.023:3  %rhs_V_18_2_1 = sext i12 %B_V_1_1_load_2 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_18_2_1"/></StgValue>
</operation>

<operation id="406" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.023:4  %r_V_18_2_1 = mul i24 %lhs_V_18_2_1, %rhs_V_18_2_1

]]></Node>
<StgValue><ssdm name="r_V_18_2_1"/></StgValue>
</operation>

<operation id="407" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %.preheader.preheader.012

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %.preheader.preheader.012

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %.preheader.preheader.012

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="32" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader.012:2  %B_V_1_2_load_2 = load i12* %B_V_1_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_1_2_load_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="411" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0106:4  %r_V_3 = mul i24 %lhs_V_s, %rhs_V_3

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="412" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.094:4  %r_V_18_0_1 = mul i24 %rhs_V_18_0_1, %lhs_V_18_0_1

]]></Node>
<StgValue><ssdm name="r_V_18_0_1"/></StgValue>
</operation>

<operation id="413" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.082:4  %r_V_18_0_2 = mul i24 %lhs_V_18_0_2, %rhs_V_18_0_2

]]></Node>
<StgValue><ssdm name="r_V_18_0_2"/></StgValue>
</operation>

<operation id="414" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.070:4  %r_V_18_1 = mul i24 %lhs_V_18_1, %rhs_V_18_1

]]></Node>
<StgValue><ssdm name="r_V_18_1"/></StgValue>
</operation>

<operation id="415" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12">
<![CDATA[
.preheader.preheader.058:0  %A_V_1_load_1_1_phi = phi i12 [ %A_V_1_1_load_3, %branch21 ], [ %A_V_1_2_load_4, %branch22 ], [ %A_V_1_3_load_2, %branch23 ]

]]></Node>
<StgValue><ssdm name="A_V_1_load_1_1_phi"/></StgValue>
</operation>

<operation id="416" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.058:1  %lhs_V_18_1_1 = sext i12 %A_V_1_load_1_1_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_18_1_1"/></StgValue>
</operation>

<operation id="417" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.058:3  %rhs_V_18_1_1 = sext i12 %B_V_1_1_load_1 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_18_1_1"/></StgValue>
</operation>

<operation id="418" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.058:4  %r_V_18_1_1 = mul i24 %lhs_V_18_1_1, %rhs_V_18_1_1

]]></Node>
<StgValue><ssdm name="r_V_18_1_1"/></StgValue>
</operation>

<operation id="419" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.046:1  %lhs_V_18_1_2 = sext i12 %A_V_1_load_1_2_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_18_1_2"/></StgValue>
</operation>

<operation id="420" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.046:3  %rhs_V_18_1_2 = sext i12 %B_V_1_2_load_1 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_18_1_2"/></StgValue>
</operation>

<operation id="421" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.046:4  %r_V_18_1_2 = mul i24 %lhs_V_18_1_2, %rhs_V_18_1_2

]]></Node>
<StgValue><ssdm name="r_V_18_1_2"/></StgValue>
</operation>

<operation id="422" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12">
<![CDATA[
.preheader.preheader.034:0  %A_V_1_load_2_0_phi = phi i12 [ %A_V_1_0_load_2, %branch10 ], [ %A_V_1_1_load_4, %branch11 ], [ %A_V_1_2_load_6, %branch12 ]

]]></Node>
<StgValue><ssdm name="A_V_1_load_2_0_phi"/></StgValue>
</operation>

<operation id="423" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.034:1  %lhs_V_18_2 = sext i12 %A_V_1_load_2_0_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_18_2"/></StgValue>
</operation>

<operation id="424" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.034:3  %rhs_V_18_2 = sext i12 %B_V_1_0_load_2 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_18_2"/></StgValue>
</operation>

<operation id="425" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.034:4  %r_V_18_2 = mul i24 %lhs_V_18_2, %rhs_V_18_2

]]></Node>
<StgValue><ssdm name="r_V_18_2"/></StgValue>
</operation>

<operation id="426" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.023:4  %r_V_18_2_1 = mul i24 %lhs_V_18_2_1, %rhs_V_18_2_1

]]></Node>
<StgValue><ssdm name="r_V_18_2_1"/></StgValue>
</operation>

<operation id="427" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12">
<![CDATA[
.preheader.preheader.012:0  %A_V_1_load_2_2_phi = phi i12 [ %A_V_1_2_load_8, %branch2 ], [ %A_V_1_3_load_5, %branch3 ], [ %A_V_1_4_load_2, %branch4 ]

]]></Node>
<StgValue><ssdm name="A_V_1_load_2_2_phi"/></StgValue>
</operation>

<operation id="428" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.012:1  %lhs_V_18_2_2 = sext i12 %A_V_1_load_2_2_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_18_2_2"/></StgValue>
</operation>

<operation id="429" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.012:3  %rhs_V_18_2_2 = sext i12 %B_V_1_2_load_2 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_18_2_2"/></StgValue>
</operation>

<operation id="430" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.012:4  %r_V_18_2_2 = mul i24 %lhs_V_18_2_2, %rhs_V_18_2_2

]]></Node>
<StgValue><ssdm name="r_V_18_2_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="431" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0106:4  %r_V_3 = mul i24 %lhs_V_s, %rhs_V_3

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="432" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.094:4  %r_V_18_0_1 = mul i24 %rhs_V_18_0_1, %lhs_V_18_0_1

]]></Node>
<StgValue><ssdm name="r_V_18_0_1"/></StgValue>
</operation>

<operation id="433" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.082:4  %r_V_18_0_2 = mul i24 %lhs_V_18_0_2, %rhs_V_18_0_2

]]></Node>
<StgValue><ssdm name="r_V_18_0_2"/></StgValue>
</operation>

<operation id="434" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.070:4  %r_V_18_1 = mul i24 %lhs_V_18_1, %rhs_V_18_1

]]></Node>
<StgValue><ssdm name="r_V_18_1"/></StgValue>
</operation>

<operation id="435" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.058:4  %r_V_18_1_1 = mul i24 %lhs_V_18_1_1, %rhs_V_18_1_1

]]></Node>
<StgValue><ssdm name="r_V_18_1_1"/></StgValue>
</operation>

<operation id="436" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.046:4  %r_V_18_1_2 = mul i24 %lhs_V_18_1_2, %rhs_V_18_1_2

]]></Node>
<StgValue><ssdm name="r_V_18_1_2"/></StgValue>
</operation>

<operation id="437" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.034:4  %r_V_18_2 = mul i24 %lhs_V_18_2, %rhs_V_18_2

]]></Node>
<StgValue><ssdm name="r_V_18_2"/></StgValue>
</operation>

<operation id="438" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.023:4  %r_V_18_2_1 = mul i24 %lhs_V_18_2_1, %rhs_V_18_2_1

]]></Node>
<StgValue><ssdm name="r_V_18_2_1"/></StgValue>
</operation>

<operation id="439" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.012:4  %r_V_18_2_2 = mul i24 %lhs_V_18_2_2, %rhs_V_18_2_2

]]></Node>
<StgValue><ssdm name="r_V_18_2_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="440" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0106:5  %tmp_236_cast = sext i24 %r_V_3 to i25

]]></Node>
<StgValue><ssdm name="tmp_236_cast"/></StgValue>
</operation>

<operation id="441" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.094:5  %tmp_236_0_1_cast = sext i24 %r_V_18_0_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_236_0_1_cast"/></StgValue>
</operation>

<operation id="442" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.082:5  %tmp_236_0_2_cast = sext i24 %r_V_18_0_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_236_0_2_cast"/></StgValue>
</operation>

<operation id="443" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.070:5  %tmp_236_1_cast = sext i24 %r_V_18_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_236_1_cast"/></StgValue>
</operation>

<operation id="444" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.058:4  %r_V_18_1_1 = mul i24 %lhs_V_18_1_1, %rhs_V_18_1_1

]]></Node>
<StgValue><ssdm name="r_V_18_1_1"/></StgValue>
</operation>

<operation id="445" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.046:4  %r_V_18_1_2 = mul i24 %lhs_V_18_1_2, %rhs_V_18_1_2

]]></Node>
<StgValue><ssdm name="r_V_18_1_2"/></StgValue>
</operation>

<operation id="446" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.034:4  %r_V_18_2 = mul i24 %lhs_V_18_2, %rhs_V_18_2

]]></Node>
<StgValue><ssdm name="r_V_18_2"/></StgValue>
</operation>

<operation id="447" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.023:5  %tmp_236_2_1_cast = sext i24 %r_V_18_2_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_236_2_1_cast"/></StgValue>
</operation>

<operation id="448" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.012:4  %r_V_18_2_2 = mul i24 %lhs_V_18_2_2, %rhs_V_18_2_2

]]></Node>
<StgValue><ssdm name="r_V_18_2_2"/></StgValue>
</operation>

<operation id="449" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.012:5  %tmp_236_2_2_cast = sext i24 %r_V_18_2_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_236_2_2_cast"/></StgValue>
</operation>

<operation id="450" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.012:6  %tmp2 = add i25 %tmp_236_cast, %tmp_236_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="451" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.012:8  %tmp3 = add i25 %tmp_236_0_2_cast, %tmp_236_1_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="452" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.012:14  %tmp7 = add i25 %tmp_236_2_1_cast, %tmp_236_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="453" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.058:5  %tmp_236_1_1_cast = sext i24 %r_V_18_1_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_236_1_1_cast"/></StgValue>
</operation>

<operation id="454" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.046:5  %tmp_236_1_2_cast = sext i24 %r_V_18_1_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_236_1_2_cast"/></StgValue>
</operation>

<operation id="455" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.034:5  %tmp_236_2_cast = sext i24 %r_V_18_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_236_2_cast"/></StgValue>
</operation>

<operation id="456" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="26" op_0_bw="25">
<![CDATA[
.preheader.preheader.012:7  %tmp2_cast = sext i25 %tmp2 to i26

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="457" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="26" op_0_bw="25">
<![CDATA[
.preheader.preheader.012:9  %tmp3_cast = sext i25 %tmp3 to i26

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="458" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader.preheader.012:10  %tmp1 = add i26 %tmp3_cast, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="459" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.012:12  %tmp5 = add i25 %tmp_236_1_1_cast, %tmp_236_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="460" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.012:15  %tmp6 = add i25 %tmp7, %tmp_236_2_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="461" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="26" op_0_bw="25">
<![CDATA[
.preheader.preheader.012:13  %tmp5_cast = sext i25 %tmp5 to i26

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="462" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="26" op_0_bw="25">
<![CDATA[
.preheader.preheader.012:16  %tmp6_cast = sext i25 %tmp6 to i26

]]></Node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="463" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader.preheader.012:17  %tmp4 = add i26 %tmp6_cast, %tmp5_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="464" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader484.loopexit:24  %p_7_mid2 = select i1 %tmp_195, i32 0, i32 %p_7

]]></Node>
<StgValue><ssdm name="p_7_mid2"/></StgValue>
</operation>

<operation id="465" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="5">
<![CDATA[
.preheader484.loopexit:27  %tmp_174_mid2_cast = zext i5 %tmp_174_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_174_mid2_cast"/></StgValue>
</operation>

<operation id="466" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader484.loopexit:30  %tmp_178 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="467" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader484.loopexit:31  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="27" op_0_bw="26">
<![CDATA[
.preheader.preheader.012:11  %tmp1_cast = sext i26 %tmp1 to i27

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="469" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="27" op_0_bw="26">
<![CDATA[
.preheader.preheader.012:18  %tmp4_cast = sext i26 %tmp4 to i27

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="470" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.preheader.012:19  %tmp_187 = add i27 %tmp4_cast, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="471" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:0  %bias_V_9_addr_1 = getelementptr [16 x i12]* @bias_V_9, i64 0, i64 %tmp_174_mid2_cast

]]></Node>
<StgValue><ssdm name="bias_V_9_addr_1"/></StgValue>
</operation>

<operation id="472" st_id="38" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="4">
<![CDATA[
ifTrue:1  %bias_V_9_load = load i12* %bias_V_9_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bias_V_9_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="473" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="27">
<![CDATA[
.preheader.preheader.012:20  %p_cast = sext i27 %tmp_187 to i32

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="474" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.012:21  %buf_V_7_2_2 = add nsw i32 %p_7_mid2, %p_cast

]]></Node>
<StgValue><ssdm name="buf_V_7_2_2"/></StgValue>
</operation>

<operation id="475" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader.012:22  %empty_124 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_178)

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="476" st_id="39" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="4">
<![CDATA[
ifTrue:1  %bias_V_9_load = load i12* %bias_V_9_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bias_V_9_load"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="477" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="12">
<![CDATA[
ifTrue:2  %rhs_V_6_cast = sext i12 %bias_V_9_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_6_cast"/></StgValue>
</operation>

<operation id="478" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:3  %r_V = add i32 %rhs_V_6_cast, %buf_V_7_2_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="479" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ifTrue:4  %tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="480" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:10  %tmp_185 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %r_V, i32 12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="481" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:5  %p_neg = sub i32 0, %r_V

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="482" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="872">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:6  %tmp_182 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %p_neg, i32 12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="483" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="21" op_0_bw="20">
<![CDATA[
ifTrue:7  %tmp_183 = sext i20 %tmp_182 to i21

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="484" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="22" op_0_bw="21">
<![CDATA[
ifTrue:8  %p_lshr_cast = zext i21 %tmp_183 to i22

]]></Node>
<StgValue><ssdm name="p_lshr_cast"/></StgValue>
</operation>

<operation id="485" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
ifTrue:9  %p_neg_t = sub i22 0, %p_lshr_cast

]]></Node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="486" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="21" op_0_bw="20">
<![CDATA[
ifTrue:11  %tmp_186 = sext i20 %tmp_185 to i21

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="487" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="874">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="22" op_0_bw="21">
<![CDATA[
ifTrue:12  %p_lshr_f_cast = zext i21 %tmp_186 to i22

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="488" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
ifTrue:13  %tmp_176 = select i1 %tmp_209, i22 %p_neg_t, i22 %p_lshr_f_cast

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="489" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="33" op_0_bw="22">
<![CDATA[
ifTrue:14  %tmp_182_cast = sext i22 %tmp_176 to i33

]]></Node>
<StgValue><ssdm name="tmp_182_cast"/></StgValue>
</operation>

<operation id="490" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="12">
<![CDATA[
ifTrue:15  %multiple_V_9_load = load i12* @multiple_V_9, align 2

]]></Node>
<StgValue><ssdm name="multiple_V_9_load"/></StgValue>
</operation>

<operation id="491" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="33" op_0_bw="12">
<![CDATA[
ifTrue:16  %rhs_V_s = sext i12 %multiple_V_9_load to i33

]]></Node>
<StgValue><ssdm name="rhs_V_s"/></StgValue>
</operation>

<operation id="492" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ifTrue:17  %r_V_s = mul i33 %rhs_V_s, %tmp_182_cast

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="493" st_id="44" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ifTrue:17  %r_V_s = mul i33 %rhs_V_s, %tmp_182_cast

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="494" st_id="45" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ifTrue:17  %r_V_s = mul i33 %rhs_V_s, %tmp_182_cast

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="495" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
ifTrue:21  %tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_s, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="496" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="67" op_0_bw="33">
<![CDATA[
ifTrue:18  %sext_cast = sext i33 %r_V_s to i67

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="497" st_id="46" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:19  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="498" st_id="47" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:19  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="499" st_id="48" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:19  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="500" st_id="49" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:19  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="501" st_id="50" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:19  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="502" st_id="51" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:19  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="503" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="29" op_0_bw="29" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:24  %tmp_213 = call i29 @_ssdm_op_PartSelect.i29.i67.i32.i32(i67 %mul, i32 38, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="504" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="883">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:20  %neg_mul = sub i67 0, %mul

]]></Node>
<StgValue><ssdm name="neg_mul"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="505" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="29" op_0_bw="29" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:22  %tmp_211 = call i29 @_ssdm_op_PartSelect.i29.i67.i32.i32(i67 %neg_mul, i32 38, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="506" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="881">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="33" op_0_bw="29">
<![CDATA[
ifTrue:23  %tmp_212 = sext i29 %tmp_211 to i33

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="507" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="33" op_0_bw="29">
<![CDATA[
ifTrue:25  %tmp_214 = sext i29 %tmp_213 to i33

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="508" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
ifTrue:26  %tmp_215 = select i1 %tmp_210, i33 %tmp_212, i33 %tmp_214

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="509" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ifTrue:27  %neg_ti = sub i33 0, %tmp_215

]]></Node>
<StgValue><ssdm name="neg_ti"/></StgValue>
</operation>

<operation id="510" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
ifTrue:28  %tmp_177 = select i1 %tmp_210, i33 %neg_ti, i33 %tmp_214

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="511" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
ifTrue:29  %tmp_216 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %tmp_177, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="512" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="33">
<![CDATA[
ifTrue:30  %tmp_217 = trunc i33 %tmp_177 to i16

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="513" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
ifTrue:31  %Outbuf_V = select i1 %tmp_216, i16 0, i16 %tmp_217

]]></Node>
<StgValue><ssdm name="Outbuf_V"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="514" st_id="54" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
ifTrue:32  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %Outbuf_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:33  br label %ifFalse

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="516" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_160)

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="517" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader487

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="518" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader491:0  %indvar_flatten7 = phi i13 [ 0, %0 ], [ %indvar_flatten_next1_6, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="519" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader491:1  %ka = phi i3 [ 2, %0 ], [ %tmp_156_mid2_v_v, %1 ]

]]></Node>
<StgValue><ssdm name="ka"/></StgValue>
</operation>

<operation id="520" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader491:2  %indvar_flatten8 = phi i12 [ 0, %0 ], [ %indvar_flatten_next1, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten8"/></StgValue>
</operation>

<operation id="521" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader491:3  %kb = phi i3 [ 2, %0 ], [ %kb_mid2, %1 ]

]]></Node>
<StgValue><ssdm name="kb"/></StgValue>
</operation>

<operation id="522" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader491:4  %indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="523" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader491:5  %j = phi i6 [ 0, %0 ], [ %tmp_165_mid2, %1 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="524" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader491:6  %i20 = phi i5 [ 0, %0 ], [ %i_22, %1 ]

]]></Node>
<StgValue><ssdm name="i20"/></StgValue>
</operation>

<operation id="525" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader491:7  %exitcond_flatten = icmp eq i13 %indvar_flatten7, -3584

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="526" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader491:8  %indvar_flatten_next1_6 = add i13 %indvar_flatten7, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_6"/></StgValue>
</operation>

<operation id="527" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader491:9  br i1 %exitcond_flatten, label %.preheader489.preheader, label %.preheader493.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader493.preheader:1  %exitcond_flatten14 = icmp eq i12 %indvar_flatten8, 1536

]]></Node>
<StgValue><ssdm name="exitcond_flatten14"/></StgValue>
</operation>

<operation id="529" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %indvar_flatten13_op = add i12 %indvar_flatten8, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13_op"/></StgValue>
</operation>

<operation id="530" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:6  %indvar_flatten_next1 = select i1 %exitcond_flatten14, i12 1, i12 %indvar_flatten13_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="531" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader493.preheader:2  %kb_mid = select i1 %exitcond_flatten14, i3 2, i3 %kb

]]></Node>
<StgValue><ssdm name="kb_mid"/></StgValue>
</operation>

<operation id="532" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="884">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="2" op_0_bw="3">
<![CDATA[
.preheader493.preheader:5  %tmp_169 = trunc i3 %kb to i2

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="533" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader493.preheader:6  %kb_t_mid = select i1 %exitcond_flatten14, i2 -2, i2 %tmp_169

]]></Node>
<StgValue><ssdm name="kb_t_mid"/></StgValue>
</operation>

<operation id="534" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:7  %not_exitcond_flatten = xor i1 %exitcond_flatten14, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="535" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader493.preheader:10  %exitcond_flatten15 = icmp eq i11 %indvar_flatten, 512

]]></Node>
<StgValue><ssdm name="exitcond_flatten15"/></StgValue>
</operation>

<operation id="536" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:11  %exitcond_flatten_mid = and i1 %exitcond_flatten15, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="537" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader493.preheader:12  %kb_3 = add i3 -1, %kb_mid

]]></Node>
<StgValue><ssdm name="kb_3"/></StgValue>
</operation>

<operation id="538" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:13  %tmp_163 = or i1 %exitcond_flatten_mid, %exitcond_flatten14

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="539" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="2" op_0_bw="3">
<![CDATA[
.preheader493.preheader:15  %tmp_170 = trunc i3 %kb_3 to i2

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="540" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader493.preheader:16  %kb_t_mid2 = select i1 %exitcond_flatten_mid, i2 %tmp_170, i2 %kb_t_mid

]]></Node>
<StgValue><ssdm name="kb_t_mid2"/></StgValue>
</operation>

<operation id="541" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader493.preheader:20  %kb_mid2 = select i1 %exitcond_flatten_mid, i3 %kb_3, i3 %kb_mid

]]></Node>
<StgValue><ssdm name="kb_mid2"/></StgValue>
</operation>

<operation id="542" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %indvar_flatten_op = add i11 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="543" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader493.preheader:0  %ka_4 = add i3 -1, %ka

]]></Node>
<StgValue><ssdm name="ka_4"/></StgValue>
</operation>

<operation id="544" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader493.preheader:3  %tmp_156_mid2_v_v = select i1 %exitcond_flatten14, i3 %ka_4, i3 %ka

]]></Node>
<StgValue><ssdm name="tmp_156_mid2_v_v"/></StgValue>
</operation>

<operation id="545" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader493.preheader:8  %exitcond12 = icmp eq i5 %i20, -16

]]></Node>
<StgValue><ssdm name="exitcond12"/></StgValue>
</operation>

<operation id="546" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:9  %exitcond6_mid = and i1 %exitcond12, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond6_mid"/></StgValue>
</operation>

<operation id="547" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader493.preheader:14  %j_mid = select i1 %tmp_163, i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="j_mid"/></StgValue>
</operation>

<operation id="548" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:17  %exitcond_flatten_not = xor i1 %exitcond_flatten15, true

]]></Node>
<StgValue><ssdm name="exitcond_flatten_not"/></StgValue>
</operation>

<operation id="549" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:18  %not_exitcond_flatten_5 = or i1 %exitcond_flatten14, %exitcond_flatten_not

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_5"/></StgValue>
</operation>

<operation id="550" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:19  %exitcond6_mid1 = and i1 %exitcond6_mid, %not_exitcond_flatten_5

]]></Node>
<StgValue><ssdm name="exitcond6_mid1"/></StgValue>
</operation>

<operation id="551" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader493.preheader:21  %j_11 = add i6 1, %j_mid

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="552" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:22  %tmp_164 = or i1 %exitcond6_mid1, %exitcond_flatten_mid

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="553" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:23  %tmp_172 = or i1 %tmp_164, %exitcond_flatten14

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="554" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader493.preheader:24  %i28_mid2 = select i1 %tmp_172, i5 0, i5 %i20

]]></Node>
<StgValue><ssdm name="i28_mid2"/></StgValue>
</operation>

<operation id="555" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader493.preheader:25  %tmp_165_mid2 = select i1 %exitcond6_mid1, i6 %j_11, i6 %j_mid

]]></Node>
<StgValue><ssdm name="tmp_165_mid2"/></StgValue>
</operation>

<operation id="556" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.preheader493.preheader:43  switch i2 %kb_t_mid2, label %branch52 [
    i2 0, label %branch50
    i2 1, label %branch51
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %i_22 = add i5 %i28_mid2, 1

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="558" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:4  %indvar_flatten_next = select i1 %tmp_163, i11 1, i11 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="559" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="11" op_0_bw="6">
<![CDATA[
.preheader493.preheader:26  %tmp_165_mid2_cast = zext i6 %tmp_165_mid2 to i11

]]></Node>
<StgValue><ssdm name="tmp_165_mid2_cast"/></StgValue>
</operation>

<operation id="560" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader493.preheader:30  %tmp_168 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i28_mid2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="561" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="11" op_0_bw="10">
<![CDATA[
.preheader493.preheader:31  %tmp_184_cast = zext i10 %tmp_168 to i11

]]></Node>
<StgValue><ssdm name="tmp_184_cast"/></StgValue>
</operation>

<operation id="562" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader493.preheader:32  %tmp_173 = add i11 %tmp_165_mid2_cast, %tmp_184_cast

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="563" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="11">
<![CDATA[
.preheader493.preheader:34  %tmp_174 = trunc i11 %tmp_173 to i10

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="564" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="3">
<![CDATA[
.preheader493.preheader:4  %tmp_156_mid2_cast = sext i3 %tmp_156_mid2_v_v to i12

]]></Node>
<StgValue><ssdm name="tmp_156_mid2_cast"/></StgValue>
</operation>

<operation id="565" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader493.preheader:27  %tmp_165 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="566" st_id="60" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader493.preheader:29  %tmp_V_131 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_131"/></StgValue>
</operation>

<operation id="567" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="11">
<![CDATA[
.preheader493.preheader:33  %tmp_188_cast = zext i11 %tmp_173 to i12

]]></Node>
<StgValue><ssdm name="tmp_188_cast"/></StgValue>
</operation>

<operation id="568" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader493.preheader:35  %p_shl_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_174, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="569" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader493.preheader:36  %tmp_175 = sub i12 %p_shl_cast, %tmp_188_cast

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="570" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader493.preheader:37  %tmp_180 = add i12 %tmp_156_mid2_cast, %tmp_175

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="571" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="16">
<![CDATA[
.preheader493.preheader:42  %tmp_181 = trunc i16 %tmp_V_131 to i12

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="572" st_id="60" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_131)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_165)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="574" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader491

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="575" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader493.preheader:28  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="12">
<![CDATA[
.preheader493.preheader:38  %tmp_191_cast = zext i12 %tmp_180 to i64

]]></Node>
<StgValue><ssdm name="tmp_191_cast"/></StgValue>
</operation>

<operation id="577" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader493.preheader:39  %B_V_1_0_addr = getelementptr [1536 x i12]* @B_V_1_0, i64 0, i64 %tmp_191_cast

]]></Node>
<StgValue><ssdm name="B_V_1_0_addr"/></StgValue>
</operation>

<operation id="578" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader493.preheader:40  %B_V_1_1_addr = getelementptr [1536 x i12]* @B_V_1_1, i64 0, i64 %tmp_191_cast

]]></Node>
<StgValue><ssdm name="B_V_1_1_addr"/></StgValue>
</operation>

<operation id="579" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader493.preheader:41  %B_V_1_2_addr = getelementptr [1536 x i12]* @B_V_1_2, i64 0, i64 %tmp_191_cast

]]></Node>
<StgValue><ssdm name="B_V_1_2_addr"/></StgValue>
</operation>

<operation id="580" st_id="61" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp><literal name="kb_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
branch51:0  store i12 %tmp_181, i12* %B_V_1_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp><literal name="kb_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="61" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="kb_t_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
branch50:0  store i12 %tmp_181, i12* %B_V_1_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="kb_t_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="61" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="kb_t_mid2" val="!0"/>
<literal name="kb_t_mid2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
branch52:0  store i12 %tmp_181, i12* %B_V_1_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="kb_t_mid2" val="!0"/>
<literal name="kb_t_mid2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="586" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
.preheader489.preheader:0  br label %.preheader489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="587" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader489:0  %i1 = phi i5 [ %i_21, %2 ], [ 0, %.preheader489.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="588" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader489:1  %exitcond = icmp eq i5 %i1, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="589" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader489:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader489:3  %i_21 = add i5 %i1, 1

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="591" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader489:4  br i1 %exitcond, label %.loopexit490.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="592" st_id="64" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_V_130 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_130"/></StgValue>
</operation>

<operation id="593" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="12" op_0_bw="16">
<![CDATA[
:4  %tmp_184 = trunc i16 %tmp_V_130 to i12

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="594" st_id="64" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_130)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="595" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="596" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="5">
<![CDATA[
:3  %tmp_162 = zext i5 %i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="598" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_V_9_addr = getelementptr [16 x i12]* @bias_V_9, i64 0, i64 %tmp_162

]]></Node>
<StgValue><ssdm name="bias_V_9_addr"/></StgValue>
</operation>

<operation id="599" st_id="65" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
:6  store i12 %tmp_184, i12* %bias_V_9_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:8  %empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="601" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="602" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
.loopexit490.loopexit:0  br label %.loopexit490

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
