DDRB = 5; 
asdasdsa
__DBL_HAS_DENORM__d
sad
__GCC_ATOMIC_TEST_AND_SET_TRUEVALas
__DBL_HAS_DENORM__dsa
defaultsa
__DBL_HAS_QUIET_NAN__w asmdsa
 dsad 
 staticd
  asms
   default aasdasdasdasadssada
   s 
   d 
