Command: /home/gift/workplace/CourseDigitalIC/homework/ch4-5/BarrelReg/././build/simtop -l ./build/log/run.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Oct 23 16:22 2022
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file './build/simtop.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
$stop at time 32000 Scope: tb_cla File: /home/gift/workplace/CourseDigitalIC/homework/ch4-5/BarrelReg/sim/tb_BarrelReg.v Line: 59

ucli% quit
            V C S   S i m u l a t i o n   R e p o r t 
Time: 32000 ps
CPU Time:      0.200 seconds;       Data structure size:   0.0Mb
Sun Oct 23 16:23:00 2022
