module bitshift (
    input opcode[6],
    input a[16],
    input b[16],
    output z[16]
  ) {

  always {
    case(opcode[1:0]){
      b00: // shift left
        z = a << b[3:0];
      b01: // shift right
        z = a >> b[3:0];
      b11: // shift right arithmetic
        z = $signed(a) >>> b[3:0];
      b10: // weird left bitshift
        z = $signed(a) <<< b[3:0];        
      default:
        z = a;
    }
  }
}