---
layout: default
title: ğŸ’¡ Proposal CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹ï¼ˆæ•™è‚²ãƒ¢ãƒ‡ãƒ«ï¼‰
---

---

# ğŸ’¡ CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹ææ¡ˆï¼ˆæ•™è‚²ãƒ¢ãƒ‡ãƒ«ï¼‰  
*Proposal: CMOS-integrated RF Devices (Educational Model)*

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](../../../#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)

---

## ğŸ“˜ æ¦‚è¦ / Overview  

æœ¬ææ¡ˆã¯ã€ä¸‰æºçœŸä¸€ã«ã‚ˆã‚‹ **æ•™è‚²ç›®çš„ã®ä»®æƒ³ãƒ—ãƒ­ã‚»ã‚¹**ã€Œ0.18 Âµm FeRAMã€ã‚’èµ·ç‚¹ã«ã€  
**CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹**ã‚’æ•™æã¨ã—ã¦å±•é–‹ã™ã‚‹ã‚‚ã®ã§ã™ã€‚  

*This proposal expands the virtual educational 0.18 Âµm FeRAM process into CMOS-integrated RF devices for learning purposes.*  

ğŸ‘‰ å®Ÿåœ¨ã®è£½å“ãƒ»ä¼æ¥­ãƒ»è£½é€ ãƒ—ãƒ­ã‚»ã‚¹ã¨ã¯ç„¡é–¢ä¿‚ã§ã™ã€‚  
ğŸ‘‰ The contents are **purely educational models**, unrelated to actual products or proprietary processes.  

---

## ğŸ”„ ææ¡ˆãƒ‡ãƒã‚¤ã‚¹ç¾¤ / Proposed Educational Models  

| ãƒ‡ãƒã‚¤ã‚¹ / Device | æ•™è‚²ãƒ¢ãƒ‡ãƒ«å†…å®¹ / Educational Focus | å­¦ç¿’ãƒã‚¤ãƒ³ãƒˆ / Learning Focus |
|---|---|---|
| **FeVar (Ferroelectric Varactor)** | HfOâ‚‚ç³»å¼·èª˜é›»ä½“ã‚’ç”¨ã„ãŸä¸æ®ç™ºå¯å¤‰ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ã®æ¦‚å¿µãƒ¢ãƒ‡ãƒ« | ä¸æ®ç™ºè¨­å®šä¿æŒãƒ»å†æ§‹æˆå¯èƒ½å›è·¯ã®åŸç† |
| **FeFET-Switch** | HZOå±€æ‰€ã‚²ãƒ¼ãƒˆã‚¹ã‚¿ãƒƒã‚¯ã‚’åˆ©ç”¨ã—ãŸCMOSäº’æ›RFã‚¹ã‚¤ãƒƒãƒ | CMOSæ•´åˆæ€§ãƒ»é›†ç©åŒ–ã®è€ƒãˆæ–¹ |
| **BAW/FBAR (Edu ver.)** | PZT/HfOâ‚‚è–„è†œå…±æŒ¯å™¨ã®æ•™è‚²ç”¨è¿‘ä¼¼ãƒ¢ãƒ‡ãƒ« | è–„è†œç©å±¤ã«ã‚ˆã‚‹å…±æŒ¯ãƒ»ãƒ•ã‚£ãƒ«ã‚¿å¿œç”¨ã®ç†è§£ |

---

## ğŸ“š ç³»è­œå›³ / Process Lineage  

```mermaid
flowchart TB
  subgraph FE["0.18 Âµm FeRAM (Virtual, Educational)"]
    GATE["Front-end (FEOL) / Dual-VDD CMOS 1.8/3.3 V"] --> SALI["Salicide CoSi2"]
    BEOL["Back-end (BEOL) / AlCu M1-3 + W-Plugs"]
    CAP1["FeRAM Stack A / Pt/PZT/Ti"]
    CAP2["FeRAM Stack B / TiN/HfZrOâ‚‚/TiN (HZO)"]
    GATE --> BEOL --> CAP1
    BEOL --> CAP2
  end

  CAP2 --> FeVar{{"FeVar / Educational Varactor"}}
  GATE --> RFSW1{{"RF Switch / FET + FeVar Bias"}}
  GATE --> RFSW2{{"RF Switch / FeFET-Switch"}}
  CAP1 --> BAW(("BAW/FBAR Core (Edu ver.)"))

  subgraph RF["RF Front-End (Educational Integration)"]
    MATCH["Matching / FeVar + Fixed C"]
    PATHSEL["Path Selection / RF Switches"]
    FILTER["BAW/FBAR Filters (Edu ver.)"]
    LNA["PA/LNA I/O Networks (Conceptual)"]
  end

  FeVar --> MATCH --> LNA
  RFSW1 --> PATHSEL --> FILTER
  RFSW2 --> PATHSEL
  BAW --> FILTER
```

---

## ğŸ“– å­¦ç¿’ã®èƒŒæ™¯ / *Educational Background*  

- ç¾è¡Œã®RFãƒ•ãƒ­ãƒ³ãƒˆã‚¨ãƒ³ãƒ‰ã¯ **FBAR/BAW + SOIã‚¹ã‚¤ãƒƒãƒ** ã‚’ä¸­å¿ƒã«æ§‹æˆã•ã‚Œã‚‹ã€‚  
- æœ¬æ•™æã§ã¯ã€ãã‚Œã‚‰ã®æŠ€è¡“ã‚’ã€Œæ•™è‚²çš„è¦³ç‚¹ã§å†ç¾ãƒ»ç°¡ç•¥åŒ–ã€ã—ã€  
  **CMOSæ··è¼‰ã®ãƒ¡ãƒªãƒƒãƒˆ**ã‚’ç†è§£ã™ã‚‹ã“ã¨ã‚’ç›®çš„ã¨ã™ã‚‹ã€‚  

*Todayâ€™s RF front-ends rely heavily on FBAR/BAW + SOI switches.  
This educational model simplifies and reinterprets these technologies to illustrate the concept of CMOS integration.*  

---

## âš–ï¸ å­¦ç¿’ç”¨æ¯”è¼ƒè¡¨ / *Comparison for Learning*  

| æŠ€è¡“ / Technology | æ•™è‚²çš„ç‰¹å¾´ / Educational Focus | åˆ¶ç´„ / Limitations |
|---|---|---|
| **SOI-CMOS Switch** | å®Ÿéš›ã®FEMã§åºƒãä½¿ç”¨ã•ã‚Œã¦ã„ã‚‹ | æœ¬æ•™æã§ã¯æ¦‚å¿µã®ã¿æ‰±ã† |
| **GaAs FET** | é«˜å‘¨æ³¢ç‰¹æ€§ã®å‚è€ƒæŠ€è¡“ | é«˜ã‚³ã‚¹ãƒˆå®Ÿè£…ã¯æ•™æå¯¾è±¡å¤– |
| **MEMS Switch** | è¶…ä½æå¤±ã®ä¾‹ã¨ã—ã¦ç´¹ä»‹ | ä¿¡é ¼æ€§ãƒ»å¯¿å‘½è­°è«–ã¯å‰²æ„› |
| **Varactor** | ã‚¢ãƒ³ãƒ†ãƒŠãƒãƒ¥ãƒ¼ãƒ‹ãƒ³ã‚°ã«å¿œç”¨ | å¤–ä»˜ã‘å®Ÿè£…ã®ä¾‹ç¤ºã®ã¿ |
| **æœ¬ææ¡ˆ (FeVar/FeFET)** | CMOSäº’æ›ãƒ»æ•™è‚²èµ·ç‚¹ã®ç†è§£ | å®Ÿç”¨ãƒ—ãƒ­ã‚»ã‚¹æ¤œè¨¼ã¯å¯¾è±¡å¤– |

---

## ğŸ—“ï¸ ãƒ­ãƒ¼ãƒ‰ãƒãƒƒãƒ—ï¼ˆæ•™è‚²ãƒ¢ãƒ‡ãƒ«ï¼‰ / *Educational Roadmap*  

```mermaid
gantt
    title CMOS-integrated RF Devices (Educational TRL Roadmap)
    dateFormat  YYYY-MM-DD
    section FeVar (HZO)
    Modeling & PDK Templates   :done,    des1, 2025-01-01, 60d
    Layout & Cell Libraries    :active,  des2, 2025-03-01, 90d
    Eval Boards (Edu)          :         des3, 2025-06-01, 120d
    section FeFET Switch
    Device Modeling (Edu)      :done,    sw1,  2025-02-01, 60d
    Concept Structures         :active,  sw2,  2025-05-01, 120d
    section BAW/FBAR (Edu ver.)
    Resonator Approximation    :         baw1, 2025-07-01, 90d
    Filter Concept             :         baw2, 2025-10-01, 90d
```

- **TRLç›®å®‰ï¼ˆæ•™è‚²ãƒ¢ãƒ‡ãƒ«ï¼‰**  
  - FeVarï¼šTRL 4ï¼ˆå›è·¯ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³æ•™ææ®µéšï¼‰  
  - FeFET Switchï¼šTRL 3ï¼ˆç´ å­æ¦‚å¿µãƒ¢ãƒ‡ãƒ«æ®µéšï¼‰  
  - BAW/FBARï¼šTRL 2â€“3ï¼ˆãƒ¢ãƒ‡ãƒ«åŒ–æ®µéšï¼‰  

---

## ğŸ“ ã¾ã¨ã‚ / *Conclusion (Educational)*  

- **æ•™è‚²çš„æ„ç¾©**: FeRAMæ´¾ç”Ÿãƒ‡ãƒã‚¤ã‚¹ã‚’é€šã˜ã¦ã€Œãƒ­ã‚¸ãƒƒã‚¯ï¼‹ãƒ¡ãƒ¢ãƒªï¼‹RFçµ±åˆè¨­è¨ˆã€ã®åŸºç¤ã‚’å­¦ã¶ã€‚  
- **æ•™æåŒ–ã®ç‹™ã„**: CMOSäº’æ›æ€§ã‚’æŒã¤å¼·èª˜é›»ä½“ç´ å­ã‚’ä¾‹ã«ã€å†æ§‹æˆå¯èƒ½RFã®åŸºæœ¬æ¦‚å¿µã‚’ç†è§£ã™ã‚‹ã€‚  
- **ä»Šå¾Œã®å±•æœ›**: HfZrOâ‚‚æ¡ç”¨ãªã©ã€CMOSæ•´åˆæ€§ãŒé«˜ã„æ–°ææ–™ã«ã‚ˆã‚‹æ•™è‚²åŠ¹æœã®å¼·åŒ–ã€‚  

---

## ğŸ”— é–¢é€£æ•™æãƒªãƒ³ã‚¯ / *Related Educational Links*  

| ãƒªãƒ³ã‚¯ / Link | å†…å®¹ / Description |
|---|---|
| ğŸ“˜ [0.18Âµm FeRAM Process Flowï¼ˆå®Œå…¨ç‰ˆï¼‰](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter1_memory_technologies/doc_FeRAM/feram_full_process_table) | FeRAMãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼å®Œå…¨ç‰ˆï¼ˆæ•™è‚²ãƒ¢ãƒ‡ãƒ«ï¼‰<br>*Full FeRAM process flow (educational model)* |
| ğŸ“˜ [FeRAMç‰¹æœ‰å·¥ç¨‹ã®è©³ç´°è§£èª¬](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter1_memory_technologies/doc_FeRAM/0.18um_FeRAM_ProcessFlow) | PZTã‚­ãƒ£ãƒ‘ã‚·ã‚¿ãƒ»AlOxä¿è­·è†œãƒ»æ°´ç´ é‚„å…ƒå¯¾ç­–ã®è©³ç´°<br>*Detailed FeRAM-specific steps: capacitor, AlOx, Hâ‚‚ mitigation* |
| ğŸ“˜ [0.18Âµm RFCMOS Process Flowï¼ˆæ•™è‚²ãƒ¢ãƒ‡ãƒ«ï¼‰](./018um_rfcmos_processflow.md) | RFCMOSæ´¾ç”Ÿç‰ˆãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ï¼ˆæ•™è‚²ãƒ¢ãƒ‡ãƒ«ï¼‰<br>*Derived RFCMOS process flow (educational model)* |
| ğŸ”¬ [0.18Âµm CMOSãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹](https://samizo-aitl.github.io/Edusemi-v4x/chapter3_process_evolution/docs/0.18um_Logic_ProcessFlow) | 0.18Âµm CMOSãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹æ•™æ<br>*0.18Âµm CMOS logic process (educational)* |
| ğŸ“ [MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã®ç‰¹æ€§ã¨ä¿¡é ¼æ€§](https://samizo-aitl.github.io/Edusemi-v4x/chapter4_mos_characteristics/) | MOSç‰¹æ€§ã¨ä¿¡é ¼æ€§ã«é–¢ã™ã‚‹æ•™æ<br>*MOS transistor characteristics and reliability* |
| ğŸ’¾ [ãƒ¡ãƒ¢ãƒªæŠ€è¡“æ•™æé›†](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter1_memory_technologies/) | SRAM / DRAM / FeRAM / MRAM / 3DNAND ã®æ•™è‚²è³‡æ–™<br>*Memory technology education materials* |

---

## ğŸ‘¤ Author & License  

| é …ç›® / Item | è©³ç´° / Details |
|---|---|
| **è‘—è€… / Author** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **Email** | [![Email](https://img.shields.io/badge/Email-shin3t72%40gmail.com-red?style=for-the-badge&logo=gmail)](mailto:shin3t72@gmail.com) |
| **X** | [![X](https://img.shields.io/badge/X-@shin3t72-black?style=for-the-badge&logo=x)](https://x.com/shin3t72) |
| **GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet?style=for-the-badge)](../../../#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license) <br> å†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”±ï¼ˆæ•™è‚²ç›®çš„ï¼‰ / *Free for educational use* <br> å•†ç”¨åˆ©ç”¨ã¯åˆ¥é€”è¨±å¯ / *Commercial use requires separate permission* |
