#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu May 25 11:13:04 2023
# Process ID: 17094
# Current directory: /home/goutte/4A/Projet_SI/projet-si/processor/processor.runs/synth_1
# Command line: vivado -log chemin_donnees.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source chemin_donnees.tcl
# Log file: /home/goutte/4A/Projet_SI/projet-si/processor/processor.runs/synth_1/chemin_donnees.vds
# Journal file: /home/goutte/4A/Projet_SI/projet-si/processor/processor.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source chemin_donnees.tcl -notrace
Command: synth_design -top chemin_donnees -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17109 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.273 ; gain = 83.828 ; free physical = 3246 ; free virtual = 14199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'chemin_donnees' [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/chemin_donnees.vhd:20]
INFO: [Synth 8-3491] module 'instruction_memory' declared at '/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/instruction_memory.vhd:14' bound to instance 'INS_MEM' of component 'instruction_memory' [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/chemin_donnees.vhd:107]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/instruction_memory.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (1#1) [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/instruction_memory.vhd:20]
INFO: [Synth 8-3491] module 'Pipeline' declared at '/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Pipeline.vhd:34' bound to instance 'NV_LI_DI' of component 'pipeline' [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/chemin_donnees.vhd:120]
INFO: [Synth 8-638] synthesizing module 'Pipeline' [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Pipeline.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Pipeline' (2#1) [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Pipeline.vhd:47]
INFO: [Synth 8-3491] module 'Pipeline' declared at '/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Pipeline.vhd:34' bound to instance 'NV_DI_EX' of component 'pipeline' [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/chemin_donnees.vhd:132]
INFO: [Synth 8-3491] module 'Pipeline' declared at '/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Pipeline.vhd:34' bound to instance 'NV_MEM_RE' of component 'pipeline' [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/chemin_donnees.vhd:143]
INFO: [Synth 8-3491] module 'Banc_De_Registres' declared at '/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Banc_De_Registres.vhd:16' bound to instance 'BDR' of component 'Banc_De_Registres' [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/chemin_donnees.vhd:155]
INFO: [Synth 8-638] synthesizing module 'Banc_De_Registres' [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Banc_De_Registres.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Banc_De_Registres' (3#1) [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Banc_De_Registres.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'chemin_donnees' (4#1) [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/chemin_donnees.vhd:20]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.898 ; gain = 128.453 ; free physical = 3252 ; free virtual = 14206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.898 ; gain = 128.453 ; free physical = 3254 ; free virtual = 14207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1307.902 ; gain = 136.457 ; free physical = 3254 ; free virtual = 14207
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "registre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "registre_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'LC_reg' [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/chemin_donnees.vhd:153]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1323.918 ; gain = 152.473 ; free physical = 3236 ; free virtual = 14192
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'NV_DI_EX' (Pipeline) to 'NV_MEM_RE'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 27    
+---Muxes : 
	 257 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module chemin_donnees 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module instruction_memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	 257 Input     32 Bit        Muxes := 1     
Module Pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module Banc_De_Registres 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 18    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element NV_LI_DI/inter_op4_reg was removed.  [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Pipeline.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element NV_DI_EX/inter_op4_reg was removed.  [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Pipeline.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element BDR/registre_reg[15] was removed.  [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Banc_De_Registres.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element BDR/registre_reg[14] was removed.  [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Banc_De_Registres.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element BDR/registre_reg[13] was removed.  [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Banc_De_Registres.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element BDR/registre_reg[12] was removed.  [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Banc_De_Registres.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element BDR/registre_reg[11] was removed.  [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Banc_De_Registres.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element BDR/registre_reg[10] was removed.  [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Banc_De_Registres.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element BDR/registre_reg[9] was removed.  [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Banc_De_Registres.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element BDR/registre_reg[8] was removed.  [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Banc_De_Registres.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element BDR/registre_reg[7] was removed.  [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Banc_De_Registres.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element BDR/registre_reg[6] was removed.  [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Banc_De_Registres.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element BDR/registre_reg[5] was removed.  [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Banc_De_Registres.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element BDR/registre_reg[4] was removed.  [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Banc_De_Registres.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element BDR/registre_reg[3] was removed.  [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Banc_De_Registres.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element BDR/registre_reg[2] was removed.  [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Banc_De_Registres.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element BDR/registre_reg[1] was removed.  [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Banc_De_Registres.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element BDR/registre_reg[0] was removed.  [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Banc_De_Registres.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element BDR/Aux_A_reg was removed.  [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Banc_De_Registres.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element BDR/Aux_B_reg was removed.  [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Banc_De_Registres.vhd:36]
WARNING: [Synth 8-3332] Sequential element (LC_reg) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[31]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[30]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[29]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[28]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[27]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[26]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[25]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[24]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[23]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[22]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[21]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[20]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[19]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[18]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[17]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[16]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[15]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[14]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[13]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[12]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[11]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[10]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[9]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[8]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[7]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[6]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[5]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[4]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[3]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[2]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[1]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (INS_MEM/Aux_reg[0]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op2_reg[7]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op2_reg[6]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op2_reg[5]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op2_reg[4]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op2_reg[3]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op2_reg[2]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op2_reg[1]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op2_reg[0]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op2_reg[7]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op2_reg[6]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op2_reg[5]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op2_reg[4]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op2_reg[3]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op2_reg[2]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op2_reg[1]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op2_reg[0]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op3_reg[7]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op3_reg[6]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op3_reg[5]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op3_reg[4]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op3_reg[3]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op3_reg[2]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op3_reg[1]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op3_reg[0]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op3_reg[7]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op3_reg[6]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op3_reg[5]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op3_reg[4]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op3_reg[3]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op3_reg[2]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op3_reg[1]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op3_reg[0]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op1_reg[7]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op1_reg[6]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op1_reg[5]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op1_reg[4]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op1_reg[3]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op1_reg[2]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op1_reg[1]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_LI_DI/inter_op1_reg[0]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op1_reg[7]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op1_reg[6]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op1_reg[5]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op1_reg[4]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op1_reg[3]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op1_reg[2]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op1_reg[1]) is unused and will be removed from module chemin_donnees.
WARNING: [Synth 8-3332] Sequential element (NV_DI_EX/inter_op1_reg[0]) is unused and will be removed from module chemin_donnees.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1406.988 ; gain = 235.543 ; free physical = 3071 ; free virtual = 14045
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1406.988 ; gain = 235.543 ; free physical = 3071 ; free virtual = 14045
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1406.988 ; gain = 235.543 ; free physical = 3071 ; free virtual = 14045
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1406.988 ; gain = 235.543 ; free physical = 3071 ; free virtual = 14045
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1406.988 ; gain = 235.543 ; free physical = 3071 ; free virtual = 14045
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1406.988 ; gain = 235.543 ; free physical = 3071 ; free virtual = 14045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1406.988 ; gain = 235.543 ; free physical = 3071 ; free virtual = 14045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1406.988 ; gain = 235.543 ; free physical = 3071 ; free virtual = 14045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1406.988 ; gain = 235.543 ; free physical = 3071 ; free virtual = 14045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1406.988 ; gain = 235.543 ; free physical = 3071 ; free virtual = 14045
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 102 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1406.988 ; gain = 235.543 ; free physical = 3071 ; free virtual = 14045
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1406.996 ; gain = 235.543 ; free physical = 3086 ; free virtual = 14060
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1498.059 ; gain = 338.238 ; free physical = 3036 ; free virtual = 14024
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/goutte/4A/Projet_SI/projet-si/processor/processor.runs/synth_1/chemin_donnees.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file chemin_donnees_utilization_synth.rpt -pb chemin_donnees_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1522.070 ; gain = 0.000 ; free physical = 3025 ; free virtual = 14013
INFO: [Common 17-206] Exiting Vivado at Thu May 25 11:13:32 2023...
