#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x122ea9420 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x122e9c1a0 .scope module, "tb_maxpool_2x2" "tb_maxpool_2x2" 3 13;
 .timescale -9 -12;
P_0x122e10fe0 .param/l "CLK" 0 3 15, +C4<00000000000000000000000000001010>;
P_0x122e11020 .param/l "OP_HALT" 1 3 69, C4<11111111>;
P_0x122e11060 .param/l "OP_SYNC" 1 3 68, C4<00000100>;
P_0x122e110a0 .param/l "OP_VECTOR" 1 3 67, C4<00000010>;
P_0x122e110e0 .param/l "SRAM_WIDTH" 0 3 16, +C4<00000000000000000000000100000000>;
P_0x122e11120 .param/l "SYNC_VPU" 1 3 73, C4<00000010>;
P_0x122e11160 .param/l "VOP_LOAD" 1 3 71, C4<00110000>;
P_0x122e111a0 .param/l "VOP_MAX" 1 3 70, C4<00100001>;
P_0x122e111e0 .param/l "VOP_STORE" 1 3 72, C4<00110001>;
v0x6000031cec70_0 .var/s "actual", 31 0;
v0x6000031ced00_0 .net "axi_araddr", 39 0, L_0x600002892920;  1 drivers
v0x6000031ced90_0 .net "axi_arlen", 7 0, L_0x600002892990;  1 drivers
v0x6000031cee20_0 .var "axi_arready", 0 0;
v0x6000031ceeb0_0 .net "axi_arvalid", 0 0, L_0x600002892a70;  1 drivers
v0x6000031cef40_0 .net "axi_awaddr", 39 0, L_0x600002892680;  1 drivers
v0x6000031cefd0_0 .net "axi_awlen", 7 0, L_0x6000028926f0;  1 drivers
v0x6000031cf060_0 .var "axi_awready", 0 0;
v0x6000031cf0f0_0 .net "axi_awvalid", 0 0, L_0x600002892760;  1 drivers
L_0x12809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000031cf180_0 .net "axi_bready", 0 0, L_0x12809a968;  1 drivers
v0x6000031cf210_0 .var "axi_bresp", 1 0;
v0x6000031cf2a0_0 .var "axi_bvalid", 0 0;
v0x6000031cf330_0 .var "axi_rdata", 255 0;
v0x6000031cf3c0_0 .var "axi_rlast", 0 0;
v0x6000031cf450_0 .net "axi_rready", 0 0, L_0x600002892ae0;  1 drivers
v0x6000031cf4e0_0 .var "axi_rvalid", 0 0;
v0x6000031cf570_0 .net "axi_wdata", 255 0, L_0x6000028927d0;  1 drivers
v0x6000031cf600_0 .net "axi_wlast", 0 0, L_0x600002892840;  1 drivers
v0x6000031cf690_0 .var "axi_wready", 0 0;
v0x6000031cf720_0 .net "axi_wvalid", 0 0, L_0x6000028928b0;  1 drivers
v0x6000031cf7b0_0 .var "clk", 0 0;
v0x6000031cf840_0 .var/i "errors", 31 0;
v0x6000031cf8d0_0 .var "global_sync_in", 0 0;
v0x6000031cf960_0 .var/i "i", 31 0;
v0x6000031cf9f0_0 .var "noc_rx_addr", 19 0;
v0x6000031cfa80_0 .var "noc_rx_data", 255 0;
v0x6000031cfb10_0 .var "noc_rx_is_instr", 0 0;
v0x6000031cfba0_0 .net "noc_rx_ready", 0 0, L_0x600003286e40;  1 drivers
v0x6000031cfc30_0 .var "noc_rx_valid", 0 0;
L_0x12809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031cfcc0_0 .net "noc_tx_addr", 19 0, L_0x12809a9f8;  1 drivers
L_0x12809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031cfd50_0 .net "noc_tx_data", 255 0, L_0x12809a9b0;  1 drivers
v0x6000031cfde0_0 .var "noc_tx_ready", 0 0;
L_0x12809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031cfe70_0 .net "noc_tx_valid", 0 0, L_0x12809aa40;  1 drivers
v0x6000031cff00_0 .var "rst_n", 0 0;
v0x6000031c0000_0 .var "sync_grant", 0 0;
v0x6000031c0090_0 .net "sync_request", 0 0, L_0x60000289e840;  1 drivers
v0x6000031c0120_0 .net "tpc_busy", 0 0, L_0x60000289ea00;  1 drivers
v0x6000031c01b0_0 .net "tpc_done", 0 0, L_0x60000289e8b0;  1 drivers
v0x6000031c0240_0 .net "tpc_error", 0 0, L_0x60000289e7d0;  1 drivers
v0x6000031c02d0_0 .var "tpc_start", 0 0;
v0x6000031c0360_0 .var "tpc_start_pc", 19 0;
E_0x6000016d4a80 .event negedge, v0x6000031a8090_0;
S_0x122eac2e0 .scope module, "dut" "tensor_processing_cluster" 3 51, 4 15 0, S_0x122e9c1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x123010c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x123010c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x123010c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x123010cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x123010d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x123010d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x123010d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x123010dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x123010e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x123010e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x123010e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x123010ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x123010f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x123010f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x123010f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x123010fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x123011000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x60000289f790 .functor BUFZ 1, v0x6000031cc3f0_0, C4<0>, C4<0>, C4<0>;
L_0x600002891f80 .functor OR 1, L_0x600003283ca0, L_0x600003283e80, C4<0>, C4<0>;
L_0x600002891ff0 .functor AND 1, L_0x600002891f10, L_0x600002891f80, C4<1>, C4<1>;
L_0x600002892060 .functor BUFZ 1, v0x6000031cd440_0, C4<0>, C4<0>, C4<0>;
L_0x6000028920d0 .functor BUFZ 1, v0x6000031ccf30_0, C4<0>, C4<0>, C4<0>;
L_0x600002892ca0 .functor AND 1, v0x6000031cfc30_0, L_0x600003286e40, C4<1>, C4<1>;
L_0x600002892d10 .functor AND 1, L_0x600002892ca0, L_0x600003286ee0, C4<1>, C4<1>;
v0x6000031ca370_0 .net *"_ivl_24", 19 0, L_0x6000032835c0;  1 drivers
L_0x12809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000031ca400_0 .net *"_ivl_27", 3 0, L_0x12809a530;  1 drivers
v0x6000031ca490_0 .net *"_ivl_28", 19 0, L_0x600003283660;  1 drivers
L_0x12809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031ca520_0 .net *"_ivl_31", 14 0, L_0x12809a578;  1 drivers
L_0x12809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000031ca5b0_0 .net/2u *"_ivl_34", 2 0, L_0x12809a5c0;  1 drivers
v0x6000031ca640_0 .net *"_ivl_38", 19 0, L_0x600003283840;  1 drivers
L_0x12809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000031ca6d0_0 .net *"_ivl_41", 3 0, L_0x12809a608;  1 drivers
v0x6000031ca760_0 .net *"_ivl_42", 19 0, L_0x6000032838e0;  1 drivers
L_0x12809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000031ca7f0_0 .net *"_ivl_45", 3 0, L_0x12809a650;  1 drivers
L_0x12809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031ca880_0 .net/2u *"_ivl_48", 2 0, L_0x12809a698;  1 drivers
v0x6000031ca910_0 .net *"_ivl_52", 19 0, L_0x600003283ac0;  1 drivers
L_0x12809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000031ca9a0_0 .net *"_ivl_55", 3 0, L_0x12809a6e0;  1 drivers
v0x6000031caa30_0 .net *"_ivl_56", 19 0, L_0x600003283b60;  1 drivers
L_0x12809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000031caac0_0 .net *"_ivl_59", 3 0, L_0x12809a728;  1 drivers
L_0x12809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000031cab50_0 .net *"_ivl_63", 127 0, L_0x12809a770;  1 drivers
v0x6000031cabe0_0 .net *"_ivl_65", 127 0, L_0x600003283d40;  1 drivers
L_0x12809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031cac70_0 .net/2u *"_ivl_68", 2 0, L_0x12809a7b8;  1 drivers
v0x6000031cad00_0 .net *"_ivl_70", 0 0, L_0x600003283ca0;  1 drivers
L_0x12809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000031cad90_0 .net/2u *"_ivl_72", 2 0, L_0x12809a800;  1 drivers
v0x6000031cae20_0 .net *"_ivl_74", 0 0, L_0x600003283e80;  1 drivers
v0x6000031caeb0_0 .net *"_ivl_77", 0 0, L_0x600002891f80;  1 drivers
v0x6000031caf40_0 .net *"_ivl_87", 0 0, L_0x600002892ca0;  1 drivers
v0x6000031cafd0_0 .net *"_ivl_89", 0 0, L_0x600003286ee0;  1 drivers
v0x6000031cb060_0 .var "act_data_d", 31 0;
v0x6000031cb0f0_0 .var "act_valid_d", 0 0;
v0x6000031cb180_0 .var "act_valid_d2", 0 0;
v0x6000031cb210_0 .net "axi_araddr", 39 0, L_0x600002892920;  alias, 1 drivers
v0x6000031cb2a0_0 .net "axi_arlen", 7 0, L_0x600002892990;  alias, 1 drivers
v0x6000031cb330_0 .net "axi_arready", 0 0, v0x6000031cee20_0;  1 drivers
v0x6000031cb3c0_0 .net "axi_arvalid", 0 0, L_0x600002892a70;  alias, 1 drivers
v0x6000031cb450_0 .net "axi_awaddr", 39 0, L_0x600002892680;  alias, 1 drivers
v0x6000031cb4e0_0 .net "axi_awlen", 7 0, L_0x6000028926f0;  alias, 1 drivers
v0x6000031cb570_0 .net "axi_awready", 0 0, v0x6000031cf060_0;  1 drivers
v0x6000031cb600_0 .net "axi_awvalid", 0 0, L_0x600002892760;  alias, 1 drivers
v0x6000031cb690_0 .net "axi_bready", 0 0, L_0x12809a968;  alias, 1 drivers
v0x6000031cb720_0 .net "axi_bresp", 1 0, v0x6000031cf210_0;  1 drivers
v0x6000031cb7b0_0 .net "axi_bvalid", 0 0, v0x6000031cf2a0_0;  1 drivers
v0x6000031cb840_0 .net "axi_rdata", 255 0, v0x6000031cf330_0;  1 drivers
v0x6000031cb8d0_0 .net "axi_rlast", 0 0, v0x6000031cf3c0_0;  1 drivers
v0x6000031cb960_0 .net "axi_rready", 0 0, L_0x600002892ae0;  alias, 1 drivers
v0x6000031cb9f0_0 .net "axi_rvalid", 0 0, v0x6000031cf4e0_0;  1 drivers
v0x6000031cba80_0 .net "axi_wdata", 255 0, L_0x6000028927d0;  alias, 1 drivers
v0x6000031cbb10_0 .net "axi_wlast", 0 0, L_0x600002892840;  alias, 1 drivers
v0x6000031cbba0_0 .net "axi_wready", 0 0, v0x6000031cf690_0;  1 drivers
v0x6000031cbc30_0 .net "axi_wvalid", 0 0, L_0x6000028928b0;  alias, 1 drivers
v0x6000031cbcc0_0 .net "clk", 0 0, v0x6000031cf7b0_0;  1 drivers
v0x6000031cbd50_0 .net "dma_lcp_done", 0 0, L_0x600002892450;  1 drivers
v0x6000031cbde0_0 .net "dma_lcp_ready", 0 0, L_0x600003285f40;  1 drivers
v0x6000031cbe70_0 .net "dma_sram_addr", 19 0, v0x6000031a8e10_0;  1 drivers
v0x6000031cbf00_0 .net "dma_sram_rdata", 255 0, L_0x600002892c30;  1 drivers
v0x6000031cc000_0 .net "dma_sram_re", 0 0, L_0x600002892610;  1 drivers
v0x6000031cc090_0 .net "dma_sram_ready", 0 0, L_0x600003286da0;  1 drivers
v0x6000031cc120_0 .net "dma_sram_wdata", 255 0, L_0x600002892530;  1 drivers
v0x6000031cc1b0_0 .net "dma_sram_we", 0 0, L_0x6000028925a0;  1 drivers
v0x6000031cc240_0 .net "global_sync_in", 0 0, v0x6000031cf8d0_0;  1 drivers
v0x6000031cc2d0 .array "instr_mem", 4095 0, 127 0;
v0x6000031cc360_0 .var "instr_rdata_reg", 127 0;
v0x6000031cc3f0_0 .var "instr_valid_reg", 0 0;
v0x6000031cc480_0 .net "lcp_dma_cmd", 127 0, v0x6000031aa910_0;  1 drivers
v0x6000031cc510_0 .net "lcp_dma_valid", 0 0, L_0x60000289eae0;  1 drivers
v0x6000031cc5a0_0 .net "lcp_imem_addr", 19 0, L_0x60000289f560;  1 drivers
v0x6000031cc630_0 .net "lcp_imem_data", 127 0, v0x6000031cc360_0;  1 drivers
v0x6000031cc6c0_0 .net "lcp_imem_re", 0 0, L_0x60000289f5d0;  1 drivers
v0x6000031cc750_0 .net "lcp_imem_valid", 0 0, L_0x60000289f790;  1 drivers
v0x6000031cc7e0_0 .net "lcp_mxu_cmd", 127 0, v0x6000031ab600_0;  1 drivers
v0x6000031cc870_0 .net "lcp_mxu_valid", 0 0, L_0x60000289ed80;  1 drivers
v0x6000031cc900_0 .net "lcp_vpu_cmd", 127 0, v0x6000031ac240_0;  1 drivers
v0x6000031cc990_0 .net "lcp_vpu_valid", 0 0, L_0x60000289ebc0;  1 drivers
v0x6000031cca20_0 .net "mxu_a_addr", 19 0, L_0x600003283980;  1 drivers
v0x6000031ccab0_0 .net "mxu_a_rdata", 255 0, L_0x600002892b50;  1 drivers
v0x6000031ccb40_0 .net "mxu_a_re", 0 0, L_0x600003283a20;  1 drivers
v0x6000031ccbd0_0 .net "mxu_a_ready", 0 0, L_0x600003286c60;  1 drivers
v0x6000031ccc60_0 .net "mxu_cfg_k", 15 0, L_0x60000328d900;  1 drivers
v0x6000031cccf0_0 .net "mxu_cfg_m", 15 0, L_0x60000328d7c0;  1 drivers
v0x6000031ccd80_0 .net "mxu_cfg_n", 15 0, L_0x60000328d860;  1 drivers
v0x6000031cce10_0 .var "mxu_col_cnt", 4 0;
v0x6000031ccea0_0 .var "mxu_cycle_cnt", 15 0;
v0x6000031ccf30_0 .var "mxu_done_reg", 0 0;
v0x6000031ccfc0_0 .net "mxu_dst_addr", 15 0, L_0x60000328d5e0;  1 drivers
v0x6000031cd050_0 .net "mxu_lcp_done", 0 0, L_0x6000028920d0;  1 drivers
v0x6000031cd0e0_0 .net "mxu_lcp_ready", 0 0, L_0x600002892060;  1 drivers
v0x6000031cd170_0 .net "mxu_o_addr", 19 0, L_0x600003283c00;  1 drivers
v0x6000031cd200_0 .net "mxu_o_ready", 0 0, L_0x600003286d00;  1 drivers
v0x6000031cd290_0 .net "mxu_o_wdata", 255 0, L_0x600003283de0;  1 drivers
v0x6000031cd320_0 .net "mxu_o_we", 0 0, L_0x600002891ff0;  1 drivers
v0x6000031cd3b0_0 .var "mxu_out_cnt", 15 0;
v0x6000031cd440_0 .var "mxu_ready_reg", 0 0;
v0x6000031cd4d0_0 .net "mxu_src0_addr", 15 0, L_0x60000328d680;  1 drivers
v0x6000031cd560_0 .net "mxu_src1_addr", 15 0, L_0x60000328d720;  1 drivers
v0x6000031cd5f0_0 .var "mxu_start_array", 0 0;
v0x6000031cd680_0 .var "mxu_start_array_d", 0 0;
v0x6000031cd710_0 .var "mxu_state", 2 0;
v0x6000031cd7a0_0 .net "mxu_subop", 7 0, L_0x60000328d540;  1 drivers
v0x6000031cd830_0 .net "mxu_w_addr", 19 0, L_0x600003283700;  1 drivers
v0x6000031cd8c0_0 .net "mxu_w_rdata", 255 0, v0x6000031b78d0_0;  1 drivers
v0x6000031cd950_0 .net "mxu_w_re", 0 0, L_0x6000032837a0;  1 drivers
v0x6000031cd9e0_0 .net "mxu_w_ready", 0 0, L_0x600003286b20;  1 drivers
v0x6000031cda70_0 .net "noc_data_write", 0 0, L_0x600002892d10;  1 drivers
v0x6000031cdb00_0 .net "noc_rx_addr", 19 0, v0x6000031cf9f0_0;  1 drivers
v0x6000031cdb90_0 .net "noc_rx_data", 255 0, v0x6000031cfa80_0;  1 drivers
v0x6000031cdc20_0 .net "noc_rx_is_instr", 0 0, v0x6000031cfb10_0;  1 drivers
v0x6000031cdcb0_0 .net "noc_rx_ready", 0 0, L_0x600003286e40;  alias, 1 drivers
v0x6000031cdd40_0 .net "noc_rx_valid", 0 0, v0x6000031cfc30_0;  1 drivers
v0x6000031cddd0_0 .net "noc_tx_addr", 19 0, L_0x12809a9f8;  alias, 1 drivers
v0x6000031cde60_0 .net "noc_tx_data", 255 0, L_0x12809a9b0;  alias, 1 drivers
v0x6000031cdef0_0 .net "noc_tx_ready", 0 0, v0x6000031cfde0_0;  1 drivers
v0x6000031cdf80_0 .net "noc_tx_valid", 0 0, L_0x12809aa40;  alias, 1 drivers
v0x6000031ce010_0 .net "rst_n", 0 0, v0x6000031cff00_0;  1 drivers
v0x6000031ce0a0_0 .net "sync_grant", 0 0, v0x6000031c0000_0;  1 drivers
v0x6000031ce130_0 .net "sync_request", 0 0, L_0x60000289e840;  alias, 1 drivers
v0x6000031ce1c0_0 .net "systolic_busy", 0 0, L_0x600002891e30;  1 drivers
v0x6000031ce250_0 .net "systolic_done", 0 0, L_0x6000032830c0;  1 drivers
v0x6000031ce2e0_0 .net "systolic_result", 127 0, L_0x600003282c60;  1 drivers
v0x6000031ce370_0 .net "systolic_result_valid", 0 0, L_0x600002891f10;  1 drivers
v0x6000031ce400_0 .net "tpc_busy", 0 0, L_0x60000289ea00;  alias, 1 drivers
v0x6000031ce490_0 .net "tpc_done", 0 0, L_0x60000289e8b0;  alias, 1 drivers
v0x6000031ce520_0 .net "tpc_error", 0 0, L_0x60000289e7d0;  alias, 1 drivers
v0x6000031ce5b0_0 .net "tpc_start", 0 0, v0x6000031c02d0_0;  1 drivers
v0x6000031ce640_0 .net "tpc_start_pc", 19 0, v0x6000031c0360_0;  1 drivers
v0x6000031ce6d0_0 .net "vpu_lcp_done", 0 0, L_0x600002892220;  1 drivers
v0x6000031ce760_0 .net "vpu_lcp_ready", 0 0, L_0x600003285a40;  1 drivers
v0x6000031ce7f0_0 .net "vpu_sram_addr", 19 0, v0x6000031c9710_0;  1 drivers
v0x6000031ce880_0 .net "vpu_sram_rdata", 255 0, L_0x600002892bc0;  1 drivers
v0x6000031ce910_0 .net "vpu_sram_re", 0 0, L_0x6000028923e0;  1 drivers
v0x6000031ce9a0_0 .net "vpu_sram_ready", 0 0, L_0x600003286bc0;  1 drivers
v0x6000031cea30_0 .net "vpu_sram_wdata", 255 0, L_0x600002892300;  1 drivers
v0x6000031ceac0_0 .net "vpu_sram_we", 0 0, L_0x600002892370;  1 drivers
v0x6000031ceb50_0 .var "weight_load_col_d", 1 0;
v0x6000031cebe0_0 .var "weight_load_en_d", 0 0;
L_0x60000328d540 .part v0x6000031ab600_0, 112, 8;
L_0x60000328d5e0 .part v0x6000031ab600_0, 96, 16;
L_0x60000328d680 .part v0x6000031ab600_0, 80, 16;
L_0x60000328d720 .part v0x6000031ab600_0, 64, 16;
L_0x60000328d7c0 .part v0x6000031ab600_0, 48, 16;
L_0x60000328d860 .part v0x6000031ab600_0, 32, 16;
L_0x60000328d900 .part v0x6000031ab600_0, 16, 16;
L_0x600003283520 .part v0x6000031b78d0_0, 0, 32;
L_0x6000032835c0 .concat [ 16 4 0 0], L_0x60000328d720, L_0x12809a530;
L_0x600003283660 .concat [ 5 15 0 0], v0x6000031cce10_0, L_0x12809a578;
L_0x600003283700 .arith/sum 20, L_0x6000032835c0, L_0x600003283660;
L_0x6000032837a0 .cmp/eq 3, v0x6000031cd710_0, L_0x12809a5c0;
L_0x600003283840 .concat [ 16 4 0 0], L_0x60000328d680, L_0x12809a608;
L_0x6000032838e0 .concat [ 16 4 0 0], v0x6000031ccea0_0, L_0x12809a650;
L_0x600003283980 .arith/sum 20, L_0x600003283840, L_0x6000032838e0;
L_0x600003283a20 .cmp/eq 3, v0x6000031cd710_0, L_0x12809a698;
L_0x600003283ac0 .concat [ 16 4 0 0], L_0x60000328d5e0, L_0x12809a6e0;
L_0x600003283b60 .concat [ 16 4 0 0], v0x6000031cd3b0_0, L_0x12809a728;
L_0x600003283c00 .arith/sum 20, L_0x600003283ac0, L_0x600003283b60;
L_0x600003283d40 .part L_0x600003282c60, 0, 128;
L_0x600003283de0 .concat [ 128 128 0 0], L_0x600003283d40, L_0x12809a770;
L_0x600003283ca0 .cmp/eq 3, v0x6000031cd710_0, L_0x12809a7b8;
L_0x600003283e80 .cmp/eq 3, v0x6000031cd710_0, L_0x12809a800;
L_0x600003286e40 .reduce/nor L_0x60000289ea00;
L_0x600003286ee0 .reduce/nor v0x6000031cfb10_0;
S_0x122e6d150 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x122eac2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x123019400 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x123019440 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x123019480 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x1230194c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x123019500 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x123019540 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x123019580 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x1230195c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x123019600 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x123019640 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x123019680 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x1230196c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x123019700 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x123019740 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x123019780 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x1230197c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x123019800 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x123019840 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x123019880 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x1230198c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x123019900 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600002892450 .functor BUFZ 1, v0x6000031a8510_0, C4<0>, C4<0>, C4<0>;
L_0x600002892530 .functor BUFZ 256, v0x6000031a9170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000028925a0 .functor BUFZ 1, v0x6000031a9290_0, C4<0>, C4<0>, C4<0>;
L_0x600002892610 .functor BUFZ 1, v0x6000031a8fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600002892680 .functor BUFZ 40, v0x600003197450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000028926f0 .functor BUFZ 8, v0x600003197570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002892760 .functor BUFZ 1, v0x600003197720_0, C4<0>, C4<0>, C4<0>;
L_0x6000028927d0 .functor BUFZ 256, v0x600003197cc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002892840 .functor BUFZ 1, v0x600003197de0_0, C4<0>, C4<0>, C4<0>;
L_0x6000028928b0 .functor BUFZ 1, v0x6000031906c0_0, C4<0>, C4<0>, C4<0>;
L_0x600002892920 .functor BUFZ 40, v0x600003197060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600002892990 .functor BUFZ 8, v0x600003197180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002892a70 .functor BUFZ 1, v0x600003197330_0, C4<0>, C4<0>, C4<0>;
L_0x600002892ae0 .functor BUFZ 1, v0x600003197b10_0, C4<0>, C4<0>, C4<0>;
L_0x12809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003196f40_0 .net/2u *"_ivl_14", 3 0, L_0x12809a920;  1 drivers
v0x600003196fd0_0 .net "axi_araddr", 39 0, L_0x600002892920;  alias, 1 drivers
v0x600003197060_0 .var "axi_araddr_reg", 39 0;
v0x6000031970f0_0 .net "axi_arlen", 7 0, L_0x600002892990;  alias, 1 drivers
v0x600003197180_0 .var "axi_arlen_reg", 7 0;
v0x600003197210_0 .net "axi_arready", 0 0, v0x6000031cee20_0;  alias, 1 drivers
v0x6000031972a0_0 .net "axi_arvalid", 0 0, L_0x600002892a70;  alias, 1 drivers
v0x600003197330_0 .var "axi_arvalid_reg", 0 0;
v0x6000031973c0_0 .net "axi_awaddr", 39 0, L_0x600002892680;  alias, 1 drivers
v0x600003197450_0 .var "axi_awaddr_reg", 39 0;
v0x6000031974e0_0 .net "axi_awlen", 7 0, L_0x6000028926f0;  alias, 1 drivers
v0x600003197570_0 .var "axi_awlen_reg", 7 0;
v0x600003197600_0 .net "axi_awready", 0 0, v0x6000031cf060_0;  alias, 1 drivers
v0x600003197690_0 .net "axi_awvalid", 0 0, L_0x600002892760;  alias, 1 drivers
v0x600003197720_0 .var "axi_awvalid_reg", 0 0;
v0x6000031977b0_0 .net "axi_bready", 0 0, L_0x12809a968;  alias, 1 drivers
v0x600003197840_0 .net "axi_bresp", 1 0, v0x6000031cf210_0;  alias, 1 drivers
v0x6000031978d0_0 .net "axi_bvalid", 0 0, v0x6000031cf2a0_0;  alias, 1 drivers
v0x600003197960_0 .net "axi_rdata", 255 0, v0x6000031cf330_0;  alias, 1 drivers
v0x6000031979f0_0 .net "axi_rlast", 0 0, v0x6000031cf3c0_0;  alias, 1 drivers
v0x600003197a80_0 .net "axi_rready", 0 0, L_0x600002892ae0;  alias, 1 drivers
v0x600003197b10_0 .var "axi_rready_reg", 0 0;
v0x600003197ba0_0 .net "axi_rvalid", 0 0, v0x6000031cf4e0_0;  alias, 1 drivers
v0x600003197c30_0 .net "axi_wdata", 255 0, L_0x6000028927d0;  alias, 1 drivers
v0x600003197cc0_0 .var "axi_wdata_reg", 255 0;
v0x600003197d50_0 .net "axi_wlast", 0 0, L_0x600002892840;  alias, 1 drivers
v0x600003197de0_0 .var "axi_wlast_reg", 0 0;
v0x600003197e70_0 .net "axi_wready", 0 0, v0x6000031cf690_0;  alias, 1 drivers
v0x600003197f00_0 .net "axi_wvalid", 0 0, L_0x6000028928b0;  alias, 1 drivers
v0x6000031906c0_0 .var "axi_wvalid_reg", 0 0;
v0x600003190630_0 .net "cfg_cols", 11 0, L_0x600003285d60;  1 drivers
v0x6000031a8000_0 .net "cfg_rows", 11 0, L_0x600003285cc0;  1 drivers
v0x6000031a8090_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031a8120_0 .net "cmd", 127 0, v0x6000031aa910_0;  alias, 1 drivers
v0x6000031a81b0_0 .net "cmd_done", 0 0, L_0x600002892450;  alias, 1 drivers
v0x6000031a8240_0 .net "cmd_ready", 0 0, L_0x600003285f40;  alias, 1 drivers
v0x6000031a82d0_0 .net "cmd_valid", 0 0, L_0x60000289eae0;  alias, 1 drivers
v0x6000031a8360_0 .var "col_count", 11 0;
v0x6000031a83f0_0 .var "cols_cfg", 11 0;
v0x6000031a8480_0 .var "data_buf", 255 0;
v0x6000031a8510_0 .var "done_reg", 0 0;
v0x6000031a85a0_0 .net "ext_addr", 39 0, L_0x600003285b80;  1 drivers
v0x6000031a8630_0 .var "ext_base", 39 0;
v0x6000031a86c0_0 .var "ext_ptr", 39 0;
v0x6000031a8750_0 .net "ext_stride", 11 0, L_0x600003285e00;  1 drivers
v0x6000031a87e0_0 .var "ext_stride_cfg", 11 0;
v0x6000031a8870_0 .net "int_addr", 19 0, L_0x600003285c20;  1 drivers
v0x6000031a8900_0 .var "int_base", 19 0;
v0x6000031a8990_0 .var "int_ptr", 19 0;
v0x6000031a8a20_0 .net "int_stride", 11 0, L_0x600003285ea0;  1 drivers
v0x6000031a8ab0_0 .var "int_stride_cfg", 11 0;
v0x6000031a8b40_0 .var "op_type", 7 0;
v0x6000031a8bd0_0 .var "row_count", 11 0;
v0x6000031a8c60_0 .var "rows_cfg", 11 0;
v0x6000031a8cf0_0 .net "rst_n", 0 0, v0x6000031cff00_0;  alias, 1 drivers
v0x6000031a8d80_0 .net "sram_addr", 19 0, v0x6000031a8e10_0;  alias, 1 drivers
v0x6000031a8e10_0 .var "sram_addr_reg", 19 0;
v0x6000031a8ea0_0 .net "sram_rdata", 255 0, L_0x600002892c30;  alias, 1 drivers
v0x6000031a8f30_0 .net "sram_re", 0 0, L_0x600002892610;  alias, 1 drivers
v0x6000031a8fc0_0 .var "sram_re_reg", 0 0;
v0x6000031a9050_0 .net "sram_ready", 0 0, L_0x600003286da0;  alias, 1 drivers
v0x6000031a90e0_0 .net "sram_wdata", 255 0, L_0x600002892530;  alias, 1 drivers
v0x6000031a9170_0 .var "sram_wdata_reg", 255 0;
v0x6000031a9200_0 .net "sram_we", 0 0, L_0x6000028925a0;  alias, 1 drivers
v0x6000031a9290_0 .var "sram_we_reg", 0 0;
v0x6000031a9320_0 .var "state", 3 0;
v0x6000031a93b0_0 .net "subop", 7 0, L_0x600003285ae0;  1 drivers
E_0x6000016d5440/0 .event negedge, v0x6000031a8cf0_0;
E_0x6000016d5440/1 .event posedge, v0x6000031a8090_0;
E_0x6000016d5440 .event/or E_0x6000016d5440/0, E_0x6000016d5440/1;
L_0x600003285ae0 .part v0x6000031aa910_0, 112, 8;
L_0x600003285b80 .part v0x6000031aa910_0, 72, 40;
L_0x600003285c20 .part v0x6000031aa910_0, 52, 20;
L_0x600003285cc0 .part v0x6000031aa910_0, 40, 12;
L_0x600003285d60 .part v0x6000031aa910_0, 28, 12;
L_0x600003285e00 .part v0x6000031aa910_0, 16, 12;
L_0x600003285ea0 .part v0x6000031aa910_0, 4, 12;
L_0x600003285f40 .cmp/eq 4, v0x6000031a9320_0, L_0x12809a920;
S_0x122e96fb0 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x122eac2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x123023a00 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x123023a40 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x123023a80 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x123023ac0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x123023b00 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x123023b40 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x123023b80 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x123023bc0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x123023c00 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x123023c40 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x123023c80 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x123023cc0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x123023d00 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x123023d40 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x123023d80 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x123023dc0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x123023e00 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x123023e40 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x123023e80 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x123023ec0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x123023f00 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x123023f40 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x123023f80 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x123023fc0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x123024000 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x123024040 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x123024080 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x60000289f870 .functor AND 1, L_0x60000328cb40, L_0x60000328cc80, C4<1>, C4<1>;
L_0x60000289f4f0 .functor AND 1, L_0x60000289f870, L_0x60000328c820, C4<1>, C4<1>;
L_0x60000289f560 .functor BUFZ 20, v0x6000031aaf40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x60000289f5d0 .functor BUFZ 1, v0x6000031ab0f0_0, C4<0>, C4<0>, C4<0>;
L_0x60000289ed80 .functor BUFZ 1, v0x6000031ab840_0, C4<0>, C4<0>, C4<0>;
L_0x60000289ebc0 .functor BUFZ 1, v0x6000031ac480_0, C4<0>, C4<0>, C4<0>;
L_0x60000289eae0 .functor BUFZ 1, v0x6000031aab50_0, C4<0>, C4<0>, C4<0>;
L_0x60000289e990 .functor AND 1, L_0x60000328d2c0, L_0x60000328d360, C4<1>, C4<1>;
L_0x60000289ea00 .functor AND 1, L_0x60000289e990, L_0x60000328d400, C4<1>, C4<1>;
L_0x60000289e8b0 .functor BUFZ 1, v0x6000031aac70_0, C4<0>, C4<0>, C4<0>;
L_0x60000289e7d0 .functor BUFZ 1, v0x6000031aad90_0, C4<0>, C4<0>, C4<0>;
L_0x60000289e840 .functor BUFZ 1, v0x6000031ac090_0, C4<0>, C4<0>, C4<0>;
L_0x128098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a94d0_0 .net *"_ivl_11", 23 0, L_0x128098010;  1 drivers
L_0x128098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a9560_0 .net/2u *"_ivl_12", 31 0, L_0x128098058;  1 drivers
v0x6000031a95f0_0 .net *"_ivl_14", 0 0, L_0x60000328cb40;  1 drivers
v0x6000031a9680_0 .net *"_ivl_16", 31 0, L_0x60000328cbe0;  1 drivers
L_0x1280980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a9710_0 .net *"_ivl_19", 23 0, L_0x1280980a0;  1 drivers
L_0x1280980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a97a0_0 .net/2u *"_ivl_20", 31 0, L_0x1280980e8;  1 drivers
v0x6000031a9830_0 .net *"_ivl_22", 0 0, L_0x60000328cc80;  1 drivers
v0x6000031a98c0_0 .net *"_ivl_25", 0 0, L_0x60000289f870;  1 drivers
v0x6000031a9950_0 .net *"_ivl_26", 31 0, L_0x60000328cd20;  1 drivers
L_0x128098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a99e0_0 .net *"_ivl_29", 23 0, L_0x128098130;  1 drivers
L_0x128098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a9a70_0 .net/2u *"_ivl_30", 31 0, L_0x128098178;  1 drivers
v0x6000031a9b00_0 .net *"_ivl_32", 0 0, L_0x60000328c820;  1 drivers
v0x6000031a9b90_0 .net *"_ivl_36", 31 0, L_0x60000328c640;  1 drivers
L_0x1280981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a9c20_0 .net *"_ivl_39", 23 0, L_0x1280981c0;  1 drivers
L_0x128098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a9cb0_0 .net/2u *"_ivl_40", 31 0, L_0x128098208;  1 drivers
v0x6000031a9d40_0 .net *"_ivl_44", 31 0, L_0x60000328c500;  1 drivers
L_0x128098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a9dd0_0 .net *"_ivl_47", 23 0, L_0x128098250;  1 drivers
L_0x128098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a9e60_0 .net/2u *"_ivl_48", 31 0, L_0x128098298;  1 drivers
v0x6000031a9ef0_0 .net *"_ivl_52", 31 0, L_0x60000328d180;  1 drivers
L_0x1280982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a9f80_0 .net *"_ivl_55", 23 0, L_0x1280982e0;  1 drivers
L_0x128098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031aa010_0 .net/2u *"_ivl_56", 31 0, L_0x128098328;  1 drivers
L_0x128098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000031aa0a0_0 .net/2u *"_ivl_76", 3 0, L_0x128098370;  1 drivers
v0x6000031aa130_0 .net *"_ivl_78", 0 0, L_0x60000328d2c0;  1 drivers
v0x6000031aa1c0_0 .net *"_ivl_8", 31 0, L_0x60000328caa0;  1 drivers
L_0x1280983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000031aa250_0 .net/2u *"_ivl_80", 3 0, L_0x1280983b8;  1 drivers
v0x6000031aa2e0_0 .net *"_ivl_82", 0 0, L_0x60000328d360;  1 drivers
v0x6000031aa370_0 .net *"_ivl_85", 0 0, L_0x60000289e990;  1 drivers
L_0x128098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000031aa400_0 .net/2u *"_ivl_86", 3 0, L_0x128098400;  1 drivers
v0x6000031aa490_0 .net *"_ivl_88", 0 0, L_0x60000328d400;  1 drivers
v0x6000031aa520_0 .net "all_done", 0 0, L_0x60000289f4f0;  1 drivers
v0x6000031aa5b0_0 .net "busy", 0 0, L_0x60000289ea00;  alias, 1 drivers
v0x6000031aa640_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031aa6d0_0 .var "decoded_opcode", 7 0;
v0x6000031aa760_0 .var "decoded_subop", 7 0;
v0x6000031aa7f0_0 .net "dma_clear", 0 0, L_0x60000328d220;  1 drivers
v0x6000031aa880_0 .net "dma_cmd", 127 0, v0x6000031aa910_0;  alias, 1 drivers
v0x6000031aa910_0 .var "dma_cmd_reg", 127 0;
v0x6000031aa9a0_0 .net "dma_done", 0 0, L_0x600002892450;  alias, 1 drivers
v0x6000031aaa30_0 .net "dma_ready", 0 0, L_0x600003285f40;  alias, 1 drivers
v0x6000031aaac0_0 .net "dma_valid", 0 0, L_0x60000289eae0;  alias, 1 drivers
v0x6000031aab50_0 .var "dma_valid_reg", 0 0;
v0x6000031aabe0_0 .net "done", 0 0, L_0x60000289e8b0;  alias, 1 drivers
v0x6000031aac70_0 .var "done_reg", 0 0;
v0x6000031aad00_0 .net "error", 0 0, L_0x60000289e7d0;  alias, 1 drivers
v0x6000031aad90_0 .var "error_reg", 0 0;
v0x6000031aae20_0 .net "global_sync_in", 0 0, v0x6000031cf8d0_0;  alias, 1 drivers
v0x6000031aaeb0_0 .net "imem_addr", 19 0, L_0x60000289f560;  alias, 1 drivers
v0x6000031aaf40_0 .var "imem_addr_reg", 19 0;
v0x6000031aafd0_0 .net "imem_data", 127 0, v0x6000031cc360_0;  alias, 1 drivers
v0x6000031ab060_0 .net "imem_re", 0 0, L_0x60000289f5d0;  alias, 1 drivers
v0x6000031ab0f0_0 .var "imem_re_reg", 0 0;
v0x6000031ab180_0 .net "imem_valid", 0 0, L_0x60000289f790;  alias, 1 drivers
v0x6000031ab210_0 .var "instr_reg", 127 0;
v0x6000031ab2a0_0 .net "loop_count", 15 0, L_0x60000328c960;  1 drivers
v0x6000031ab330 .array "loop_counter", 3 0, 15 0;
v0x6000031ab3c0_0 .var "loop_sp", 1 0;
v0x6000031ab450 .array "loop_start_addr", 3 0, 19 0;
v0x6000031ab4e0_0 .net "mxu_clear", 0 0, L_0x60000328c5a0;  1 drivers
v0x6000031ab570_0 .net "mxu_cmd", 127 0, v0x6000031ab600_0;  alias, 1 drivers
v0x6000031ab600_0 .var "mxu_cmd_reg", 127 0;
v0x6000031ab690_0 .net "mxu_done", 0 0, L_0x6000028920d0;  alias, 1 drivers
v0x6000031ab720_0 .net "mxu_ready", 0 0, L_0x600002892060;  alias, 1 drivers
v0x6000031ab7b0_0 .net "mxu_valid", 0 0, L_0x60000289ed80;  alias, 1 drivers
v0x6000031ab840_0 .var "mxu_valid_reg", 0 0;
v0x6000031ab8d0_0 .net "opcode", 7 0, L_0x60000328cf00;  1 drivers
v0x6000031ab960_0 .var "pc", 19 0;
v0x6000031ab9f0_0 .var "pending_dma", 7 0;
v0x6000031aba80_0 .var "pending_mxu", 7 0;
v0x6000031abb10_0 .var "pending_vpu", 7 0;
v0x6000031abba0_0 .net "rst_n", 0 0, v0x6000031cff00_0;  alias, 1 drivers
v0x6000031abc30_0 .net "start", 0 0, v0x6000031c02d0_0;  alias, 1 drivers
v0x6000031abcc0_0 .net "start_pc", 19 0, v0x6000031c0360_0;  alias, 1 drivers
v0x6000031abd50_0 .var "state", 3 0;
v0x6000031abde0_0 .net "subop", 7 0, L_0x60000328d040;  1 drivers
v0x6000031abe70_0 .net "sync_grant", 0 0, v0x6000031c0000_0;  alias, 1 drivers
v0x6000031abf00_0 .net "sync_mask", 7 0, L_0x60000328ca00;  1 drivers
v0x6000031ac000_0 .net "sync_request", 0 0, L_0x60000289e840;  alias, 1 drivers
v0x6000031ac090_0 .var "sync_request_reg", 0 0;
v0x6000031ac120_0 .net "vpu_clear", 0 0, L_0x60000328d0e0;  1 drivers
v0x6000031ac1b0_0 .net "vpu_cmd", 127 0, v0x6000031ac240_0;  alias, 1 drivers
v0x6000031ac240_0 .var "vpu_cmd_reg", 127 0;
v0x6000031ac2d0_0 .net "vpu_done", 0 0, L_0x600002892220;  alias, 1 drivers
v0x6000031ac360_0 .net "vpu_ready", 0 0, L_0x600003285a40;  alias, 1 drivers
v0x6000031ac3f0_0 .net "vpu_valid", 0 0, L_0x60000289ebc0;  alias, 1 drivers
v0x6000031ac480_0 .var "vpu_valid_reg", 0 0;
L_0x60000328cf00 .part v0x6000031cc360_0, 120, 8;
L_0x60000328d040 .part v0x6000031cc360_0, 112, 8;
L_0x60000328c960 .part v0x6000031cc360_0, 32, 16;
L_0x60000328ca00 .part v0x6000031cc360_0, 104, 8;
L_0x60000328caa0 .concat [ 8 24 0 0], v0x6000031aba80_0, L_0x128098010;
L_0x60000328cb40 .cmp/eq 32, L_0x60000328caa0, L_0x128098058;
L_0x60000328cbe0 .concat [ 8 24 0 0], v0x6000031abb10_0, L_0x1280980a0;
L_0x60000328cc80 .cmp/eq 32, L_0x60000328cbe0, L_0x1280980e8;
L_0x60000328cd20 .concat [ 8 24 0 0], v0x6000031ab9f0_0, L_0x128098130;
L_0x60000328c820 .cmp/eq 32, L_0x60000328cd20, L_0x128098178;
L_0x60000328c640 .concat [ 8 24 0 0], v0x6000031aba80_0, L_0x1280981c0;
L_0x60000328c5a0 .cmp/eq 32, L_0x60000328c640, L_0x128098208;
L_0x60000328c500 .concat [ 8 24 0 0], v0x6000031abb10_0, L_0x128098250;
L_0x60000328d0e0 .cmp/eq 32, L_0x60000328c500, L_0x128098298;
L_0x60000328d180 .concat [ 8 24 0 0], v0x6000031ab9f0_0, L_0x1280982e0;
L_0x60000328d220 .cmp/eq 32, L_0x60000328d180, L_0x128098328;
L_0x60000328d2c0 .cmp/ne 4, v0x6000031abd50_0, L_0x128098370;
L_0x60000328d360 .cmp/ne 4, v0x6000031abd50_0, L_0x1280983b8;
L_0x60000328d400 .cmp/ne 4, v0x6000031abd50_0, L_0x128098400;
S_0x122e6cd10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x122e96fb0;
 .timescale 0 0;
v0x6000031a9440_0 .var/i "i", 31 0;
S_0x122e6c8d0 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x122eac2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x122e92760 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x122e927a0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x122e927e0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x122e92820 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x122e92860 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x122e928a0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x122e928e0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x122e92920 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600002891c00 .functor OR 1, L_0x600003282d00, L_0x600003282da0, C4<0>, C4<0>;
L_0x600002891c70 .functor AND 1, L_0x600003282e40, v0x6000031cd680_0, C4<1>, C4<1>;
L_0x600002891ce0 .functor AND 1, L_0x600002891c70, L_0x600003282ee0, C4<1>, C4<1>;
L_0x600002891d50 .functor OR 1, L_0x600002891c00, L_0x600002891ce0, C4<0>, C4<0>;
L_0x600002891dc0 .functor BUFZ 1, L_0x600002891d50, C4<0>, C4<0>, C4<0>;
L_0x600002891e30 .functor AND 1, L_0x600003282f80, L_0x600003283020, C4<1>, C4<1>;
L_0x600002891ea0 .functor AND 1, L_0x600003283200, L_0x6000032832a0, C4<1>, C4<1>;
L_0x600002891f10 .functor AND 1, L_0x600002891ea0, L_0x600003283480, C4<1>, C4<1>;
v0x6000031b2d00_0 .net *"_ivl_101", 0 0, L_0x600003283480;  1 drivers
L_0x12809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031b2d90_0 .net/2u *"_ivl_37", 2 0, L_0x12809a188;  1 drivers
v0x6000031b2e20_0 .net *"_ivl_39", 0 0, L_0x600003282d00;  1 drivers
L_0x12809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000031b2eb0_0 .net/2u *"_ivl_41", 2 0, L_0x12809a1d0;  1 drivers
v0x6000031b2f40_0 .net *"_ivl_43", 0 0, L_0x600003282da0;  1 drivers
v0x6000031b2fd0_0 .net *"_ivl_46", 0 0, L_0x600002891c00;  1 drivers
L_0x12809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031b3060_0 .net/2u *"_ivl_47", 2 0, L_0x12809a218;  1 drivers
v0x6000031b30f0_0 .net *"_ivl_49", 0 0, L_0x600003282e40;  1 drivers
v0x6000031b3180_0 .net *"_ivl_52", 0 0, L_0x600002891c70;  1 drivers
v0x6000031b3210_0 .net *"_ivl_54", 0 0, L_0x600003282ee0;  1 drivers
v0x6000031b32a0_0 .net *"_ivl_56", 0 0, L_0x600002891ce0;  1 drivers
L_0x12809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031b3330_0 .net/2u *"_ivl_61", 2 0, L_0x12809a260;  1 drivers
v0x6000031b33c0_0 .net *"_ivl_63", 0 0, L_0x600003282f80;  1 drivers
L_0x12809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000031b3450_0 .net/2u *"_ivl_65", 2 0, L_0x12809a2a8;  1 drivers
v0x6000031b34e0_0 .net *"_ivl_67", 0 0, L_0x600003283020;  1 drivers
L_0x12809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000031b3570_0 .net/2u *"_ivl_71", 2 0, L_0x12809a2f0;  1 drivers
L_0x12809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031b3600_0 .net/2u *"_ivl_75", 2 0, L_0x12809a338;  1 drivers
L_0x12809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000031b3690_0 .net/2u *"_ivl_81", 2 0, L_0x12809a3c8;  1 drivers
v0x6000031b3720_0 .net *"_ivl_83", 0 0, L_0x600003283200;  1 drivers
v0x6000031b37b0_0 .net *"_ivl_85", 0 0, L_0x6000032832a0;  1 drivers
v0x6000031b3840_0 .net *"_ivl_88", 0 0, L_0x600002891ea0;  1 drivers
v0x6000031b38d0_0 .net *"_ivl_89", 31 0, L_0x600003283340;  1 drivers
L_0x12809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031b3960_0 .net *"_ivl_92", 15 0, L_0x12809a410;  1 drivers
L_0x12809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000031b39f0_0 .net *"_ivl_93", 31 0, L_0x12809aa88;  1 drivers
L_0x12809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000031b3a80_0 .net/2u *"_ivl_97", 31 0, L_0x12809a458;  1 drivers
v0x6000031b3b10_0 .net *"_ivl_99", 31 0, L_0x6000032833e0;  1 drivers
v0x6000031b3ba0_0 .net "act_data", 31 0, v0x6000031cb060_0;  1 drivers
v0x6000031b3c30 .array "act_h", 19 0;
v0x6000031b3c30_0 .net v0x6000031b3c30 0, 7 0, L_0x60000289e680; 1 drivers
v0x6000031b3c30_1 .net v0x6000031b3c30 1, 7 0, v0x6000031ad5f0_0; 1 drivers
v0x6000031b3c30_2 .net v0x6000031b3c30 2, 7 0, v0x6000031aeb50_0; 1 drivers
v0x6000031b3c30_3 .net v0x6000031b3c30 3, 7 0, v0x6000031a0120_0; 1 drivers
v0x6000031b3c30_4 .net v0x6000031b3c30 4, 7 0, v0x6000031a1680_0; 1 drivers
v0x6000031b3c30_5 .net v0x6000031b3c30 5, 7 0, L_0x60000289e530; 1 drivers
v0x6000031b3c30_6 .net v0x6000031b3c30 6, 7 0, v0x6000031a2be0_0; 1 drivers
v0x6000031b3c30_7 .net v0x6000031b3c30 7, 7 0, v0x6000031a41b0_0; 1 drivers
v0x6000031b3c30_8 .net v0x6000031b3c30 8, 7 0, v0x6000031a5710_0; 1 drivers
v0x6000031b3c30_9 .net v0x6000031b3c30 9, 7 0, v0x6000031a6c70_0; 1 drivers
v0x6000031b3c30_10 .net v0x6000031b3c30 10, 7 0, L_0x60000289e5a0; 1 drivers
v0x6000031b3c30_11 .net v0x6000031b3c30 11, 7 0, v0x6000031b8240_0; 1 drivers
v0x6000031b3c30_12 .net v0x6000031b3c30 12, 7 0, v0x6000031b97a0_0; 1 drivers
v0x6000031b3c30_13 .net v0x6000031b3c30 13, 7 0, v0x6000031bad00_0; 1 drivers
v0x6000031b3c30_14 .net v0x6000031b3c30 14, 7 0, v0x6000031bc2d0_0; 1 drivers
v0x6000031b3c30_15 .net v0x6000031b3c30 15, 7 0, L_0x60000289e450; 1 drivers
v0x6000031b3c30_16 .net v0x6000031b3c30 16, 7 0, v0x6000031bd830_0; 1 drivers
v0x6000031b3c30_17 .net v0x6000031b3c30 17, 7 0, v0x6000031bed90_0; 1 drivers
v0x6000031b3c30_18 .net v0x6000031b3c30 18, 7 0, v0x6000031b0360_0; 1 drivers
v0x6000031b3c30_19 .net v0x6000031b3c30 19, 7 0, v0x6000031b18c0_0; 1 drivers
v0x6000031b3cc0_0 .net "act_ready", 0 0, L_0x600003283160;  1 drivers
v0x6000031b3d50_0 .net "act_valid", 0 0, v0x6000031cb180_0;  1 drivers
v0x6000031b3de0_0 .net "busy", 0 0, L_0x600002891e30;  alias, 1 drivers
v0x6000031b3e70_0 .net "cfg_k_tiles", 15 0, L_0x60000328d900;  alias, 1 drivers
L_0x12809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000031b3f00_0 .net "clear_acc", 0 0, L_0x12809a4a0;  1 drivers
v0x6000031b4000_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031b4090_0 .var "cycle_count", 15 0;
v0x6000031b4120_0 .var "cycle_count_next", 15 0;
v0x6000031ac510_5 .array/port v0x6000031ac510, 5;
v0x6000031b41b0 .array "deskew_output", 3 0;
v0x6000031b41b0_0 .net v0x6000031b41b0 0, 31 0, v0x6000031ac510_5; 1 drivers
v0x6000031ac630_3 .array/port v0x6000031ac630, 3;
v0x6000031b41b0_1 .net v0x6000031b41b0 1, 31 0, v0x6000031ac630_3; 1 drivers
v0x6000031ac750_1 .array/port v0x6000031ac750, 1;
v0x6000031b41b0_2 .net v0x6000031b41b0 2, 31 0, v0x6000031ac750_1; 1 drivers
v0x6000031b41b0_3 .net v0x6000031b41b0 3, 31 0, L_0x6000028919d0; 1 drivers
v0x6000031b4240_0 .net "done", 0 0, L_0x6000032830c0;  alias, 1 drivers
L_0x12809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000031b42d0_0 .net "drain_delay", 15 0, L_0x12809a380;  1 drivers
v0x6000031b4360_0 .net "pe_enable", 0 0, L_0x600002891d50;  1 drivers
v0x6000031b43f0 .array "psum_bottom", 3 0;
v0x6000031b43f0_0 .net v0x6000031b43f0 0, 31 0, L_0x6000028916c0; 1 drivers
v0x6000031b43f0_1 .net v0x6000031b43f0 1, 31 0, L_0x6000028917a0; 1 drivers
v0x6000031b43f0_2 .net v0x6000031b43f0 2, 31 0, L_0x600002891880; 1 drivers
v0x6000031b43f0_3 .net v0x6000031b43f0 3, 31 0, L_0x600002891960; 1 drivers
L_0x128098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031b4480 .array "psum_v", 19 0;
v0x6000031b4480_0 .net v0x6000031b4480 0, 31 0, L_0x128098568; 1 drivers
L_0x1280985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031b4480_1 .net v0x6000031b4480 1, 31 0, L_0x1280985b0; 1 drivers
L_0x1280985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031b4480_2 .net v0x6000031b4480 2, 31 0, L_0x1280985f8; 1 drivers
L_0x128098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031b4480_3 .net v0x6000031b4480 3, 31 0, L_0x128098640; 1 drivers
v0x6000031b4480_4 .net v0x6000031b4480 4, 31 0, v0x6000031adb00_0; 1 drivers
v0x6000031b4480_5 .net v0x6000031b4480 5, 31 0, v0x6000031af060_0; 1 drivers
v0x6000031b4480_6 .net v0x6000031b4480 6, 31 0, v0x6000031a0630_0; 1 drivers
v0x6000031b4480_7 .net v0x6000031b4480 7, 31 0, v0x6000031a1b90_0; 1 drivers
v0x6000031b4480_8 .net v0x6000031b4480 8, 31 0, v0x6000031a30f0_0; 1 drivers
v0x6000031b4480_9 .net v0x6000031b4480 9, 31 0, v0x6000031a46c0_0; 1 drivers
v0x6000031b4480_10 .net v0x6000031b4480 10, 31 0, v0x6000031a5c20_0; 1 drivers
v0x6000031b4480_11 .net v0x6000031b4480 11, 31 0, v0x6000031a7180_0; 1 drivers
v0x6000031b4480_12 .net v0x6000031b4480 12, 31 0, v0x6000031b8750_0; 1 drivers
v0x6000031b4480_13 .net v0x6000031b4480 13, 31 0, v0x6000031b9cb0_0; 1 drivers
v0x6000031b4480_14 .net v0x6000031b4480 14, 31 0, v0x6000031bb210_0; 1 drivers
v0x6000031b4480_15 .net v0x6000031b4480 15, 31 0, v0x6000031bc7e0_0; 1 drivers
v0x6000031b4480_16 .net v0x6000031b4480 16, 31 0, v0x6000031bdd40_0; 1 drivers
v0x6000031b4480_17 .net v0x6000031b4480 17, 31 0, v0x6000031bf2a0_0; 1 drivers
v0x6000031b4480_18 .net v0x6000031b4480 18, 31 0, v0x6000031b0870_0; 1 drivers
v0x6000031b4480_19 .net v0x6000031b4480 19, 31 0, v0x6000031b1dd0_0; 1 drivers
v0x6000031b4510_0 .net "result_data", 127 0, L_0x600003282c60;  alias, 1 drivers
L_0x12809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000031b45a0_0 .net "result_ready", 0 0, L_0x12809a4e8;  1 drivers
v0x6000031b4630_0 .net "result_valid", 0 0, L_0x600002891f10;  alias, 1 drivers
v0x6000031b46c0_0 .net "rst_n", 0 0, v0x6000031cff00_0;  alias, 1 drivers
v0x6000031b4750_0 .net "skew_enable", 0 0, L_0x600002891dc0;  1 drivers
v0x6000031b47e0 .array "skew_input", 3 0;
v0x6000031b47e0_0 .net v0x6000031b47e0 0, 7 0, L_0x60000328da40; 1 drivers
v0x6000031b47e0_1 .net v0x6000031b47e0 1, 7 0, L_0x60000328db80; 1 drivers
v0x6000031b47e0_2 .net v0x6000031b47e0 2, 7 0, L_0x60000328dcc0; 1 drivers
v0x6000031b47e0_3 .net v0x6000031b47e0 3, 7 0, L_0x60000328de00; 1 drivers
v0x6000031b4870 .array "skew_output", 3 0;
v0x6000031b4870_0 .net v0x6000031b4870 0, 7 0, v0x6000031ac870_0; 1 drivers
v0x6000031b4870_1 .net v0x6000031b4870 1, 7 0, v0x6000031acb40_0; 1 drivers
v0x6000031b4870_2 .net v0x6000031b4870 2, 7 0, v0x6000031ace10_0; 1 drivers
v0x6000031b4870_3 .net v0x6000031b4870 3, 7 0, v0x6000031ad0e0_0; 1 drivers
v0x6000031b4900_0 .net "start", 0 0, v0x6000031cd680_0;  1 drivers
v0x6000031b4990_0 .var "state", 2 0;
v0x6000031b4a20_0 .var "state_next", 2 0;
v0x6000031b4ab0_0 .net "weight_load_col", 1 0, v0x6000031ceb50_0;  1 drivers
v0x6000031b4b40_0 .net "weight_load_data", 31 0, L_0x600003283520;  1 drivers
v0x6000031b4bd0_0 .net "weight_load_en", 0 0, v0x6000031cebe0_0;  1 drivers
E_0x6000016d5d40/0 .event anyedge, v0x6000031b4990_0, v0x6000031b4090_0, v0x6000031b4900_0, v0x6000031b4bd0_0;
E_0x6000016d5d40/1 .event anyedge, v0x6000031b3e70_0, v0x6000031b42d0_0;
E_0x6000016d5d40 .event/or E_0x6000016d5d40/0, E_0x6000016d5d40/1;
L_0x60000328d9a0 .part v0x6000031cb060_0, 0, 8;
L_0x128098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000328da40 .functor MUXZ 8, L_0x128098448, L_0x60000328d9a0, v0x6000031cb180_0, C4<>;
L_0x60000328dae0 .part v0x6000031cb060_0, 8, 8;
L_0x128098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000328db80 .functor MUXZ 8, L_0x128098490, L_0x60000328dae0, v0x6000031cb180_0, C4<>;
L_0x60000328dc20 .part v0x6000031cb060_0, 16, 8;
L_0x1280984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000328dcc0 .functor MUXZ 8, L_0x1280984d8, L_0x60000328dc20, v0x6000031cb180_0, C4<>;
L_0x60000328dd60 .part v0x6000031cb060_0, 24, 8;
L_0x128098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000328de00 .functor MUXZ 8, L_0x128098520, L_0x60000328dd60, v0x6000031cb180_0, C4<>;
L_0x60000328dfe0 .part L_0x600003283520, 0, 8;
L_0x60000328e800 .part L_0x600003283520, 0, 8;
L_0x60000328f020 .part L_0x600003283520, 0, 8;
L_0x60000328f840 .part L_0x600003283520, 0, 8;
L_0x60000328ba20 .part L_0x600003283520, 8, 8;
L_0x60000328b3e0 .part L_0x600003283520, 8, 8;
L_0x60000328ac60 .part L_0x600003283520, 8, 8;
L_0x600003289d60 .part L_0x600003283520, 8, 8;
L_0x600003289680 .part L_0x600003283520, 16, 8;
L_0x600003288d20 .part L_0x600003283520, 16, 8;
L_0x60000328a300 .part L_0x600003283520, 16, 8;
L_0x600003280500 .part L_0x600003283520, 16, 8;
L_0x600003280d20 .part L_0x600003283520, 24, 8;
L_0x600003281540 .part L_0x600003283520, 24, 8;
L_0x600003281d60 .part L_0x600003283520, 24, 8;
L_0x600003282580 .part L_0x600003283520, 24, 8;
L_0x600003282c60 .concat8 [ 32 32 32 32], L_0x600002891a40, L_0x600002891ab0, L_0x600002891b20, L_0x600002891b90;
L_0x600003282d00 .cmp/eq 3, v0x6000031b4990_0, L_0x12809a188;
L_0x600003282da0 .cmp/eq 3, v0x6000031b4990_0, L_0x12809a1d0;
L_0x600003282e40 .cmp/eq 3, v0x6000031b4990_0, L_0x12809a218;
L_0x600003282ee0 .reduce/nor v0x6000031cebe0_0;
L_0x600003282f80 .cmp/ne 3, v0x6000031b4990_0, L_0x12809a260;
L_0x600003283020 .cmp/ne 3, v0x6000031b4990_0, L_0x12809a2a8;
L_0x6000032830c0 .cmp/eq 3, v0x6000031b4990_0, L_0x12809a2f0;
L_0x600003283160 .cmp/eq 3, v0x6000031b4990_0, L_0x12809a338;
L_0x600003283200 .cmp/eq 3, v0x6000031b4990_0, L_0x12809a3c8;
L_0x6000032832a0 .cmp/ge 16, v0x6000031b4090_0, L_0x12809a380;
L_0x600003283340 .concat [ 16 16 0 0], v0x6000031b4090_0, L_0x12809a410;
L_0x6000032833e0 .arith/sum 32, L_0x12809aa88, L_0x12809a458;
L_0x600003283480 .cmp/gt 32, L_0x6000032833e0, L_0x600003283340;
S_0x122e8dac0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x600002d93880 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600002d938c0 .param/l "col" 1 7 248, +C4<00>;
L_0x6000028916c0 .functor BUFZ 32, v0x6000031bdd40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x122e8b470 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x122e8dac0;
 .timescale 0 0;
v0x6000031ac510 .array "delay_stages", 5 0, 31 0;
v0x6000031ac5a0_0 .var/i "i", 31 0;
S_0x122e88e20 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x600002d93800 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600002d93840 .param/l "col" 1 7 248, +C4<01>;
L_0x6000028917a0 .functor BUFZ 32, v0x6000031bf2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x122e867d0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x122e88e20;
 .timescale 0 0;
v0x6000031ac630 .array "delay_stages", 3 0, 31 0;
v0x6000031ac6c0_0 .var/i "i", 31 0;
S_0x122e84180 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x600002d93900 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600002d93940 .param/l "col" 1 7 248, +C4<010>;
L_0x600002891880 .functor BUFZ 32, v0x6000031b0870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x122e81b30 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x122e84180;
 .timescale 0 0;
v0x6000031ac750 .array "delay_stages", 1 0, 31 0;
v0x6000031ac7e0_0 .var/i "i", 31 0;
S_0x122e7f4e0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x600002d93980 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600002d939c0 .param/l "col" 1 7 248, +C4<011>;
L_0x600002891960 .functor BUFZ 32, v0x6000031b1dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x122e7ce90 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x122e7f4e0;
 .timescale 0 0;
L_0x6000028919d0 .functor BUFZ 32, L_0x600002891960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x122e7a840 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x6000016d5fc0 .param/l "row" 1 7 142, +C4<00>;
v0x6000031ac900_0 .net *"_ivl_1", 7 0, L_0x60000328d9a0;  1 drivers
v0x6000031ac990_0 .net/2u *"_ivl_2", 7 0, L_0x128098448;  1 drivers
S_0x122e781f0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x122e7a840;
 .timescale 0 0;
v0x6000031ac870_0 .var "out_reg", 7 0;
S_0x122e75ba0 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x6000016d6040 .param/l "row" 1 7 142, +C4<01>;
v0x6000031acbd0_0 .net *"_ivl_1", 7 0, L_0x60000328dae0;  1 drivers
v0x6000031acc60_0 .net/2u *"_ivl_2", 7 0, L_0x128098490;  1 drivers
S_0x122e73550 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x122e75ba0;
 .timescale 0 0;
v0x6000031aca20 .array "delay_stages", 0 0, 7 0;
v0x6000031acab0_0 .var/i "i", 31 0;
v0x6000031acb40_0 .var "out_reg", 7 0;
S_0x122e70f00 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x6000016d60c0 .param/l "row" 1 7 142, +C4<010>;
v0x6000031acea0_0 .net *"_ivl_1", 7 0, L_0x60000328dc20;  1 drivers
v0x6000031acf30_0 .net/2u *"_ivl_2", 7 0, L_0x1280984d8;  1 drivers
S_0x122e6e8b0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x122e70f00;
 .timescale 0 0;
v0x6000031accf0 .array "delay_stages", 1 0, 7 0;
v0x6000031acd80_0 .var/i "i", 31 0;
v0x6000031ace10_0 .var "out_reg", 7 0;
S_0x122e0baa0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x6000016d6140 .param/l "row" 1 7 142, +C4<011>;
v0x6000031ad170_0 .net *"_ivl_1", 7 0, L_0x60000328dd60;  1 drivers
v0x6000031ad200_0 .net/2u *"_ivl_2", 7 0, L_0x128098520;  1 drivers
S_0x122e0bc10 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x122e0baa0;
 .timescale 0 0;
v0x6000031acfc0 .array "delay_stages", 2 0, 7 0;
v0x6000031ad050_0 .var/i "i", 31 0;
v0x6000031ad0e0_0 .var "out_reg", 7 0;
S_0x122e19c40 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x6000016d5f80 .param/l "row" 1 7 213, +C4<00>;
S_0x122e19db0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x122e19c40;
 .timescale 0 0;
P_0x6000016d6200 .param/l "col" 1 7 214, +C4<00>;
L_0x60000289e4c0 .functor AND 1, v0x6000031cebe0_0, L_0x60000328df40, C4<1>, C4<1>;
L_0x60000289e370 .functor AND 1, L_0x60000328e120, v0x6000031cd680_0, C4<1>, C4<1>;
L_0x60000289e3e0 .functor OR 1, L_0x60000328e080, L_0x60000289e370, C4<0>, C4<0>;
L_0x60000289e290 .functor AND 1, L_0x12809a4a0, L_0x60000289e3e0, C4<1>, C4<1>;
L_0x60000289e300 .functor AND 1, L_0x60000289e290, L_0x60000328e260, C4<1>, C4<1>;
v0x6000031addd0_0 .net *"_ivl_0", 2 0, L_0x60000328dea0;  1 drivers
L_0x128098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031ade60_0 .net/2u *"_ivl_11", 2 0, L_0x128098718;  1 drivers
v0x6000031adef0_0 .net *"_ivl_13", 0 0, L_0x60000328e080;  1 drivers
L_0x128098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031adf80_0 .net/2u *"_ivl_15", 2 0, L_0x128098760;  1 drivers
v0x6000031ae010_0 .net *"_ivl_17", 0 0, L_0x60000328e120;  1 drivers
v0x6000031ae0a0_0 .net *"_ivl_20", 0 0, L_0x60000289e370;  1 drivers
v0x6000031ae130_0 .net *"_ivl_22", 0 0, L_0x60000289e3e0;  1 drivers
v0x6000031ae1c0_0 .net *"_ivl_24", 0 0, L_0x60000289e290;  1 drivers
v0x6000031ae250_0 .net *"_ivl_25", 31 0, L_0x60000328e1c0;  1 drivers
L_0x1280987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031ae2e0_0 .net *"_ivl_28", 15 0, L_0x1280987a8;  1 drivers
L_0x1280987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031ae370_0 .net/2u *"_ivl_29", 31 0, L_0x1280987f0;  1 drivers
L_0x128098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031ae400_0 .net *"_ivl_3", 0 0, L_0x128098688;  1 drivers
v0x6000031ae490_0 .net *"_ivl_31", 0 0, L_0x60000328e260;  1 drivers
L_0x1280986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031ae520_0 .net/2u *"_ivl_4", 2 0, L_0x1280986d0;  1 drivers
v0x6000031ae5b0_0 .net *"_ivl_6", 0 0, L_0x60000328df40;  1 drivers
v0x6000031ae640_0 .net "do_clear", 0 0, L_0x60000289e300;  1 drivers
v0x6000031ae6d0_0 .net "load_weight", 0 0, L_0x60000289e4c0;  1 drivers
v0x6000031ae760_0 .net "weight_in", 7 0, L_0x60000328dfe0;  1 drivers
L_0x60000328dea0 .concat [ 2 1 0 0], v0x6000031ceb50_0, L_0x128098688;
L_0x60000328df40 .cmp/eq 3, L_0x60000328dea0, L_0x1280986d0;
L_0x60000328e080 .cmp/eq 3, v0x6000031b4990_0, L_0x128098718;
L_0x60000328e120 .cmp/eq 3, v0x6000031b4990_0, L_0x128098760;
L_0x60000328e1c0 .concat [ 16 16 0 0], v0x6000031b4090_0, L_0x1280987a8;
L_0x60000328e260 .cmp/eq 32, L_0x60000328e1c0, L_0x1280987f0;
S_0x122e1c0a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e19db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d93b80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d93bc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031ad290_0 .net *"_ivl_11", 0 0, L_0x60000328e4e0;  1 drivers
v0x6000031ad320_0 .net *"_ivl_12", 15 0, L_0x60000328e580;  1 drivers
v0x6000031ad3b0_0 .net/s *"_ivl_4", 15 0, L_0x60000328e300;  1 drivers
v0x6000031ad440_0 .net/s *"_ivl_6", 15 0, L_0x60000328e3a0;  1 drivers
v0x6000031ad4d0_0 .net/s "a_signed", 7 0, v0x6000031ad680_0;  1 drivers
v0x6000031ad560_0 .net "act_in", 7 0, L_0x60000289e680;  alias, 1 drivers
v0x6000031ad5f0_0 .var "act_out", 7 0;
v0x6000031ad680_0 .var "act_reg", 7 0;
v0x6000031ad710_0 .net "clear_acc", 0 0, L_0x60000289e300;  alias, 1 drivers
v0x6000031ad7a0_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031ad830_0 .net "enable", 0 0, L_0x600002891d50;  alias, 1 drivers
v0x6000031ad8c0_0 .net "load_weight", 0 0, L_0x60000289e4c0;  alias, 1 drivers
v0x6000031ad950_0 .net/s "product", 15 0, L_0x60000328e440;  1 drivers
v0x6000031ad9e0_0 .net/s "product_ext", 31 0, L_0x60000328e620;  1 drivers
v0x6000031ada70_0 .net "psum_in", 31 0, L_0x128098568;  alias, 1 drivers
v0x6000031adb00_0 .var "psum_out", 31 0;
v0x6000031adb90_0 .net "rst_n", 0 0, v0x6000031cff00_0;  alias, 1 drivers
v0x6000031adc20_0 .net/s "w_signed", 7 0, v0x6000031add40_0;  1 drivers
v0x6000031adcb0_0 .net "weight_in", 7 0, L_0x60000328dfe0;  alias, 1 drivers
v0x6000031add40_0 .var "weight_reg", 7 0;
L_0x60000328e300 .extend/s 16, v0x6000031ad680_0;
L_0x60000328e3a0 .extend/s 16, v0x6000031add40_0;
L_0x60000328e440 .arith/mult 16, L_0x60000328e300, L_0x60000328e3a0;
L_0x60000328e4e0 .part L_0x60000328e440, 15, 1;
LS_0x60000328e580_0_0 .concat [ 1 1 1 1], L_0x60000328e4e0, L_0x60000328e4e0, L_0x60000328e4e0, L_0x60000328e4e0;
LS_0x60000328e580_0_4 .concat [ 1 1 1 1], L_0x60000328e4e0, L_0x60000328e4e0, L_0x60000328e4e0, L_0x60000328e4e0;
LS_0x60000328e580_0_8 .concat [ 1 1 1 1], L_0x60000328e4e0, L_0x60000328e4e0, L_0x60000328e4e0, L_0x60000328e4e0;
LS_0x60000328e580_0_12 .concat [ 1 1 1 1], L_0x60000328e4e0, L_0x60000328e4e0, L_0x60000328e4e0, L_0x60000328e4e0;
L_0x60000328e580 .concat [ 4 4 4 4], LS_0x60000328e580_0_0, LS_0x60000328e580_0_4, LS_0x60000328e580_0_8, LS_0x60000328e580_0_12;
L_0x60000328e620 .concat [ 16 16 0 0], L_0x60000328e440, L_0x60000328e580;
S_0x122e1c210 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x122e19c40;
 .timescale 0 0;
P_0x6000016d6380 .param/l "col" 1 7 214, +C4<01>;
L_0x60000289e0d0 .functor AND 1, v0x6000031cebe0_0, L_0x60000328e760, C4<1>, C4<1>;
L_0x60000289e140 .functor AND 1, L_0x60000328e940, v0x6000031cd680_0, C4<1>, C4<1>;
L_0x60000289dff0 .functor OR 1, L_0x60000328e8a0, L_0x60000289e140, C4<0>, C4<0>;
L_0x60000289e060 .functor AND 1, L_0x12809a4a0, L_0x60000289dff0, C4<1>, C4<1>;
L_0x60000289df10 .functor AND 1, L_0x60000289e060, L_0x60000328ea80, C4<1>, C4<1>;
v0x6000031af330_0 .net *"_ivl_0", 2 0, L_0x60000328e6c0;  1 drivers
L_0x1280988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031af3c0_0 .net/2u *"_ivl_11", 2 0, L_0x1280988c8;  1 drivers
v0x6000031af450_0 .net *"_ivl_13", 0 0, L_0x60000328e8a0;  1 drivers
L_0x128098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031af4e0_0 .net/2u *"_ivl_15", 2 0, L_0x128098910;  1 drivers
v0x6000031af570_0 .net *"_ivl_17", 0 0, L_0x60000328e940;  1 drivers
v0x6000031af600_0 .net *"_ivl_20", 0 0, L_0x60000289e140;  1 drivers
v0x6000031af690_0 .net *"_ivl_22", 0 0, L_0x60000289dff0;  1 drivers
v0x6000031af720_0 .net *"_ivl_24", 0 0, L_0x60000289e060;  1 drivers
v0x6000031af7b0_0 .net *"_ivl_25", 31 0, L_0x60000328e9e0;  1 drivers
L_0x128098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031af840_0 .net *"_ivl_28", 15 0, L_0x128098958;  1 drivers
L_0x1280989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031af8d0_0 .net/2u *"_ivl_29", 31 0, L_0x1280989a0;  1 drivers
L_0x128098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031af960_0 .net *"_ivl_3", 0 0, L_0x128098838;  1 drivers
v0x6000031af9f0_0 .net *"_ivl_31", 0 0, L_0x60000328ea80;  1 drivers
L_0x128098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000031afa80_0 .net/2u *"_ivl_4", 2 0, L_0x128098880;  1 drivers
v0x6000031afb10_0 .net *"_ivl_6", 0 0, L_0x60000328e760;  1 drivers
v0x6000031afba0_0 .net "do_clear", 0 0, L_0x60000289df10;  1 drivers
v0x6000031afc30_0 .net "load_weight", 0 0, L_0x60000289e0d0;  1 drivers
v0x6000031afcc0_0 .net "weight_in", 7 0, L_0x60000328e800;  1 drivers
L_0x60000328e6c0 .concat [ 2 1 0 0], v0x6000031ceb50_0, L_0x128098838;
L_0x60000328e760 .cmp/eq 3, L_0x60000328e6c0, L_0x128098880;
L_0x60000328e8a0 .cmp/eq 3, v0x6000031b4990_0, L_0x1280988c8;
L_0x60000328e940 .cmp/eq 3, v0x6000031b4990_0, L_0x128098910;
L_0x60000328e9e0 .concat [ 16 16 0 0], v0x6000031b4090_0, L_0x128098958;
L_0x60000328ea80 .cmp/eq 32, L_0x60000328e9e0, L_0x1280989a0;
S_0x122e0ff40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e1c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d93c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d93c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031ae7f0_0 .net *"_ivl_11", 0 0, L_0x60000328ed00;  1 drivers
v0x6000031ae880_0 .net *"_ivl_12", 15 0, L_0x60000328eda0;  1 drivers
v0x6000031ae910_0 .net/s *"_ivl_4", 15 0, L_0x60000328eb20;  1 drivers
v0x6000031ae9a0_0 .net/s *"_ivl_6", 15 0, L_0x60000328ebc0;  1 drivers
v0x6000031aea30_0 .net/s "a_signed", 7 0, v0x6000031aebe0_0;  1 drivers
v0x6000031aeac0_0 .net "act_in", 7 0, v0x6000031ad5f0_0;  alias, 1 drivers
v0x6000031aeb50_0 .var "act_out", 7 0;
v0x6000031aebe0_0 .var "act_reg", 7 0;
v0x6000031aec70_0 .net "clear_acc", 0 0, L_0x60000289df10;  alias, 1 drivers
v0x6000031aed00_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031aed90_0 .net "enable", 0 0, L_0x600002891d50;  alias, 1 drivers
v0x6000031aee20_0 .net "load_weight", 0 0, L_0x60000289e0d0;  alias, 1 drivers
v0x6000031aeeb0_0 .net/s "product", 15 0, L_0x60000328ec60;  1 drivers
v0x6000031aef40_0 .net/s "product_ext", 31 0, L_0x60000328ee40;  1 drivers
v0x6000031aefd0_0 .net "psum_in", 31 0, L_0x1280985b0;  alias, 1 drivers
v0x6000031af060_0 .var "psum_out", 31 0;
v0x6000031af0f0_0 .net "rst_n", 0 0, v0x6000031cff00_0;  alias, 1 drivers
v0x6000031af180_0 .net/s "w_signed", 7 0, v0x6000031af2a0_0;  1 drivers
v0x6000031af210_0 .net "weight_in", 7 0, L_0x60000328e800;  alias, 1 drivers
v0x6000031af2a0_0 .var "weight_reg", 7 0;
L_0x60000328eb20 .extend/s 16, v0x6000031aebe0_0;
L_0x60000328ebc0 .extend/s 16, v0x6000031af2a0_0;
L_0x60000328ec60 .arith/mult 16, L_0x60000328eb20, L_0x60000328ebc0;
L_0x60000328ed00 .part L_0x60000328ec60, 15, 1;
LS_0x60000328eda0_0_0 .concat [ 1 1 1 1], L_0x60000328ed00, L_0x60000328ed00, L_0x60000328ed00, L_0x60000328ed00;
LS_0x60000328eda0_0_4 .concat [ 1 1 1 1], L_0x60000328ed00, L_0x60000328ed00, L_0x60000328ed00, L_0x60000328ed00;
LS_0x60000328eda0_0_8 .concat [ 1 1 1 1], L_0x60000328ed00, L_0x60000328ed00, L_0x60000328ed00, L_0x60000328ed00;
LS_0x60000328eda0_0_12 .concat [ 1 1 1 1], L_0x60000328ed00, L_0x60000328ed00, L_0x60000328ed00, L_0x60000328ed00;
L_0x60000328eda0 .concat [ 4 4 4 4], LS_0x60000328eda0_0_0, LS_0x60000328eda0_0_4, LS_0x60000328eda0_0_8, LS_0x60000328eda0_0_12;
L_0x60000328ee40 .concat [ 16 16 0 0], L_0x60000328ec60, L_0x60000328eda0;
S_0x122e100b0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x122e19c40;
 .timescale 0 0;
P_0x6000016d6480 .param/l "col" 1 7 214, +C4<010>;
L_0x60000289efb0 .functor AND 1, v0x6000031cebe0_0, L_0x60000328ef80, C4<1>, C4<1>;
L_0x60000289ef40 .functor AND 1, L_0x60000328f160, v0x6000031cd680_0, C4<1>, C4<1>;
L_0x60000289eed0 .functor OR 1, L_0x60000328f0c0, L_0x60000289ef40, C4<0>, C4<0>;
L_0x60000289d960 .functor AND 1, L_0x12809a4a0, L_0x60000289eed0, C4<1>, C4<1>;
L_0x60000289d3b0 .functor AND 1, L_0x60000289d960, L_0x60000328f2a0, C4<1>, C4<1>;
v0x6000031a0900_0 .net *"_ivl_0", 3 0, L_0x60000328eee0;  1 drivers
L_0x128098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031a0990_0 .net/2u *"_ivl_11", 2 0, L_0x128098a78;  1 drivers
v0x6000031a0a20_0 .net *"_ivl_13", 0 0, L_0x60000328f0c0;  1 drivers
L_0x128098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031a0ab0_0 .net/2u *"_ivl_15", 2 0, L_0x128098ac0;  1 drivers
v0x6000031a0b40_0 .net *"_ivl_17", 0 0, L_0x60000328f160;  1 drivers
v0x6000031a0bd0_0 .net *"_ivl_20", 0 0, L_0x60000289ef40;  1 drivers
v0x6000031a0c60_0 .net *"_ivl_22", 0 0, L_0x60000289eed0;  1 drivers
v0x6000031a0cf0_0 .net *"_ivl_24", 0 0, L_0x60000289d960;  1 drivers
v0x6000031a0d80_0 .net *"_ivl_25", 31 0, L_0x60000328f200;  1 drivers
L_0x128098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a0e10_0 .net *"_ivl_28", 15 0, L_0x128098b08;  1 drivers
L_0x128098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a0ea0_0 .net/2u *"_ivl_29", 31 0, L_0x128098b50;  1 drivers
L_0x1280989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031a0f30_0 .net *"_ivl_3", 1 0, L_0x1280989e8;  1 drivers
v0x6000031a0fc0_0 .net *"_ivl_31", 0 0, L_0x60000328f2a0;  1 drivers
L_0x128098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000031a1050_0 .net/2u *"_ivl_4", 3 0, L_0x128098a30;  1 drivers
v0x6000031a10e0_0 .net *"_ivl_6", 0 0, L_0x60000328ef80;  1 drivers
v0x6000031a1170_0 .net "do_clear", 0 0, L_0x60000289d3b0;  1 drivers
v0x6000031a1200_0 .net "load_weight", 0 0, L_0x60000289efb0;  1 drivers
v0x6000031a1290_0 .net "weight_in", 7 0, L_0x60000328f020;  1 drivers
L_0x60000328eee0 .concat [ 2 2 0 0], v0x6000031ceb50_0, L_0x1280989e8;
L_0x60000328ef80 .cmp/eq 4, L_0x60000328eee0, L_0x128098a30;
L_0x60000328f0c0 .cmp/eq 3, v0x6000031b4990_0, L_0x128098a78;
L_0x60000328f160 .cmp/eq 3, v0x6000031b4990_0, L_0x128098ac0;
L_0x60000328f200 .concat [ 16 16 0 0], v0x6000031b4090_0, L_0x128098b08;
L_0x60000328f2a0 .cmp/eq 32, L_0x60000328f200, L_0x128098b50;
S_0x122e04b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d93c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d93cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031afd50_0 .net *"_ivl_11", 0 0, L_0x60000328f520;  1 drivers
v0x6000031afde0_0 .net *"_ivl_12", 15 0, L_0x60000328f5c0;  1 drivers
v0x6000031afe70_0 .net/s *"_ivl_4", 15 0, L_0x60000328f340;  1 drivers
v0x6000031aff00_0 .net/s *"_ivl_6", 15 0, L_0x60000328f3e0;  1 drivers
v0x6000031a0000_0 .net/s "a_signed", 7 0, v0x6000031a01b0_0;  1 drivers
v0x6000031a0090_0 .net "act_in", 7 0, v0x6000031aeb50_0;  alias, 1 drivers
v0x6000031a0120_0 .var "act_out", 7 0;
v0x6000031a01b0_0 .var "act_reg", 7 0;
v0x6000031a0240_0 .net "clear_acc", 0 0, L_0x60000289d3b0;  alias, 1 drivers
v0x6000031a02d0_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031a0360_0 .net "enable", 0 0, L_0x600002891d50;  alias, 1 drivers
v0x6000031a03f0_0 .net "load_weight", 0 0, L_0x60000289efb0;  alias, 1 drivers
v0x6000031a0480_0 .net/s "product", 15 0, L_0x60000328f480;  1 drivers
v0x6000031a0510_0 .net/s "product_ext", 31 0, L_0x60000328f660;  1 drivers
v0x6000031a05a0_0 .net "psum_in", 31 0, L_0x1280985f8;  alias, 1 drivers
v0x6000031a0630_0 .var "psum_out", 31 0;
v0x6000031a06c0_0 .net "rst_n", 0 0, v0x6000031cff00_0;  alias, 1 drivers
v0x6000031a0750_0 .net/s "w_signed", 7 0, v0x6000031a0870_0;  1 drivers
v0x6000031a07e0_0 .net "weight_in", 7 0, L_0x60000328f020;  alias, 1 drivers
v0x6000031a0870_0 .var "weight_reg", 7 0;
L_0x60000328f340 .extend/s 16, v0x6000031a01b0_0;
L_0x60000328f3e0 .extend/s 16, v0x6000031a0870_0;
L_0x60000328f480 .arith/mult 16, L_0x60000328f340, L_0x60000328f3e0;
L_0x60000328f520 .part L_0x60000328f480, 15, 1;
LS_0x60000328f5c0_0_0 .concat [ 1 1 1 1], L_0x60000328f520, L_0x60000328f520, L_0x60000328f520, L_0x60000328f520;
LS_0x60000328f5c0_0_4 .concat [ 1 1 1 1], L_0x60000328f520, L_0x60000328f520, L_0x60000328f520, L_0x60000328f520;
LS_0x60000328f5c0_0_8 .concat [ 1 1 1 1], L_0x60000328f520, L_0x60000328f520, L_0x60000328f520, L_0x60000328f520;
LS_0x60000328f5c0_0_12 .concat [ 1 1 1 1], L_0x60000328f520, L_0x60000328f520, L_0x60000328f520, L_0x60000328f520;
L_0x60000328f5c0 .concat [ 4 4 4 4], LS_0x60000328f5c0_0_0, LS_0x60000328f5c0_0_4, LS_0x60000328f5c0_0_8, LS_0x60000328f5c0_0_12;
L_0x60000328f660 .concat [ 16 16 0 0], L_0x60000328f480, L_0x60000328f5c0;
S_0x122e04c80 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x122e19c40;
 .timescale 0 0;
P_0x6000016d6340 .param/l "col" 1 7 214, +C4<011>;
L_0x60000289c690 .functor AND 1, v0x6000031cebe0_0, L_0x60000328f7a0, C4<1>, C4<1>;
L_0x60000289c230 .functor AND 1, L_0x60000328f980, v0x6000031cd680_0, C4<1>, C4<1>;
L_0x60000289d500 .functor OR 1, L_0x60000328f8e0, L_0x60000289c230, C4<0>, C4<0>;
L_0x60000289d490 .functor AND 1, L_0x12809a4a0, L_0x60000289d500, C4<1>, C4<1>;
L_0x60000289d420 .functor AND 1, L_0x60000289d490, L_0x60000328fac0, C4<1>, C4<1>;
v0x6000031a1e60_0 .net *"_ivl_0", 3 0, L_0x60000328f700;  1 drivers
L_0x128098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031a1ef0_0 .net/2u *"_ivl_11", 2 0, L_0x128098c28;  1 drivers
v0x6000031a1f80_0 .net *"_ivl_13", 0 0, L_0x60000328f8e0;  1 drivers
L_0x128098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031a2010_0 .net/2u *"_ivl_15", 2 0, L_0x128098c70;  1 drivers
v0x6000031a20a0_0 .net *"_ivl_17", 0 0, L_0x60000328f980;  1 drivers
v0x6000031a2130_0 .net *"_ivl_20", 0 0, L_0x60000289c230;  1 drivers
v0x6000031a21c0_0 .net *"_ivl_22", 0 0, L_0x60000289d500;  1 drivers
v0x6000031a2250_0 .net *"_ivl_24", 0 0, L_0x60000289d490;  1 drivers
v0x6000031a22e0_0 .net *"_ivl_25", 31 0, L_0x60000328fa20;  1 drivers
L_0x128098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a2370_0 .net *"_ivl_28", 15 0, L_0x128098cb8;  1 drivers
L_0x128098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a2400_0 .net/2u *"_ivl_29", 31 0, L_0x128098d00;  1 drivers
L_0x128098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031a2490_0 .net *"_ivl_3", 1 0, L_0x128098b98;  1 drivers
v0x6000031a2520_0 .net *"_ivl_31", 0 0, L_0x60000328fac0;  1 drivers
L_0x128098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000031a25b0_0 .net/2u *"_ivl_4", 3 0, L_0x128098be0;  1 drivers
v0x6000031a2640_0 .net *"_ivl_6", 0 0, L_0x60000328f7a0;  1 drivers
v0x6000031a26d0_0 .net "do_clear", 0 0, L_0x60000289d420;  1 drivers
v0x6000031a2760_0 .net "load_weight", 0 0, L_0x60000289c690;  1 drivers
v0x6000031a27f0_0 .net "weight_in", 7 0, L_0x60000328f840;  1 drivers
L_0x60000328f700 .concat [ 2 2 0 0], v0x6000031ceb50_0, L_0x128098b98;
L_0x60000328f7a0 .cmp/eq 4, L_0x60000328f700, L_0x128098be0;
L_0x60000328f8e0 .cmp/eq 3, v0x6000031b4990_0, L_0x128098c28;
L_0x60000328f980 .cmp/eq 3, v0x6000031b4990_0, L_0x128098c70;
L_0x60000328fa20 .concat [ 16 16 0 0], v0x6000031b4090_0, L_0x128098cb8;
L_0x60000328fac0 .cmp/eq 32, L_0x60000328fa20, L_0x128098d00;
S_0x122e16100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e04c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d93e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d93e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031a1320_0 .net *"_ivl_11", 0 0, L_0x60000328fd40;  1 drivers
v0x6000031a13b0_0 .net *"_ivl_12", 15 0, L_0x60000328fde0;  1 drivers
v0x6000031a1440_0 .net/s *"_ivl_4", 15 0, L_0x60000328fb60;  1 drivers
v0x6000031a14d0_0 .net/s *"_ivl_6", 15 0, L_0x60000328fc00;  1 drivers
v0x6000031a1560_0 .net/s "a_signed", 7 0, v0x6000031a1710_0;  1 drivers
v0x6000031a15f0_0 .net "act_in", 7 0, v0x6000031a0120_0;  alias, 1 drivers
v0x6000031a1680_0 .var "act_out", 7 0;
v0x6000031a1710_0 .var "act_reg", 7 0;
v0x6000031a17a0_0 .net "clear_acc", 0 0, L_0x60000289d420;  alias, 1 drivers
v0x6000031a1830_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031a18c0_0 .net "enable", 0 0, L_0x600002891d50;  alias, 1 drivers
v0x6000031a1950_0 .net "load_weight", 0 0, L_0x60000289c690;  alias, 1 drivers
v0x6000031a19e0_0 .net/s "product", 15 0, L_0x60000328fca0;  1 drivers
v0x6000031a1a70_0 .net/s "product_ext", 31 0, L_0x60000328fe80;  1 drivers
v0x6000031a1b00_0 .net "psum_in", 31 0, L_0x128098640;  alias, 1 drivers
v0x6000031a1b90_0 .var "psum_out", 31 0;
v0x6000031a1c20_0 .net "rst_n", 0 0, v0x6000031cff00_0;  alias, 1 drivers
v0x6000031a1cb0_0 .net/s "w_signed", 7 0, v0x6000031a1dd0_0;  1 drivers
v0x6000031a1d40_0 .net "weight_in", 7 0, L_0x60000328f840;  alias, 1 drivers
v0x6000031a1dd0_0 .var "weight_reg", 7 0;
L_0x60000328fb60 .extend/s 16, v0x6000031a1710_0;
L_0x60000328fc00 .extend/s 16, v0x6000031a1dd0_0;
L_0x60000328fca0 .arith/mult 16, L_0x60000328fb60, L_0x60000328fc00;
L_0x60000328fd40 .part L_0x60000328fca0, 15, 1;
LS_0x60000328fde0_0_0 .concat [ 1 1 1 1], L_0x60000328fd40, L_0x60000328fd40, L_0x60000328fd40, L_0x60000328fd40;
LS_0x60000328fde0_0_4 .concat [ 1 1 1 1], L_0x60000328fd40, L_0x60000328fd40, L_0x60000328fd40, L_0x60000328fd40;
LS_0x60000328fde0_0_8 .concat [ 1 1 1 1], L_0x60000328fd40, L_0x60000328fd40, L_0x60000328fd40, L_0x60000328fd40;
LS_0x60000328fde0_0_12 .concat [ 1 1 1 1], L_0x60000328fd40, L_0x60000328fd40, L_0x60000328fd40, L_0x60000328fd40;
L_0x60000328fde0 .concat [ 4 4 4 4], LS_0x60000328fde0_0_0, LS_0x60000328fde0_0_4, LS_0x60000328fde0_0_8, LS_0x60000328fde0_0_12;
L_0x60000328fe80 .concat [ 16 16 0 0], L_0x60000328fca0, L_0x60000328fde0;
S_0x122e16270 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x6000016d6640 .param/l "row" 1 7 213, +C4<01>;
S_0x122e99220 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x122e16270;
 .timescale 0 0;
P_0x6000016d66c0 .param/l "col" 1 7 214, +C4<00>;
L_0x60000289f950 .functor AND 1, v0x6000031cebe0_0, L_0x60000328bb60, C4<1>, C4<1>;
L_0x60000289fa30 .functor AND 1, L_0x60000328be80, v0x6000031cd680_0, C4<1>, C4<1>;
L_0x60000289faa0 .functor OR 1, L_0x60000328b7a0, L_0x60000289fa30, C4<0>, C4<0>;
L_0x60000289fb10 .functor AND 1, L_0x12809a4a0, L_0x60000289faa0, C4<1>, C4<1>;
L_0x60000289fb80 .functor AND 1, L_0x60000289fb10, L_0x60000328bd40, C4<1>, C4<1>;
v0x6000031a33c0_0 .net *"_ivl_0", 2 0, L_0x60000328ff20;  1 drivers
L_0x128098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031a3450_0 .net/2u *"_ivl_11", 2 0, L_0x128098dd8;  1 drivers
v0x6000031a34e0_0 .net *"_ivl_13", 0 0, L_0x60000328b7a0;  1 drivers
L_0x128098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031a3570_0 .net/2u *"_ivl_15", 2 0, L_0x128098e20;  1 drivers
v0x6000031a3600_0 .net *"_ivl_17", 0 0, L_0x60000328be80;  1 drivers
v0x6000031a3690_0 .net *"_ivl_20", 0 0, L_0x60000289fa30;  1 drivers
v0x6000031a3720_0 .net *"_ivl_22", 0 0, L_0x60000289faa0;  1 drivers
v0x6000031a37b0_0 .net *"_ivl_24", 0 0, L_0x60000289fb10;  1 drivers
v0x6000031a3840_0 .net *"_ivl_25", 31 0, L_0x60000328b660;  1 drivers
L_0x128098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a38d0_0 .net *"_ivl_28", 15 0, L_0x128098e68;  1 drivers
L_0x128098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a3960_0 .net/2u *"_ivl_29", 31 0, L_0x128098eb0;  1 drivers
L_0x128098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031a39f0_0 .net *"_ivl_3", 0 0, L_0x128098d48;  1 drivers
v0x6000031a3a80_0 .net *"_ivl_31", 0 0, L_0x60000328bd40;  1 drivers
L_0x128098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031a3b10_0 .net/2u *"_ivl_4", 2 0, L_0x128098d90;  1 drivers
v0x6000031a3ba0_0 .net *"_ivl_6", 0 0, L_0x60000328bb60;  1 drivers
v0x6000031a3c30_0 .net "do_clear", 0 0, L_0x60000289fb80;  1 drivers
v0x6000031a3cc0_0 .net "load_weight", 0 0, L_0x60000289f950;  1 drivers
v0x6000031a3d50_0 .net "weight_in", 7 0, L_0x60000328ba20;  1 drivers
L_0x60000328ff20 .concat [ 2 1 0 0], v0x6000031ceb50_0, L_0x128098d48;
L_0x60000328bb60 .cmp/eq 3, L_0x60000328ff20, L_0x128098d90;
L_0x60000328b7a0 .cmp/eq 3, v0x6000031b4990_0, L_0x128098dd8;
L_0x60000328be80 .cmp/eq 3, v0x6000031b4990_0, L_0x128098e20;
L_0x60000328b660 .concat [ 16 16 0 0], v0x6000031b4090_0, L_0x128098e68;
L_0x60000328bd40 .cmp/eq 32, L_0x60000328b660, L_0x128098eb0;
S_0x122e99390 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e99220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d93e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d93ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031a2880_0 .net *"_ivl_11", 0 0, L_0x60000328bac0;  1 drivers
v0x6000031a2910_0 .net *"_ivl_12", 15 0, L_0x60000328b2a0;  1 drivers
v0x6000031a29a0_0 .net/s *"_ivl_4", 15 0, L_0x60000328b520;  1 drivers
v0x6000031a2a30_0 .net/s *"_ivl_6", 15 0, L_0x60000328bc00;  1 drivers
v0x6000031a2ac0_0 .net/s "a_signed", 7 0, v0x6000031a2c70_0;  1 drivers
v0x6000031a2b50_0 .net "act_in", 7 0, L_0x60000289e530;  alias, 1 drivers
v0x6000031a2be0_0 .var "act_out", 7 0;
v0x6000031a2c70_0 .var "act_reg", 7 0;
v0x6000031a2d00_0 .net "clear_acc", 0 0, L_0x60000289fb80;  alias, 1 drivers
v0x6000031a2d90_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031a2e20_0 .net "enable", 0 0, L_0x600002891d50;  alias, 1 drivers
v0x6000031a2eb0_0 .net "load_weight", 0 0, L_0x60000289f950;  alias, 1 drivers
v0x6000031a2f40_0 .net/s "product", 15 0, L_0x60000328b200;  1 drivers
v0x6000031a2fd0_0 .net/s "product_ext", 31 0, L_0x60000328b980;  1 drivers
v0x6000031a3060_0 .net "psum_in", 31 0, v0x6000031adb00_0;  alias, 1 drivers
v0x6000031a30f0_0 .var "psum_out", 31 0;
v0x6000031a3180_0 .net "rst_n", 0 0, v0x6000031cff00_0;  alias, 1 drivers
v0x6000031a3210_0 .net/s "w_signed", 7 0, v0x6000031a3330_0;  1 drivers
v0x6000031a32a0_0 .net "weight_in", 7 0, L_0x60000328ba20;  alias, 1 drivers
v0x6000031a3330_0 .var "weight_reg", 7 0;
L_0x60000328b520 .extend/s 16, v0x6000031a2c70_0;
L_0x60000328bc00 .extend/s 16, v0x6000031a3330_0;
L_0x60000328b200 .arith/mult 16, L_0x60000328b520, L_0x60000328bc00;
L_0x60000328bac0 .part L_0x60000328b200, 15, 1;
LS_0x60000328b2a0_0_0 .concat [ 1 1 1 1], L_0x60000328bac0, L_0x60000328bac0, L_0x60000328bac0, L_0x60000328bac0;
LS_0x60000328b2a0_0_4 .concat [ 1 1 1 1], L_0x60000328bac0, L_0x60000328bac0, L_0x60000328bac0, L_0x60000328bac0;
LS_0x60000328b2a0_0_8 .concat [ 1 1 1 1], L_0x60000328bac0, L_0x60000328bac0, L_0x60000328bac0, L_0x60000328bac0;
LS_0x60000328b2a0_0_12 .concat [ 1 1 1 1], L_0x60000328bac0, L_0x60000328bac0, L_0x60000328bac0, L_0x60000328bac0;
L_0x60000328b2a0 .concat [ 4 4 4 4], LS_0x60000328b2a0_0_0, LS_0x60000328b2a0_0_4, LS_0x60000328b2a0_0_8, LS_0x60000328b2a0_0_12;
L_0x60000328b980 .concat [ 16 16 0 0], L_0x60000328b200, L_0x60000328b2a0;
S_0x122e93860 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x122e16270;
 .timescale 0 0;
P_0x6000016d6300 .param/l "col" 1 7 214, +C4<01>;
L_0x60000289fcd0 .functor AND 1, v0x6000031cebe0_0, L_0x60000328b840, C4<1>, C4<1>;
L_0x60000289fd40 .functor AND 1, L_0x60000328b480, v0x6000031cd680_0, C4<1>, C4<1>;
L_0x60000289fdb0 .functor OR 1, L_0x60000328b700, L_0x60000289fd40, C4<0>, C4<0>;
L_0x60000289fe20 .functor AND 1, L_0x12809a4a0, L_0x60000289fdb0, C4<1>, C4<1>;
L_0x60000289fe90 .functor AND 1, L_0x60000289fe20, L_0x60000328b0c0, C4<1>, C4<1>;
v0x6000031a4990_0 .net *"_ivl_0", 2 0, L_0x60000328b340;  1 drivers
L_0x128098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031a4a20_0 .net/2u *"_ivl_11", 2 0, L_0x128098f88;  1 drivers
v0x6000031a4ab0_0 .net *"_ivl_13", 0 0, L_0x60000328b700;  1 drivers
L_0x128098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031a4b40_0 .net/2u *"_ivl_15", 2 0, L_0x128098fd0;  1 drivers
v0x6000031a4bd0_0 .net *"_ivl_17", 0 0, L_0x60000328b480;  1 drivers
v0x6000031a4c60_0 .net *"_ivl_20", 0 0, L_0x60000289fd40;  1 drivers
v0x6000031a4cf0_0 .net *"_ivl_22", 0 0, L_0x60000289fdb0;  1 drivers
v0x6000031a4d80_0 .net *"_ivl_24", 0 0, L_0x60000289fe20;  1 drivers
v0x6000031a4e10_0 .net *"_ivl_25", 31 0, L_0x60000328b5c0;  1 drivers
L_0x128099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a4ea0_0 .net *"_ivl_28", 15 0, L_0x128099018;  1 drivers
L_0x128099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a4f30_0 .net/2u *"_ivl_29", 31 0, L_0x128099060;  1 drivers
L_0x128098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031a4fc0_0 .net *"_ivl_3", 0 0, L_0x128098ef8;  1 drivers
v0x6000031a5050_0 .net *"_ivl_31", 0 0, L_0x60000328b0c0;  1 drivers
L_0x128098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000031a50e0_0 .net/2u *"_ivl_4", 2 0, L_0x128098f40;  1 drivers
v0x6000031a5170_0 .net *"_ivl_6", 0 0, L_0x60000328b840;  1 drivers
v0x6000031a5200_0 .net "do_clear", 0 0, L_0x60000289fe90;  1 drivers
v0x6000031a5290_0 .net "load_weight", 0 0, L_0x60000289fcd0;  1 drivers
v0x6000031a5320_0 .net "weight_in", 7 0, L_0x60000328b3e0;  1 drivers
L_0x60000328b340 .concat [ 2 1 0 0], v0x6000031ceb50_0, L_0x128098ef8;
L_0x60000328b840 .cmp/eq 3, L_0x60000328b340, L_0x128098f40;
L_0x60000328b700 .cmp/eq 3, v0x6000031b4990_0, L_0x128098f88;
L_0x60000328b480 .cmp/eq 3, v0x6000031b4990_0, L_0x128098fd0;
L_0x60000328b5c0 .concat [ 16 16 0 0], v0x6000031b4090_0, L_0x128099018;
L_0x60000328b0c0 .cmp/eq 32, L_0x60000328b5c0, L_0x128099060;
S_0x122e939d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e93860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d93f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d93f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031a3de0_0 .net *"_ivl_11", 0 0, L_0x60000328ae40;  1 drivers
v0x6000031a3e70_0 .net *"_ivl_12", 15 0, L_0x60000328aee0;  1 drivers
v0x6000031a3f00_0 .net/s *"_ivl_4", 15 0, L_0x60000328b160;  1 drivers
v0x6000031a4000_0 .net/s *"_ivl_6", 15 0, L_0x60000328af80;  1 drivers
v0x6000031a4090_0 .net/s "a_signed", 7 0, v0x6000031a4240_0;  1 drivers
v0x6000031a4120_0 .net "act_in", 7 0, v0x6000031a2be0_0;  alias, 1 drivers
v0x6000031a41b0_0 .var "act_out", 7 0;
v0x6000031a4240_0 .var "act_reg", 7 0;
v0x6000031a42d0_0 .net "clear_acc", 0 0, L_0x60000289fe90;  alias, 1 drivers
v0x6000031a4360_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031a43f0_0 .net "enable", 0 0, L_0x600002891d50;  alias, 1 drivers
v0x6000031a4480_0 .net "load_weight", 0 0, L_0x60000289fcd0;  alias, 1 drivers
v0x6000031a4510_0 .net/s "product", 15 0, L_0x60000328b020;  1 drivers
v0x6000031a45a0_0 .net/s "product_ext", 31 0, L_0x60000328ad00;  1 drivers
v0x6000031a4630_0 .net "psum_in", 31 0, v0x6000031af060_0;  alias, 1 drivers
v0x6000031a46c0_0 .var "psum_out", 31 0;
v0x6000031a4750_0 .net "rst_n", 0 0, v0x6000031cff00_0;  alias, 1 drivers
v0x6000031a47e0_0 .net/s "w_signed", 7 0, v0x6000031a4900_0;  1 drivers
v0x6000031a4870_0 .net "weight_in", 7 0, L_0x60000328b3e0;  alias, 1 drivers
v0x6000031a4900_0 .var "weight_reg", 7 0;
L_0x60000328b160 .extend/s 16, v0x6000031a4240_0;
L_0x60000328af80 .extend/s 16, v0x6000031a4900_0;
L_0x60000328b020 .arith/mult 16, L_0x60000328b160, L_0x60000328af80;
L_0x60000328ae40 .part L_0x60000328b020, 15, 1;
LS_0x60000328aee0_0_0 .concat [ 1 1 1 1], L_0x60000328ae40, L_0x60000328ae40, L_0x60000328ae40, L_0x60000328ae40;
LS_0x60000328aee0_0_4 .concat [ 1 1 1 1], L_0x60000328ae40, L_0x60000328ae40, L_0x60000328ae40, L_0x60000328ae40;
LS_0x60000328aee0_0_8 .concat [ 1 1 1 1], L_0x60000328ae40, L_0x60000328ae40, L_0x60000328ae40, L_0x60000328ae40;
LS_0x60000328aee0_0_12 .concat [ 1 1 1 1], L_0x60000328ae40, L_0x60000328ae40, L_0x60000328ae40, L_0x60000328ae40;
L_0x60000328aee0 .concat [ 4 4 4 4], LS_0x60000328aee0_0_0, LS_0x60000328aee0_0_4, LS_0x60000328aee0_0_8, LS_0x60000328aee0_0_12;
L_0x60000328ad00 .concat [ 16 16 0 0], L_0x60000328b020, L_0x60000328aee0;
S_0x122e91210 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x122e16270;
 .timescale 0 0;
P_0x6000016d6880 .param/l "col" 1 7 214, +C4<010>;
L_0x60000289bdb0 .functor AND 1, v0x6000031cebe0_0, L_0x60000328abc0, C4<1>, C4<1>;
L_0x60000289b950 .functor AND 1, L_0x60000328ab20, v0x6000031cd680_0, C4<1>, C4<1>;
L_0x60000289b4f0 .functor OR 1, L_0x60000328aa80, L_0x60000289b950, C4<0>, C4<0>;
L_0x60000289b090 .functor AND 1, L_0x12809a4a0, L_0x60000289b4f0, C4<1>, C4<1>;
L_0x60000289ac30 .functor AND 1, L_0x60000289b090, L_0x60000328a9e0, C4<1>, C4<1>;
v0x6000031a5ef0_0 .net *"_ivl_0", 3 0, L_0x60000328ada0;  1 drivers
L_0x128099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031a5f80_0 .net/2u *"_ivl_11", 2 0, L_0x128099138;  1 drivers
v0x6000031a6010_0 .net *"_ivl_13", 0 0, L_0x60000328aa80;  1 drivers
L_0x128099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031a60a0_0 .net/2u *"_ivl_15", 2 0, L_0x128099180;  1 drivers
v0x6000031a6130_0 .net *"_ivl_17", 0 0, L_0x60000328ab20;  1 drivers
v0x6000031a61c0_0 .net *"_ivl_20", 0 0, L_0x60000289b950;  1 drivers
v0x6000031a6250_0 .net *"_ivl_22", 0 0, L_0x60000289b4f0;  1 drivers
v0x6000031a62e0_0 .net *"_ivl_24", 0 0, L_0x60000289b090;  1 drivers
v0x6000031a6370_0 .net *"_ivl_25", 31 0, L_0x60000328a940;  1 drivers
L_0x1280991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a6400_0 .net *"_ivl_28", 15 0, L_0x1280991c8;  1 drivers
L_0x128099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a6490_0 .net/2u *"_ivl_29", 31 0, L_0x128099210;  1 drivers
L_0x1280990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031a6520_0 .net *"_ivl_3", 1 0, L_0x1280990a8;  1 drivers
v0x6000031a65b0_0 .net *"_ivl_31", 0 0, L_0x60000328a9e0;  1 drivers
L_0x1280990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000031a6640_0 .net/2u *"_ivl_4", 3 0, L_0x1280990f0;  1 drivers
v0x6000031a66d0_0 .net *"_ivl_6", 0 0, L_0x60000328abc0;  1 drivers
v0x6000031a6760_0 .net "do_clear", 0 0, L_0x60000289ac30;  1 drivers
v0x6000031a67f0_0 .net "load_weight", 0 0, L_0x60000289bdb0;  1 drivers
v0x6000031a6880_0 .net "weight_in", 7 0, L_0x60000328ac60;  1 drivers
L_0x60000328ada0 .concat [ 2 2 0 0], v0x6000031ceb50_0, L_0x1280990a8;
L_0x60000328abc0 .cmp/eq 4, L_0x60000328ada0, L_0x1280990f0;
L_0x60000328aa80 .cmp/eq 3, v0x6000031b4990_0, L_0x128099138;
L_0x60000328ab20 .cmp/eq 3, v0x6000031b4990_0, L_0x128099180;
L_0x60000328a940 .concat [ 16 16 0 0], v0x6000031b4090_0, L_0x1280991c8;
L_0x60000328a9e0 .cmp/eq 32, L_0x60000328a940, L_0x128099210;
S_0x122e91380 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e91210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d9ff80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d9ffc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031a53b0_0 .net *"_ivl_11", 0 0, L_0x60000328a1c0;  1 drivers
v0x6000031a5440_0 .net *"_ivl_12", 15 0, L_0x600003289fe0;  1 drivers
v0x6000031a54d0_0 .net/s *"_ivl_4", 15 0, L_0x60000328a620;  1 drivers
v0x6000031a5560_0 .net/s *"_ivl_6", 15 0, L_0x60000328a6c0;  1 drivers
v0x6000031a55f0_0 .net/s "a_signed", 7 0, v0x6000031a57a0_0;  1 drivers
v0x6000031a5680_0 .net "act_in", 7 0, v0x6000031a41b0_0;  alias, 1 drivers
v0x6000031a5710_0 .var "act_out", 7 0;
v0x6000031a57a0_0 .var "act_reg", 7 0;
v0x6000031a5830_0 .net "clear_acc", 0 0, L_0x60000289ac30;  alias, 1 drivers
v0x6000031a58c0_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031a5950_0 .net "enable", 0 0, L_0x600002891d50;  alias, 1 drivers
v0x6000031a59e0_0 .net "load_weight", 0 0, L_0x60000289bdb0;  alias, 1 drivers
v0x6000031a5a70_0 .net/s "product", 15 0, L_0x60000328a120;  1 drivers
v0x6000031a5b00_0 .net/s "product_ext", 31 0, L_0x60000328a080;  1 drivers
v0x6000031a5b90_0 .net "psum_in", 31 0, v0x6000031a0630_0;  alias, 1 drivers
v0x6000031a5c20_0 .var "psum_out", 31 0;
v0x6000031a5cb0_0 .net "rst_n", 0 0, v0x6000031cff00_0;  alias, 1 drivers
v0x6000031a5d40_0 .net/s "w_signed", 7 0, v0x6000031a5e60_0;  1 drivers
v0x6000031a5dd0_0 .net "weight_in", 7 0, L_0x60000328ac60;  alias, 1 drivers
v0x6000031a5e60_0 .var "weight_reg", 7 0;
L_0x60000328a620 .extend/s 16, v0x6000031a57a0_0;
L_0x60000328a6c0 .extend/s 16, v0x6000031a5e60_0;
L_0x60000328a120 .arith/mult 16, L_0x60000328a620, L_0x60000328a6c0;
L_0x60000328a1c0 .part L_0x60000328a120, 15, 1;
LS_0x600003289fe0_0_0 .concat [ 1 1 1 1], L_0x60000328a1c0, L_0x60000328a1c0, L_0x60000328a1c0, L_0x60000328a1c0;
LS_0x600003289fe0_0_4 .concat [ 1 1 1 1], L_0x60000328a1c0, L_0x60000328a1c0, L_0x60000328a1c0, L_0x60000328a1c0;
LS_0x600003289fe0_0_8 .concat [ 1 1 1 1], L_0x60000328a1c0, L_0x60000328a1c0, L_0x60000328a1c0, L_0x60000328a1c0;
LS_0x600003289fe0_0_12 .concat [ 1 1 1 1], L_0x60000328a1c0, L_0x60000328a1c0, L_0x60000328a1c0, L_0x60000328a1c0;
L_0x600003289fe0 .concat [ 4 4 4 4], LS_0x600003289fe0_0_0, LS_0x600003289fe0_0_4, LS_0x600003289fe0_0_8, LS_0x600003289fe0_0_12;
L_0x60000328a080 .concat [ 16 16 0 0], L_0x60000328a120, L_0x600003289fe0;
S_0x122e8ebc0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x122e16270;
 .timescale 0 0;
P_0x6000016d6980 .param/l "col" 1 7 214, +C4<011>;
L_0x600002899f10 .functor AND 1, v0x6000031cebe0_0, L_0x600003289f40, C4<1>, C4<1>;
L_0x600002899ab0 .functor AND 1, L_0x600003289c20, v0x6000031cd680_0, C4<1>, C4<1>;
L_0x600002899650 .functor OR 1, L_0x600003289e00, L_0x600002899ab0, C4<0>, C4<0>;
L_0x6000028991f0 .functor AND 1, L_0x12809a4a0, L_0x600002899650, C4<1>, C4<1>;
L_0x600002898d90 .functor AND 1, L_0x6000028991f0, L_0x600003289ae0, C4<1>, C4<1>;
v0x6000031a7450_0 .net *"_ivl_0", 3 0, L_0x600003289ea0;  1 drivers
L_0x1280992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031a74e0_0 .net/2u *"_ivl_11", 2 0, L_0x1280992e8;  1 drivers
v0x6000031a7570_0 .net *"_ivl_13", 0 0, L_0x600003289e00;  1 drivers
L_0x128099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031a7600_0 .net/2u *"_ivl_15", 2 0, L_0x128099330;  1 drivers
v0x6000031a7690_0 .net *"_ivl_17", 0 0, L_0x600003289c20;  1 drivers
v0x6000031a7720_0 .net *"_ivl_20", 0 0, L_0x600002899ab0;  1 drivers
v0x6000031a77b0_0 .net *"_ivl_22", 0 0, L_0x600002899650;  1 drivers
v0x6000031a7840_0 .net *"_ivl_24", 0 0, L_0x6000028991f0;  1 drivers
v0x6000031a78d0_0 .net *"_ivl_25", 31 0, L_0x600003289cc0;  1 drivers
L_0x128099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a7960_0 .net *"_ivl_28", 15 0, L_0x128099378;  1 drivers
L_0x1280993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031a79f0_0 .net/2u *"_ivl_29", 31 0, L_0x1280993c0;  1 drivers
L_0x128099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031a7a80_0 .net *"_ivl_3", 1 0, L_0x128099258;  1 drivers
v0x6000031a7b10_0 .net *"_ivl_31", 0 0, L_0x600003289ae0;  1 drivers
L_0x1280992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000031a7ba0_0 .net/2u *"_ivl_4", 3 0, L_0x1280992a0;  1 drivers
v0x6000031a7c30_0 .net *"_ivl_6", 0 0, L_0x600003289f40;  1 drivers
v0x6000031a7cc0_0 .net "do_clear", 0 0, L_0x600002898d90;  1 drivers
v0x6000031a7d50_0 .net "load_weight", 0 0, L_0x600002899f10;  1 drivers
v0x6000031a7de0_0 .net "weight_in", 7 0, L_0x600003289d60;  1 drivers
L_0x600003289ea0 .concat [ 2 2 0 0], v0x6000031ceb50_0, L_0x128099258;
L_0x600003289f40 .cmp/eq 4, L_0x600003289ea0, L_0x1280992a0;
L_0x600003289e00 .cmp/eq 3, v0x6000031b4990_0, L_0x1280992e8;
L_0x600003289c20 .cmp/eq 3, v0x6000031b4990_0, L_0x128099330;
L_0x600003289cc0 .concat [ 16 16 0 0], v0x6000031b4090_0, L_0x128099378;
L_0x600003289ae0 .cmp/eq 32, L_0x600003289cc0, L_0x1280993c0;
S_0x122e8ed30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e8ebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d88200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d88240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031a6910_0 .net *"_ivl_11", 0 0, L_0x600003289860;  1 drivers
v0x6000031a69a0_0 .net *"_ivl_12", 15 0, L_0x600003289900;  1 drivers
v0x6000031a6a30_0 .net/s *"_ivl_4", 15 0, L_0x600003289b80;  1 drivers
v0x6000031a6ac0_0 .net/s *"_ivl_6", 15 0, L_0x6000032899a0;  1 drivers
v0x6000031a6b50_0 .net/s "a_signed", 7 0, v0x6000031a6d00_0;  1 drivers
v0x6000031a6be0_0 .net "act_in", 7 0, v0x6000031a5710_0;  alias, 1 drivers
v0x6000031a6c70_0 .var "act_out", 7 0;
v0x6000031a6d00_0 .var "act_reg", 7 0;
v0x6000031a6d90_0 .net "clear_acc", 0 0, L_0x600002898d90;  alias, 1 drivers
v0x6000031a6e20_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031a6eb0_0 .net "enable", 0 0, L_0x600002891d50;  alias, 1 drivers
v0x6000031a6f40_0 .net "load_weight", 0 0, L_0x600002899f10;  alias, 1 drivers
v0x6000031a6fd0_0 .net/s "product", 15 0, L_0x600003289a40;  1 drivers
v0x6000031a7060_0 .net/s "product_ext", 31 0, L_0x600003289720;  1 drivers
v0x6000031a70f0_0 .net "psum_in", 31 0, v0x6000031a1b90_0;  alias, 1 drivers
v0x6000031a7180_0 .var "psum_out", 31 0;
v0x6000031a7210_0 .net "rst_n", 0 0, v0x6000031cff00_0;  alias, 1 drivers
v0x6000031a72a0_0 .net/s "w_signed", 7 0, v0x6000031a73c0_0;  1 drivers
v0x6000031a7330_0 .net "weight_in", 7 0, L_0x600003289d60;  alias, 1 drivers
v0x6000031a73c0_0 .var "weight_reg", 7 0;
L_0x600003289b80 .extend/s 16, v0x6000031a6d00_0;
L_0x6000032899a0 .extend/s 16, v0x6000031a73c0_0;
L_0x600003289a40 .arith/mult 16, L_0x600003289b80, L_0x6000032899a0;
L_0x600003289860 .part L_0x600003289a40, 15, 1;
LS_0x600003289900_0_0 .concat [ 1 1 1 1], L_0x600003289860, L_0x600003289860, L_0x600003289860, L_0x600003289860;
LS_0x600003289900_0_4 .concat [ 1 1 1 1], L_0x600003289860, L_0x600003289860, L_0x600003289860, L_0x600003289860;
LS_0x600003289900_0_8 .concat [ 1 1 1 1], L_0x600003289860, L_0x600003289860, L_0x600003289860, L_0x600003289860;
LS_0x600003289900_0_12 .concat [ 1 1 1 1], L_0x600003289860, L_0x600003289860, L_0x600003289860, L_0x600003289860;
L_0x600003289900 .concat [ 4 4 4 4], LS_0x600003289900_0_0, LS_0x600003289900_0_4, LS_0x600003289900_0_8, LS_0x600003289900_0_12;
L_0x600003289720 .concat [ 16 16 0 0], L_0x600003289a40, L_0x600003289900;
S_0x122e8c570 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x6000016d6a80 .param/l "row" 1 7 213, +C4<010>;
S_0x122e8c6e0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x122e8c570;
 .timescale 0 0;
P_0x6000016d6b00 .param/l "col" 1 7 214, +C4<00>;
L_0x600002898c40 .functor AND 1, v0x6000031cebe0_0, L_0x6000032895e0, C4<1>, C4<1>;
L_0x600002898b60 .functor AND 1, L_0x600003289540, v0x6000031cd680_0, C4<1>, C4<1>;
L_0x600002898bd0 .functor OR 1, L_0x6000032894a0, L_0x600002898b60, C4<0>, C4<0>;
L_0x60000289f9c0 .functor AND 1, L_0x12809a4a0, L_0x600002898bd0, C4<1>, C4<1>;
L_0x600002890000 .functor AND 1, L_0x60000289f9c0, L_0x600003289400, C4<1>, C4<1>;
v0x6000031b8a20_0 .net *"_ivl_0", 2 0, L_0x6000032897c0;  1 drivers
L_0x128099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031b8ab0_0 .net/2u *"_ivl_11", 2 0, L_0x128099498;  1 drivers
v0x6000031b8b40_0 .net *"_ivl_13", 0 0, L_0x6000032894a0;  1 drivers
L_0x1280994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031b8bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1280994e0;  1 drivers
v0x6000031b8c60_0 .net *"_ivl_17", 0 0, L_0x600003289540;  1 drivers
v0x6000031b8cf0_0 .net *"_ivl_20", 0 0, L_0x600002898b60;  1 drivers
v0x6000031b8d80_0 .net *"_ivl_22", 0 0, L_0x600002898bd0;  1 drivers
v0x6000031b8e10_0 .net *"_ivl_24", 0 0, L_0x60000289f9c0;  1 drivers
v0x6000031b8ea0_0 .net *"_ivl_25", 31 0, L_0x600003289360;  1 drivers
L_0x128099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031b8f30_0 .net *"_ivl_28", 15 0, L_0x128099528;  1 drivers
L_0x128099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031b8fc0_0 .net/2u *"_ivl_29", 31 0, L_0x128099570;  1 drivers
L_0x128099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031b9050_0 .net *"_ivl_3", 0 0, L_0x128099408;  1 drivers
v0x6000031b90e0_0 .net *"_ivl_31", 0 0, L_0x600003289400;  1 drivers
L_0x128099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031b9170_0 .net/2u *"_ivl_4", 2 0, L_0x128099450;  1 drivers
v0x6000031b9200_0 .net *"_ivl_6", 0 0, L_0x6000032895e0;  1 drivers
v0x6000031b9290_0 .net "do_clear", 0 0, L_0x600002890000;  1 drivers
v0x6000031b9320_0 .net "load_weight", 0 0, L_0x600002898c40;  1 drivers
v0x6000031b93b0_0 .net "weight_in", 7 0, L_0x600003289680;  1 drivers
L_0x6000032897c0 .concat [ 2 1 0 0], v0x6000031ceb50_0, L_0x128099408;
L_0x6000032895e0 .cmp/eq 3, L_0x6000032897c0, L_0x128099450;
L_0x6000032894a0 .cmp/eq 3, v0x6000031b4990_0, L_0x128099498;
L_0x600003289540 .cmp/eq 3, v0x6000031b4990_0, L_0x1280994e0;
L_0x600003289360 .concat [ 16 16 0 0], v0x6000031b4090_0, L_0x128099528;
L_0x600003289400 .cmp/eq 32, L_0x600003289360, L_0x128099570;
S_0x122e89f20 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e8c6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d93d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d93d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031a7e70_0 .net *"_ivl_11", 0 0, L_0x600003289180;  1 drivers
v0x6000031a7f00_0 .net *"_ivl_12", 15 0, L_0x600003288fa0;  1 drivers
v0x6000031b8000_0 .net/s *"_ivl_4", 15 0, L_0x600003289220;  1 drivers
v0x6000031b8090_0 .net/s *"_ivl_6", 15 0, L_0x6000032892c0;  1 drivers
v0x6000031b8120_0 .net/s "a_signed", 7 0, v0x6000031b82d0_0;  1 drivers
v0x6000031b81b0_0 .net "act_in", 7 0, L_0x60000289e5a0;  alias, 1 drivers
v0x6000031b8240_0 .var "act_out", 7 0;
v0x6000031b82d0_0 .var "act_reg", 7 0;
v0x6000031b8360_0 .net "clear_acc", 0 0, L_0x600002890000;  alias, 1 drivers
v0x6000031b83f0_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031b8480_0 .net "enable", 0 0, L_0x600002891d50;  alias, 1 drivers
v0x6000031b8510_0 .net "load_weight", 0 0, L_0x600002898c40;  alias, 1 drivers
v0x6000031b85a0_0 .net/s "product", 15 0, L_0x6000032890e0;  1 drivers
v0x6000031b8630_0 .net/s "product_ext", 31 0, L_0x600003289040;  1 drivers
v0x6000031b86c0_0 .net "psum_in", 31 0, v0x6000031a30f0_0;  alias, 1 drivers
v0x6000031b8750_0 .var "psum_out", 31 0;
v0x6000031b87e0_0 .net "rst_n", 0 0, v0x6000031cff00_0;  alias, 1 drivers
v0x6000031b8870_0 .net/s "w_signed", 7 0, v0x6000031b8990_0;  1 drivers
v0x6000031b8900_0 .net "weight_in", 7 0, L_0x600003289680;  alias, 1 drivers
v0x6000031b8990_0 .var "weight_reg", 7 0;
L_0x600003289220 .extend/s 16, v0x6000031b82d0_0;
L_0x6000032892c0 .extend/s 16, v0x6000031b8990_0;
L_0x6000032890e0 .arith/mult 16, L_0x600003289220, L_0x6000032892c0;
L_0x600003289180 .part L_0x6000032890e0, 15, 1;
LS_0x600003288fa0_0_0 .concat [ 1 1 1 1], L_0x600003289180, L_0x600003289180, L_0x600003289180, L_0x600003289180;
LS_0x600003288fa0_0_4 .concat [ 1 1 1 1], L_0x600003289180, L_0x600003289180, L_0x600003289180, L_0x600003289180;
LS_0x600003288fa0_0_8 .concat [ 1 1 1 1], L_0x600003289180, L_0x600003289180, L_0x600003289180, L_0x600003289180;
LS_0x600003288fa0_0_12 .concat [ 1 1 1 1], L_0x600003289180, L_0x600003289180, L_0x600003289180, L_0x600003289180;
L_0x600003288fa0 .concat [ 4 4 4 4], LS_0x600003288fa0_0_0, LS_0x600003288fa0_0_4, LS_0x600003288fa0_0_8, LS_0x600003288fa0_0_12;
L_0x600003289040 .concat [ 16 16 0 0], L_0x6000032890e0, L_0x600003288fa0;
S_0x122e8a090 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x122e8c570;
 .timescale 0 0;
P_0x6000016d6c00 .param/l "col" 1 7 214, +C4<01>;
L_0x600002890150 .functor AND 1, v0x6000031cebe0_0, L_0x600003288f00, C4<1>, C4<1>;
L_0x6000028901c0 .functor AND 1, L_0x600003288be0, v0x6000031cd680_0, C4<1>, C4<1>;
L_0x600002890230 .functor OR 1, L_0x600003288dc0, L_0x6000028901c0, C4<0>, C4<0>;
L_0x6000028902a0 .functor AND 1, L_0x12809a4a0, L_0x600002890230, C4<1>, C4<1>;
L_0x600002890310 .functor AND 1, L_0x6000028902a0, L_0x600003288aa0, C4<1>, C4<1>;
v0x6000031b9f80_0 .net *"_ivl_0", 2 0, L_0x600003288e60;  1 drivers
L_0x128099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031ba010_0 .net/2u *"_ivl_11", 2 0, L_0x128099648;  1 drivers
v0x6000031ba0a0_0 .net *"_ivl_13", 0 0, L_0x600003288dc0;  1 drivers
L_0x128099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031ba130_0 .net/2u *"_ivl_15", 2 0, L_0x128099690;  1 drivers
v0x6000031ba1c0_0 .net *"_ivl_17", 0 0, L_0x600003288be0;  1 drivers
v0x6000031ba250_0 .net *"_ivl_20", 0 0, L_0x6000028901c0;  1 drivers
v0x6000031ba2e0_0 .net *"_ivl_22", 0 0, L_0x600002890230;  1 drivers
v0x6000031ba370_0 .net *"_ivl_24", 0 0, L_0x6000028902a0;  1 drivers
v0x6000031ba400_0 .net *"_ivl_25", 31 0, L_0x600003288c80;  1 drivers
L_0x1280996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031ba490_0 .net *"_ivl_28", 15 0, L_0x1280996d8;  1 drivers
L_0x128099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031ba520_0 .net/2u *"_ivl_29", 31 0, L_0x128099720;  1 drivers
L_0x1280995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031ba5b0_0 .net *"_ivl_3", 0 0, L_0x1280995b8;  1 drivers
v0x6000031ba640_0 .net *"_ivl_31", 0 0, L_0x600003288aa0;  1 drivers
L_0x128099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000031ba6d0_0 .net/2u *"_ivl_4", 2 0, L_0x128099600;  1 drivers
v0x6000031ba760_0 .net *"_ivl_6", 0 0, L_0x600003288f00;  1 drivers
v0x6000031ba7f0_0 .net "do_clear", 0 0, L_0x600002890310;  1 drivers
v0x6000031ba880_0 .net "load_weight", 0 0, L_0x600002890150;  1 drivers
v0x6000031ba910_0 .net "weight_in", 7 0, L_0x600003288d20;  1 drivers
L_0x600003288e60 .concat [ 2 1 0 0], v0x6000031ceb50_0, L_0x1280995b8;
L_0x600003288f00 .cmp/eq 3, L_0x600003288e60, L_0x128099600;
L_0x600003288dc0 .cmp/eq 3, v0x6000031b4990_0, L_0x128099648;
L_0x600003288be0 .cmp/eq 3, v0x6000031b4990_0, L_0x128099690;
L_0x600003288c80 .concat [ 16 16 0 0], v0x6000031b4090_0, L_0x1280996d8;
L_0x600003288aa0 .cmp/eq 32, L_0x600003288c80, L_0x128099720;
S_0x122e878d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e8a090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d93d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d93dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031b9440_0 .net *"_ivl_11", 0 0, L_0x60000328a4e0;  1 drivers
v0x6000031b94d0_0 .net *"_ivl_12", 15 0, L_0x60000328a580;  1 drivers
v0x6000031b9560_0 .net/s *"_ivl_4", 15 0, L_0x600003288b40;  1 drivers
v0x6000031b95f0_0 .net/s *"_ivl_6", 15 0, L_0x600003288960;  1 drivers
v0x6000031b9680_0 .net/s "a_signed", 7 0, v0x6000031b9830_0;  1 drivers
v0x6000031b9710_0 .net "act_in", 7 0, v0x6000031b8240_0;  alias, 1 drivers
v0x6000031b97a0_0 .var "act_out", 7 0;
v0x6000031b9830_0 .var "act_reg", 7 0;
v0x6000031b98c0_0 .net "clear_acc", 0 0, L_0x600002890310;  alias, 1 drivers
v0x6000031b9950_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031b99e0_0 .net "enable", 0 0, L_0x600002891d50;  alias, 1 drivers
v0x6000031b9a70_0 .net "load_weight", 0 0, L_0x600002890150;  alias, 1 drivers
v0x6000031b9b00_0 .net/s "product", 15 0, L_0x600003288a00;  1 drivers
v0x6000031b9b90_0 .net/s "product_ext", 31 0, L_0x60000328a3a0;  1 drivers
v0x6000031b9c20_0 .net "psum_in", 31 0, v0x6000031a46c0_0;  alias, 1 drivers
v0x6000031b9cb0_0 .var "psum_out", 31 0;
v0x6000031b9d40_0 .net "rst_n", 0 0, v0x6000031cff00_0;  alias, 1 drivers
v0x6000031b9dd0_0 .net/s "w_signed", 7 0, v0x6000031b9ef0_0;  1 drivers
v0x6000031b9e60_0 .net "weight_in", 7 0, L_0x600003288d20;  alias, 1 drivers
v0x6000031b9ef0_0 .var "weight_reg", 7 0;
L_0x600003288b40 .extend/s 16, v0x6000031b9830_0;
L_0x600003288960 .extend/s 16, v0x6000031b9ef0_0;
L_0x600003288a00 .arith/mult 16, L_0x600003288b40, L_0x600003288960;
L_0x60000328a4e0 .part L_0x600003288a00, 15, 1;
LS_0x60000328a580_0_0 .concat [ 1 1 1 1], L_0x60000328a4e0, L_0x60000328a4e0, L_0x60000328a4e0, L_0x60000328a4e0;
LS_0x60000328a580_0_4 .concat [ 1 1 1 1], L_0x60000328a4e0, L_0x60000328a4e0, L_0x60000328a4e0, L_0x60000328a4e0;
LS_0x60000328a580_0_8 .concat [ 1 1 1 1], L_0x60000328a4e0, L_0x60000328a4e0, L_0x60000328a4e0, L_0x60000328a4e0;
LS_0x60000328a580_0_12 .concat [ 1 1 1 1], L_0x60000328a4e0, L_0x60000328a4e0, L_0x60000328a4e0, L_0x60000328a4e0;
L_0x60000328a580 .concat [ 4 4 4 4], LS_0x60000328a580_0_0, LS_0x60000328a580_0_4, LS_0x60000328a580_0_8, LS_0x60000328a580_0_12;
L_0x60000328a3a0 .concat [ 16 16 0 0], L_0x600003288a00, L_0x60000328a580;
S_0x122e87a40 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x122e8c570;
 .timescale 0 0;
P_0x6000016d6d00 .param/l "col" 1 7 214, +C4<010>;
L_0x600002890460 .functor AND 1, v0x6000031cebe0_0, L_0x60000328a260, C4<1>, C4<1>;
L_0x6000028904d0 .functor AND 1, L_0x600003288820, v0x6000031cd680_0, C4<1>, C4<1>;
L_0x600002890540 .functor OR 1, L_0x6000032886e0, L_0x6000028904d0, C4<0>, C4<0>;
L_0x6000028905b0 .functor AND 1, L_0x12809a4a0, L_0x600002890540, C4<1>, C4<1>;
L_0x600002890620 .functor AND 1, L_0x6000028905b0, L_0x60000328b8e0, C4<1>, C4<1>;
v0x6000031bb4e0_0 .net *"_ivl_0", 3 0, L_0x60000328a440;  1 drivers
L_0x1280997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031bb570_0 .net/2u *"_ivl_11", 2 0, L_0x1280997f8;  1 drivers
v0x6000031bb600_0 .net *"_ivl_13", 0 0, L_0x6000032886e0;  1 drivers
L_0x128099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031bb690_0 .net/2u *"_ivl_15", 2 0, L_0x128099840;  1 drivers
v0x6000031bb720_0 .net *"_ivl_17", 0 0, L_0x600003288820;  1 drivers
v0x6000031bb7b0_0 .net *"_ivl_20", 0 0, L_0x6000028904d0;  1 drivers
v0x6000031bb840_0 .net *"_ivl_22", 0 0, L_0x600002890540;  1 drivers
v0x6000031bb8d0_0 .net *"_ivl_24", 0 0, L_0x6000028905b0;  1 drivers
v0x6000031bb960_0 .net *"_ivl_25", 31 0, L_0x6000032888c0;  1 drivers
L_0x128099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031bb9f0_0 .net *"_ivl_28", 15 0, L_0x128099888;  1 drivers
L_0x1280998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031bba80_0 .net/2u *"_ivl_29", 31 0, L_0x1280998d0;  1 drivers
L_0x128099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031bbb10_0 .net *"_ivl_3", 1 0, L_0x128099768;  1 drivers
v0x6000031bbba0_0 .net *"_ivl_31", 0 0, L_0x60000328b8e0;  1 drivers
L_0x1280997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000031bbc30_0 .net/2u *"_ivl_4", 3 0, L_0x1280997b0;  1 drivers
v0x6000031bbcc0_0 .net *"_ivl_6", 0 0, L_0x60000328a260;  1 drivers
v0x6000031bbd50_0 .net "do_clear", 0 0, L_0x600002890620;  1 drivers
v0x6000031bbde0_0 .net "load_weight", 0 0, L_0x600002890460;  1 drivers
v0x6000031bbe70_0 .net "weight_in", 7 0, L_0x60000328a300;  1 drivers
L_0x60000328a440 .concat [ 2 2 0 0], v0x6000031ceb50_0, L_0x128099768;
L_0x60000328a260 .cmp/eq 4, L_0x60000328a440, L_0x1280997b0;
L_0x6000032886e0 .cmp/eq 3, v0x6000031b4990_0, L_0x1280997f8;
L_0x600003288820 .cmp/eq 3, v0x6000031b4990_0, L_0x128099840;
L_0x6000032888c0 .concat [ 16 16 0 0], v0x6000031b4090_0, L_0x128099888;
L_0x60000328b8e0 .cmp/eq 32, L_0x6000032888c0, L_0x1280998d0;
S_0x122e85280 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e87a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d93f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d93fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031ba9a0_0 .net *"_ivl_11", 0 0, L_0x6000032801e0;  1 drivers
v0x6000031baa30_0 .net *"_ivl_12", 15 0, L_0x600003280280;  1 drivers
v0x6000031baac0_0 .net/s *"_ivl_4", 15 0, L_0x600003280000;  1 drivers
v0x6000031bab50_0 .net/s *"_ivl_6", 15 0, L_0x6000032800a0;  1 drivers
v0x6000031babe0_0 .net/s "a_signed", 7 0, v0x6000031bad90_0;  1 drivers
v0x6000031bac70_0 .net "act_in", 7 0, v0x6000031b97a0_0;  alias, 1 drivers
v0x6000031bad00_0 .var "act_out", 7 0;
v0x6000031bad90_0 .var "act_reg", 7 0;
v0x6000031bae20_0 .net "clear_acc", 0 0, L_0x600002890620;  alias, 1 drivers
v0x6000031baeb0_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031baf40_0 .net "enable", 0 0, L_0x600002891d50;  alias, 1 drivers
v0x6000031bafd0_0 .net "load_weight", 0 0, L_0x600002890460;  alias, 1 drivers
v0x6000031bb060_0 .net/s "product", 15 0, L_0x600003280140;  1 drivers
v0x6000031bb0f0_0 .net/s "product_ext", 31 0, L_0x600003280320;  1 drivers
v0x6000031bb180_0 .net "psum_in", 31 0, v0x6000031a5c20_0;  alias, 1 drivers
v0x6000031bb210_0 .var "psum_out", 31 0;
v0x6000031bb2a0_0 .net "rst_n", 0 0, v0x6000031cff00_0;  alias, 1 drivers
v0x6000031bb330_0 .net/s "w_signed", 7 0, v0x6000031bb450_0;  1 drivers
v0x6000031bb3c0_0 .net "weight_in", 7 0, L_0x60000328a300;  alias, 1 drivers
v0x6000031bb450_0 .var "weight_reg", 7 0;
L_0x600003280000 .extend/s 16, v0x6000031bad90_0;
L_0x6000032800a0 .extend/s 16, v0x6000031bb450_0;
L_0x600003280140 .arith/mult 16, L_0x600003280000, L_0x6000032800a0;
L_0x6000032801e0 .part L_0x600003280140, 15, 1;
LS_0x600003280280_0_0 .concat [ 1 1 1 1], L_0x6000032801e0, L_0x6000032801e0, L_0x6000032801e0, L_0x6000032801e0;
LS_0x600003280280_0_4 .concat [ 1 1 1 1], L_0x6000032801e0, L_0x6000032801e0, L_0x6000032801e0, L_0x6000032801e0;
LS_0x600003280280_0_8 .concat [ 1 1 1 1], L_0x6000032801e0, L_0x6000032801e0, L_0x6000032801e0, L_0x6000032801e0;
LS_0x600003280280_0_12 .concat [ 1 1 1 1], L_0x6000032801e0, L_0x6000032801e0, L_0x6000032801e0, L_0x6000032801e0;
L_0x600003280280 .concat [ 4 4 4 4], LS_0x600003280280_0_0, LS_0x600003280280_0_4, LS_0x600003280280_0_8, LS_0x600003280280_0_12;
L_0x600003280320 .concat [ 16 16 0 0], L_0x600003280140, L_0x600003280280;
S_0x122e853f0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x122e8c570;
 .timescale 0 0;
P_0x6000016d6e00 .param/l "col" 1 7 214, +C4<011>;
L_0x600002890770 .functor AND 1, v0x6000031cebe0_0, L_0x600003280460, C4<1>, C4<1>;
L_0x6000028907e0 .functor AND 1, L_0x600003280640, v0x6000031cd680_0, C4<1>, C4<1>;
L_0x600002890850 .functor OR 1, L_0x6000032805a0, L_0x6000028907e0, C4<0>, C4<0>;
L_0x6000028908c0 .functor AND 1, L_0x12809a4a0, L_0x600002890850, C4<1>, C4<1>;
L_0x600002890930 .functor AND 1, L_0x6000028908c0, L_0x600003280780, C4<1>, C4<1>;
v0x6000031bcab0_0 .net *"_ivl_0", 3 0, L_0x6000032803c0;  1 drivers
L_0x1280999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031bcb40_0 .net/2u *"_ivl_11", 2 0, L_0x1280999a8;  1 drivers
v0x6000031bcbd0_0 .net *"_ivl_13", 0 0, L_0x6000032805a0;  1 drivers
L_0x1280999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031bcc60_0 .net/2u *"_ivl_15", 2 0, L_0x1280999f0;  1 drivers
v0x6000031bccf0_0 .net *"_ivl_17", 0 0, L_0x600003280640;  1 drivers
v0x6000031bcd80_0 .net *"_ivl_20", 0 0, L_0x6000028907e0;  1 drivers
v0x6000031bce10_0 .net *"_ivl_22", 0 0, L_0x600002890850;  1 drivers
v0x6000031bcea0_0 .net *"_ivl_24", 0 0, L_0x6000028908c0;  1 drivers
v0x6000031bcf30_0 .net *"_ivl_25", 31 0, L_0x6000032806e0;  1 drivers
L_0x128099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031bcfc0_0 .net *"_ivl_28", 15 0, L_0x128099a38;  1 drivers
L_0x128099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031bd050_0 .net/2u *"_ivl_29", 31 0, L_0x128099a80;  1 drivers
L_0x128099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031bd0e0_0 .net *"_ivl_3", 1 0, L_0x128099918;  1 drivers
v0x6000031bd170_0 .net *"_ivl_31", 0 0, L_0x600003280780;  1 drivers
L_0x128099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000031bd200_0 .net/2u *"_ivl_4", 3 0, L_0x128099960;  1 drivers
v0x6000031bd290_0 .net *"_ivl_6", 0 0, L_0x600003280460;  1 drivers
v0x6000031bd320_0 .net "do_clear", 0 0, L_0x600002890930;  1 drivers
v0x6000031bd3b0_0 .net "load_weight", 0 0, L_0x600002890770;  1 drivers
v0x6000031bd440_0 .net "weight_in", 7 0, L_0x600003280500;  1 drivers
L_0x6000032803c0 .concat [ 2 2 0 0], v0x6000031ceb50_0, L_0x128099918;
L_0x600003280460 .cmp/eq 4, L_0x6000032803c0, L_0x128099960;
L_0x6000032805a0 .cmp/eq 3, v0x6000031b4990_0, L_0x1280999a8;
L_0x600003280640 .cmp/eq 3, v0x6000031b4990_0, L_0x1280999f0;
L_0x6000032806e0 .concat [ 16 16 0 0], v0x6000031b4090_0, L_0x128099a38;
L_0x600003280780 .cmp/eq 32, L_0x6000032806e0, L_0x128099a80;
S_0x122e82c30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e853f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d94000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d94040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031bbf00_0 .net *"_ivl_11", 0 0, L_0x600003280a00;  1 drivers
v0x6000031bc000_0 .net *"_ivl_12", 15 0, L_0x600003280aa0;  1 drivers
v0x6000031bc090_0 .net/s *"_ivl_4", 15 0, L_0x600003280820;  1 drivers
v0x6000031bc120_0 .net/s *"_ivl_6", 15 0, L_0x6000032808c0;  1 drivers
v0x6000031bc1b0_0 .net/s "a_signed", 7 0, v0x6000031bc360_0;  1 drivers
v0x6000031bc240_0 .net "act_in", 7 0, v0x6000031bad00_0;  alias, 1 drivers
v0x6000031bc2d0_0 .var "act_out", 7 0;
v0x6000031bc360_0 .var "act_reg", 7 0;
v0x6000031bc3f0_0 .net "clear_acc", 0 0, L_0x600002890930;  alias, 1 drivers
v0x6000031bc480_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031bc510_0 .net "enable", 0 0, L_0x600002891d50;  alias, 1 drivers
v0x6000031bc5a0_0 .net "load_weight", 0 0, L_0x600002890770;  alias, 1 drivers
v0x6000031bc630_0 .net/s "product", 15 0, L_0x600003280960;  1 drivers
v0x6000031bc6c0_0 .net/s "product_ext", 31 0, L_0x600003280b40;  1 drivers
v0x6000031bc750_0 .net "psum_in", 31 0, v0x6000031a7180_0;  alias, 1 drivers
v0x6000031bc7e0_0 .var "psum_out", 31 0;
v0x6000031bc870_0 .net "rst_n", 0 0, v0x6000031cff00_0;  alias, 1 drivers
v0x6000031bc900_0 .net/s "w_signed", 7 0, v0x6000031bca20_0;  1 drivers
v0x6000031bc990_0 .net "weight_in", 7 0, L_0x600003280500;  alias, 1 drivers
v0x6000031bca20_0 .var "weight_reg", 7 0;
L_0x600003280820 .extend/s 16, v0x6000031bc360_0;
L_0x6000032808c0 .extend/s 16, v0x6000031bca20_0;
L_0x600003280960 .arith/mult 16, L_0x600003280820, L_0x6000032808c0;
L_0x600003280a00 .part L_0x600003280960, 15, 1;
LS_0x600003280aa0_0_0 .concat [ 1 1 1 1], L_0x600003280a00, L_0x600003280a00, L_0x600003280a00, L_0x600003280a00;
LS_0x600003280aa0_0_4 .concat [ 1 1 1 1], L_0x600003280a00, L_0x600003280a00, L_0x600003280a00, L_0x600003280a00;
LS_0x600003280aa0_0_8 .concat [ 1 1 1 1], L_0x600003280a00, L_0x600003280a00, L_0x600003280a00, L_0x600003280a00;
LS_0x600003280aa0_0_12 .concat [ 1 1 1 1], L_0x600003280a00, L_0x600003280a00, L_0x600003280a00, L_0x600003280a00;
L_0x600003280aa0 .concat [ 4 4 4 4], LS_0x600003280aa0_0_0, LS_0x600003280aa0_0_4, LS_0x600003280aa0_0_8, LS_0x600003280aa0_0_12;
L_0x600003280b40 .concat [ 16 16 0 0], L_0x600003280960, L_0x600003280aa0;
S_0x122e82da0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x6000016d6f00 .param/l "row" 1 7 213, +C4<011>;
S_0x122e805e0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x122e82da0;
 .timescale 0 0;
P_0x6000016d6f80 .param/l "col" 1 7 214, +C4<00>;
L_0x600002890a80 .functor AND 1, v0x6000031cebe0_0, L_0x600003280c80, C4<1>, C4<1>;
L_0x600002890af0 .functor AND 1, L_0x600003280e60, v0x6000031cd680_0, C4<1>, C4<1>;
L_0x600002890b60 .functor OR 1, L_0x600003280dc0, L_0x600002890af0, C4<0>, C4<0>;
L_0x600002890bd0 .functor AND 1, L_0x12809a4a0, L_0x600002890b60, C4<1>, C4<1>;
L_0x600002890c40 .functor AND 1, L_0x600002890bd0, L_0x600003280fa0, C4<1>, C4<1>;
v0x6000031be010_0 .net *"_ivl_0", 2 0, L_0x600003280be0;  1 drivers
L_0x128099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031be0a0_0 .net/2u *"_ivl_11", 2 0, L_0x128099b58;  1 drivers
v0x6000031be130_0 .net *"_ivl_13", 0 0, L_0x600003280dc0;  1 drivers
L_0x128099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031be1c0_0 .net/2u *"_ivl_15", 2 0, L_0x128099ba0;  1 drivers
v0x6000031be250_0 .net *"_ivl_17", 0 0, L_0x600003280e60;  1 drivers
v0x6000031be2e0_0 .net *"_ivl_20", 0 0, L_0x600002890af0;  1 drivers
v0x6000031be370_0 .net *"_ivl_22", 0 0, L_0x600002890b60;  1 drivers
v0x6000031be400_0 .net *"_ivl_24", 0 0, L_0x600002890bd0;  1 drivers
v0x6000031be490_0 .net *"_ivl_25", 31 0, L_0x600003280f00;  1 drivers
L_0x128099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031be520_0 .net *"_ivl_28", 15 0, L_0x128099be8;  1 drivers
L_0x128099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031be5b0_0 .net/2u *"_ivl_29", 31 0, L_0x128099c30;  1 drivers
L_0x128099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031be640_0 .net *"_ivl_3", 0 0, L_0x128099ac8;  1 drivers
v0x6000031be6d0_0 .net *"_ivl_31", 0 0, L_0x600003280fa0;  1 drivers
L_0x128099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031be760_0 .net/2u *"_ivl_4", 2 0, L_0x128099b10;  1 drivers
v0x6000031be7f0_0 .net *"_ivl_6", 0 0, L_0x600003280c80;  1 drivers
v0x6000031be880_0 .net "do_clear", 0 0, L_0x600002890c40;  1 drivers
v0x6000031be910_0 .net "load_weight", 0 0, L_0x600002890a80;  1 drivers
v0x6000031be9a0_0 .net "weight_in", 7 0, L_0x600003280d20;  1 drivers
L_0x600003280be0 .concat [ 2 1 0 0], v0x6000031ceb50_0, L_0x128099ac8;
L_0x600003280c80 .cmp/eq 3, L_0x600003280be0, L_0x128099b10;
L_0x600003280dc0 .cmp/eq 3, v0x6000031b4990_0, L_0x128099b58;
L_0x600003280e60 .cmp/eq 3, v0x6000031b4990_0, L_0x128099ba0;
L_0x600003280f00 .concat [ 16 16 0 0], v0x6000031b4090_0, L_0x128099be8;
L_0x600003280fa0 .cmp/eq 32, L_0x600003280f00, L_0x128099c30;
S_0x122e80750 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e805e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d94080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d940c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031bd4d0_0 .net *"_ivl_11", 0 0, L_0x600003281220;  1 drivers
v0x6000031bd560_0 .net *"_ivl_12", 15 0, L_0x6000032812c0;  1 drivers
v0x6000031bd5f0_0 .net/s *"_ivl_4", 15 0, L_0x600003281040;  1 drivers
v0x6000031bd680_0 .net/s *"_ivl_6", 15 0, L_0x6000032810e0;  1 drivers
v0x6000031bd710_0 .net/s "a_signed", 7 0, v0x6000031bd8c0_0;  1 drivers
v0x6000031bd7a0_0 .net "act_in", 7 0, L_0x60000289e450;  alias, 1 drivers
v0x6000031bd830_0 .var "act_out", 7 0;
v0x6000031bd8c0_0 .var "act_reg", 7 0;
v0x6000031bd950_0 .net "clear_acc", 0 0, L_0x600002890c40;  alias, 1 drivers
v0x6000031bd9e0_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031bda70_0 .net "enable", 0 0, L_0x600002891d50;  alias, 1 drivers
v0x6000031bdb00_0 .net "load_weight", 0 0, L_0x600002890a80;  alias, 1 drivers
v0x6000031bdb90_0 .net/s "product", 15 0, L_0x600003281180;  1 drivers
v0x6000031bdc20_0 .net/s "product_ext", 31 0, L_0x600003281360;  1 drivers
v0x6000031bdcb0_0 .net "psum_in", 31 0, v0x6000031b8750_0;  alias, 1 drivers
v0x6000031bdd40_0 .var "psum_out", 31 0;
v0x6000031bddd0_0 .net "rst_n", 0 0, v0x6000031cff00_0;  alias, 1 drivers
v0x6000031bde60_0 .net/s "w_signed", 7 0, v0x6000031bdf80_0;  1 drivers
v0x6000031bdef0_0 .net "weight_in", 7 0, L_0x600003280d20;  alias, 1 drivers
v0x6000031bdf80_0 .var "weight_reg", 7 0;
L_0x600003281040 .extend/s 16, v0x6000031bd8c0_0;
L_0x6000032810e0 .extend/s 16, v0x6000031bdf80_0;
L_0x600003281180 .arith/mult 16, L_0x600003281040, L_0x6000032810e0;
L_0x600003281220 .part L_0x600003281180, 15, 1;
LS_0x6000032812c0_0_0 .concat [ 1 1 1 1], L_0x600003281220, L_0x600003281220, L_0x600003281220, L_0x600003281220;
LS_0x6000032812c0_0_4 .concat [ 1 1 1 1], L_0x600003281220, L_0x600003281220, L_0x600003281220, L_0x600003281220;
LS_0x6000032812c0_0_8 .concat [ 1 1 1 1], L_0x600003281220, L_0x600003281220, L_0x600003281220, L_0x600003281220;
LS_0x6000032812c0_0_12 .concat [ 1 1 1 1], L_0x600003281220, L_0x600003281220, L_0x600003281220, L_0x600003281220;
L_0x6000032812c0 .concat [ 4 4 4 4], LS_0x6000032812c0_0_0, LS_0x6000032812c0_0_4, LS_0x6000032812c0_0_8, LS_0x6000032812c0_0_12;
L_0x600003281360 .concat [ 16 16 0 0], L_0x600003281180, L_0x6000032812c0;
S_0x122e7df90 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x122e82da0;
 .timescale 0 0;
P_0x6000016d7080 .param/l "col" 1 7 214, +C4<01>;
L_0x600002890d90 .functor AND 1, v0x6000031cebe0_0, L_0x6000032814a0, C4<1>, C4<1>;
L_0x600002890e00 .functor AND 1, L_0x600003281680, v0x6000031cd680_0, C4<1>, C4<1>;
L_0x600002890e70 .functor OR 1, L_0x6000032815e0, L_0x600002890e00, C4<0>, C4<0>;
L_0x600002890ee0 .functor AND 1, L_0x12809a4a0, L_0x600002890e70, C4<1>, C4<1>;
L_0x600002890f50 .functor AND 1, L_0x600002890ee0, L_0x6000032817c0, C4<1>, C4<1>;
v0x6000031bf570_0 .net *"_ivl_0", 2 0, L_0x600003281400;  1 drivers
L_0x128099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031bf600_0 .net/2u *"_ivl_11", 2 0, L_0x128099d08;  1 drivers
v0x6000031bf690_0 .net *"_ivl_13", 0 0, L_0x6000032815e0;  1 drivers
L_0x128099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031bf720_0 .net/2u *"_ivl_15", 2 0, L_0x128099d50;  1 drivers
v0x6000031bf7b0_0 .net *"_ivl_17", 0 0, L_0x600003281680;  1 drivers
v0x6000031bf840_0 .net *"_ivl_20", 0 0, L_0x600002890e00;  1 drivers
v0x6000031bf8d0_0 .net *"_ivl_22", 0 0, L_0x600002890e70;  1 drivers
v0x6000031bf960_0 .net *"_ivl_24", 0 0, L_0x600002890ee0;  1 drivers
v0x6000031bf9f0_0 .net *"_ivl_25", 31 0, L_0x600003281720;  1 drivers
L_0x128099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031bfa80_0 .net *"_ivl_28", 15 0, L_0x128099d98;  1 drivers
L_0x128099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031bfb10_0 .net/2u *"_ivl_29", 31 0, L_0x128099de0;  1 drivers
L_0x128099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031bfba0_0 .net *"_ivl_3", 0 0, L_0x128099c78;  1 drivers
v0x6000031bfc30_0 .net *"_ivl_31", 0 0, L_0x6000032817c0;  1 drivers
L_0x128099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000031bfcc0_0 .net/2u *"_ivl_4", 2 0, L_0x128099cc0;  1 drivers
v0x6000031bfd50_0 .net *"_ivl_6", 0 0, L_0x6000032814a0;  1 drivers
v0x6000031bfde0_0 .net "do_clear", 0 0, L_0x600002890f50;  1 drivers
v0x6000031bfe70_0 .net "load_weight", 0 0, L_0x600002890d90;  1 drivers
v0x6000031bff00_0 .net "weight_in", 7 0, L_0x600003281540;  1 drivers
L_0x600003281400 .concat [ 2 1 0 0], v0x6000031ceb50_0, L_0x128099c78;
L_0x6000032814a0 .cmp/eq 3, L_0x600003281400, L_0x128099cc0;
L_0x6000032815e0 .cmp/eq 3, v0x6000031b4990_0, L_0x128099d08;
L_0x600003281680 .cmp/eq 3, v0x6000031b4990_0, L_0x128099d50;
L_0x600003281720 .concat [ 16 16 0 0], v0x6000031b4090_0, L_0x128099d98;
L_0x6000032817c0 .cmp/eq 32, L_0x600003281720, L_0x128099de0;
S_0x122e7e100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e7df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d94100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d94140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031bea30_0 .net *"_ivl_11", 0 0, L_0x600003281a40;  1 drivers
v0x6000031beac0_0 .net *"_ivl_12", 15 0, L_0x600003281ae0;  1 drivers
v0x6000031beb50_0 .net/s *"_ivl_4", 15 0, L_0x600003281860;  1 drivers
v0x6000031bebe0_0 .net/s *"_ivl_6", 15 0, L_0x600003281900;  1 drivers
v0x6000031bec70_0 .net/s "a_signed", 7 0, v0x6000031bee20_0;  1 drivers
v0x6000031bed00_0 .net "act_in", 7 0, v0x6000031bd830_0;  alias, 1 drivers
v0x6000031bed90_0 .var "act_out", 7 0;
v0x6000031bee20_0 .var "act_reg", 7 0;
v0x6000031beeb0_0 .net "clear_acc", 0 0, L_0x600002890f50;  alias, 1 drivers
v0x6000031bef40_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031befd0_0 .net "enable", 0 0, L_0x600002891d50;  alias, 1 drivers
v0x6000031bf060_0 .net "load_weight", 0 0, L_0x600002890d90;  alias, 1 drivers
v0x6000031bf0f0_0 .net/s "product", 15 0, L_0x6000032819a0;  1 drivers
v0x6000031bf180_0 .net/s "product_ext", 31 0, L_0x600003281b80;  1 drivers
v0x6000031bf210_0 .net "psum_in", 31 0, v0x6000031b9cb0_0;  alias, 1 drivers
v0x6000031bf2a0_0 .var "psum_out", 31 0;
v0x6000031bf330_0 .net "rst_n", 0 0, v0x6000031cff00_0;  alias, 1 drivers
v0x6000031bf3c0_0 .net/s "w_signed", 7 0, v0x6000031bf4e0_0;  1 drivers
v0x6000031bf450_0 .net "weight_in", 7 0, L_0x600003281540;  alias, 1 drivers
v0x6000031bf4e0_0 .var "weight_reg", 7 0;
L_0x600003281860 .extend/s 16, v0x6000031bee20_0;
L_0x600003281900 .extend/s 16, v0x6000031bf4e0_0;
L_0x6000032819a0 .arith/mult 16, L_0x600003281860, L_0x600003281900;
L_0x600003281a40 .part L_0x6000032819a0, 15, 1;
LS_0x600003281ae0_0_0 .concat [ 1 1 1 1], L_0x600003281a40, L_0x600003281a40, L_0x600003281a40, L_0x600003281a40;
LS_0x600003281ae0_0_4 .concat [ 1 1 1 1], L_0x600003281a40, L_0x600003281a40, L_0x600003281a40, L_0x600003281a40;
LS_0x600003281ae0_0_8 .concat [ 1 1 1 1], L_0x600003281a40, L_0x600003281a40, L_0x600003281a40, L_0x600003281a40;
LS_0x600003281ae0_0_12 .concat [ 1 1 1 1], L_0x600003281a40, L_0x600003281a40, L_0x600003281a40, L_0x600003281a40;
L_0x600003281ae0 .concat [ 4 4 4 4], LS_0x600003281ae0_0_0, LS_0x600003281ae0_0_4, LS_0x600003281ae0_0_8, LS_0x600003281ae0_0_12;
L_0x600003281b80 .concat [ 16 16 0 0], L_0x6000032819a0, L_0x600003281ae0;
S_0x122e7b940 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x122e82da0;
 .timescale 0 0;
P_0x6000016d7180 .param/l "col" 1 7 214, +C4<010>;
L_0x6000028910a0 .functor AND 1, v0x6000031cebe0_0, L_0x600003281cc0, C4<1>, C4<1>;
L_0x600002891110 .functor AND 1, L_0x600003281ea0, v0x6000031cd680_0, C4<1>, C4<1>;
L_0x600002891180 .functor OR 1, L_0x600003281e00, L_0x600002891110, C4<0>, C4<0>;
L_0x6000028911f0 .functor AND 1, L_0x12809a4a0, L_0x600002891180, C4<1>, C4<1>;
L_0x600002891260 .functor AND 1, L_0x6000028911f0, L_0x600003281fe0, C4<1>, C4<1>;
v0x6000031b0b40_0 .net *"_ivl_0", 3 0, L_0x600003281c20;  1 drivers
L_0x128099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031b0bd0_0 .net/2u *"_ivl_11", 2 0, L_0x128099eb8;  1 drivers
v0x6000031b0c60_0 .net *"_ivl_13", 0 0, L_0x600003281e00;  1 drivers
L_0x128099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031b0cf0_0 .net/2u *"_ivl_15", 2 0, L_0x128099f00;  1 drivers
v0x6000031b0d80_0 .net *"_ivl_17", 0 0, L_0x600003281ea0;  1 drivers
v0x6000031b0e10_0 .net *"_ivl_20", 0 0, L_0x600002891110;  1 drivers
v0x6000031b0ea0_0 .net *"_ivl_22", 0 0, L_0x600002891180;  1 drivers
v0x6000031b0f30_0 .net *"_ivl_24", 0 0, L_0x6000028911f0;  1 drivers
v0x6000031b0fc0_0 .net *"_ivl_25", 31 0, L_0x600003281f40;  1 drivers
L_0x128099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031b1050_0 .net *"_ivl_28", 15 0, L_0x128099f48;  1 drivers
L_0x128099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031b10e0_0 .net/2u *"_ivl_29", 31 0, L_0x128099f90;  1 drivers
L_0x128099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031b1170_0 .net *"_ivl_3", 1 0, L_0x128099e28;  1 drivers
v0x6000031b1200_0 .net *"_ivl_31", 0 0, L_0x600003281fe0;  1 drivers
L_0x128099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000031b1290_0 .net/2u *"_ivl_4", 3 0, L_0x128099e70;  1 drivers
v0x6000031b1320_0 .net *"_ivl_6", 0 0, L_0x600003281cc0;  1 drivers
v0x6000031b13b0_0 .net "do_clear", 0 0, L_0x600002891260;  1 drivers
v0x6000031b1440_0 .net "load_weight", 0 0, L_0x6000028910a0;  1 drivers
v0x6000031b14d0_0 .net "weight_in", 7 0, L_0x600003281d60;  1 drivers
L_0x600003281c20 .concat [ 2 2 0 0], v0x6000031ceb50_0, L_0x128099e28;
L_0x600003281cc0 .cmp/eq 4, L_0x600003281c20, L_0x128099e70;
L_0x600003281e00 .cmp/eq 3, v0x6000031b4990_0, L_0x128099eb8;
L_0x600003281ea0 .cmp/eq 3, v0x6000031b4990_0, L_0x128099f00;
L_0x600003281f40 .concat [ 16 16 0 0], v0x6000031b4090_0, L_0x128099f48;
L_0x600003281fe0 .cmp/eq 32, L_0x600003281f40, L_0x128099f90;
S_0x122e7bab0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e7b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d94180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d941c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031b0000_0 .net *"_ivl_11", 0 0, L_0x600003282260;  1 drivers
v0x6000031b0090_0 .net *"_ivl_12", 15 0, L_0x600003282300;  1 drivers
v0x6000031b0120_0 .net/s *"_ivl_4", 15 0, L_0x600003282080;  1 drivers
v0x6000031b01b0_0 .net/s *"_ivl_6", 15 0, L_0x600003282120;  1 drivers
v0x6000031b0240_0 .net/s "a_signed", 7 0, v0x6000031b03f0_0;  1 drivers
v0x6000031b02d0_0 .net "act_in", 7 0, v0x6000031bed90_0;  alias, 1 drivers
v0x6000031b0360_0 .var "act_out", 7 0;
v0x6000031b03f0_0 .var "act_reg", 7 0;
v0x6000031b0480_0 .net "clear_acc", 0 0, L_0x600002891260;  alias, 1 drivers
v0x6000031b0510_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031b05a0_0 .net "enable", 0 0, L_0x600002891d50;  alias, 1 drivers
v0x6000031b0630_0 .net "load_weight", 0 0, L_0x6000028910a0;  alias, 1 drivers
v0x6000031b06c0_0 .net/s "product", 15 0, L_0x6000032821c0;  1 drivers
v0x6000031b0750_0 .net/s "product_ext", 31 0, L_0x6000032823a0;  1 drivers
v0x6000031b07e0_0 .net "psum_in", 31 0, v0x6000031bb210_0;  alias, 1 drivers
v0x6000031b0870_0 .var "psum_out", 31 0;
v0x6000031b0900_0 .net "rst_n", 0 0, v0x6000031cff00_0;  alias, 1 drivers
v0x6000031b0990_0 .net/s "w_signed", 7 0, v0x6000031b0ab0_0;  1 drivers
v0x6000031b0a20_0 .net "weight_in", 7 0, L_0x600003281d60;  alias, 1 drivers
v0x6000031b0ab0_0 .var "weight_reg", 7 0;
L_0x600003282080 .extend/s 16, v0x6000031b03f0_0;
L_0x600003282120 .extend/s 16, v0x6000031b0ab0_0;
L_0x6000032821c0 .arith/mult 16, L_0x600003282080, L_0x600003282120;
L_0x600003282260 .part L_0x6000032821c0, 15, 1;
LS_0x600003282300_0_0 .concat [ 1 1 1 1], L_0x600003282260, L_0x600003282260, L_0x600003282260, L_0x600003282260;
LS_0x600003282300_0_4 .concat [ 1 1 1 1], L_0x600003282260, L_0x600003282260, L_0x600003282260, L_0x600003282260;
LS_0x600003282300_0_8 .concat [ 1 1 1 1], L_0x600003282260, L_0x600003282260, L_0x600003282260, L_0x600003282260;
LS_0x600003282300_0_12 .concat [ 1 1 1 1], L_0x600003282260, L_0x600003282260, L_0x600003282260, L_0x600003282260;
L_0x600003282300 .concat [ 4 4 4 4], LS_0x600003282300_0_0, LS_0x600003282300_0_4, LS_0x600003282300_0_8, LS_0x600003282300_0_12;
L_0x6000032823a0 .concat [ 16 16 0 0], L_0x6000032821c0, L_0x600003282300;
S_0x122e74650 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x122e82da0;
 .timescale 0 0;
P_0x6000016d7280 .param/l "col" 1 7 214, +C4<011>;
L_0x6000028913b0 .functor AND 1, v0x6000031cebe0_0, L_0x6000032824e0, C4<1>, C4<1>;
L_0x600002891420 .functor AND 1, L_0x6000032826c0, v0x6000031cd680_0, C4<1>, C4<1>;
L_0x600002891490 .functor OR 1, L_0x600003282620, L_0x600002891420, C4<0>, C4<0>;
L_0x600002891500 .functor AND 1, L_0x12809a4a0, L_0x600002891490, C4<1>, C4<1>;
L_0x600002891570 .functor AND 1, L_0x600002891500, L_0x600003282800, C4<1>, C4<1>;
v0x6000031b20a0_0 .net *"_ivl_0", 3 0, L_0x600003282440;  1 drivers
L_0x12809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031b2130_0 .net/2u *"_ivl_11", 2 0, L_0x12809a068;  1 drivers
v0x6000031b21c0_0 .net *"_ivl_13", 0 0, L_0x600003282620;  1 drivers
L_0x12809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031b2250_0 .net/2u *"_ivl_15", 2 0, L_0x12809a0b0;  1 drivers
v0x6000031b22e0_0 .net *"_ivl_17", 0 0, L_0x6000032826c0;  1 drivers
v0x6000031b2370_0 .net *"_ivl_20", 0 0, L_0x600002891420;  1 drivers
v0x6000031b2400_0 .net *"_ivl_22", 0 0, L_0x600002891490;  1 drivers
v0x6000031b2490_0 .net *"_ivl_24", 0 0, L_0x600002891500;  1 drivers
v0x6000031b2520_0 .net *"_ivl_25", 31 0, L_0x600003282760;  1 drivers
L_0x12809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031b25b0_0 .net *"_ivl_28", 15 0, L_0x12809a0f8;  1 drivers
L_0x12809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031b2640_0 .net/2u *"_ivl_29", 31 0, L_0x12809a140;  1 drivers
L_0x128099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031b26d0_0 .net *"_ivl_3", 1 0, L_0x128099fd8;  1 drivers
v0x6000031b2760_0 .net *"_ivl_31", 0 0, L_0x600003282800;  1 drivers
L_0x12809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000031b27f0_0 .net/2u *"_ivl_4", 3 0, L_0x12809a020;  1 drivers
v0x6000031b2880_0 .net *"_ivl_6", 0 0, L_0x6000032824e0;  1 drivers
v0x6000031b2910_0 .net "do_clear", 0 0, L_0x600002891570;  1 drivers
v0x6000031b29a0_0 .net "load_weight", 0 0, L_0x6000028913b0;  1 drivers
v0x6000031b2a30_0 .net "weight_in", 7 0, L_0x600003282580;  1 drivers
L_0x600003282440 .concat [ 2 2 0 0], v0x6000031ceb50_0, L_0x128099fd8;
L_0x6000032824e0 .cmp/eq 4, L_0x600003282440, L_0x12809a020;
L_0x600003282620 .cmp/eq 3, v0x6000031b4990_0, L_0x12809a068;
L_0x6000032826c0 .cmp/eq 3, v0x6000031b4990_0, L_0x12809a0b0;
L_0x600003282760 .concat [ 16 16 0 0], v0x6000031b4090_0, L_0x12809a0f8;
L_0x600003282800 .cmp/eq 32, L_0x600003282760, L_0x12809a140;
S_0x122e747c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e74650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d94200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d94240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031b1560_0 .net *"_ivl_11", 0 0, L_0x600003282a80;  1 drivers
v0x6000031b15f0_0 .net *"_ivl_12", 15 0, L_0x600003282b20;  1 drivers
v0x6000031b1680_0 .net/s *"_ivl_4", 15 0, L_0x6000032828a0;  1 drivers
v0x6000031b1710_0 .net/s *"_ivl_6", 15 0, L_0x600003282940;  1 drivers
v0x6000031b17a0_0 .net/s "a_signed", 7 0, v0x6000031b1950_0;  1 drivers
v0x6000031b1830_0 .net "act_in", 7 0, v0x6000031b0360_0;  alias, 1 drivers
v0x6000031b18c0_0 .var "act_out", 7 0;
v0x6000031b1950_0 .var "act_reg", 7 0;
v0x6000031b19e0_0 .net "clear_acc", 0 0, L_0x600002891570;  alias, 1 drivers
v0x6000031b1a70_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031b1b00_0 .net "enable", 0 0, L_0x600002891d50;  alias, 1 drivers
v0x6000031b1b90_0 .net "load_weight", 0 0, L_0x6000028913b0;  alias, 1 drivers
v0x6000031b1c20_0 .net/s "product", 15 0, L_0x6000032829e0;  1 drivers
v0x6000031b1cb0_0 .net/s "product_ext", 31 0, L_0x600003282bc0;  1 drivers
v0x6000031b1d40_0 .net "psum_in", 31 0, v0x6000031bc7e0_0;  alias, 1 drivers
v0x6000031b1dd0_0 .var "psum_out", 31 0;
v0x6000031b1e60_0 .net "rst_n", 0 0, v0x6000031cff00_0;  alias, 1 drivers
v0x6000031b1ef0_0 .net/s "w_signed", 7 0, v0x6000031b2010_0;  1 drivers
v0x6000031b1f80_0 .net "weight_in", 7 0, L_0x600003282580;  alias, 1 drivers
v0x6000031b2010_0 .var "weight_reg", 7 0;
L_0x6000032828a0 .extend/s 16, v0x6000031b1950_0;
L_0x600003282940 .extend/s 16, v0x6000031b2010_0;
L_0x6000032829e0 .arith/mult 16, L_0x6000032828a0, L_0x600003282940;
L_0x600003282a80 .part L_0x6000032829e0, 15, 1;
LS_0x600003282b20_0_0 .concat [ 1 1 1 1], L_0x600003282a80, L_0x600003282a80, L_0x600003282a80, L_0x600003282a80;
LS_0x600003282b20_0_4 .concat [ 1 1 1 1], L_0x600003282a80, L_0x600003282a80, L_0x600003282a80, L_0x600003282a80;
LS_0x600003282b20_0_8 .concat [ 1 1 1 1], L_0x600003282a80, L_0x600003282a80, L_0x600003282a80, L_0x600003282a80;
LS_0x600003282b20_0_12 .concat [ 1 1 1 1], L_0x600003282a80, L_0x600003282a80, L_0x600003282a80, L_0x600003282a80;
L_0x600003282b20 .concat [ 4 4 4 4], LS_0x600003282b20_0_0, LS_0x600003282b20_0_4, LS_0x600003282b20_0_8, LS_0x600003282b20_0_12;
L_0x600003282bc0 .concat [ 16 16 0 0], L_0x6000032829e0, L_0x600003282b20;
S_0x122e72000 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x6000016d7380 .param/l "row" 1 7 198, +C4<00>;
L_0x60000289e680 .functor BUFZ 8, v0x6000031ac870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x122e72170 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x6000016d7400 .param/l "row" 1 7 198, +C4<01>;
L_0x60000289e530 .functor BUFZ 8, v0x6000031acb40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x122e6f9b0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x6000016d7480 .param/l "row" 1 7 198, +C4<010>;
L_0x60000289e5a0 .functor BUFZ 8, v0x6000031ace10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x122e6fb20 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x6000016d7500 .param/l "row" 1 7 198, +C4<011>;
L_0x60000289e450 .functor BUFZ 8, v0x6000031ad0e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x122eacac0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x6000016d7580 .param/l "col" 1 7 279, +C4<00>;
L_0x600002891a40 .functor BUFZ 32, v0x6000031ac510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000031b2ac0_0 .net *"_ivl_2", 31 0, L_0x600002891a40;  1 drivers
S_0x122eacc30 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x6000016d7600 .param/l "col" 1 7 279, +C4<01>;
L_0x600002891ab0 .functor BUFZ 32, v0x6000031ac630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000031b2b50_0 .net *"_ivl_2", 31 0, L_0x600002891ab0;  1 drivers
S_0x122ea8450 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x6000016d7680 .param/l "col" 1 7 279, +C4<010>;
L_0x600002891b20 .functor BUFZ 32, v0x6000031ac750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000031b2be0_0 .net *"_ivl_2", 31 0, L_0x600002891b20;  1 drivers
S_0x122ea85c0 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x6000016d7700 .param/l "col" 1 7 279, +C4<011>;
L_0x600002891b90 .functor BUFZ 32, L_0x6000028919d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000031b2c70_0 .net *"_ivl_2", 31 0, L_0x600002891b90;  1 drivers
S_0x122e9b930 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x6000016d7780 .param/l "col" 1 7 206, +C4<00>;
S_0x122e9baa0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x6000016d7800 .param/l "col" 1 7 206, +C4<01>;
S_0x122e9bc10 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x6000016d7880 .param/l "col" 1 7 206, +C4<010>;
S_0x122e9bd80 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x122e6c8d0;
 .timescale 0 0;
P_0x6000016d7900 .param/l "col" 1 7 206, +C4<011>;
S_0x122e6b290 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x122eac2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x122e6bf40 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x122e6bf80 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x122e6bfc0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x122e6c000 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x122e6c040 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x122e6c080 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600002892b50 .functor BUFZ 256, v0x6000031b73c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002892bc0 .functor BUFZ 256, v0x6000031b7f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002892c30 .functor BUFZ 256, v0x6000031b6d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000031b62e0_0 .var/i "b", 31 0;
v0x6000031b6370 .array "bank_addr", 3 0, 7 0;
v0x6000031b6400_0 .net "bank_dma", 1 0, L_0x600003286760;  1 drivers
v0x6000031b6490_0 .var "bank_dma_d", 1 0;
v0x6000031b6520_0 .net "bank_mxu_a", 1 0, L_0x600003286580;  1 drivers
v0x6000031b65b0_0 .var "bank_mxu_a_d", 1 0;
v0x6000031b6640_0 .net "bank_mxu_o", 1 0, L_0x600003286620;  1 drivers
v0x6000031b66d0_0 .net "bank_mxu_w", 1 0, L_0x6000032864e0;  1 drivers
v0x6000031b6760_0 .var "bank_mxu_w_d", 1 0;
v0x6000031b67f0 .array "bank_rdata", 3 0;
v0x6000031b67f0_0 .net v0x6000031b67f0 0, 255 0, v0x6000031b4f30_0; 1 drivers
v0x6000031b67f0_1 .net v0x6000031b67f0 1, 255 0, v0x6000031b5440_0; 1 drivers
v0x6000031b67f0_2 .net v0x6000031b67f0 2, 255 0, v0x6000031b5950_0; 1 drivers
v0x6000031b67f0_3 .net v0x6000031b67f0 3, 255 0, v0x6000031b5e60_0; 1 drivers
v0x6000031b6880_0 .var "bank_re", 3 0;
v0x6000031b6910_0 .net "bank_vpu", 1 0, L_0x6000032866c0;  1 drivers
v0x6000031b69a0_0 .var "bank_vpu_d", 1 0;
v0x6000031b6a30 .array "bank_wdata", 3 0, 255 0;
v0x6000031b6ac0_0 .var "bank_we", 3 0;
v0x6000031b6b50_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031b6be0_0 .net "dma_addr", 19 0, v0x6000031a8e10_0;  alias, 1 drivers
v0x6000031b6c70_0 .net "dma_rdata", 255 0, L_0x600002892c30;  alias, 1 drivers
v0x6000031b6d00_0 .var "dma_rdata_reg", 255 0;
v0x6000031b6d90_0 .net "dma_re", 0 0, L_0x600002892610;  alias, 1 drivers
v0x6000031b6e20_0 .net "dma_ready", 0 0, L_0x600003286da0;  alias, 1 drivers
v0x6000031b6eb0_0 .net "dma_wdata", 255 0, L_0x600002892530;  alias, 1 drivers
v0x6000031b6f40_0 .net "dma_we", 0 0, L_0x6000028925a0;  alias, 1 drivers
v0x6000031b6fd0_0 .var "grant_dma", 3 0;
v0x6000031b7060_0 .var "grant_mxu_a", 3 0;
v0x6000031b70f0_0 .var "grant_mxu_o", 3 0;
v0x6000031b7180_0 .var "grant_mxu_w", 3 0;
v0x6000031b7210_0 .var "grant_vpu", 3 0;
v0x6000031b72a0_0 .net "mxu_a_addr", 19 0, L_0x600003283980;  alias, 1 drivers
v0x6000031b7330_0 .net "mxu_a_rdata", 255 0, L_0x600002892b50;  alias, 1 drivers
v0x6000031b73c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x6000031b7450_0 .net "mxu_a_re", 0 0, L_0x600003283a20;  alias, 1 drivers
v0x6000031b74e0_0 .net "mxu_a_ready", 0 0, L_0x600003286c60;  alias, 1 drivers
v0x6000031b7570_0 .net "mxu_o_addr", 19 0, L_0x600003283c00;  alias, 1 drivers
v0x6000031b7600_0 .net "mxu_o_ready", 0 0, L_0x600003286d00;  alias, 1 drivers
v0x6000031b7690_0 .net "mxu_o_wdata", 255 0, L_0x600003283de0;  alias, 1 drivers
v0x6000031b7720_0 .net "mxu_o_we", 0 0, L_0x600002891ff0;  alias, 1 drivers
v0x6000031b77b0_0 .net "mxu_w_addr", 19 0, L_0x600003283700;  alias, 1 drivers
v0x6000031b7840_0 .net "mxu_w_rdata", 255 0, v0x6000031b78d0_0;  alias, 1 drivers
v0x6000031b78d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x6000031b7960_0 .net "mxu_w_re", 0 0, L_0x6000032837a0;  alias, 1 drivers
v0x6000031b79f0_0 .net "mxu_w_ready", 0 0, L_0x600003286b20;  alias, 1 drivers
v0x6000031b7a80_0 .var "req_dma", 3 0;
v0x6000031b7b10_0 .var "req_mxu_a", 3 0;
v0x6000031b7ba0_0 .var "req_mxu_o", 3 0;
v0x6000031b7c30_0 .var "req_mxu_w", 3 0;
v0x6000031b7cc0_0 .var "req_vpu", 3 0;
v0x6000031b7d50_0 .net "rst_n", 0 0, v0x6000031cff00_0;  alias, 1 drivers
v0x6000031b7de0_0 .net "vpu_addr", 19 0, v0x6000031c9710_0;  alias, 1 drivers
v0x6000031b7e70_0 .net "vpu_rdata", 255 0, L_0x600002892bc0;  alias, 1 drivers
v0x6000031b7f00_0 .var "vpu_rdata_reg", 255 0;
v0x6000031c8000_0 .net "vpu_re", 0 0, L_0x6000028923e0;  alias, 1 drivers
v0x6000031c8090_0 .net "vpu_ready", 0 0, L_0x600003286bc0;  alias, 1 drivers
v0x6000031c8120_0 .net "vpu_wdata", 255 0, L_0x600002892300;  alias, 1 drivers
v0x6000031c81b0_0 .net "vpu_we", 0 0, L_0x600002892370;  alias, 1 drivers
v0x6000031c8240_0 .net "word_dma", 7 0, L_0x600003286a80;  1 drivers
v0x6000031c82d0_0 .net "word_mxu_a", 7 0, L_0x6000032868a0;  1 drivers
v0x6000031c8360_0 .net "word_mxu_o", 7 0, L_0x600003286940;  1 drivers
v0x6000031c83f0_0 .net "word_mxu_w", 7 0, L_0x600003286800;  1 drivers
v0x6000031c8480_0 .net "word_vpu", 7 0, L_0x6000032869e0;  1 drivers
E_0x6000016e80c0/0 .event anyedge, v0x6000031b6760_0, v0x6000031b4f30_0, v0x6000031b5440_0, v0x6000031b5950_0;
E_0x6000016e80c0/1 .event anyedge, v0x6000031b5e60_0, v0x6000031b65b0_0, v0x6000031b69a0_0, v0x6000031b6490_0;
E_0x6000016e80c0 .event/or E_0x6000016e80c0/0, E_0x6000016e80c0/1;
E_0x6000016e8140/0 .event anyedge, v0x6000031b7c30_0, v0x6000031b7b10_0, v0x6000031b7ba0_0, v0x6000031b7cc0_0;
E_0x6000016e8140/1 .event anyedge, v0x6000031b7a80_0, v0x6000031b7180_0, v0x6000031c83f0_0, v0x6000031b7060_0;
E_0x6000016e8140/2 .event anyedge, v0x6000031c82d0_0, v0x6000031b70f0_0, v0x6000031c8360_0, v0x6000031b7690_0;
E_0x6000016e8140/3 .event anyedge, v0x6000031b7210_0, v0x6000031c8480_0, v0x6000031c8120_0, v0x6000031c81b0_0;
E_0x6000016e8140/4 .event anyedge, v0x6000031c8000_0, v0x6000031b6fd0_0, v0x6000031c8240_0, v0x6000031a90e0_0;
E_0x6000016e8140/5 .event anyedge, v0x6000031a9200_0, v0x6000031a8f30_0;
E_0x6000016e8140 .event/or E_0x6000016e8140/0, E_0x6000016e8140/1, E_0x6000016e8140/2, E_0x6000016e8140/3, E_0x6000016e8140/4, E_0x6000016e8140/5;
E_0x6000016e8180/0 .event anyedge, v0x6000031b7960_0, v0x6000031b66d0_0, v0x6000031b7450_0, v0x6000031b6520_0;
E_0x6000016e8180/1 .event anyedge, v0x6000031b7720_0, v0x6000031b6640_0, v0x6000031c81b0_0, v0x6000031c8000_0;
E_0x6000016e8180/2 .event anyedge, v0x6000031b6910_0, v0x6000031a9200_0, v0x6000031a8f30_0, v0x6000031b6400_0;
E_0x6000016e8180 .event/or E_0x6000016e8180/0, E_0x6000016e8180/1, E_0x6000016e8180/2;
L_0x600003285fe0 .part v0x6000031b6ac0_0, 0, 1;
L_0x600003286080 .part v0x6000031b6880_0, 0, 1;
L_0x600003286120 .part v0x6000031b6ac0_0, 1, 1;
L_0x6000032861c0 .part v0x6000031b6880_0, 1, 1;
L_0x600003286260 .part v0x6000031b6ac0_0, 2, 1;
L_0x600003286300 .part v0x6000031b6880_0, 2, 1;
L_0x6000032863a0 .part v0x6000031b6ac0_0, 3, 1;
L_0x600003286440 .part v0x6000031b6880_0, 3, 1;
L_0x6000032864e0 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_bank, 2, L_0x600003283700 (v0x6000031b60a0_0) S_0x122e9cb60;
L_0x600003286580 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_bank, 2, L_0x600003283980 (v0x6000031b60a0_0) S_0x122e9cb60;
L_0x600003286620 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_bank, 2, L_0x600003283c00 (v0x6000031b60a0_0) S_0x122e9cb60;
L_0x6000032866c0 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_bank, 2, v0x6000031c9710_0 (v0x6000031b60a0_0) S_0x122e9cb60;
L_0x600003286760 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_bank, 2, v0x6000031a8e10_0 (v0x6000031b60a0_0) S_0x122e9cb60;
L_0x600003286800 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_word, 8, L_0x600003283700 (v0x6000031b61c0_0) S_0x122e9ccd0;
L_0x6000032868a0 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_word, 8, L_0x600003283980 (v0x6000031b61c0_0) S_0x122e9ccd0;
L_0x600003286940 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_word, 8, L_0x600003283c00 (v0x6000031b61c0_0) S_0x122e9ccd0;
L_0x6000032869e0 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_word, 8, v0x6000031c9710_0 (v0x6000031b61c0_0) S_0x122e9ccd0;
L_0x600003286a80 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_word, 8, v0x6000031a8e10_0 (v0x6000031b61c0_0) S_0x122e9ccd0;
L_0x600003286b20 .part/v v0x6000031b7180_0, L_0x6000032864e0, 1;
L_0x600003286c60 .part/v v0x6000031b7060_0, L_0x600003286580, 1;
L_0x600003286d00 .part/v v0x6000031b70f0_0, L_0x600003286620, 1;
L_0x600003286bc0 .part/v v0x6000031b7210_0, L_0x6000032866c0, 1;
L_0x600003286da0 .part/v v0x6000031b6fd0_0, L_0x600003286760, 1;
S_0x122e6c330 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x122e6b290;
 .timescale 0 0;
P_0x6000016e81c0 .param/l "i" 1 9 184, +C4<00>;
S_0x122ea23a0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x122e6c330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002d94300 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002d94340 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000031b6370_0 .array/port v0x6000031b6370, 0;
v0x6000031b4cf0_0 .net "addr", 7 0, v0x6000031b6370_0;  1 drivers
v0x6000031b4d80_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031b4e10_0 .var/i "i", 31 0;
v0x6000031b4ea0 .array "mem", 255 0, 255 0;
v0x6000031b4f30_0 .var "rdata", 255 0;
v0x6000031b4fc0_0 .net "re", 0 0, L_0x600003286080;  1 drivers
v0x6000031b6a30_0 .array/port v0x6000031b6a30, 0;
v0x6000031b5050_0 .net "wdata", 255 0, v0x6000031b6a30_0;  1 drivers
v0x6000031b50e0_0 .net "we", 0 0, L_0x600003285fe0;  1 drivers
E_0x6000016e82c0 .event posedge, v0x6000031a8090_0;
S_0x122ea2510 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x122e6b290;
 .timescale 0 0;
P_0x6000016e8340 .param/l "i" 1 9 184, +C4<01>;
S_0x122ea2680 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x122ea2510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002d94380 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002d943c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000031b6370_1 .array/port v0x6000031b6370, 1;
v0x6000031b5200_0 .net "addr", 7 0, v0x6000031b6370_1;  1 drivers
v0x6000031b5290_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031b5320_0 .var/i "i", 31 0;
v0x6000031b53b0 .array "mem", 255 0, 255 0;
v0x6000031b5440_0 .var "rdata", 255 0;
v0x6000031b54d0_0 .net "re", 0 0, L_0x6000032861c0;  1 drivers
v0x6000031b6a30_1 .array/port v0x6000031b6a30, 1;
v0x6000031b5560_0 .net "wdata", 255 0, v0x6000031b6a30_1;  1 drivers
v0x6000031b55f0_0 .net "we", 0 0, L_0x600003286120;  1 drivers
S_0x122e9c5a0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x122e6b290;
 .timescale 0 0;
P_0x6000016e8480 .param/l "i" 1 9 184, +C4<010>;
S_0x122e9c710 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x122e9c5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002d94400 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002d94440 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000031b6370_2 .array/port v0x6000031b6370, 2;
v0x6000031b5710_0 .net "addr", 7 0, v0x6000031b6370_2;  1 drivers
v0x6000031b57a0_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031b5830_0 .var/i "i", 31 0;
v0x6000031b58c0 .array "mem", 255 0, 255 0;
v0x6000031b5950_0 .var "rdata", 255 0;
v0x6000031b59e0_0 .net "re", 0 0, L_0x600003286300;  1 drivers
v0x6000031b6a30_2 .array/port v0x6000031b6a30, 2;
v0x6000031b5a70_0 .net "wdata", 255 0, v0x6000031b6a30_2;  1 drivers
v0x6000031b5b00_0 .net "we", 0 0, L_0x600003286260;  1 drivers
S_0x122e9c880 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x122e6b290;
 .timescale 0 0;
P_0x6000016e85c0 .param/l "i" 1 9 184, +C4<011>;
S_0x122e9c9f0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x122e9c880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002d94480 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002d944c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000031b6370_3 .array/port v0x6000031b6370, 3;
v0x6000031b5c20_0 .net "addr", 7 0, v0x6000031b6370_3;  1 drivers
v0x6000031b5cb0_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031b5d40_0 .var/i "i", 31 0;
v0x6000031b5dd0 .array "mem", 255 0, 255 0;
v0x6000031b5e60_0 .var "rdata", 255 0;
v0x6000031b5ef0_0 .net "re", 0 0, L_0x600003286440;  1 drivers
v0x6000031b6a30_3 .array/port v0x6000031b6a30, 3;
v0x6000031b5f80_0 .net "wdata", 255 0, v0x6000031b6a30_3;  1 drivers
v0x6000031b6010_0 .net "we", 0 0, L_0x6000032863a0;  1 drivers
S_0x122e9cb60 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x122e6b290;
 .timescale 0 0;
v0x6000031b60a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x122e9cb60
TD_tb_maxpool_2x2.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000031b60a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000031b60a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x122e9ccd0 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x122e6b290;
 .timescale 0 0;
v0x6000031b61c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x122e9ccd0
TD_tb_maxpool_2x2.dut.sram_inst.get_word ;
    %load/vec4 v0x6000031b61c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x122e9d040 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x122eac2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x123025200 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x123025240 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x123025280 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x1230252c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x123025300 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x123025340 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x123025380 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x1230253c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x123025400 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x123025440 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x123025480 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x1230254c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x123025500 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x123025540 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x123025580 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x1230255c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x123025600 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x123025640 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x123025680 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x1230256c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x123025700 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x123025740 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x123025780 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x1230257c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x123025800 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x123025840 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x123025880 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x1230258c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x123025900 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600002892140 .functor BUFZ 256, L_0x6000032857c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000028921b0 .functor BUFZ 256, L_0x600003285900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002892220 .functor BUFZ 1, v0x6000031c8ea0_0, C4<0>, C4<0>, C4<0>;
L_0x600002892300 .functor BUFZ 256, v0x6000031c9a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002892370 .functor BUFZ 1, v0x6000031c9b90_0, C4<0>, C4<0>, C4<0>;
L_0x6000028923e0 .functor BUFZ 1, v0x6000031c98c0_0, C4<0>, C4<0>, C4<0>;
v0x6000031c8510_0 .net *"_ivl_48", 255 0, L_0x6000032857c0;  1 drivers
v0x6000031c85a0_0 .net *"_ivl_50", 6 0, L_0x600003285860;  1 drivers
L_0x12809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031c8630_0 .net *"_ivl_53", 1 0, L_0x12809a848;  1 drivers
v0x6000031c86c0_0 .net *"_ivl_56", 255 0, L_0x600003285900;  1 drivers
v0x6000031c8750_0 .net *"_ivl_58", 6 0, L_0x6000032859a0;  1 drivers
L_0x12809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031c87e0_0 .net *"_ivl_61", 1 0, L_0x12809a890;  1 drivers
L_0x12809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031c8870_0 .net/2u *"_ivl_64", 2 0, L_0x12809a8d8;  1 drivers
v0x6000031c8900_0 .var "addr_reg", 19 0;
v0x6000031c8990_0 .var "alu_result", 255 0;
v0x6000031c8a20_0 .net "clk", 0 0, v0x6000031cf7b0_0;  alias, 1 drivers
v0x6000031c8ab0_0 .net "cmd", 127 0, v0x6000031ac240_0;  alias, 1 drivers
v0x6000031c8b40_0 .net "cmd_done", 0 0, L_0x600002892220;  alias, 1 drivers
v0x6000031c8bd0_0 .net "cmd_ready", 0 0, L_0x600003285a40;  alias, 1 drivers
v0x6000031c8c60_0 .var "cmd_reg", 127 0;
v0x6000031c8cf0_0 .net "cmd_valid", 0 0, L_0x60000289ebc0;  alias, 1 drivers
v0x6000031c8d80_0 .net "count", 15 0, L_0x600003285720;  1 drivers
v0x6000031c8e10_0 .var "count_reg", 15 0;
v0x6000031c8ea0_0 .var "done_reg", 0 0;
v0x6000031c8f30_0 .var "elem_count", 15 0;
v0x6000031c8fc0_0 .net "imm", 15 0, L_0x6000032855e0;  1 drivers
v0x6000031c9050_0 .var "imm_reg", 15 0;
v0x6000031c90e0_0 .var/i "lane", 31 0;
v0x6000031c9170 .array "lane_a", 15 0;
v0x6000031c9170_0 .net v0x6000031c9170 0, 15 0, L_0x600003283f20; 1 drivers
v0x6000031c9170_1 .net v0x6000031c9170 1, 15 0, L_0x600003284000; 1 drivers
v0x6000031c9170_2 .net v0x6000031c9170 2, 15 0, L_0x600003284140; 1 drivers
v0x6000031c9170_3 .net v0x6000031c9170 3, 15 0, L_0x600003284280; 1 drivers
v0x6000031c9170_4 .net v0x6000031c9170 4, 15 0, L_0x6000032843c0; 1 drivers
v0x6000031c9170_5 .net v0x6000031c9170 5, 15 0, L_0x600003284500; 1 drivers
v0x6000031c9170_6 .net v0x6000031c9170 6, 15 0, L_0x600003284640; 1 drivers
v0x6000031c9170_7 .net v0x6000031c9170 7, 15 0, L_0x600003284780; 1 drivers
v0x6000031c9170_8 .net v0x6000031c9170 8, 15 0, L_0x6000032848c0; 1 drivers
v0x6000031c9170_9 .net v0x6000031c9170 9, 15 0, L_0x600003284a00; 1 drivers
v0x6000031c9170_10 .net v0x6000031c9170 10, 15 0, L_0x600003284be0; 1 drivers
v0x6000031c9170_11 .net v0x6000031c9170 11, 15 0, L_0x600003284c80; 1 drivers
v0x6000031c9170_12 .net v0x6000031c9170 12, 15 0, L_0x600003284dc0; 1 drivers
v0x6000031c9170_13 .net v0x6000031c9170 13, 15 0, L_0x600003284f00; 1 drivers
v0x6000031c9170_14 .net v0x6000031c9170 14, 15 0, L_0x600003285040; 1 drivers
v0x6000031c9170_15 .net v0x6000031c9170 15, 15 0, L_0x600003285180; 1 drivers
v0x6000031c9200 .array "lane_b", 15 0;
v0x6000031c9200_0 .net v0x6000031c9200 0, 15 0, L_0x600003288640; 1 drivers
v0x6000031c9200_1 .net v0x6000031c9200 1, 15 0, L_0x6000032840a0; 1 drivers
v0x6000031c9200_2 .net v0x6000031c9200 2, 15 0, L_0x6000032841e0; 1 drivers
v0x6000031c9200_3 .net v0x6000031c9200 3, 15 0, L_0x600003284320; 1 drivers
v0x6000031c9200_4 .net v0x6000031c9200 4, 15 0, L_0x600003284460; 1 drivers
v0x6000031c9200_5 .net v0x6000031c9200 5, 15 0, L_0x6000032845a0; 1 drivers
v0x6000031c9200_6 .net v0x6000031c9200 6, 15 0, L_0x6000032846e0; 1 drivers
v0x6000031c9200_7 .net v0x6000031c9200 7, 15 0, L_0x600003284820; 1 drivers
v0x6000031c9200_8 .net v0x6000031c9200 8, 15 0, L_0x600003284960; 1 drivers
v0x6000031c9200_9 .net v0x6000031c9200 9, 15 0, L_0x600003284b40; 1 drivers
v0x6000031c9200_10 .net v0x6000031c9200 10, 15 0, L_0x600003284aa0; 1 drivers
v0x6000031c9200_11 .net v0x6000031c9200 11, 15 0, L_0x600003284d20; 1 drivers
v0x6000031c9200_12 .net v0x6000031c9200 12, 15 0, L_0x600003284e60; 1 drivers
v0x6000031c9200_13 .net v0x6000031c9200 13, 15 0, L_0x600003284fa0; 1 drivers
v0x6000031c9200_14 .net v0x6000031c9200 14, 15 0, L_0x6000032850e0; 1 drivers
v0x6000031c9200_15 .net v0x6000031c9200 15, 15 0, L_0x600003285220; 1 drivers
v0x6000031c9290 .array "lane_result", 15 0, 15 0;
v0x6000031c9320_0 .net "mem_addr", 19 0, L_0x600003285680;  1 drivers
v0x6000031c93b0_0 .var "mem_addr_reg", 19 0;
v0x6000031c9440_0 .net "opcode", 7 0, L_0x6000032852c0;  1 drivers
v0x6000031c94d0_0 .var "reduce_result", 15 0;
v0x6000031c9560 .array "reduce_tree", 79 0, 15 0;
v0x6000031c95f0_0 .net "rst_n", 0 0, v0x6000031cff00_0;  alias, 1 drivers
v0x6000031c9680_0 .net "sram_addr", 19 0, v0x6000031c9710_0;  alias, 1 drivers
v0x6000031c9710_0 .var "sram_addr_reg", 19 0;
v0x6000031c97a0_0 .net "sram_rdata", 255 0, L_0x600002892bc0;  alias, 1 drivers
v0x6000031c9830_0 .net "sram_re", 0 0, L_0x6000028923e0;  alias, 1 drivers
v0x6000031c98c0_0 .var "sram_re_reg", 0 0;
v0x6000031c9950_0 .net "sram_ready", 0 0, L_0x600003286bc0;  alias, 1 drivers
v0x6000031c99e0_0 .net "sram_wdata", 255 0, L_0x600002892300;  alias, 1 drivers
v0x6000031c9a70_0 .var "sram_wdata_reg", 255 0;
v0x6000031c9b00_0 .net "sram_we", 0 0, L_0x600002892370;  alias, 1 drivers
v0x6000031c9b90_0 .var "sram_we_reg", 0 0;
v0x6000031c9c20_0 .var/i "stage", 31 0;
v0x6000031c9cb0_0 .var "state", 2 0;
v0x6000031c9d40_0 .net "subop", 7 0, L_0x600003285360;  1 drivers
v0x6000031c9dd0_0 .var "subop_reg", 7 0;
v0x6000031c9e60_0 .net "vd", 4 0, L_0x600003285400;  1 drivers
v0x6000031c9ef0_0 .var "vd_reg", 4 0;
v0x6000031c9f80 .array "vrf", 31 0, 255 0;
v0x6000031ca010_0 .net "vs1", 4 0, L_0x6000032854a0;  1 drivers
v0x6000031ca0a0_0 .net "vs1_data", 255 0, L_0x600002892140;  1 drivers
v0x6000031ca130_0 .var "vs1_reg", 4 0;
v0x6000031ca1c0_0 .net "vs2", 4 0, L_0x600003285540;  1 drivers
v0x6000031ca250_0 .net "vs2_data", 255 0, L_0x6000028921b0;  1 drivers
v0x6000031ca2e0_0 .var "vs2_reg", 4 0;
E_0x6000016e8ec0/0 .event anyedge, v0x6000031c9170_0, v0x6000031c9170_1, v0x6000031c9170_2, v0x6000031c9170_3;
E_0x6000016e8ec0/1 .event anyedge, v0x6000031c9170_4, v0x6000031c9170_5, v0x6000031c9170_6, v0x6000031c9170_7;
E_0x6000016e8ec0/2 .event anyedge, v0x6000031c9170_8, v0x6000031c9170_9, v0x6000031c9170_10, v0x6000031c9170_11;
E_0x6000016e8ec0/3 .event anyedge, v0x6000031c9170_12, v0x6000031c9170_13, v0x6000031c9170_14, v0x6000031c9170_15;
v0x6000031c9560_0 .array/port v0x6000031c9560, 0;
v0x6000031c9560_1 .array/port v0x6000031c9560, 1;
v0x6000031c9560_2 .array/port v0x6000031c9560, 2;
E_0x6000016e8ec0/4 .event anyedge, v0x6000031c9dd0_0, v0x6000031c9560_0, v0x6000031c9560_1, v0x6000031c9560_2;
v0x6000031c9560_3 .array/port v0x6000031c9560, 3;
v0x6000031c9560_4 .array/port v0x6000031c9560, 4;
v0x6000031c9560_5 .array/port v0x6000031c9560, 5;
v0x6000031c9560_6 .array/port v0x6000031c9560, 6;
E_0x6000016e8ec0/5 .event anyedge, v0x6000031c9560_3, v0x6000031c9560_4, v0x6000031c9560_5, v0x6000031c9560_6;
v0x6000031c9560_7 .array/port v0x6000031c9560, 7;
v0x6000031c9560_8 .array/port v0x6000031c9560, 8;
v0x6000031c9560_9 .array/port v0x6000031c9560, 9;
v0x6000031c9560_10 .array/port v0x6000031c9560, 10;
E_0x6000016e8ec0/6 .event anyedge, v0x6000031c9560_7, v0x6000031c9560_8, v0x6000031c9560_9, v0x6000031c9560_10;
v0x6000031c9560_11 .array/port v0x6000031c9560, 11;
v0x6000031c9560_12 .array/port v0x6000031c9560, 12;
v0x6000031c9560_13 .array/port v0x6000031c9560, 13;
v0x6000031c9560_14 .array/port v0x6000031c9560, 14;
E_0x6000016e8ec0/7 .event anyedge, v0x6000031c9560_11, v0x6000031c9560_12, v0x6000031c9560_13, v0x6000031c9560_14;
v0x6000031c9560_15 .array/port v0x6000031c9560, 15;
v0x6000031c9560_16 .array/port v0x6000031c9560, 16;
v0x6000031c9560_17 .array/port v0x6000031c9560, 17;
v0x6000031c9560_18 .array/port v0x6000031c9560, 18;
E_0x6000016e8ec0/8 .event anyedge, v0x6000031c9560_15, v0x6000031c9560_16, v0x6000031c9560_17, v0x6000031c9560_18;
v0x6000031c9560_19 .array/port v0x6000031c9560, 19;
v0x6000031c9560_20 .array/port v0x6000031c9560, 20;
v0x6000031c9560_21 .array/port v0x6000031c9560, 21;
v0x6000031c9560_22 .array/port v0x6000031c9560, 22;
E_0x6000016e8ec0/9 .event anyedge, v0x6000031c9560_19, v0x6000031c9560_20, v0x6000031c9560_21, v0x6000031c9560_22;
v0x6000031c9560_23 .array/port v0x6000031c9560, 23;
v0x6000031c9560_24 .array/port v0x6000031c9560, 24;
v0x6000031c9560_25 .array/port v0x6000031c9560, 25;
v0x6000031c9560_26 .array/port v0x6000031c9560, 26;
E_0x6000016e8ec0/10 .event anyedge, v0x6000031c9560_23, v0x6000031c9560_24, v0x6000031c9560_25, v0x6000031c9560_26;
v0x6000031c9560_27 .array/port v0x6000031c9560, 27;
v0x6000031c9560_28 .array/port v0x6000031c9560, 28;
v0x6000031c9560_29 .array/port v0x6000031c9560, 29;
v0x6000031c9560_30 .array/port v0x6000031c9560, 30;
E_0x6000016e8ec0/11 .event anyedge, v0x6000031c9560_27, v0x6000031c9560_28, v0x6000031c9560_29, v0x6000031c9560_30;
v0x6000031c9560_31 .array/port v0x6000031c9560, 31;
v0x6000031c9560_32 .array/port v0x6000031c9560, 32;
v0x6000031c9560_33 .array/port v0x6000031c9560, 33;
v0x6000031c9560_34 .array/port v0x6000031c9560, 34;
E_0x6000016e8ec0/12 .event anyedge, v0x6000031c9560_31, v0x6000031c9560_32, v0x6000031c9560_33, v0x6000031c9560_34;
v0x6000031c9560_35 .array/port v0x6000031c9560, 35;
v0x6000031c9560_36 .array/port v0x6000031c9560, 36;
v0x6000031c9560_37 .array/port v0x6000031c9560, 37;
v0x6000031c9560_38 .array/port v0x6000031c9560, 38;
E_0x6000016e8ec0/13 .event anyedge, v0x6000031c9560_35, v0x6000031c9560_36, v0x6000031c9560_37, v0x6000031c9560_38;
v0x6000031c9560_39 .array/port v0x6000031c9560, 39;
v0x6000031c9560_40 .array/port v0x6000031c9560, 40;
v0x6000031c9560_41 .array/port v0x6000031c9560, 41;
v0x6000031c9560_42 .array/port v0x6000031c9560, 42;
E_0x6000016e8ec0/14 .event anyedge, v0x6000031c9560_39, v0x6000031c9560_40, v0x6000031c9560_41, v0x6000031c9560_42;
v0x6000031c9560_43 .array/port v0x6000031c9560, 43;
v0x6000031c9560_44 .array/port v0x6000031c9560, 44;
v0x6000031c9560_45 .array/port v0x6000031c9560, 45;
v0x6000031c9560_46 .array/port v0x6000031c9560, 46;
E_0x6000016e8ec0/15 .event anyedge, v0x6000031c9560_43, v0x6000031c9560_44, v0x6000031c9560_45, v0x6000031c9560_46;
v0x6000031c9560_47 .array/port v0x6000031c9560, 47;
v0x6000031c9560_48 .array/port v0x6000031c9560, 48;
v0x6000031c9560_49 .array/port v0x6000031c9560, 49;
v0x6000031c9560_50 .array/port v0x6000031c9560, 50;
E_0x6000016e8ec0/16 .event anyedge, v0x6000031c9560_47, v0x6000031c9560_48, v0x6000031c9560_49, v0x6000031c9560_50;
v0x6000031c9560_51 .array/port v0x6000031c9560, 51;
v0x6000031c9560_52 .array/port v0x6000031c9560, 52;
v0x6000031c9560_53 .array/port v0x6000031c9560, 53;
v0x6000031c9560_54 .array/port v0x6000031c9560, 54;
E_0x6000016e8ec0/17 .event anyedge, v0x6000031c9560_51, v0x6000031c9560_52, v0x6000031c9560_53, v0x6000031c9560_54;
v0x6000031c9560_55 .array/port v0x6000031c9560, 55;
v0x6000031c9560_56 .array/port v0x6000031c9560, 56;
v0x6000031c9560_57 .array/port v0x6000031c9560, 57;
v0x6000031c9560_58 .array/port v0x6000031c9560, 58;
E_0x6000016e8ec0/18 .event anyedge, v0x6000031c9560_55, v0x6000031c9560_56, v0x6000031c9560_57, v0x6000031c9560_58;
v0x6000031c9560_59 .array/port v0x6000031c9560, 59;
v0x6000031c9560_60 .array/port v0x6000031c9560, 60;
v0x6000031c9560_61 .array/port v0x6000031c9560, 61;
v0x6000031c9560_62 .array/port v0x6000031c9560, 62;
E_0x6000016e8ec0/19 .event anyedge, v0x6000031c9560_59, v0x6000031c9560_60, v0x6000031c9560_61, v0x6000031c9560_62;
v0x6000031c9560_63 .array/port v0x6000031c9560, 63;
v0x6000031c9560_64 .array/port v0x6000031c9560, 64;
v0x6000031c9560_65 .array/port v0x6000031c9560, 65;
v0x6000031c9560_66 .array/port v0x6000031c9560, 66;
E_0x6000016e8ec0/20 .event anyedge, v0x6000031c9560_63, v0x6000031c9560_64, v0x6000031c9560_65, v0x6000031c9560_66;
v0x6000031c9560_67 .array/port v0x6000031c9560, 67;
v0x6000031c9560_68 .array/port v0x6000031c9560, 68;
v0x6000031c9560_69 .array/port v0x6000031c9560, 69;
v0x6000031c9560_70 .array/port v0x6000031c9560, 70;
E_0x6000016e8ec0/21 .event anyedge, v0x6000031c9560_67, v0x6000031c9560_68, v0x6000031c9560_69, v0x6000031c9560_70;
v0x6000031c9560_71 .array/port v0x6000031c9560, 71;
v0x6000031c9560_72 .array/port v0x6000031c9560, 72;
v0x6000031c9560_73 .array/port v0x6000031c9560, 73;
v0x6000031c9560_74 .array/port v0x6000031c9560, 74;
E_0x6000016e8ec0/22 .event anyedge, v0x6000031c9560_71, v0x6000031c9560_72, v0x6000031c9560_73, v0x6000031c9560_74;
v0x6000031c9560_75 .array/port v0x6000031c9560, 75;
v0x6000031c9560_76 .array/port v0x6000031c9560, 76;
v0x6000031c9560_77 .array/port v0x6000031c9560, 77;
v0x6000031c9560_78 .array/port v0x6000031c9560, 78;
E_0x6000016e8ec0/23 .event anyedge, v0x6000031c9560_75, v0x6000031c9560_76, v0x6000031c9560_77, v0x6000031c9560_78;
v0x6000031c9560_79 .array/port v0x6000031c9560, 79;
E_0x6000016e8ec0/24 .event anyedge, v0x6000031c9560_79;
E_0x6000016e8ec0 .event/or E_0x6000016e8ec0/0, E_0x6000016e8ec0/1, E_0x6000016e8ec0/2, E_0x6000016e8ec0/3, E_0x6000016e8ec0/4, E_0x6000016e8ec0/5, E_0x6000016e8ec0/6, E_0x6000016e8ec0/7, E_0x6000016e8ec0/8, E_0x6000016e8ec0/9, E_0x6000016e8ec0/10, E_0x6000016e8ec0/11, E_0x6000016e8ec0/12, E_0x6000016e8ec0/13, E_0x6000016e8ec0/14, E_0x6000016e8ec0/15, E_0x6000016e8ec0/16, E_0x6000016e8ec0/17, E_0x6000016e8ec0/18, E_0x6000016e8ec0/19, E_0x6000016e8ec0/20, E_0x6000016e8ec0/21, E_0x6000016e8ec0/22, E_0x6000016e8ec0/23, E_0x6000016e8ec0/24;
L_0x600003283f20 .part L_0x600002892140, 0, 16;
L_0x600003288640 .part L_0x6000028921b0, 0, 16;
L_0x600003284000 .part L_0x600002892140, 16, 16;
L_0x6000032840a0 .part L_0x6000028921b0, 16, 16;
L_0x600003284140 .part L_0x600002892140, 32, 16;
L_0x6000032841e0 .part L_0x6000028921b0, 32, 16;
L_0x600003284280 .part L_0x600002892140, 48, 16;
L_0x600003284320 .part L_0x6000028921b0, 48, 16;
L_0x6000032843c0 .part L_0x600002892140, 64, 16;
L_0x600003284460 .part L_0x6000028921b0, 64, 16;
L_0x600003284500 .part L_0x600002892140, 80, 16;
L_0x6000032845a0 .part L_0x6000028921b0, 80, 16;
L_0x600003284640 .part L_0x600002892140, 96, 16;
L_0x6000032846e0 .part L_0x6000028921b0, 96, 16;
L_0x600003284780 .part L_0x600002892140, 112, 16;
L_0x600003284820 .part L_0x6000028921b0, 112, 16;
L_0x6000032848c0 .part L_0x600002892140, 128, 16;
L_0x600003284960 .part L_0x6000028921b0, 128, 16;
L_0x600003284a00 .part L_0x600002892140, 144, 16;
L_0x600003284b40 .part L_0x6000028921b0, 144, 16;
L_0x600003284be0 .part L_0x600002892140, 160, 16;
L_0x600003284aa0 .part L_0x6000028921b0, 160, 16;
L_0x600003284c80 .part L_0x600002892140, 176, 16;
L_0x600003284d20 .part L_0x6000028921b0, 176, 16;
L_0x600003284dc0 .part L_0x600002892140, 192, 16;
L_0x600003284e60 .part L_0x6000028921b0, 192, 16;
L_0x600003284f00 .part L_0x600002892140, 208, 16;
L_0x600003284fa0 .part L_0x6000028921b0, 208, 16;
L_0x600003285040 .part L_0x600002892140, 224, 16;
L_0x6000032850e0 .part L_0x6000028921b0, 224, 16;
L_0x600003285180 .part L_0x600002892140, 240, 16;
L_0x600003285220 .part L_0x6000028921b0, 240, 16;
L_0x6000032852c0 .part v0x6000031ac240_0, 120, 8;
L_0x600003285360 .part v0x6000031ac240_0, 112, 8;
L_0x600003285400 .part v0x6000031ac240_0, 107, 5;
L_0x6000032854a0 .part v0x6000031ac240_0, 102, 5;
L_0x600003285540 .part v0x6000031ac240_0, 97, 5;
L_0x6000032855e0 .part v0x6000031ac240_0, 32, 16;
L_0x600003285680 .part v0x6000031ac240_0, 76, 20;
L_0x600003285720 .part v0x6000031ac240_0, 48, 16;
L_0x6000032857c0 .array/port v0x6000031c9f80, L_0x600003285860;
L_0x600003285860 .concat [ 5 2 0 0], v0x6000031ca130_0, L_0x12809a848;
L_0x600003285900 .array/port v0x6000031c9f80, L_0x6000032859a0;
L_0x6000032859a0 .concat [ 5 2 0 0], v0x6000031ca2e0_0, L_0x12809a890;
L_0x600003285a40 .cmp/eq 3, v0x6000031c9cb0_0, L_0x12809a8d8;
S_0x122e9d4c0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x122e9d040;
 .timescale 0 0;
P_0x6000016e8f00 .param/l "i" 1 10 137, +C4<00>;
v0x6000031c9290_0 .array/port v0x6000031c9290, 0;
v0x6000031c9290_1 .array/port v0x6000031c9290, 1;
v0x6000031c9290_2 .array/port v0x6000031c9290, 2;
v0x6000031c9290_3 .array/port v0x6000031c9290, 3;
E_0x6000016e8f80/0 .event anyedge, v0x6000031c9290_0, v0x6000031c9290_1, v0x6000031c9290_2, v0x6000031c9290_3;
v0x6000031c9290_4 .array/port v0x6000031c9290, 4;
v0x6000031c9290_5 .array/port v0x6000031c9290, 5;
v0x6000031c9290_6 .array/port v0x6000031c9290, 6;
v0x6000031c9290_7 .array/port v0x6000031c9290, 7;
E_0x6000016e8f80/1 .event anyedge, v0x6000031c9290_4, v0x6000031c9290_5, v0x6000031c9290_6, v0x6000031c9290_7;
v0x6000031c9290_8 .array/port v0x6000031c9290, 8;
v0x6000031c9290_9 .array/port v0x6000031c9290, 9;
v0x6000031c9290_10 .array/port v0x6000031c9290, 10;
v0x6000031c9290_11 .array/port v0x6000031c9290, 11;
E_0x6000016e8f80/2 .event anyedge, v0x6000031c9290_8, v0x6000031c9290_9, v0x6000031c9290_10, v0x6000031c9290_11;
v0x6000031c9290_12 .array/port v0x6000031c9290, 12;
v0x6000031c9290_13 .array/port v0x6000031c9290, 13;
v0x6000031c9290_14 .array/port v0x6000031c9290, 14;
v0x6000031c9290_15 .array/port v0x6000031c9290, 15;
E_0x6000016e8f80/3 .event anyedge, v0x6000031c9290_12, v0x6000031c9290_13, v0x6000031c9290_14, v0x6000031c9290_15;
E_0x6000016e8f80 .event/or E_0x6000016e8f80/0, E_0x6000016e8f80/1, E_0x6000016e8f80/2, E_0x6000016e8f80/3;
E_0x6000016e8fc0/0 .event anyedge, v0x6000031c9dd0_0, v0x6000031c9170_0, v0x6000031c9170_1, v0x6000031c9170_2;
E_0x6000016e8fc0/1 .event anyedge, v0x6000031c9170_3, v0x6000031c9170_4, v0x6000031c9170_5, v0x6000031c9170_6;
E_0x6000016e8fc0/2 .event anyedge, v0x6000031c9170_7, v0x6000031c9170_8, v0x6000031c9170_9, v0x6000031c9170_10;
E_0x6000016e8fc0/3 .event anyedge, v0x6000031c9170_11, v0x6000031c9170_12, v0x6000031c9170_13, v0x6000031c9170_14;
E_0x6000016e8fc0/4 .event anyedge, v0x6000031c9170_15, v0x6000031c9200_0, v0x6000031c9200_1, v0x6000031c9200_2;
E_0x6000016e8fc0/5 .event anyedge, v0x6000031c9200_3, v0x6000031c9200_4, v0x6000031c9200_5, v0x6000031c9200_6;
E_0x6000016e8fc0/6 .event anyedge, v0x6000031c9200_7, v0x6000031c9200_8, v0x6000031c9200_9, v0x6000031c9200_10;
E_0x6000016e8fc0/7 .event anyedge, v0x6000031c9200_11, v0x6000031c9200_12, v0x6000031c9200_13, v0x6000031c9200_14;
E_0x6000016e8fc0/8 .event anyedge, v0x6000031c9200_15, v0x6000031c9050_0;
E_0x6000016e8fc0 .event/or E_0x6000016e8fc0/0, E_0x6000016e8fc0/1, E_0x6000016e8fc0/2, E_0x6000016e8fc0/3, E_0x6000016e8fc0/4, E_0x6000016e8fc0/5, E_0x6000016e8fc0/6, E_0x6000016e8fc0/7, E_0x6000016e8fc0/8;
S_0x122e9d630 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x122e9d040;
 .timescale 0 0;
P_0x6000016e9000 .param/l "i" 1 10 137, +C4<01>;
S_0x122e9d7a0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x122e9d040;
 .timescale 0 0;
P_0x6000016e9080 .param/l "i" 1 10 137, +C4<010>;
S_0x122e9d910 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x122e9d040;
 .timescale 0 0;
P_0x6000016e9100 .param/l "i" 1 10 137, +C4<011>;
S_0x122e9da80 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x122e9d040;
 .timescale 0 0;
P_0x6000016e91c0 .param/l "i" 1 10 137, +C4<0100>;
S_0x122e9dbf0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x122e9d040;
 .timescale 0 0;
P_0x6000016e9240 .param/l "i" 1 10 137, +C4<0101>;
S_0x122e9dd60 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x122e9d040;
 .timescale 0 0;
P_0x6000016e92c0 .param/l "i" 1 10 137, +C4<0110>;
S_0x122e9ded0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x122e9d040;
 .timescale 0 0;
P_0x6000016e9340 .param/l "i" 1 10 137, +C4<0111>;
S_0x122e9e040 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x122e9d040;
 .timescale 0 0;
P_0x6000016e9180 .param/l "i" 1 10 137, +C4<01000>;
S_0x122e9e1b0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x122e9d040;
 .timescale 0 0;
P_0x6000016e9400 .param/l "i" 1 10 137, +C4<01001>;
S_0x122e9e320 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x122e9d040;
 .timescale 0 0;
P_0x6000016e9480 .param/l "i" 1 10 137, +C4<01010>;
S_0x122e9e490 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x122e9d040;
 .timescale 0 0;
P_0x6000016e9500 .param/l "i" 1 10 137, +C4<01011>;
S_0x122e9e600 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x122e9d040;
 .timescale 0 0;
P_0x6000016e9580 .param/l "i" 1 10 137, +C4<01100>;
S_0x122e9e770 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x122e9d040;
 .timescale 0 0;
P_0x6000016e9600 .param/l "i" 1 10 137, +C4<01101>;
S_0x122e9e8e0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x122e9d040;
 .timescale 0 0;
P_0x6000016e9680 .param/l "i" 1 10 137, +C4<01110>;
S_0x122e9ea50 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x122e9d040;
 .timescale 0 0;
P_0x6000016e9700 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x122e96fb0;
T_2 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031abba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031aba80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031abb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031ab9f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000031ab690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000031aba80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000031aba80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000031aba80_0, 0;
T_2.2 ;
    %load/vec4 v0x6000031ac2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000031abb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x6000031abb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000031abb10_0, 0;
T_2.5 ;
    %load/vec4 v0x6000031aa9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000031ab9f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x6000031ab9f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000031ab9f0_0, 0;
T_2.8 ;
    %load/vec4 v0x6000031ab840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x6000031ab720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x6000031aba80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000031aba80_0, 0;
T_2.11 ;
    %load/vec4 v0x6000031ac480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x6000031ac360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x6000031abb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000031abb10_0, 0;
T_2.14 ;
    %load/vec4 v0x6000031aab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x6000031aaa30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x6000031ab9f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000031ab9f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x122e96fb0;
T_3 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031abba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000031ab960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000031ab210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031ab3c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000031aaf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031ab0f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000031ab600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031ab840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000031ac240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031ac480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000031aa910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031aab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031aac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031aad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031ac090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031aa6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031aa760_0, 0;
    %fork t_1, S_0x122e6cd10;
    %jmp t_0;
    .scope S_0x122e6cd10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031a9440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x6000031a9440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000031a9440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ab450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000031a9440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ab330, 0, 4;
    %load/vec4 v0x6000031a9440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031a9440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x122e96fb0;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000031ab840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x6000031ab720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031ab840_0, 0;
T_3.4 ;
    %load/vec4 v0x6000031ac480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x6000031ac360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031ac480_0, 0;
T_3.7 ;
    %load/vec4 v0x6000031aab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x6000031aaa30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031aab50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031aac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031ab0f0_0, 0;
    %load/vec4 v0x6000031abd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x6000031abc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x6000031abcc0_0;
    %assign/vec4 v0x6000031ab960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031ab3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031aad90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x6000031ab960_0;
    %assign/vec4 v0x6000031aaf40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031ab0f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x6000031ab180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x6000031aafd0_0;
    %assign/vec4 v0x6000031ab210_0, 0;
    %load/vec4 v0x6000031aafd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000031aa6d0_0, 0;
    %load/vec4 v0x6000031aafd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000031aa760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x6000031aa6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031aad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x6000031ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x6000031ab3c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x6000031ab960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000031ab3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ab450, 0, 4;
    %load/vec4 v0x6000031ab210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000031ab3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ab330, 0, 4;
    %load/vec4 v0x6000031ab3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000031ab3c0_0, 0;
    %load/vec4 v0x6000031ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031aad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x6000031ab3c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x6000031ab3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000031ab330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x6000031ab3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000031ab330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000031ab3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ab330, 0, 4;
    %load/vec4 v0x6000031ab3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000031ab450, 4;
    %assign/vec4 v0x6000031ab960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x6000031ab3c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000031ab3c0_0, 0;
    %load/vec4 v0x6000031ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031ab960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031aad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031ac090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x6000031aa520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031aac70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x6000031aa520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x6000031aa6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x6000031ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x6000031ab210_0;
    %assign/vec4 v0x6000031ab600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031ab840_0, 0;
    %load/vec4 v0x6000031ab720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x6000031ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x6000031ab210_0;
    %assign/vec4 v0x6000031ac240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031ac480_0, 0;
    %load/vec4 v0x6000031ac360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x6000031ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x6000031ab210_0;
    %assign/vec4 v0x6000031aa910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031aab50_0, 0;
    %load/vec4 v0x6000031aaa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x6000031ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x6000031aa760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x6000031ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x6000031ab4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x6000031ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x6000031ac120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x6000031ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x6000031aa7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x6000031ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x6000031aa520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x6000031ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x6000031abe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031ac090_0, 0;
    %load/vec4 v0x6000031ab960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000031ab960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x6000031abc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x6000031abcc0_0;
    %assign/vec4 v0x6000031ab960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031ab3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031aac70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x6000031abc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031aad90_0, 0;
    %load/vec4 v0x6000031abcc0_0;
    %assign/vec4 v0x6000031ab960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031ab3c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031abd50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x122e781f0;
T_4 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031ac870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000031b4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031b47e0, 4;
    %assign/vec4 v0x6000031ac870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x122e73550;
T_5 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031acab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x6000031acab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000031acab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031aca20, 0, 4;
    %load/vec4 v0x6000031acab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031acab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031acb40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000031b4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031b47e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031aca20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000031acab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x6000031acab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x6000031acab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031aca20, 4;
    %ix/getv/s 3, v0x6000031acab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031aca20, 0, 4;
    %load/vec4 v0x6000031acab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031acab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031aca20, 4;
    %assign/vec4 v0x6000031acb40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x122e6e8b0;
T_6 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031acd80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x6000031acd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000031acd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031accf0, 0, 4;
    %load/vec4 v0x6000031acd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031acd80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031ace10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000031b4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031b47e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031accf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000031acd80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x6000031acd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x6000031acd80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031accf0, 4;
    %ix/getv/s 3, v0x6000031acd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031accf0, 0, 4;
    %load/vec4 v0x6000031acd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031acd80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031accf0, 4;
    %assign/vec4 v0x6000031ace10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x122e0bc10;
T_7 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031ad050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x6000031ad050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000031ad050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031acfc0, 0, 4;
    %load/vec4 v0x6000031ad050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031ad050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031ad0e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000031b4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031b47e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031acfc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000031ad050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x6000031ad050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x6000031ad050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031acfc0, 4;
    %ix/getv/s 3, v0x6000031ad050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031acfc0, 0, 4;
    %load/vec4 v0x6000031ad050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031ad050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031acfc0, 4;
    %assign/vec4 v0x6000031ad0e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x122e1c0a0;
T_8 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031adb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031add40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031ad680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031ad5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031adb00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000031ad8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x6000031adcb0_0;
    %assign/vec4 v0x6000031add40_0, 0;
T_8.2 ;
    %load/vec4 v0x6000031ad830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x6000031ad560_0;
    %assign/vec4 v0x6000031ad680_0, 0;
    %load/vec4 v0x6000031ad680_0;
    %assign/vec4 v0x6000031ad5f0_0, 0;
    %load/vec4 v0x6000031ad710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x6000031ad9e0_0;
    %assign/vec4 v0x6000031adb00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x6000031ada70_0;
    %load/vec4 v0x6000031ad9e0_0;
    %add;
    %assign/vec4 v0x6000031adb00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x122e0ff40;
T_9 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031af0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031af2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031aebe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031aeb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031af060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000031aee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x6000031af210_0;
    %assign/vec4 v0x6000031af2a0_0, 0;
T_9.2 ;
    %load/vec4 v0x6000031aed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x6000031aeac0_0;
    %assign/vec4 v0x6000031aebe0_0, 0;
    %load/vec4 v0x6000031aebe0_0;
    %assign/vec4 v0x6000031aeb50_0, 0;
    %load/vec4 v0x6000031aec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x6000031aef40_0;
    %assign/vec4 v0x6000031af060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x6000031aefd0_0;
    %load/vec4 v0x6000031aef40_0;
    %add;
    %assign/vec4 v0x6000031af060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x122e04b10;
T_10 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031a06c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031a0870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031a01b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031a0120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031a0630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000031a03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000031a07e0_0;
    %assign/vec4 v0x6000031a0870_0, 0;
T_10.2 ;
    %load/vec4 v0x6000031a0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x6000031a0090_0;
    %assign/vec4 v0x6000031a01b0_0, 0;
    %load/vec4 v0x6000031a01b0_0;
    %assign/vec4 v0x6000031a0120_0, 0;
    %load/vec4 v0x6000031a0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x6000031a0510_0;
    %assign/vec4 v0x6000031a0630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000031a05a0_0;
    %load/vec4 v0x6000031a0510_0;
    %add;
    %assign/vec4 v0x6000031a0630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x122e16100;
T_11 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031a1c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031a1dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031a1710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031a1680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031a1b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000031a1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000031a1d40_0;
    %assign/vec4 v0x6000031a1dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000031a18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000031a15f0_0;
    %assign/vec4 v0x6000031a1710_0, 0;
    %load/vec4 v0x6000031a1710_0;
    %assign/vec4 v0x6000031a1680_0, 0;
    %load/vec4 v0x6000031a17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x6000031a1a70_0;
    %assign/vec4 v0x6000031a1b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x6000031a1b00_0;
    %load/vec4 v0x6000031a1a70_0;
    %add;
    %assign/vec4 v0x6000031a1b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x122e99390;
T_12 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031a3180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031a3330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031a2c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031a2be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031a30f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000031a2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000031a32a0_0;
    %assign/vec4 v0x6000031a3330_0, 0;
T_12.2 ;
    %load/vec4 v0x6000031a2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x6000031a2b50_0;
    %assign/vec4 v0x6000031a2c70_0, 0;
    %load/vec4 v0x6000031a2c70_0;
    %assign/vec4 v0x6000031a2be0_0, 0;
    %load/vec4 v0x6000031a2d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x6000031a2fd0_0;
    %assign/vec4 v0x6000031a30f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x6000031a3060_0;
    %load/vec4 v0x6000031a2fd0_0;
    %add;
    %assign/vec4 v0x6000031a30f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x122e939d0;
T_13 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031a4750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031a4900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031a4240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031a41b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031a46c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000031a4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x6000031a4870_0;
    %assign/vec4 v0x6000031a4900_0, 0;
T_13.2 ;
    %load/vec4 v0x6000031a43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x6000031a4120_0;
    %assign/vec4 v0x6000031a4240_0, 0;
    %load/vec4 v0x6000031a4240_0;
    %assign/vec4 v0x6000031a41b0_0, 0;
    %load/vec4 v0x6000031a42d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000031a45a0_0;
    %assign/vec4 v0x6000031a46c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x6000031a4630_0;
    %load/vec4 v0x6000031a45a0_0;
    %add;
    %assign/vec4 v0x6000031a46c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x122e91380;
T_14 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031a5cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031a5e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031a57a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031a5710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031a5c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000031a59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x6000031a5dd0_0;
    %assign/vec4 v0x6000031a5e60_0, 0;
T_14.2 ;
    %load/vec4 v0x6000031a5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x6000031a5680_0;
    %assign/vec4 v0x6000031a57a0_0, 0;
    %load/vec4 v0x6000031a57a0_0;
    %assign/vec4 v0x6000031a5710_0, 0;
    %load/vec4 v0x6000031a5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x6000031a5b00_0;
    %assign/vec4 v0x6000031a5c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x6000031a5b90_0;
    %load/vec4 v0x6000031a5b00_0;
    %add;
    %assign/vec4 v0x6000031a5c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x122e8ed30;
T_15 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031a7210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031a73c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031a6d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031a6c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031a7180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000031a6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x6000031a7330_0;
    %assign/vec4 v0x6000031a73c0_0, 0;
T_15.2 ;
    %load/vec4 v0x6000031a6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x6000031a6be0_0;
    %assign/vec4 v0x6000031a6d00_0, 0;
    %load/vec4 v0x6000031a6d00_0;
    %assign/vec4 v0x6000031a6c70_0, 0;
    %load/vec4 v0x6000031a6d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x6000031a7060_0;
    %assign/vec4 v0x6000031a7180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000031a70f0_0;
    %load/vec4 v0x6000031a7060_0;
    %add;
    %assign/vec4 v0x6000031a7180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x122e89f20;
T_16 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031b87e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031b8990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031b82d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031b8240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031b8750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000031b8510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000031b8900_0;
    %assign/vec4 v0x6000031b8990_0, 0;
T_16.2 ;
    %load/vec4 v0x6000031b8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000031b81b0_0;
    %assign/vec4 v0x6000031b82d0_0, 0;
    %load/vec4 v0x6000031b82d0_0;
    %assign/vec4 v0x6000031b8240_0, 0;
    %load/vec4 v0x6000031b8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x6000031b8630_0;
    %assign/vec4 v0x6000031b8750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000031b86c0_0;
    %load/vec4 v0x6000031b8630_0;
    %add;
    %assign/vec4 v0x6000031b8750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x122e878d0;
T_17 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031b9d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031b9ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031b9830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031b97a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031b9cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000031b9a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x6000031b9e60_0;
    %assign/vec4 v0x6000031b9ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x6000031b99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x6000031b9710_0;
    %assign/vec4 v0x6000031b9830_0, 0;
    %load/vec4 v0x6000031b9830_0;
    %assign/vec4 v0x6000031b97a0_0, 0;
    %load/vec4 v0x6000031b98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x6000031b9b90_0;
    %assign/vec4 v0x6000031b9cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x6000031b9c20_0;
    %load/vec4 v0x6000031b9b90_0;
    %add;
    %assign/vec4 v0x6000031b9cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x122e85280;
T_18 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031bb2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031bb450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031bad90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031bad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031bb210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000031bafd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000031bb3c0_0;
    %assign/vec4 v0x6000031bb450_0, 0;
T_18.2 ;
    %load/vec4 v0x6000031baf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x6000031bac70_0;
    %assign/vec4 v0x6000031bad90_0, 0;
    %load/vec4 v0x6000031bad90_0;
    %assign/vec4 v0x6000031bad00_0, 0;
    %load/vec4 v0x6000031bae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x6000031bb0f0_0;
    %assign/vec4 v0x6000031bb210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x6000031bb180_0;
    %load/vec4 v0x6000031bb0f0_0;
    %add;
    %assign/vec4 v0x6000031bb210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x122e82c30;
T_19 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031bc870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031bca20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031bc360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031bc2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031bc7e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000031bc5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x6000031bc990_0;
    %assign/vec4 v0x6000031bca20_0, 0;
T_19.2 ;
    %load/vec4 v0x6000031bc510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x6000031bc240_0;
    %assign/vec4 v0x6000031bc360_0, 0;
    %load/vec4 v0x6000031bc360_0;
    %assign/vec4 v0x6000031bc2d0_0, 0;
    %load/vec4 v0x6000031bc3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000031bc6c0_0;
    %assign/vec4 v0x6000031bc7e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x6000031bc750_0;
    %load/vec4 v0x6000031bc6c0_0;
    %add;
    %assign/vec4 v0x6000031bc7e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x122e80750;
T_20 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031bddd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031bdf80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031bd8c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031bd830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031bdd40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000031bdb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000031bdef0_0;
    %assign/vec4 v0x6000031bdf80_0, 0;
T_20.2 ;
    %load/vec4 v0x6000031bda70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000031bd7a0_0;
    %assign/vec4 v0x6000031bd8c0_0, 0;
    %load/vec4 v0x6000031bd8c0_0;
    %assign/vec4 v0x6000031bd830_0, 0;
    %load/vec4 v0x6000031bd950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x6000031bdc20_0;
    %assign/vec4 v0x6000031bdd40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x6000031bdcb0_0;
    %load/vec4 v0x6000031bdc20_0;
    %add;
    %assign/vec4 v0x6000031bdd40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x122e7e100;
T_21 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031bf330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031bf4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031bee20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031bed90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031bf2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000031bf060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x6000031bf450_0;
    %assign/vec4 v0x6000031bf4e0_0, 0;
T_21.2 ;
    %load/vec4 v0x6000031befd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x6000031bed00_0;
    %assign/vec4 v0x6000031bee20_0, 0;
    %load/vec4 v0x6000031bee20_0;
    %assign/vec4 v0x6000031bed90_0, 0;
    %load/vec4 v0x6000031beeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x6000031bf180_0;
    %assign/vec4 v0x6000031bf2a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x6000031bf210_0;
    %load/vec4 v0x6000031bf180_0;
    %add;
    %assign/vec4 v0x6000031bf2a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x122e7bab0;
T_22 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031b0900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031b0ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031b03f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031b0360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031b0870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000031b0630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000031b0a20_0;
    %assign/vec4 v0x6000031b0ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000031b05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000031b02d0_0;
    %assign/vec4 v0x6000031b03f0_0, 0;
    %load/vec4 v0x6000031b03f0_0;
    %assign/vec4 v0x6000031b0360_0, 0;
    %load/vec4 v0x6000031b0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x6000031b0750_0;
    %assign/vec4 v0x6000031b0870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000031b07e0_0;
    %load/vec4 v0x6000031b0750_0;
    %add;
    %assign/vec4 v0x6000031b0870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x122e747c0;
T_23 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031b1e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031b2010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031b1950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031b18c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031b1dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000031b1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000031b1f80_0;
    %assign/vec4 v0x6000031b2010_0, 0;
T_23.2 ;
    %load/vec4 v0x6000031b1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x6000031b1830_0;
    %assign/vec4 v0x6000031b1950_0, 0;
    %load/vec4 v0x6000031b1950_0;
    %assign/vec4 v0x6000031b18c0_0, 0;
    %load/vec4 v0x6000031b19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x6000031b1cb0_0;
    %assign/vec4 v0x6000031b1dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x6000031b1d40_0;
    %load/vec4 v0x6000031b1cb0_0;
    %add;
    %assign/vec4 v0x6000031b1dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x122e8b470;
T_24 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031ac5a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000031ac5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000031ac5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ac510, 0, 4;
    %load/vec4 v0x6000031ac5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031ac5a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x6000031b4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031b43f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ac510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000031ac5a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000031ac5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000031ac5a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031ac510, 4;
    %ix/getv/s 3, v0x6000031ac5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ac510, 0, 4;
    %load/vec4 v0x6000031ac5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031ac5a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x122e867d0;
T_25 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031ac6c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000031ac6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000031ac6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ac630, 0, 4;
    %load/vec4 v0x6000031ac6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031ac6c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x6000031b4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031b43f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ac630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000031ac6c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000031ac6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000031ac6c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031ac630, 4;
    %ix/getv/s 3, v0x6000031ac6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ac630, 0, 4;
    %load/vec4 v0x6000031ac6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031ac6c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x122e81b30;
T_26 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031ac7e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000031ac7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000031ac7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ac750, 0, 4;
    %load/vec4 v0x6000031ac7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031ac7e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x6000031b4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031b43f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ac750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000031ac7e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000031ac7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000031ac7e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031ac750, 4;
    %ix/getv/s 3, v0x6000031ac7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ac750, 0, 4;
    %load/vec4 v0x6000031ac7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031ac7e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x122e6c8d0;
T_27 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000031b4990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000031b4090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x6000031b4a20_0;
    %assign/vec4 v0x6000031b4990_0, 0;
    %load/vec4 v0x6000031b4120_0;
    %assign/vec4 v0x6000031b4090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x122e6c8d0;
T_28 ;
    %wait E_0x6000016d5d40;
    %load/vec4 v0x6000031b4990_0;
    %store/vec4 v0x6000031b4a20_0, 0, 3;
    %load/vec4 v0x6000031b4090_0;
    %store/vec4 v0x6000031b4120_0, 0, 16;
    %load/vec4 v0x6000031b4990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x6000031b4900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x6000031b4bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x6000031b4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000031b4120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x6000031b4bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000031b4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000031b4120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x6000031b4090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000031b4120_0, 0, 16;
    %load/vec4 v0x6000031b3e70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000031b4090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000031b4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000031b4120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x6000031b4090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000031b4120_0, 0, 16;
    %load/vec4 v0x6000031b42d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000031b4090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000031b4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000031b4120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000031b4a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x122e9d4c0;
T_29 ;
    %wait E_0x6000016e8fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %load/vec4 v0x6000031c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x6000031c9050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x122e9d4c0;
T_30 ;
    %wait E_0x6000016e8f80;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031c8990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x122e9d630;
T_31 ;
    %wait E_0x6000016e8fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %load/vec4 v0x6000031c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x6000031c9050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x122e9d630;
T_32 ;
    %wait E_0x6000016e8f80;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031c8990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x122e9d7a0;
T_33 ;
    %wait E_0x6000016e8fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %load/vec4 v0x6000031c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x6000031c9050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x122e9d7a0;
T_34 ;
    %wait E_0x6000016e8f80;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031c8990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x122e9d910;
T_35 ;
    %wait E_0x6000016e8fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %load/vec4 v0x6000031c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x6000031c9050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x122e9d910;
T_36 ;
    %wait E_0x6000016e8f80;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031c8990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x122e9da80;
T_37 ;
    %wait E_0x6000016e8fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %load/vec4 v0x6000031c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x6000031c9050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x122e9da80;
T_38 ;
    %wait E_0x6000016e8f80;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031c8990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x122e9dbf0;
T_39 ;
    %wait E_0x6000016e8fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %load/vec4 v0x6000031c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x6000031c9050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x122e9dbf0;
T_40 ;
    %wait E_0x6000016e8f80;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031c8990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x122e9dd60;
T_41 ;
    %wait E_0x6000016e8fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %load/vec4 v0x6000031c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x6000031c9050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x122e9dd60;
T_42 ;
    %wait E_0x6000016e8f80;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031c8990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x122e9ded0;
T_43 ;
    %wait E_0x6000016e8fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %load/vec4 v0x6000031c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x6000031c9050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x122e9ded0;
T_44 ;
    %wait E_0x6000016e8f80;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031c8990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x122e9e040;
T_45 ;
    %wait E_0x6000016e8fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %load/vec4 v0x6000031c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x6000031c9050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x122e9e040;
T_46 ;
    %wait E_0x6000016e8f80;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031c8990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x122e9e1b0;
T_47 ;
    %wait E_0x6000016e8fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %load/vec4 v0x6000031c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x6000031c9050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x122e9e1b0;
T_48 ;
    %wait E_0x6000016e8f80;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031c8990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x122e9e320;
T_49 ;
    %wait E_0x6000016e8fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %load/vec4 v0x6000031c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x6000031c9050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x122e9e320;
T_50 ;
    %wait E_0x6000016e8f80;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031c8990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x122e9e490;
T_51 ;
    %wait E_0x6000016e8fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %load/vec4 v0x6000031c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x6000031c9050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x122e9e490;
T_52 ;
    %wait E_0x6000016e8f80;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031c8990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x122e9e600;
T_53 ;
    %wait E_0x6000016e8fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %load/vec4 v0x6000031c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x6000031c9050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x122e9e600;
T_54 ;
    %wait E_0x6000016e8f80;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031c8990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x122e9e770;
T_55 ;
    %wait E_0x6000016e8fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %load/vec4 v0x6000031c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x6000031c9050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x122e9e770;
T_56 ;
    %wait E_0x6000016e8f80;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031c8990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x122e9e8e0;
T_57 ;
    %wait E_0x6000016e8fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %load/vec4 v0x6000031c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x6000031c9050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x122e9e8e0;
T_58 ;
    %wait E_0x6000016e8f80;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031c8990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x122e9ea50;
T_59 ;
    %wait E_0x6000016e8fc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %load/vec4 v0x6000031c9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x6000031c9050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031c9290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x122e9ea50;
T_60 ;
    %wait E_0x6000016e8f80;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031c8990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x122e9d040;
T_61 ;
    %wait E_0x6000016e8ec0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031c90e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000031c90e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000031c90e0_0;
    %load/vec4a v0x6000031c9170, 4;
    %ix/getv/s 4, v0x6000031c90e0_0;
    %store/vec4a v0x6000031c9560, 4, 0;
    %load/vec4 v0x6000031c90e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031c90e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000031c9c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x6000031c9c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031c90e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000031c90e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000031c9c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x6000031c9dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x6000031c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031c90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031c9560, 4;
    %load/vec4 v0x6000031c9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031c90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000031c9560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x6000031c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031c90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031c9560, 4;
    %load/vec4 v0x6000031c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031c90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031c9560, 4;
    %add;
    %load/vec4 v0x6000031c9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031c90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000031c9560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x6000031c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031c90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031c9560, 4;
    %load/vec4 v0x6000031c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031c90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031c9560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x6000031c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031c90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031c9560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x6000031c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031c90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031c9560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x6000031c9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031c90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000031c9560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x6000031c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031c90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031c9560, 4;
    %load/vec4 v0x6000031c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031c90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031c9560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x6000031c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031c90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031c9560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x6000031c9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031c90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031c9560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x6000031c9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031c90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000031c9560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000031c90e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031c90e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x6000031c9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031c9c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031c9560, 4;
    %store/vec4 v0x6000031c94d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x122e9d040;
T_62 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031c95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000031c9cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000031c8c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000031c8f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000031c8900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031c9b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031c98c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031c8ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031c9dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000031c9ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000031ca130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000031ca2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000031c9050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000031c93b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000031c8e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031c9b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031c98c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031c8ea0_0, 0;
    %load/vec4 v0x6000031c9cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000031c9cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x6000031c8cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x6000031c8ab0_0;
    %assign/vec4 v0x6000031c8c60_0, 0;
    %load/vec4 v0x6000031c9d40_0;
    %assign/vec4 v0x6000031c9dd0_0, 0;
    %load/vec4 v0x6000031c9e60_0;
    %assign/vec4 v0x6000031c9ef0_0, 0;
    %load/vec4 v0x6000031ca010_0;
    %assign/vec4 v0x6000031ca130_0, 0;
    %load/vec4 v0x6000031ca1c0_0;
    %assign/vec4 v0x6000031ca2e0_0, 0;
    %load/vec4 v0x6000031c8fc0_0;
    %assign/vec4 v0x6000031c9050_0, 0;
    %load/vec4 v0x6000031c9320_0;
    %assign/vec4 v0x6000031c93b0_0, 0;
    %load/vec4 v0x6000031c8d80_0;
    %assign/vec4 v0x6000031c8e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000031c9cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x6000031c8e10_0;
    %assign/vec4 v0x6000031c8f30_0, 0;
    %load/vec4 v0x6000031c93b0_0;
    %assign/vec4 v0x6000031c8900_0, 0;
    %load/vec4 v0x6000031c9dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000031c9cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031c98c0_0, 0;
    %load/vec4 v0x6000031c93b0_0;
    %assign/vec4 v0x6000031c9710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000031c9cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031c9b90_0, 0;
    %load/vec4 v0x6000031c93b0_0;
    %assign/vec4 v0x6000031c9710_0, 0;
    %load/vec4 v0x6000031ca0a0_0;
    %assign/vec4 v0x6000031c9a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000031c9cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000031c9cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000031c9cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000031c9cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x6000031c8990_0;
    %load/vec4 v0x6000031c9ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031c9f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000031c9cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x6000031c9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x6000031c9dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x6000031c9cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000031c9cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x6000031c97a0_0;
    %load/vec4 v0x6000031c9ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031c9f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000031c9cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000031c94d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000031c9ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031c9f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000031c9cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031c8ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000031c9cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x122e6d150;
T_63 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031a8cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031a8b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031a8bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031a8360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031a8c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031a83f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031a87e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031a8ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000031a8630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000031a86c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000031a8900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000031a8990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000031a8480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000031a8e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000031a9170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031a9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031a8fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003197450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003197060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003197570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003197180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003197720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003197330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003197cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003197de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031906c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003197b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031a8510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031a9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031a8fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031a8510_0, 0;
    %load/vec4 v0x6000031a9320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x6000031a82d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x6000031a93b0_0;
    %assign/vec4 v0x6000031a8b40_0, 0;
    %load/vec4 v0x6000031a85a0_0;
    %assign/vec4 v0x6000031a8630_0, 0;
    %load/vec4 v0x6000031a8870_0;
    %assign/vec4 v0x6000031a8900_0, 0;
    %load/vec4 v0x6000031a8000_0;
    %assign/vec4 v0x6000031a8c60_0, 0;
    %load/vec4 v0x600003190630_0;
    %assign/vec4 v0x6000031a83f0_0, 0;
    %load/vec4 v0x6000031a8750_0;
    %assign/vec4 v0x6000031a87e0_0, 0;
    %load/vec4 v0x6000031a8a20_0;
    %assign/vec4 v0x6000031a8ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x6000031a8630_0;
    %assign/vec4 v0x6000031a86c0_0, 0;
    %load/vec4 v0x6000031a8900_0;
    %assign/vec4 v0x6000031a8990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031a8bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031a8360_0, 0;
    %load/vec4 v0x6000031a8b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x6000031a86c0_0;
    %assign/vec4 v0x600003197060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003197180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003197330_0, 0;
    %load/vec4 v0x600003197210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600003197330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003197330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003197b10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600003197ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600003197b10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600003197960_0;
    %assign/vec4 v0x6000031a8480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003197b10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x6000031a8990_0;
    %assign/vec4 v0x6000031a8e10_0, 0;
    %load/vec4 v0x6000031a8480_0;
    %assign/vec4 v0x6000031a9170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031a9290_0, 0;
    %load/vec4 v0x6000031a9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x6000031a8990_0;
    %assign/vec4 v0x6000031a8e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031a8fc0_0, 0;
    %load/vec4 v0x6000031a9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x6000031a8ea0_0;
    %assign/vec4 v0x6000031a8480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x6000031a86c0_0;
    %assign/vec4 v0x600003197450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003197570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003197720_0, 0;
    %load/vec4 v0x600003197600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600003197720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003197720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x6000031a8480_0;
    %assign/vec4 v0x600003197cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003197de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031906c0_0, 0;
    %load/vec4 v0x600003197e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000031906c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031906c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003197de0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x6000031978d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x6000031a8360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000031a8360_0, 0;
    %load/vec4 v0x6000031a86c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000031a86c0_0, 0;
    %load/vec4 v0x6000031a8990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000031a8990_0, 0;
    %load/vec4 v0x6000031a83f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000031a8360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x6000031a8b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x6000031a8bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000031a8bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031a8360_0, 0;
    %load/vec4 v0x6000031a8c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000031a8bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x6000031a8630_0;
    %load/vec4 v0x6000031a8bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000031a87e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000031a86c0_0, 0;
    %load/vec4 v0x6000031a8900_0;
    %load/vec4 v0x6000031a8bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x6000031a8ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x6000031a8990_0, 0;
    %load/vec4 v0x6000031a8b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031a8510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000031a9320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x122ea23a0;
T_64 ;
    %wait E_0x6000016e82c0;
    %load/vec4 v0x6000031b50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x6000031b5050_0;
    %load/vec4 v0x6000031b4cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031b4ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x6000031b4fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x6000031b4cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000031b4ea0, 4;
    %assign/vec4 v0x6000031b4f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x122ea23a0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031b4e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x6000031b4e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000031b4e10_0;
    %store/vec4a v0x6000031b4ea0, 4, 0;
    %load/vec4 v0x6000031b4e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b4e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x122ea2680;
T_66 ;
    %wait E_0x6000016e82c0;
    %load/vec4 v0x6000031b55f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x6000031b5560_0;
    %load/vec4 v0x6000031b5200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031b53b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000031b54d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x6000031b5200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000031b53b0, 4;
    %assign/vec4 v0x6000031b5440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x122ea2680;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031b5320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x6000031b5320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000031b5320_0;
    %store/vec4a v0x6000031b53b0, 4, 0;
    %load/vec4 v0x6000031b5320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b5320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x122e9c710;
T_68 ;
    %wait E_0x6000016e82c0;
    %load/vec4 v0x6000031b5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x6000031b5a70_0;
    %load/vec4 v0x6000031b5710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031b58c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000031b59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x6000031b5710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000031b58c0, 4;
    %assign/vec4 v0x6000031b5950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x122e9c710;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031b5830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x6000031b5830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000031b5830_0;
    %store/vec4a v0x6000031b58c0, 4, 0;
    %load/vec4 v0x6000031b5830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b5830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x122e9c9f0;
T_70 ;
    %wait E_0x6000016e82c0;
    %load/vec4 v0x6000031b6010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x6000031b5f80_0;
    %load/vec4 v0x6000031b5c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031b5dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x6000031b5ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x6000031b5c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000031b5dd0, 4;
    %assign/vec4 v0x6000031b5e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x122e9c9f0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031b5d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x6000031b5d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000031b5d40_0;
    %store/vec4a v0x6000031b5dd0, 4, 0;
    %load/vec4 v0x6000031b5d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b5d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x122e6b290;
T_72 ;
    %wait E_0x6000016e8180;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031b62e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x6000031b62e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x6000031b7960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000031b66d0_0;
    %pad/u 32;
    %load/vec4 v0x6000031b62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b7c30_0, 4, 1;
    %load/vec4 v0x6000031b7450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x6000031b6520_0;
    %pad/u 32;
    %load/vec4 v0x6000031b62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b7b10_0, 4, 1;
    %load/vec4 v0x6000031b7720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x6000031b6640_0;
    %pad/u 32;
    %load/vec4 v0x6000031b62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b7ba0_0, 4, 1;
    %load/vec4 v0x6000031c81b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x6000031c8000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x6000031b6910_0;
    %pad/u 32;
    %load/vec4 v0x6000031b62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b7cc0_0, 4, 1;
    %load/vec4 v0x6000031b6f40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x6000031b6d90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x6000031b6400_0;
    %pad/u 32;
    %load/vec4 v0x6000031b62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b7a80_0, 4, 1;
    %load/vec4 v0x6000031b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b62e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x122e6b290;
T_73 ;
    %wait E_0x6000016e8140;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031b62e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000031b62e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x6000031b7c30_0;
    %load/vec4 v0x6000031b62e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b7180_0, 4, 1;
    %load/vec4 v0x6000031b7b10_0;
    %load/vec4 v0x6000031b62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x6000031b7c30_0;
    %load/vec4 v0x6000031b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b7060_0, 4, 1;
    %load/vec4 v0x6000031b7ba0_0;
    %load/vec4 v0x6000031b62e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x6000031b7c30_0;
    %load/vec4 v0x6000031b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x6000031b7b10_0;
    %load/vec4 v0x6000031b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b70f0_0, 4, 1;
    %load/vec4 v0x6000031b7cc0_0;
    %load/vec4 v0x6000031b62e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x6000031b7c30_0;
    %load/vec4 v0x6000031b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x6000031b7b10_0;
    %load/vec4 v0x6000031b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x6000031b7ba0_0;
    %load/vec4 v0x6000031b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b7210_0, 4, 1;
    %load/vec4 v0x6000031b7a80_0;
    %load/vec4 v0x6000031b62e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x6000031b7c30_0;
    %load/vec4 v0x6000031b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x6000031b7b10_0;
    %load/vec4 v0x6000031b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x6000031b7ba0_0;
    %load/vec4 v0x6000031b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x6000031b7cc0_0;
    %load/vec4 v0x6000031b62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b6fd0_0, 4, 1;
    %load/vec4 v0x6000031b7180_0;
    %load/vec4 v0x6000031b62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000031c83f0_0;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4a v0x6000031b6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4a v0x6000031b6a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b6ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b6880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x6000031b7060_0;
    %load/vec4 v0x6000031b62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000031c82d0_0;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4a v0x6000031b6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4a v0x6000031b6a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b6ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b6880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x6000031b70f0_0;
    %load/vec4 v0x6000031b62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x6000031c8360_0;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4a v0x6000031b6370, 4, 0;
    %load/vec4 v0x6000031b7690_0;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4a v0x6000031b6a30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b6ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b6880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x6000031b7210_0;
    %load/vec4 v0x6000031b62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x6000031c8480_0;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4a v0x6000031b6370, 4, 0;
    %load/vec4 v0x6000031c8120_0;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4a v0x6000031b6a30, 4, 0;
    %load/vec4 v0x6000031c81b0_0;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b6ac0_0, 4, 1;
    %load/vec4 v0x6000031c8000_0;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b6880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x6000031b6fd0_0;
    %load/vec4 v0x6000031b62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x6000031c8240_0;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4a v0x6000031b6370, 4, 0;
    %load/vec4 v0x6000031b6eb0_0;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4a v0x6000031b6a30, 4, 0;
    %load/vec4 v0x6000031b6f40_0;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b6ac0_0, 4, 1;
    %load/vec4 v0x6000031b6d90_0;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b6880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4a v0x6000031b6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4a v0x6000031b6a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b6ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000031b62e0_0;
    %store/vec4 v0x6000031b6880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x6000031b62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031b62e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x122e6b290;
T_74 ;
    %wait E_0x6000016e82c0;
    %load/vec4 v0x6000031b66d0_0;
    %assign/vec4 v0x6000031b6760_0, 0;
    %load/vec4 v0x6000031b6520_0;
    %assign/vec4 v0x6000031b65b0_0, 0;
    %load/vec4 v0x6000031b6910_0;
    %assign/vec4 v0x6000031b69a0_0, 0;
    %load/vec4 v0x6000031b6400_0;
    %assign/vec4 v0x6000031b6490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x122e6b290;
T_75 ;
    %wait E_0x6000016e80c0;
    %load/vec4 v0x6000031b6760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000031b67f0, 4;
    %store/vec4 v0x6000031b78d0_0, 0, 256;
    %load/vec4 v0x6000031b65b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000031b67f0, 4;
    %store/vec4 v0x6000031b73c0_0, 0, 256;
    %load/vec4 v0x6000031b69a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000031b67f0, 4;
    %store/vec4 v0x6000031b7f00_0, 0, 256;
    %load/vec4 v0x6000031b6490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000031b67f0, 4;
    %store/vec4 v0x6000031b6d00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x122eac2e0;
T_76 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031ce010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000031cc360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031cc3f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000031cc6c0_0;
    %assign/vec4 v0x6000031cc3f0_0, 0;
    %load/vec4 v0x6000031cc6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000031cc5a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000031cc2d0, 4;
    %assign/vec4 v0x6000031cc360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x122eac2e0;
T_77 ;
    %wait E_0x6000016e82c0;
    %load/vec4 v0x6000031cdd40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x6000031cdcb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x6000031cdc20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x6000031cdb90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000031cdb00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031cc2d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x122eac2e0;
T_78 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031ce010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031cebe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031ceb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031cb0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031cb180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031cd680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031cb060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x6000031cd710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000031cebe0_0, 0;
    %load/vec4 v0x6000031cce10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000031ceb50_0, 0;
    %load/vec4 v0x6000031cd710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000031cb0f0_0, 0;
    %load/vec4 v0x6000031cb0f0_0;
    %assign/vec4 v0x6000031cb180_0, 0;
    %load/vec4 v0x6000031cd5f0_0;
    %assign/vec4 v0x6000031cd680_0, 0;
    %load/vec4 v0x6000031ccab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000031cb060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x122eac2e0;
T_79 ;
    %wait E_0x6000016d5440;
    %load/vec4 v0x6000031ce010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000031cd710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000031ccea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000031cd3b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000031cce10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031cd5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031cd440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031ccf30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031cd5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031ccf30_0, 0;
    %load/vec4 v0x6000031ce370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x6000031cd200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x6000031cd710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x6000031cd710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000031cd3b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000031cd3b0_0, 0;
T_79.2 ;
    %load/vec4 v0x6000031cd710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031cd440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000031cd3b0_0, 0;
    %load/vec4 v0x6000031cc870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031cd440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000031cce10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000031cd710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x6000031cd9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x6000031cce10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000031cce10_0, 0;
    %load/vec4 v0x6000031cce10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031cd5f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000031ccea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000031cd710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x6000031ccbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x6000031ccea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000031ccea0_0, 0;
T_79.19 ;
    %load/vec4 v0x6000031ce250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000031cd710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000031cd3b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000031cd710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031ccf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000031cd710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x122e9c1a0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031cf7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031cff00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031c02d0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000031c0360_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031cf8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031c0000_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000031cfa80_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000031cf9f0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031cfc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031cfb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031cfde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031cf060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031cf690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031cf2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031cf4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031cf3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000031cf210_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000031cf330_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x122e9c1a0;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x6000031cf7b0_0;
    %inv;
    %store/vec4 v0x6000031cf7b0_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x122e9c1a0;
T_82 ;
    %vpi_call/w 3 95 "$display", "\000" {0 0 0};
    %vpi_call/w 3 96 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 97 "$display", "\342\225\221          2\303\2272 MaxPool Test: 4\303\2274 \342\206\222 2\303\2272                         \342\225\221" {0 0 0};
    %vpi_call/w 3 98 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 99 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031cf840_0, 0, 32;
    %vpi_call/w 3 106 "$display", "[SETUP] Initializing input matrix..." {0 0 0};
    %pushi/vec4 2147491840, 0, 236;
    %concati/vec4 327681, 0, 20;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031b4ea0, 4, 0;
    %pushi/vec4 3221258240, 0, 237;
    %concati/vec4 458755, 0, 19;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031b4ea0, 4, 0;
    %pushi/vec4 3758129152, 0, 237;
    %concati/vec4 196617, 0, 19;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031b4ea0, 4, 0;
    %pushi/vec4 2147680257, 0, 239;
    %concati/vec4 5, 0, 17;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031b4ea0, 4, 0;
    %vpi_call/w 3 153 "$display", "  Window 0: [1,5,2,8] \342\206\222 expected max = 8" {0 0 0};
    %vpi_call/w 3 154 "$display", "  Window 1: [3,7,4,6] \342\206\222 expected max = 7" {0 0 0};
    %vpi_call/w 3 155 "$display", "  Window 2: [9,3,4,7] \342\206\222 expected max = 9" {0 0 0};
    %vpi_call/w 3 156 "$display", "  Window 3: [5,2,6,1] \342\206\222 expected max = 6" {0 0 0};
    %vpi_call/w 3 161 "$display", "\000" {0 0 0};
    %vpi_call/w 3 162 "$display", "[SETUP] Loading MaxPool program..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2287992832, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2353070080, 0, 38;
    %concati/vec4 2147483648, 0, 37;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 0, 0, 17;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2348941312, 0, 38;
    %concati/vec4 2147483656, 0, 43;
    %concati/vec4 0, 0, 47;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2288128128, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2353074176, 0, 38;
    %concati/vec4 2181038080, 0, 37;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 0, 0, 17;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2349072384, 0, 38;
    %concati/vec4 2147483652, 0, 42;
    %concati/vec4 0, 0, 48;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2288263424, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2353078272, 0, 38;
    %concati/vec4 2214592512, 0, 37;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 0, 0, 17;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2349203456, 0, 38;
    %concati/vec4 3221225476, 0, 42;
    %concati/vec4 0, 0, 48;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2288398720, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2353082368, 0, 38;
    %concati/vec4 2248146944, 0, 37;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 0, 0, 17;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x6000031cf960_0;
    %store/vec4a v0x6000031cc2d0, 4, 0;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 204 "$display", "  Program: %0d instructions", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 209 "$display", "\000" {0 0 0};
    %vpi_call/w 3 210 "$display", "[EXEC] Running MaxPool..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031cff00_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031cff00_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x6000016d4a80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031c02d0_0, 0, 1;
    %wait E_0x6000016e82c0;
    %wait E_0x6000016e82c0;
    %wait E_0x6000016d4a80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031c02d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x6000031cf960_0;
    %cmpi/s 500, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x6000016e82c0;
    %load/vec4 v0x6000031c01b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 224 "$display", "  Completed in %0d cycles", v0x6000031cf960_0 {0 0 0};
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x6000031cf960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf960_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %load/vec4 v0x6000031cf960_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz  T_82.4, 5;
    %vpi_call/w 3 230 "$display", "  TIMEOUT!" {0 0 0};
    %load/vec4 v0x6000031cf840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf840_0, 0, 32;
T_82.4 ;
    %delay 50000, 0;
    %vpi_call/w 3 239 "$display", "\000" {0 0 0};
    %vpi_call/w 3 240 "$display", "[VERIFY] Checking MaxPool outputs..." {0 0 0};
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031b53b0, 4;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %store/vec4 v0x6000031cec70_0, 0, 32;
    %load/vec4 v0x6000031cec70_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_82.6, 4;
    %vpi_call/w 3 248 "$display", "  PASS: MaxPool[0,0] = 8 (max of [1,5,2,8])" {0 0 0};
    %jmp T_82.7;
T_82.6 ;
    %vpi_call/w 3 250 "$display", "  FAIL: MaxPool[0,0] = %0d (expected 8)", v0x6000031cec70_0 {0 0 0};
    %load/vec4 v0x6000031cf840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf840_0, 0, 32;
T_82.7 ;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031b53b0, 4;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %store/vec4 v0x6000031cec70_0, 0, 32;
    %load/vec4 v0x6000031cec70_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_82.8, 4;
    %vpi_call/w 3 256 "$display", "  PASS: MaxPool[0,1] = 7 (max of [3,7,4,6])" {0 0 0};
    %jmp T_82.9;
T_82.8 ;
    %vpi_call/w 3 258 "$display", "  FAIL: MaxPool[0,1] = %0d (expected 7)", v0x6000031cec70_0 {0 0 0};
    %load/vec4 v0x6000031cf840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf840_0, 0, 32;
T_82.9 ;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031b53b0, 4;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %store/vec4 v0x6000031cec70_0, 0, 32;
    %load/vec4 v0x6000031cec70_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_82.10, 4;
    %vpi_call/w 3 264 "$display", "  PASS: MaxPool[1,0] = 9 (max of [9,3,4,7])" {0 0 0};
    %jmp T_82.11;
T_82.10 ;
    %vpi_call/w 3 266 "$display", "  FAIL: MaxPool[1,0] = %0d (expected 9)", v0x6000031cec70_0 {0 0 0};
    %load/vec4 v0x6000031cf840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf840_0, 0, 32;
T_82.11 ;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031b53b0, 4;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %store/vec4 v0x6000031cec70_0, 0, 32;
    %load/vec4 v0x6000031cec70_0;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_82.12, 4;
    %vpi_call/w 3 272 "$display", "  PASS: MaxPool[1,1] = 6 (max of [5,2,6,1])" {0 0 0};
    %jmp T_82.13;
T_82.12 ;
    %vpi_call/w 3 274 "$display", "  FAIL: MaxPool[1,1] = %0d (expected 6)", v0x6000031cec70_0 {0 0 0};
    %load/vec4 v0x6000031cf840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031cf840_0, 0, 32;
T_82.13 ;
    %vpi_call/w 3 281 "$display", "\000" {0 0 0};
    %vpi_call/w 3 282 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 283 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 284 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x6000031cf840_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.14, 4;
    %vpi_call/w 3 286 "$display", "\342\225\221   PASSED: 2\303\2272 MaxPool (4\303\2274 \342\206\222 2\303\2272)                           \342\225\221" {0 0 0};
    %vpi_call/w 3 287 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 288 "$display", ">>> MAXPOOL TEST PASSED! <<<" {0 0 0};
    %jmp T_82.15;
T_82.14 ;
    %vpi_call/w 3 290 "$display", "\342\225\221   FAILED: %0d errors                                        \342\225\221", v0x6000031cf840_0 {0 0 0};
    %vpi_call/w 3 291 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 292 "$display", ">>> MAXPOOL TEST FAILED <<<" {0 0 0};
T_82.15 ;
    %delay 100000, 0;
    %vpi_call/w 3 296 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x122e9c1a0;
T_83 ;
    %delay 500000000, 0;
    %vpi_call/w 3 301 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 302 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_maxpool_2x2.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
