5 14 101 5 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (while1.vcd) 2 -o (while1.cdd) 2 -v (while1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 while1.v 1 29 1
2 1 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 3 70007 1 0 0 0 1 17 0 1 0 1 1 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" 0 while1.v 5 13 1
2 2 6 c000f 1 0 21004 0 0 1 16 0 0
2 3 6 80008 0 1 1410 0 0 1 1 a
2 4 6 8000f 1 37 16 2 3
2 5 7 20002 1 0 1008 0 0 32 48 5 0
2 6 7 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 8 140017 1 0 21004 0 0 1 16 0 0
2 8 8 f000f 2 1 100c 0 0 1 1 a
2 9 8 f0017 2 11 100c 7 8 1 18 0 1 1 1 0 0
2 10 8 80019 6 42 e 9 0
2 11 9 a000e 5 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 11 6 10 0
4 10 0 11 0
4 6 0 10 0
4 4 11 6 6
3 1 main.$u0.$u1 "main.$u0.$u1" 0 while1.v 9 12 1
2 12 10 f000f 2 1 101c 0 0 1 1 b
2 13 10 b000b 0 1 1410 0 0 1 1 a
2 14 10 b000f 5 37 3e 12 13
2 15 11 c000c 1 0 1008 0 0 32 48 5 0
2 16 11 b000c a 2c 900a 15 0 32 18 0 ffffffff 0 0 0 0
4 16 0 0 0
4 14 11 16 16
3 1 main.$u2 "main.$u2" 0 while1.v 15 27 1
