<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WDC65C02-FPGA Integration: design_with_logic_probe_WD6502_Interface_0_1_arch Architecture Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WDC65C02-FPGA Integration
   </div>
   <div id="projectbrief">This project integrates a WDC65C02 with an FPGA to implement a 6502 based microcomputer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a></li><li class="navelem"><a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html">design_with_logic_probe_WD6502_Interface_0_1_arch</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Attributes">Attributes</a> &#124;
<a href="#Components">Components</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle"><div class="title">design_with_logic_probe_WD6502_Interface_0_1_arch Architecture Reference</div></div>
</div><!--header-->
<div class="contents">
<b>Architecture &gt;&gt; </b><a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html">design_with_logic_probe_WD6502_Interface_0_1_arch</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Components" name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:a44796b843de9a2c9c3844e343617ab3a"><td class="memItemLeft" align="right" valign="top"><a id="a44796b843de9a2c9c3844e343617ab3a" name="a44796b843de9a2c9c3844e343617ab3a"></a>
<a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html#a44796b843de9a2c9c3844e343617ab3a">WD6502_Interface</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../df/d64/class_w_d6502___interface.html">&lt;Entity WD6502_Interface&gt; </a></em></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Attributes" name="Attributes"></a>
Attributes</h2></td></tr>
 <tr class="memitem:a1a15755bdd98a28b3b8fa0b4c581cb22"><td class="memItemLeft" align="right" valign="top"><a id="a1a15755bdd98a28b3b8fa0b4c581cb22" name="a1a15755bdd98a28b3b8fa0b4c581cb22"></a>
<a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html#a1a15755bdd98a28b3b8fa0b4c581cb22">DowngradeIPIdentifiedWarnings</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STRING</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afa1c200c6dca16e6bad8427cf90cab30"><td class="memItemLeft" align="right" valign="top"><a id="afa1c200c6dca16e6bad8427cf90cab30" name="afa1c200c6dca16e6bad8427cf90cab30"></a>
<a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html#afa1c200c6dca16e6bad8427cf90cab30">DowngradeIPIdentifiedWarnings</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">architecture</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; yes &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a10fa111e43e6f41d4776b45877cd934a"><td class="memItemLeft" align="right" valign="top"><a id="a10fa111e43e6f41d4776b45877cd934a" name="a10fa111e43e6f41d4776b45877cd934a"></a>
<a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html#a10fa111e43e6f41d4776b45877cd934a">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STRING</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a97f5e984755817912f4c108d47ed6f94"><td class="memItemLeft" align="right" valign="top"><a id="a97f5e984755817912f4c108d47ed6f94" name="a97f5e984755817912f4c108d47ed6f94"></a>
<a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html#a97f5e984755817912f4c108d47ed6f94">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STRING</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a274fa7158fd67e9bb49b758c92d92c60"><td class="memItemLeft" align="right" valign="top"><a id="a274fa7158fd67e9bb49b758c92d92c60" name="a274fa7158fd67e9bb49b758c92d92c60"></a>
<a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html#a274fa7158fd67e9bb49b758c92d92c60">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; XIL_INTERFACENAME CLOCK ,  ASSOCIATED_RESET RESET ,  FREQ_HZ 100000000 ,  FREQ_TOLERANCE_HZ 0 ,  PHASE 0.0 ,  CLK_DOMAIN design_with_logic_probe_CLOCK ,  INSERT_VIP 0 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:adae4053f430457558a4de412004a3f84"><td class="memItemLeft" align="right" valign="top"><a id="adae4053f430457558a4de412004a3f84" name="adae4053f430457558a4de412004a3f84"></a>
<a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html#adae4053f430457558a4de412004a3f84">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : signal : clock : 1.0 CLOCK CLK &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7b56adf2f0385e19b4ccc9cadecf34ed"><td class="memItemLeft" align="right" valign="top"><a id="a7b56adf2f0385e19b4ccc9cadecf34ed" name="a7b56adf2f0385e19b4ccc9cadecf34ed"></a>
<a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html#a7b56adf2f0385e19b4ccc9cadecf34ed">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; XIL_INTERFACENAME RESET ,  POLARITY ACTIVE_LOW ,  INSERT_VIP 0 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af35c1dc741ed1fb38bf2c01b67fd1d53"><td class="memItemLeft" align="right" valign="top"><a id="af35c1dc741ed1fb38bf2c01b67fd1d53" name="af35c1dc741ed1fb38bf2c01b67fd1d53"></a>
<a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html#af35c1dc741ed1fb38bf2c01b67fd1d53">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : signal : reset : 1.0 RESET RST &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad3fc8133de7437afaacbd57fbdddc8b4"><td class="memItemLeft" align="right" valign="top"><a id="ad3fc8133de7437afaacbd57fbdddc8b4" name="ad3fc8133de7437afaacbd57fbdddc8b4"></a>
<a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html#ad3fc8133de7437afaacbd57fbdddc8b4">X_CORE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STRING</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a053afa57f562919b5fbc7ad9f528fa48"><td class="memItemLeft" align="right" valign="top"><a id="a053afa57f562919b5fbc7ad9f528fa48" name="a053afa57f562919b5fbc7ad9f528fa48"></a>
<a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html#a053afa57f562919b5fbc7ad9f528fa48">X_CORE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">architecture</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; WD6502_Interface , Vivado 2023.2 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8e82cc7fcc639897e7bd64b24b7a7303"><td class="memItemLeft" align="right" valign="top"><a id="a8e82cc7fcc639897e7bd64b24b7a7303" name="a8e82cc7fcc639897e7bd64b24b7a7303"></a>
<a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html#a8e82cc7fcc639897e7bd64b24b7a7303">CHECK_LICENSE_TYPE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STRING</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a53871beab6ff4f14ae973768f45097b8"><td class="memItemLeft" align="right" valign="top"><a id="a53871beab6ff4f14ae973768f45097b8" name="a53871beab6ff4f14ae973768f45097b8"></a>
<a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html#a53871beab6ff4f14ae973768f45097b8">CHECK_LICENSE_TYPE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">architecture</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; design_with_logic_probe_WD6502_Interface_0_1 , WD6502_Interface , {} &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2eedd43888bf270798c80be50385eee2"><td class="memItemLeft" align="right" valign="top"><a id="a2eedd43888bf270798c80be50385eee2" name="a2eedd43888bf270798c80be50385eee2"></a>
<a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html#a2eedd43888bf270798c80be50385eee2">CORE_GENERATION_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STRING</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa46d2451609bfe262a5f11357842803c"><td class="memItemLeft" align="right" valign="top"><a id="aa46d2451609bfe262a5f11357842803c" name="aa46d2451609bfe262a5f11357842803c"></a>
<a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html#aa46d2451609bfe262a5f11357842803c">CORE_GENERATION_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">architecture</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; design_with_logic_probe_WD6502_Interface_0_1 , WD6502_Interface , {x_ipProduct = Vivado 2023.2 , x_ipVendor = xilinx.com , x_ipLibrary = module_ref , x_ipName = WD6502_Interface , x_ipVersion = 1.0 , x_ipCoreRevision = 1 , x_ipLanguage = VHDL , x_ipSimLanguage = MIXED} &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6e1131c2396c8ddf4c65ec2556ecf2f0"><td class="memItemLeft" align="right" valign="top"><a id="a6e1131c2396c8ddf4c65ec2556ecf2f0" name="a6e1131c2396c8ddf4c65ec2556ecf2f0"></a>
<a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html#a6e1131c2396c8ddf4c65ec2556ecf2f0">IP_DEFINITION_SOURCE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STRING</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7c3024d96ac4b55be87c8344553a9728"><td class="memItemLeft" align="right" valign="top"><a id="a7c3024d96ac4b55be87c8344553a9728" name="a7c3024d96ac4b55be87c8344553a9728"></a>
<a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html#a7c3024d96ac4b55be87c8344553a9728">IP_DEFINITION_SOURCE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">architecture</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; module_ref &quot;</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Instantiations" name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:ae060ce5868d35ef17bcb6e832da03be9"><td class="memItemLeft" align="right" valign="top"><a id="ae060ce5868d35ef17bcb6e832da03be9" name="ae060ce5868d35ef17bcb6e832da03be9"></a>
<a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html#ae060ce5868d35ef17bcb6e832da03be9">u0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>WD6502_Interface</b>  <em><a class="el" href="../../df/d64/class_w_d6502___interface.html">&lt;Entity WD6502_Interface&gt;</a></em></td></tr>
<tr class="memitem:ae060ce5868d35ef17bcb6e832da03be9"><td class="memItemLeft" align="right" valign="top"><a id="ae060ce5868d35ef17bcb6e832da03be9" name="ae060ce5868d35ef17bcb6e832da03be9"></a>
<a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html#ae060ce5868d35ef17bcb6e832da03be9">u0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>WD6502_Interface</b>  <em><a class="el" href="../../df/d64/class_w_d6502___interface.html">&lt;Entity WD6502_Interface&gt;</a></em></td></tr>
<tr class="memitem:ae060ce5868d35ef17bcb6e832da03be9"><td class="memItemLeft" align="right" valign="top"><a id="ae060ce5868d35ef17bcb6e832da03be9" name="ae060ce5868d35ef17bcb6e832da03be9"></a>
<a class="el" href="../../d5/d50/classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch.html#ae060ce5868d35ef17bcb6e832da03be9">u0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>WD6502_Interface</b>  <em><a class="el" href="../../df/d64/class_w_d6502___interface.html">&lt;Entity WD6502_Interface&gt;</a></em></td></tr>
</table>
<hr/>The documentation for this design unit was generated from the following files:<ul>
<li>WD6502 Computer.gen/sources_1/bd/design_with_logic_probe/ip/design_with_logic_probe_WD6502_Interface_0_1/sim/design_with_logic_probe_WD6502_Interface_0_1.vhd</li>
<li>WD6502 Computer.gen/sources_1/bd/design_with_logic_probe/ip/design_with_logic_probe_WD6502_Interface_0_1/synth/design_with_logic_probe_WD6502_Interface_0_1.vhd</li>
<li>WD6502 Computer.ip_user_files/bd/design_with_logic_probe/ip/design_with_logic_probe_WD6502_Interface_0_1/sim/design_with_logic_probe_WD6502_Interface_0_1.vhd</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
