//Description: This module defines an 8-bit arithmetic and logic unit (ALU) that performs various operations on two 8-bit inputs.
//Author: John Smith
//Date: July 28, 2021

`timescale 1ns / 1ps     //Defines the time scale of the module

module ALU (input [7:0] a, input [7:0] b, input [2:0] op, output reg [7:0] result);     //Defines the input and output ports of the module

    always @(a, b, op) begin     //Sensitivity list to detect when inputs change
        case (op)               //Case statement for different operations
            3'b000: result = a & b;      //Bitwise AND operation
            3'b001: result = a | b;      //Bitwise OR operation
            3'b010: result = a ^ b;      //Bitwise XOR operation
            3'b011: result = ~(a & b);   //Bitwise NAND operation
            3'b100: result = ~(a | b);   //Bitwise NOR operation
            3'b101: result = ~(a ^ b);   //Bitwise XNOR operation
            3'b110: result = a + b;      //Addition operation
            3'b111: result = a - b;      //Subtraction operation
            default: result = 8'h00;     //Default case when no operation is specified
        endcase
    end
    
endmodule     //End of the module