Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Administrator/Documents/sem7vhdl/delay/delay_tb_isim_beh.exe -prj C:/Users/Administrator/Documents/sem7vhdl/delay/delay_tb_beh.prj work.delay_tb 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Administrator/Documents/sem7vhdl/delay/delay_code.vhd" into library work
Parsing VHDL file "C:/Users/Administrator/Documents/sem7vhdl/delay/delay_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 108744 KB
Fuse CPU Usage: 280 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity delay_code [delay_code_default]
Compiling architecture behavior of entity delay_tb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/Administrator/Documents/sem7vhdl/delay/delay_tb_isim_beh.exe
Fuse Memory Usage: 117688 KB
Fuse CPU Usage: 326 ms
