digraph "CFG for 'vec_tanhf' function" {
	label="CFG for 'vec_tanhf' function";

	Node0x5f78bb0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = add i32 %11, %4\l  %13 = sext i32 %12 to i64\l  %14 = icmp ult i64 %13, %0\l  br i1 %14, label %15, label %49\l|{<s0>T|<s1>F}}"];
	Node0x5f78bb0:s0 -> Node0x5f79950;
	Node0x5f78bb0:s1 -> Node0x5f7abc0;
	Node0x5f79950 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%15:\l15:                                               \l  %16 = getelementptr inbounds float, float addrspace(1)* %2, i64 %13\l  %17 = load float, float addrspace(1)* %16, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %18 = tail call float @llvm.fabs.f32(float %17)\l  %19 = fcmp olt float %18, 6.250000e-01\l  br i1 %19, label %20, label %28\l|{<s0>T|<s1>F}}"];
	Node0x5f79950:s0 -> Node0x5f7c2d0;
	Node0x5f79950:s1 -> Node0x5f7c360;
	Node0x5f7c2d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%20:\l20:                                               \l  %21 = fmul float %17, %17\l  %22 = tail call float @llvm.fmuladd.f32(float %21, float 0xBF7758E7A0000000,\l... float 0x3F95211920000000)\l  %23 = tail call float @llvm.fmuladd.f32(float %21, float %22, float\l... 0xBFAB8389C0000000)\l  %24 = tail call float @llvm.fmuladd.f32(float %21, float %23, float\l... 0x3FC1107040000000)\l  %25 = tail call float @llvm.fmuladd.f32(float %21, float %24, float\l... 0xBFD5555320000000)\l  %26 = fmul float %18, %25\l  %27 = tail call float @llvm.fmuladd.f32(float %21, float %26, float %18)\l  br label %45\l}"];
	Node0x5f7c2d0 -> Node0x5f7cea0;
	Node0x5f7c360 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%28:\l28:                                               \l  %29 = fmul float %18, 2.000000e+00\l  %30 = fmul float %29, 0x3FF7154760000000\l  %31 = tail call float @llvm.rint.f32(float %30)\l  %32 = fcmp ogt float %29, 0x40562E4300000000\l  %33 = fneg float %30\l  %34 = tail call float @llvm.fma.f32(float %29, float 0x3FF7154760000000,\l... float %33)\l  %35 = tail call float @llvm.fma.f32(float %29, float 0x3E54AE0BE0000000,\l... float %34)\l  %36 = fsub float %30, %31\l  %37 = fadd float %35, %36\l  %38 = tail call float @llvm.exp2.f32(float %37)\l  %39 = fptosi float %31 to i32\l  %40 = tail call float @llvm.amdgcn.ldexp.f32(float %38, i32 %39)\l  %41 = fadd float %40, 1.000000e+00\l  %42 = select i1 %32, float 0x7FF0000000000000, float %41\l  %43 = tail call float @llvm.amdgcn.rcp.f32(float %42)\l  %44 = tail call float @llvm.fmuladd.f32(float %43, float -2.000000e+00,\l... float 1.000000e+00)\l  br label %45\l}"];
	Node0x5f7c360 -> Node0x5f7cea0;
	Node0x5f7cea0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%45:\l45:                                               \l  %46 = phi float [ %27, %20 ], [ %44, %28 ]\l  %47 = tail call float @llvm.copysign.f32(float %46, float %17)\l  %48 = getelementptr inbounds float, float addrspace(1)* %1, i64 %13\l  store float %47, float addrspace(1)* %48, align 4, !tbaa !7\l  br label %49\l}"];
	Node0x5f7cea0 -> Node0x5f7abc0;
	Node0x5f7abc0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%49:\l49:                                               \l  ret void\l}"];
}
