$date
	Sun Sep 18 14:10:29 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0046 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0046 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#6
1"
1!
#12
0"
0!
#18
1"
1!
#24
0"
0!
#30
1"
1!
#36
0"
0!
#42
1"
1!
#48
0"
0!
#54
1"
1!
#60
0"
0!
#66
1"
1!
#72
0"
0!
#78
1"
1!
#84
0"
0!
#90
1"
1!
#96
0"
0!
#102
1"
1!
#108
0"
0!
#114
1"
1!
#120
0"
0!
#126
1"
1!
#132
0"
0!
#138
1"
1!
#144
0"
0!
#150
1"
1!
#156
0"
0!
#162
1"
1!
#168
0"
0!
#174
1"
1!
#180
0"
0!
#186
1"
1!
#192
0"
0!
#198
1"
1!
#204
0"
0!
#210
1"
1!
#216
0"
0!
#222
1"
1!
#228
0"
0!
#234
1"
1!
#240
0"
0!
#246
1"
1!
#252
0"
0!
#258
1"
1!
#264
0"
0!
#270
1"
1!
#276
0"
0!
#282
1"
1!
#288
0"
0!
#294
1"
1!
#300
0"
0!
#306
1"
1!
#312
0"
0!
#318
1"
1!
#324
0"
0!
#330
1"
1!
#336
0"
0!
#342
1"
1!
#348
0"
0!
#354
1"
1!
#360
0"
0!
#366
1"
1!
#372
0"
0!
#376
