

================================================================
== Vitis HLS Report for 'rdc_mont_2_Pipeline_VITIS_LOOP_185_3'
================================================================
* Date:           Tue May 20 14:36:14 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        2|       17|  20.000 ns|  0.170 us|    1|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_185_3  |        0|       15|        10|          1|          1|  0 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1454|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|    1310|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1374|   1717|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                             Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503p1_1_U  |rdc_mont_14183_Pipeline_VITIS_LOOP_185_3_p503p1_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                               |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln123_fu_414_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_15_fu_462_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln130_fu_450_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln185_4_fu_240_p2   |         +|   0|  0|  11|           3|           1|
    |add_ln187_fu_264_p2     |         +|   0|  0|  14|           9|           9|
    |add_ln189_fu_512_p2     |         +|   0|  0|  71|          64|          64|
    |t_14_fu_698_p2          |         +|   0|  0|  71|          64|          64|
    |tempReg_10_fu_582_p2    |         +|   0|  0|  71|          64|          64|
    |temp_10_fu_471_p2       |         +|   0|  0|  41|          34|          34|
    |temp_fu_424_p2          |         +|   0|  0|  41|          34|          34|
    |u_35_fu_602_p2          |         +|   0|  0|  71|          64|          64|
    |v_39_fu_540_p2          |         +|   0|  0|  71|          64|          64|
    |sub_ln187_fu_285_p2     |         -|   0|  0|  11|           3|           3|
    |and_ln105_fu_676_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln185_fu_234_p2    |      icmp|   0|  0|  11|           3|           3|
    |icmp_ln186_fu_246_p2    |      icmp|   0|  0|  13|           4|           4|
    |carry_19_fu_689_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln105_11_fu_617_p2   |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_558_p2      |        or|   0|  0|  64|          64|          64|
    |t_2_fu_704_p3           |    select|   0|  0|  64|           1|          64|
    |u_2_fu_637_p3           |    select|   0|  0|  64|           1|          64|
    |v_2_fu_587_p3           |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_59_fu_552_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_60_fu_564_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_61_fu_659_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_62_fu_607_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_63_fu_612_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_64_fu_623_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_546_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln189_fu_518_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1454|        1154|        1343|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_6     |   9|          2|    3|          6|
    |j_fu_104                 |   9|          2|    3|          6|
    |t_fu_92                  |   9|          2|   64|        128|
    |u_fu_96                  |   9|          2|   64|        128|
    |v_fu_100                 |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  200|        400|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln130_reg_875                    |  33|   0|   33|          0|
    |ah_reg_790                           |  32|   0|   32|          0|
    |al_reg_780                           |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |bh_reg_795                           |  32|   0|   32|          0|
    |bl_reg_785                           |  32|   0|   32|          0|
    |icmp_ln185_reg_759                   |   1|   0|    1|          0|
    |icmp_ln186_reg_763                   |   1|   0|    1|          0|
    |j_fu_104                             |   3|   0|    3|          0|
    |t_fu_92                              |  64|   0|   64|          0|
    |tempReg_10_reg_896                   |  64|   0|   64|          0|
    |tempReg_10_reg_896_pp0_iter8_reg     |  64|   0|   64|          0|
    |tmp_36_reg_864                       |   2|   0|    2|          0|
    |tmp_37_reg_849                       |  32|   0|   32|          0|
    |tmp_38_reg_859                       |  32|   0|   32|          0|
    |tmp_39_reg_885                       |   2|   0|    2|          0|
    |tmp_41_reg_905                       |   1|   0|    1|          0|
    |tmp_s_reg_844                        |  32|   0|   32|          0|
    |trunc_ln105_reg_880                  |  32|   0|   32|          0|
    |trunc_ln106_31_reg_829               |  32|   0|   32|          0|
    |trunc_ln106_32_reg_834               |  32|   0|   32|          0|
    |trunc_ln106_33_reg_839               |  32|   0|   32|          0|
    |trunc_ln106_reg_824                  |  32|   0|   32|          0|
    |trunc_ln106_s_reg_854                |  32|   0|   32|          0|
    |trunc_ln106_s_reg_854_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln125_reg_869                  |  32|   0|   32|          0|
    |u_fu_96                              |  64|   0|   64|          0|
    |v_fu_100                             |  64|   0|   64|          0|
    |xor_ln189_reg_890                    |  64|   0|   64|          0|
    |icmp_ln185_reg_759                   |  64|  32|    1|          0|
    |icmp_ln186_reg_763                   |  64|  32|    1|          0|
    |tmp_38_reg_859                       |  64|  32|   32|          0|
    |trunc_ln106_reg_824                  |  64|  32|   32|          0|
    |trunc_ln125_reg_869                  |  64|  32|   32|          0|
    |xor_ln189_reg_890                    |  64|  32|   64|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1310| 192| 1088|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_956_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_956_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_956_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_956_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_960_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_960_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_960_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_960_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_964_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_964_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_964_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_964_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_968_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_968_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_968_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_968_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_185_3|  return value|
|v_025               |   in|   64|     ap_none|                                 v_025|        scalar|
|u_024               |   in|   64|     ap_none|                                 u_024|        scalar|
|i_7                 |   in|    3|     ap_none|                                   i_7|        scalar|
|add_ln185           |   in|    4|     ap_none|                             add_ln185|        scalar|
|mc                  |   in|    9|     ap_none|                                    mc|        scalar|
|PKB_address0        |  out|    6|   ap_memory|                                   PKB|         array|
|PKB_ce0             |  out|    1|   ap_memory|                                   PKB|         array|
|PKB_q0              |   in|   64|   ap_memory|                                   PKB|         array|
|empty               |   in|    3|     ap_none|                                 empty|        scalar|
|v_39_out            |  out|   64|      ap_vld|                              v_39_out|       pointer|
|v_39_out_ap_vld     |  out|    1|      ap_vld|                              v_39_out|       pointer|
|u_35_out            |  out|   64|      ap_vld|                              u_35_out|       pointer|
|u_35_out_ap_vld     |  out|    1|      ap_vld|                              u_35_out|       pointer|
|t_out               |  out|   64|      ap_vld|                                 t_out|       pointer|
|t_out_ap_vld        |  out|    1|      ap_vld|                                 t_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.66>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 13 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%u = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 14 'alloca' 'u' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 15 'alloca' 'v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 17 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 18 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mc_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %mc"   --->   Operation 19 'read' 'mc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add_ln185_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %add_ln185"   --->   Operation 20 'read' 'add_ln185_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_7_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i_7"   --->   Operation 21 'read' 'i_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%u_024_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %u_024"   --->   Operation 22 'read' 'u_024_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%v_025_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_025"   --->   Operation 23 'read' 'v_025_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln177 = store i3 0, i3 %j" [src/generic/fp_generic.c:177]   --->   Operation 24 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_025_read, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 25 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_024_read, i64 %u" [src/generic/fp_generic.c:178]   --->   Operation 26 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 27 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_6 = load i3 %j" [src/generic/fp_generic.c:185]   --->   Operation 29 'load' 'j_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i3 %j_6" [src/generic/fp_generic.c:185]   --->   Operation 30 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.65ns)   --->   "%icmp_ln185 = icmp_eq  i3 %j_6, i3 %i_7_read" [src/generic/fp_generic.c:185]   --->   Operation 31 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.65ns)   --->   "%add_ln185_4 = add i3 %j_6, i3 1" [src/generic/fp_generic.c:185]   --->   Operation 32 'add' 'add_ln185_4' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %for.body6.split_ifconv, void %for.inc51.loopexit.exitStub" [src/generic/fp_generic.c:185]   --->   Operation 33 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.73ns)   --->   "%icmp_ln186 = icmp_ult  i4 %zext_ln185, i4 %add_ln185_read" [src/generic/fp_generic.c:186]   --->   Operation 34 'icmp' 'icmp_ln186' <Predicate = (!icmp_ln185)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j_6, i3 0" [src/generic/fp_generic.c:187]   --->   Operation 35 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i6 %shl_ln2" [src/generic/fp_generic.c:187]   --->   Operation 36 'zext' 'zext_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln187 = add i9 %zext_ln187, i9 %mc_read" [src/generic/fp_generic.c:187]   --->   Operation 37 'add' 'add_ln187' <Predicate = (!icmp_ln185)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln187, i32 3, i32 8" [src/generic/fp_generic.c:187]   --->   Operation 38 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln187_4 = zext i6 %lshr_ln5" [src/generic/fp_generic.c:187]   --->   Operation 39 'zext' 'zext_ln187_4' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln187_4" [src/generic/fp_generic.c:187]   --->   Operation 40 'getelementptr' 'PKB_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:187]   --->   Operation 41 'load' 'PKB_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_1 : Operation 42 [1/1] (1.65ns)   --->   "%sub_ln187 = sub i3 %tmp, i3 %j_6" [src/generic/fp_generic.c:187]   --->   Operation 42 'sub' 'sub_ln187' <Predicate = (!icmp_ln185)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln187_5 = zext i3 %sub_ln187" [src/generic/fp_generic.c:187]   --->   Operation 43 'zext' 'zext_ln187_5' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p503p1_1_addr = getelementptr i64 %p503p1_1, i32 0, i32 %zext_ln187_5" [src/generic/fp_generic.c:187]   --->   Operation 44 'getelementptr' 'p503p1_1_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:187]   --->   Operation 45 'load' 'p503p1_1_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln177 = store i3 %add_ln185_4, i3 %j" [src/generic/fp_generic.c:177]   --->   Operation 46 'store' 'store_ln177' <Predicate = (!icmp_ln185)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 47 [1/2] ( I:3.25ns O:3.25ns )   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:187]   --->   Operation 47 'load' 'PKB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%al = trunc i64 %PKB_load" [src/generic/fp_generic.c:187]   --->   Operation 48 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:187]   --->   Operation 49 'load' 'p503p1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%bl = trunc i64 %p503p1_1_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:187]   --->   Operation 50 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %PKB_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:187]   --->   Operation 51 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p503p1_1_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:187]   --->   Operation 52 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:187]   --->   Operation 53 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:187]   --->   Operation 54 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln105_16 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:187]   --->   Operation 55 'zext' 'zext_ln105_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:187]   --->   Operation 56 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_16, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:187]   --->   Operation 57 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:187]   --->   Operation 58 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_16, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:187]   --->   Operation 59 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:187]   --->   Operation 60 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 61 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_16, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:187]   --->   Operation 61 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 62 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:187]   --->   Operation 63 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln106_31 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 64 'trunc' 'trunc_ln106_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_16, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:187]   --->   Operation 65 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln106_32 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 66 'trunc' 'trunc_ln106_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:187]   --->   Operation 67 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln106_33 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 68 'trunc' 'trunc_ln106_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 69 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 70 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln106_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 71 'partselect' 'trunc_ln106_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:189]   --->   Operation 72 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 73 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_32" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 74 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln123_14 = zext i32 %trunc_ln106_31" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 75 'zext' 'zext_ln123_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_14" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 76 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln123_15 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 77 'zext' 'zext_ln123_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_15, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 78 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 79 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:187]   --->   Operation 80 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln106_15 = zext i32 %tmp_37" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 81 'zext' 'zext_ln106_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_33" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 82 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_15" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 83 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln106_14 = zext i2 %tmp_36" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 84 'zext' 'zext_ln106_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln130_14 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 85 'zext' 'zext_ln130_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (2.55ns)   --->   "%add_ln130_15 = add i32 %trunc_ln106_s, i32 %zext_ln106_14" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 86 'add' 'add_ln130_15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln130_15 = zext i32 %add_ln130_15" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 87 'zext' 'zext_ln130_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (2.59ns)   --->   "%temp_10 = add i34 %zext_ln130_15, i34 %zext_ln130_14" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 88 'add' 'temp_10' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i34 %temp_10" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:187]   --->   Operation 89 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_10, i32 32, i32 33" [src/generic/fp_generic.c:189]   --->   Operation 90 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.51>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_38, i32 0" [src/generic/fp_generic.c:189]   --->   Operation 91 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%and_ln189_4 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_39, i32 0" [src/generic/fp_generic.c:189]   --->   Operation 92 'bitconcatenate' 'and_ln189_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i34 %and_ln189_4" [src/generic/fp_generic.c:189]   --->   Operation 93 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln189_4 = zext i32 %trunc_ln105" [src/generic/fp_generic.c:189]   --->   Operation 94 'zext' 'zext_ln189_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (3.52ns)   --->   "%add_ln189 = add i64 %zext_ln189, i64 %and_ln" [src/generic/fp_generic.c:189]   --->   Operation 95 'add' 'add_ln189' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.99ns)   --->   "%xor_ln189 = xor i64 %add_ln189, i64 %zext_ln189_4" [src/generic/fp_generic.c:189]   --->   Operation 96 'xor' 'xor_ln189' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%v_load_7 = load i64 %v" [src/generic/fp_generic.c:188]   --->   Operation 97 'load' 'v_load_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:187]   --->   Operation 98 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tempReg = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:187]   --->   Operation 99 'bitconcatenate' 'tempReg' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (3.52ns)   --->   "%v_39 = add i64 %tempReg, i64 %v_load_7" [src/generic/fp_generic.c:188]   --->   Operation 100 'add' 'v_39' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg_10)   --->   "%xor_ln105 = xor i64 %shl_ln3, i64 %v_39" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 101 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg_10)   --->   "%xor_ln105_59 = xor i64 %v_load_7, i64 %shl_ln3" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 102 'xor' 'xor_ln105_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg_10)   --->   "%or_ln105 = or i64 %xor_ln105_59, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 103 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg_10)   --->   "%xor_ln105_60 = xor i64 %or_ln105, i64 %v_39" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 104 'xor' 'xor_ln105_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tempReg_10)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_60, i32 63" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 105 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg_10)   --->   "%zext_ln105_20 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 106 'zext' 'zext_ln105_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg_10 = add i64 %xor_ln189, i64 %zext_ln105_20" [src/generic/fp_generic.c:189]   --->   Operation 107 'add' 'tempReg_10' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (1.48ns)   --->   "%v_2 = select i1 %icmp_ln186, i64 %v_39, i64 %v_load_7" [src/generic/fp_generic.c:186]   --->   Operation 108 'select' 'v_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_2, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 109 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.58>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%u_load_5 = load i64 %u" [src/generic/fp_generic.c:189]   --->   Operation 110 'load' 'u_load_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (3.52ns)   --->   "%u_35 = add i64 %tempReg_10, i64 %u_load_5" [src/generic/fp_generic.c:189]   --->   Operation 111 'add' 'u_35' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%xor_ln105_62 = xor i64 %tempReg_10, i64 %u_35" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 112 'xor' 'xor_ln105_62' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%xor_ln105_63 = xor i64 %u_load_5, i64 %tempReg_10" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 113 'xor' 'xor_ln105_63' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%or_ln105_11 = or i64 %xor_ln105_63, i64 %xor_ln105_62" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 114 'or' 'or_ln105_11' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%xor_ln105_64 = xor i64 %or_ln105_11, i64 %u_35" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 115 'xor' 'xor_ln105_64' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_64, i32 63" [src/generic/fp_generic.c:189]   --->   Operation 116 'bitselect' 'tmp_41' <Predicate = (icmp_ln186)> <Delay = 0.99>
ST_9 : Operation 117 [1/1] (1.48ns)   --->   "%u_2 = select i1 %icmp_ln186, i64 %u_35, i64 %u_load_5" [src/generic/fp_generic.c:186]   --->   Operation 117 'select' 'u_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_2, i64 %u" [src/generic/fp_generic.c:178]   --->   Operation 118 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%t_load17 = load i64 %t"   --->   Operation 135 'load' 't_load17' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%u_load = load i64 %u"   --->   Operation 136 'load' 'u_load' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%v_load = load i64 %v"   --->   Operation 137 'load' 'v_load' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_39_out, i64 %v_load"   --->   Operation 138 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %u_35_out, i64 %u_load"   --->   Operation 139 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %t_out, i64 %t_load17"   --->   Operation 140 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 141 'ret' 'ret_ln0' <Predicate = (icmp_ln185)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.58>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%t_load = load i64 %t" [src/generic/fp_generic.c:190]   --->   Operation 119 'load' 't_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln178 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:178]   --->   Operation 120 'specpipeline' 'specpipeline_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%speclooptripcount_ln178 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 7, i64 3" [src/generic/fp_generic.c:178]   --->   Operation 121 'speclooptripcount' 'speclooptripcount_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln185 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [src/generic/fp_generic.c:185]   --->   Operation 122 'specloopname' 'specloopname_ln185' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node t_14)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg_10, i64 63" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 123 'bitselect' 'bit_sel' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t_14)   --->   "%xor_ln105_61 = xor i1 %bit_sel, i1 1" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 124 'xor' 'xor_ln105_61' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t_14)   --->   "%trunc_ln105_13 = trunc i64 %tempReg_10" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 125 'trunc' 'trunc_ln105_13' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node t_14)   --->   "%xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_61, i63 %trunc_ln105_13" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 126 'bitconcatenate' 'xor_ln105_s' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node t_14)   --->   "%and_ln105 = and i64 %xor_ln189, i64 %xor_ln105_s" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 127 'and' 'and_ln105' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node t_14)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63" [src/config.h:103->src/generic/fp_generic.c:189]   --->   Operation 128 'bitselect' 'tmp_40' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node t_14)   --->   "%carry_19 = or i1 %tmp_41, i1 %tmp_40" [src/generic/fp_generic.c:189]   --->   Operation 129 'or' 'carry_19' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node t_14)   --->   "%zext_ln190 = zext i1 %carry_19" [src/generic/fp_generic.c:190]   --->   Operation 130 'zext' 'zext_ln190' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (3.52ns) (out node of the LUT)   --->   "%t_14 = add i64 %t_load, i64 %zext_ln190" [src/generic/fp_generic.c:190]   --->   Operation 131 'add' 't_14' <Predicate = (icmp_ln186)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (1.48ns)   --->   "%t_2 = select i1 %icmp_ln186, i64 %t_14, i64 %t_load" [src/generic/fp_generic.c:186]   --->   Operation 132 'select' 't_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %t_2, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 133 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln185 = br void %for.body6" [src/generic/fp_generic.c:185]   --->   Operation 134 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_025]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u_024]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln185]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PKB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_39_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_35_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                          (alloca                ) [ 01111111111]
u                          (alloca                ) [ 01111111110]
v                          (alloca                ) [ 01111111110]
j                          (alloca                ) [ 01000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000]
tmp                        (read                  ) [ 00000000000]
mc_read                    (read                  ) [ 00000000000]
add_ln185_read             (read                  ) [ 00000000000]
i_7_read                   (read                  ) [ 00000000000]
u_024_read                 (read                  ) [ 00000000000]
v_025_read                 (read                  ) [ 00000000000]
store_ln177                (store                 ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
br_ln0                     (br                    ) [ 00000000000]
j_6                        (load                  ) [ 00000000000]
zext_ln185                 (zext                  ) [ 00000000000]
icmp_ln185                 (icmp                  ) [ 01111111110]
add_ln185_4                (add                   ) [ 00000000000]
br_ln185                   (br                    ) [ 00000000000]
icmp_ln186                 (icmp                  ) [ 01111111111]
shl_ln2                    (bitconcatenate        ) [ 00000000000]
zext_ln187                 (zext                  ) [ 00000000000]
add_ln187                  (add                   ) [ 00000000000]
lshr_ln5                   (partselect            ) [ 00000000000]
zext_ln187_4               (zext                  ) [ 00000000000]
PKB_addr                   (getelementptr         ) [ 01100000000]
sub_ln187                  (sub                   ) [ 00000000000]
zext_ln187_5               (zext                  ) [ 00000000000]
p503p1_1_addr              (getelementptr         ) [ 01100000000]
store_ln177                (store                 ) [ 00000000000]
PKB_load                   (load                  ) [ 00000000000]
al                         (trunc                 ) [ 01010000000]
p503p1_1_load              (load                  ) [ 00000000000]
bl                         (trunc                 ) [ 01010000000]
ah                         (partselect            ) [ 01010000000]
bh                         (partselect            ) [ 01010000000]
zext_ln105                 (zext                  ) [ 01001000000]
zext_ln110                 (zext                  ) [ 01001000000]
zext_ln105_16              (zext                  ) [ 01001000000]
zext_ln112                 (zext                  ) [ 01001000000]
albl                       (mul                   ) [ 00000000000]
trunc_ln106                (trunc                 ) [ 01000111100]
albh                       (mul                   ) [ 00000000000]
trunc_ln106_31             (trunc                 ) [ 01000100000]
ahbl                       (mul                   ) [ 00000000000]
trunc_ln106_32             (trunc                 ) [ 01000100000]
ahbh                       (mul                   ) [ 00000000000]
trunc_ln106_33             (trunc                 ) [ 01000100000]
tmp_s                      (partselect            ) [ 01000100000]
tmp_37                     (partselect            ) [ 01000100000]
trunc_ln106_s              (partselect            ) [ 01000110000]
tmp_38                     (partselect            ) [ 01000111000]
zext_ln106                 (zext                  ) [ 00000000000]
zext_ln123                 (zext                  ) [ 00000000000]
zext_ln123_14              (zext                  ) [ 00000000000]
add_ln123                  (add                   ) [ 00000000000]
zext_ln123_15              (zext                  ) [ 00000000000]
temp                       (add                   ) [ 00000000000]
tmp_36                     (partselect            ) [ 01000010000]
trunc_ln125                (trunc                 ) [ 01000011100]
zext_ln106_15              (zext                  ) [ 00000000000]
zext_ln130                 (zext                  ) [ 00000000000]
add_ln130                  (add                   ) [ 01000010000]
zext_ln106_14              (zext                  ) [ 00000000000]
zext_ln130_14              (zext                  ) [ 00000000000]
add_ln130_15               (add                   ) [ 00000000000]
zext_ln130_15              (zext                  ) [ 00000000000]
temp_10                    (add                   ) [ 00000000000]
trunc_ln105                (trunc                 ) [ 01000001000]
tmp_39                     (partselect            ) [ 01000001000]
and_ln                     (bitconcatenate        ) [ 00000000000]
and_ln189_4                (bitconcatenate        ) [ 00000000000]
zext_ln189                 (zext                  ) [ 00000000000]
zext_ln189_4               (zext                  ) [ 00000000000]
add_ln189                  (add                   ) [ 00000000000]
xor_ln189                  (xor                   ) [ 01000000111]
v_load_7                   (load                  ) [ 00000000000]
shl_ln3                    (bitconcatenate        ) [ 00000000000]
tempReg                    (bitconcatenate        ) [ 00000000000]
v_39                       (add                   ) [ 00000000000]
xor_ln105                  (xor                   ) [ 00000000000]
xor_ln105_59               (xor                   ) [ 00000000000]
or_ln105                   (or                    ) [ 00000000000]
xor_ln105_60               (xor                   ) [ 00000000000]
carry                      (bitselect             ) [ 00000000000]
zext_ln105_20              (zext                  ) [ 00000000000]
tempReg_10                 (add                   ) [ 01000000011]
v_2                        (select                ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
u_load_5                   (load                  ) [ 00000000000]
u_35                       (add                   ) [ 00000000000]
xor_ln105_62               (xor                   ) [ 00000000000]
xor_ln105_63               (xor                   ) [ 00000000000]
or_ln105_11                (or                    ) [ 00000000000]
xor_ln105_64               (xor                   ) [ 00000000000]
tmp_41                     (bitselect             ) [ 01000000001]
u_2                        (select                ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
t_load                     (load                  ) [ 00000000000]
specpipeline_ln178         (specpipeline          ) [ 00000000000]
speclooptripcount_ln178    (speclooptripcount     ) [ 00000000000]
specloopname_ln185         (specloopname          ) [ 00000000000]
bit_sel                    (bitselect             ) [ 00000000000]
xor_ln105_61               (xor                   ) [ 00000000000]
trunc_ln105_13             (trunc                 ) [ 00000000000]
xor_ln105_s                (bitconcatenate        ) [ 00000000000]
and_ln105                  (and                   ) [ 00000000000]
tmp_40                     (bitselect             ) [ 00000000000]
carry_19                   (or                    ) [ 00000000000]
zext_ln190                 (zext                  ) [ 00000000000]
t_14                       (add                   ) [ 00000000000]
t_2                        (select                ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
br_ln185                   (br                    ) [ 00000000000]
t_load17                   (load                  ) [ 00000000000]
u_load                     (load                  ) [ 00000000000]
v_load                     (load                  ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
ret_ln0                    (ret                   ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_025">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_025"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="u_024">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_024"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_7"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln185">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln185"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mc">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="PKB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PKB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="empty">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v_39_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_39_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="u_35_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_35_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="t_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p503p1_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="t_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="u_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="v_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="j_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="0" index="1" bw="3" slack="0"/>
<pin id="111" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="mc_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="0"/>
<pin id="116" dir="0" index="1" bw="9" slack="0"/>
<pin id="117" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mc_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln185_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln185_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_7_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="3" slack="0"/>
<pin id="129" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_7_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="u_024_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_024_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="v_025_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_025_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="64" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln0_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="0"/>
<pin id="154" dir="0" index="2" bw="64" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln0_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="0" index="2" bw="64" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="165" class="1004" name="PKB_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="6" slack="0"/>
<pin id="169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PKB_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p503p1_1_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503p1_1_addr/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503p1_1_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln177_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln178_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln178_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln178_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="j_6_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_6/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln185_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln185_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln185_4_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185_4/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln186_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="shl_ln2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln187_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln187_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="0" index="1" bw="9" slack="0"/>
<pin id="267" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="lshr_ln5_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="0" index="1" bw="9" slack="0"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="0" index="3" bw="5" slack="0"/>
<pin id="275" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln187_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_4/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sub_ln187_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln187/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln187_5_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_5/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln177_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="0" index="1" bw="3" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="al_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="bl_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="ah_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="64" slack="0"/>
<pin id="312" dir="0" index="2" bw="7" slack="0"/>
<pin id="313" dir="0" index="3" bw="7" slack="0"/>
<pin id="314" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="bh_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="0" index="2" bw="7" slack="0"/>
<pin id="323" dir="0" index="3" bw="7" slack="0"/>
<pin id="324" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln105_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln110_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln105_16_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_16/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln112_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="trunc_ln106_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="0"/>
<pin id="351" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="trunc_ln106_31_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="0"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_31/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln106_32_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_32/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln106_33_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="0"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_33/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_s_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="64" slack="0"/>
<pin id="368" dir="0" index="2" bw="7" slack="0"/>
<pin id="369" dir="0" index="3" bw="7" slack="0"/>
<pin id="370" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_37_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="64" slack="0"/>
<pin id="378" dir="0" index="2" bw="7" slack="0"/>
<pin id="379" dir="0" index="3" bw="7" slack="0"/>
<pin id="380" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln106_s_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="64" slack="0"/>
<pin id="388" dir="0" index="2" bw="7" slack="0"/>
<pin id="389" dir="0" index="3" bw="7" slack="0"/>
<pin id="390" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln106_s/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_38_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="64" slack="0"/>
<pin id="398" dir="0" index="2" bw="7" slack="0"/>
<pin id="399" dir="0" index="3" bw="7" slack="0"/>
<pin id="400" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln106_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln123_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln123_14_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_14/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln123_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln123_15_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="33" slack="0"/>
<pin id="422" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_15/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="temp_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="33" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_36_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="0"/>
<pin id="432" dir="0" index="1" bw="34" slack="0"/>
<pin id="433" dir="0" index="2" bw="7" slack="0"/>
<pin id="434" dir="0" index="3" bw="7" slack="0"/>
<pin id="435" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="trunc_ln125_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="34" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln106_15_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_15/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln130_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln130_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln106_14_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_14/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln130_14_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="33" slack="1"/>
<pin id="461" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_14/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln130_15_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="2"/>
<pin id="464" dir="0" index="1" bw="2" slack="0"/>
<pin id="465" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_15/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln130_15_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_15/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="temp_10_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="33" slack="0"/>
<pin id="474" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_10/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="trunc_ln105_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="34" slack="0"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_39_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="2" slack="0"/>
<pin id="483" dir="0" index="1" bw="34" slack="0"/>
<pin id="484" dir="0" index="2" bw="7" slack="0"/>
<pin id="485" dir="0" index="3" bw="7" slack="0"/>
<pin id="486" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="and_ln_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="3"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="and_ln189_4_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="34" slack="0"/>
<pin id="500" dir="0" index="1" bw="2" slack="1"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln189_4/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln189_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="34" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln189_4_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_4/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln189_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="34" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="0"/>
<pin id="515" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="xor_ln189_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln189/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="v_load_7_load_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="7"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load_7/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="shl_ln3_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="3"/>
<pin id="530" dir="0" index="2" bw="1" slack="0"/>
<pin id="531" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tempReg_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="3"/>
<pin id="537" dir="0" index="2" bw="32" slack="4"/>
<pin id="538" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="v_39_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="0"/>
<pin id="542" dir="0" index="1" bw="64" slack="0"/>
<pin id="543" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_39/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="xor_ln105_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="0"/>
<pin id="548" dir="0" index="1" bw="64" slack="0"/>
<pin id="549" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="xor_ln105_59_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="0"/>
<pin id="554" dir="0" index="1" bw="64" slack="0"/>
<pin id="555" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_59/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="or_ln105_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="0"/>
<pin id="560" dir="0" index="1" bw="64" slack="0"/>
<pin id="561" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="564" class="1004" name="xor_ln105_60_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="0"/>
<pin id="567" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_60/8 "/>
</bind>
</comp>

<comp id="570" class="1004" name="carry_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="64" slack="0"/>
<pin id="573" dir="0" index="2" bw="7" slack="0"/>
<pin id="574" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln105_20_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_20/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tempReg_10_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="1"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg_10/8 "/>
</bind>
</comp>

<comp id="587" class="1004" name="v_2_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="7"/>
<pin id="589" dir="0" index="1" bw="64" slack="0"/>
<pin id="590" dir="0" index="2" bw="64" slack="0"/>
<pin id="591" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_2/8 "/>
</bind>
</comp>

<comp id="594" class="1004" name="store_ln178_store_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="0"/>
<pin id="596" dir="0" index="1" bw="64" slack="7"/>
<pin id="597" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="u_load_5_load_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="8"/>
<pin id="601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_load_5/9 "/>
</bind>
</comp>

<comp id="602" class="1004" name="u_35_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="1"/>
<pin id="604" dir="0" index="1" bw="64" slack="0"/>
<pin id="605" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u_35/9 "/>
</bind>
</comp>

<comp id="607" class="1004" name="xor_ln105_62_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="1"/>
<pin id="609" dir="0" index="1" bw="64" slack="0"/>
<pin id="610" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_62/9 "/>
</bind>
</comp>

<comp id="612" class="1004" name="xor_ln105_63_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="64" slack="0"/>
<pin id="614" dir="0" index="1" bw="64" slack="1"/>
<pin id="615" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_63/9 "/>
</bind>
</comp>

<comp id="617" class="1004" name="or_ln105_11_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="64" slack="0"/>
<pin id="619" dir="0" index="1" bw="64" slack="0"/>
<pin id="620" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_11/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="xor_ln105_64_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="0"/>
<pin id="625" dir="0" index="1" bw="64" slack="0"/>
<pin id="626" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_64/9 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_41_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="64" slack="0"/>
<pin id="632" dir="0" index="2" bw="7" slack="0"/>
<pin id="633" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/9 "/>
</bind>
</comp>

<comp id="637" class="1004" name="u_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="8"/>
<pin id="639" dir="0" index="1" bw="64" slack="0"/>
<pin id="640" dir="0" index="2" bw="64" slack="0"/>
<pin id="641" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u_2/9 "/>
</bind>
</comp>

<comp id="644" class="1004" name="store_ln178_store_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="0"/>
<pin id="646" dir="0" index="1" bw="64" slack="8"/>
<pin id="647" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/9 "/>
</bind>
</comp>

<comp id="649" class="1004" name="t_load_load_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="9"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/10 "/>
</bind>
</comp>

<comp id="652" class="1004" name="bit_sel_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="64" slack="2"/>
<pin id="655" dir="0" index="2" bw="7" slack="0"/>
<pin id="656" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/10 "/>
</bind>
</comp>

<comp id="659" class="1004" name="xor_ln105_61_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_61/10 "/>
</bind>
</comp>

<comp id="665" class="1004" name="trunc_ln105_13_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="64" slack="2"/>
<pin id="667" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_13/10 "/>
</bind>
</comp>

<comp id="668" class="1004" name="xor_ln105_s_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="64" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="0" index="2" bw="63" slack="0"/>
<pin id="672" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_s/10 "/>
</bind>
</comp>

<comp id="676" class="1004" name="and_ln105_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="64" slack="3"/>
<pin id="678" dir="0" index="1" bw="64" slack="0"/>
<pin id="679" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/10 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_40_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="64" slack="0"/>
<pin id="684" dir="0" index="2" bw="7" slack="0"/>
<pin id="685" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/10 "/>
</bind>
</comp>

<comp id="689" class="1004" name="carry_19_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="1"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="carry_19/10 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln190_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln190/10 "/>
</bind>
</comp>

<comp id="698" class="1004" name="t_14_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_14/10 "/>
</bind>
</comp>

<comp id="704" class="1004" name="t_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="9"/>
<pin id="706" dir="0" index="1" bw="64" slack="0"/>
<pin id="707" dir="0" index="2" bw="64" slack="0"/>
<pin id="708" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_2/10 "/>
</bind>
</comp>

<comp id="711" class="1004" name="store_ln178_store_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="64" slack="0"/>
<pin id="713" dir="0" index="1" bw="64" slack="9"/>
<pin id="714" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="716" class="1004" name="t_load17_load_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="64" slack="8"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load17/9 "/>
</bind>
</comp>

<comp id="720" class="1004" name="u_load_load_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="64" slack="8"/>
<pin id="722" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_load/9 "/>
</bind>
</comp>

<comp id="724" class="1004" name="v_load_load_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="8"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/9 "/>
</bind>
</comp>

<comp id="728" class="1005" name="t_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="64" slack="0"/>
<pin id="730" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="736" class="1005" name="u_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="64" slack="0"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="744" class="1005" name="v_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="64" slack="0"/>
<pin id="746" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="752" class="1005" name="j_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="3" slack="0"/>
<pin id="754" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="759" class="1005" name="icmp_ln185_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="8"/>
<pin id="761" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln185 "/>
</bind>
</comp>

<comp id="763" class="1005" name="icmp_ln186_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="7"/>
<pin id="765" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln186 "/>
</bind>
</comp>

<comp id="770" class="1005" name="PKB_addr_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="6" slack="1"/>
<pin id="772" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PKB_addr "/>
</bind>
</comp>

<comp id="775" class="1005" name="p503p1_1_addr_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="3" slack="1"/>
<pin id="777" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503p1_1_addr "/>
</bind>
</comp>

<comp id="780" class="1005" name="al_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="1"/>
<pin id="782" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="785" class="1005" name="bl_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="790" class="1005" name="ah_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="795" class="1005" name="bh_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="1"/>
<pin id="797" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="800" class="1005" name="zext_ln105_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="64" slack="1"/>
<pin id="802" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="806" class="1005" name="zext_ln110_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="64" slack="1"/>
<pin id="808" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="812" class="1005" name="zext_ln105_16_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="64" slack="1"/>
<pin id="814" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_16 "/>
</bind>
</comp>

<comp id="818" class="1005" name="zext_ln112_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="64" slack="1"/>
<pin id="820" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="824" class="1005" name="trunc_ln106_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="4"/>
<pin id="826" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="829" class="1005" name="trunc_ln106_31_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="1"/>
<pin id="831" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_31 "/>
</bind>
</comp>

<comp id="834" class="1005" name="trunc_ln106_32_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_32 "/>
</bind>
</comp>

<comp id="839" class="1005" name="trunc_ln106_33_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="1"/>
<pin id="841" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_33 "/>
</bind>
</comp>

<comp id="844" class="1005" name="tmp_s_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="1"/>
<pin id="846" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="849" class="1005" name="tmp_37_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="1"/>
<pin id="851" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="854" class="1005" name="trunc_ln106_s_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="2"/>
<pin id="856" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_s "/>
</bind>
</comp>

<comp id="859" class="1005" name="tmp_38_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="3"/>
<pin id="861" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="864" class="1005" name="tmp_36_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="2" slack="1"/>
<pin id="866" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="869" class="1005" name="trunc_ln125_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="3"/>
<pin id="871" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="875" class="1005" name="add_ln130_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="33" slack="1"/>
<pin id="877" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="880" class="1005" name="trunc_ln105_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="1"/>
<pin id="882" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln105 "/>
</bind>
</comp>

<comp id="885" class="1005" name="tmp_39_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="2" slack="1"/>
<pin id="887" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="890" class="1005" name="xor_ln189_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="64" slack="1"/>
<pin id="892" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln189 "/>
</bind>
</comp>

<comp id="896" class="1005" name="tempReg_10_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="64" slack="1"/>
<pin id="898" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg_10 "/>
</bind>
</comp>

<comp id="905" class="1005" name="tmp_41_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="1"/>
<pin id="907" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="90" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="90" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="90" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="138" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="132" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="36" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="227" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="126" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="227" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="230" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="120" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="227" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="114" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="42" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="264" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="46" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="283"><net_src comp="270" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="289"><net_src comp="108" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="227" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="300"><net_src comp="240" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="172" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="185" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="172" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="54" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="325"><net_src comp="50" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="185" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="52" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="54" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="337"><net_src comp="334" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="342"><net_src comp="339" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="347"><net_src comp="344" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="352"><net_src comp="191" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="195" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="199" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="203" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="50" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="191" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="52" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="54" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="381"><net_src comp="50" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="199" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="52" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="384"><net_src comp="54" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="391"><net_src comp="50" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="195" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="52" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="54" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="401"><net_src comp="50" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="203" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="52" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="404"><net_src comp="54" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="411" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="405" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="436"><net_src comp="56" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="424" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="52" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="58" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="443"><net_src comp="424" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="454"><net_src comp="447" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="444" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="466"><net_src comp="456" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="462" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="467" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="459" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="56" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="471" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="52" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="490"><net_src comp="58" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="496"><net_src comp="60" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="48" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="503"><net_src comp="62" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="48" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="508"><net_src comp="498" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="516"><net_src comp="505" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="491" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="509" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="532"><net_src comp="60" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="48" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="539"><net_src comp="60" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="544"><net_src comp="534" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="524" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="527" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="540" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="524" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="527" pin="3"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="546" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="540" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="64" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="564" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="54" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="581"><net_src comp="570" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="578" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="540" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="593"><net_src comp="524" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="598"><net_src comp="587" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="606"><net_src comp="599" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="602" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="599" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="612" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="607" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="602" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="634"><net_src comp="64" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="623" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="54" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="642"><net_src comp="602" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="643"><net_src comp="599" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="648"><net_src comp="637" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="657"><net_src comp="82" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="84" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="663"><net_src comp="652" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="86" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="673"><net_src comp="88" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="659" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="665" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="680"><net_src comp="668" pin="3"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="64" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="676" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="54" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="693"><net_src comp="681" pin="3"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="689" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="649" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="694" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="709"><net_src comp="698" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="710"><net_src comp="649" pin="1"/><net_sink comp="704" pin=2"/></net>

<net id="715"><net_src comp="704" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="719"><net_src comp="716" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="723"><net_src comp="720" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="727"><net_src comp="724" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="731"><net_src comp="92" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="734"><net_src comp="728" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="735"><net_src comp="728" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="739"><net_src comp="96" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="742"><net_src comp="736" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="743"><net_src comp="736" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="747"><net_src comp="100" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="751"><net_src comp="744" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="755"><net_src comp="104" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="758"><net_src comp="752" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="762"><net_src comp="234" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="246" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="769"><net_src comp="763" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="773"><net_src comp="165" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="778"><net_src comp="178" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="783"><net_src comp="301" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="788"><net_src comp="305" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="793"><net_src comp="309" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="798"><net_src comp="319" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="803"><net_src comp="329" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="809"><net_src comp="334" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="815"><net_src comp="339" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="821"><net_src comp="344" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="827"><net_src comp="349" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="832"><net_src comp="353" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="837"><net_src comp="357" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="842"><net_src comp="361" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="847"><net_src comp="365" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="852"><net_src comp="375" pin="4"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="857"><net_src comp="385" pin="4"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="862"><net_src comp="395" pin="4"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="867"><net_src comp="430" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="872"><net_src comp="440" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="878"><net_src comp="450" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="883"><net_src comp="477" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="888"><net_src comp="481" pin="4"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="893"><net_src comp="518" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="899"><net_src comp="582" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="902"><net_src comp="896" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="903"><net_src comp="896" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="904"><net_src comp="896" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="908"><net_src comp="629" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="689" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: PKB | {}
	Port: v_39_out | {9 }
	Port: u_35_out | {9 }
	Port: t_out | {9 }
	Port: p503p1_1 | {}
 - Input state : 
	Port: rdc_mont.2_Pipeline_VITIS_LOOP_185_3 : v_025 | {1 }
	Port: rdc_mont.2_Pipeline_VITIS_LOOP_185_3 : u_024 | {1 }
	Port: rdc_mont.2_Pipeline_VITIS_LOOP_185_3 : i_7 | {1 }
	Port: rdc_mont.2_Pipeline_VITIS_LOOP_185_3 : add_ln185 | {1 }
	Port: rdc_mont.2_Pipeline_VITIS_LOOP_185_3 : mc | {1 }
	Port: rdc_mont.2_Pipeline_VITIS_LOOP_185_3 : PKB | {1 2 }
	Port: rdc_mont.2_Pipeline_VITIS_LOOP_185_3 : empty | {1 }
	Port: rdc_mont.2_Pipeline_VITIS_LOOP_185_3 : p503p1_1 | {1 2 }
  - Chain level:
	State 1
		store_ln177 : 1
		store_ln178 : 1
		j_6 : 1
		zext_ln185 : 2
		icmp_ln185 : 2
		add_ln185_4 : 2
		br_ln185 : 3
		icmp_ln186 : 3
		shl_ln2 : 2
		zext_ln187 : 3
		add_ln187 : 4
		lshr_ln5 : 5
		zext_ln187_4 : 6
		PKB_addr : 7
		PKB_load : 8
		sub_ln187 : 2
		zext_ln187_5 : 3
		p503p1_1_addr : 4
		p503p1_1_load : 5
		store_ln177 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_31 : 1
		trunc_ln106_32 : 1
		trunc_ln106_33 : 1
		tmp_s : 1
		tmp_37 : 1
		trunc_ln106_s : 1
		tmp_38 : 1
	State 5
		add_ln123 : 1
		zext_ln123_15 : 2
		temp : 3
		tmp_36 : 4
		trunc_ln125 : 4
		add_ln130 : 1
	State 6
		add_ln130_15 : 1
		zext_ln130_15 : 2
		temp_10 : 3
		trunc_ln105 : 4
		tmp_39 : 4
	State 7
		zext_ln189 : 1
		add_ln189 : 2
		xor_ln189 : 3
	State 8
		v_39 : 1
		xor_ln105 : 2
		xor_ln105_59 : 1
		or_ln105 : 2
		xor_ln105_60 : 2
		carry : 2
		zext_ln105_20 : 3
		tempReg_10 : 4
		v_2 : 2
		store_ln178 : 3
	State 9
		u_35 : 1
		xor_ln105_62 : 2
		xor_ln105_63 : 1
		or_ln105_11 : 2
		xor_ln105_64 : 2
		tmp_41 : 2
		u_2 : 2
		store_ln178 : 3
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln105_61 : 1
		xor_ln105_s : 1
		and_ln105 : 2
		tmp_40 : 2
		carry_19 : 3
		zext_ln190 : 3
		t_14 : 4
		t_2 : 5
		store_ln178 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_191         |    4    |   165   |    50   |
|    mul   |         grp_fu_195         |    4    |   165   |    50   |
|          |         grp_fu_199         |    4    |   165   |    50   |
|          |         grp_fu_203         |    4    |   165   |    50   |
|----------|----------------------------|---------|---------|---------|
|          |     add_ln185_4_fu_240     |    0    |    0    |    11   |
|          |      add_ln187_fu_264      |    0    |    0    |    14   |
|          |      add_ln123_fu_414      |    0    |    0    |    39   |
|          |         temp_fu_424        |    0    |    0    |    40   |
|          |      add_ln130_fu_450      |    0    |    0    |    39   |
|    add   |     add_ln130_15_fu_462    |    0    |    0    |    39   |
|          |       temp_10_fu_471       |    0    |    0    |    40   |
|          |      add_ln189_fu_512      |    0    |    0    |    71   |
|          |         v_39_fu_540        |    0    |    0    |    71   |
|          |      tempReg_10_fu_582     |    0    |    0    |    71   |
|          |         u_35_fu_602        |    0    |    0    |    71   |
|          |         t_14_fu_698        |    0    |    0    |    71   |
|----------|----------------------------|---------|---------|---------|
|          |      xor_ln189_fu_518      |    0    |    0    |    64   |
|          |      xor_ln105_fu_546      |    0    |    0    |    64   |
|          |     xor_ln105_59_fu_552    |    0    |    0    |    64   |
|    xor   |     xor_ln105_60_fu_564    |    0    |    0    |    64   |
|          |     xor_ln105_62_fu_607    |    0    |    0    |    64   |
|          |     xor_ln105_63_fu_612    |    0    |    0    |    64   |
|          |     xor_ln105_64_fu_623    |    0    |    0    |    64   |
|          |     xor_ln105_61_fu_659    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |         v_2_fu_587         |    0    |    0    |    64   |
|  select  |         u_2_fu_637         |    0    |    0    |    64   |
|          |         t_2_fu_704         |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln105_fu_558      |    0    |    0    |    64   |
|    or    |     or_ln105_11_fu_617     |    0    |    0    |    64   |
|          |       carry_19_fu_689      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    and   |      and_ln105_fu_676      |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln185_fu_234     |    0    |    0    |    11   |
|          |      icmp_ln186_fu_246     |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|    sub   |      sub_ln187_fu_285      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_read_fu_108      |    0    |    0    |    0    |
|          |     mc_read_read_fu_114    |    0    |    0    |    0    |
|   read   | add_ln185_read_read_fu_120 |    0    |    0    |    0    |
|          |    i_7_read_read_fu_126    |    0    |    0    |    0    |
|          |   u_024_read_read_fu_132   |    0    |    0    |    0    |
|          |   v_025_read_read_fu_138   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   write_ln0_write_fu_144   |    0    |    0    |    0    |
|   write  |   write_ln0_write_fu_151   |    0    |    0    |    0    |
|          |   write_ln0_write_fu_158   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln185_fu_230     |    0    |    0    |    0    |
|          |      zext_ln187_fu_260     |    0    |    0    |    0    |
|          |     zext_ln187_4_fu_280    |    0    |    0    |    0    |
|          |     zext_ln187_5_fu_291    |    0    |    0    |    0    |
|          |      zext_ln105_fu_329     |    0    |    0    |    0    |
|          |      zext_ln110_fu_334     |    0    |    0    |    0    |
|          |    zext_ln105_16_fu_339    |    0    |    0    |    0    |
|          |      zext_ln112_fu_344     |    0    |    0    |    0    |
|          |      zext_ln106_fu_405     |    0    |    0    |    0    |
|          |      zext_ln123_fu_408     |    0    |    0    |    0    |
|   zext   |    zext_ln123_14_fu_411    |    0    |    0    |    0    |
|          |    zext_ln123_15_fu_420    |    0    |    0    |    0    |
|          |    zext_ln106_15_fu_444    |    0    |    0    |    0    |
|          |      zext_ln130_fu_447     |    0    |    0    |    0    |
|          |    zext_ln106_14_fu_456    |    0    |    0    |    0    |
|          |    zext_ln130_14_fu_459    |    0    |    0    |    0    |
|          |    zext_ln130_15_fu_467    |    0    |    0    |    0    |
|          |      zext_ln189_fu_505     |    0    |    0    |    0    |
|          |     zext_ln189_4_fu_509    |    0    |    0    |    0    |
|          |    zext_ln105_20_fu_578    |    0    |    0    |    0    |
|          |      zext_ln190_fu_694     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       shl_ln2_fu_252       |    0    |    0    |    0    |
|          |        and_ln_fu_491       |    0    |    0    |    0    |
|bitconcatenate|     and_ln189_4_fu_498     |    0    |    0    |    0    |
|          |       shl_ln3_fu_527       |    0    |    0    |    0    |
|          |       tempReg_fu_534       |    0    |    0    |    0    |
|          |     xor_ln105_s_fu_668     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       lshr_ln5_fu_270      |    0    |    0    |    0    |
|          |          ah_fu_309         |    0    |    0    |    0    |
|          |          bh_fu_319         |    0    |    0    |    0    |
|          |        tmp_s_fu_365        |    0    |    0    |    0    |
|partselect|        tmp_37_fu_375       |    0    |    0    |    0    |
|          |    trunc_ln106_s_fu_385    |    0    |    0    |    0    |
|          |        tmp_38_fu_395       |    0    |    0    |    0    |
|          |        tmp_36_fu_430       |    0    |    0    |    0    |
|          |        tmp_39_fu_481       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |          al_fu_301         |    0    |    0    |    0    |
|          |          bl_fu_305         |    0    |    0    |    0    |
|          |     trunc_ln106_fu_349     |    0    |    0    |    0    |
|          |    trunc_ln106_31_fu_353   |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_32_fu_357   |    0    |    0    |    0    |
|          |    trunc_ln106_33_fu_361   |    0    |    0    |    0    |
|          |     trunc_ln125_fu_440     |    0    |    0    |    0    |
|          |     trunc_ln105_fu_477     |    0    |    0    |    0    |
|          |    trunc_ln105_13_fu_665   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        carry_fu_570        |    0    |    0    |    0    |
| bitselect|        tmp_41_fu_629       |    0    |    0    |    0    |
|          |       bit_sel_fu_652       |    0    |    0    |    0    |
|          |        tmp_40_fu_681       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    16   |   660   |   1648  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   PKB_addr_reg_770   |    6   |
|   add_ln130_reg_875  |   33   |
|      ah_reg_790      |   32   |
|      al_reg_780      |   32   |
|      bh_reg_795      |   32   |
|      bl_reg_785      |   32   |
|  icmp_ln185_reg_759  |    1   |
|  icmp_ln186_reg_763  |    1   |
|       j_reg_752      |    3   |
| p503p1_1_addr_reg_775|    3   |
|       t_reg_728      |   64   |
|  tempReg_10_reg_896  |   64   |
|    tmp_36_reg_864    |    2   |
|    tmp_37_reg_849    |   32   |
|    tmp_38_reg_859    |   32   |
|    tmp_39_reg_885    |    2   |
|    tmp_41_reg_905    |    1   |
|     tmp_s_reg_844    |   32   |
|  trunc_ln105_reg_880 |   32   |
|trunc_ln106_31_reg_829|   32   |
|trunc_ln106_32_reg_834|   32   |
|trunc_ln106_33_reg_839|   32   |
|  trunc_ln106_reg_824 |   32   |
| trunc_ln106_s_reg_854|   32   |
|  trunc_ln125_reg_869 |   32   |
|       u_reg_736      |   64   |
|       v_reg_744      |   64   |
|   xor_ln189_reg_890  |   64   |
| zext_ln105_16_reg_812|   64   |
|  zext_ln105_reg_800  |   64   |
|  zext_ln110_reg_806  |   64   |
|  zext_ln112_reg_818  |   64   |
+----------------------+--------+
|         Total        |  1076  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_172 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_185 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_191    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_191    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_195    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_195    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_199    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_199    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_203    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_203    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   530  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1648  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1076  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1736  |  1738  |
+-----------+--------+--------+--------+--------+
