---
layout:     post
title:      "axi_gpio使用"

date:       2018-04-02
author:     "XiongWei"
header-img: "img/post-bg-2018.jpg"
catalog: true
tags:
    - FPGA
---
拿到开发资料从第一个hello world开始，分析其中的代码，与硬件架构：ZYNQ 是一个 ARM 和 FPGA 紧密融合的全编程片上系统，不实现 PS 和 PL 部分的协同设计，如何体现 ZYNQ 芯片的优越性呢！这里主要介绍实现 PS 端和 PL 的数据通信

# 1，建立工程，生成硬件系统的框架如下，然后再导入到SDK，在软件中实现编程。 #  

![](http://githubblogpic.oss-cn-huhehaote.aliyuncs.com/2018-04-02/hello world.png)

# 2，生成的SDK软件环境如下，包含了软件工程代码，bsp，硬件warpper组成。 #

![](http://githubblogpic.oss-cn-huhehaote.aliyuncs.com/2018-04-02/hello world2.png)

# 3，代码分析，导入模板工程的example，分析原理： #

			/******************************************************************************
			*
			* Copyright (C) 2002 - 2014 Xilinx, Inc.  All rights reserved.
			*
			* Permission is hereby granted, free of charge, to any person obtaining a copy
			* of this software and associated documentation files (the "Software"), to deal
			* in the Software without restriction, including without limitation the rights
			* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
			* copies of the Software, and to permit persons to whom the Software is
			* furnished to do so, subject to the following conditions:
			*
			* The above copyright notice and this permission notice shall be included in
			* all copies or substantial portions of the Software.
			*
			* Use of the Software is limited solely to applications:
			* (a) running on a Xilinx device, or
			* (b) that interact with a Xilinx device through a bus or interconnect.
			*
			* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
			* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
			* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
			* XILINX  BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
			* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
			* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
			* SOFTWARE.
			*
			* Except as contained in this notice, the name of the Xilinx shall not be used
			* in advertising or otherwise to promote the sale, use or other dealings in
			* this Software without prior written authorization from Xilinx.
			*
			******************************************************************************/
			/*****************************************************************************/
			/**
			* @file xgpio_example.c
			*
			* This file contains a design example using the GPIO driver (XGpio) and hardware
			* device.  It only uses a channel 1 of a GPIO device.
			*
			* This example can be ran on the Xilinx ML300 board using the Prototype Pins &
			* LEDs of the board connected to the GPIO.
			*
			* <pre>
			* MODIFICATION HISTORY:
			*
			* Ver   Who  Date     Changes
			* ----- ---- -------- -----------------------------------------------
			* 1.00a rmm  03/13/02 First release
			* 1.00a rpm  08/04/03 Removed second example and invalid macro calls
			* 2.00a jhl  12/15/03 Added support for dual channels
			* 2.00a sv   04/20/05 Minor changes to comply to Doxygen and coding guidelines
			* 3.00a ktn  11/20/09 Minor changes as per coding guidelines.
			*
			* </pre>
			******************************************************************************/
			
			/***************************** Include Files *********************************/
			
			#include "xparameters.h"
			#include "xgpio.h"
			
			
			/************************** Constant Definitions *****************************/
			
			#define LED 0x01   /* Assumes bit 0 of GPIO is connected to an LED  */
			
			/*
			 * The following constant maps to the name of the hardware instances that
			 * were created in the EDK XPS system.
			 */
			#define GPIO_EXAMPLE_DEVICE_ID  XPAR_LEDS_POSITIONS_DEVICE_ID
			
			/*
			 * The following constant is used to wait after an LED is turned on to make
			 * sure that it is visible to the human eye.  This constant might need to be
			 * tuned for faster or slower processor speeds.
			 */
			#define LED_DELAY     1000000
			
			/*
			 * The following constant is used to determine which channel of the GPIO is
			 * used for the LED if there are 2 channels supported.
			 */
			#define LED_CHANNEL 1
			
			/**************************** Type Definitions *******************************/
			
			
			/***************** Macros (Inline Functions) Definitions *********************/
			
			#ifdef PRE_2_00A_APPLICATION
			
			/*
			 * The following macros are provided to allow an application to compile that
			 * uses an older version of the driver (pre 2.00a) which did not have a channel
			 * parameter. Note that the channel parameter is fixed as channel 1.
			 */
			#define XGpio_SetDataDirection(InstancePtr, DirectionMask) \
			        XGpio_SetDataDirection(InstancePtr, LED_CHANNEL, DirectionMask)
			
			#define XGpio_DiscreteRead(InstancePtr) \
			        XGpio_DiscreteRead(InstancePtr, LED_CHANNEL)
			
			#define XGpio_DiscreteWrite(InstancePtr, Mask) \
			        XGpio_DiscreteWrite(InstancePtr, LED_CHANNEL, Mask)
			
			#define XGpio_DiscreteSet(InstancePtr, Mask) \
			        XGpio_DiscreteSet(InstancePtr, LED_CHANNEL, Mask)
			
			#endif
			
			/************************** Function Prototypes ******************************/
			
			
			/************************** Variable Definitions *****************************/
			
			/*
			 * The following are declared globally so they are zeroed and so they are
			 * easily accessible from a debugger
			 */
			
			XGpio Gpio; /* The Instance of the GPIO Driver */
			
			/*****************************************************************************/
			/**
			*
			* The purpose of this function is to illustrate how to use the GPIO level 1
			* driver to turn on and off an LED.
			*
			* @param	None
			*
			* @return	XST_FAILURE to indicate that the GPIO Intialisation had failed.
			*
			* @note		This function will not return if the test is running.
			*
			******************************************************************************/
			int main(void)
			{
				u32 Data;
				int Status;
				volatile int Delay;
			
				/*
				 * Initialize the GPIO driver
				 */
				Status = XGpio_Initialize(&Gpio, GPIO_EXAMPLE_DEVICE_ID);
				if (Status != XST_SUCCESS) {
					return XST_FAILURE;
				}
			
				/*
				 * Set the direction for all signals to be inputs except the
				 * LED output
				 */
				XGpio_SetDataDirection(&Gpio, LED_CHANNEL, ~LED);
			
				/* Loop forever blinking the LED */
			
				while (1) {
					/*
					 * Read the state of the data so that only the LED state can be
					 * modified
					 */
					Data = XGpio_DiscreteRead(&Gpio, LED_CHANNEL);
			
					/*
					 * Set the LED to the opposite state such that it blinks using
					 * the first method, two methods are used for illustration
					 * purposes only
					 */
					if (Data & LED) {
						XGpio_DiscreteWrite(&Gpio, LED_CHANNEL, Data & ~LED);
					} else {
						XGpio_DiscreteWrite(&Gpio, LED_CHANNEL, Data | LED);
					}
			
					/* Wait a small amount of time so the LED is visible */
			
					for (Delay = 0; Delay < LED_DELAY; Delay++);
			
					/*
					 * Read the state of the data so that only the LED state can be
					 * modified
					 */
					Data = XGpio_DiscreteRead(&Gpio, LED_CHANNEL);
			
					/*
					 * Set the LED to the opposite state such that it blinks using
					 * the other API functions
					 */
					if (Data & LED) {
						XGpio_DiscreteClear(&Gpio, LED_CHANNEL, LED);
					} else {
						XGpio_DiscreteSet(&Gpio, LED_CHANNEL, LED);
					}
			
					/* Wait a small amount of time so the LED is visible */
			
					for (Delay = 0; Delay < LED_DELAY; Delay++);
				}
			
				return XST_SUCCESS;
				}


其中有几个关键的头文件，一个是“xparameters.h”另一个为“xgpio.h”。“xparameters.h” 是 ZYNQ 系统的硬件的宏定义文件, “xgpio.h”中定义了 GPIO 控制的 API 函数。因为我们 main 凼数里会用这返两个头文件里定义的 API 凼数和发量。

## xgpio.h： ##

	/******************************************************************************
	*
	* Copyright (C) 2002 - 2014 Xilinx, Inc.  All rights reserved.
	*
	* Permission is hereby granted, free of charge, to any person obtaining a copy
	* of this software and associated documentation files (the "Software"), to deal
	* in the Software without restriction, including without limitation the rights
	* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
	* copies of the Software, and to permit persons to whom the Software is
	* furnished to do so, subject to the following conditions:
	*
	* The above copyright notice and this permission notice shall be included in
	* all copies or substantial portions of the Software.
	*
	* Use of the Software is limited solely to applications:
	* (a) running on a Xilinx device, or
	* (b) that interact with a Xilinx device through a bus or interconnect.
	*
	* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
	* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
	* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
	* XILINX  BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
	* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
	* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
	* SOFTWARE.
	*
	* Except as contained in this notice, the name of the Xilinx shall not be used
	* in advertising or otherwise to promote the sale, use or other dealings in
	* this Software without prior written authorization from Xilinx.
	*
	******************************************************************************/
	/*****************************************************************************/
	/**
	* @file xgpio.h
	* @addtogroup gpio_v4_0
	* @{
	* @details
	*
	* This file contains the software API definition of the Xilinx General Purpose
	* I/O (XGpio) device driver.
	*
	* The Xilinx GPIO controller is a soft IP core designed for Xilinx FPGAs and
	* contains the following general features:
	*   - Support for up to 32 I/O discretes for each channel (64 bits total).
	*   - Each of the discretes can be configured for input or output.
	*   - Configurable support for dual channels and interrupt generation.
	*
	* The driver provides interrupt management functions. Implementation of
	* interrupt handlers is left to the user. Refer to the provided interrupt
	* example in the examples directory for details.
	*
	* This driver is intended to be RTOS and processor independent. Any needs for
	* dynamic memory management, threads or thread mutual exclusion, virtual
	* memory, or cache control must be satisfied by the layer above this driver.
	*
	* <b>Initialization & Configuration</b>
	*
	* The XGpio_Config structure is used by the driver to configure itself. This
	* configuration structure is typically created by the tool-chain based on HW
	* build properties.
	*
	* To support multiple runtime loading and initialization strategies employed
	* by various operating systems, the driver instance can be initialized in one
	* of the following ways:
	*
	*   - XGpio_Initialize(InstancePtr, DeviceId) - The driver looks up its own
	*     configuration structure created by the tool-chain based on an ID provided
	*     by the tool-chain.
	*
	*   - XGpio_CfgInitialize(InstancePtr, CfgPtr, EffectiveAddr) - Uses a
	*     configuration structure provided by the caller. If running in a system
	*     with address translation, the provided virtual memory base address
	*     replaces the physical address present in the configuration structure.
	*
	* @note
	*
	* This API utilizes 32 bit I/O to the GPIO registers. With less than 32 bits,
	* the unused bits from registers are read as zero and written as don't cares.
	*
	* <pre>
	* MODIFICATION HISTORY:
	*
	* Ver   Who  Date     Changes
	* ----- ---- -------- -----------------------------------------------
	* 1.00a rmm  03/13/02 First release
	* 2.00a jhl  11/26/03 Added support for dual channels and interrupts
	* 2.01a jvb  12/14/05 I separated dependency on the static config table and
	*                     xparameters.h from the driver initialization by moving
	*                     _Initialize and _LookupConfig to _sinit.c. I also added
	*                     the new _CfgInitialize routine.
	* 2.11a mta  03/21/07 Updated to new coding style, added GetDataDirection
	* 2.12a sv   11/21/07 Updated driver to support access through DCR bus
	* 2.12a sv   06/05/08 Updated driver to fix the XGpio_InterruptDisable function
	*		      to properly update the Interrupt Enable register
	* 2.13a sdm  08/22/08 Removed support for static interrupt handlers from the MDD
	*		      file
	* 3.00a sv   11/21/09 Updated to use HAL Processor APIs.
	*		      Renamed the macros XGpio_mWriteReg to XGpio_WriteReg and
	*		      XGpio_mReadReg to XGpio_ReadReg. Removed the macros
	*		      XGpio_mSetDataDirection, XGpio_mGetDataReg and
	*		      XGpio_mSetDataReg. Users should use XGpio_WriteReg and
	*		      XGpio_ReadReg to achieve the same functionality.
	* 3.01a bss  04/18/13 Updated driver tcl to generate Canonical params in
	*		      xparameters.h. CR#698589
	* 4.0   adk  19/12/13 Updated as per the New Tcl API's
	* </pre>
	*****************************************************************************/
	
	#ifndef XGPIO_H			/* prevent circular inclusions */
	#define XGPIO_H			/* by using protection macros */
	
	#ifdef __cplusplus
	extern "C" {
	#endif
	
	/***************************** Include Files ********************************/
	
	#include "xil_types.h"
	#include "xil_assert.h"
	#include "xstatus.h"
	#include "xgpio_l.h"
	
	/************************** Constant Definitions ****************************/
	
	/**************************** Type Definitions ******************************/
	
	/**
	 * This typedef contains configuration information for the device.
	 */
	typedef struct {
		u16 DeviceId;		/* Unique ID  of device */
		u32 BaseAddress;	/* Device base address */
		int InterruptPresent;	/* Are interrupts supported in h/w */
		int IsDual;		/* Are 2 channels supported in h/w */
	} XGpio_Config;
	
	/**
	 * The XGpio driver instance data. The user is required to allocate a
	 * variable of this type for every GPIO device in the system. A pointer
	 * to a variable of this type is then passed to the driver API functions.
	 */
	typedef struct {
		u32 BaseAddress;	/* Device base address */
		u32 IsReady;		/* Device is initialized and ready */
		int InterruptPresent;	/* Are interrupts supported in h/w */
		int IsDual;		/* Are 2 channels supported in h/w */
	} XGpio;
	
	/***************** Macros (Inline Functions) Definitions ********************/
	
	
	/************************** Function Prototypes *****************************/
	
	/*
	 * Initialization functions in xgpio_sinit.c
	 */
	int XGpio_Initialize(XGpio *InstancePtr, u16 DeviceId);
	XGpio_Config *XGpio_LookupConfig(u16 DeviceId);
	
	/*
	 * API Basic functions implemented in xgpio.c
	 */
	int XGpio_CfgInitialize(XGpio *InstancePtr, XGpio_Config * Config,
				u32 EffectiveAddr);
	void XGpio_SetDataDirection(XGpio *InstancePtr, unsigned Channel,
				    u32 DirectionMask);
	u32 XGpio_GetDataDirection(XGpio *InstancePtr, unsigned Channel);
	u32 XGpio_DiscreteRead(XGpio *InstancePtr, unsigned Channel);
	void XGpio_DiscreteWrite(XGpio *InstancePtr, unsigned Channel, u32 Mask);
	
	
	/*
	 * API Functions implemented in xgpio_extra.c
	 */
	void XGpio_DiscreteSet(XGpio *InstancePtr, unsigned Channel, u32 Mask);
	void XGpio_DiscreteClear(XGpio *InstancePtr, unsigned Channel, u32 Mask);
	
	/*
	 * API Functions implemented in xgpio_selftest.c
	 */
	int XGpio_SelfTest(XGpio *InstancePtr);
	
	/*
	 * API Functions implemented in xgpio_intr.c
	 */
	void XGpio_InterruptGlobalEnable(XGpio *InstancePtr);
	void XGpio_InterruptGlobalDisable(XGpio *InstancePtr);
	void XGpio_InterruptEnable(XGpio *InstancePtr, u32 Mask);
	void XGpio_InterruptDisable(XGpio *InstancePtr, u32 Mask);
	void XGpio_InterruptClear(XGpio *InstancePtr, u32 Mask);
	u32 XGpio_InterruptGetEnabled(XGpio *InstancePtr);
	u32 XGpio_InterruptGetStatus(XGpio *InstancePtr);
	
	#ifdef __cplusplus
	}
	#endif
	
	#endif /* end of protection macro */
	/** @} */

xparameters.h：

	/* Definition for CPU ID */
	#define XPAR_CPU_ID 0
	
	/* Definitions for peripheral PS7_CORTEXA9_0 */
	#define XPAR_PS7_CORTEXA9_0_CPU_CLK_FREQ_HZ 766666687
	
	
	/******************************************************************/
	
	/* Canonical definitions for peripheral PS7_CORTEXA9_0 */
	#define XPAR_CPU_CORTEXA9_0_CPU_CLK_FREQ_HZ 766666687
	
	
	/******************************************************************/
	
	#include "xparameters_ps.h"
	
	#define STDIN_BASEADDRESS 0xE0001000
	#define STDOUT_BASEADDRESS 0xE0001000
	
	/******************************************************************/
	
	
	/* Definitions for peripheral PS7_DDR_0 */
	#define XPAR_PS7_DDR_0_S_AXI_BASEADDR 0x00100000
	#define XPAR_PS7_DDR_0_S_AXI_HIGHADDR 0x3FFFFFFF
	
	
	/******************************************************************/
	
	/* Definitions for driver DEVCFG */
	#define XPAR_XDCFG_NUM_INSTANCES 1
	
	/* Definitions for peripheral PS7_DEV_CFG_0 */
	#define XPAR_PS7_DEV_CFG_0_DEVICE_ID 0
	#define XPAR_PS7_DEV_CFG_0_BASEADDR 0xF8007000
	#define XPAR_PS7_DEV_CFG_0_HIGHADDR 0xF80070FF
	
	
	/******************************************************************/
	
	/* Canonical definitions for peripheral PS7_DEV_CFG_0 */
	#define XPAR_XDCFG_0_DEVICE_ID XPAR_PS7_DEV_CFG_0_DEVICE_ID
	#define XPAR_XDCFG_0_BASEADDR 0xF8007000
	#define XPAR_XDCFG_0_HIGHADDR 0xF80070FF
	
	
	/******************************************************************/
	
	/* Definitions for driver DMAPS */
	#define XPAR_XDMAPS_NUM_INSTANCES 2
	
	/* Definitions for peripheral PS7_DMA_NS */
	#define XPAR_PS7_DMA_NS_DEVICE_ID 0
	#define XPAR_PS7_DMA_NS_BASEADDR 0xF8004000
	#define XPAR_PS7_DMA_NS_HIGHADDR 0xF8004FFF
	
	
	/* Definitions for peripheral PS7_DMA_S */
	#define XPAR_PS7_DMA_S_DEVICE_ID 1
	#define XPAR_PS7_DMA_S_BASEADDR 0xF8003000
	#define XPAR_PS7_DMA_S_HIGHADDR 0xF8003FFF
	
	
	/******************************************************************/
	
	/* Canonical definitions for peripheral PS7_DMA_NS */
	#define XPAR_XDMAPS_0_DEVICE_ID XPAR_PS7_DMA_NS_DEVICE_ID
	#define XPAR_XDMAPS_0_BASEADDR 0xF8004000
	#define XPAR_XDMAPS_0_HIGHADDR 0xF8004FFF
	
	/* Canonical definitions for peripheral PS7_DMA_S */
	#define XPAR_XDMAPS_1_DEVICE_ID XPAR_PS7_DMA_S_DEVICE_ID
	#define XPAR_XDMAPS_1_BASEADDR 0xF8003000
	#define XPAR_XDMAPS_1_HIGHADDR 0xF8003FFF
	
	
	/******************************************************************/
	
	
	/* Definitions for peripheral PS7_AFI_0 */
	#define XPAR_PS7_AFI_0_S_AXI_BASEADDR 0xF8008000
	#define XPAR_PS7_AFI_0_S_AXI_HIGHADDR 0xF8008FFF
	
	
	/* Definitions for peripheral PS7_AFI_1 */
	#define XPAR_PS7_AFI_1_S_AXI_BASEADDR 0xF8009000
	#define XPAR_PS7_AFI_1_S_AXI_HIGHADDR 0xF8009FFF
	
	
	/* Definitions for peripheral PS7_AFI_2 */
	#define XPAR_PS7_AFI_2_S_AXI_BASEADDR 0xF800A000
	#define XPAR_PS7_AFI_2_S_AXI_HIGHADDR 0xF800AFFF
	
	
	/* Definitions for peripheral PS7_AFI_3 */
	#define XPAR_PS7_AFI_3_S_AXI_BASEADDR 0xF800B000
	#define XPAR_PS7_AFI_3_S_AXI_HIGHADDR 0xF800BFFF
	
	
	/* Definitions for peripheral PS7_DDRC_0 */
	#define XPAR_PS7_DDRC_0_S_AXI_BASEADDR 0xF8006000
	#define XPAR_PS7_DDRC_0_S_AXI_HIGHADDR 0xF8006FFF
	
	
	/* Definitions for peripheral PS7_GLOBALTIMER_0 */
	#define XPAR_PS7_GLOBALTIMER_0_S_AXI_BASEADDR 0xF8F00200
	#define XPAR_PS7_GLOBALTIMER_0_S_AXI_HIGHADDR 0xF8F002FF
	
	
	/* Definitions for peripheral PS7_GPV_0 */
	#define XPAR_PS7_GPV_0_S_AXI_BASEADDR 0xF8900000
	#define XPAR_PS7_GPV_0_S_AXI_HIGHADDR 0xF89FFFFF
	
	
	/* Definitions for peripheral PS7_INTC_DIST_0 */
	#define XPAR_PS7_INTC_DIST_0_S_AXI_BASEADDR 0xF8F01000
	#define XPAR_PS7_INTC_DIST_0_S_AXI_HIGHADDR 0xF8F01FFF
	
	
	/* Definitions for peripheral PS7_IOP_BUS_CONFIG_0 */
	#define XPAR_PS7_IOP_BUS_CONFIG_0_S_AXI_BASEADDR 0xE0200000
	#define XPAR_PS7_IOP_BUS_CONFIG_0_S_AXI_HIGHADDR 0xE0200FFF
	
	
	/* Definitions for peripheral PS7_L2CACHEC_0 */
	#define XPAR_PS7_L2CACHEC_0_S_AXI_BASEADDR 0xF8F02000
	#define XPAR_PS7_L2CACHEC_0_S_AXI_HIGHADDR 0xF8F02FFF
	
	
	/* Definitions for peripheral PS7_OCMC_0 */
	#define XPAR_PS7_OCMC_0_S_AXI_BASEADDR 0xF800C000
	#define XPAR_PS7_OCMC_0_S_AXI_HIGHADDR 0xF800CFFF
	
	
	/* Definitions for peripheral PS7_PL310_0 */
	#define XPAR_PS7_PL310_0_S_AXI_BASEADDR 0xF8F02000
	#define XPAR_PS7_PL310_0_S_AXI_HIGHADDR 0xF8F02FFF
	
	
	/* Definitions for peripheral PS7_PMU_0 */
	#define XPAR_PS7_PMU_0_S_AXI_BASEADDR 0xF8891000
	#define XPAR_PS7_PMU_0_S_AXI_HIGHADDR 0xF8891FFF
	#define XPAR_PS7_PMU_0_PMU1_S_AXI_BASEADDR 0xF8893000
	#define XPAR_PS7_PMU_0_PMU1_S_AXI_HIGHADDR 0xF8893FFF
	
	
	/* Definitions for peripheral PS7_RAM_0 */
	#define XPAR_PS7_RAM_0_S_AXI_BASEADDR 0x00000000
	#define XPAR_PS7_RAM_0_S_AXI_HIGHADDR 0x0003FFFF
	
	
	/* Definitions for peripheral PS7_RAM_1 */
	#define XPAR_PS7_RAM_1_S_AXI_BASEADDR 0xFFFC0000
	#define XPAR_PS7_RAM_1_S_AXI_HIGHADDR 0xFFFFFFFF
	
	
	/* Definitions for peripheral PS7_SCUC_0 */
	#define XPAR_PS7_SCUC_0_S_AXI_BASEADDR 0xF8F00000
	#define XPAR_PS7_SCUC_0_S_AXI_HIGHADDR 0xF8F000FC
	
	
	/* Definitions for peripheral PS7_SLCR_0 */
	#define XPAR_PS7_SLCR_0_S_AXI_BASEADDR 0xF8000000
	#define XPAR_PS7_SLCR_0_S_AXI_HIGHADDR 0xF8000FFF
	
	
	/******************************************************************/
	
	/* Definitions for driver GPIO */
	#define XPAR_XGPIO_NUM_INSTANCES 1
	
	/* Definitions for peripheral AXI_GPIO_0 */
	#define XPAR_AXI_GPIO_0_BASEADDR 0x41200000
	#define XPAR_AXI_GPIO_0_HIGHADDR 0x4120FFFF
	#define XPAR_AXI_GPIO_0_DEVICE_ID 0
	#define XPAR_AXI_GPIO_0_INTERRUPT_PRESENT 0
	#define XPAR_AXI_GPIO_0_IS_DUAL 0
	
	
	/******************************************************************/
	
	/* Canonical definitions for peripheral AXI_GPIO_0 */
	#define XPAR_GPIO_0_BASEADDR 0x41200000
	#define XPAR_GPIO_0_HIGHADDR 0x4120FFFF
	#define XPAR_GPIO_0_DEVICE_ID XPAR_AXI_GPIO_0_DEVICE_ID
	#define XPAR_GPIO_0_INTERRUPT_PRESENT 0
	#define XPAR_GPIO_0_IS_DUAL 0
	
	
	/******************************************************************/
	
	/* Definitions for driver SCUGIC */
	#define XPAR_XSCUGIC_NUM_INSTANCES 1
	
	/* Definitions for peripheral PS7_SCUGIC_0 */
	#define XPAR_PS7_SCUGIC_0_DEVICE_ID 0
	#define XPAR_PS7_SCUGIC_0_BASEADDR 0xF8F00100
	#define XPAR_PS7_SCUGIC_0_HIGHADDR 0xF8F001FF
	#define XPAR_PS7_SCUGIC_0_DIST_BASEADDR 0xF8F01000
	
	
	/******************************************************************/
	
	/* Canonical definitions for peripheral PS7_SCUGIC_0 */
	#define XPAR_SCUGIC_0_DEVICE_ID 0
	#define XPAR_SCUGIC_0_CPU_BASEADDR 0xF8F00100
	#define XPAR_SCUGIC_0_CPU_HIGHADDR 0xF8F001FF
	#define XPAR_SCUGIC_0_DIST_BASEADDR 0xF8F01000
	
	
	/******************************************************************/
	
	/* Definitions for driver SCUTIMER */
	#define XPAR_XSCUTIMER_NUM_INSTANCES 1
	
	/* Definitions for peripheral PS7_SCUTIMER_0 */
	#define XPAR_PS7_SCUTIMER_0_DEVICE_ID 0
	#define XPAR_PS7_SCUTIMER_0_BASEADDR 0xF8F00600
	#define XPAR_PS7_SCUTIMER_0_HIGHADDR 0xF8F0061F
	
	
	/******************************************************************/
	
	/* Canonical definitions for peripheral PS7_SCUTIMER_0 */
	#define XPAR_XSCUTIMER_0_DEVICE_ID XPAR_PS7_SCUTIMER_0_DEVICE_ID
	#define XPAR_XSCUTIMER_0_BASEADDR 0xF8F00600
	#define XPAR_XSCUTIMER_0_HIGHADDR 0xF8F0061F
	
	
	/******************************************************************/
	
	/* Definitions for driver SCUWDT */
	#define XPAR_XSCUWDT_NUM_INSTANCES 1
	
	/* Definitions for peripheral PS7_SCUWDT_0 */
	#define XPAR_PS7_SCUWDT_0_DEVICE_ID 0
	#define XPAR_PS7_SCUWDT_0_BASEADDR 0xF8F00620
	#define XPAR_PS7_SCUWDT_0_HIGHADDR 0xF8F006FF
	
	
	/******************************************************************/
	
	/* Canonical definitions for peripheral PS7_SCUWDT_0 */
	#define XPAR_SCUWDT_0_DEVICE_ID XPAR_PS7_SCUWDT_0_DEVICE_ID
	#define XPAR_SCUWDT_0_BASEADDR 0xF8F00620
	#define XPAR_SCUWDT_0_HIGHADDR 0xF8F006FF
	
	
	/******************************************************************/
	
	/* Definitions for driver UARTPS */
	#define XPAR_XUARTPS_NUM_INSTANCES 1
	
	/* Definitions for peripheral PS7_UART_1 */
	#define XPAR_PS7_UART_1_DEVICE_ID 0
	#define XPAR_PS7_UART_1_BASEADDR 0xE0001000
	#define XPAR_PS7_UART_1_HIGHADDR 0xE0001FFF
	#define XPAR_PS7_UART_1_UART_CLK_FREQ_HZ 100000000
	#define XPAR_PS7_UART_1_HAS_MODEM 0
	
	
	/******************************************************************/
	
	/* Canonical definitions for peripheral PS7_UART_1 */
	#define XPAR_XUARTPS_0_DEVICE_ID XPAR_PS7_UART_1_DEVICE_ID
	#define XPAR_XUARTPS_0_BASEADDR 0xE0001000
	#define XPAR_XUARTPS_0_HIGHADDR 0xE0001FFF
	#define XPAR_XUARTPS_0_UART_CLK_FREQ_HZ 100000000
	#define XPAR_XUARTPS_0_HAS_MODEM 0
	
	
	/******************************************************************/
	
	/* Definitions for driver XADCPS */
	#define XPAR_XADCPS_NUM_INSTANCES 1
	
	/* Definitions for peripheral PS7_XADC_0 */
	#define XPAR_PS7_XADC_0_DEVICE_ID 0
	#define XPAR_PS7_XADC_0_BASEADDR 0xF8007100
	#define XPAR_PS7_XADC_0_HIGHADDR 0xF8007120
	
	
	/******************************************************************/
	
	/* Canonical definitions for peripheral PS7_XADC_0 */
	#define XPAR_XADCPS_0_DEVICE_ID XPAR_PS7_XADC_0_DEVICE_ID
	#define XPAR_XADCPS_0_BASEADDR 0xF8007100
	#define XPAR_XADCPS_0_HIGHADDR 0xF8007120
	
	
/******************************************************************/