<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SHUBv3_MLC_DatalogFusion_GUI: Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript">var page_layout=1;</script>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="side-nav" class="ui-resizable side-nav-resizable"><!-- do not remove this div, it is closed by doxygen! -->
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SHUBv3_MLC_DatalogFusion_GUI<span id="projectnumber">&#160;0.2.6</span>
   </div>
   <div id="projectbrief">ISCA Lab, HMU</div>
  </td>
 </tr>
   <tr><td colspan="2">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td></tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32wlxx__ll__rcc_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32wlxx_ll_rcc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32wlxx__ll__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef __STM32WLxx_LL_RCC_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define __STM32WLxx_LL_RCC_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="stm32wlxx_8h.html">stm32wlxx.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#if defined(RCC)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#define HSE_CONTROL_UNLOCK_KEY 0xCAFECAFEU</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>{</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  uint32_t SYSCLK_Frequency;         </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  uint32_t HCLK1_Frequency;          </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#if defined(DUAL_CORE)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  uint32_t HCLK2_Frequency;          </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#endif </span><span class="comment">/* DUAL_CORE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  uint32_t HCLK3_Frequency;          </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  uint32_t PCLK1_Frequency;          </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  uint32_t PCLK2_Frequency;          </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>} LL_RCC_ClocksTypeDef;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#if !defined  (HSE_VALUE)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define HSE_VALUE    32000000U  </span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#if !defined  (HSI_VALUE)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#define HSI_VALUE    16000000U  </span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#if !defined  (LSE_VALUE)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#define LSE_VALUE    32768U     </span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#endif </span><span class="comment">/* LSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#if !defined  (LSI_VALUE)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#define LSI_VALUE    32000U     </span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#endif </span><span class="comment">/* LSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#if !defined  (EXTERNAL_CLOCK_VALUE)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#define EXTERNAL_CLOCK_VALUE    48000U </span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#endif </span><span class="comment">/* EXTERNAL_CLOCK_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#define LL_RCC_CICR_LSIRDYC                RCC_CICR_LSIRDYC    </span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">#define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     </span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define LL_RCC_CICR_MSIRDYC                RCC_CICR_MSIRDYC     </span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     </span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     </span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     </span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        </span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#define LL_RCC_CIFR_LSIRDYF                RCC_CIFR_LSIRDYF     </span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     </span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#define LL_RCC_CIFR_MSIRDYF                RCC_CIFR_MSIRDYF     </span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     </span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     </span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF     </span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF        </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF     </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#define LL_RCC_CSR_OBLRSTF                 RCC_CSR_OBLRSTF      </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF      </span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF      </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF     </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF     </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#define LL_RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF      </span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define LL_RCC_CSR_RFILASTF                RCC_CSR_RFILARSTF    </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define LL_RCC_CIER_LSIRDYIE               RCC_CIER_LSIRDYIE      </span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      </span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#define LL_RCC_CIER_MSIRDYIE               RCC_CIER_MSIRDYIE      </span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      </span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      </span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#define LL_RCC_CIER_LSECSSIE               RCC_CIER_LSECSSIE      </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define LL_RCC_LSEDRIVE_LOW                0x00000000U             </span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_0       </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_1       </span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV         </span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define LL_RCC_MSIRANGE_0                  RCC_CR_MSIRANGE_0  </span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#define LL_RCC_MSIRANGE_1                  RCC_CR_MSIRANGE_1  </span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define LL_RCC_MSIRANGE_2                  RCC_CR_MSIRANGE_2  </span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define LL_RCC_MSIRANGE_3                  RCC_CR_MSIRANGE_3  </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#define LL_RCC_MSIRANGE_4                  RCC_CR_MSIRANGE_4  </span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#define LL_RCC_MSIRANGE_5                  RCC_CR_MSIRANGE_5  </span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#define LL_RCC_MSIRANGE_6                  RCC_CR_MSIRANGE_6  </span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define LL_RCC_MSIRANGE_7                  RCC_CR_MSIRANGE_7  </span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#define LL_RCC_MSIRANGE_8                  RCC_CR_MSIRANGE_8  </span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#define LL_RCC_MSIRANGE_9                  RCC_CR_MSIRANGE_9  </span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#define LL_RCC_MSIRANGE_10                 RCC_CR_MSIRANGE_10 </span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#define LL_RCC_MSIRANGE_11                 RCC_CR_MSIRANGE_11 </span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#define LL_RCC_MSISRANGE_4                 RCC_CSR_MSISRANGE_1  </span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#define LL_RCC_MSISRANGE_5                 RCC_CSR_MSISRANGE_2  </span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#define LL_RCC_MSISRANGE_6                 RCC_CSR_MSISRANGE_4  </span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#define LL_RCC_MSISRANGE_7                 RCC_CSR_MSISRANGE_8  </span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#define LL_RCC_LSCO_CLKSOURCE_LSI          0x00000000U           </span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#define LL_RCC_LSCO_CLKSOURCE_LSE          RCC_BDCR_LSCOSEL      </span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_MSI           0x00000000U    </span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_0    </span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_1    </span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_PLL           (RCC_CFGR_SW_1 | RCC_CFGR_SW_0)    </span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_MSI    0x00000000U   </span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_0   </span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_1   </span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0)   </span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_1                0x00000000U   </span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_3   </span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_3                RCC_CFGR_HPRE_0   </span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_4                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_0)   </span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_5                RCC_CFGR_HPRE_1   </span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_6                (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0)   </span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_8                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1)   </span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_10               (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1)  </span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_16               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0)  </span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_32               (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0)  </span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_64               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2)  </span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_128              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0) </span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_256              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1) </span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_512              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0) </span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">#define LL_RCC_APB1_DIV_1                  0x00000000U                            </span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="preprocessor">#define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_2                       </span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#define LL_RCC_APB1_DIV_4                  (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_0)  </span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">#define LL_RCC_APB1_DIV_8                  (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_1)  </span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="preprocessor">#define LL_RCC_APB1_DIV_16                 (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_1 | RCC_CFGR_PPRE1_0) </span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="preprocessor">#define LL_RCC_APB2_DIV_1                  0x00000000U                            </span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="preprocessor">#define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_2                       </span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="preprocessor">#define LL_RCC_APB2_DIV_4                  (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_0)  </span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="preprocessor">#define LL_RCC_APB2_DIV_8                  (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_1)  </span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">#define LL_RCC_APB2_DIV_16                 (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_1 | RCC_CFGR_PPRE2_0) </span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">#define LL_RCC_STOP_WAKEUPCLOCK_MSI        0x00000000U             </span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="preprocessor">#define LL_RCC_STOP_WAKEUPCLOCK_HSI        RCC_CFGR_STOPWUCK       </span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_NOCLOCK          0x00000000U                                             </span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_0                                       </span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_MSI              RCC_CFGR_MCOSEL_1                                       </span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSI              (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1)                  </span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_2                                       </span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)                   </span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_LSI              (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)                   </span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_LSE              RCC_CFGR_MCOSEL_3                                       </span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLLPCLK          (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2|RCC_CFGR_MCOSEL_3) </span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLLQCLK          (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2|RCC_CFGR_MCOSEL_3) </span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_1                  0x00000000U                                   </span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_0                             </span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_1                             </span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_8                  (RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE_0)       </span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_2                             </span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U                 </span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU                 </span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_PCLK2      (RCC_CCIPR_USART1SEL &lt;&lt; 16U)                           </span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | RCC_CCIPR_USART1SEL_0) </span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_HSI        ((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | RCC_CCIPR_USART1SEL_1) </span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_LSE        ((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | RCC_CCIPR_USART1SEL)   </span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_PCLK1      (RCC_CCIPR_USART2SEL &lt;&lt; 16U)                           </span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | RCC_CCIPR_USART2SEL_0) </span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_HSI        ((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | RCC_CCIPR_USART2SEL_1) </span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_LSE        ((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | RCC_CCIPR_USART2SEL)   </span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">#define LL_RCC_I2S2_CLKSOURCE_PLL         RCC_CCIPR_I2S2SEL_0          </span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="preprocessor">#define LL_RCC_I2S2_CLKSOURCE_HSI         RCC_CCIPR_I2S2SEL_1          </span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor">#define LL_RCC_I2S2_CLKSOURCE_PIN         RCC_CCIPR_I2S2SEL            </span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_PCLK1     0x00000000U               </span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0    </span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1    </span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL      </span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C1SEL &lt;&lt; 4) | (0x00000000U &gt;&gt; 4))         </span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C1SEL &lt;&lt; 4) | (RCC_CCIPR_I2C1SEL_0 &gt;&gt; 4)) </span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C1SEL &lt;&lt; 4) | (RCC_CCIPR_I2C1SEL_1 &gt;&gt; 4)) </span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C2SEL &lt;&lt; 4) | (0x00000000U &gt;&gt; 4))         </span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C2SEL &lt;&lt; 4) | (RCC_CCIPR_I2C2SEL_0 &gt;&gt; 4)) </span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C2SEL &lt;&lt; 4) | (RCC_CCIPR_I2C2SEL_1 &gt;&gt; 4)) </span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C3SEL &lt;&lt; 4) | (0x00000000U &gt;&gt; 4))         </span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C3SEL &lt;&lt; 4) | (RCC_CCIPR_I2C3SEL_0 &gt;&gt; 4)) </span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C3SEL &lt;&lt; 4) | (RCC_CCIPR_I2C3SEL_1 &gt;&gt; 4)) </span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      (uint32_t)(RCC_CCIPR_LPTIM1SEL | (0x00000000U &gt;&gt; 16))           </span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_LSI        (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_0 &gt;&gt; 16)) </span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_HSI        (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_1 &gt;&gt; 16)) </span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_LSE        (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL &gt;&gt; 16))   </span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE_PCLK1      (uint32_t)(RCC_CCIPR_LPTIM2SEL | (0x00000000U &gt;&gt; 16))           </span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE_LSI        (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_0 &gt;&gt; 16)) </span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE_HSI        (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_1 &gt;&gt; 16)) </span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE_LSE        (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL &gt;&gt; 16))   </span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor">#define LL_RCC_LPTIM3_CLKSOURCE_PCLK1      (uint32_t)(RCC_CCIPR_LPTIM3SEL | (0x00000000U &gt;&gt; 16))           </span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor">#define LL_RCC_LPTIM3_CLKSOURCE_LSI        (uint32_t)(RCC_CCIPR_LPTIM3SEL | (RCC_CCIPR_LPTIM3SEL_0 &gt;&gt; 16)) </span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor">#define LL_RCC_LPTIM3_CLKSOURCE_HSI        (uint32_t)(RCC_CCIPR_LPTIM3SEL | (RCC_CCIPR_LPTIM3SEL_1 &gt;&gt; 16)) </span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">#define LL_RCC_LPTIM3_CLKSOURCE_LSE        (uint32_t)(RCC_CCIPR_LPTIM3SEL | (RCC_CCIPR_LPTIM3SEL &gt;&gt; 16))   </span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE_NONE             0x00000000U        </span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE_HSI              RCC_CCIPR_ADCSEL_0 </span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE_PLL              RCC_CCIPR_ADCSEL_1 </span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE_SYSCLK           RCC_CCIPR_ADCSEL   </span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_PLL              0x00000000U        </span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_LSI              RCC_CCIPR_RNGSEL_0 </span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_LSE              RCC_CCIPR_RNGSEL_1 </span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_MSI              (RCC_CCIPR_RNGSEL_1 | RCC_CCIPR_RNGSEL_0)  </span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL   </span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE            RCC_CCIPR_USART2SEL   </span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="preprocessor">#define LL_RCC_I2S2_CLKSOURCE              RCC_CCIPR_I2S2SEL </span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL  </span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE              RCC_CCIPR_I2C1SEL    </span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE              RCC_CCIPR_I2C2SEL    </span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE              RCC_CCIPR_I2C3SEL    </span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL  </span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE            RCC_CCIPR_LPTIM2SEL  </span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="preprocessor">#define LL_RCC_LPTIM3_CLKSOURCE            RCC_CCIPR_LPTIM3SEL  </span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_RNGSEL  </span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE               RCC_CCIPR_ADCSEL   </span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   </span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0             </span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1             </span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL               </span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_NONE              0x00000000U             </span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_MSI               RCC_PLLCFGR_PLLSRC_0  </span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_1  </span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE               (RCC_PLLCFGR_PLLSRC_1 | RCC_PLLCFGR_PLLSRC_0)  </span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="preprocessor">#define LL_RCC_PLLM_DIV_1                  0x00000000U                                 </span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="preprocessor">#define LL_RCC_PLLM_DIV_2                  (RCC_PLLCFGR_PLLM_0)                        </span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="preprocessor">#define LL_RCC_PLLM_DIV_3                  (RCC_PLLCFGR_PLLM_1)                        </span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="preprocessor">#define LL_RCC_PLLM_DIV_4                  ((RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)) </span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="preprocessor">#define LL_RCC_PLLM_DIV_5                  (RCC_PLLCFGR_PLLM_2)                        </span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="preprocessor">#define LL_RCC_PLLM_DIV_6                  ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)) </span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="preprocessor">#define LL_RCC_PLLM_DIV_7                  ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)) </span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="preprocessor">#define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM)                          </span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="preprocessor">#define LL_RCC_PLLR_DIV_2                  (RCC_PLLCFGR_PLLR_0)                     </span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="preprocessor">#define LL_RCC_PLLR_DIV_3                  (RCC_PLLCFGR_PLLR_1)                     </span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="preprocessor">#define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_1|RCC_PLLCFGR_PLLR_0)  </span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="preprocessor">#define LL_RCC_PLLR_DIV_5                  (RCC_PLLCFGR_PLLR_2)                     </span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="preprocessor">#define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_0)  </span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="preprocessor">#define LL_RCC_PLLR_DIV_7                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_1)  </span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="preprocessor">#define LL_RCC_PLLR_DIV_8                  (RCC_PLLCFGR_PLLR)                       </span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_2                  (RCC_PLLCFGR_PLLP_0)                                              </span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_3                  (RCC_PLLCFGR_PLLP_1)                                              </span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_4                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1)                           </span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_5                  (RCC_PLLCFGR_PLLP_2)                                              </span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_6                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2)                           </span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_7                  (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2)                           </span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2)        </span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_9                  (RCC_PLLCFGR_PLLP_3)                                              </span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_10                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3)                           </span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_11                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3)                           </span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_12                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3)        </span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_13                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3)                           </span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_14                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3)        </span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_15                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3)        </span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_16                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLP_4)                                              </span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_18                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_4)                           </span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_19                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_4)                           </span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_20                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_4)        </span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_21                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4)                           </span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_22                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4)        </span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_23                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4)        </span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_24                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_25                 (RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)                           </span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_26                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)        </span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_27                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)        </span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_28                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_29                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)        </span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_30                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_31                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="preprocessor">#define LL_RCC_PLLP_DIV_32                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="preprocessor">#define LL_RCC_PLLQ_DIV_2                  (RCC_PLLCFGR_PLLQ_0)                    </span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="preprocessor">#define LL_RCC_PLLQ_DIV_3                  (RCC_PLLCFGR_PLLQ_1)                    </span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="preprocessor">#define LL_RCC_PLLQ_DIV_4                  (RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) </span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="preprocessor">#define LL_RCC_PLLQ_DIV_5                  (RCC_PLLCFGR_PLLQ_2)                    </span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="preprocessor">#define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_0) </span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="preprocessor">#define LL_RCC_PLLQ_DIV_7                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1) </span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="preprocessor">#define LL_RCC_PLLQ_DIV_8                  (RCC_PLLCFGR_PLLQ)                      </span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="preprocessor">#define LL_RCC_MSIRANGESEL_STANDBY         0U                  </span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="preprocessor">#define LL_RCC_MSIRANGESEL_RUN             1U                  </span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="preprocessor">#define LL_RCC_LSI_PREDIV_1                0x00000000U         </span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="preprocessor">#define LL_RCC_LSI_PREDIV_128              RCC_CSR_LSIPRE      </span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="preprocessor">#define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="preprocessor">#define LL_RCC_ReadReg(__REG__) READ_REG(RCC-&gt;__REG__)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__)  \</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="preprocessor">  ((__INPUTFREQ__) * (__PLLN__)  / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) / \</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="preprocessor">   (((__PLLR__) &gt;&gt; RCC_PLLCFGR_PLLR_Pos) + 1U))</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span> </div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__)  \</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="preprocessor">  ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) / \</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="preprocessor">   (((__PLLP__) &gt;&gt; RCC_PLLCFGR_PLLP_Pos) + 1U))</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span> </div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_RNG_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__)  \</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="preprocessor">  ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) / \</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="preprocessor">   (((__PLLQ__) &gt;&gt; RCC_PLLCFGR_PLLQ_Pos) + 1U))</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span> </div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_I2S2_FREQ __LL_RCC_CALC_PLLCLK_RNG_FREQ</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span> </div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="preprocessor">#define __LL_RCC_CALC_HCLK1_FREQ(__SYSCLKFREQ__,__CPU1PRESCALER__)  \</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="preprocessor">  ((__SYSCLKFREQ__) / AHBPrescTable[((__CPU1PRESCALER__) &amp; RCC_CFGR_HPRE) &gt;&gt;  RCC_CFGR_HPRE_Pos])</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span> </div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="preprocessor">#if defined(DUAL_CORE)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="preprocessor">#define __LL_RCC_CALC_HCLK2_FREQ(__SYSCLKFREQ__, __CPU2PRESCALER__)  \</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="preprocessor">  ((__SYSCLKFREQ__) / AHBPrescTable[((__CPU2PRESCALER__) &amp;  RCC_EXTCFGR_C2HPRE) &gt;&gt;  RCC_EXTCFGR_C2HPRE_Pos])</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="preprocessor">#endif  </span><span class="comment">/* DUAL_CORE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span> </div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="preprocessor">#define __LL_RCC_CALC_HCLK3_FREQ(__SYSCLKFREQ__, __AHB3PRESCALER__)  \</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="preprocessor">  ((__SYSCLKFREQ__) / AHBPrescTable[(((__AHB3PRESCALER__) &gt;&gt; 4U) &amp; RCC_EXTCFGR_SHDHPRE) &gt;&gt;  RCC_EXTCFGR_SHDHPRE_Pos])</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span> </div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span> </div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="preprocessor">#define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__)  \</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="preprocessor">  ((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB1PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE1_Pos])</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span> </div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="preprocessor">#define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__)  \</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="preprocessor">  ((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB2PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE2_Pos])</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span> </div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="preprocessor">#define __LL_RCC_CALC_MSI_FREQ(__MSISEL__, __MSIRANGE__)    \</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="preprocessor">  (((__MSISEL__) == LL_RCC_MSIRANGESEL_STANDBY) ? \</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="preprocessor">   (MSIRangeTable[((__MSIRANGE__) &amp; RCC_CSR_MSISRANGE_Msk) &gt;&gt; RCC_CSR_MSISRANGE_Pos ]) : \</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="preprocessor">   (MSIRangeTable[((__MSIRANGE__) &amp; RCC_CR_MSIRANGE_Msk) &gt;&gt; RCC_CR_MSIRANGE_Pos]))</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span> </div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_EnableTcxo(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>{</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8599b4e83ae055056c14289aa1efc71e">RCC_CR_HSEBYPPWR</a>);</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>}</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span> </div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_DisableTcxo(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>{</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8599b4e83ae055056c14289aa1efc71e">RCC_CR_HSEBYPPWR</a>);</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>}</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span> </div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSE_IsEnabledTcxo(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>{</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8599b4e83ae055056c14289aa1efc71e">RCC_CR_HSEBYPPWR</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8599b4e83ae055056c14289aa1efc71e">RCC_CR_HSEBYPPWR</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>}</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span> </div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span> </div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_EnableDiv2(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>{</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0d85ff277e7a8ff1d8bd4fd06d8a0326">RCC_CR_HSEPRE</a>);</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>}</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span> </div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_DisableDiv2(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>{</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0d85ff277e7a8ff1d8bd4fd06d8a0326">RCC_CR_HSEPRE</a>);</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>}</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span> </div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSE_IsEnabledDiv2(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>{</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0d85ff277e7a8ff1d8bd4fd06d8a0326">RCC_CR_HSEPRE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0d85ff277e7a8ff1d8bd4fd06d8a0326">RCC_CR_HSEPRE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>}</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span> </div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_EnableCSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>{</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>);</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>}</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span> </div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>{</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>}</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span> </div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>{</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>}</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span> </div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSE_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>{</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>}</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span> </div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_EnableInStopMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>{</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>);</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>}</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span> </div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_DisableInStopMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>{</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>);</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>}</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span> </div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI_IsEnabledInStopMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>{</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>}</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span> </div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>{</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>}</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span> </div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>{</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>}</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span> </div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>{</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>}</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span> </div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_EnableAutoFromStop(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>{</div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8f0aba1e728b2409378cda9d59e6a506">RCC_CR_HSIASFS</a>);</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>}</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span> </div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_DisableAutoFromStop(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>{</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8f0aba1e728b2409378cda9d59e6a506">RCC_CR_HSIASFS</a>);</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>}</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI_GetCalibration(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>{</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac98dfeb8365fd0b721394fc6a503b40b">RCC_ICSCR_HSICAL</a>) &gt;&gt; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a>);</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>}</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span> </div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_SetCalibTrimming(uint32_t Value)</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>{</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>, Value &lt;&lt; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>);</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>}</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span> </div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI_GetCalibTrimming(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>{</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>) &gt;&gt; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>);</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>}</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span> </div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>{</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>}</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span> </div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>{</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>}</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span> </div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSE_IsEnabled(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>{</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>}</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span> </div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_EnableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>{</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>}</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span> </div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_DisableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>{</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>}</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span> </div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>{</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>, LSEDrive);</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>}</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span> </div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSE_GetDriveCapability(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>{</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>));</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>}</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span> </div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_EnableCSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>{</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7322dea74a1902218faade21090a3209">RCC_BDCR_LSECSSON</a>);</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>}</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span> </div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_DisableCSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>{</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7322dea74a1902218faade21090a3209">RCC_BDCR_LSECSSON</a>);</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>}</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span> </div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_EnablePropagation(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>{</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga80ab98c2b924fe595122da7a7369b558">RCC_BDCR_LSESYSEN</a>);</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>}</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span> </div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_DisablePropagation(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>{</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga80ab98c2b924fe595122da7a7369b558">RCC_BDCR_LSESYSEN</a>);</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>}</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span> </div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSE_IsPropagationReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>{</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5fa26aeb26754b90d6263c17033d7e71">RCC_BDCR_LSESYSRDY</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5fa26aeb26754b90d6263c17033d7e71">RCC_BDCR_LSESYSRDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>}</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span> </div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span> </div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSE_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>{</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>}</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span> </div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSE_IsCSSDetected(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>{</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga309cd200707f6f378f1370aa6d777d4e">RCC_BDCR_LSECSSD</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga309cd200707f6f378f1370aa6d777d4e">RCC_BDCR_LSECSSD</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>}</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span> </div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSI_SetPrediv(uint32_t LSI_PREDIV)</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>{</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga643ae9a1dae56b0ff84f42aec7ff17a4">RCC_CSR_LSIPRE</a>, LSI_PREDIV);</div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>}</div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span> </div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSI_GetPrediv(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>{</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga643ae9a1dae56b0ff84f42aec7ff17a4">RCC_CSR_LSIPRE</a>));</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>}</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span> </div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span> </div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSI_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>{</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>);</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>}</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span> </div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSI_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>{</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>);</div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>}</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span> </div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSI_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>{</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>}</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span> </div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_MSI_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>{</div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>);</div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span>}</div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span> </div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_MSI_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>{</div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>);</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>}</div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span> </div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_MSI_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>{</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac38ef564d136d79b5e22b564db8d2b07">RCC_CR_MSIRDY</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac38ef564d136d79b5e22b564db8d2b07">RCC_CR_MSIRDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>}</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span> </div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_MSI_EnablePLLMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>{</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga284cff3de5ace8d67ac612240c20421f">RCC_CR_MSIPLLEN</a>);</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>}</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span> </div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_MSI_DisablePLLMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span>{</div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga284cff3de5ace8d67ac612240c20421f">RCC_CR_MSIPLLEN</a>);</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>}</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span> </div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_MSI_EnableRangeSelection(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>{</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga49933766dd383651a6757d47f76649de">RCC_CR_MSIRGSEL</a>);</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>}</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span> </div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_MSI_IsEnabledRangeSelect(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>{</div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga49933766dd383651a6757d47f76649de">RCC_CR_MSIRGSEL</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga49933766dd383651a6757d47f76649de">RCC_CR_MSIRGSEL</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>}</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span> </div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_MSI_SetRange(uint32_t Range)</div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span>{</div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga07ad83eab3b62a51d110572d0a78c833">RCC_CR_MSIRANGE</a>, Range);</div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span>}</div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span> </div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_MSI_GetRange(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>{</div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga07ad83eab3b62a51d110572d0a78c833">RCC_CR_MSIRANGE</a>));</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>}</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span> </div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_MSI_SetRangeAfterStandby(uint32_t Range)</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>{</div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga054a1764497165e83c364efc148f42f0">RCC_CSR_MSISRANGE</a>, Range);</div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>}</div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span> </div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_MSI_GetRangeAfterStandby(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>{</div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga054a1764497165e83c364efc148f42f0">RCC_CSR_MSISRANGE</a>));</div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span>}</div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span> </div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_MSI_GetCalibration(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span>{</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae18406d77831ffad4799394913ca472c">RCC_ICSCR_MSICAL</a>) &gt;&gt; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga815d38932ab8c6f6447e2a880b816660">RCC_ICSCR_MSICAL_Pos</a>);</div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span>}</div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span> </div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_MSI_SetCalibTrimming(uint32_t Value)</div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span>{</div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7f61335b01758a4336598e7fa97445e6">RCC_ICSCR_MSITRIM</a>, Value &lt;&lt; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga05b6fa91ff6f0b1264ccb75c1943a4f6">RCC_ICSCR_MSITRIM_Pos</a>);</div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span>}</div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span> </div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_MSI_GetCalibTrimming(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>{</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7f61335b01758a4336598e7fa97445e6">RCC_ICSCR_MSITRIM</a>) &gt;&gt; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga05b6fa91ff6f0b1264ccb75c1943a4f6">RCC_ICSCR_MSITRIM_Pos</a>);</div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>}</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span> </div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSCO_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span>{</div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab489bcd8bef87f479cdcc3802240aa0a">RCC_BDCR_LSCOEN</a>);</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>}</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span> </div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSCO_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>{</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab489bcd8bef87f479cdcc3802240aa0a">RCC_BDCR_LSCOEN</a>);</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>}</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span> </div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSCO_SetSource(uint32_t Source)</div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>{</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga55399cf055b6581bc74be6059cab2cf0">RCC_BDCR_LSCOSEL</a>, Source);</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span>}</div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span> </div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSCO_GetSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>{</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga55399cf055b6581bc74be6059cab2cf0">RCC_BDCR_LSCOSEL</a>));</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>}</div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span> </div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_RF_EnableReset(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>{</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3f5f78cc02eba88239e86ec785111f1a">RCC_CSR_RFRST</a>);</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>}</div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span> </div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_RF_DisableReset(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>{</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3f5f78cc02eba88239e86ec785111f1a">RCC_CSR_RFRST</a>);</div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span>}</div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span> </div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_RF_IsEnabledReset(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span>{</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3f5f78cc02eba88239e86ec785111f1a">RCC_CSR_RFRST</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3f5f78cc02eba88239e86ec785111f1a">RCC_CSR_RFRST</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span>}</div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span> </div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsRFUnderReset(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span>{</div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5213fe07d0cd6f9c53eb47125d17335b">RCC_CSR_RFRSTF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5213fe07d0cd6f9c53eb47125d17335b">RCC_CSR_RFRSTF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span>}</div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span> </div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span> </div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetSysClkSource(uint32_t Source)</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>{</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, Source);</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>}</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span> </div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetSysClkSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>{</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>));</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>}</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span> </div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span> </div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetAHBPrescaler(uint32_t Prescaler)</div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span>{</div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>, Prescaler);</div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span>}</div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span> </div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span><span class="preprocessor">#if defined(DUAL_CORE)</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)</div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>{</div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;EXTCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaab185561cca7116d708122dc099de224">RCC_EXTCFGR_C2HPRE</a>, Prescaler);</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span>}</div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span><span class="preprocessor">#endif </span><span class="comment">/* DUAL_CORE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span> </div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)</div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span>{</div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;EXTCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gafda021053538c480065d51be88ca8de5">RCC_EXTCFGR_SHDHPRE</a>, Prescaler &gt;&gt; 4);</div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span>}</div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span> </div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>{</div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>, Prescaler);</div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span>}</div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span> </div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)</div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span>{</div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>, Prescaler);</div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>}</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span> </div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetAHBPrescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>{</div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>));</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>}</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span> </div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span><span class="preprocessor">#if defined(DUAL_CORE)</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_C2_RCC_GetAHBPrescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span>{</div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;EXTCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaab185561cca7116d708122dc099de224">RCC_EXTCFGR_C2HPRE</a>));</div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span>}</div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span><span class="preprocessor">#endif </span><span class="comment">/* DUAL_CORE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span> </div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetAHB3Prescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span>{</div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;EXTCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gafda021053538c480065d51be88ca8de5">RCC_EXTCFGR_SHDHPRE</a>) &lt;&lt; 4);</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>}</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span> </div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetAPB1Prescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span>{</div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>));</div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span>}</div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span> </div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetAPB2Prescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>{</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>));</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>}</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span> </div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)</div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span>{</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga623e4f1eb613f4793d3d500c1cfd746a">RCC_CFGR_STOPWUCK</a>, Clock);</div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span>}</div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span> </div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetClkAfterWakeFromStop(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>{</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga623e4f1eb613f4793d3d500c1cfd746a">RCC_CFGR_STOPWUCK</a>));</div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>}</div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span> </div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)</div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span>{</div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>, MCOxSource | MCOxPrescaler);</div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span>}</div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span> </div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span>{</div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, (USARTxSource &gt;&gt; 16), (USARTxSource &amp; 0x0000FFFFU));</div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span>}</div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span> </div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetI2SClockSource(uint32_t I2SxSource)</div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span>{</div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaed3a4ff749a2f0d2b1ff8279a1337b42">RCC_CCIPR_I2S2SEL</a>, I2SxSource);</div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span>}</div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span> </div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)</div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span>{</div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>, LPUARTxSource);</div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span>}</div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span> </div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetI2CClockSource(uint32_t I2CxSource)</div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span>{</div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, ((I2CxSource &gt;&gt; 4) &amp; 0x000FF000U), ((I2CxSource &lt;&lt; 4) &amp; 0x000FF000U));</div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span>}</div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span> </div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)</div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span>{</div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, (LPTIMxSource &amp; 0xFFFF0000U), (LPTIMxSource &lt;&lt; 16));</div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span>}</div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span> </div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetRNGClockSource(uint32_t RNGxSource)</div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span>{</div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga00561e6b34b0d94e248814e0276a0501">RCC_CCIPR_RNGSEL</a>, RNGxSource);</div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span>}</div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span> </div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span> </div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetADCClockSource(uint32_t ADCxSource)</div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span>{</div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga29b65c3f939aa4de02340b35a065ee29">RCC_CCIPR_ADCSEL</a>, ADCxSource);</div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span>}</div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span> </div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)</div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span>{</div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, USARTx) | (USARTx &lt;&lt; 16));</div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span>}</div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span> </div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)</div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span>{</div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, I2Sx));</div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span>}</div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span> </div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)</div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>{</div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, LPUARTx));</div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span>}</div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span> </div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)</div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span>{</div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, I2Cx) &gt;&gt; 4) | (I2Cx &lt;&lt; 4));</div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span>}</div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span> </div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)</div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span>{</div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, LPTIMx) &gt;&gt; 16) | LPTIMx);</div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span>}</div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span> </div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)</div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span>{</div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, RNGx));</div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span>}</div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span> </div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)</div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span>{</div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, ADCx));</div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span>}</div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span> </div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetRTCClockSource(uint32_t Source)</div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span>{</div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>, Source);</div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span>}</div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span> </div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetRTCClockSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span>{</div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>));</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span>}</div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span> </div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span>{</div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>);</div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span>}</div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span> </div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span>{</div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>);</div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span>}</div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span> </div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span>{</div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span>}</div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span> </div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ForceBackupDomainReset(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span>{</div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>);</div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span>}</div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span> </div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ReleaseBackupDomainReset(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span>{</div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>);</div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span>}</div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span> </div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span>{</div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>);</div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span>}</div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span> </div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span>{</div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>);</div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span>}</div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span> </div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span>{</div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span>}</div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span> </div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span>{</div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf94ebe400d76dd3d34e78244a8ceb050">RCC_PLLCFGR_PLLR</a>,</div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span>             Source | PLLM | (PLLN &lt;&lt; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>) | PLLR);</div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span>}</div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span> </div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span>{</div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a>,</div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span>             Source | PLLM | (PLLN &lt;&lt; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>) | PLLP);</div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span>}</div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span> </div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_ConfigDomain_RNG(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span>{</div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a>,</div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span>             Source | PLLM | (PLLN &lt;&lt; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>) | PLLQ);</div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span>}</div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span> </div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_ConfigDomain_I2S(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span>{</div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a>,</div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span>             Source | PLLM | (PLLN &lt;&lt; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>) | PLLQ);</div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span>}</div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span> </div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_GetN(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span>{</div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt;  <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>);</div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span>}</div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span> </div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_GetP(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span>{</div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a>));</div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span>}</div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span> </div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_GetQ(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span>{</div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a>));</div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span>}</div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span> </div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_GetR(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span>{</div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf94ebe400d76dd3d34e78244a8ceb050">RCC_PLLCFGR_PLLR</a>));</div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span>}</div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span> </div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_GetDivider(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span>{</div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>));</div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span>}</div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span> </div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_EnableDomain_ADC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span>{</div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga04599fc122337e5f3ee8979df0c822c5">RCC_PLLCFGR_PLLPEN</a>);</div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span>}</div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span> </div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_DisableDomain_ADC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span>{</div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga04599fc122337e5f3ee8979df0c822c5">RCC_PLLCFGR_PLLPEN</a>);</div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span>}</div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span> </div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_IsEnabledDomain_ADC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span>{</div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga04599fc122337e5f3ee8979df0c822c5">RCC_PLLCFGR_PLLPEN</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga04599fc122337e5f3ee8979df0c822c5">RCC_PLLCFGR_PLLPEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span>}</div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span> </div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_EnableDomain_RNG(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span>{</div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a>);</div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span>}</div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span> </div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_DisableDomain_RNG(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span>{</div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a>);</div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span>}</div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span> </div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_IsEnabledDomain_RNG(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span>{</div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span>}</div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span> </div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_EnableDomain_I2S(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span>{</div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a>);</div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span>}</div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span> </div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_DisableDomain_I2S(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span>{</div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a>);</div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span>}</div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span> </div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_IsEnabledDomain_I2S(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span>{</div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span>}</div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span> </div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_EnableDomain_SYS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span>{</div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gadfa9da7446c63cd5b888d03a80171562">RCC_PLLCFGR_PLLREN</a>);</div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span>}</div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span> </div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_DisableDomain_SYS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span>{</div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gadfa9da7446c63cd5b888d03a80171562">RCC_PLLCFGR_PLLREN</a>);</div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span>}</div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span> </div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_IsEnabledDomain_SYS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span>{</div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gadfa9da7446c63cd5b888d03a80171562">RCC_PLLCFGR_PLLREN</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gadfa9da7446c63cd5b888d03a80171562">RCC_PLLCFGR_PLLREN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span>}</div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span> </div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_SetMainSource(uint32_t PLLSource)</div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span>{</div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span>  <a class="code hl_define" href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>, PLLSource);</div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span>}</div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span> </div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_GetMainSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span>{</div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>));</div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span>}</div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span> </div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span>{</div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4b3873e100ebe8a67fe148de1c8a9caf">RCC_CICR_LSIRDYC</a>);</div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span>}</div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span> </div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span>{</div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5ab791dab5d2c0e53094c7150e96eb33">RCC_CICR_LSERDYC</a>);</div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span>}</div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span> </div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_MSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span>{</div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga914c0fb2b7bf0723cce7acb83a7026b3">RCC_CICR_MSIRDYC</a>);</div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span>}</div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span> </div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span>{</div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0c463351fe85650ed1f8e1fc9a1ce79d">RCC_CICR_HSIRDYC</a>);</div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span>}</div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span> </div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span>{</div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a">RCC_CICR_HSERDYC</a>);</div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span>}</div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span> </div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span>{</div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3c21ea94e557cddcb31e69b7e5e190c7">RCC_CICR_PLLRDYC</a>);</div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span>}</div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span> </div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span>{</div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5effadce798e53ab37c5aea9300b3b23">RCC_CICR_CSSC</a>);</div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span>}</div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span> </div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_LSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span>{</div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaed680945ce75921ac6e96daef1393250">RCC_CICR_LSECSSC</a>);</div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span>}</div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span> </div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span>{</div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad1f597c9d40c025a6695824b5da27c13">RCC_CIFR_LSIRDYF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad1f597c9d40c025a6695824b5da27c13">RCC_CIFR_LSIRDYF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span> </div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span>}</div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span> </div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span>{</div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1559f0774dd54852c12a02bf7b867b93">RCC_CIFR_LSERDYF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1559f0774dd54852c12a02bf7b867b93">RCC_CIFR_LSERDYF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span>}</div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span> </div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_MSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span>{</div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga41b17e828992b1b4984b39e47e5e20f0">RCC_CIFR_MSIRDYF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga41b17e828992b1b4984b39e47e5e20f0">RCC_CIFR_MSIRDYF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span>}</div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span> </div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span>{</div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga035d773e029fec439d29551774b9304a">RCC_CIFR_HSIRDYF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga035d773e029fec439d29551774b9304a">RCC_CIFR_HSIRDYF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span>}</div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span> </div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span>{</div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5d12419149aa1342fc0d0a79ae380c50">RCC_CIFR_HSERDYF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5d12419149aa1342fc0d0a79ae380c50">RCC_CIFR_HSERDYF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span>}</div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span> </div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span>{</div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">RCC_CIFR_PLLRDYF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">RCC_CIFR_PLLRDYF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span> </div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span>}</div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span> </div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span>{</div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac7ca64b3739a65df1bdb70cec7be93d9">RCC_CIFR_CSSF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac7ca64b3739a65df1bdb70cec7be93d9">RCC_CIFR_CSSF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span>}</div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span> </div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_LSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span>{</div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0f50f7bc98c719172190873cc10bf5b5">RCC_CIFR_LSECSSF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0f50f7bc98c719172190873cc10bf5b5">RCC_CIFR_LSECSSF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span>}</div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span> </div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HPRE(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span>{</div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga76b2dd8508d3b2c44960ec495889c1ed">RCC_CFGR_HPREF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga76b2dd8508d3b2c44960ec495889c1ed">RCC_CFGR_HPREF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span>}</div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span> </div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span><span class="preprocessor">#if defined(DUAL_CORE)</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_C2HPRE(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span>{</div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;EXTCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga33dca9f8cc601e553b43a14cf8f7201d">RCC_EXTCFGR_C2HPREF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga33dca9f8cc601e553b43a14cf8f7201d">RCC_EXTCFGR_C2HPREF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span>}</div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span><span class="preprocessor">#endif </span><span class="comment">/* DUAL_CORE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span> </div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_SHDHPRE(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span>{</div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;EXTCFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gadba06c67175ec0bfc39daf51751f0101">RCC_EXTCFGR_SHDHPREF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gadba06c67175ec0bfc39daf51751f0101">RCC_EXTCFGR_SHDHPREF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span>}</div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span> </div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span> </div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_PPRE1(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span>{</div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaee79017969b06774a311762572d5e018">RCC_CFGR_PPRE1F</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaee79017969b06774a311762572d5e018">RCC_CFGR_PPRE1F</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span>}</div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span> </div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_PPRE2(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span>{</div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaccdd9106d94f92f82dbcad4e27082334">RCC_CFGR_PPRE2F</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaccdd9106d94f92f82dbcad4e27082334">RCC_CFGR_PPRE2F</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span>}</div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span> </div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_IWDGRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span>{</div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span>}</div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span> </div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"> 3098</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_RFILARST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span>{</div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2fa5fd027880cf5e9285c7583ce3fc2c">RCC_CSR_RFILARSTF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2fa5fd027880cf5e9285c7583ce3fc2c">RCC_CSR_RFILARSTF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span>}</div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span> </div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_LPWRRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span>{</div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span>}</div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span> </div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_OBLRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span>{</div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span>}</div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span> </div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"> 3128</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_PINRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span>{</div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span>}</div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span> </div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_SFTRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span>{</div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span>}</div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span> </div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"> 3148</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_WWDGRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span>{</div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span>}</div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span> </div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_BORRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span>{</div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6685c7bd94a46c82c7ca69afa1707c39">RCC_CSR_BORRSTF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6685c7bd94a46c82c7ca69afa1707c39">RCC_CSR_BORRSTF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span>}</div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span> </div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearResetFlags(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span>{</div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"> 3170</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>);</div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span>}</div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span> </div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span>{</div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>);</div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span>}</div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span> </div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span>{</div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"> 3198</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>);</div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"> 3199</span>}</div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span> </div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_MSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span>{</div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaf5d47df7a135422c9e10d570d6299a6">RCC_CIER_MSIRDYIE</a>);</div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span>}</div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span> </div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span>{</div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>);</div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span>}</div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span> </div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span>{</div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>);</div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span>}</div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span> </div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span>{</div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a>);</div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span>}</div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span> </div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"> 3246</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_LSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span>{</div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span>  <a class="code hl_define" href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">RCC_CIER_LSECSSIE</a>);</div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span>}</div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span> </div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span>{</div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>);</div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span>}</div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span> </div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span>{</div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>);</div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span>}</div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span> </div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_MSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"> 3277</span>{</div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaf5d47df7a135422c9e10d570d6299a6">RCC_CIER_MSIRDYIE</a>);</div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"> 3279</span>}</div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"> 3280</span> </div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span>{</div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>);</div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span>}</div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span> </div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span>{</div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"> 3298</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>);</div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"> 3299</span>}</div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span> </div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span>{</div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a>);</div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span>}</div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span> </div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_LSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span>{</div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span>  <a class="code hl_define" href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">RCC_CIER_LSECSSIE</a>);</div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"> 3319</span>}</div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span> </div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span>{</div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span>}</div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"> 3330</span> </div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span>{</div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span>}</div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"> 3340</span> </div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_MSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span>{</div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaf5d47df7a135422c9e10d570d6299a6">RCC_CIER_MSIRDYIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaf5d47df7a135422c9e10d570d6299a6">RCC_CIER_MSIRDYIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span>}</div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span> </div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span>{</div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span>}</div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span> </div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span>{</div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"> 3368</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span>}</div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span> </div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span>{</div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span> </div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span>}</div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span> </div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_LSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span>{</div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">RCC_CIER_LSECSSIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">RCC_CIER_LSECSSIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span>}</div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span> </div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span><a class="code hl_enumeration" href="group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_RCC_DeInit(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span><span class="keywordtype">void</span>        LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks);</div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span>uint32_t    LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource);</div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span>uint32_t    LL_RCC_GetI2CClockFreq(uint32_t I2CxSource);</div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span>uint32_t    LL_RCC_GetI2SClockFreq(uint32_t I2SxSource);</div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"> 3412</span>uint32_t    LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource);</div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span>uint32_t    LL_RCC_GetLPTIMClockFreq(uint32_t LPTIMxSource);</div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span>uint32_t    LL_RCC_GetRNGClockFreq(uint32_t RNGxSource);</div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"> 3415</span>uint32_t    LL_RCC_GetADCClockFreq(uint32_t ADCxSource);</div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"> 3416</span>uint32_t    LL_RCC_GetRTCClockFreq(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"> 3420</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span> </div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"> 3430</span><span class="preprocessor">#endif </span><span class="comment">/* defined(RCC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span> </div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span>}</div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"> 3439</span> </div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"> 3440</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32WLxx_LL_RCC_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition</b> <a href="cmsis__armcc_8h_source.html#l00063">cmsis_armcc.h:63</a></div></div>
<div class="ttc" id="agroup__Exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group__Exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32wlxx_8h_source.html#l00146">stm32wlxx.h:146</a></div></div>
<div class="ttc" id="agroup__Exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group__Exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32wlxx_8h_source.html#l00144">stm32wlxx.h:144</a></div></div>
<div class="ttc" id="agroup__Exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group__Exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> <a href="stm32wlxx_8h_source.html#l00156">stm32wlxx.h:156</a></div></div>
<div class="ttc" id="agroup__Exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group__Exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32wlxx_8h_source.html#l00148">stm32wlxx.h:148</a></div></div>
<div class="ttc" id="agroup__Exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition</b> <a href="stm32wlxx_8h_source.html#l00130">stm32wlxx.h:131</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga00145f8814cb9a5b180d76499d97aead"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a></div><div class="ttdeci">#define RCC_BDCR_LSEON</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07321">stm32wl55xx.h:7321</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga00561e6b34b0d94e248814e0276a0501"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga00561e6b34b0d94e248814e0276a0501">RCC_CCIPR_RNGSEL</a></div><div class="ttdeci">#define RCC_CCIPR_RNGSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07314">stm32wl55xx.h:7314</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga035d773e029fec439d29551774b9304a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga035d773e029fec439d29551774b9304a">RCC_CIFR_HSIRDYF</a></div><div class="ttdeci">#define RCC_CIFR_HSIRDYF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06862">stm32wl55xx.h:6862</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga04599fc122337e5f3ee8979df0c822c5"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga04599fc122337e5f3ee8979df0c822c5">RCC_PLLCFGR_PLLPEN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLPEN</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06796">stm32wl55xx.h:6796</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga054a1764497165e83c364efc148f42f0"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga054a1764497165e83c364efc148f42f0">RCC_CSR_MSISRANGE</a></div><div class="ttdeci">#define RCC_CSR_MSISRANGE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07383">stm32wl55xx.h:7383</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga05b6fa91ff6f0b1264ccb75c1943a4f6"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga05b6fa91ff6f0b1264ccb75c1943a4f6">RCC_ICSCR_MSITRIM_Pos</a></div><div class="ttdeci">#define RCC_ICSCR_MSITRIM_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06678">stm32wl55xx.h:6678</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga07ad83eab3b62a51d110572d0a78c833"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga07ad83eab3b62a51d110572d0a78c833">RCC_CR_MSIRANGE</a></div><div class="ttdeci">#define RCC_CR_MSIRANGE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06618">stm32wl55xx.h:6618</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0c463351fe85650ed1f8e1fc9a1ce79d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0c463351fe85650ed1f8e1fc9a1ce79d">RCC_CICR_HSIRDYC</a></div><div class="ttdeci">#define RCC_CICR_HSIRDYC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06888">stm32wl55xx.h:6888</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0d85ff277e7a8ff1d8bd4fd06d8a0326"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0d85ff277e7a8ff1d8bd4fd06d8a0326">RCC_CR_HSEPRE</a></div><div class="ttdeci">#define RCC_CR_HSEPRE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06659">stm32wl55xx.h:6659</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06696">stm32wl55xx.h:6696</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0f50f7bc98c719172190873cc10bf5b5"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0f50f7bc98c719172190873cc10bf5b5">RCC_CIFR_LSECSSF</a></div><div class="ttdeci">#define RCC_CIFR_LSECSSF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06874">stm32wl55xx.h:6874</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga14163f80ac0b005217eb318d0639afef"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a></div><div class="ttdeci">#define RCC_CSR_OBLRSTF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07404">stm32wl55xx.h:7404</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1559f0774dd54852c12a02bf7b867b93"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1559f0774dd54852c12a02bf7b867b93">RCC_CIFR_LSERDYF</a></div><div class="ttdeci">#define RCC_CIFR_LSERDYF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06856">stm32wl55xx.h:6856</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06703">stm32wl55xx.h:6703</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga16e89534934436ee8958440882b71e6f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a></div><div class="ttdeci">#define RCC_CSR_SFTRSTF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07413">stm32wl55xx.h:7413</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1f1261416d104fe7cd9f5001ffbf8330"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a></div><div class="ttdeci">#define RCC_ICSCR_HSITRIM_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06688">stm32wl55xx.h:6688</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga22a7079ba87dd7acd5ed7fe7b704e85f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a></div><div class="ttdeci">#define RCC_CSR_IWDGRSTF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07416">stm32wl55xx.h:7416</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2561745be271ee828e26de601f72162d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLP</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06799">stm32wl55xx.h:6799</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga284cff3de5ace8d67ac612240c20421f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga284cff3de5ace8d67ac612240c20421f">RCC_CR_MSIPLLEN</a></div><div class="ttdeci">#define RCC_CR_MSIPLLEN</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06610">stm32wl55xx.h:6610</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga29b65c3f939aa4de02340b35a065ee29"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga29b65c3f939aa4de02340b35a065ee29">RCC_CCIPR_ADCSEL</a></div><div class="ttdeci">#define RCC_CCIPR_ADCSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07308">stm32wl55xx.h:7308</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2b85b3ab656dfa2809b15e6e530c17a2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a></div><div class="ttdeci">#define RCC_BDCR_BDRST</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07361">stm32wl55xx.h:7361</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2c2055812655d6acfda9a73dd2e94e10"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a></div><div class="ttdeci">#define RCC_CFGR_MCOPRE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06764">stm32wl55xx.h:6764</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2fa5fd027880cf5e9285c7583ce3fc2c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2fa5fd027880cf5e9285c7583ce3fc2c">RCC_CSR_RFILARSTF</a></div><div class="ttdeci">#define RCC_CSR_RFILARSTF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07401">stm32wl55xx.h:7401</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga309cd200707f6f378f1370aa6d777d4e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga309cd200707f6f378f1370aa6d777d4e">RCC_BDCR_LSECSSD</a></div><div class="ttdeci">#define RCC_BDCR_LSECSSD</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07340">stm32wl55xx.h:7340</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">RCC_CIFR_PLLRDYF</a></div><div class="ttdeci">#define RCC_CIFR_PLLRDYF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06868">stm32wl55xx.h:6868</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga33dca9f8cc601e553b43a14cf8f7201d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga33dca9f8cc601e553b43a14cf8f7201d">RCC_EXTCFGR_C2HPREF</a></div><div class="ttdeci">#define RCC_EXTCFGR_C2HPREF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07446">stm32wl55xx.h:7446</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga34b99cbd2871381ebf6bac5a5980c0bd"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">RCC_CIER_LSECSSIE</a></div><div class="ttdeci">#define RCC_CIER_LSECSSIE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06848">stm32wl55xx.h:6848</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3c21ea94e557cddcb31e69b7e5e190c7"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3c21ea94e557cddcb31e69b7e5e190c7">RCC_CICR_PLLRDYC</a></div><div class="ttdeci">#define RCC_CICR_PLLRDYC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06894">stm32wl55xx.h:6894</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3f5f78cc02eba88239e86ec785111f1a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3f5f78cc02eba88239e86ec785111f1a">RCC_CSR_RFRST</a></div><div class="ttdeci">#define RCC_CSR_RFRST</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07394">stm32wl55xx.h:7394</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga41b17e828992b1b4984b39e47e5e20f0"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga41b17e828992b1b4984b39e47e5e20f0">RCC_CIFR_MSIRDYF</a></div><div class="ttdeci">#define RCC_CIFR_MSIRDYF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06859">stm32wl55xx.h:6859</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga49933766dd383651a6757d47f76649de"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga49933766dd383651a6757d47f76649de">RCC_CR_MSIRGSEL</a></div><div class="ttdeci">#define RCC_CR_MSIRGSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06613">stm32wl55xx.h:6613</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4b3873e100ebe8a67fe148de1c8a9caf"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4b3873e100ebe8a67fe148de1c8a9caf">RCC_CICR_LSIRDYC</a></div><div class="ttdeci">#define RCC_CICR_LSIRDYC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06879">stm32wl55xx.h:6879</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4b571901d7cdc93ca1ecc1531f26ba6a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06785">stm32wl55xx.h:6785</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4e26d2902d11e638cd0b702332f53ab1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a></div><div class="ttdeci">#define RCC_CSR_PINRSTF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07407">stm32wl55xx.h:7407</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga50b2423a5fea74a47b9eb8ab51869412"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06719">stm32wl55xx.h:6719</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5213fe07d0cd6f9c53eb47125d17335b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5213fe07d0cd6f9c53eb47125d17335b">RCC_CSR_RFRSTF</a></div><div class="ttdeci">#define RCC_CSR_RFRSTF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07391">stm32wl55xx.h:7391</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga542dffd7f8dc4da5401b54d822a22af0"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a></div><div class="ttdeci">#define RCC_BDCR_LSEBYP</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07327">stm32wl55xx.h:7327</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga546495f69f570cb4b81d4a59054c7ed1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLQ</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06811">stm32wl55xx.h:6811</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga55399cf055b6581bc74be6059cab2cf0"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga55399cf055b6581bc74be6059cab2cf0">RCC_BDCR_LSCOSEL</a></div><div class="ttdeci">#define RCC_BDCR_LSCOSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07368">stm32wl55xx.h:7368</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5ab791dab5d2c0e53094c7150e96eb33"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5ab791dab5d2c0e53094c7150e96eb33">RCC_CICR_LSERDYC</a></div><div class="ttdeci">#define RCC_CICR_LSERDYC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06882">stm32wl55xx.h:6882</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5d12419149aa1342fc0d0a79ae380c50"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5d12419149aa1342fc0d0a79ae380c50">RCC_CIFR_HSERDYF</a></div><div class="ttdeci">#define RCC_CIFR_HSERDYF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06865">stm32wl55xx.h:6865</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5effadce798e53ab37c5aea9300b3b23"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5effadce798e53ab37c5aea9300b3b23">RCC_CICR_CSSC</a></div><div class="ttdeci">#define RCC_CICR_CSSC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06897">stm32wl55xx.h:6897</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5fa26aeb26754b90d6263c17033d7e71"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5fa26aeb26754b90d6263c17033d7e71">RCC_BDCR_LSESYSRDY</a></div><div class="ttdeci">#define RCC_BDCR_LSESYSRDY</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07353">stm32wl55xx.h:7353</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga623e4f1eb613f4793d3d500c1cfd746a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga623e4f1eb613f4793d3d500c1cfd746a">RCC_CFGR_STOPWUCK</a></div><div class="ttdeci">#define RCC_CFGR_STOPWUCK</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06735">stm32wl55xx.h:6735</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga643ae9a1dae56b0ff84f42aec7ff17a4"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga643ae9a1dae56b0ff84f42aec7ff17a4">RCC_CSR_LSIPRE</a></div><div class="ttdeci">#define RCC_CSR_LSIPRE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07379">stm32wl55xx.h:7379</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6685c7bd94a46c82c7ca69afa1707c39"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6685c7bd94a46c82c7ca69afa1707c39">RCC_CSR_BORRSTF</a></div><div class="ttdeci">#define RCC_CSR_BORRSTF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07410">stm32wl55xx.h:7410</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga675455250b91f125d52f5d347c2c0fbf"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a></div><div class="ttdeci">#define RCC_CSR_LPWRRSTF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07422">stm32wl55xx.h:7422</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga709edde62af6d51899f6ee5b4d71fd92"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a></div><div class="ttdeci">#define RCC_ICSCR_HSICAL_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06683">stm32wl55xx.h:6683</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7322dea74a1902218faade21090a3209"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7322dea74a1902218faade21090a3209">RCC_BDCR_LSECSSON</a></div><div class="ttdeci">#define RCC_BDCR_LSECSSON</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07337">stm32wl55xx.h:7337</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga76304e842d0244575776a28f82cafcfd"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a></div><div class="ttdeci">#define RCC_CFGR_MCOSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06755">stm32wl55xx.h:6755</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga76b2dd8508d3b2c44960ec495889c1ed"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga76b2dd8508d3b2c44960ec495889c1ed">RCC_CFGR_HPREF</a></div><div class="ttdeci">#define RCC_CFGR_HPREF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06740">stm32wl55xx.h:6740</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga78a5913e3fc53a740fe874ece04b2d84"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06783">stm32wl55xx.h:6783</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga79ea6f2df75f09b17df9582037ed6a53"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a></div><div class="ttdeci">#define RCC_BDCR_RTCEN</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07357">stm32wl55xx.h:7357</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7a77e3588bfc97b548db842429f4f450"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a></div><div class="ttdeci">#define RCC_CIER_LSERDYIE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06833">stm32wl55xx.h:6833</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7f61335b01758a4336598e7fa97445e6"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7f61335b01758a4336598e7fa97445e6">RCC_ICSCR_MSITRIM</a></div><div class="ttdeci">#define RCC_ICSCR_MSITRIM</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06680">stm32wl55xx.h:6680</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga803cbf97bda1ebaf9afee2a3c9f0851b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a></div><div class="ttdeci">#define RCC_CSR_LSION</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07373">stm32wl55xx.h:7373</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga80ab98c2b924fe595122da7a7369b558"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga80ab98c2b924fe595122da7a7369b558">RCC_BDCR_LSESYSEN</a></div><div class="ttdeci">#define RCC_BDCR_LSESYSEN</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07343">stm32wl55xx.h:7343</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga815d38932ab8c6f6447e2a880b816660"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga815d38932ab8c6f6447e2a880b816660">RCC_ICSCR_MSICAL_Pos</a></div><div class="ttdeci">#define RCC_ICSCR_MSICAL_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06673">stm32wl55xx.h:6673</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga81cc940b56c46a5e448f7c84263b6be5"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLQEN</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06808">stm32wl55xx.h:6808</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8599b4e83ae055056c14289aa1efc71e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8599b4e83ae055056c14289aa1efc71e">RCC_CR_HSEBYPPWR</a></div><div class="ttdeci">#define RCC_CR_HSEBYPPWR</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06662">stm32wl55xx.h:6662</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga86a34e00182c83409d89ff566cb02cc4"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a></div><div class="ttdeci">#define RCC_CR_HSERDY</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06653">stm32wl55xx.h:6653</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8f0aba1e728b2409378cda9d59e6a506"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8f0aba1e728b2409378cda9d59e6a506">RCC_CR_HSIASFS</a></div><div class="ttdeci">#define RCC_CR_HSIASFS</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06643">stm32wl55xx.h:6643</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga914c0fb2b7bf0723cce7acb83a7026b3"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga914c0fb2b7bf0723cce7acb83a7026b3">RCC_CICR_MSIRDYC</a></div><div class="ttdeci">#define RCC_CICR_MSIRDYC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06885">stm32wl55xx.h:6885</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga92cb53ea81d2c47537eb217cc6659a2e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLSRC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06772">stm32wl55xx.h:6772</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga93a9d7d137fc8b7e01af7aabc3d6d42a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a">RCC_CICR_HSERDYC</a></div><div class="ttdeci">#define RCC_CICR_HSERDYC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06891">stm32wl55xx.h:6891</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga9a42e8b9ee60126976d9be056e5e66b1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLM</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06778">stm32wl55xx.h:6778</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a></div><div class="ttdeci">#define RCC_CR_HSIRDY</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06640">stm32wl55xx.h:6640</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa9172ae30b26b2daad9442579b8e2dd0"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a></div><div class="ttdeci">#define RCC_CR_HSIKERON</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06637">stm32wl55xx.h:6637</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa9e761cf5e09906a38e9c7e8e750514c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a></div><div class="ttdeci">#define RCC_BDCR_LSEDRV</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07331">stm32wl55xx.h:7331</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaab185561cca7116d708122dc099de224"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaab185561cca7116d708122dc099de224">RCC_EXTCFGR_C2HPRE</a></div><div class="ttdeci">#define RCC_EXTCFGR_C2HPRE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07435">stm32wl55xx.h:7435</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaaf5d47df7a135422c9e10d570d6299a6"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaaf5d47df7a135422c9e10d570d6299a6">RCC_CIER_MSIRDYIE</a></div><div class="ttdeci">#define RCC_CIER_MSIRDYIE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06836">stm32wl55xx.h:6836</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaafca81172ed857ce6b94582fcaada87c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a></div><div class="ttdeci">#define RCC_BDCR_LSERDY</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07324">stm32wl55xx.h:7324</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab489bcd8bef87f479cdcc3802240aa0a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab489bcd8bef87f479cdcc3802240aa0a">RCC_BDCR_LSCOEN</a></div><div class="ttdeci">#define RCC_BDCR_LSCOEN</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07365">stm32wl55xx.h:7365</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab569110e757aee573ebf9ad80812e8bb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a></div><div class="ttdeci">#define RCC_CSR_LSIRDY</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07376">stm32wl55xx.h:7376</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab79c333962d5bd80636eca9997759804"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a></div><div class="ttdeci">#define RCC_ICSCR_HSITRIM</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06690">stm32wl55xx.h:6690</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gabe30dbd38f6456990ee641648bc05d40"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a></div><div class="ttdeci">#define RCC_BDCR_RTCSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07347">stm32wl55xx.h:7347</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac160361e00b75ce6f2b146aa28a9b1f3"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a></div><div class="ttdeci">#define RCC_CIER_HSIRDYIE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06839">stm32wl55xx.h:6839</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac38ef564d136d79b5e22b564db8d2b07"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac38ef564d136d79b5e22b564db8d2b07">RCC_CR_MSIRDY</a></div><div class="ttdeci">#define RCC_CR_MSIRDY</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06607">stm32wl55xx.h:6607</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac7ca64b3739a65df1bdb70cec7be93d9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac7ca64b3739a65df1bdb70cec7be93d9">RCC_CIFR_CSSF</a></div><div class="ttdeci">#define RCC_CIFR_CSSF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06871">stm32wl55xx.h:6871</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac87846f04143aeef0fabf04ca6453f1a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a></div><div class="ttdeci">#define RCC_CIER_LSIRDYIE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06830">stm32wl55xx.h:6830</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac98dfeb8365fd0b721394fc6a503b40b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac98dfeb8365fd0b721394fc6a503b40b">RCC_ICSCR_HSICAL</a></div><div class="ttdeci">#define RCC_ICSCR_HSICAL</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06685">stm32wl55xx.h:6685</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacabd7bbde7e78c9c8f5fd46e34771826"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a></div><div class="ttdeci">#define RCC_CSR_WWDGRSTF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07419">stm32wl55xx.h:7419</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacc05308869ad055e1e6f2c32d738aecd"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a></div><div class="ttdeci">#define RCC_CR_CSSON</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06656">stm32wl55xx.h:6656</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaccdd9106d94f92f82dbcad4e27082334"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaccdd9106d94f92f82dbcad4e27082334">RCC_CFGR_PPRE2F</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2F</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06750">stm32wl55xx.h:6750</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06666">stm32wl55xx.h:6666</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad1f597c9d40c025a6695824b5da27c13"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad1f597c9d40c025a6695824b5da27c13">RCC_CIFR_LSIRDYF</a></div><div class="ttdeci">#define RCC_CIFR_LSIRDYF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06853">stm32wl55xx.h:6853</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad61bd4f9f345ba41806813b0bfff1311"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06727">stm32wl55xx.h:6727</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad9e6e956551977ee6154c4079a2991ba"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a></div><div class="ttdeci">#define RCC_CIER_PLLRDYIE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06845">stm32wl55xx.h:6845</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06650">stm32wl55xx.h:6650</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gadba06c67175ec0bfc39daf51751f0101"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadba06c67175ec0bfc39daf51751f0101">RCC_EXTCFGR_SHDHPREF</a></div><div class="ttdeci">#define RCC_EXTCFGR_SHDHPREF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07443">stm32wl55xx.h:7443</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gadfa9da7446c63cd5b888d03a80171562"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadfa9da7446c63cd5b888d03a80171562">RCC_PLLCFGR_PLLREN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLREN</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06818">stm32wl55xx.h:6818</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae18406d77831ffad4799394913ca472c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae18406d77831ffad4799394913ca472c">RCC_ICSCR_MSICAL</a></div><div class="ttdeci">#define RCC_ICSCR_MSICAL</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06675">stm32wl55xx.h:6675</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae7ae21eb98c76d77916109c378bd1bfe"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a></div><div class="ttdeci">#define RCC_CCIPR_LPUART1SEL</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07266">stm32wl55xx.h:7266</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaeb0c561e89a201a4f7b3e3e2d06ef962"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a></div><div class="ttdeci">#define RCC_CIER_HSERDYIE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06842">stm32wl55xx.h:6842</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaed3a4ff749a2f0d2b1ff8279a1337b42"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaed3a4ff749a2f0d2b1ff8279a1337b42">RCC_CCIPR_I2S2SEL</a></div><div class="ttdeci">#define RCC_CCIPR_I2S2SEL</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07260">stm32wl55xx.h:7260</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaed680945ce75921ac6e96daef1393250"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaed680945ce75921ac6e96daef1393250">RCC_CICR_LSECSSC</a></div><div class="ttdeci">#define RCC_CICR_LSECSSC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06900">stm32wl55xx.h:6900</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaee09fff7bffaaabc64d99627f2249795"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a></div><div class="ttdeci">#define RCC_CR_MSION</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06604">stm32wl55xx.h:6604</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaee79017969b06774a311762572d5e018"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaee79017969b06774a311762572d5e018">RCC_CFGR_PPRE1F</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1F</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06745">stm32wl55xx.h:6745</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06634">stm32wl55xx.h:6634</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf94ebe400d76dd3d34e78244a8ceb050"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf94ebe400d76dd3d34e78244a8ceb050">RCC_PLLCFGR_PLLR</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLR</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06821">stm32wl55xx.h:6821</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gafa12d7ac6a7f0f91d066aeb2c6071888"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a></div><div class="ttdeci">#define RCC_CR_PLLRDY</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06669">stm32wl55xx.h:6669</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gafc26c5996b14005a70afbeaa29aae716"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a></div><div class="ttdeci">#define RCC_CSR_RMVF</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07398">stm32wl55xx.h:7398</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gafda021053538c480065d51be88ca8de5"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafda021053538c480065d51be88ca8de5">RCC_EXTCFGR_SHDHPRE</a></div><div class="ttdeci">#define RCC_EXTCFGR_SHDHPRE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07427">stm32wl55xx.h:7427</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06710">stm32wl55xx.h:6710</a></div></div>
<div class="ttc" id="agroup__Peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l01159">stm32wl55xx.h:1159</a></div></div>
<div class="ttc" id="astm32wlxx_8h_html"><div class="ttname"><a href="stm32wlxx_8h.html">stm32wlxx.h</a></div><div class="ttdoc">CMSIS STM32WLxx Device Peripheral Access Layer Header File.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_28a6ecdd6f5d4685f8b62df88a393c2c.html">STM32WLxx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_8edc0e14bdd6ecfbdb0e77d6b4c08eb4.html">Inc</a></li><li class="navelem"><a class="el" href="stm32wlxx__ll__rcc_8h.html">stm32wlxx_ll_rcc.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
