Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
Reading design: MBO_53_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MBO_53_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MBO_53_top"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Use New Parser                     : yes
Top Module Name                    : MBO_53_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : Rebuilt
RTL Output                         : Yes
Global Optimization                : Inpad_To_Outpad
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : ()
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\ipcore_dir\fifo_acp.v" into library work
Parsing module <fifo_acp>.
Analyzing Verilog file "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\ipcore_dir\MEM_OPORA_LCHM.v" into library work
Parsing module <MEM_OPORA_LCHM>.
Analyzing Verilog file "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\D3_PROCESSING\convolution_block.v" into library work
Parsing module <convolution_block>.
Analyzing Verilog file "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\ipcore_dir\FIFO_CONV_OUT.v" into library work
Parsing module <FIFO_CONV_OUT>.
Analyzing Verilog file "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\ipcore_dir\FIFO_CONV_IN.v" into library work
Parsing module <FIFO_CONV_IN>.
Analyzing Verilog file "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\convolution_top.v" into library work
Parsing module <convolution_top>.
Analyzing Verilog file "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\adc_ltc2315.v" into library work
Parsing module <adc_ltc2315>.
Analyzing Verilog file "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\pll_2.v" into library work
Parsing module <pll_2>.
Analyzing Verilog file "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\pll.v" into library work
Parsing module <pll>.
Analyzing Verilog file "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" into library work
Parsing module <MBO_53_top>.
WARNING:HDLCompiler:751 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 133: Redeclaration of ansi port SUB_TA_TB_en is not allowed
WARNING:HDLCompiler:751 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 149: Redeclaration of ansi port eth_data_blocks1 is not allowed
Parsing VHDL file "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\ipcore_dir\fifo_acp\example_design\fifo_acp_exdes.vhd" into library work
Parsing entity <fifo_acp_exdes>.
Parsing architecture <xilinx> of entity <fifo_acp_exdes>.
Parsing VHDL file "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\ipcore_dir\fifo_acp\simulation\fifo_acp_pkg.vhd" into library work
Parsing package <fifo_acp_pkg>.
Parsing package body <fifo_acp_pkg>.
Parsing VHDL file "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\ipcore_dir\fifo_acp\simulation\fifo_acp_dgen.vhd" into library work
Parsing entity <fifo_acp_dgen>.
Parsing architecture <fg_dg_arch> of entity <fifo_acp_dgen>.
Parsing VHDL file "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\ipcore_dir\fifo_acp\simulation\fifo_acp_dverif.vhd" into library work
Parsing entity <fifo_acp_dverif>.
Parsing architecture <fg_dv_arch> of entity <fifo_acp_dverif>.
Parsing VHDL file "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\ipcore_dir\fifo_acp\simulation\fifo_acp_pctrl.vhd" into library work
Parsing entity <fifo_acp_pctrl>.
Parsing architecture <fg_pc_arch> of entity <fifo_acp_pctrl>.
Parsing VHDL file "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\ipcore_dir\fifo_acp\simulation\fifo_acp_rng.vhd" into library work
Parsing entity <fifo_acp_rng>.
Parsing architecture <rg_arch> of entity <fifo_acp_rng>.
Parsing VHDL file "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\ipcore_dir\fifo_acp\simulation\fifo_acp_synth.vhd" into library work
Parsing entity <fifo_acp_synth>.
Parsing architecture <simulation_arch> of entity <fifo_acp_synth>.
Parsing VHDL file "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\ipcore_dir\fifo_acp\simulation\fifo_acp_tb.vhd" into library work
Parsing entity <fifo_acp_tb>.
Parsing architecture <fifo_acp_arch> of entity <fifo_acp_tb>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 235: Port ch_b_extremum_en is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 416: Port clk_dv_new is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 432: Port clk_dv_new is not connected to this instance

Elaborating module <MBO_53_top>.
WARNING:HDLCompiler:872 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 222: Using initial value of FIX_POROG since it is never assigned

Elaborating module <IBUFG>.
WARNING:HDLCompiler:1127 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 91: Assignment to e_mdc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 92: Assignment to DAC_CS ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 98: Assignment to e_tx_er ignored, since the identifier is never used

Elaborating module <pll>.

Elaborating module <BUFG>.

Elaborating module <DCM_SP(CLK_FEEDBACK="1X",CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",DFS_FREQUENCY_MODE="LOW",DLL_FREQUENCY_MODE="LOW",DUTY_CYCLE_CORRECTION="TRUE",FACTORY_JF=16'b1100000010000000,PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 111: Assignment to clk_bf ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 112: Assignment to clk_50 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 113: Assignment to clk_2x ignored, since the identifier is never used

Elaborating module <pll_2>.

Elaborating module <DCM_SP(CLK_FEEDBACK="1X",CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=40.0,CLKOUT_PHASE_SHIFT="NONE",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",DFS_FREQUENCY_MODE="LOW",DLL_FREQUENCY_MODE="LOW",DUTY_CYCLE_CORRECTION="TRUE",FACTORY_JF=16'b1100000010000000,PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 123: Assignment to clk50_double_pll_cross ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 162: Assignment to acp_data1_ena ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 163: Assignment to acp_data2_ena ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 193: Assignment to clk_dv_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 205: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 209: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 216: Result of 24-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:1016 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\convolution_top.v" Line 90: Port full is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\convolution_top.v" Line 106: Port full is not connected to this instance

Elaborating module <convolution_top>.

Elaborating module <FIFO_CONV_IN>.
WARNING:HDLCompiler:1499 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\ipcore_dir\FIFO_CONV_IN.v" Line 39: Empty module <FIFO_CONV_IN> remains a black box.
WARNING:HDLCompiler:189 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\convolution_top.v" Line 98: Size mismatch in connection of port <rd_data_count>. Formal port size is 4-bit while actual signal size is 5-bit.

Elaborating module <FIFO_CONV_OUT>.
WARNING:HDLCompiler:1499 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\ipcore_dir\FIFO_CONV_OUT.v" Line 39: Empty module <FIFO_CONV_OUT> remains a black box.
WARNING:HDLCompiler:189 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\convolution_top.v" Line 114: Size mismatch in connection of port <rd_data_count>. Formal port size is 4-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:413 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\convolution_top.v" Line 124: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\convolution_top.v" Line 150: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <convolution_block(MULT_N=25,NLOG=5)>.

Elaborating module <MEM_OPORA_LCHM>.
WARNING:HDLCompiler:1499 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\ipcore_dir\MEM_OPORA_LCHM.v" Line 39: Empty module <MEM_OPORA_LCHM> remains a black box.
WARNING:HDLCompiler:189 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\D3_PROCESSING\convolution_block.v" Line 35: Size mismatch in connection of port <addra>. Formal port size is 6-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\D3_PROCESSING\convolution_block.v" Line 38: Size mismatch in connection of port <addrb>. Formal port size is 6-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:413 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\D3_PROCESSING\convolution_block.v" Line 52: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\convolution_top.v" Line 232: Assignment to strob_en_a_st ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\convolution_top.v" Line 252: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:189 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 242: Size mismatch in connection of port <OPORA>. Formal port size is 16-bit while actual signal size is 24-bit.
WARNING:HDLCompiler:413 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 318: Result of 25-bit expression is truncated to fit in 24-bit target.

Elaborating module <fifo_acp>.
WARNING:HDLCompiler:1499 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\ipcore_dir\fifo_acp.v" Line 39: Empty module <fifo_acp> remains a black box.

Elaborating module <adc_ltc2315>.
WARNING:HDLCompiler:413 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\adc_ltc2315.v" Line 48: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\adc_ltc2315.v" Line 61: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\adc_ltc2315.v" Line 97: Assignment to sck_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\adc_ltc2315.v" Line 103: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:634 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 72: Net <e_tx_clk_bf> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 148: Net <eth_rdreq1> does not have a driver.
WARNING:HDLCompiler:552 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 416: Input port clk_dv_new is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" Line 432: Input port clk_dv_new is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MBO_53_top>.
    Related source file is "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v".
    Set property "KEEP_HIERARCHY = YES" for instance <convolution_top>.
    Set property "MARK_DEBUG = TRUE" for signal <conv_DATA_OUT_A>.
    Set property "MARK_DEBUG = TRUE" for signal <conv_DATA_OUT_B>.
    Set property "MARK_DEBUG = TRUE" for signal <adc_01_data>.
    Set property "MARK_DEBUG = TRUE" for signal <adc_02_data>.
    Set property "MARK_DEBUG = TRUE" for signal <adc_01_data_true>.
    Set property "MARK_DEBUG = TRUE" for signal <rd_data_count_01>.
    Set property "MARK_DEBUG = TRUE" for signal <wr_data_count_01>.
    Set property "MARK_DEBUG = TRUE" for signal <rd_data_count_02>.
    Set property "MARK_DEBUG = TRUE" for signal <wr_data_count_02>.
    Set property "MARK_DEBUG = TRUE" for signal <BTN_NORTH_counter>.
    Set property "MARK_DEBUG = TRUE" for signal <BTN_WEST_counter>.
    Set property "MARK_DEBUG = TRUE" for signal <adc1_data_trigger>.
    Set property "MARK_DEBUG = TRUE" for signal <adc2_data_trigger>.
    Set property "MARK_DEBUG = TRUE" for signal <e_tx_clk_bf>.
    Set property "MARK_DEBUG = TRUE" for signal <BTN_WEST_bf>.
    Set property "MARK_DEBUG = TRUE" for signal <BTN_NORTH_bf>.
    Set property "MARK_DEBUG = TRUE" for signal <SPI_MISO_bf>.
    Set property "MARK_DEBUG = TRUE" for signal <adc_01_sdo_bf>.
    Set property "MARK_DEBUG = TRUE" for signal <adc_02_sdo_bf>.
    Set property "MARK_DEBUG = TRUE" for signal <conv_data_out_en>.
    Set property "MARK_DEBUG = TRUE" for signal <SUB_TA_TB_en>.
    Set property "MARK_DEBUG = TRUE" for signal <error_counter>.
    Set property "MARK_DEBUG = TRUE" for signal <eth_rdempty1>.
    Set property "MARK_DEBUG = TRUE" for signal <eth_rdempty2>.
    Set property "MARK_DEBUG = TRUE" for signal <eth_rdreq1>.
    Set property "MARK_DEBUG = TRUE" for signal <eth_rdreq2>.
    Set property "MARK_DEBUG = TRUE" for signal <is_there_256_1>.
    Set property "MARK_DEBUG = TRUE" for signal <is_there_256_2>.
    Set property "MARK_DEBUG = TRUE" for signal <dac_start>.
    Set property "MARK_DEBUG = TRUE" for signal <BTN_NORTH_f>.
    Set property "MARK_DEBUG = TRUE" for signal <BTN_NORTH_ff>.
    Set property "MARK_DEBUG = TRUE" for signal <adc_01_start>.
    Set property "MARK_DEBUG = TRUE" for signal <BTN_WEST_f>.
    Set property "MARK_DEBUG = TRUE" for signal <BTN_WEST_ff>.
    Set property "MARK_DEBUG = TRUE" for signal <ch_a_extremum_en>.
    Set property "MARK_DEBUG = TRUE" for signal <acp_add1>.
    Set property "MARK_DEBUG = TRUE" for signal <acp_add2>.
    Set property "MARK_DEBUG = TRUE" for signal <acp_data1_ft>.
    Set property "MARK_DEBUG = TRUE" for signal <acp_data2_ft>.
    Set property "MARK_DEBUG = TRUE" for signal <triger_setup>.
WARNING:Xst:2898 - Port 'clk_dv_new', unconnected in block instance 'adc_01', is tied to GND.
WARNING:Xst:2898 - Port 'clk_dv_new', unconnected in block instance 'adc_02', is tied to GND.
INFO:Xst:3210 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" line 106: Output port <CLKIN_IBUFG_OUT> of the instance <pll_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" line 106: Output port <CLK0_OUT> of the instance <pll_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" line 106: Output port <CLK2X_OUT> of the instance <pll_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" line 117: Output port <CLK0_OUT> of the instance <pll_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" line 235: Output port <ch_a_extremum_en> of the instance <convolution_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" line 235: Output port <ch_b_extremum_en> of the instance <convolution_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" line 359: Output port <wr_data_count> of the instance <fifo_input_acp1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" line 359: Output port <full> of the instance <fifo_input_acp1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" line 359: Output port <empty> of the instance <fifo_input_acp1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" line 373: Output port <wr_data_count> of the instance <fifo_input_acp2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" line 373: Output port <full> of the instance <fifo_input_acp2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" line 373: Output port <empty> of the instance <fifo_input_acp2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" line 416: Output port <en> of the instance <adc_01> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" line 416: Output port <adc_data_trigger> of the instance <adc_01> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" line 432: Output port <en> of the instance <adc_02> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\MBO_53_top.v" line 432: Output port <adc_data_trigger> of the instance <adc_02> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <e_tx_clk_bf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <eth_rdreq1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <eth_rdreq2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <adc_02_cs_ff> equivalent to <adc_01_cs_ff> has been removed
    Register <adc_02_cs_f> equivalent to <adc_01_cs_f> has been removed
    Found 1-bit register for signal <BTN_NORTH_ff>.
    Found 1-bit register for signal <BTN_NORTH_strob>.
    Found 24-bit register for signal <BTN_NORTH_counter>.
    Found 16-bit register for signal <CONTROL_MULT>.
    Found 23-bit register for signal <SUB_TA_TB_regg>.
    Found 24-bit register for signal <SUB_TA_TB_reg>.
    Found 1-bit register for signal <BTN_WEST_f>.
    Found 1-bit register for signal <BTN_WEST_ff>.
    Found 1-bit register for signal <adc_01_start>.
    Found 1-bit register for signal <BTN_WEST_strob>.
    Found 24-bit register for signal <BTN_WEST_counter>.
    Found 8-bit register for signal <LED>.
    Found 16-bit register for signal <fifo_eth_in_data_1>.
    Found 16-bit register for signal <fifo_eth_in_data_2>.
    Found 1-bit register for signal <adc_01_cs_f>.
    Found 1-bit register for signal <adc_01_cs_ff>.
    Found 1-bit register for signal <BTN_NORTH_f>.
    Found 24-bit adder for signal <BTN_NORTH_counter[23]_GND_1_o_add_5_OUT> created at line 205.
    Found 16-bit adder for signal <CONTROL_MULT[15]_GND_1_o_add_8_OUT> created at line 209.
    Found 24-bit adder for signal <BTN_WEST_counter[23]_GND_1_o_add_18_OUT> created at line 318.
    Found 16-bit 3-to-1 multiplexer for signal <_n0116> created at line 330.
    Found 16-bit 3-to-1 multiplexer for signal <_n0126> created at line 330.
INFO:Xst:2774 - HDL ADVISOR - MARK_DEBUG property attached to signal BTN_NORTH_counter may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - MARK_DEBUG property attached to signal BTN_WEST_counter may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - MARK_DEBUG property attached to signal eth_rdreq2 may hinder XST clustering optimizations.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 160 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <MBO_53_top> synthesized.

Synthesizing Unit <pll>.
    Related source file is "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\pll.v".
    Summary:
	no macro.
Unit <pll> synthesized.

Synthesizing Unit <pll_2>.
    Related source file is "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\pll_2.v".
    Summary:
	no macro.
Unit <pll_2> synthesized.

Synthesizing Unit <convolution_top>.
    Related source file is "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\convolution_top.v".
        N = 4
        MULT_N = 25
        NLOG = 5
        K_FIXP = 21
        CELL = 5
INFO:Xst:3210 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\convolution_top.v" line 90: Output port <full> of the instance <DATA_BUFFER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\convolution_top.v" line 90: Output port <empty> of the instance <DATA_BUFFER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\convolution_top.v" line 106: Output port <full> of the instance <CONV_BUFFER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\convolution_top.v" line 106: Output port <empty> of the instance <CONV_BUFFER> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <SUB_TA_TB_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ch_a_extremum_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ch_b_extremum_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 5-bit register for signal <cnt_x_rate>.
    Found 39-bit register for signal <acc_chA_MAX>.
    Found 39-bit register for signal <acc_chB_MAX>.
    Found 8-bit register for signal <cnt_opora>.
    Found 1-bit register for signal <read_conv>.
    Found 1-bit register for signal <fifo_out_not_empty>.
    Found 1-bit register for signal <read_buf(0)>.
    Found 1-bit register for signal <strob_en_a>.
    Found 1-bit register for signal <cnt_cha_en>.
    Found 5-bit register for signal <cnt_x_rate_shift>.
    Found 3328-bit register for signal <n0249[3327:0]>.
    Found 33-bit register for signal <SUM_1_chA>.
    Found 33-bit register for signal <SUM_2_chA>.
    Found 34-bit register for signal <SUM_3_chA>.
    Found 33-bit register for signal <SUM_1_chB>.
    Found 33-bit register for signal <SUM_2_chB>.
    Found 34-bit register for signal <SUM_3_chB>.
    Found 39-bit register for signal <acc_chA>.
    Found 39-bit register for signal <acc_chB>.
    Found 24-bit register for signal <cnt_cha>.
    Found 24-bit register for signal <chA_MIN_cnt>.
    Found 24-bit register for signal <chB_MIN_cnt>.
    Found 24-bit register for signal <SUB_TA_TB>.
    Found 24-bit subtractor for signal <chA_MIN_cnt[23]_chB_MIN_cnt[23]_sub_70_OUT> created at line 261.
    Found 24-bit subtractor for signal <chB_MIN_cnt[23]_chA_MIN_cnt[23]_sub_71_OUT> created at line 262.
    Found 8-bit adder for signal <cnt_opora[7]_GND_8_o_add_4_OUT> created at line 124.
    Found 5-bit adder for signal <cnt_x_rate[4]_GND_8_o_add_12_OUT> created at line 150.
    Found 33-bit adder for signal <n0329> created at line 203.
    Found 33-bit adder for signal <n0331> created at line 204.
    Found 34-bit adder for signal <n0332> created at line 205.
    Found 33-bit adder for signal <n0333> created at line 207.
    Found 33-bit adder for signal <n0334> created at line 208.
    Found 34-bit adder for signal <n0335> created at line 209.
    Found 39-bit adder for signal <acc_chA[38]_GND_8_o_add_49_OUT> created at line 219.
    Found 39-bit adder for signal <acc_chB[38]_GND_8_o_add_50_OUT> created at line 220.
    Found 24-bit adder for signal <cnt_cha[23]_GND_8_o_add_59_OUT> created at line 252.
    Found 5-bit comparator greater for signal <GND_8_o_data_write_cnt[4]_LessThan_9_o> created at line 132
    Found 5-bit comparator greater for signal <GND_8_o_data_read_cnt[4]_LessThan_11_o> created at line 147
    Found 8-bit comparator greater for signal <cnt_opora[7]_GND_8_o_LessThan_25_o> created at line 178
    Found 8-bit comparator greater for signal <cnt_opora[7]_GND_8_o_LessThan_26_o> created at line 178
    Found 8-bit comparator greater for signal <cnt_opora[7]_GND_8_o_LessThan_27_o> created at line 178
    Found 8-bit comparator greater for signal <cnt_opora[7]_GND_8_o_LessThan_30_o> created at line 178
    Found 39-bit comparator greater for signal <acc_chA[38]_FIX_POROG[15]_LessThan_56_o> created at line 243
    Found 39-bit comparator lessequal for signal <FIX_POROG[15]_acc_chA[38]_LessThan_57_o> created at line 244
    Found 39-bit comparator lessequal for signal <acc_chA_MAX[38]_acc_chA[38]_LessThan_63_o> created at line 255
    Found 39-bit comparator lessequal for signal <acc_chB_MAX[38]_acc_chB[38]_LessThan_66_o> created at line 256
    Found 24-bit comparator greater for signal <chB_MIN_cnt[23]_chA_MIN_cnt[23]_LessThan_69_o> created at line 261
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred 3803 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred 137 Multiplexer(s).
Unit <convolution_top> synthesized.

Synthesizing Unit <convolution_block>.
    Related source file is "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\D3_PROCESSING\convolution_block.v".
        MULT_N = 25
        NLOG = 5
    Found 32-bit register for signal <DATA_OUT_B>.
    Found 5-bit register for signal <ADDRA_RAMK>.
    Found 32-bit register for signal <DATA_OUT_A>.
    Found 5-bit adder for signal <ADDRA_RAMK[4]_GND_13_o_add_7_OUT> created at line 52.
    Found 16x16-bit multiplier for signal <DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT> created at line 44.
    Found 16x16-bit multiplier for signal <DATA_IN_B[15]_Q_RAM_D[15]_MuLt_2_OUT> created at line 45.
    Summary:
	inferred   2 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
Unit <convolution_block> synthesized.

Synthesizing Unit <adc_ltc2315>.
    Related source file is "C:\Users\kva-0\Documents\GitHub\mbo5_3_tech\MBO_5_3_FPGA_proj\MBO53\verilog\adc_ltc2315.v".
WARNING:Xst:647 - Input <clk_dv_new> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <CS_reg>.
    Found 1-bit register for signal <en_reg>.
    Found 1-bit register for signal <en_sck>.
    Found 16-bit register for signal <adc_data_reg>.
    Found 5-bit register for signal <cnt_reg>.
    Found 1-bit register for signal <CS_reg_ft>.
    Found 1-bit register for signal <CS_reg_2ft>.
    Found 1-bit register for signal <CS_reg_3ft>.
    Found 12-bit register for signal <adc_data_reg_prev>.
    Found 1-bit register for signal <adc_data_trigger>.
    Found 5-bit register for signal <adc_counter_cycle>.
    Found 5-bit adder for signal <adc_counter_cycle[4]_GND_18_o_add_4_OUT> created at line 61.
    Found 5-bit adder for signal <cnt_reg[4]_GND_18_o_add_24_OUT> created at line 103.
    Found 12-bit adder for signal <adc_data_reg[11]_GND_18_o_add_35_OUT> created at line 138.
    Found 5-bit comparator greater for signal <GND_18_o_cnt_reg[4]_LessThan_28_o> created at line 107
    Found 5-bit comparator greater for signal <cnt_reg[4]_GND_18_o_LessThan_29_o> created at line 107
    Found 12-bit comparator greater for signal <adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_37_o> created at line 139
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <adc_ltc2315> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 8
 16x16-bit multiplier                                  : 8
# Adders/Subtractors                                   : 25
 12-bit adder                                          : 2
 16-bit adder                                          : 1
 24-bit adder                                          : 3
 24-bit subtractor                                     : 1
 33-bit adder                                          : 4
 34-bit adder                                          : 2
 39-bit adder                                          : 2
 5-bit adder                                           : 9
 8-bit adder                                           : 1
# Registers                                            : 74
 1-bit register                                        : 28
 12-bit register                                       : 2
 16-bit register                                       : 5
 23-bit register                                       : 1
 24-bit register                                       : 7
 32-bit register                                       : 8
 33-bit register                                       : 4
 3328-bit register                                     : 1
 34-bit register                                       : 2
 39-bit register                                       : 4
 5-bit register                                        : 10
 8-bit register                                        : 2
# Comparators                                          : 17
 12-bit comparator greater                             : 2
 24-bit comparator greater                             : 1
 39-bit comparator greater                             : 1
 39-bit comparator lessequal                           : 3
 5-bit comparator greater                              : 6
 8-bit comparator greater                              : 4
# Multiplexers                                         : 147
 1-bit 2-to-1 multiplexer                              : 130
 16-bit 2-to-1 multiplexer                             : 2
 16-bit 3-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2
 39-bit 2-to-1 multiplexer                             : 4
 5-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:638 - in unit MBO_53_top Conflict on KEEP property on signal adc_01_data(11) and adc_01_data_true(11) adc_01_data_true(11) signal will be lost.
WARNING:Xst:638 - in unit MBO_53_top Conflict on KEEP property on signal adc_01_data(10) and adc_01_data_true(10) adc_01_data_true(10) signal will be lost.
WARNING:Xst:638 - in unit MBO_53_top Conflict on KEEP property on signal adc_01_data(1) and adc_01_data_true(1) adc_01_data_true(1) signal will be lost.
WARNING:Xst:638 - in unit MBO_53_top Conflict on KEEP property on signal adc_01_start and dac_start dac_start signal will be lost.
WARNING:Xst:638 - in unit MBO_53_top Conflict on KEEP property on signal adc_01_data(0) and adc_01_data_true(0) adc_01_data_true(0) signal will be lost.
WARNING:Xst:638 - in unit MBO_53_top Conflict on KEEP property on signal adc_01_data(9) and adc_01_data_true(9) adc_01_data_true(9) signal will be lost.
WARNING:Xst:638 - in unit MBO_53_top Conflict on KEEP property on signal adc_01_data(8) and adc_01_data_true(8) adc_01_data_true(8) signal will be lost.
WARNING:Xst:638 - in unit MBO_53_top Conflict on KEEP property on signal adc_01_data(7) and adc_01_data_true(7) adc_01_data_true(7) signal will be lost.
WARNING:Xst:638 - in unit MBO_53_top Conflict on KEEP property on signal rd_data_count_01(8) and is_there_256_1 is_there_256_1 signal will be lost.
WARNING:Xst:638 - in unit MBO_53_top Conflict on KEEP property on signal rd_data_count_02(8) and is_there_256_2 is_there_256_2 signal will be lost.
WARNING:Xst:638 - in unit MBO_53_top Conflict on KEEP property on signal adc_01_data(6) and adc_01_data_true(6) adc_01_data_true(6) signal will be lost.
WARNING:Xst:638 - in unit MBO_53_top Conflict on KEEP property on signal adc_01_data(5) and adc_01_data_true(5) adc_01_data_true(5) signal will be lost.
WARNING:Xst:638 - in unit MBO_53_top Conflict on KEEP property on signal adc_01_data(4) and adc_01_data_true(4) adc_01_data_true(4) signal will be lost.
WARNING:Xst:638 - in unit MBO_53_top Conflict on KEEP property on signal adc_01_data(3) and adc_01_data_true(3) adc_01_data_true(3) signal will be lost.
WARNING:Xst:638 - in unit MBO_53_top Conflict on KEEP property on signal adc_01_data(2) and adc_01_data_true(2) adc_01_data_true(2) signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fifo_acp.ngc>.
Reading core <ipcore_dir/FIFO_CONV_IN.ngc>.
Reading core <ipcore_dir/FIFO_CONV_OUT.ngc>.
Reading core <ipcore_dir/MEM_OPORA_LCHM.ngc>.
Loading core <fifo_acp> for timing and area information for instance <fifo_input_acp1>.
Loading core <fifo_acp> for timing and area information for instance <fifo_input_acp2>.
Loading core <FIFO_CONV_IN> for timing and area information for instance <DATA_BUFFER>.
Loading core <FIFO_CONV_OUT> for timing and area information for instance <CONV_BUFFER>.
Loading core <MEM_OPORA_LCHM> for timing and area information for instance <RAM_K>.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_22> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_21> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_20> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_19> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_18> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_17> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_16> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_15> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_14> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_13> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_12> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_0> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_1> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_2> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_3> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_4> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_5> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_6> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_7> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_8> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_9> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_10> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_11> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_12> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_13> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_14> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_15> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_16> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_17> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_18> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_19> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_20> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_21> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_22> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_11> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_10> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_9> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_8> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_7> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_6> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_5> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_4> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_3> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_2> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_1> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_0> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <SUB_TA_TB_23> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <adc_data_reg_12> of sequential type is unconnected in block <adc_01>.
WARNING:Xst:2677 - Node <adc_data_reg_13> of sequential type is unconnected in block <adc_01>.
WARNING:Xst:2677 - Node <adc_data_reg_14> of sequential type is unconnected in block <adc_01>.
WARNING:Xst:2677 - Node <adc_data_reg_15> of sequential type is unconnected in block <adc_01>.
WARNING:Xst:2677 - Node <adc_data_reg_12> of sequential type is unconnected in block <adc_02>.
WARNING:Xst:2677 - Node <adc_data_reg_13> of sequential type is unconnected in block <adc_02>.
WARNING:Xst:2677 - Node <adc_data_reg_14> of sequential type is unconnected in block <adc_02>.
WARNING:Xst:2677 - Node <adc_data_reg_15> of sequential type is unconnected in block <adc_02>.
WARNING:Xst:2677 - Node <SUB_TA_TB_reg_23> of sequential type is unconnected in block <MBO_53_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_0> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_1> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_2> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_3> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_4> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_5> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_6> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_7> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_8> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_9> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_10> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_11> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_12> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_13> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_14> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_15> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_16> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_17> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_18> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_19> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_20> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_21> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_22> is unconnected in block <convolution_top>.

Synthesizing (advanced) Unit <MBO_53_top>.
The following registers are absorbed into counter <CONTROL_MULT>: 1 register on signal <CONTROL_MULT>.
Unit <MBO_53_top> synthesized (advanced).

Synthesizing (advanced) Unit <adc_ltc2315>.
The following registers are absorbed into counter <adc_counter_cycle>: 1 register on signal <adc_counter_cycle>.
The following registers are absorbed into counter <cnt_reg>: 1 register on signal <cnt_reg>.
Unit <adc_ltc2315> synthesized (advanced).

Synthesizing (advanced) Unit <convolution_block>.
The following registers are absorbed into counter <ADDRA_RAMK>: 1 register on signal <ADDRA_RAMK>.
	Found pipelined multiplier on signal <DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <DATA_IN_B[15]_Q_RAM_D[15]_MuLt_2_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <convolution_block> synthesized (advanced).

Synthesizing (advanced) Unit <convolution_top>.
The following registers are absorbed into accumulator <acc_chA>: 1 register on signal <acc_chA>.
The following registers are absorbed into accumulator <acc_chB>: 1 register on signal <acc_chB>.
The following registers are absorbed into counter <cnt_opora>: 1 register on signal <cnt_opora>.
The following registers are absorbed into counter <cnt_cha>: 1 register on signal <cnt_cha>.
Unit <convolution_top> synthesized (advanced).
WARNING:Xst:2677 - Node <adc_data_reg_12> of sequential type is unconnected in block <adc_ltc2315>.
WARNING:Xst:2677 - Node <adc_data_reg_13> of sequential type is unconnected in block <adc_ltc2315>.
WARNING:Xst:2677 - Node <adc_data_reg_14> of sequential type is unconnected in block <adc_ltc2315>.
WARNING:Xst:2677 - Node <adc_data_reg_15> of sequential type is unconnected in block <adc_ltc2315>.
WARNING:Xst:2677 - Node <SUB_TA_TB_reg_23> of sequential type is unconnected in block <MBO_53_top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 8
 16x16-bit registered multiplier                       : 8
# Adders/Subtractors                                   : 12
 12-bit adder                                          : 2
 24-bit adder                                          : 2
 24-bit subtractor                                     : 1
 33-bit adder                                          : 4
 34-bit adder                                          : 2
 5-bit adder                                           : 1
# Counters                                             : 11
 16-bit up counter                                     : 1
 24-bit up counter                                     : 1
 5-bit up counter                                      : 8
 8-bit up counter                                      : 1
# Accumulators                                         : 2
 39-bit up loadable accumulator                        : 2
# Registers                                            : 3898
 Flip-Flops                                            : 3898
# Comparators                                          : 17
 12-bit comparator greater                             : 2
 24-bit comparator greater                             : 1
 39-bit comparator greater                             : 1
 39-bit comparator lessequal                           : 3
 5-bit comparator greater                              : 6
 8-bit comparator greater                              : 4
# Multiplexers                                         : 140
 1-bit 2-to-1 multiplexer                              : 128
 16-bit 2-to-1 multiplexer                             : 2
 16-bit 3-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2
 39-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Led_reg_0> in Unit <MBO_53_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Led_reg_2> <Led_reg_4> <Led_reg_6> 
INFO:Xst:2261 - The FF/Latch <Led_reg_1> in Unit <MBO_53_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Led_reg_3> <Led_reg_5> <Led_reg_7> 

Optimizing unit <pll> ...

Optimizing unit <pll_2> ...

Optimizing unit <MBO_53_top> ...

Optimizing unit <convolution_top> ...

Optimizing unit <convolution_block> ...

Optimizing unit <adc_ltc2315> ...
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_22> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_21> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_20> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_19> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_18> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_17> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_16> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_15> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_14> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_13> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_12> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_0> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_1> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_2> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_3> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_4> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_5> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_6> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_7> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_8> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_9> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_10> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SUB_TA_TB_reg_11> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_12> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_13> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_14> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_15> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_16> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_17> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_18> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_19> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_20> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_21> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_22> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_11> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_10> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_9> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_8> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_7> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_6> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_5> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_4> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_3> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_2> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_1> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SUB_TA_TB_regg_0> (without init value) has a constant value of 0 in block <MBO_53_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <SUB_TA_TB_23> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <en_reg> of sequential type is unconnected in block <adc_02>.
WARNING:Xst:2677 - Node <en_reg> of sequential type is unconnected in block <adc_01>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_0> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_1> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_2> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_3> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_4> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_5> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_6> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_7> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_8> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_9> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_10> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_11> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_12> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_13> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_14> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_15> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_16> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_17> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_18> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_19> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_20> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_21> is unconnected in block <convolution_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SUB_TA_TB_22> is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <strob_en_a> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_en> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_0> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_1> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_2> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_3> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_4> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_5> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_6> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_7> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_8> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_9> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_10> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_11> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_12> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_13> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_14> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_15> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_16> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_17> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_18> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_19> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_20> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_21> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_22> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chA_MIN_cnt_23> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_0> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_1> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_2> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_3> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_4> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_5> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_6> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_7> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_8> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_9> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_10> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_11> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_12> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_13> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_14> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_15> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_16> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_17> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_18> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_19> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_20> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_21> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_22> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <chB_MIN_cnt_23> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_0> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_1> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_2> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_3> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_4> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_5> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_6> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_7> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_8> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_9> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_10> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_11> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_12> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_13> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_14> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_15> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_16> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_17> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_18> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_19> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_20> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_21> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_22> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_23> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_24> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_25> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_26> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_27> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_28> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_29> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_30> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_31> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_32> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_33> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_34> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_35> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_36> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_37> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_MAX_38> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_0> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_1> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_2> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_3> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_4> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_5> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_6> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_7> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_8> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_9> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_10> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_11> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_12> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_13> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_14> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_15> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_16> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_17> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_18> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_19> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_20> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_21> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_22> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_23> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_24> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_25> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_26> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_27> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_28> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_29> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_30> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_31> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_32> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_33> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_34> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_35> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_36> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_37> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_MAX_38> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_0> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_1> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_2> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_3> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_4> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_5> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_6> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_7> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_8> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_9> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_10> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_11> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_12> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_13> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_14> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_15> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_16> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_17> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_18> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_19> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_20> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_21> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_22> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <cnt_cha_23> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_34> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_35> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_36> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_37> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chB_38> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_34> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_35> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_36> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_37> of sequential type is unconnected in block <convolution_top>.
WARNING:Xst:2677 - Node <acc_chA_38> of sequential type is unconnected in block <convolution_top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MBO_53_top, actual ratio is 54.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <DATA_BUFFER> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <DATA_BUFFER> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DATA_BUFFER> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <DATA_BUFFER> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <CONV_BUFFER> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <CONV_BUFFER> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <CONV_BUFFER> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <CONV_BUFFER> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <fifo_input_acp2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <fifo_input_acp2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_input_acp2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo_input_acp2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <fifo_input_acp1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <fifo_input_acp1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_input_acp1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo_input_acp1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <DATA_BUFFER> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <DATA_BUFFER> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DATA_BUFFER> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <DATA_BUFFER> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <CONV_BUFFER> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <CONV_BUFFER> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <CONV_BUFFER> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <CONV_BUFFER> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <DATA_BUFFER> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <DATA_BUFFER> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DATA_BUFFER> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <DATA_BUFFER> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <CONV_BUFFER> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <CONV_BUFFER> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <CONV_BUFFER> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <CONV_BUFFER> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <fifo_input_acp2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <fifo_input_acp2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_input_acp2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo_input_acp2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <fifo_input_acp1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <fifo_input_acp1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_input_acp1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo_input_acp1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> 
FlipFlop Led_reg_1 has been replicated 3 time(s) to handle iob=true attribute.
FlipFlop Led_reg_0 has been replicated 3 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <adc_01> :
	Found 2-bit shift register for signal <CS_reg_2ft>.
Unit <adc_01> processed.

Processing Unit <adc_02> :
	Found 2-bit shift register for signal <CS_reg_2ft>.
Unit <adc_02> processed.

Processing Unit <convolution_top> :
	Found 25-bit shift register for signal <DATA_REG(0)_0_800>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_801>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_802>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_803>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_804>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_805>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_806>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_807>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_808>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_809>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_810>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_811>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_812>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_813>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_814>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_815>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_816>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_817>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_818>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_819>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_820>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_821>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_822>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_823>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_824>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_825>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_826>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_827>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_828>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_829>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_830>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_831>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1632>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1633>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1634>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1635>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1636>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1637>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1638>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1639>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1640>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1641>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1642>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1643>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1644>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1645>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1646>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1647>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1648>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1649>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1650>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1651>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1652>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1653>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1654>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1655>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1656>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1657>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1658>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1659>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1660>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1661>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1662>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_1663>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2464>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2465>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2466>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2467>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2468>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2469>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2470>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2471>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2472>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2473>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2474>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2475>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2476>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2477>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2478>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2479>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2480>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2481>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2482>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2483>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2484>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2485>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2486>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2487>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2488>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2489>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2490>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2491>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2492>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2493>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2494>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_2495>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3296>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3297>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3298>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3299>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3300>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3301>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3302>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3303>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3304>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3305>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3306>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3307>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3308>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3309>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3310>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3311>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3312>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3313>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3314>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3315>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3316>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3317>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3318>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3319>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3320>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3321>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3322>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3323>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3324>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3325>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3326>.
	Found 25-bit shift register for signal <DATA_REG(0)_0_3327>.
Unit <convolution_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 626
 Flip-Flops                                            : 626
# Shift Registers                                      : 130
 2-bit shift register                                  : 2
 25-bit shift register                                 : 128

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MBO_53_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1940
#      GND                         : 18
#      INV                         : 32
#      LUT1                        : 100
#      LUT2                        : 383
#      LUT2_L                      : 2
#      LUT3                        : 275
#      LUT3_L                      : 2
#      LUT4                        : 196
#      LUT4_D                      : 6
#      LUT4_L                      : 4
#      MUXCY                       : 462
#      MUXF5                       : 40
#      VCC                         : 14
#      XORCY                       : 406
# FlipFlops/Latches                : 1212
#      FD                          : 320
#      FDC                         : 262
#      FDCE                        : 128
#      FDCP                        : 6
#      FDCPE                       : 3
#      FDE                         : 305
#      FDP                         : 46
#      FDPE                        : 20
#      FDR                         : 66
#      FDRE                        : 54
#      FDS                         : 2
# RAMS                             : 8
#      RAMB16_S36_S36              : 8
# Shift Registers                  : 258
#      SRL16                       : 2
#      SRL16E                      : 128
#      SRLC16E                     : 128
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 73
#      IBUFG                       : 5
#      OBUF                        : 68
# DCMs                             : 2
#      DCM_SP                      : 2
# MULTs                            : 8
#      MULT18X18SIO                : 8

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      826  out of   4656    17%  
 Number of Slice Flip Flops:           1202  out of   9312    12%  
 Number of 4 input LUTs:               1258  out of   9312    13%  
    Number used as logic:              1000
    Number used as Shift registers:     258
 Number of IOs:                          73
 Number of bonded IOBs:                  72  out of    232    31%  
    IOB Flip Flops:                      10
 Number of BRAMs:                         8  out of     20    40%  
 Number of MULT18X18SIOs:                 8  out of     20    40%  
 Number of GCLKs:                         6  out of     24    25%  
 Number of DCMs:                          2  out of      4    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                            | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------+-------+
clk                                | DCM_SP:CLKDV+DCM_SP:CLKDV                                                                                        | 392   |
clk                                | DCM_SP:CLKDV                                                                                                     | 926   |
clk                                | DCM_SP:CLKDV+DCM_SP:CLK90                                                                                        | 34    |
eth_rdreq2                         | NONE(fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i)| 142   |
-----------------------------------+------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                         | Buffer(FF name)                                                                                                                          | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
locked_2_INV_47_o(locked_2_INV_47_o1_INV_0:O)                                                                                                                                          | NONE(convolution_top/fifo_out_not_empty)                                                                                                 | 40    |
fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                        | NONE(fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7)            | 36    |
fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                        | NONE(fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2)            | 36    |
fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                        | NONE(fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3)                                | 36    |
fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                        | NONE(fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2)                                 | 36    |
fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                        | NONE(fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7)                                 | 36    |
fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                        | NONE(fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1)                                   | 36    |
fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                        | NONE(fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7)                        | 29    |
fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                        | NONE(fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_7)                                | 29    |
eth_rdreq2(XST_GND:G)                                                                                                                                                                  | NONE(adc_01_cs_f)                                                                                                                        | 18    |
convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)| NONE(convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0)| 16    |
convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1)                     | 16    |
convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)| NONE(convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3)                      | 16    |
convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2)                     | 16    |
convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3)                    | 14    |
convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_0)                       | 14    |
convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_0)                    | 12    |
convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1)                       | 12    |
convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                          | 3     |
convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                          | 3     |
convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i)                | 2     |
convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                          | 2     |
convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i)                | 2     |
convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(convolution_top/DATA_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                          | 2     |
fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                          | NONE(fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1)                                                      | 2     |
fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                     | NONE(fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)                         | 2     |
fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                          | NONE(fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                      | 2     |
fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                          | NONE(fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2)                                                      | 2     |
fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                     | NONE(fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)                         | 2     |
fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                          | NONE(fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                      | 2     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.132ns (Maximum Frequency: 163.074MHz)
   Minimum input arrival time before clock: 3.188ns
   Maximum output required time after clock: 5.962ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.132ns (frequency: 163.074MHz)
  Total number of paths / destination ports: 26386 / 2069
-------------------------------------------------------------------------
Delay:               3.066ns (Levels of Logic = 1)
  Source:            adc_01/CS_reg (FF)
  Destination:       adc_01/cnt_reg_1 (FF)
  Source Clock:      clk rising 0.5X
  Destination Clock: clk rising 0.5X +90

  Data Path: adc_01/CS_reg to adc_01/cnt_reg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              5   0.514   0.607  CS_reg (CS_reg)
     LUT4:I1->O            5   0.612   0.538  Mcount_cnt_reg_val (Mcount_cnt_reg_val)
     FDRE:R                    0.795          cnt_reg_0
    ----------------------------------------
    Total                      3.066ns (1.921ns logic, 1.145ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_rdreq2'
  Clock period: 4.055ns (frequency: 246.606MHz)
  Total number of paths / destination ports: 712 / 174
-------------------------------------------------------------------------
Delay:               4.055ns (Levels of Logic = 3)
  Source:            fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5 (FF)
  Destination:       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0 (FF)
  Source Clock:      eth_rdreq2 rising
  Destination Clock: eth_rdreq2 rising

  Data Path: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5 to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.514   0.509  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<5>)
     LUT4:I0->O            5   0.612   0.541  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_xor00021 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_xor0002)
     LUT4_D:I3->O          1   0.612   0.387  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_xor000611 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_xor0006_bdd0)
     LUT3:I2->O            1   0.612   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_xor00071 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_xor0007)
     FDC:D                     0.268          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0
    ----------------------------------------
    Total                      4.055ns (2.618ns logic, 1.437ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.188ns (Levels of Logic = 1)
  Source:            BTN_WEST (PAD)
  Destination:       BTN_WEST_f (FF)
  Destination Clock: clk rising 0.3X

  Data Path: BTN_WEST to BTN_WEST_f
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            1   2.563   0.357  bf1 (BTN_WEST_bf)
     FDCP:D                    0.268          BTN_WEST_f
    ----------------------------------------
    Total                      3.188ns (2.831ns logic, 0.357ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              5.255ns (Levels of Logic = 3)
  Source:            adc_01/en_sck (FF)
  Destination:       adc_01_sck (PAD)
  Source Clock:      clk rising 0.5X

  Data Path: adc_01/en_sck to adc_01_sck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.514   0.603  en_sck (en_sck)
     LUT2:I0->O            1   0.612   0.357  Mmux_n007511 (sck)
     end scope: 'adc_01:sck'
     OBUF:I->O                 3.169          adc_01_sck_OBUF (adc_01_sck)
    ----------------------------------------
    Total                      5.255ns (4.295ns logic, 0.960ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'eth_rdreq2'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.962ns (Levels of Logic = 2)
  Source:            fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram (RAM)
  Destination:       eth_data_blocks1(15) (PAD)
  Source Clock:      eth_rdreq2 rising

  Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram to eth_data_blocks1(15)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36_S36:CLKB->DOB27    1   2.436   0.357  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram (dout(15))
     end scope: 'fifo_input_acp1:dout(15)'
     OBUF:I->O                 3.169          eth_data_blocks1_15_OBUF (eth_data_blocks1(15))
    ----------------------------------------
    Total                      5.962ns (5.605ns logic, 0.357ns route)
                                       (94.0% logic, 6.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.723|         |         |         |
eth_rdreq2     |    1.139|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_rdreq2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.139|         |         |         |
eth_rdreq2     |    4.055|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.51 secs
 
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
--> 

Total memory usage is 4518540 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  389 (   0 filtered)
Number of infos    :   67 (   0 filtered)

