
<!DOCTYPE HTML>

<html lang="en">

<head>
  <meta charset="utf-8">
  <title>3.18.1. AArch64 Options - GCC 6 - W3cubDocs</title>
  
  <meta name="description" content=" These options are defined for AArch64 implementations&#58; ">
  <meta name="keywords" content="aarch, options, -, gcc, gcc~6">
  <meta name="HandheldFriendly" content="True">
  <meta name="MobileOptimized" content="320">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <meta name="mobile-web-app-capable" content="yes">
  
  <link rel="canonical" href="http://docs.w3cub.com/gcc~6/aarch64-options/">
  <link href="/favicon.png" rel="icon">
  <link type="text/css" rel="stylesheet" href="/assets/application-50364fff564ce3b6327021805f3f00e2957b441cf27f576a7dd4ff63bbc47047.css">
  <script type="text/javascript" src="/assets/application-db64bfd54ceb42be11af7995804cf4902548419ceb79d509b0b7d62c22d98e6f.js"></script>
  <script src="/json/gcc~6.js"></script>
  
  <script type="text/javascript">
    var _gaq = _gaq || [];
    _gaq.push(['_setAccount', 'UA-71174418-1']);
    _gaq.push(['_trackPageview']);

    (function() {
      var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
      ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
      var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
    })();
  </script>


</head>

<body>
	<div class="_app">
	<header class="_header">
  
  <form class="_search">
    <input type="search" class="_search-input" placeholder="Search&hellip;" autocomplete="off" autocapitalize="off" autocorrect="off" spellcheck="false" maxlength="20">
    <a class="_search-clear"></a>
    <div class="_search-tag"></div>
  </form>
  
  <a class="_home-link" href="/" ></a>
  <a class="_menu-link"></a>
  <h1 class="_logo">
    <a href="/" class="_nav-link" title="API Documentation Browser">W3cubDocs</a>
  </h1>
  
  <span class="_logo-sub-nav">/</span><span class="_logo-sub-nav"><a href="/gcc~6/" class="_nav-link" title="" style="margin-left:0;">GCC 6</a></span>
  
  <nav class="_nav">
    <a href="/app/" class="_nav-link ">App</a>
    <a href="/about/" class="_nav-link ">About</a>
  </nav>
</header>
	<section class="_sidebar">
		<div class="_list">
			
		</div>
	</section>
	<section class="_container ">
		<div class="_content">
			<div class="_page _gnu">
				
<h1 class="subsection" id="AArch64-Options">3.18.1 AArch64 Options</h1> <p> These options are defined for AArch64 implementations: </p>
<dl> <dt>
<code>-mabi=</code><var>name</var>
</dt>
<dd>
Generate code for the specified data model. Permissible values are ‘<code>ilp32</code>’ for SysV-like data model where int, long int and pointer are 32-bit, and ‘<code>lp64</code>’ for SysV-like data model where int is 32-bit, but long int and pointer are 64-bit. <p>The default depends on the specific target configuration. Note that the LP64 and ILP32 ABIs are not link-compatible; you must compile your entire program with the same ABI, and link with a compatible set of libraries. </p>
</dd>
<dt><code>-mbig-endian</code></dt>
<dd>
Generate big-endian code. This is the default when GCC is configured for an ‘<code>aarch64_be-*-*</code>’ target. </dd>
<dt><code>-mgeneral-regs-only</code></dt>
<dd>
Generate code which uses only the general-purpose registers. This will prevent the compiler from using floating-point and Advanced SIMD registers but will not impose any restrictions on the assembler. </dd>
<dt><code>-mlittle-endian</code></dt>
<dd>
Generate little-endian code. This is the default when GCC is configured for an ‘<code>aarch64-*-*</code>’ but not an ‘<code>aarch64_be-*-*</code>’ target. </dd>
<dt><code>-mcmodel=tiny</code></dt>
<dd>
Generate code for the tiny code model. The program and its statically defined symbols must be within 1GB of each other. Pointers are 64 bits. Programs can be statically or dynamically linked. This model is not fully implemented and mostly treated as ‘<code>small</code>’. </dd>
<dt><code>-mcmodel=small</code></dt>
<dd>
Generate code for the small code model. The program and its statically defined symbols must be within 4GB of each other. Pointers are 64 bits. Programs can be statically or dynamically linked. This is the default code model. </dd>
<dt><code>-mcmodel=large</code></dt>
<dd>
Generate code for the large code model. This makes no assumptions about addresses and sizes of sections. Pointers are 64 bits. Programs can be statically linked only. </dd>
<dt><code>-mstrict-align</code></dt>
<dd>
Do not assume that unaligned memory references are handled by the system. </dd>
<dt>
<code>-momit-leaf-frame-pointer</code><dt><code>-mno-omit-leaf-frame-pointer</code></dt>
</dt>
<dd>
Omit or keep the frame pointer in leaf functions. The former behavior is the default. </dd>
<dt><code>-mtls-dialect=desc</code></dt>
<dd>
Use TLS descriptors as the thread-local storage mechanism for dynamic accesses of TLS variables. This is the default. </dd>
<dt><code>-mtls-dialect=traditional</code></dt>
<dd>
Use traditional TLS as the thread-local storage mechanism for dynamic accesses of TLS variables. </dd>
<dt>
<code>-mtls-size=</code><var>size</var>
</dt>
<dd>
Specify bit size of immediate TLS offsets. Valid values are 12, 24, 32, 48. This option depends on binutils higher than 2.25. </dd>
<dt>
<code>-mfix-cortex-a53-835769</code><dt><code>-mno-fix-cortex-a53-835769</code></dt>
</dt>
<dd>
Enable or disable the workaround for the ARM Cortex-A53 erratum number 835769. This involves inserting a NOP instruction between memory instructions and 64-bit integer multiply-accumulate instructions. </dd>
<dt>
<code>-mfix-cortex-a53-843419</code><dt><code>-mno-fix-cortex-a53-843419</code></dt>
</dt>
<dd>
Enable or disable the workaround for the ARM Cortex-A53 erratum number 843419. This erratum workaround is made at link time and this will only pass the corresponding flag to the linker. </dd>
<dt>
<code>-mlow-precision-recip-sqrt</code><dt><code>-mno-low-precision-recip-sqrt</code></dt>
</dt>
<dd>
When calculating the reciprocal square root approximation, uses one less step than otherwise, thus reducing latency and precision. This is only relevant if <code>-ffast-math</code> enables the reciprocal square root approximation, which in turn depends on the target processor. </dd>
<dt>
<code>-march=</code><var>name</var>
</dt>
<dd>
Specify the name of the target architecture and, optionally, one or more feature modifiers. This option has the form <samp><span class="option">-march=</span><var>arch</var><span class="option">{+[no]</span><var>feature</var><span class="option">}*</span></samp>. <p>The permissible values for <var>arch</var> are ‘<code>armv8-a</code>’, ‘<code>armv8.1-a</code>’ or <var>native</var>. </p>
<p>The value ‘<code>armv8.1-a</code>’ implies ‘<code>armv8-a</code>’ and enables compiler support for the ARMv8.1 architecture extension. In particular, it enables the ‘<code>+crc</code>’ and ‘<code>+lse</code>’ features. </p>
<p>The value ‘<code>native</code>’ is available on native AArch64 GNU/Linux and causes the compiler to pick the architecture of the host system. This option has no effect if the compiler is unable to recognize the architecture of the host system, </p>
<p>The permissible values for <var>feature</var> are listed in the sub-section on <a href="../aarch64-options/#aarch64_002dfeature_002dmodifiers"><code>-march</code> and <code>-mcpu</code> Feature Modifiers</a>. Where conflicting feature modifiers are specified, the right-most feature is used. </p>
<p>GCC uses <var>name</var> to determine what kind of instructions it can emit when generating assembly code. If <code>-march</code> is specified without either of <code>-mtune</code> or <code>-mcpu</code> also being specified, the code is tuned to perform well across a range of target processors implementing the target architecture. </p>
</dd>
<dt>
<code>-mtune=</code><var>name</var>
</dt>
<dd>
Specify the name of the target processor for which GCC should tune the performance of the code. Permissible values for this option are: ‘<code>generic</code>’, ‘<code>cortex-a35</code>’, ‘<code>cortex-a53</code>’, ‘<code>cortex-a57</code>’, ‘<code>cortex-a72</code>’, ‘<code>exynos-m1</code>’, ‘<code>qdf24xx</code>’, ‘<code>thunderx</code>’, ‘<code>xgene1</code>’. <p>Additionally, this option can specify that GCC should tune the performance of the code for a big.LITTLE system. Permissible values for this option are: ‘<code>cortex-a57.cortex-a53</code>’, ‘<code>cortex-a72.cortex-a53</code>’. </p>
<p>Additionally on native AArch64 GNU/Linux systems the value ‘<code>native</code>’ is available. This option causes the compiler to pick the architecture of and tune the performance of the code for the processor of the host system. This option has no effect if the compiler is unable to recognize the architecture of the host system. </p>
<p>Where none of <code>-mtune=</code>, <code>-mcpu=</code> or <code>-march=</code> are specified, the code is tuned to perform well across a range of target processors. </p>
<p>This option cannot be suffixed by feature modifiers. </p>
</dd>
<dt>
<code>-mcpu=</code><var>name</var>
</dt>
<dd>
Specify the name of the target processor, optionally suffixed by one or more feature modifiers. This option has the form <samp><span class="option">-mcpu=</span><var>cpu</var><span class="option">{+[no]</span><var>feature</var><span class="option">}*</span></samp>, where the permissible values for <var>cpu</var> are the same as those available for <code>-mtune</code>. The permissible values for <var>feature</var> are documented in the sub-section on <a href="../aarch64-options/#aarch64_002dfeature_002dmodifiers"><code>-march</code> and <code>-mcpu</code> Feature Modifiers</a>. Where conflicting feature modifiers are specified, the right-most feature is used. <p>Additionally on native AArch64 GNU/Linux systems the value ‘<code>native</code>’ is available. This option causes the compiler to tune the performance of the code for the processor of the host system. This option has no effect if the compiler is unable to recognize the architecture of the host system. </p>
<p>GCC uses <var>name</var> to determine what kind of instructions it can emit when generating assembly code (as if by <code>-march</code>) and to determine the target processor for which to tune for performance (as if by <code>-mtune</code>). Where this option is used in conjunction with <code>-march</code> or <code>-mtune</code>, those options take precedence over the appropriate part of this option. </p>
</dd>
<dt>
<code>-moverride=</code><var>string</var>
</dt>
<dd>
Override tuning decisions made by the back-end in response to a <code>-mtune=</code> switch. The syntax, semantics, and accepted values for <var>string</var> in this option are not guaranteed to be consistent across releases. <p>This option is only intended to be useful when developing GCC. </p>
</dd>
<dt><code>-mpc-relative-literal-loads</code></dt>
<dd>
Enable PC relative literal loads. If this option is used, literal pools are assumed to have a range of up to 1MiB and an appropriate instruction sequence is used. This option has no impact when used with <code>-mcmodel=tiny</code>. </dd>
</dl> <h2 class="subsubsection">3.18.1.1 <code>-march</code> and <code>-mcpu</code> Feature Modifiers</h2> <p>Feature modifiers used with <code>-march</code> and <code>-mcpu</code> can be any of the following and their inverses <samp><span class="option">no</span><var>feature</var></samp>: </p>
<dl> <dt>‘<code>crc</code>’</dt>
<dd>Enable CRC extension. This is on by default for <code>-march=armv8.1-a</code>. </dd>
<dt>‘<code>crypto</code>’</dt>
<dd>Enable Crypto extension. This also enables Advanced SIMD and floating-point instructions. </dd>
<dt>‘<code>fp</code>’</dt>
<dd>Enable floating-point instructions. This is on by default for all possible values for options <code>-march</code> and <code>-mcpu</code>. </dd>
<dt>‘<code>simd</code>’</dt>
<dd>Enable Advanced SIMD instructions. This also enables floating-point instructions. This is on by default for all possible values for options <code>-march</code> and <code>-mcpu</code>. </dd>
<dt>‘<code>lse</code>’</dt>
<dd>Enable Large System Extension instructions. This is on by default for <code>-march=armv8.1-a</code>. </dd>
</dl> <p>That is, <code>crypto</code> implies <code>simd</code> implies <code>fp</code>. Conversely, <code>nofp</code> (or equivalently, <code>-mgeneral-regs-only</code>) implies <code>nosimd</code> implies <code>nocrypto</code>. </p>
<div class="_attribution">
  <p class="_attribution-p">
    © Free Software Foundation<br>Licensed under the GNU Free Documentation License, Version 1.3.<br>
    <a href="https://gcc.gnu.org/onlinedocs/gcc-6.3.0/gcc/AArch64-Options.html" class="_attribution-link" target="_blank">https://gcc.gnu.org/onlinedocs/gcc-6.3.0/gcc/AArch64-Options.html</a>
  </p>
</div>

			</div>
		</div>
	</section>

	</div>
</body>
</html>
