$date
	Fri Feb 02 14:34:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 1 ! Y $end
$var reg 4 " I [3:0] $end
$scope module U1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 & D $end
$var wire 1 ! Y $end
$var wire 1 ' _D $end
$var wire 1 ( a0 $end
$var wire 1 ) na0 $end
$var wire 1 * no0 $end
$var wire 1 + o0 $end
$var wire 1 , xno0 $end
$upscope $end
$scope begin GTKWAVE $end
$upscope $end
$scope begin STIMMYCHECKS $end
$var reg 5 - iv [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 -
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
bx "
x!
$end
#20
0!
1*
1+
0,
1)
0(
1'
0#
0$
0%
0&
b1 -
b0 "
#40
1#
b10 -
b1 "
#60
0#
1$
b11 -
b10 "
#80
0*
1,
1+
0)
1#
b100 -
b11 "
#100
1)
1(
0#
0$
1%
b101 -
b100 "
#120
1#
b110 -
b101 "
#140
0#
1$
b111 -
b110 "
#160
1!
0+
0,
0)
1#
b1000 -
b111 "
#180
0!
1+
1*
1)
0(
0'
0#
0$
0%
1&
b1001 -
b1000 "
#200
1#
b1010 -
b1001 "
#220
0#
1$
b1011 -
b1010 "
#240
0*
1,
1+
0)
1#
b1100 -
b1011 "
#260
1*
0,
1)
0#
0$
1%
b1101 -
b1100 "
#280
1#
b1110 -
b1101 "
#300
0#
1$
b1111 -
b1110 "
#320
0*
1,
1+
0)
1#
b10000 -
b1111 "
#330
