

================================================================
== Vitis HLS Report for 'xFSobel3x3_0_2_720_1280_0_3_1_1_5_1281_3_9_false_s'
================================================================
* Date:           Tue Jan 24 22:05:19 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        edge_canny_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.212 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   931778|   931778|  9.318 ms|  9.318 ms|  931778|  931778|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_448_1   |        3|        3|         1|          1|          1|     3|       yes|
        |- read_lines         |     3849|     3849|      1283|          -|          -|     3|        no|
        | + VITIS_LOOP_460_2  |     1280|     1280|         2|          1|          1|  1280|       yes|
        |- VITIS_LOOP_471_3   |     1280|     1280|         2|          1|          1|  1280|       yes|
        |- Row_Loop           |   926640|   926640|      1287|          -|          -|   720|        no|
        | + Col_Loop          |     1284|     1284|         5|          1|          1|  1281|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    343|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     78|    -|
|Memory           |        3|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    465|    -|
|Register         |        -|    -|     522|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    0|     522|    950|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_32_13_1_1_U39  |mux_32_13_1_1  |        0|   0|  0|  13|    0|
    |mux_32_8_1_1_U36   |mux_32_8_1_1   |        0|   0|  0|  13|    0|
    |mux_32_8_1_1_U37   |mux_32_8_1_1   |        0|   0|  0|  13|    0|
    |mux_32_8_1_1_U38   |mux_32_8_1_1   |        0|   0|  0|  13|    0|
    |mux_32_8_1_1_U40   |mux_32_8_1_1   |        0|   0|  0|  13|    0|
    |mux_32_8_1_1_U41   |mux_32_8_1_1   |        0|   0|  0|  13|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  78|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                           Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_V_0_U  |xFAverageGaussianMask3x3_0_0_720_1280_0_1_1_1280_s_buf_V_0  |        1|  0|   0|    0|  1280|    8|     1|        10240|
    |buf_V_1_U  |xFAverageGaussianMask3x3_0_0_720_1280_0_1_1_1280_s_buf_V_0  |        1|  0|   0|    0|  1280|    8|     1|        10240|
    |buf_V_2_U  |xFAverageGaussianMask3x3_0_0_720_1280_0_1_1_1280_s_buf_V_0  |        1|  0|   0|    0|  1280|    8|     1|        10240|
    +-----------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                            |        3|  0|   0|    0|  3840|   24|     3|        30720|
    +-----------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln456_fu_534_p2                  |         +|   0|  0|  64|          64|           1|
    |col_V_5_fu_540_p2                    |         +|   0|  0|  11|          11|           1|
    |col_V_6_fu_515_p2                    |         +|   0|  0|  11|          11|           1|
    |col_V_8_fu_629_p2                    |         +|   0|  0|  11|          11|           1|
    |g_x_V_4_fu_881_p2                    |         +|   0|  0|  11|          11|          11|
    |g_y_V_fu_913_p2                      |         +|   0|  0|  11|          11|          11|
    |init_row_ind_fu_457_p2               |         +|   0|  0|   3|           2|           1|
    |ret_1_fu_818_p2                      |         +|   0|  0|   9|           9|           9|
    |ret_2_fu_846_p2                      |         +|   0|  0|   9|           9|           9|
    |ret_3_fu_852_p2                      |         +|   0|  0|   9|           9|           9|
    |ret_fu_804_p2                        |         +|   0|  0|   9|           9|           9|
    |row_V_2_fu_924_p2                    |         +|   0|  0|  10|          10|           1|
    |sub_i_i227_i_fu_597_p2               |         +|   0|  0|  11|          11|          11|
    |g_x_V_3_fu_824_p2                    |         -|   0|  0|  10|          10|          10|
    |g_x_V_fu_887_p2                      |         -|   0|  0|  11|          11|          11|
    |g_y_V_3_fu_866_p2                    |         -|   0|  0|  10|          10|          10|
    |g_y_V_4_fu_907_p2                    |         -|   0|  0|  11|          11|          11|
    |sub_i210_i_fu_603_p2                 |         -|   0|  0|   3|           1|           2|
    |and_ln203_fu_647_p2                  |       and|   0|  0|   1|           1|           1|
    |ap_block_pp1_stage0_11001            |       and|   0|  0|   1|           1|           1|
    |ap_block_state13_pp3_stage0_iter1    |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op134_read_state13      |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op211_write_state16     |       and|   0|  0|   1|           1|           1|
    |spec_select54_fu_615_p2              |       and|   0|  0|   1|           1|           1|
    |cmp_i_i198_i_2_fu_609_p2             |      icmp|   0|  0|   5|          11|           1|
    |cmp_i_i253_i_fu_583_p2               |      icmp|   0|  0|   5|          10|          10|
    |cmp_i_i283_i_fu_577_p2               |      icmp|   0|  0|   5|          10|          10|
    |icmp_ln485_fu_571_p2                 |      icmp|   0|  0|   5|          10|          10|
    |icmp_ln878_2_fu_503_p2               |      icmp|   0|  0|  23|          64|          64|
    |icmp_ln878_3_fu_521_p2               |      icmp|   0|  0|   5|          11|          11|
    |icmp_ln878_4_fu_546_p2               |      icmp|   0|  0|   5|          11|          11|
    |icmp_ln878_5_fu_635_p2               |      icmp|   0|  0|   5|          11|          11|
    |icmp_ln878_6_fu_641_p2               |      icmp|   0|  0|   5|          11|          11|
    |icmp_ln878_fu_472_p2                 |      icmp|   0|  0|   1|           2|           2|
    |icmp_ln882_fu_670_p2                 |      icmp|   0|  0|   5|          11|           1|
    |ap_block_pp3_stage0_01001            |        or|   0|  0|   1|           1|           1|
    |ap_block_state16_pp3_stage0_iter4    |        or|   0|  0|   1|           1|           1|
    |arrayidx261_i534_load_0_2_fu_741_p3  |    select|   0|  0|   8|           1|           8|
    |src_buf_V_0_1_fu_756_p3              |    select|   0|  0|   8|           1|           8|
    |src_buf_V_1_1_fu_748_p3              |    select|   0|  0|   8|           1|           8|
    |src_buf_V_2_0_2_fu_764_p3            |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp1                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1              |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1              |       xor|   0|  0|   2|           2|           1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 343|         402|         309|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  49|         12|    1|         12|
    |ap_enable_reg_pp1_iter1                   |  13|          3|    1|          3|
    |ap_enable_reg_pp2_iter1                   |  13|          3|    1|          3|
    |ap_enable_reg_pp3_iter3                   |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter4                   |  13|          3|    1|          3|
    |ap_phi_mux_col_V_7_phi_fu_347_p4          |   9|          2|   11|         22|
    |ap_phi_mux_col_V_phi_fu_279_p4            |   9|          2|   11|         22|
    |ap_phi_mux_src_buf_V_0_0_0_phi_fu_414_p4  |   9|          2|    8|         16|
    |ap_phi_mux_src_buf_V_0_2_3_phi_fu_403_p4  |   9|          2|    8|         16|
    |ap_phi_mux_src_buf_V_1_0_0_phi_fu_392_p4  |   9|          2|    8|         16|
    |ap_phi_mux_src_buf_V_1_2_3_phi_fu_381_p4  |   9|          2|    8|         16|
    |ap_phi_mux_src_buf_V_2_0_0_phi_fu_370_p4  |   9|          2|    8|         16|
    |ap_phi_mux_src_buf_V_2_0_phi_fu_359_p4    |   9|          2|    8|         16|
    |buf_V_0_address0                          |  13|          3|   11|         33|
    |buf_V_0_address1                          |  17|          4|   11|         44|
    |buf_V_0_d1                                |  13|          3|    8|         24|
    |buf_V_1_address0                          |  13|          3|   11|         33|
    |buf_V_1_address1                          |  13|          3|   11|         33|
    |buf_V_2_address0                          |  13|          3|   11|         33|
    |buf_V_2_address1                          |  13|          3|   11|         33|
    |col_V_4_reg_287                           |   9|          2|   11|         22|
    |col_V_7_reg_343                           |   9|          2|   11|         22|
    |col_V_reg_275                             |   9|          2|   11|         22|
    |gaussian_mat_4209_blk_n                   |   9|          2|    1|          2|
    |gradx_mat_4210_blk_n                      |   9|          2|    1|          2|
    |grady_mat_4213_blk_n                      |   9|          2|    1|          2|
    |init_buf_reg_265                          |   9|          2|   64|        128|
    |row_V_reg_331                             |   9|          2|   10|         20|
    |row_ind_V_0_2_reg_254                     |   9|          2|    2|          4|
    |row_ind_V_0_reg_308                       |   9|          2|   13|         26|
    |row_ind_V_1_1_reg_298                     |   9|          2|   13|         26|
    |row_ind_V_2_reg_319                       |   9|          2|   13|         26|
    |src_buf_V_0_0_0_reg_410                   |   9|          2|    8|         16|
    |src_buf_V_0_0_11_reg_433                  |  13|          3|    8|         24|
    |src_buf_V_0_2_3_reg_399                   |   9|          2|    8|         16|
    |src_buf_V_1_0_0_reg_388                   |   9|          2|    8|         16|
    |src_buf_V_1_0_1_reg_421                   |  13|          3|    8|         24|
    |src_buf_V_1_2_3_reg_377                   |   9|          2|    8|         16|
    |src_buf_V_2_0_0_reg_366                   |   9|          2|    8|         16|
    |src_buf_V_2_0_reg_355                     |   9|          2|    8|         16|
    |storemerge_reg_445                        |  13|          3|    8|         24|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 465|        106|  372|        866|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln203_reg_1081                 |   1|   0|    1|          0|
    |ap_CS_fsm                          |  11|   0|   11|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4            |   1|   0|    1|          0|
    |buf_V_0_addr_reg_1020              |  11|   0|   11|          0|
    |cmp_i_i283_i_reg_1040              |   1|   0|    1|          0|
    |col_V_4_reg_287                    |  11|   0|   11|          0|
    |col_V_6_reg_997                    |  11|   0|   11|          0|
    |col_V_7_reg_343                    |  11|   0|   11|          0|
    |col_V_7_reg_343_pp3_iter1_reg      |  11|   0|   11|          0|
    |col_V_8_reg_1065                   |  11|   0|   11|          0|
    |col_V_reg_275                      |  11|   0|   11|          0|
    |g_x_V_3_reg_1132                   |   9|   0|   10|          1|
    |g_y_V_3_reg_1147                   |  10|   0|   10|          0|
    |icmp_ln878_3_reg_1002              |   1|   0|    1|          0|
    |icmp_ln878_4_reg_1016              |   1|   0|    1|          0|
    |icmp_ln878_5_reg_1070              |   1|   0|    1|          0|
    |icmp_ln878_6_reg_1074              |   1|   0|    1|          0|
    |icmp_ln882_reg_1103                |   1|   0|    1|          0|
    |icmp_ln882_reg_1103_pp3_iter3_reg  |   1|   0|    1|          0|
    |init_buf_reg_265                   |  64|   0|   64|          0|
    |r_2_reg_1137                       |   8|   0|    9|          1|
    |r_3_reg_1142                       |   8|   0|    9|          1|
    |ret_1_reg_1127                     |   9|   0|    9|          0|
    |ret_reg_1122                       |   9|   0|    9|          0|
    |row_V_reg_331                      |  10|   0|   10|          0|
    |row_ind_V_0_0_fu_96                |   2|   0|   13|         11|
    |row_ind_V_0_0_load_reg_953         |   2|   0|   13|         11|
    |row_ind_V_0_2_reg_254              |   2|   0|    2|          0|
    |row_ind_V_0_reg_308                |  13|   0|   13|          0|
    |row_ind_V_1_0_fu_100               |   2|   0|   13|         11|
    |row_ind_V_1_0_load_reg_958         |   2|   0|   13|         11|
    |row_ind_V_1_1_reg_298              |  13|   0|   13|          0|
    |row_ind_V_2_0_fu_104               |   2|   0|   13|         11|
    |row_ind_V_2_0_load_reg_965         |   2|   0|   13|         11|
    |row_ind_V_2_reg_319                |  13|   0|   13|          0|
    |spec_select54_reg_1050             |   1|   0|    1|          0|
    |src_buf_V_0_0_0_reg_410            |   8|   0|    8|          0|
    |src_buf_V_0_0_11_reg_433           |   8|   0|    8|          0|
    |src_buf_V_0_1_reg_1112             |   8|   0|    8|          0|
    |src_buf_V_0_2_3_reg_399            |   8|   0|    8|          0|
    |src_buf_V_1_0_0_reg_388            |   8|   0|    8|          0|
    |src_buf_V_1_0_1_reg_421            |   8|   0|    8|          0|
    |src_buf_V_1_1_reg_1107             |   8|   0|    8|          0|
    |src_buf_V_1_2_3_reg_377            |   8|   0|    8|          0|
    |src_buf_V_2_0_0_reg_366            |   8|   0|    8|          0|
    |src_buf_V_2_0_2_reg_1117           |   8|   0|    8|          0|
    |src_buf_V_2_0_reg_355              |   8|   0|    8|          0|
    |storemerge_reg_445                 |   8|   0|    8|          0|
    |sub_i210_i_reg_1045                |   2|   0|    2|          0|
    |trunc_ln343_1_reg_1060             |   2|   0|    2|          0|
    |trunc_ln343_reg_1055               |   2|   0|    2|          0|
    |trunc_ln466_reg_988                |   2|   0|    2|          0|
    |trunc_ln480_reg_992                |   2|   0|    2|          0|
    |zext_ln456_reg_979                 |   2|   0|   64|         62|
    |icmp_ln878_5_reg_1070              |  64|  32|    1|          0|
    |icmp_ln878_6_reg_1074              |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 522|  64|  527|        131|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  xFSobel3x3<0, 2, 720, 1280, 0, 3, 1, 1, 5, 1281, 3, 9, false>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  xFSobel3x3<0, 2, 720, 1280, 0, 3, 1, 1, 5, 1281, 3, 9, false>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  xFSobel3x3<0, 2, 720, 1280, 0, 3, 1, 1, 5, 1281, 3, 9, false>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  xFSobel3x3<0, 2, 720, 1280, 0, 3, 1, 1, 5, 1281, 3, 9, false>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  xFSobel3x3<0, 2, 720, 1280, 0, 3, 1, 1, 5, 1281, 3, 9, false>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  xFSobel3x3<0, 2, 720, 1280, 0, 3, 1, 1, 5, 1281, 3, 9, false>|  return value|
|gaussian_mat_4209_dout     |   in|    8|     ap_fifo|                                              gaussian_mat_4209|       pointer|
|gaussian_mat_4209_empty_n  |   in|    1|     ap_fifo|                                              gaussian_mat_4209|       pointer|
|gaussian_mat_4209_read     |  out|    1|     ap_fifo|                                              gaussian_mat_4209|       pointer|
|gradx_mat_4210_din         |  out|   16|     ap_fifo|                                                 gradx_mat_4210|       pointer|
|gradx_mat_4210_full_n      |   in|    1|     ap_fifo|                                                 gradx_mat_4210|       pointer|
|gradx_mat_4210_write       |  out|    1|     ap_fifo|                                                 gradx_mat_4210|       pointer|
|grady_mat_4213_din         |  out|   16|     ap_fifo|                                                 grady_mat_4213|       pointer|
|grady_mat_4213_full_n      |   in|    1|     ap_fifo|                                                 grady_mat_4213|       pointer|
|grady_mat_4213_write       |  out|    1|     ap_fifo|                                                 grady_mat_4213|       pointer|
+---------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

