// generated by newgenasym  Thu May 28 15:41:42 2015


module power (vcc_io_en);
    input vcc_io_en;


    initial
        begin
        end

endmodule
