\hypertarget{classArmISA_1_1Memory64}{
\section{クラス Memory64}
\label{classArmISA_1_1Memory64}\index{ArmISA::Memory64@{ArmISA::Memory64}}
}


{\ttfamily \#include $<$mem64.hh$>$}Memory64に対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=6.68657cm]{classArmISA_1_1Memory64}
\end{center}
\end{figure}
\subsection*{Public 型}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{classArmISA_1_1Memory64_abf132b4ad93f3557cd3956577592ba68}{AddrMode} \{ \hyperlink{classArmISA_1_1Memory64_abf132b4ad93f3557cd3956577592ba68a65551ba1b10e5734f879f0333cdcb7da}{AddrMd\_\-Offset}, 
\hyperlink{classArmISA_1_1Memory64_abf132b4ad93f3557cd3956577592ba68ae21d09df49cf2636f746abd6749e9a47}{AddrMd\_\-PreIndex}, 
\hyperlink{classArmISA_1_1Memory64_abf132b4ad93f3557cd3956577592ba68af7adc379284699304b17af32b41e8ea1}{AddrMd\_\-PostIndex}
 \}
\end{DoxyCompactItemize}
\subsection*{Protected メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classArmISA_1_1Memory64_aac84f94b08d6107cba99c3dc98e0de10}{Memory64} (const char $\ast$mnem, \hyperlink{classStaticInst_a5605d4fc727eae9e595325c90c0ec108}{ExtMachInst} \_\-machInst, OpClass \_\-\_\-opClass, \hyperlink{namespaceArmISA_ae64680ba9fb526106829d6bf92fc791b}{IntRegIndex} \_\-dest, \hyperlink{namespaceArmISA_ae64680ba9fb526106829d6bf92fc791b}{IntRegIndex} \_\-base)
\item 
virtual \hyperlink{classArmISA_1_1Memory64_a534c7547153e4e2a6f67c273d5b67c47}{$\sim$Memory64} ()
\item 
\hyperlink{classRefCountingPtr}{StaticInstPtr} \hyperlink{classArmISA_1_1Memory64_ae9e7acd6304ee397f1ab470e283ae76b}{fetchMicroop} (\hyperlink{base_2types_8hh_adfb4d8b20c5abc8be73dd367b16f2d57}{MicroPC} microPC) const 
\item 
void \hyperlink{classArmISA_1_1Memory64_aceb6ce0f36dfd65e30eb9ba0b36ed543}{startDisassembly} (std::ostream \&os) const 
\item 
void \hyperlink{classArmISA_1_1Memory64_a991fca7089593d982952f72e58aa291f}{setExcAcRel} (bool exclusive, bool acrel)
\end{DoxyCompactItemize}
\subsection*{Protected 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{namespaceArmISA_ae64680ba9fb526106829d6bf92fc791b}{IntRegIndex} \hyperlink{classArmISA_1_1Memory64_aec72e8e45bdc87abeeeb75d2a8a9a716}{dest}
\item 
\hyperlink{namespaceArmISA_ae64680ba9fb526106829d6bf92fc791b}{IntRegIndex} \hyperlink{classArmISA_1_1Memory64_ad7a926fdfe0820284d654e9139a423b2}{base}
\item 
bool \hyperlink{classArmISA_1_1Memory64_a3993b505387debb1b0d8c46006c99ab0}{baseIsSP}
\begin{DoxyCompactList}\small\item\em True if the base register is SP (used for SP alignment checking). \item\end{DoxyCompactList}\item 
\hyperlink{classRefCountingPtr}{StaticInstPtr} $\ast$ \hyperlink{classArmISA_1_1Memory64_a4b95b3465f3133312f95fdaf25b90b36}{uops}
\item 
unsigned \hyperlink{classArmISA_1_1Memory64_a827c936c9e2b1f1cf21a01f204a8d821}{memAccessFlags}
\end{DoxyCompactItemize}
\subsection*{Static Protected 変数}
\begin{DoxyCompactItemize}
\item 
static const unsigned \hyperlink{classArmISA_1_1Memory64_a0e01007cc580b30b13363bf037eb849f}{numMicroops} = 3
\end{DoxyCompactItemize}


\subsection{列挙型}
\hypertarget{classArmISA_1_1Memory64_abf132b4ad93f3557cd3956577592ba68}{
\index{ArmISA::Memory64@{ArmISA::Memory64}!AddrMode@{AddrMode}}
\index{AddrMode@{AddrMode}!ArmISA::Memory64@{ArmISA::Memory64}}
\subsubsection[{AddrMode}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf AddrMode}}}
\label{classArmISA_1_1Memory64_abf132b4ad93f3557cd3956577592ba68}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{AddrMd\_\-Offset@{AddrMd\_\-Offset}!ArmISA::Memory64@{ArmISA::Memory64}}\index{ArmISA::Memory64@{ArmISA::Memory64}!AddrMd\_\-Offset@{AddrMd\_\-Offset}}\item[{\em 
\hypertarget{classArmISA_1_1Memory64_abf132b4ad93f3557cd3956577592ba68a65551ba1b10e5734f879f0333cdcb7da}{
AddrMd\_\-Offset}
\label{classArmISA_1_1Memory64_abf132b4ad93f3557cd3956577592ba68a65551ba1b10e5734f879f0333cdcb7da}
}]\index{AddrMd\_\-PreIndex@{AddrMd\_\-PreIndex}!ArmISA::Memory64@{ArmISA::Memory64}}\index{ArmISA::Memory64@{ArmISA::Memory64}!AddrMd\_\-PreIndex@{AddrMd\_\-PreIndex}}\item[{\em 
\hypertarget{classArmISA_1_1Memory64_abf132b4ad93f3557cd3956577592ba68ae21d09df49cf2636f746abd6749e9a47}{
AddrMd\_\-PreIndex}
\label{classArmISA_1_1Memory64_abf132b4ad93f3557cd3956577592ba68ae21d09df49cf2636f746abd6749e9a47}
}]\index{AddrMd\_\-PostIndex@{AddrMd\_\-PostIndex}!ArmISA::Memory64@{ArmISA::Memory64}}\index{ArmISA::Memory64@{ArmISA::Memory64}!AddrMd\_\-PostIndex@{AddrMd\_\-PostIndex}}\item[{\em 
\hypertarget{classArmISA_1_1Memory64_abf132b4ad93f3557cd3956577592ba68af7adc379284699304b17af32b41e8ea1}{
AddrMd\_\-PostIndex}
\label{classArmISA_1_1Memory64_abf132b4ad93f3557cd3956577592ba68af7adc379284699304b17af32b41e8ea1}
}]\end{description}
\end{Desc}




\begin{DoxyCode}
85                   {
86         AddrMd_Offset,
87         AddrMd_PreIndex,
88         AddrMd_PostIndex
89     };
\end{DoxyCode}


\subsection{コンストラクタとデストラクタ}
\hypertarget{classArmISA_1_1Memory64_aac84f94b08d6107cba99c3dc98e0de10}{
\index{ArmISA::Memory64@{ArmISA::Memory64}!Memory64@{Memory64}}
\index{Memory64@{Memory64}!ArmISA::Memory64@{ArmISA::Memory64}}
\subsubsection[{Memory64}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Memory64} (const char $\ast$ {\em mnem}, \/  {\bf ExtMachInst} {\em \_\-machInst}, \/  OpClass {\em \_\-\_\-opClass}, \/  {\bf IntRegIndex} {\em \_\-dest}, \/  {\bf IntRegIndex} {\em \_\-base})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected\mbox{]}}}}
\label{classArmISA_1_1Memory64_aac84f94b08d6107cba99c3dc98e0de10}



\begin{DoxyCode}
103         : MightBeMicro64(mnem, _machInst, __opClass),
104           dest(_dest), base(_base), uops(NULL)
105     {
106         baseIsSP = isSP(_base);
107     }
\end{DoxyCode}
\hypertarget{classArmISA_1_1Memory64_a534c7547153e4e2a6f67c273d5b67c47}{
\index{ArmISA::Memory64@{ArmISA::Memory64}!$\sim$Memory64@{$\sim$Memory64}}
\index{$\sim$Memory64@{$\sim$Memory64}!ArmISA::Memory64@{ArmISA::Memory64}}
\subsubsection[{$\sim$Memory64}]{\setlength{\rightskip}{0pt plus 5cm}virtual $\sim${\bf Memory64} ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected, virtual\mbox{]}}}}
\label{classArmISA_1_1Memory64_a534c7547153e4e2a6f67c273d5b67c47}



\begin{DoxyCode}
111     {
112         delete [] uops;
113     }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classArmISA_1_1Memory64_ae9e7acd6304ee397f1ab470e283ae76b}{
\index{ArmISA::Memory64@{ArmISA::Memory64}!fetchMicroop@{fetchMicroop}}
\index{fetchMicroop@{fetchMicroop}!ArmISA::Memory64@{ArmISA::Memory64}}
\subsubsection[{fetchMicroop}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StaticInstPtr} fetchMicroop ({\bf MicroPC} {\em upc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected, virtual\mbox{]}}}}
\label{classArmISA_1_1Memory64_ae9e7acd6304ee397f1ab470e283ae76b}
Return the microop that goes with a particular micropc. This should only be defined/used in macroops which will contain microops 

\hyperlink{classStaticInst_aa5c7e6f7323850b84dbf5b8e47856173}{StaticInst}を再定義しています。


\begin{DoxyCode}
117     {
118         assert(uops != NULL && microPC < numMicroops);
119         return uops[microPC];
120     }
\end{DoxyCode}
\hypertarget{classArmISA_1_1Memory64_a991fca7089593d982952f72e58aa291f}{
\index{ArmISA::Memory64@{ArmISA::Memory64}!setExcAcRel@{setExcAcRel}}
\index{setExcAcRel@{setExcAcRel}!ArmISA::Memory64@{ArmISA::Memory64}}
\subsubsection[{setExcAcRel}]{\setlength{\rightskip}{0pt plus 5cm}void setExcAcRel (bool {\em exclusive}, \/  bool {\em acrel})\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classArmISA_1_1Memory64_a991fca7089593d982952f72e58aa291f}



\begin{DoxyCode}
74 {
75     if (exclusive)
76         memAccessFlags |= Request::LLSC;
77     else
78         memAccessFlags |= ArmISA::TLB::AllowUnaligned;
79     if (acrel) {
80         flags[IsMemBarrier] = true;
81         flags[IsWriteBarrier] = true;
82         flags[IsReadBarrier] = true;
83     }
84 }
\end{DoxyCode}
\hypertarget{classArmISA_1_1Memory64_aceb6ce0f36dfd65e30eb9ba0b36ed543}{
\index{ArmISA::Memory64@{ArmISA::Memory64}!startDisassembly@{startDisassembly}}
\index{startDisassembly@{startDisassembly}!ArmISA::Memory64@{ArmISA::Memory64}}
\subsubsection[{startDisassembly}]{\setlength{\rightskip}{0pt plus 5cm}void startDisassembly (std::ostream \& {\em os}) const\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classArmISA_1_1Memory64_aceb6ce0f36dfd65e30eb9ba0b36ed543}



\begin{DoxyCode}
65 {
66     printMnemonic(os, "", false);
67     printReg(os, dest);
68     ccprintf(os, ", [");
69     printReg(os, base);
70 }
\end{DoxyCode}


\subsection{変数}
\hypertarget{classArmISA_1_1Memory64_ad7a926fdfe0820284d654e9139a423b2}{
\index{ArmISA::Memory64@{ArmISA::Memory64}!base@{base}}
\index{base@{base}!ArmISA::Memory64@{ArmISA::Memory64}}
\subsubsection[{base}]{\setlength{\rightskip}{0pt plus 5cm}{\bf IntRegIndex} {\bf base}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classArmISA_1_1Memory64_ad7a926fdfe0820284d654e9139a423b2}
\hypertarget{classArmISA_1_1Memory64_a3993b505387debb1b0d8c46006c99ab0}{
\index{ArmISA::Memory64@{ArmISA::Memory64}!baseIsSP@{baseIsSP}}
\index{baseIsSP@{baseIsSP}!ArmISA::Memory64@{ArmISA::Memory64}}
\subsubsection[{baseIsSP}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf baseIsSP}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classArmISA_1_1Memory64_a3993b505387debb1b0d8c46006c99ab0}


True if the base register is SP (used for SP alignment checking). \hypertarget{classArmISA_1_1Memory64_aec72e8e45bdc87abeeeb75d2a8a9a716}{
\index{ArmISA::Memory64@{ArmISA::Memory64}!dest@{dest}}
\index{dest@{dest}!ArmISA::Memory64@{ArmISA::Memory64}}
\subsubsection[{dest}]{\setlength{\rightskip}{0pt plus 5cm}{\bf IntRegIndex} {\bf dest}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classArmISA_1_1Memory64_aec72e8e45bdc87abeeeb75d2a8a9a716}
\hypertarget{classArmISA_1_1Memory64_a827c936c9e2b1f1cf21a01f204a8d821}{
\index{ArmISA::Memory64@{ArmISA::Memory64}!memAccessFlags@{memAccessFlags}}
\index{memAccessFlags@{memAccessFlags}!ArmISA::Memory64@{ArmISA::Memory64}}
\subsubsection[{memAccessFlags}]{\setlength{\rightskip}{0pt plus 5cm}unsigned {\bf memAccessFlags}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classArmISA_1_1Memory64_a827c936c9e2b1f1cf21a01f204a8d821}
\hypertarget{classArmISA_1_1Memory64_a0e01007cc580b30b13363bf037eb849f}{
\index{ArmISA::Memory64@{ArmISA::Memory64}!numMicroops@{numMicroops}}
\index{numMicroops@{numMicroops}!ArmISA::Memory64@{ArmISA::Memory64}}
\subsubsection[{numMicroops}]{\setlength{\rightskip}{0pt plus 5cm}const unsigned {\bf numMicroops} = 3\hspace{0.3cm}{\ttfamily  \mbox{[}static, protected\mbox{]}}}}
\label{classArmISA_1_1Memory64_a0e01007cc580b30b13363bf037eb849f}
\hypertarget{classArmISA_1_1Memory64_a4b95b3465f3133312f95fdaf25b90b36}{
\index{ArmISA::Memory64@{ArmISA::Memory64}!uops@{uops}}
\index{uops@{uops}!ArmISA::Memory64@{ArmISA::Memory64}}
\subsubsection[{uops}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StaticInstPtr}$\ast$ {\bf uops}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classArmISA_1_1Memory64_a4b95b3465f3133312f95fdaf25b90b36}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
arch/arm/insts/\hyperlink{mem64_8hh}{mem64.hh}\item 
arch/arm/insts/\hyperlink{mem64_8cc}{mem64.cc}\end{DoxyCompactItemize}
