# do {AFE_Fpga_A_tb.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:28 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 ipcore_dir/CMD_Fifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CMD_Fifo
# -- Compiling architecture CMD_Fifo_a of CMD_Fifo
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity fifo_generator_v9_3_bhv_as
# -- Loading entity fifo_generator_v9_3_bhv_ss
# -- Loading entity fifo_generator_v9_3_conv
# -- Loading entity fifo_generator_v9_3
# End time: 00:27:28 on Jul 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:28 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 ipcore_dir/LPDDR_Ctrl/user_design/rtl/iodrp_mcb_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity iodrp_mcb_controller
# -- Compiling architecture trans of iodrp_mcb_controller
# End time: 00:27:28 on Jul 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:28 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 ipcore_dir/LPDDR_Ctrl/user_design/rtl/iodrp_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity iodrp_controller
# -- Compiling architecture trans of iodrp_controller
# End time: 00:27:28 on Jul 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:28 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mcb_soft_calibration
# -- Compiling architecture trans of mcb_soft_calibration
# End time: 00:27:28 on Jul 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:28 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package VCOMPONENTS
# -- Compiling entity mcb_soft_calibration_top
# -- Compiling architecture trans of mcb_soft_calibration_top
# End time: 00:27:28 on Jul 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:28 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_raw_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package VCOMPONENTS
# -- Compiling entity mcb_raw_wrapper
# -- Compiling architecture aarch of mcb_raw_wrapper
# End time: 00:27:29 on Jul 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:29 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memc3_wrapper
# -- Compiling architecture acch of memc3_wrapper
# End time: 00:27:29 on Jul 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:29 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VCOMPONENTS
# -- Compiling entity memc3_infrastructure
# -- Compiling architecture syn of memc3_infrastructure
# End time: 00:27:29 on Jul 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:29 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 ipcore_dir/LPDDR_Ctrl/user_design/rtl/LPDDR_Ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LPDDR_Ctrl
# -- Compiling architecture arc of LPDDR_Ctrl
# End time: 00:27:29 on Jul 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:29 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 ipcore_dir/DAC_Ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DAC_Ram
# -- Compiling architecture DAC_Ram_a of DAC_Ram
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity BLK_MEM_GEN_V7_3
# End time: 00:27:29 on Jul 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:29 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 ipcore_dir/SysPLL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Compiling entity SysPLL
# -- Compiling architecture xilinx of SysPLL
# End time: 00:27:30 on Jul 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:30 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 ipcore_dir/Hist_Ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Hist_Ram
# -- Compiling architecture Hist_Ram_a of Hist_Ram
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity BLK_MEM_GEN_V7_3
# End time: 00:27:30 on Jul 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:30 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 ipcore_dir/LVDSTxBuff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LVDSTxBuff
# -- Compiling architecture LVDSTxBuff_a of LVDSTxBuff
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity fifo_generator_v9_3_bhv_as
# -- Loading entity fifo_generator_v9_3_bhv_ss
# -- Loading entity fifo_generator_v9_3_conv
# -- Loading entity fifo_generator_v9_3
# End time: 00:27:30 on Jul 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:30 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 ipcore_dir/SCFIFO_32x256.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SCFIFO_32x256
# -- Compiling architecture SCFIFO_32x256_a of SCFIFO_32x256
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity fifo_generator_v9_3_bhv_as
# -- Loading entity fifo_generator_v9_3_bhv_ss
# -- Loading entity fifo_generator_v9_3_conv
# -- Loading entity fifo_generator_v9_3
# End time: 00:27:30 on Jul 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:30 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 ipcore_dir/DP_Ram_1kx16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DP_Ram_1kx16
# -- Compiling architecture DP_Ram_1kx16_a of DP_Ram_1kx16
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity BLK_MEM_GEN_V7_3
# End time: 00:27:30 on Jul 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:30 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 ipcore_dir/SCFIFO_1kx16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SCFIFO_1kx16
# -- Compiling architecture SCFIFO_1kx16_a of SCFIFO_1kx16
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity fifo_generator_v9_3_bhv_as
# -- Loading entity fifo_generator_v9_3_bhv_ss
# -- Loading entity fifo_generator_v9_3_conv
# -- Loading entity fifo_generator_v9_3
# End time: 00:27:30 on Jul 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:30 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 ipcore_dir/FIFO_DC_32x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_DC_32x1
# -- Compiling architecture FIFO_DC_32x1_a of FIFO_DC_32x1
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity fifo_generator_v9_3_bhv_as
# -- Loading entity fifo_generator_v9_3_bhv_ss
# -- Loading entity fifo_generator_v9_3_conv
# -- Loading entity fifo_generator_v9_3
# End time: 00:27:30 on Jul 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:30 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 ipcore_dir/AFE_DP_Pipeline.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AFE_DP_Pipeline
# -- Compiling architecture AFE_DP_Pipeline_a of AFE_DP_Pipeline
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity BLK_MEM_GEN_V7_3
# End time: 00:27:30 on Jul 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:30 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 ipcore_dir/OnBeam_AFE_Buff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OnBeam_AFE_Buff
# -- Compiling architecture OnBeam_AFE_Buff_a of OnBeam_AFE_Buff
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity fifo_generator_v9_3_bhv_as
# -- Loading entity fifo_generator_v9_3_bhv_ss
# -- Loading entity fifo_generator_v9_3_conv
# -- Loading entity fifo_generator_v9_3
# End time: 00:27:31 on Jul 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:31 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 src/rtl/Proj_Defs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Compiling package Proj_Defs
# End time: 00:27:31 on Jul 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:31 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 src/rtl/serdes_1_to_n_data_ddr_s8_diff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package VCOMPONENTS
# -- Compiling entity serdes_1_to_n_data_ddr_s8_diff
# -- Compiling architecture arch_serdes_1_to_n_data_ddr_s8_diff of serdes_1_to_n_data_ddr_s8_diff
# ** Warning: src/rtl/serdes_1_to_n_data_ddr_s8_diff.vhd(153): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 00:27:31 on Jul 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:31 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 src/rtl/serdes_1_to_n_clk_ddr_s8_diff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package VCOMPONENTS
# -- Compiling entity serdes_1_to_n_clk_ddr_s8_diff
# -- Compiling architecture arch_serdes_1_to_n_clk_ddr_s8_diff of serdes_1_to_n_clk_ddr_s8_diff
# End time: 00:27:31 on Jul 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:31 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 src/rtl/One_Wire.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Loading package Proj_Defs
# -- Compiling entity One_Wire
# -- Compiling architecture onewire_behave of One_Wire
# ** Warning: src/rtl/One_Wire.vhd(388): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/One_Wire.vhd(389): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/One_Wire.vhd(390): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/One_Wire.vhd(391): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/One_Wire.vhd(392): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/One_Wire.vhd(393): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/One_Wire.vhd(394): (vcom-1563) Choice in selected signal assignment must be locally static.
# End time: 00:27:32 on Jul 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:32 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 src/rtl/FM_Tx_Rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Loading package Proj_Defs
# -- Compiling entity FM_Tx
# -- Compiling architecture FM_Behavioural of FM_Tx
# -- Compiling entity FM_Rx
# -- Compiling architecture behavioural_Rx of FM_Rx
# -- Compiling entity TClk_Tx
# -- Compiling architecture behavioural_TTx of TClk_Tx
# -- Compiling entity TClk_Rx
# -- Compiling architecture behavioural_TRx of Tclk_Rx
# -- Compiling entity BS_Rx
# -- Compiling architecture behavioural_BRx of BS_Rx
# End time: 00:27:32 on Jul 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vcom 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 00:27:32 on Jul 13,2022
# vcom -reportprogress 300 -explicit -93 src/rtl/FEB_Fpga_A.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Loading package Proj_Defs
# -- Compiling entity FEB_Fpga_A
# -- Compiling architecture behavioural of FEB_Fpga_A
# ** Error: src/rtl/FEB_Fpga_A.vhd(698): (vcom-1436) Actual expression (infix expression) of formal "prog_full_thresh" is not globally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2627): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2628): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2630): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2631): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2632): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2634): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2635): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2636): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2637): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2638): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2639): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2640): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2641): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2642): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2643): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2644): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2645): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2646): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2647): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2648): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2649): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2650): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2651): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2652): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2653): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2654): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2657): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2658): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2659): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2660): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2661): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2662): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2663): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2664): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2665): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2666): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2667): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2668): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2669): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2670): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2671): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2672): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2673): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2674): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2675): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2676): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2677): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2678): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2679): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2680): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2681): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2682): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2683): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2684): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2685): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2686): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2687): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2688): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2689): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2690): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2691): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2692): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2693): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2694): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2695): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2696): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2697): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2698): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2699): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2700): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2701): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2702): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2703): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2704): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2705): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2706): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2707): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2708): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2709): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2710): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: src/rtl/FEB_Fpga_A.vhd(2711): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Note: src/rtl/FEB_Fpga_A.vhd(2734): VHDL Compiler exiting
# End time: 00:27:32 on Jul 13,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 81
# ** Error: /opt/Mentor/modelsim_dlx/linuxpe/vcom failed.
# Error in macro ./AFE_Fpga_A_tb.fdo line 47
# /opt/Mentor/modelsim_dlx/linuxpe/vcom failed.
#     while executing
# "vcom -explicit  -93 "src/rtl/FEB_Fpga_A.vhd""
