Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/altera/13.1/CameraClean/ --output-directory=C:/altera/13.1/CameraClean/mysystem/ --report-file=bsf:C:/altera/13.1/CameraClean/mysystem.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/altera/13.1/CameraClean/mysystem.qsys
Progress: Loading CameraClean/mysystem.qsys
Progress: Reading input file
Progress: Adding system_pll_0 [altera_pll 13.1]
Progress: Parameterizing module system_pll_0
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding switches [altera_avalon_pio 13.1]
Progress: Parameterizing module switches
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mysystem.system_pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: mysystem.system_pll_0: Able to implement PLL with user settings
Warning: mysystem.hps_0: hps_0.memory must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/altera/13.1/CameraClean/ --output-directory=C:/altera/13.1/CameraClean/mysystem/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/altera/13.1/CameraClean/mysystem.html --report-file=sopcinfo:C:/altera/13.1/CameraClean/mysystem.sopcinfo --report-file=cmp:C:/altera/13.1/CameraClean/mysystem.cmp --report-file=qip:C:/altera/13.1/CameraClean/mysystem/synthesis/mysystem.qip --report-file=svd --report-file=regmap:C:/altera/13.1/CameraClean/mysystem/synthesis/mysystem.regmap --report-file=debuginfo:C:/altera/13.1/CameraClean/mysystem/synthesis/mysystem.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/altera/13.1/CameraClean/mysystem.qsys --language=VERILOG
Progress: Loading CameraClean/mysystem.qsys
Progress: Reading input file
Progress: Adding system_pll_0 [altera_pll 13.1]
Progress: Parameterizing module system_pll_0
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding switches [altera_avalon_pio 13.1]
Progress: Parameterizing module switches
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mysystem.system_pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: mysystem.system_pll_0: Able to implement PLL with user settings
Warning: mysystem.hps_0: hps_0.memory must be exported, or connected to a matching conduit.
Info: mysystem: Generating mysystem "mysystem" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 10 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 4 modules, 7 connections
Info: merlin_translator_transform: After transform: 6 modules, 13 connections
Info: merlin_domain_transform: After transform: 14 modules, 52 connections
Info: merlin_router_transform: After transform: 18 modules, 64 connections
Info: merlin_traffic_limiter_transform: After transform: 20 modules, 72 connections
Info: merlin_burst_transform: After transform: 22 modules, 78 connections
Info: merlin_network_to_switch_transform: After transform: 29 modules, 94 connections
Info: limiter_update_transform: After transform: 29 modules, 96 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 31 modules, 125 connections
Info: merlin_hierarchy_transform: After transform: 5 modules, 13 connections
Info: merlin_mm_transform: After transform: 5 modules, 13 connections
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: merlin_interrupt_mapper_transform: After transform: 7 modules, 15 connections
Info: reset_adaptation_transform: After transform: 8 modules, 17 connections
Info: system_pll_0: "mysystem" instantiated altera_pll "system_pll_0"
Info: hps_0: "Doing Pretransform for module: hps_0"
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_0: "mysystem" instantiated altera_hps "hps_0"
Info: switches: Starting RTL generation for module 'mysystem_switches'
Info: switches:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_switches --dir=C:/Users/Kang/AppData/Local/Temp/alt6490_5278870866535391939.dir/0002_switches_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt6490_5278870866535391939.dir/0002_switches_gen//mysystem_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'mysystem_switches'
Info: switches: "mysystem" instantiated altera_avalon_pio "switches"
Info: jtag_uart_0: Starting RTL generation for module 'mysystem_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mysystem_jtag_uart_0 --dir=C:/Users/Kang/AppData/Local/Temp/alt6490_5278870866535391939.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Kang/AppData/Local/Temp/alt6490_5278870866535391939.dir/0003_jtag_uart_0_gen//mysystem_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'mysystem_jtag_uart_0'
Info: jtag_uart_0: "mysystem" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: pipeline_bridge_swap_transform: After transform: 27 modules, 89 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 27 modules, 89 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 27 modules, 89 connections
Info: mm_interconnect_0: "mysystem" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "mysystem" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "mysystem" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "mysystem" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: switches_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "switches_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: switches_s1_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "switches_s1_translator_avalon_universal_slave_0_agent"
Info: switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file C:/altera/13.1/CameraClean/mysystem/synthesis/submodules/altera_avalon_sc_fifo.v
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: Reusing file C:/altera/13.1/CameraClean/mysystem/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/altera/13.1/CameraClean/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: mysystem: Done "mysystem" with 24 modules, 72 files, 1766967 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
