// Seed: 3194335637
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input wand id_4,
    input wand id_5,
    output tri0 id_6,
    output tri0 id_7,
    output tri1 id_8,
    input tri0 id_9,
    input uwire id_10,
    output tri1 id_11,
    input wire id_12,
    output tri id_13
);
  logic [7:0] id_15, id_16;
  wire id_17;
  wire id_18;
  id_19(
      1
  );
  assign id_15[""][1'b0-1'b0] = 1;
endmodule
macromodule module_1 (
    input tri id_0,
    output wor id_1,
    output tri1 id_2,
    input uwire id_3,
    output tri id_4,
    input tri id_5,
    output wor id_6,
    input tri1 id_7,
    output uwire id_8,
    output wor id_9,
    input supply1 id_10,
    input tri1 id_11,
    input tri1 id_12,
    output uwire id_13,
    input tri0 id_14,
    input tri id_15,
    input tri id_16,
    output tri0 id_17,
    input tri id_18,
    output tri1 id_19,
    input tri1 id_20
);
  wire id_22;
  wire id_23, id_24;
  id_25(
      {id_16, 1'b0, 1 - 1'b0}
  );
  wire id_26;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_5,
      id_9,
      id_5,
      id_18,
      id_2,
      id_8,
      id_17,
      id_0,
      id_18,
      id_8,
      id_0,
      id_6
  );
endmodule
