INFO: [v++ 60-1548] Creating build summary session with primary output /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/systolic_modulate.hlscompile_summary, at Mon Nov  4 21:23:13 2024
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate -config /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg -cmdlineconfig /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'silvenchen' on host 'silvenchen-ASUS-TUF-Gaming-F15-FX507ZM-FX507ZM' (Linux_x86_64 version 5.19.0-32-generic) on Mon Nov 04 21:23:14 CST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.2 LTS
INFO: [HLS 200-10] In directory '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa'
INFO: [HLS 200-1909] Reading HLS ini file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate 
INFO: [HLS 200-1510] Running: open_project /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=kernel.cpp' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=kernel.h' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=tb_sa.cpp' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/tb_sa.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=systolic_modulate' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xcu280-fsvh2892-2L-e' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(5)
INFO: [HLS 200-1510] Running: apply_ini /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 634.367 MB.
INFO: [HLS 200-10] Analyzing design file '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:102:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:178:30)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:178:39)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:178:48)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:159:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.32 seconds. CPU system time: 0.53 seconds. Elapsed time: 10.86 seconds; current allocated memory: 640.941 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 564 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 250 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 200 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 205 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 201 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 245 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'l_ai' is marked as complete unroll implied by the pipeline pragma (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:162:8)
INFO: [HLS 214-291] Loop 'l_si' is marked as complete unroll implied by the pipeline pragma (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:181:8)
INFO: [HLS 214-186] Unrolling loop 'l_ai' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:162:8) in function 'systolic_modulate' completely with a factor of 1 (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:149:0)
INFO: [HLS 214-186] Unrolling loop 'l_si' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:181:8) in function 'systolic_modulate' completely with a factor of 1 (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:149:0)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:107:23)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:109:23)
INFO: [HLS 214-248] Applying array_partition to 'local_B': Complete partitioning on dimension 2. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:151:9)
INFO: [HLS 214-248] Applying array_partition to 'local_C': Complete partitioning on dimension 2. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:154:8)
INFO: [HLS 214-376] automatically set the pipeline for Loop< l_S_k_0_k1> at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:75:15 
INFO: [HLS 214-376] automatically set the pipeline for Loop< l_S_k_0_k> at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:36:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< l_S_n_1_n> at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:118:16 
INFO: [HLS 214-376] automatically set the pipeline for Loop< l_S_n_5_n1> at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:138:17 
WARNING: [HLS 214-397] Localizing array 'local_A' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:158:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:149:0)
WARNING: [HLS 214-397] Localizing array 'local_B_0' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:158:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:149:0)
WARNING: [HLS 214-397] Localizing array 'local_B_1' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:158:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:149:0)
WARNING: [HLS 214-397] Localizing array 'local_C_0' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:158:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:149:0)
WARNING: [HLS 214-397] Localizing array 'local_C_1' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:158:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:149:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.34 seconds. CPU system time: 0.22 seconds. Elapsed time: 6.32 seconds; current allocated memory: 641.797 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 641.797 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 642.410 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 642.820 MB.
INFO: [XFORM 203-102] Partitioning array 'local_A' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:150) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:154) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.1' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:154) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_l_data_load_k2_proc' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:113) to a process function for dataflow in function 'systolic_tile_modulate'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_data_drain_k3_proc' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:133) to a process function for dataflow in function 'systolic_tile_modulate'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_load_A_tile_ak_proc' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:160) to a process function for dataflow in function 'dataflow_in_loop_l_ni.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_load_B_tile_bk_proc' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:171) to a process function for dataflow in function 'dataflow_in_loop_l_ni.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_store_C_tile_sj_proc' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:179) to a process function for dataflow in function 'dataflow_in_loop_l_ni.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_tile_modulate' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:102:1), detected/extracted 4 process function(s): 
	 'systolic_tile_modulate_Loop_l_data_load_k2_proc9'
	 'PE_kernel_modulate_0_0.1'
	 'PE_kernel_modulate_1_0.1'
	 'systolic_tile_modulate_Loop_l_data_drain_k3_proc10'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_l_ni.1' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:150:7), detected/extracted 4 process function(s): 
	 'dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc'
	 'dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc'
	 'systolic_tile_modulate'
	 'dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 665.215 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'l_data_load_k2'(/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:113:19) and 'l_S_n_1_n'(/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:118:16) in function 'systolic_tile_modulate_Loop_l_data_load_k2_proc9' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'l_data_drain_k3'(/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:133:20) and 'l_S_n_5_n1'(/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:138:17) in function 'systolic_tile_modulate_Loop_l_data_drain_k3_proc10' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'l_load_B_tile_bk'(/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:171:25) and 'l_bj'(/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:172:15) in function 'dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'l_data_load_k2' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:113:19) in function 'systolic_tile_modulate_Loop_l_data_load_k2_proc9'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_data_drain_k3' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:133:20) in function 'systolic_tile_modulate_Loop_l_data_drain_k3_proc10'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_load_B_tile_bk' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:171:25) in function 'dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc'.
WARNING: [HLS 200-1450] Process PE_kernel_modulate_0_0.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Resolution: For help on HLS 200-1450 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1450.html
WARNING: [HLS 200-1450] Process PE_kernel_modulate_1_0.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Resolution: For help on HLS 200-1450 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1450.html
WARNING: [HLS 200-1449] Process dataflow_in_loop_l_ni.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 763.121 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_modulate' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak' to 'dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc' to 'dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc' to 'dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc'.
WARNING: [SYN 201-103] Legalizing function name 'PE_kernel_modulate_0_0.1' to 'PE_kernel_modulate_0_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_kernel_modulate_1_0.1' to 'PE_kernel_modulate_1_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj' to 'dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc' to 'dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_l_ni.1' to 'dataflow_in_loop_l_ni_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_load_A_tile_ak'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_load_A_tile_ak'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 764.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 764.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 764.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 764.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_load_B_tile_bk_l_bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_load_B_tile_bk_l_bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 765.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 765.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_tile_modulate_Loop_l_data_load_k2_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_data_load_k2_l_S_n_1_n'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'l_data_load_k2_l_S_n_1_n'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 765.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 765.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_kernel_modulate_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k'.
WARNING: [HLS 200-880] The II Violation in module 'PE_kernel_modulate_0_0_1' (loop 'l_S_k_0_k'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('v16_write_ln46', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:46) of variable 'v17', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:47 on local variable 'v16', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:46 and 'load' operation 32 bit ('v16_load_1', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:47) on local variable 'v16', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:46.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'l_S_k_0_k'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 766.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 766.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_kernel_modulate_1_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k1'.
WARNING: [HLS 200-880] The II Violation in module 'PE_kernel_modulate_1_0_1' (loop 'l_S_k_0_k1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('v37_write_ln85', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:85) of variable 'v38', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:86 on local variable 'v37', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:85 and 'load' operation 32 bit ('v37_load_1', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:86) on local variable 'v37', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:85.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'l_S_k_0_k1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 766.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 766.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_tile_modulate_Loop_l_data_drain_k3_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_data_drain_k3_l_S_n_5_n1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'l_data_drain_k3_l_S_n_5_n1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 766.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 766.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_tile_modulate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_PE_kernel_modulate_1_0_1_U0 (from systolic_tile_modulate_Loop_l_data_load_k2_proc9_U0 to PE_kernel_modulate_1_0_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_systolic_tile_modulate_Loop_l_data_drain_k3_proc10_U0 (from PE_kernel_modulate_0_0_1_U0 to systolic_tile_modulate_Loop_l_data_drain_k3_proc10_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 766.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 766.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_store_C_tile_sj'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'l_store_C_tile_sj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 767.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 767.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 767.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 767.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_ni_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 767.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 767.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_modulate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 768.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 768.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak' pipeline 'l_load_A_tile_ak' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 768.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 768.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc' pipeline 'l_load_B_tile_bk_l_bj' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 769.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_tile_modulate_Loop_l_data_load_k2_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_tile_modulate_Loop_l_data_load_k2_proc9' pipeline 'l_data_load_k2_l_S_n_1_n' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_tile_modulate_Loop_l_data_load_k2_proc9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 770.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_kernel_modulate_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_kernel_modulate_0_0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 771.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_kernel_modulate_1_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_kernel_modulate_1_0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 772.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_tile_modulate_Loop_l_data_drain_k3_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_tile_modulate_Loop_l_data_drain_k3_proc10' pipeline 'l_data_drain_k3_l_S_n_5_n1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_tile_modulate_Loop_l_data_drain_k3_proc10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 773.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_tile_modulate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-656] Deadlocks can occur since process systolic_tile_modulate_Loop_l_data_load_k2_proc9 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_tile_modulate'.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_U(systolic_modulate_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_U(systolic_modulate_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(systolic_modulate_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(systolic_modulate_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(systolic_modulate_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(systolic_modulate_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(systolic_modulate_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_kernel_modulate_0_0_1_U0_U(systolic_modulate_start_for_PE_kernel_modulate_0_0_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_kernel_modulate_1_0_1_U0_U(systolic_modulate_start_for_PE_kernel_modulate_1_0_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_tile_modulate_Loop_l_data_drain_k3_proc10_U0_U(systolic_modulate_start_for_systolic_tile_modulate_Loop_l_data_drain_k3_proc10_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 775.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 776.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 776.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_ni_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-656] Deadlocks can occur since process dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_ni_1'.
INFO: [HLS 200-741] Implementing PIPO systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'indvars_iv26_c_U(systolic_modulate_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_C_0_1_U(systolic_modulate_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_C_0_U(systolic_modulate_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 778.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_modulate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_modulate/v67' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_modulate/v68' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_modulate/v69' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'systolic_modulate' to 'ap_ctrl_hs'.
WARNING: [HLS 200-656] Deadlocks can occur since process dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_modulate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 778.902 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 781.848 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 786.836 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for systolic_modulate.
INFO: [VLOG 209-307] Generating Verilog RTL for systolic_modulate.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.24 seconds. CPU system time: 0.87 seconds. Elapsed time: 18.9 seconds; current allocated memory: 153.297 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 14.29 seconds. Total CPU system time: 1.01 seconds. Total elapsed time: 19.99 seconds; peak allocated memory: 787.664 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Nov  4 21:23:34 2024...
INFO: [v++ 60-791] Total elapsed time: 0h 0m 23s
