Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr  9 10:42:45 2024
| Host         : weslie running 64-bit major release  (build 9200)
| Command      : report_utilization -file exdes_wrapper_utilization_placed.rpt -pb exdes_wrapper_utilization_placed.pb
| Design       : exdes_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 42082 |     0 |          0 |    230400 | 18.26 |
|   LUT as Logic             | 35586 |     0 |          0 |    230400 | 15.45 |
|   LUT as Memory            |  6496 |     0 |          0 |    101760 |  6.38 |
|     LUT as Distributed RAM |  3594 |     0 |            |           |       |
|     LUT as Shift Register  |  2902 |     0 |            |           |       |
| CLB Registers              | 66359 |     0 |          0 |    460800 | 14.40 |
|   Register as Flip Flop    | 66358 |     0 |          0 |    460800 | 14.40 |
|   Register as Latch        |     0 |     0 |          0 |    460800 |  0.00 |
|   Register as AND/OR       |     1 |     0 |          0 |    460800 | <0.01 |
| CARRY8                     |   482 |     0 |          0 |     28800 |  1.67 |
| F7 Muxes                   |  1135 |     0 |          0 |    115200 |  0.99 |
| F8 Muxes                   |    71 |     0 |          0 |     57600 |  0.12 |
| F9 Muxes                   |     0 |     0 |          0 |     28800 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 499   |          Yes |           - |          Set |
| 2697  |          Yes |           - |        Reset |
| 1656  |          Yes |         Set |            - |
| 61506 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  9795 |     0 |          0 |     28800 | 34.01 |
|   CLBL                                     |  5478 |     0 |            |           |       |
|   CLBM                                     |  4317 |     0 |            |           |       |
| LUT as Logic                               | 35586 |     0 |          0 |    230400 | 15.45 |
|   using O5 output only                     |  1124 |       |            |           |       |
|   using O6 output only                     | 23280 |       |            |           |       |
|   using O5 and O6                          | 11182 |       |            |           |       |
| LUT as Memory                              |  6496 |     0 |          0 |    101760 |  6.38 |
|   LUT as Distributed RAM                   |  3594 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   570 |       |            |           |       |
|     using O5 and O6                        |  3024 |       |            |           |       |
|   LUT as Shift Register                    |  2902 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  1341 |       |            |           |       |
|     using O5 and O6                        |  1561 |       |            |           |       |
| CLB Registers                              | 66359 |     0 |          0 |    460800 | 14.40 |
|   Register driven from within the CLB      | 32937 |       |            |           |       |
|   Register driven from outside the CLB     | 33422 |       |            |           |       |
|     LUT in front of the register is unused | 24718 |       |            |           |       |
|     LUT in front of the register is used   |  8704 |       |            |           |       |
| Unique Control Sets                        |  2687 |       |          0 |     57600 |  4.66 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 67.5 |     0 |          0 |       312 | 21.63 |
|   RAMB36/FIFO*    |   65 |     0 |          0 |       312 | 20.83 |
|     FIFO36E2 only |    3 |       |            |           |       |
|     RAMB36E2 only |   62 |       |            |           |       |
|   RAMB18          |    5 |     0 |          0 |       624 |  0.80 |
|     RAMB18E2 only |    5 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        96 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    3 |     0 |          0 |      1728 |  0.17 |
|   DSP48E2 only |    3 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |  129 |   129 |          0 |       360 | 35.83 |
| HPIOB_M          |   64 |    64 |          0 |       144 | 44.44 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |   15 |       |            |           |       |
|   BIDIR          |   48 |       |            |           |       |
| HPIOB_S          |   55 |    55 |          0 |       144 | 38.19 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |   14 |       |            |           |       |
|   BIDIR          |   40 |       |            |           |       |
| HDIOB_M          |    4 |     4 |          0 |        24 | 16.67 |
|   INPUT          |    2 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    2 |       |            |           |       |
| HDIOB_S          |    5 |     5 |          0 |        24 | 20.83 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    2 |       |            |           |       |
| HPIOB_SNGL       |    1 |     1 |          0 |        24 |  4.17 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    9 |     9 |          0 |       192 |  4.69 |
|   DIFFINBUF      |    9 |     9 |            |           |       |
| HPIOBDIFFOUTBUF  |    1 |     1 |          0 |       192 |  0.52 |
|   OBUFTDS        |    1 |     1 |            |           |       |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |   22 |     0 |          0 |        64 | 34.38 |
| BITSLICE_RX_TX   |  107 |   107 |          0 |      2496 |  4.29 |
|   RXTX_BITSLICE  |  106 |   106 |            |           |       |
|   OSERDES        |    1 |     1 |            |           |       |
| BITSLICE_TX      |   22 |     0 |          0 |        64 | 34.38 |
| RIU_OR           |   11 |     0 |          0 |        32 | 34.38 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   21 |     0 |          0 |       544 |  3.86 |
|   BUFGCE             |   11 |     0 |          0 |       208 |  5.29 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    8 |     0 |          0 |       144 |  5.56 |
|   BUFG_PS            |    2 |     0 |          0 |        96 |  2.08 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    3 |     0 |          0 |        16 | 18.75 |
| MMCM                 |    3 |     1 |          0 |         8 | 37.50 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    3 |     3 |          0 |        20 |  15.00 |
| GTHE4_COMMON    |    1 |     0 |          0 |         5 |  20.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 61506 |            Register |
| LUT6             | 14590 |                 CLB |
| LUT3             | 11375 |                 CLB |
| LUT4             |  7222 |                 CLB |
| LUT5             |  6865 |                 CLB |
| LUT2             |  5616 |                 CLB |
| RAMD32           |  5074 |                 CLB |
| SRL16E           |  2820 |                 CLB |
| FDCE             |  2697 |            Register |
| FDSE             |  1656 |            Register |
| SRLC32E          |  1641 |                 CLB |
| MUXF7            |  1135 |                 CLB |
| LUT1             |  1100 |                 CLB |
| RAMS32           |   976 |                 CLB |
| RAMD64E          |   568 |                 CLB |
| FDPE             |   499 |            Register |
| CARRY8           |   482 |                 CLB |
| RXTX_BITSLICE    |   106 |                 I/O |
| IBUFCTRL         |    88 |              Others |
| INBUF            |    79 |                 I/O |
| OBUFT_DCIEN      |    72 |                 I/O |
| MUXF8            |    71 |                 CLB |
| RAMB36E2         |    62 |            BLOCKRAM |
| OBUF             |    30 |                 I/O |
| TX_BITSLICE_TRI  |    22 |                 I/O |
| BITSLICE_CONTROL |    22 |                 I/O |
| OBUFT            |    20 |                 I/O |
| RIU_OR           |    11 |                 I/O |
| BUFGCE           |    11 |               Clock |
| INV              |     9 |                 CLB |
| DIFFINBUF        |     9 |                 I/O |
| HPIO_VREF        |     8 |                 I/O |
| BUFG_GT          |     8 |               Clock |
| BUFG_GT_SYNC     |     7 |               Clock |
| RAMB18E2         |     5 |            BLOCKRAM |
| PLLE4_ADV        |     3 |               Clock |
| MMCME4_ADV       |     3 |               Clock |
| GTHE4_CHANNEL    |     3 |            Advanced |
| FIFO36E2         |     3 |            BLOCKRAM |
| DSP48E2          |     3 |          Arithmetic |
| SRLC16E          |     2 |                 CLB |
| BUFG_PS          |     2 |               Clock |
| PS8              |     1 |            Advanced |
| OSERDESE3        |     1 |                 I/O |
| OBUFTDS          |     1 |                 I/O |
| IBUFDS_GTE4      |     1 |                 I/O |
| GTHE4_COMMON     |     1 |            Advanced |
| BSCANE2          |     1 |       Configuration |
| AND2B1L          |     1 |              Others |
+------------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| exdes_zynq_us_0                 |    1 |
| exdes_xbar_1                    |    1 |
| exdes_xbar_0                    |    1 |
| exdes_video_frame_crc_0         |    1 |
| exdes_vid_phy_controller_0      |    1 |
| exdes_v_tpg_0                   |    1 |
| exdes_v_hdmi_tx_ss_0            |    1 |
| exdes_tx_video_axis_reg_slice_0 |    1 |
| exdes_system_ila_0_1            |    1 |
| exdes_smartconnect_0_0          |    1 |
| exdes_rst_processor_1_300M_0    |    1 |
| exdes_rst_processor_1_100M_0    |    1 |
| exdes_proc_sys_reset_0_0        |    1 |
| exdes_hdmi_acr_ctrl_0           |    1 |
| exdes_fmch_axi_iic_0            |    1 |
| exdes_ddr4_0_0_phy              |    1 |
| exdes_ddr4_0_0                  |    1 |
| exdes_clk_wiz_0                 |    1 |
| exdes_axis_gen_0_0              |    1 |
| exdes_axi_vdma_0_0              |    1 |
| exdes_axi_gpio_0                |    1 |
| exdes_auto_pc_7                 |    1 |
| exdes_auto_pc_6                 |    1 |
| exdes_auto_pc_5                 |    1 |
| exdes_auto_pc_4                 |    1 |
| exdes_auto_pc_3                 |    1 |
| exdes_auto_pc_2                 |    1 |
| exdes_auto_pc_1                 |    1 |
| exdes_auto_pc_0                 |    1 |
| exdes_auto_cc_1                 |    1 |
| exdes_auto_cc_0                 |    1 |
| exdes_aud_pat_gen_0             |    1 |
| dbg_hub                         |    1 |
| bd_3ea7_v_tc_0                  |    1 |
| bd_3ea7_v_hdmi_tx_0             |    1 |
| bd_3ea7_v_axi4s_vid_out_0       |    1 |
| bd_3ea7_util_vector_logic_0_0   |    1 |
| bd_3ea7_axi_crossbar_0          |    1 |
+---------------------------------+------+


