---
layout : single
title: "[Verilog] Flip Flop in Processing Element"
categories: 
  - Universal NPU-CNN Accelarator
toc: true
toc_sticky: true
use_math: true
---

Processing Element 내에 요구되는 Flip Flop 모듈 설계     

## 0. 119bit D Flip Flop

```verilog
// D Flip Flop module for 119bit data
module D_FF119 # (parameter port = 119) (d, q, clk, reset);

    input [port-1:0] d;
    input clk, reset;
    output reg [port-1:0] q;

    always @ (posedge clk)
    begin
        if(!reset)
            q <= 'd0;
        else
            q <= d; // On clk edge, capture input data
    end

endmodule
```

<div align="left">
    <strong>RTL Schematic</strong>
  <img src="/assets/images/npu/97.png" width="70%" height="70%" alt=""/>
  <p><em></em></p>
</div>
{: .notice} 


&nbsp;

## 1. 1bit D Flip Flop   

```verilog
// D Flip Flop module for 1bit data
module D_FF1 # (parameter port = 1) (d, q, clk, reset);

    input [port-1:0] d;
    input clk, reset;
    output reg [port-1:0] q;

    always @ (posedge clk)
    begin
        if(!reset)
            q <= 'd0;
        else
            q <= d; // On clk edge, capture input data
    end

endmodule
```

<div align="left">
    <strong>RTL Schematic</strong>
  <img src="/assets/images/npu/98.png" width="70%" height="70%" alt=""/>
  <p><em></em></p>
</div>
{: .notice} 

&nbsp;

## 2. 3bit D Flip Flop   

```verilog
// D Flip Flop module for 3bit data
module D_FF3 # (parameter port = 3) (d, q, clk, reset);

    input [port-1:0] d;
    input clk, reset;
    output reg [port-1:0] q;

    always @ (posedge clk)
    begin
        if(!reset)
            q <= 'd0;
        else
            q <= d; // On clk edge, capture input data
    end

endmodule
```

<div align="left">
    <strong>RTL Schematic</strong>
  <img src="/assets/images/npu/99.png" width="70%" height="70%" alt=""/>
  <p><em></em></p>
</div>
{: .notice} 


&nbsp;

## 3. 8bit D Flip Flop   

```verilog
// D Flip Flop module for 8bit data
module D_FF8 # (parameter port = 8) (d, q, clk, reset);

    input [port-1:0] d;
    input clk, reset;
    output reg [port-1:0] q;

    always @ (posedge clk)
    begin
        if(!reset)
            q <= 'd0;
        else
            q <= d; // On clk edge, capture input data
    end

endmodule
```

<div align="left">
    <strong>RTL Schematic</strong>
  <img src="/assets/images/npu/100.png" width="70%" height="70%" alt=""/>
  <p><em></em></p>
</div>
{: .notice} 

&nbsp;


