TimeQuest Timing Analyzer report for tty_input_state_gen_3
Sat Mar 11 15:29:33 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'divide_by_n:clock_divider|clk_out_int'
 12. Slow Model Setup: 'clk'
 13. Slow Model Setup: 'not_reset'
 14. Slow Model Hold: 'not_reset'
 15. Slow Model Hold: 'clk'
 16. Slow Model Hold: 'divide_by_n:clock_divider|clk_out_int'
 17. Slow Model Recovery: 'divide_by_n:clock_divider|clk_out_int'
 18. Slow Model Recovery: 'not_reset'
 19. Slow Model Recovery: 'clk'
 20. Slow Model Removal: 'divide_by_n:clock_divider|clk_out_int'
 21. Slow Model Removal: 'not_reset'
 22. Slow Model Removal: 'clk'
 23. Slow Model Minimum Pulse Width: 'divide_by_n:clock_divider|clk_out_int'
 24. Slow Model Minimum Pulse Width: 'not_reset'
 25. Slow Model Minimum Pulse Width: 'clk'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'divide_by_n:clock_divider|clk_out_int'
 38. Fast Model Setup: 'clk'
 39. Fast Model Setup: 'not_reset'
 40. Fast Model Hold: 'not_reset'
 41. Fast Model Hold: 'clk'
 42. Fast Model Hold: 'divide_by_n:clock_divider|clk_out_int'
 43. Fast Model Recovery: 'divide_by_n:clock_divider|clk_out_int'
 44. Fast Model Recovery: 'not_reset'
 45. Fast Model Recovery: 'clk'
 46. Fast Model Removal: 'not_reset'
 47. Fast Model Removal: 'divide_by_n:clock_divider|clk_out_int'
 48. Fast Model Removal: 'clk'
 49. Fast Model Minimum Pulse Width: 'not_reset'
 50. Fast Model Minimum Pulse Width: 'clk'
 51. Fast Model Minimum Pulse Width: 'divide_by_n:clock_divider|clk_out_int'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Progagation Delay
 64. Minimum Progagation Delay
 65. Setup Transfers
 66. Hold Transfers
 67. Recovery Transfers
 68. Removal Transfers
 69. Report TCCS
 70. Report RSKM
 71. Unconstrained Paths
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; tty_input_state_gen_3                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                       ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+
; Clock Name                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                   ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+
; clk                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                   ;
; divide_by_n:clock_divider|clk_out_int ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divide_by_n:clock_divider|clk_out_int } ;
; not_reset                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { not_reset }                             ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                     ;
+------------+-----------------+---------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note ;
+------------+-----------------+---------------------------------------+------+
; 28.34 MHz  ; 28.34 MHz       ; divide_by_n:clock_divider|clk_out_int ;      ;
; 43.74 MHz  ; 43.74 MHz       ; not_reset                             ;      ;
; 111.73 MHz ; 111.73 MHz      ; clk                                   ;      ;
+------------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------+
; Slow Model Setup Summary                                        ;
+---------------------------------------+---------+---------------+
; Clock                                 ; Slack   ; End Point TNS ;
+---------------------------------------+---------+---------------+
; divide_by_n:clock_divider|clk_out_int ; -17.686 ; -79.424       ;
; clk                                   ; -12.301 ; -192.129      ;
; not_reset                             ; -11.656 ; -181.809      ;
+---------------------------------------+---------+---------------+


+----------------------------------------------------------------+
; Slow Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; not_reset                             ; -1.771 ; -1.771        ;
; clk                                   ; -1.126 ; -1.126        ;
; divide_by_n:clock_divider|clk_out_int ; 0.872  ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Recovery Summary                                    ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; divide_by_n:clock_divider|clk_out_int ; -9.097 ; -18.177       ;
; not_reset                             ; -6.932 ; -13.847       ;
; clk                                   ; 2.021  ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Removal Summary                                     ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; divide_by_n:clock_divider|clk_out_int ; -6.077 ; -8.267        ;
; not_reset                             ; -5.985 ; -44.428       ;
; clk                                   ; -1.778 ; -26.670       ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; divide_by_n:clock_divider|clk_out_int ; -4.891 ; -150.248      ;
; not_reset                             ; -2.873 ; -59.703       ;
; clk                                   ; -1.631 ; -19.961       ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'divide_by_n:clock_divider|clk_out_int'                                                                                                                                                                                                                                                                                    ;
+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -17.686 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -6.728     ; 10.006     ;
; -17.404 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -6.850     ; 9.363      ;
; -17.278 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -6.820     ; 10.006     ;
; -17.144 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -6.186     ; 10.006     ;
; -17.023 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -6.728     ; 9.567      ;
; -16.996 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -6.942     ; 9.363      ;
; -16.930 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -6.864     ; 9.279      ;
; -16.862 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -6.308     ; 9.363      ;
; -16.668 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -3.092     ; 12.624     ;
; -16.615 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -6.820     ; 9.567      ;
; -16.552 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -6.094     ; 10.006     ;
; -16.522 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -6.956     ; 9.279      ;
; -16.481 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -6.186     ; 9.567      ;
; -16.472 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.122      ; 16.142     ;
; -16.388 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -6.322     ; 9.279      ;
; -16.386 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -3.214     ; 11.981     ;
; -16.327 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 15.875     ;
; -16.270 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -6.216     ; 9.363      ;
; -16.260 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -3.184     ; 12.624     ;
; -16.191 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 15.739     ;
; -16.190 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 15.499     ;
; -16.174 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.136      ; 15.858     ;
; -16.045 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.122     ; 15.232     ;
; -16.005 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -3.092     ; 12.185     ;
; -15.978 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -3.306     ; 11.981     ;
; -15.912 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -3.228     ; 11.897     ;
; -15.909 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.122     ; 15.096     ;
; -15.892 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.014      ; 15.215     ;
; -15.889 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -6.094     ; 9.567      ;
; -15.809 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.122      ; 15.703     ;
; -15.796 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -6.230     ; 9.279      ;
; -15.716 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.014     ; 15.415     ;
; -15.664 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 15.436     ;
; -15.597 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -3.184     ; 12.185     ;
; -15.571 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.136     ; 15.148     ;
; -15.528 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 15.300     ;
; -15.511 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.136      ; 15.419     ;
; -15.504 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -3.320     ; 11.897     ;
; -15.435 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.136     ; 15.012     ;
; -15.418 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 15.131     ;
; -14.907 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.678      ; 15.919     ;
; -14.815 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.678      ; 15.541     ;
; -14.625 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.556      ; 15.276     ;
; -14.533 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.556      ; 14.898     ;
; -14.520 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -0.944     ; 12.624     ;
; -14.407 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.678      ; 15.919     ;
; -14.315 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.678      ; 15.541     ;
; -14.244 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.678      ; 15.480     ;
; -14.238 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.066     ; 11.981     ;
; -14.152 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.678      ; 15.102     ;
; -14.151 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.542      ; 15.192     ;
; -14.125 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.556      ; 15.276     ;
; -14.059 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.542      ; 14.814     ;
; -14.033 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.556      ; 14.898     ;
; -13.857 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -0.944     ; 12.185     ;
; -13.764 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.080     ; 11.897     ;
; -13.744 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.678      ; 15.480     ;
; -13.652 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.678      ; 15.102     ;
; -13.651 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.542      ; 15.192     ;
; -13.559 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.542      ; 14.814     ;
; -10.381 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -6.715     ; 2.912      ;
; -9.973  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -6.807     ; 2.912      ;
; -9.839  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -6.173     ; 2.912      ;
; -9.507  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.013     ; 9.042      ;
; -9.452  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.678      ; 10.178     ;
; -9.363  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -3.079     ; 5.530      ;
; -9.247  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -6.081     ; 2.912      ;
; -9.225  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.135     ; 8.399      ;
; -9.170  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.556      ; 9.535      ;
; -9.167  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.135      ; 9.048      ;
; -9.022  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.013      ; 8.781      ;
; -8.955  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -3.171     ; 5.530      ;
; -8.952  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.678      ; 10.178     ;
; -8.886  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.013      ; 8.645      ;
; -8.869  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.149      ; 8.764      ;
; -8.844  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.013     ; 8.603      ;
; -8.789  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.678      ; 9.739      ;
; -8.751  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.149     ; 8.315      ;
; -8.696  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.542      ; 9.451      ;
; -8.670  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.556      ; 9.535      ;
; -8.289  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.678      ; 9.739      ;
; -8.196  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.542      ; 9.451      ;
; -7.602  ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.691      ; 8.825      ;
; -7.510  ; not_reset                                                                                           ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.691      ; 8.447      ;
; -7.215  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -0.931     ; 5.530      ;
; -7.102  ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.691      ; 8.825      ;
; -7.010  ; not_reset                                                                                           ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.691      ; 8.447      ;
; -2.422  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 2.168      ;
+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                ;
+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                           ; To Node                                 ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -12.301 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|clk_out_int   ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -4.165     ; 8.675      ;
; -12.267 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -4.167     ; 8.639      ;
; -12.267 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -4.167     ; 8.639      ;
; -12.267 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -4.167     ; 8.639      ;
; -12.267 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -4.167     ; 8.639      ;
; -12.267 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -4.167     ; 8.639      ;
; -12.267 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -4.167     ; 8.639      ;
; -12.267 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -4.167     ; 8.639      ;
; -12.267 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -4.167     ; 8.639      ;
; -12.267 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[9]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -4.167     ; 8.639      ;
; -12.267 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[10] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -4.167     ; 8.639      ;
; -12.267 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[11] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -4.167     ; 8.639      ;
; -12.267 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[12] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -4.167     ; 8.639      ;
; -12.267 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[13] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -4.167     ; 8.639      ;
; -12.267 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -4.167     ; 8.639      ;
; -11.709 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|clk_out_int   ; not_reset                             ; clk         ; 1.000        ; -4.073     ; 8.675      ;
; -11.675 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]  ; not_reset                             ; clk         ; 1.000        ; -4.075     ; 8.639      ;
; -11.675 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[2]  ; not_reset                             ; clk         ; 1.000        ; -4.075     ; 8.639      ;
; -11.675 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[3]  ; not_reset                             ; clk         ; 1.000        ; -4.075     ; 8.639      ;
; -11.675 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[4]  ; not_reset                             ; clk         ; 1.000        ; -4.075     ; 8.639      ;
; -11.675 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[5]  ; not_reset                             ; clk         ; 1.000        ; -4.075     ; 8.639      ;
; -11.675 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[6]  ; not_reset                             ; clk         ; 1.000        ; -4.075     ; 8.639      ;
; -11.675 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[7]  ; not_reset                             ; clk         ; 1.000        ; -4.075     ; 8.639      ;
; -11.675 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[8]  ; not_reset                             ; clk         ; 1.000        ; -4.075     ; 8.639      ;
; -11.675 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[9]  ; not_reset                             ; clk         ; 1.000        ; -4.075     ; 8.639      ;
; -11.675 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[10] ; not_reset                             ; clk         ; 1.000        ; -4.075     ; 8.639      ;
; -11.675 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[11] ; not_reset                             ; clk         ; 1.000        ; -4.075     ; 8.639      ;
; -11.675 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[12] ; not_reset                             ; clk         ; 1.000        ; -4.075     ; 8.639      ;
; -11.675 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[13] ; not_reset                             ; clk         ; 1.000        ; -4.075     ; 8.639      ;
; -11.675 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]  ; not_reset                             ; clk         ; 1.000        ; -4.075     ; 8.639      ;
; -11.575 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|clk_out_int   ; not_reset                             ; clk         ; 0.500        ; -3.439     ; 8.675      ;
; -11.541 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]  ; not_reset                             ; clk         ; 0.500        ; -3.441     ; 8.639      ;
; -11.541 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[2]  ; not_reset                             ; clk         ; 0.500        ; -3.441     ; 8.639      ;
; -11.541 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[3]  ; not_reset                             ; clk         ; 0.500        ; -3.441     ; 8.639      ;
; -11.541 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[4]  ; not_reset                             ; clk         ; 0.500        ; -3.441     ; 8.639      ;
; -11.541 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[5]  ; not_reset                             ; clk         ; 0.500        ; -3.441     ; 8.639      ;
; -11.541 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[6]  ; not_reset                             ; clk         ; 0.500        ; -3.441     ; 8.639      ;
; -11.541 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[7]  ; not_reset                             ; clk         ; 0.500        ; -3.441     ; 8.639      ;
; -11.541 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[8]  ; not_reset                             ; clk         ; 0.500        ; -3.441     ; 8.639      ;
; -11.541 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[9]  ; not_reset                             ; clk         ; 0.500        ; -3.441     ; 8.639      ;
; -11.541 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[10] ; not_reset                             ; clk         ; 0.500        ; -3.441     ; 8.639      ;
; -11.541 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[11] ; not_reset                             ; clk         ; 0.500        ; -3.441     ; 8.639      ;
; -11.541 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[12] ; not_reset                             ; clk         ; 0.500        ; -3.441     ; 8.639      ;
; -11.541 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[13] ; not_reset                             ; clk         ; 0.500        ; -3.441     ; 8.639      ;
; -11.541 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]  ; not_reset                             ; clk         ; 0.500        ; -3.441     ; 8.639      ;
; -11.495 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int   ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.777      ; 14.811     ;
; -11.461 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.775      ; 14.775     ;
; -11.461 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.775      ; 14.775     ;
; -11.461 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.775      ; 14.775     ;
; -11.461 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.775      ; 14.775     ;
; -11.461 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.775      ; 14.775     ;
; -11.461 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.775      ; 14.775     ;
; -11.461 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.775      ; 14.775     ;
; -11.461 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.775      ; 14.775     ;
; -11.461 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[9]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.775      ; 14.775     ;
; -11.461 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[10] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.775      ; 14.775     ;
; -11.461 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[11] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.775      ; 14.775     ;
; -11.461 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[12] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.775      ; 14.775     ;
; -11.461 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[13] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.775      ; 14.775     ;
; -11.461 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.775      ; 14.775     ;
; -11.350 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int   ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.655      ; 14.544     ;
; -11.316 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.508     ;
; -11.316 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.508     ;
; -11.316 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.508     ;
; -11.316 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.508     ;
; -11.316 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.508     ;
; -11.316 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.508     ;
; -11.316 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.508     ;
; -11.316 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.508     ;
; -11.316 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[9]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.508     ;
; -11.316 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[10] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.508     ;
; -11.316 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[11] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.508     ;
; -11.316 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[12] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.508     ;
; -11.316 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[13] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.508     ;
; -11.316 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.508     ;
; -11.283 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|clk_out_int   ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.529     ; 11.293     ;
; -11.249 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.531     ; 11.257     ;
; -11.249 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.531     ; 11.257     ;
; -11.249 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.531     ; 11.257     ;
; -11.249 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.531     ; 11.257     ;
; -11.249 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.531     ; 11.257     ;
; -11.249 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.531     ; 11.257     ;
; -11.249 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.531     ; 11.257     ;
; -11.249 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.531     ; 11.257     ;
; -11.249 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[9]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.531     ; 11.257     ;
; -11.249 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[10] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.531     ; 11.257     ;
; -11.249 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[11] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.531     ; 11.257     ;
; -11.249 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[12] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.531     ; 11.257     ;
; -11.249 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[13] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.531     ; 11.257     ;
; -11.249 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.531     ; 11.257     ;
; -11.214 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int   ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.655      ; 14.408     ;
; -11.197 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int   ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.791      ; 14.527     ;
; -11.180 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.372     ;
; -11.180 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.372     ;
; -11.180 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.372     ;
; -11.180 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.372     ;
; -11.180 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.372     ;
; -11.180 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.372     ;
; -11.180 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.372     ;
; -11.180 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 2.653      ; 14.372     ;
+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'not_reset'                                                                                                                                                                                                                          ;
+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                           ; To Node                                 ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -11.656 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|clk_out_int   ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -3.520     ; 8.675      ;
; -11.622 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -3.522     ; 8.639      ;
; -11.622 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -3.522     ; 8.639      ;
; -11.622 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -3.522     ; 8.639      ;
; -11.622 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -3.522     ; 8.639      ;
; -11.622 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -3.522     ; 8.639      ;
; -11.622 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -3.522     ; 8.639      ;
; -11.622 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -3.522     ; 8.639      ;
; -11.622 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -3.522     ; 8.639      ;
; -11.622 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[9]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -3.522     ; 8.639      ;
; -11.622 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[10] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -3.522     ; 8.639      ;
; -11.622 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[11] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -3.522     ; 8.639      ;
; -11.622 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[12] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -3.522     ; 8.639      ;
; -11.622 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[13] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -3.522     ; 8.639      ;
; -11.622 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -3.522     ; 8.639      ;
; -11.064 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|clk_out_int   ; not_reset                             ; not_reset   ; 1.000        ; -3.428     ; 8.675      ;
; -11.030 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]  ; not_reset                             ; not_reset   ; 1.000        ; -3.430     ; 8.639      ;
; -11.030 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[2]  ; not_reset                             ; not_reset   ; 1.000        ; -3.430     ; 8.639      ;
; -11.030 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[3]  ; not_reset                             ; not_reset   ; 1.000        ; -3.430     ; 8.639      ;
; -11.030 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[4]  ; not_reset                             ; not_reset   ; 1.000        ; -3.430     ; 8.639      ;
; -11.030 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[5]  ; not_reset                             ; not_reset   ; 1.000        ; -3.430     ; 8.639      ;
; -11.030 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[6]  ; not_reset                             ; not_reset   ; 1.000        ; -3.430     ; 8.639      ;
; -11.030 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[7]  ; not_reset                             ; not_reset   ; 1.000        ; -3.430     ; 8.639      ;
; -11.030 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[8]  ; not_reset                             ; not_reset   ; 1.000        ; -3.430     ; 8.639      ;
; -11.030 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[9]  ; not_reset                             ; not_reset   ; 1.000        ; -3.430     ; 8.639      ;
; -11.030 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[10] ; not_reset                             ; not_reset   ; 1.000        ; -3.430     ; 8.639      ;
; -11.030 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[11] ; not_reset                             ; not_reset   ; 1.000        ; -3.430     ; 8.639      ;
; -11.030 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[12] ; not_reset                             ; not_reset   ; 1.000        ; -3.430     ; 8.639      ;
; -11.030 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[13] ; not_reset                             ; not_reset   ; 1.000        ; -3.430     ; 8.639      ;
; -11.030 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]  ; not_reset                             ; not_reset   ; 1.000        ; -3.430     ; 8.639      ;
; -10.930 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|clk_out_int   ; not_reset                             ; not_reset   ; 0.500        ; -2.794     ; 8.675      ;
; -10.896 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]  ; not_reset                             ; not_reset   ; 0.500        ; -2.796     ; 8.639      ;
; -10.896 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[2]  ; not_reset                             ; not_reset   ; 0.500        ; -2.796     ; 8.639      ;
; -10.896 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[3]  ; not_reset                             ; not_reset   ; 0.500        ; -2.796     ; 8.639      ;
; -10.896 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[4]  ; not_reset                             ; not_reset   ; 0.500        ; -2.796     ; 8.639      ;
; -10.896 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[5]  ; not_reset                             ; not_reset   ; 0.500        ; -2.796     ; 8.639      ;
; -10.896 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[6]  ; not_reset                             ; not_reset   ; 0.500        ; -2.796     ; 8.639      ;
; -10.896 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[7]  ; not_reset                             ; not_reset   ; 0.500        ; -2.796     ; 8.639      ;
; -10.896 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[8]  ; not_reset                             ; not_reset   ; 0.500        ; -2.796     ; 8.639      ;
; -10.896 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[9]  ; not_reset                             ; not_reset   ; 0.500        ; -2.796     ; 8.639      ;
; -10.896 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[10] ; not_reset                             ; not_reset   ; 0.500        ; -2.796     ; 8.639      ;
; -10.896 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[11] ; not_reset                             ; not_reset   ; 0.500        ; -2.796     ; 8.639      ;
; -10.896 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[12] ; not_reset                             ; not_reset   ; 0.500        ; -2.796     ; 8.639      ;
; -10.896 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[13] ; not_reset                             ; not_reset   ; 0.500        ; -2.796     ; 8.639      ;
; -10.896 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]  ; not_reset                             ; not_reset   ; 0.500        ; -2.796     ; 8.639      ;
; -10.850 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int   ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.422      ; 14.811     ;
; -10.816 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.420      ; 14.775     ;
; -10.816 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.420      ; 14.775     ;
; -10.816 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.420      ; 14.775     ;
; -10.816 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.420      ; 14.775     ;
; -10.816 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.420      ; 14.775     ;
; -10.816 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.420      ; 14.775     ;
; -10.816 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.420      ; 14.775     ;
; -10.816 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.420      ; 14.775     ;
; -10.816 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[9]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.420      ; 14.775     ;
; -10.816 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[10] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.420      ; 14.775     ;
; -10.816 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[11] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.420      ; 14.775     ;
; -10.816 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[12] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.420      ; 14.775     ;
; -10.816 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[13] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.420      ; 14.775     ;
; -10.816 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.420      ; 14.775     ;
; -10.705 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int   ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.300      ; 14.544     ;
; -10.671 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.508     ;
; -10.671 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.508     ;
; -10.671 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.508     ;
; -10.671 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.508     ;
; -10.671 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.508     ;
; -10.671 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.508     ;
; -10.671 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.508     ;
; -10.671 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.508     ;
; -10.671 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[9]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.508     ;
; -10.671 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[10] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.508     ;
; -10.671 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[11] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.508     ;
; -10.671 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[12] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.508     ;
; -10.671 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[13] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.508     ;
; -10.671 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.508     ;
; -10.638 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|clk_out_int   ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.116      ; 11.293     ;
; -10.604 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.114      ; 11.257     ;
; -10.604 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.114      ; 11.257     ;
; -10.604 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.114      ; 11.257     ;
; -10.604 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.114      ; 11.257     ;
; -10.604 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.114      ; 11.257     ;
; -10.604 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.114      ; 11.257     ;
; -10.604 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.114      ; 11.257     ;
; -10.604 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.114      ; 11.257     ;
; -10.604 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[9]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.114      ; 11.257     ;
; -10.604 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[10] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.114      ; 11.257     ;
; -10.604 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[11] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.114      ; 11.257     ;
; -10.604 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[12] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.114      ; 11.257     ;
; -10.604 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[13] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.114      ; 11.257     ;
; -10.604 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.114      ; 11.257     ;
; -10.569 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int   ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.300      ; 14.408     ;
; -10.552 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int   ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.436      ; 14.527     ;
; -10.535 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.372     ;
; -10.535 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.372     ;
; -10.535 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.372     ;
; -10.535 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.372     ;
; -10.535 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.372     ;
; -10.535 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.372     ;
; -10.535 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.372     ;
; -10.535 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.298      ; 14.372     ;
+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'not_reset'                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                            ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -1.771 ; not_reset                                                                                           ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; not_reset                             ; not_reset   ; 0.000        ; 5.085      ; 3.314      ;
; -1.346 ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; clk                                   ; not_reset   ; 0.000        ; 5.085      ; 3.739      ;
; -1.271 ; not_reset                                                                                           ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; not_reset                             ; not_reset   ; -0.500       ; 5.085      ; 3.314      ;
; -0.846 ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; clk                                   ; not_reset   ; -0.500       ; 5.085      ; 3.739      ;
; -0.687 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 5.085      ; 4.684      ;
; -0.187 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 5.085      ; 4.684      ;
; 0.008  ; divide_by_n:clock_divider|prescaler[13]                                                             ; divide_by_n:clock_divider|prescaler[13]                            ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 0.949      ;
; 0.023  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 3.543      ; 3.566      ;
; 0.040  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 3.407      ; 3.447      ;
; 0.176  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 3.407      ; 3.583      ;
; 0.302  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[0]                             ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 5.574      ;
; 0.302  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[2]                             ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 5.574      ;
; 0.302  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[3]                             ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 5.574      ;
; 0.302  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[4]                             ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 5.574      ;
; 0.302  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[5]                             ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 5.574      ;
; 0.302  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[6]                             ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 5.574      ;
; 0.302  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[7]                             ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 5.574      ;
; 0.302  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[8]                             ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 5.574      ;
; 0.302  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[9]                             ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 5.574      ;
; 0.302  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[10]                            ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 5.574      ;
; 0.302  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[11]                            ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 5.574      ;
; 0.302  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[12]                            ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 5.574      ;
; 0.302  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[13]                            ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 5.574      ;
; 0.302  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[1]                             ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 5.574      ;
; 0.321  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 3.529      ; 3.850      ;
; 0.336  ; not_reset                                                                                           ; divide_by_n:clock_divider|clk_out_int                              ; not_reset                             ; not_reset   ; 0.000        ; 4.978      ; 5.610      ;
; 0.362  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.303      ;
; 0.363  ; divide_by_n:clock_divider|prescaler[5]                                                              ; divide_by_n:clock_divider|prescaler[5]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.304      ;
; 0.367  ; divide_by_n:clock_divider|prescaler[7]                                                              ; divide_by_n:clock_divider|prescaler[7]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.308      ;
; 0.367  ; divide_by_n:clock_divider|prescaler[9]                                                              ; divide_by_n:clock_divider|prescaler[9]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.308      ;
; 0.367  ; divide_by_n:clock_divider|prescaler[11]                                                             ; divide_by_n:clock_divider|prescaler[11]                            ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.308      ;
; 0.367  ; divide_by_n:clock_divider|prescaler[12]                                                             ; divide_by_n:clock_divider|prescaler[12]                            ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.308      ;
; 0.407  ; divide_by_n:clock_divider|prescaler[6]                                                              ; divide_by_n:clock_divider|prescaler[6]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.348      ;
; 0.408  ; divide_by_n:clock_divider|prescaler[3]                                                              ; divide_by_n:clock_divider|prescaler[3]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.349      ;
; 0.408  ; divide_by_n:clock_divider|prescaler[4]                                                              ; divide_by_n:clock_divider|prescaler[4]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.349      ;
; 0.408  ; divide_by_n:clock_divider|prescaler[8]                                                              ; divide_by_n:clock_divider|prescaler[8]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.349      ;
; 0.408  ; divide_by_n:clock_divider|prescaler[10]                                                             ; divide_by_n:clock_divider|prescaler[10]                            ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.349      ;
; 0.408  ; divide_by_n:clock_divider|prescaler[1]                                                              ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.349      ;
; 0.468  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; not_reset   ; 0.000        ; 4.976      ; 5.740      ;
; 0.468  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[2]                             ; clk                                   ; not_reset   ; 0.000        ; 4.976      ; 5.740      ;
; 0.468  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[3]                             ; clk                                   ; not_reset   ; 0.000        ; 4.976      ; 5.740      ;
; 0.468  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[4]                             ; clk                                   ; not_reset   ; 0.000        ; 4.976      ; 5.740      ;
; 0.468  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[5]                             ; clk                                   ; not_reset   ; 0.000        ; 4.976      ; 5.740      ;
; 0.468  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[6]                             ; clk                                   ; not_reset   ; 0.000        ; 4.976      ; 5.740      ;
; 0.468  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[7]                             ; clk                                   ; not_reset   ; 0.000        ; 4.976      ; 5.740      ;
; 0.468  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[8]                             ; clk                                   ; not_reset   ; 0.000        ; 4.976      ; 5.740      ;
; 0.468  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[9]                             ; clk                                   ; not_reset   ; 0.000        ; 4.976      ; 5.740      ;
; 0.468  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[10]                            ; clk                                   ; not_reset   ; 0.000        ; 4.976      ; 5.740      ;
; 0.468  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[11]                            ; clk                                   ; not_reset   ; 0.000        ; 4.976      ; 5.740      ;
; 0.468  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[12]                            ; clk                                   ; not_reset   ; 0.000        ; 4.976      ; 5.740      ;
; 0.468  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[13]                            ; clk                                   ; not_reset   ; 0.000        ; 4.976      ; 5.740      ;
; 0.468  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; not_reset   ; 0.000        ; 4.976      ; 5.740      ;
; 0.502  ; clk                                                                                                 ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; not_reset   ; 0.000        ; 4.978      ; 5.776      ;
; 0.526  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.171      ;
; 0.633  ; divide_by_n:clock_divider|prescaler[2]                                                              ; divide_by_n:clock_divider|prescaler[2]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.574      ;
; 0.653  ; divide_by_n:clock_divider|prescaler[13]                                                             ; divide_by_n:clock_divider|prescaler[13]                            ; not_reset                             ; not_reset   ; 0.000        ; 0.000      ; 0.949      ;
; 0.802  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[0]                             ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 5.574      ;
; 0.802  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[2]                             ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 5.574      ;
; 0.802  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[3]                             ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 5.574      ;
; 0.802  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[4]                             ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 5.574      ;
; 0.802  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[5]                             ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 5.574      ;
; 0.802  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[6]                             ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 5.574      ;
; 0.802  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[7]                             ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 5.574      ;
; 0.802  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[8]                             ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 5.574      ;
; 0.802  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[9]                             ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 5.574      ;
; 0.802  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[10]                            ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 5.574      ;
; 0.802  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[11]                            ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 5.574      ;
; 0.802  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[12]                            ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 5.574      ;
; 0.802  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[13]                            ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 5.574      ;
; 0.802  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[1]                             ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 5.574      ;
; 0.809  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.750      ;
; 0.814  ; divide_by_n:clock_divider|prescaler[12]                                                             ; divide_by_n:clock_divider|prescaler[13]                            ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.755      ;
; 0.814  ; divide_by_n:clock_divider|prescaler[11]                                                             ; divide_by_n:clock_divider|prescaler[12]                            ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.755      ;
; 0.814  ; divide_by_n:clock_divider|prescaler[7]                                                              ; divide_by_n:clock_divider|prescaler[8]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.755      ;
; 0.814  ; divide_by_n:clock_divider|prescaler[9]                                                              ; divide_by_n:clock_divider|prescaler[10]                            ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.755      ;
; 0.836  ; not_reset                                                                                           ; divide_by_n:clock_divider|clk_out_int                              ; not_reset                             ; not_reset   ; -0.500       ; 4.978      ; 5.610      ;
; 0.855  ; divide_by_n:clock_divider|prescaler[6]                                                              ; divide_by_n:clock_divider|prescaler[7]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.796      ;
; 0.856  ; divide_by_n:clock_divider|prescaler[4]                                                              ; divide_by_n:clock_divider|prescaler[5]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.797      ;
; 0.856  ; divide_by_n:clock_divider|prescaler[8]                                                              ; divide_by_n:clock_divider|prescaler[9]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.797      ;
; 0.856  ; divide_by_n:clock_divider|prescaler[10]                                                             ; divide_by_n:clock_divider|prescaler[11]                            ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.797      ;
; 0.856  ; divide_by_n:clock_divider|prescaler[3]                                                              ; divide_by_n:clock_divider|prescaler[4]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.797      ;
; 0.856  ; divide_by_n:clock_divider|prescaler[1]                                                              ; divide_by_n:clock_divider|prescaler[2]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.797      ;
; 0.891  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|prescaler[2]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.832      ;
; 0.896  ; divide_by_n:clock_divider|prescaler[11]                                                             ; divide_by_n:clock_divider|prescaler[13]                            ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.837      ;
; 0.896  ; divide_by_n:clock_divider|prescaler[7]                                                              ; divide_by_n:clock_divider|prescaler[9]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.837      ;
; 0.896  ; divide_by_n:clock_divider|prescaler[9]                                                              ; divide_by_n:clock_divider|prescaler[11]                            ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.837      ;
; 0.915  ; divide_by_n:clock_divider|prescaler[5]                                                              ; divide_by_n:clock_divider|prescaler[6]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.856      ;
; 0.937  ; divide_by_n:clock_divider|prescaler[6]                                                              ; divide_by_n:clock_divider|prescaler[8]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.878      ;
; 0.938  ; divide_by_n:clock_divider|prescaler[1]                                                              ; divide_by_n:clock_divider|prescaler[3]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.879      ;
; 0.938  ; divide_by_n:clock_divider|prescaler[10]                                                             ; divide_by_n:clock_divider|prescaler[12]                            ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.879      ;
; 0.938  ; divide_by_n:clock_divider|prescaler[8]                                                              ; divide_by_n:clock_divider|prescaler[10]                            ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.879      ;
; 0.938  ; divide_by_n:clock_divider|prescaler[3]                                                              ; divide_by_n:clock_divider|prescaler[5]                             ; clk                                   ; not_reset   ; 0.000        ; 0.645      ; 1.879      ;
; 0.968  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; not_reset   ; -0.500       ; 4.976      ; 5.740      ;
; 0.968  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[2]                             ; clk                                   ; not_reset   ; -0.500       ; 4.976      ; 5.740      ;
; 0.968  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[3]                             ; clk                                   ; not_reset   ; -0.500       ; 4.976      ; 5.740      ;
; 0.968  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[4]                             ; clk                                   ; not_reset   ; -0.500       ; 4.976      ; 5.740      ;
; 0.968  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[5]                             ; clk                                   ; not_reset   ; -0.500       ; 4.976      ; 5.740      ;
; 0.968  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[6]                             ; clk                                   ; not_reset   ; -0.500       ; 4.976      ; 5.740      ;
; 0.968  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[7]                             ; clk                                   ; not_reset   ; -0.500       ; 4.976      ; 5.740      ;
; 0.968  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[8]                             ; clk                                   ; not_reset   ; -0.500       ; 4.976      ; 5.740      ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                            ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -1.126 ; not_reset                                                                                           ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; not_reset                             ; clk         ; 0.000        ; 4.440      ; 3.314      ;
; -0.701 ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; clk                                   ; clk         ; 0.000        ; 4.440      ; 3.739      ;
; -0.626 ; not_reset                                                                                           ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; not_reset                             ; clk         ; -0.500       ; 4.440      ; 3.314      ;
; -0.201 ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; clk                                   ; clk         ; -0.500       ; 4.440      ; 3.739      ;
; -0.042 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 4.440      ; 4.684      ;
; 0.458  ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 4.440      ; 4.684      ;
; 0.653  ; divide_by_n:clock_divider|prescaler[13]                                                             ; divide_by_n:clock_divider|prescaler[13]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.949      ;
; 0.668  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.898      ; 3.566      ;
; 0.685  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.762      ; 3.447      ;
; 0.821  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.762      ; 3.583      ;
; 0.947  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[0]                             ; not_reset                             ; clk         ; 0.000        ; 4.331      ; 5.574      ;
; 0.947  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[2]                             ; not_reset                             ; clk         ; 0.000        ; 4.331      ; 5.574      ;
; 0.947  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[3]                             ; not_reset                             ; clk         ; 0.000        ; 4.331      ; 5.574      ;
; 0.947  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[4]                             ; not_reset                             ; clk         ; 0.000        ; 4.331      ; 5.574      ;
; 0.947  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[5]                             ; not_reset                             ; clk         ; 0.000        ; 4.331      ; 5.574      ;
; 0.947  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[6]                             ; not_reset                             ; clk         ; 0.000        ; 4.331      ; 5.574      ;
; 0.947  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[7]                             ; not_reset                             ; clk         ; 0.000        ; 4.331      ; 5.574      ;
; 0.947  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[8]                             ; not_reset                             ; clk         ; 0.000        ; 4.331      ; 5.574      ;
; 0.947  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[9]                             ; not_reset                             ; clk         ; 0.000        ; 4.331      ; 5.574      ;
; 0.947  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[10]                            ; not_reset                             ; clk         ; 0.000        ; 4.331      ; 5.574      ;
; 0.947  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[11]                            ; not_reset                             ; clk         ; 0.000        ; 4.331      ; 5.574      ;
; 0.947  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[12]                            ; not_reset                             ; clk         ; 0.000        ; 4.331      ; 5.574      ;
; 0.947  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[13]                            ; not_reset                             ; clk         ; 0.000        ; 4.331      ; 5.574      ;
; 0.947  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[1]                             ; not_reset                             ; clk         ; 0.000        ; 4.331      ; 5.574      ;
; 0.966  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.884      ; 3.850      ;
; 0.981  ; not_reset                                                                                           ; divide_by_n:clock_divider|clk_out_int                              ; not_reset                             ; clk         ; 0.000        ; 4.333      ; 5.610      ;
; 1.007  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.303      ;
; 1.008  ; divide_by_n:clock_divider|prescaler[5]                                                              ; divide_by_n:clock_divider|prescaler[5]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.304      ;
; 1.012  ; divide_by_n:clock_divider|prescaler[7]                                                              ; divide_by_n:clock_divider|prescaler[7]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.308      ;
; 1.012  ; divide_by_n:clock_divider|prescaler[9]                                                              ; divide_by_n:clock_divider|prescaler[9]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.308      ;
; 1.012  ; divide_by_n:clock_divider|prescaler[11]                                                             ; divide_by_n:clock_divider|prescaler[11]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.308      ;
; 1.012  ; divide_by_n:clock_divider|prescaler[12]                                                             ; divide_by_n:clock_divider|prescaler[12]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.308      ;
; 1.052  ; divide_by_n:clock_divider|prescaler[6]                                                              ; divide_by_n:clock_divider|prescaler[6]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.348      ;
; 1.053  ; divide_by_n:clock_divider|prescaler[3]                                                              ; divide_by_n:clock_divider|prescaler[3]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.349      ;
; 1.053  ; divide_by_n:clock_divider|prescaler[4]                                                              ; divide_by_n:clock_divider|prescaler[4]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.349      ;
; 1.053  ; divide_by_n:clock_divider|prescaler[8]                                                              ; divide_by_n:clock_divider|prescaler[8]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.349      ;
; 1.053  ; divide_by_n:clock_divider|prescaler[10]                                                             ; divide_by_n:clock_divider|prescaler[10]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.349      ;
; 1.053  ; divide_by_n:clock_divider|prescaler[1]                                                              ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.349      ;
; 1.113  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; clk         ; 0.000        ; 4.331      ; 5.740      ;
; 1.113  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[2]                             ; clk                                   ; clk         ; 0.000        ; 4.331      ; 5.740      ;
; 1.113  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[3]                             ; clk                                   ; clk         ; 0.000        ; 4.331      ; 5.740      ;
; 1.113  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[4]                             ; clk                                   ; clk         ; 0.000        ; 4.331      ; 5.740      ;
; 1.113  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[5]                             ; clk                                   ; clk         ; 0.000        ; 4.331      ; 5.740      ;
; 1.113  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[6]                             ; clk                                   ; clk         ; 0.000        ; 4.331      ; 5.740      ;
; 1.113  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[7]                             ; clk                                   ; clk         ; 0.000        ; 4.331      ; 5.740      ;
; 1.113  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[8]                             ; clk                                   ; clk         ; 0.000        ; 4.331      ; 5.740      ;
; 1.113  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[9]                             ; clk                                   ; clk         ; 0.000        ; 4.331      ; 5.740      ;
; 1.113  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[10]                            ; clk                                   ; clk         ; 0.000        ; 4.331      ; 5.740      ;
; 1.113  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[11]                            ; clk                                   ; clk         ; 0.000        ; 4.331      ; 5.740      ;
; 1.113  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[12]                            ; clk                                   ; clk         ; 0.000        ; 4.331      ; 5.740      ;
; 1.113  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[13]                            ; clk                                   ; clk         ; 0.000        ; 4.331      ; 5.740      ;
; 1.113  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; 0.000        ; 4.331      ; 5.740      ;
; 1.147  ; clk                                                                                                 ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; clk         ; 0.000        ; 4.333      ; 5.776      ;
; 1.171  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.171      ;
; 1.278  ; divide_by_n:clock_divider|prescaler[2]                                                              ; divide_by_n:clock_divider|prescaler[2]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.574      ;
; 1.298  ; divide_by_n:clock_divider|prescaler[13]                                                             ; divide_by_n:clock_divider|prescaler[13]                            ; not_reset                             ; clk         ; 0.000        ; -0.645     ; 0.949      ;
; 1.447  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[0]                             ; not_reset                             ; clk         ; -0.500       ; 4.331      ; 5.574      ;
; 1.447  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[2]                             ; not_reset                             ; clk         ; -0.500       ; 4.331      ; 5.574      ;
; 1.447  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[3]                             ; not_reset                             ; clk         ; -0.500       ; 4.331      ; 5.574      ;
; 1.447  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[4]                             ; not_reset                             ; clk         ; -0.500       ; 4.331      ; 5.574      ;
; 1.447  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[5]                             ; not_reset                             ; clk         ; -0.500       ; 4.331      ; 5.574      ;
; 1.447  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[6]                             ; not_reset                             ; clk         ; -0.500       ; 4.331      ; 5.574      ;
; 1.447  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[7]                             ; not_reset                             ; clk         ; -0.500       ; 4.331      ; 5.574      ;
; 1.447  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[8]                             ; not_reset                             ; clk         ; -0.500       ; 4.331      ; 5.574      ;
; 1.447  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[9]                             ; not_reset                             ; clk         ; -0.500       ; 4.331      ; 5.574      ;
; 1.447  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[10]                            ; not_reset                             ; clk         ; -0.500       ; 4.331      ; 5.574      ;
; 1.447  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[11]                            ; not_reset                             ; clk         ; -0.500       ; 4.331      ; 5.574      ;
; 1.447  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[12]                            ; not_reset                             ; clk         ; -0.500       ; 4.331      ; 5.574      ;
; 1.447  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[13]                            ; not_reset                             ; clk         ; -0.500       ; 4.331      ; 5.574      ;
; 1.447  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[1]                             ; not_reset                             ; clk         ; -0.500       ; 4.331      ; 5.574      ;
; 1.454  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.750      ;
; 1.459  ; divide_by_n:clock_divider|prescaler[12]                                                             ; divide_by_n:clock_divider|prescaler[13]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.755      ;
; 1.459  ; divide_by_n:clock_divider|prescaler[11]                                                             ; divide_by_n:clock_divider|prescaler[12]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.755      ;
; 1.459  ; divide_by_n:clock_divider|prescaler[7]                                                              ; divide_by_n:clock_divider|prescaler[8]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.755      ;
; 1.459  ; divide_by_n:clock_divider|prescaler[9]                                                              ; divide_by_n:clock_divider|prescaler[10]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.755      ;
; 1.481  ; not_reset                                                                                           ; divide_by_n:clock_divider|clk_out_int                              ; not_reset                             ; clk         ; -0.500       ; 4.333      ; 5.610      ;
; 1.500  ; divide_by_n:clock_divider|prescaler[6]                                                              ; divide_by_n:clock_divider|prescaler[7]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.796      ;
; 1.501  ; divide_by_n:clock_divider|prescaler[4]                                                              ; divide_by_n:clock_divider|prescaler[5]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.797      ;
; 1.501  ; divide_by_n:clock_divider|prescaler[8]                                                              ; divide_by_n:clock_divider|prescaler[9]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.797      ;
; 1.501  ; divide_by_n:clock_divider|prescaler[10]                                                             ; divide_by_n:clock_divider|prescaler[11]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.797      ;
; 1.501  ; divide_by_n:clock_divider|prescaler[3]                                                              ; divide_by_n:clock_divider|prescaler[4]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.797      ;
; 1.501  ; divide_by_n:clock_divider|prescaler[1]                                                              ; divide_by_n:clock_divider|prescaler[2]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.797      ;
; 1.536  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|prescaler[2]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.832      ;
; 1.541  ; divide_by_n:clock_divider|prescaler[11]                                                             ; divide_by_n:clock_divider|prescaler[13]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.837      ;
; 1.541  ; divide_by_n:clock_divider|prescaler[7]                                                              ; divide_by_n:clock_divider|prescaler[9]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.837      ;
; 1.541  ; divide_by_n:clock_divider|prescaler[9]                                                              ; divide_by_n:clock_divider|prescaler[11]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.837      ;
; 1.560  ; divide_by_n:clock_divider|prescaler[5]                                                              ; divide_by_n:clock_divider|prescaler[6]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.856      ;
; 1.582  ; divide_by_n:clock_divider|prescaler[6]                                                              ; divide_by_n:clock_divider|prescaler[8]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.878      ;
; 1.583  ; divide_by_n:clock_divider|prescaler[1]                                                              ; divide_by_n:clock_divider|prescaler[3]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.879      ;
; 1.583  ; divide_by_n:clock_divider|prescaler[10]                                                             ; divide_by_n:clock_divider|prescaler[12]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.879      ;
; 1.583  ; divide_by_n:clock_divider|prescaler[8]                                                              ; divide_by_n:clock_divider|prescaler[10]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.879      ;
; 1.583  ; divide_by_n:clock_divider|prescaler[3]                                                              ; divide_by_n:clock_divider|prescaler[5]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.879      ;
; 1.613  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; clk         ; -0.500       ; 4.331      ; 5.740      ;
; 1.613  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[2]                             ; clk                                   ; clk         ; -0.500       ; 4.331      ; 5.740      ;
; 1.613  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[3]                             ; clk                                   ; clk         ; -0.500       ; 4.331      ; 5.740      ;
; 1.613  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[4]                             ; clk                                   ; clk         ; -0.500       ; 4.331      ; 5.740      ;
; 1.613  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[5]                             ; clk                                   ; clk         ; -0.500       ; 4.331      ; 5.740      ;
; 1.613  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[6]                             ; clk                                   ; clk         ; -0.500       ; 4.331      ; 5.740      ;
; 1.613  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[7]                             ; clk                                   ; clk         ; -0.500       ; 4.331      ; 5.740      ;
; 1.613  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[8]                             ; clk                                   ; clk         ; -0.500       ; 4.331      ; 5.740      ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'divide_by_n:clock_divider|clk_out_int'                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.872  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.678      ; 2.836      ;
; 0.977  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.556      ; 2.819      ;
; 1.000  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.542      ; 2.828      ;
; 1.165  ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.691      ; 3.142      ;
; 1.242  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.678      ; 3.206      ;
; 1.372  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.678      ; 2.836      ;
; 1.391  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 1.391      ;
; 1.398  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 1.398      ;
; 1.477  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.556      ; 2.819      ;
; 1.495  ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.678      ; 3.173      ;
; 1.499  ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.678      ; 3.177      ;
; 1.500  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.542      ; 2.828      ;
; 1.537  ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.556      ; 3.093      ;
; 1.571  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 1.571      ;
; 1.665  ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.691      ; 3.142      ;
; 1.742  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.678      ; 3.206      ;
; 1.814  ; not_reset                                                                                           ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.691      ; 3.505      ;
; 1.995  ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.678      ; 3.173      ;
; 1.999  ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.678      ; 3.177      ;
; 2.009  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.136      ; 2.145      ;
; 2.037  ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.556      ; 3.093      ;
; 2.053  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 2.053      ;
; 2.117  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 2.117      ;
; 2.314  ; not_reset                                                                                           ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.691      ; 3.505      ;
; 2.514  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.122     ; 2.392      ;
; 2.585  ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.542      ; 4.127      ;
; 2.626  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.136      ; 2.762      ;
; 2.776  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.013     ; 2.763      ;
; 2.780  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 2.780      ;
; 2.792  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.122      ; 2.914      ;
; 2.945  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.014      ; 2.959      ;
; 3.085  ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.542      ; 4.127      ;
; 3.221  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.149      ; 3.370      ;
; 3.238  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.013      ; 3.251      ;
; 3.374  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.013      ; 3.387      ;
; 3.519  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.135      ; 3.654      ;
; 4.328  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -1.416     ; 2.912      ;
; 4.572  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.160     ; 2.912      ;
; 4.797  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -1.359     ; 3.438      ;
; 4.838  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.542      ; 6.380      ;
; 4.869  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.931     ; 3.438      ;
; 4.908  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.556      ; 6.464      ;
; 4.990  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.678      ; 6.668      ;
; 5.325  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.149     ; 5.176      ;
; 5.329  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.678      ; 7.007      ;
; 5.338  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.542      ; 6.380      ;
; 5.395  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.135     ; 5.260      ;
; 5.408  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.556      ; 6.464      ;
; 5.477  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.013     ; 5.464      ;
; 5.490  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.678      ; 6.668      ;
; 5.829  ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.678      ; 7.007      ;
; 6.536  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.136     ; 6.400      ;
; 6.606  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.122     ; 6.484      ;
; 6.672  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.136     ; 6.536      ;
; 6.688  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 6.688      ;
; 6.754  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -3.342     ; 2.912      ;
; 6.817  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.014     ; 6.803      ;
; 6.969  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.122      ; 7.091      ;
; 7.017  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -3.079     ; 3.438      ;
; 7.129  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -4.217     ; 2.912      ;
; 7.705  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -1.565     ; 6.140      ;
; 7.775  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -1.551     ; 6.224      ;
; 7.857  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -1.429     ; 6.428      ;
; 7.949  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.309     ; 6.140      ;
; 8.019  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.295     ; 6.224      ;
; 8.101  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.173     ; 6.428      ;
; 8.174  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -1.508     ; 6.666      ;
; 8.196  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -1.429     ; 6.767      ;
; 8.244  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -1.494     ; 6.750      ;
; 8.246  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.080     ; 6.666      ;
; 8.316  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.066     ; 6.750      ;
; 8.326  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -1.372     ; 6.954      ;
; 8.398  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.944     ; 6.954      ;
; 8.440  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.173     ; 6.767      ;
; 8.665  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -1.372     ; 7.293      ;
; 8.737  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.944     ; 7.293      ;
; 10.131 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -3.491     ; 6.140      ;
; 10.201 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -3.477     ; 6.224      ;
; 10.283 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -3.355     ; 6.428      ;
; 10.394 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -3.228     ; 6.666      ;
; 10.464 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -3.214     ; 6.750      ;
; 10.506 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -4.366     ; 6.140      ;
; 10.546 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -3.092     ; 6.954      ;
; 10.576 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -4.352     ; 6.224      ;
; 10.622 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -3.355     ; 6.767      ;
; 10.658 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -4.230     ; 6.428      ;
; 10.885 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -3.092     ; 7.293      ;
; 10.997 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -4.230     ; 6.767      ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'divide_by_n:clock_divider|clk_out_int'                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                         ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -9.097 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.295      ; 9.350      ;
; -9.080 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -5.876     ; 2.515      ;
; -8.984 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.066      ; 9.361      ;
; -8.981 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -5.647     ; 2.292      ;
; -8.952 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.173      ; 9.083      ;
; -8.885 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -2.011     ; 5.832      ;
; -8.839 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.944      ; 9.094      ;
; -8.816 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.173      ; 8.947      ;
; -8.799 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.309      ; 9.066      ;
; -8.703 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.944      ; 8.958      ;
; -8.686 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.080      ; 9.077      ;
; -8.633 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -5.299     ; 2.292      ;
; -8.560 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -5.356     ; 2.515      ;
; -8.537 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.663     ; 5.832      ;
; -8.488 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -5.784     ; 2.515      ;
; -8.389 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -5.555     ; 2.292      ;
; -8.354 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -5.150     ; 2.515      ;
; -8.341 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.551      ; 9.350      ;
; -8.293 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -1.919     ; 5.832      ;
; -8.255 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -4.921     ; 2.292      ;
; -8.225 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -5.391     ; 2.292      ;
; -8.196 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.429      ; 9.083      ;
; -8.152 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -5.448     ; 2.515      ;
; -8.129 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -1.755     ; 5.832      ;
; -8.091 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -4.757     ; 2.292      ;
; -8.062 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -2.240     ; 5.133      ;
; -8.060 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.429      ; 8.947      ;
; -8.056 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.494      ; 9.361      ;
; -8.043 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.565      ; 9.066      ;
; -8.018 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -4.814     ; 2.515      ;
; -7.946 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -5.242     ; 2.515      ;
; -7.911 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.372      ; 9.094      ;
; -7.847 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -5.013     ; 2.292      ;
; -7.775 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.372      ; 8.958      ;
; -7.758 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.508      ; 9.077      ;
; -7.542 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.720     ; 5.133      ;
; -7.499 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -4.665     ; 2.292      ;
; -7.470 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -2.148     ; 5.133      ;
; -7.426 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -4.722     ; 2.515      ;
; -7.134 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -1.812     ; 5.133      ;
; -7.032 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 2.851      ; 9.127      ;
; -6.940 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 2.851      ; 8.749      ;
; -6.919 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 2.622      ; 9.138      ;
; -6.827 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 2.622      ; 8.760      ;
; -6.776 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 3.107      ; 9.127      ;
; -6.684 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 3.107      ; 8.749      ;
; -6.532 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 2.851      ; 9.127      ;
; -6.491 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 3.050      ; 9.138      ;
; -6.440 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 2.851      ; 8.749      ;
; -6.419 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 2.622      ; 9.138      ;
; -6.399 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 3.050      ; 8.760      ;
; -6.389 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.485      ; 5.832      ;
; -6.327 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 2.622      ; 8.760      ;
; -6.276 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 3.107      ; 9.127      ;
; -6.184 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 3.107      ; 8.749      ;
; -6.145 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.229      ; 5.832      ;
; -5.991 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 3.050      ; 9.138      ;
; -5.899 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 3.050      ; 8.760      ;
; -5.394 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.428      ; 5.133      ;
; -5.322 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 5.133      ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'not_reset'                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                         ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -6.932 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -3.728     ; 2.515      ;
; -6.915 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.477      ; 9.350      ;
; -6.836 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.214      ; 9.361      ;
; -6.799 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -3.465     ; 2.292      ;
; -6.770 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.355      ; 9.083      ;
; -6.703 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.171      ; 5.832      ;
; -6.691 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.092      ; 9.094      ;
; -6.634 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.355      ; 8.947      ;
; -6.617 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.491      ; 9.066      ;
; -6.555 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.092      ; 8.958      ;
; -6.538 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.228      ; 9.077      ;
; -6.340 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 1.000        ; -3.636     ; 2.515      ;
; -6.207 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 1.000        ; -3.373     ; 2.292      ;
; -6.206 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.500        ; -3.002     ; 2.515      ;
; -6.111 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 1.000        ; 0.263      ; 5.832      ;
; -6.073 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.500        ; -2.739     ; 2.292      ;
; -5.914 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -0.092     ; 5.133      ;
; -5.832 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.500        ; -2.498     ; 2.292      ;
; -5.798 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; -3.094     ; 2.515      ;
; -5.736 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.500        ; 1.138      ; 5.832      ;
; -5.665 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; -2.831     ; 2.292      ;
; -5.540 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; 4.352      ; 9.350      ;
; -5.424 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; -2.590     ; 2.292      ;
; -5.395 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; 4.230      ; 9.083      ;
; -5.328 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; 1.046      ; 5.832      ;
; -5.322 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 1.000        ; 0.000      ; 5.133      ;
; -5.290 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -1.956     ; 2.292      ;
; -5.259 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; 4.230      ; 8.947      ;
; -5.242 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; 4.366      ; 9.066      ;
; -4.850 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 5.033      ; 9.127      ;
; -4.771 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 4.770      ; 9.138      ;
; -4.758 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.500        ; 5.033      ; 8.749      ;
; -4.698 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 1.000        ; -1.864     ; 2.292      ;
; -4.679 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.500        ; 4.770      ; 8.760      ;
; -4.350 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; 5.033      ; 9.127      ;
; -4.271 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; 4.770      ; 9.138      ;
; -4.258 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 1.000        ; 5.033      ; 8.749      ;
; -4.179 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 1.000        ; 4.770      ; 8.760      ;
; -3.975 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 5.908      ; 9.127      ;
; -3.963 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; 2.411      ; 5.832      ;
; -3.883 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.500        ; 5.908      ; 8.749      ;
; -3.588 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 3.286      ; 5.832      ;
; -3.475 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; 5.908      ; 9.127      ;
; -3.383 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 1.000        ; 5.908      ; 8.749      ;
; -3.174 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; 2.148      ; 5.133      ;
; 2.666  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[0]                                                          ; not_reset                             ; not_reset   ; 0.500        ; 4.976      ; 2.849      ;
; 2.666  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[2]                                                          ; not_reset                             ; not_reset   ; 0.500        ; 4.976      ; 2.849      ;
; 2.666  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[3]                                                          ; not_reset                             ; not_reset   ; 0.500        ; 4.976      ; 2.849      ;
; 2.666  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[4]                                                          ; not_reset                             ; not_reset   ; 0.500        ; 4.976      ; 2.849      ;
; 2.666  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[5]                                                          ; not_reset                             ; not_reset   ; 0.500        ; 4.976      ; 2.849      ;
; 2.666  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[6]                                                          ; not_reset                             ; not_reset   ; 0.500        ; 4.976      ; 2.849      ;
; 2.666  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[7]                                                          ; not_reset                             ; not_reset   ; 0.500        ; 4.976      ; 2.849      ;
; 2.666  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[8]                                                          ; not_reset                             ; not_reset   ; 0.500        ; 4.976      ; 2.849      ;
; 2.666  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[9]                                                          ; not_reset                             ; not_reset   ; 0.500        ; 4.976      ; 2.849      ;
; 2.666  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[10]                                                         ; not_reset                             ; not_reset   ; 0.500        ; 4.976      ; 2.849      ;
; 2.666  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[11]                                                         ; not_reset                             ; not_reset   ; 0.500        ; 4.976      ; 2.849      ;
; 2.666  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[12]                                                         ; not_reset                             ; not_reset   ; 0.500        ; 4.976      ; 2.849      ;
; 2.666  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[13]                                                         ; not_reset                             ; not_reset   ; 0.500        ; 4.976      ; 2.849      ;
; 2.666  ; not_reset                                                                                           ; divide_by_n:clock_divider|clk_out_int                                                           ; not_reset                             ; not_reset   ; 0.500        ; 4.978      ; 2.851      ;
; 2.666  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[1]                                                          ; not_reset                             ; not_reset   ; 0.500        ; 4.976      ; 2.849      ;
; 3.166  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[0]                                                          ; not_reset                             ; not_reset   ; 1.000        ; 4.976      ; 2.849      ;
; 3.166  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[2]                                                          ; not_reset                             ; not_reset   ; 1.000        ; 4.976      ; 2.849      ;
; 3.166  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[3]                                                          ; not_reset                             ; not_reset   ; 1.000        ; 4.976      ; 2.849      ;
; 3.166  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[4]                                                          ; not_reset                             ; not_reset   ; 1.000        ; 4.976      ; 2.849      ;
; 3.166  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[5]                                                          ; not_reset                             ; not_reset   ; 1.000        ; 4.976      ; 2.849      ;
; 3.166  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[6]                                                          ; not_reset                             ; not_reset   ; 1.000        ; 4.976      ; 2.849      ;
; 3.166  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[7]                                                          ; not_reset                             ; not_reset   ; 1.000        ; 4.976      ; 2.849      ;
; 3.166  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[8]                                                          ; not_reset                             ; not_reset   ; 1.000        ; 4.976      ; 2.849      ;
; 3.166  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[9]                                                          ; not_reset                             ; not_reset   ; 1.000        ; 4.976      ; 2.849      ;
; 3.166  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[10]                                                         ; not_reset                             ; not_reset   ; 1.000        ; 4.976      ; 2.849      ;
; 3.166  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[11]                                                         ; not_reset                             ; not_reset   ; 1.000        ; 4.976      ; 2.849      ;
; 3.166  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[12]                                                         ; not_reset                             ; not_reset   ; 1.000        ; 4.976      ; 2.849      ;
; 3.166  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[13]                                                         ; not_reset                             ; not_reset   ; 1.000        ; 4.976      ; 2.849      ;
; 3.166  ; not_reset                                                                                           ; divide_by_n:clock_divider|clk_out_int                                                           ; not_reset                             ; not_reset   ; 1.000        ; 4.978      ; 2.851      ;
; 3.166  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[1]                                                          ; not_reset                             ; not_reset   ; 1.000        ; 4.976      ; 2.849      ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk'                                                                                                        ;
+-------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.021 ; not_reset ; divide_by_n:clock_divider|prescaler[0]  ; not_reset    ; clk         ; 0.500        ; 4.331      ; 2.849      ;
; 2.021 ; not_reset ; divide_by_n:clock_divider|prescaler[2]  ; not_reset    ; clk         ; 0.500        ; 4.331      ; 2.849      ;
; 2.021 ; not_reset ; divide_by_n:clock_divider|prescaler[3]  ; not_reset    ; clk         ; 0.500        ; 4.331      ; 2.849      ;
; 2.021 ; not_reset ; divide_by_n:clock_divider|prescaler[4]  ; not_reset    ; clk         ; 0.500        ; 4.331      ; 2.849      ;
; 2.021 ; not_reset ; divide_by_n:clock_divider|prescaler[5]  ; not_reset    ; clk         ; 0.500        ; 4.331      ; 2.849      ;
; 2.021 ; not_reset ; divide_by_n:clock_divider|prescaler[6]  ; not_reset    ; clk         ; 0.500        ; 4.331      ; 2.849      ;
; 2.021 ; not_reset ; divide_by_n:clock_divider|prescaler[7]  ; not_reset    ; clk         ; 0.500        ; 4.331      ; 2.849      ;
; 2.021 ; not_reset ; divide_by_n:clock_divider|prescaler[8]  ; not_reset    ; clk         ; 0.500        ; 4.331      ; 2.849      ;
; 2.021 ; not_reset ; divide_by_n:clock_divider|prescaler[9]  ; not_reset    ; clk         ; 0.500        ; 4.331      ; 2.849      ;
; 2.021 ; not_reset ; divide_by_n:clock_divider|prescaler[10] ; not_reset    ; clk         ; 0.500        ; 4.331      ; 2.849      ;
; 2.021 ; not_reset ; divide_by_n:clock_divider|prescaler[11] ; not_reset    ; clk         ; 0.500        ; 4.331      ; 2.849      ;
; 2.021 ; not_reset ; divide_by_n:clock_divider|prescaler[12] ; not_reset    ; clk         ; 0.500        ; 4.331      ; 2.849      ;
; 2.021 ; not_reset ; divide_by_n:clock_divider|prescaler[13] ; not_reset    ; clk         ; 0.500        ; 4.331      ; 2.849      ;
; 2.021 ; not_reset ; divide_by_n:clock_divider|clk_out_int   ; not_reset    ; clk         ; 0.500        ; 4.333      ; 2.851      ;
; 2.021 ; not_reset ; divide_by_n:clock_divider|prescaler[1]  ; not_reset    ; clk         ; 0.500        ; 4.331      ; 2.849      ;
; 2.521 ; not_reset ; divide_by_n:clock_divider|prescaler[0]  ; not_reset    ; clk         ; 1.000        ; 4.331      ; 2.849      ;
; 2.521 ; not_reset ; divide_by_n:clock_divider|prescaler[2]  ; not_reset    ; clk         ; 1.000        ; 4.331      ; 2.849      ;
; 2.521 ; not_reset ; divide_by_n:clock_divider|prescaler[3]  ; not_reset    ; clk         ; 1.000        ; 4.331      ; 2.849      ;
; 2.521 ; not_reset ; divide_by_n:clock_divider|prescaler[4]  ; not_reset    ; clk         ; 1.000        ; 4.331      ; 2.849      ;
; 2.521 ; not_reset ; divide_by_n:clock_divider|prescaler[5]  ; not_reset    ; clk         ; 1.000        ; 4.331      ; 2.849      ;
; 2.521 ; not_reset ; divide_by_n:clock_divider|prescaler[6]  ; not_reset    ; clk         ; 1.000        ; 4.331      ; 2.849      ;
; 2.521 ; not_reset ; divide_by_n:clock_divider|prescaler[7]  ; not_reset    ; clk         ; 1.000        ; 4.331      ; 2.849      ;
; 2.521 ; not_reset ; divide_by_n:clock_divider|prescaler[8]  ; not_reset    ; clk         ; 1.000        ; 4.331      ; 2.849      ;
; 2.521 ; not_reset ; divide_by_n:clock_divider|prescaler[9]  ; not_reset    ; clk         ; 1.000        ; 4.331      ; 2.849      ;
; 2.521 ; not_reset ; divide_by_n:clock_divider|prescaler[10] ; not_reset    ; clk         ; 1.000        ; 4.331      ; 2.849      ;
; 2.521 ; not_reset ; divide_by_n:clock_divider|prescaler[11] ; not_reset    ; clk         ; 1.000        ; 4.331      ; 2.849      ;
; 2.521 ; not_reset ; divide_by_n:clock_divider|prescaler[12] ; not_reset    ; clk         ; 1.000        ; 4.331      ; 2.849      ;
; 2.521 ; not_reset ; divide_by_n:clock_divider|prescaler[13] ; not_reset    ; clk         ; 1.000        ; 4.331      ; 2.849      ;
; 2.521 ; not_reset ; divide_by_n:clock_divider|clk_out_int   ; not_reset    ; clk         ; 1.000        ; 4.333      ; 2.851      ;
; 2.521 ; not_reset ; divide_by_n:clock_divider|prescaler[1]  ; not_reset    ; clk         ; 1.000        ; 4.331      ; 2.849      ;
+-------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'divide_by_n:clock_divider|clk_out_int'                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                         ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -6.077 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 8.498      ; 2.421      ;
; -5.577 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 8.498      ; 2.421      ;
; -5.443 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 7.864      ; 2.421      ;
; -4.995 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 8.498      ; 3.789      ;
; -4.943 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 7.864      ; 2.421      ;
; -4.495 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 8.498      ; 3.789      ;
; -4.361 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 7.864      ; 3.789      ;
; -3.861 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 7.864      ; 3.789      ;
; -3.197 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 6.956      ; 3.759      ;
; -3.180 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 6.820      ; 3.640      ;
; -3.099 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 5.391      ; 2.292      ;
; -3.044 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 6.820      ; 3.776      ;
; -2.899 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 6.942      ; 4.043      ;
; -2.855 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 5.647      ; 2.292      ;
; -2.721 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 5.013      ; 2.292      ;
; -2.190 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 4.862      ; 2.672      ;
; -2.063 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 6.322      ; 3.759      ;
; -2.046 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 6.186      ; 3.640      ;
; -1.965 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 4.757      ; 2.292      ;
; -1.910 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 6.186      ; 3.776      ;
; -1.765 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 6.308      ; 4.043      ;
; -1.690 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 4.862      ; 2.672      ;
; -1.646 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 4.862      ; 3.502      ;
; -1.146 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 4.862      ; 3.502      ;
; -0.673 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 3.465      ; 2.292      ;
; -0.539 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 2.831      ; 2.292      ;
; -0.426 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 3.320      ; 2.894      ;
; -0.409 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 3.184      ; 2.775      ;
; -0.298 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 2.590      ; 2.292      ;
; -0.273 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 3.184      ; 2.911      ;
; -0.128 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 3.306      ; 3.178      ;
; 0.050  ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 2.622      ; 2.672      ;
; 0.131  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 5.448      ; 5.579      ;
; 0.203  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 5.876      ; 5.579      ;
; 0.207  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.812      ; 2.019      ;
; 0.279  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 2.240      ; 2.019      ;
; 0.337  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 5.242      ; 5.579      ;
; 0.550  ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 2.622      ; 2.672      ;
; 0.594  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 2.622      ; 3.502      ;
; 0.760  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.755      ; 2.515      ;
; 0.836  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.956      ; 2.292      ;
; 1.004  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 2.011      ; 2.515      ;
; 1.094  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 2.622      ; 3.502      ;
; 1.265  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 4.814      ; 5.579      ;
; 2.019  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 2.019      ;
; 2.314  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.080      ; 2.894      ;
; 2.331  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.944      ; 2.775      ;
; 2.351  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 3.728      ; 5.579      ;
; 2.427  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.092      ; 2.019      ;
; 2.467  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.944      ; 2.911      ;
; 2.485  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 3.094      ; 5.579      ;
; 2.612  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.066      ; 3.178      ;
; 2.744  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.229     ; 2.515      ;
; 2.947  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.428     ; 2.019      ;
; 3.186  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.171     ; 2.515      ;
; 3.500  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.485     ; 2.515      ;
; 3.561  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -1.046     ; 2.515      ;
; 4.167  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -2.148     ; 2.019      ;
; 4.926  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -2.411     ; 2.515      ;
; 6.301  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -3.286     ; 2.515      ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'not_reset'                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                         ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -5.985 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.000        ; 8.406      ; 2.421      ;
; -5.485 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; -0.500       ; 8.406      ; 2.421      ;
; -5.351 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.000        ; 7.772      ; 2.421      ;
; -4.903 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 8.406      ; 3.789      ;
; -4.851 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; -0.500       ; 7.772      ; 2.421      ;
; -4.403 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 8.406      ; 3.789      ;
; -4.269 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 7.772      ; 3.789      ;
; -3.769 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 7.772      ; 3.789      ;
; -3.263 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 5.555      ; 2.292      ;
; -2.605 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 6.864      ; 3.759      ;
; -2.588 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 6.728      ; 3.640      ;
; -2.507 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 5.299      ; 2.292      ;
; -2.471 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 6.230      ; 3.759      ;
; -2.454 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 6.094      ; 3.640      ;
; -2.452 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 6.728      ; 3.776      ;
; -2.423 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[0]                                                          ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 2.849      ;
; -2.423 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[2]                                                          ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 2.849      ;
; -2.423 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[3]                                                          ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 2.849      ;
; -2.423 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[4]                                                          ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 2.849      ;
; -2.423 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[5]                                                          ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 2.849      ;
; -2.423 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[6]                                                          ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 2.849      ;
; -2.423 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[7]                                                          ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 2.849      ;
; -2.423 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[8]                                                          ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 2.849      ;
; -2.423 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[9]                                                          ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 2.849      ;
; -2.423 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[10]                                                         ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 2.849      ;
; -2.423 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[11]                                                         ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 2.849      ;
; -2.423 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[12]                                                         ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 2.849      ;
; -2.423 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[13]                                                         ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 2.849      ;
; -2.423 ; not_reset                                                                                           ; divide_by_n:clock_divider|clk_out_int                                                           ; not_reset                             ; not_reset   ; 0.000        ; 4.978      ; 2.851      ;
; -2.423 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[1]                                                          ; not_reset                             ; not_reset   ; 0.000        ; 4.976      ; 2.849      ;
; -2.373 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 4.665      ; 2.292      ;
; -2.318 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 6.094      ; 3.776      ;
; -2.307 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 6.850      ; 4.043      ;
; -2.173 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 6.216      ; 4.043      ;
; -2.129 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 4.921      ; 2.292      ;
; -2.098 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.000        ; 4.770      ; 2.672      ;
; -1.923 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[0]                                                          ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 2.849      ;
; -1.923 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[2]                                                          ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 2.849      ;
; -1.923 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[3]                                                          ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 2.849      ;
; -1.923 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[4]                                                          ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 2.849      ;
; -1.923 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[5]                                                          ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 2.849      ;
; -1.923 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[6]                                                          ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 2.849      ;
; -1.923 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[7]                                                          ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 2.849      ;
; -1.923 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[8]                                                          ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 2.849      ;
; -1.923 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[9]                                                          ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 2.849      ;
; -1.923 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[10]                                                         ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 2.849      ;
; -1.923 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[11]                                                         ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 2.849      ;
; -1.923 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[12]                                                         ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 2.849      ;
; -1.923 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[13]                                                         ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 2.849      ;
; -1.923 ; not_reset                                                                                           ; divide_by_n:clock_divider|clk_out_int                                                           ; not_reset                             ; not_reset   ; -0.500       ; 4.978      ; 2.851      ;
; -1.923 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[1]                                                          ; not_reset                             ; not_reset   ; -0.500       ; 4.976      ; 2.849      ;
; -1.598 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; -0.500       ; 4.770      ; 2.672      ;
; -1.554 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 4.770      ; 3.502      ;
; -1.081 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.000        ; 3.373      ; 2.292      ;
; -1.054 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 4.770      ; 3.502      ;
; -0.205 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 5.784      ; 5.579      ;
; -0.129 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.148      ; 2.019      ;
; 0.053  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; -0.500       ; 2.739      ; 2.292      ;
; 0.166  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 3.228      ; 2.894      ;
; 0.183  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 3.092      ; 2.775      ;
; 0.294  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; -0.500       ; 2.498      ; 2.292      ;
; 0.319  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 3.092      ; 2.911      ;
; 0.428  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.000        ; 1.864      ; 2.292      ;
; 0.464  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 3.214      ; 3.178      ;
; 0.596  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 1.919      ; 2.515      ;
; 0.723  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 5.356      ; 5.579      ;
; 0.799  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 1.720      ; 2.019      ;
; 0.857  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 4.722      ; 5.579      ;
; 0.929  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 5.150      ; 5.579      ;
; 1.352  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 1.663      ; 2.515      ;
; 1.943  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.000        ; 3.636      ; 5.579      ;
; 2.019  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.000        ; 0.000      ; 2.019      ;
; 2.778  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.000        ; -0.263     ; 2.515      ;
; 3.077  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; -0.500       ; 3.002      ; 5.579      ;
; 4.153  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; -0.500       ; -1.138     ; 2.515      ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk'                                                                                                          ;
+--------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.778 ; not_reset ; divide_by_n:clock_divider|prescaler[0]  ; not_reset    ; clk         ; 0.000        ; 4.331      ; 2.849      ;
; -1.778 ; not_reset ; divide_by_n:clock_divider|prescaler[2]  ; not_reset    ; clk         ; 0.000        ; 4.331      ; 2.849      ;
; -1.778 ; not_reset ; divide_by_n:clock_divider|prescaler[3]  ; not_reset    ; clk         ; 0.000        ; 4.331      ; 2.849      ;
; -1.778 ; not_reset ; divide_by_n:clock_divider|prescaler[4]  ; not_reset    ; clk         ; 0.000        ; 4.331      ; 2.849      ;
; -1.778 ; not_reset ; divide_by_n:clock_divider|prescaler[5]  ; not_reset    ; clk         ; 0.000        ; 4.331      ; 2.849      ;
; -1.778 ; not_reset ; divide_by_n:clock_divider|prescaler[6]  ; not_reset    ; clk         ; 0.000        ; 4.331      ; 2.849      ;
; -1.778 ; not_reset ; divide_by_n:clock_divider|prescaler[7]  ; not_reset    ; clk         ; 0.000        ; 4.331      ; 2.849      ;
; -1.778 ; not_reset ; divide_by_n:clock_divider|prescaler[8]  ; not_reset    ; clk         ; 0.000        ; 4.331      ; 2.849      ;
; -1.778 ; not_reset ; divide_by_n:clock_divider|prescaler[9]  ; not_reset    ; clk         ; 0.000        ; 4.331      ; 2.849      ;
; -1.778 ; not_reset ; divide_by_n:clock_divider|prescaler[10] ; not_reset    ; clk         ; 0.000        ; 4.331      ; 2.849      ;
; -1.778 ; not_reset ; divide_by_n:clock_divider|prescaler[11] ; not_reset    ; clk         ; 0.000        ; 4.331      ; 2.849      ;
; -1.778 ; not_reset ; divide_by_n:clock_divider|prescaler[12] ; not_reset    ; clk         ; 0.000        ; 4.331      ; 2.849      ;
; -1.778 ; not_reset ; divide_by_n:clock_divider|prescaler[13] ; not_reset    ; clk         ; 0.000        ; 4.331      ; 2.849      ;
; -1.778 ; not_reset ; divide_by_n:clock_divider|clk_out_int   ; not_reset    ; clk         ; 0.000        ; 4.333      ; 2.851      ;
; -1.778 ; not_reset ; divide_by_n:clock_divider|prescaler[1]  ; not_reset    ; clk         ; 0.000        ; 4.331      ; 2.849      ;
; -1.278 ; not_reset ; divide_by_n:clock_divider|prescaler[0]  ; not_reset    ; clk         ; -0.500       ; 4.331      ; 2.849      ;
; -1.278 ; not_reset ; divide_by_n:clock_divider|prescaler[2]  ; not_reset    ; clk         ; -0.500       ; 4.331      ; 2.849      ;
; -1.278 ; not_reset ; divide_by_n:clock_divider|prescaler[3]  ; not_reset    ; clk         ; -0.500       ; 4.331      ; 2.849      ;
; -1.278 ; not_reset ; divide_by_n:clock_divider|prescaler[4]  ; not_reset    ; clk         ; -0.500       ; 4.331      ; 2.849      ;
; -1.278 ; not_reset ; divide_by_n:clock_divider|prescaler[5]  ; not_reset    ; clk         ; -0.500       ; 4.331      ; 2.849      ;
; -1.278 ; not_reset ; divide_by_n:clock_divider|prescaler[6]  ; not_reset    ; clk         ; -0.500       ; 4.331      ; 2.849      ;
; -1.278 ; not_reset ; divide_by_n:clock_divider|prescaler[7]  ; not_reset    ; clk         ; -0.500       ; 4.331      ; 2.849      ;
; -1.278 ; not_reset ; divide_by_n:clock_divider|prescaler[8]  ; not_reset    ; clk         ; -0.500       ; 4.331      ; 2.849      ;
; -1.278 ; not_reset ; divide_by_n:clock_divider|prescaler[9]  ; not_reset    ; clk         ; -0.500       ; 4.331      ; 2.849      ;
; -1.278 ; not_reset ; divide_by_n:clock_divider|prescaler[10] ; not_reset    ; clk         ; -0.500       ; 4.331      ; 2.849      ;
; -1.278 ; not_reset ; divide_by_n:clock_divider|prescaler[11] ; not_reset    ; clk         ; -0.500       ; 4.331      ; 2.849      ;
; -1.278 ; not_reset ; divide_by_n:clock_divider|prescaler[12] ; not_reset    ; clk         ; -0.500       ; 4.331      ; 2.849      ;
; -1.278 ; not_reset ; divide_by_n:clock_divider|prescaler[13] ; not_reset    ; clk         ; -0.500       ; 4.331      ; 2.849      ;
; -1.278 ; not_reset ; divide_by_n:clock_divider|clk_out_int   ; not_reset    ; clk         ; -0.500       ; 4.333      ; 2.851      ;
; -1.278 ; not_reset ; divide_by_n:clock_divider|prescaler[1]  ; not_reset    ; clk         ; -0.500       ; 4.331      ; 2.849      ;
+--------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'divide_by_n:clock_divider|clk_out_int'                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; -4.891 ; -4.891       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ;
; -4.891 ; -4.891       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ;
; -4.891 ; -4.891       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                             ;
; -4.891 ; -4.891       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                             ;
; -4.891 ; -4.891       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|combout                                         ;
; -4.891 ; -4.891       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|combout                                         ;
; -4.513 ; -4.513       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ;
; -4.513 ; -4.513       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ;
; -4.513 ; -4.513       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                             ;
; -4.513 ; -4.513       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                             ;
; -4.513 ; -4.513       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|combout                                         ;
; -4.513 ; -4.513       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|combout                                         ;
; -3.916 ; -3.916       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datab                                           ;
; -3.916 ; -3.916       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datab                                           ;
; -3.916 ; -3.916       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output|combout                                                                   ;
; -3.916 ; -3.916       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output|combout                                                                   ;
; -3.916 ; -3.916       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output|datad                                                                     ;
; -3.916 ; -3.916       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output|datad                                                                     ;
; -3.916 ; -3.916       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output~1|combout                                                                 ;
; -3.916 ; -3.916       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output~1|combout                                                                 ;
; -1.804 ; -1.804       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|combout                                         ;
; -1.804 ; -1.804       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|combout                                         ;
; -1.804 ; -1.804       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datad                                           ;
; -1.804 ; -1.804       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datad                                           ;
; -1.516 ; -1.516       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout                                           ;
; -1.516 ; -1.516       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout                                           ;
; -1.516 ; -1.516       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|dataa                                           ;
; -1.516 ; -1.516       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|dataa                                           ;
; -1.516 ; -1.516       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datab                                           ;
; -1.516 ; -1.516       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datab                                           ;
; -1.516 ; -1.516       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output|combout                                                                   ;
; -1.516 ; -1.516       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output|combout                                                                   ;
; -1.516 ; -1.516       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output|datad                                                                     ;
; -1.516 ; -1.516       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output|datad                                                                     ;
; -1.516 ; -1.516       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|combout                                                                 ;
; -1.516 ; -1.516       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|combout                                                                 ;
; -1.516 ; -1.516       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|datac                                                                   ;
; -1.516 ; -1.516       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|datac                                                                   ;
; -1.312 ; -1.312       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ;
; -1.312 ; -1.312       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ;
; -1.312 ; -1.312       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_1|nand_1|output~1|datac                                             ;
; -1.312 ; -1.312       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_1|nand_1|output~1|datac                                             ;
; -1.312 ; -1.312       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datac                                             ;
; -1.312 ; -1.312       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datac                                             ;
; -1.312 ; -1.312       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout                                           ;
; -1.312 ; -1.312       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout                                           ;
; -1.312 ; -1.312       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|combout                                         ;
; -1.312 ; -1.312       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|combout                                         ;
; -1.312 ; -1.312       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|combout                                         ;
; -1.312 ; -1.312       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|combout                                         ;
; -1.312 ; -1.312       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|dataa                                           ;
; -1.312 ; -1.312       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|dataa                                           ;
; -1.312 ; -1.312       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datad                                           ;
; -1.312 ; -1.312       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datad                                           ;
; -1.312 ; -1.312       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output~1|datac                                                                   ;
; -1.312 ; -1.312       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output~1|datac                                                                   ;
; -1.305 ; -1.305       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|combout                                           ;
; -1.305 ; -1.305       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|combout                                           ;
; -1.305 ; -1.305       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|datac                                           ;
; -1.305 ; -1.305       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|datac                                           ;
; -1.305 ; -1.305       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|datac                                           ;
; -1.305 ; -1.305       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|datac                                           ;
; -1.305 ; -1.305       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|dataa                                                                   ;
; -1.305 ; -1.305       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|dataa                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; clock_divider|clk_out_int|regout                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; clock_divider|clk_out_int|regout                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|and_0|output~0|combout                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|and_0|output~0|combout                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|and_0|output~0|datac                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|and_0|output~0|datac                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_1|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_1|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1|combout                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1|combout                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1|datad                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1|datad                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|combout                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|combout                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|dataa                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|dataa                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|datad                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|datad                                           ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'not_reset'                                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------+
; -2.873 ; -2.873       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ;
; -2.873 ; -2.873       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ;
; -2.873 ; -2.873       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                         ;
; -2.873 ; -2.873       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                         ;
; -2.873 ; -2.873       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|combout                                     ;
; -2.873 ; -2.873       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|combout                                     ;
; -1.790 ; -1.790       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datab                                       ;
; -1.790 ; -1.790       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datab                                       ;
; -1.790 ; -1.790       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; logic_unit_0|and_4|output|combout                                                               ;
; -1.790 ; -1.790       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; logic_unit_0|and_4|output|combout                                                               ;
; -1.790 ; -1.790       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; logic_unit_0|and_4|output|datad                                                                 ;
; -1.790 ; -1.790       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; logic_unit_0|and_4|output|datad                                                                 ;
; -1.790 ; -1.790       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; logic_unit_0|and_4|output~1|combout                                                             ;
; -1.790 ; -1.790       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; logic_unit_0|and_4|output~1|combout                                                             ;
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; not_reset ; Rise       ; not_reset                                                                                       ;
; -1.364 ; -1.364       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ;
; -1.364 ; -1.364       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ;
; -1.364 ; -1.364       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                         ;
; -1.364 ; -1.364       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                         ;
; -1.364 ; -1.364       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|combout                                     ;
; -1.364 ; -1.364       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|combout                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|clk_out_int                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|clk_out_int                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[0]                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[0]                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[10]                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[10]                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[11]                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[11]                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[12]                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[12]                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[13]                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[13]                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[1]                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[1]                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[2]                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[2]                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[3]                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[3]                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[4]                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[4]                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[5]                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[5]                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[6]                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[6]                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[7]                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[7]                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[8]                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[8]                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[9]                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[9]                                                          ;
; 0.259  ; 0.259        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|combout                                     ;
; 0.259  ; 0.259        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|combout                                     ;
; 0.259  ; 0.259        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datad                                       ;
; 0.259  ; 0.259        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datad                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clk_signal|combout                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clk_signal|combout                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; clk_signal|datac                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; clk_signal|datac                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clk_signal~clkctrl|inclk[0]                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clk_signal~clkctrl|inclk[0]                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clk_signal~clkctrl|outclk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clk_signal~clkctrl|outclk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|clk_out_int|clk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|clk_out_int|clk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[0]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[0]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[10]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[10]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[11]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[11]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[12]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[12]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[13]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[13]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[1]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[1]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[2]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[2]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[3]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[3]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[4]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[4]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[5]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[5]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[6]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[6]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[7]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[7]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[8]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[8]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[9]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[9]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|datad                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|datad                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|combout                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|combout                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_1|output~1|datac                                         ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|clk_out_int                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|clk_out_int                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[0]                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[0]                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[10]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[10]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[11]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[11]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[12]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[12]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[13]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[13]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[1]                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[1]                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[2]                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[2]                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[3]                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[3]                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[4]                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[4]                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[5]                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[5]                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[6]                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[6]                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[7]                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[7]                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[8]                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[8]                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[9]                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[9]                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clk_signal|combout                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clk_signal|combout                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_signal|datad                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_signal|datad                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clk_signal~clkctrl|inclk[0]                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clk_signal~clkctrl|inclk[0]                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clk_signal~clkctrl|outclk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clk_signal~clkctrl|outclk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|clk_out_int|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|clk_out_int|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[10]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[10]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[11]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[11]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[12]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[12]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[13]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[13]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[1]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[1]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[2]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[2]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[3]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[3]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[4]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[4]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[5]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[5]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[6]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[6]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[7]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[7]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[8]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[8]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[9]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[9]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; latch_unit_0|ms_jk_2|nand_5|output~1|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; latch_unit_0|ms_jk_2|nand_5|output~1|datac                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port   ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; CLR_RX_FLAG ; clk                                   ; 0.372  ; 0.372  ; Rise       ; clk                                   ;
; clk         ; clk                                   ; 0.736  ; 0.736  ; Rise       ; clk                                   ;
; not_reset   ; clk                                   ; 5.719  ; 5.719  ; Rise       ; clk                                   ;
; RX          ; clk                                   ; 4.718  ; 4.718  ; Fall       ; clk                                   ;
; clk         ; clk                                   ; 4.475  ; 4.475  ; Fall       ; clk                                   ;
; not_reset   ; clk                                   ; 9.838  ; 9.838  ; Fall       ; clk                                   ;
; RX          ; divide_by_n:clock_divider|clk_out_int ; 10.195 ; 10.195 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clk         ; divide_by_n:clock_divider|clk_out_int ; 9.952  ; 9.952  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; not_reset   ; divide_by_n:clock_divider|clk_out_int ; 15.315 ; 15.315 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; CLR_RX_FLAG ; not_reset                             ; -0.273 ; -0.273 ; Rise       ; not_reset                             ;
; clk         ; not_reset                             ; 0.091  ; 0.091  ; Rise       ; not_reset                             ;
; not_reset   ; not_reset                             ; 5.074  ; 5.074  ; Rise       ; not_reset                             ;
; RX          ; not_reset                             ; 4.073  ; 4.073  ; Fall       ; not_reset                             ;
; clk         ; not_reset                             ; 3.830  ; 3.830  ; Fall       ; not_reset                             ;
; not_reset   ; not_reset                             ; 9.193  ; 9.193  ; Fall       ; not_reset                             ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port   ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; CLR_RX_FLAG ; clk                                   ; 1.065  ; 1.065  ; Rise       ; clk                                   ;
; clk         ; clk                                   ; 0.701  ; 0.701  ; Rise       ; clk                                   ;
; not_reset   ; clk                                   ; 1.126  ; 1.126  ; Rise       ; clk                                   ;
; RX          ; clk                                   ; -1.252 ; -1.252 ; Fall       ; clk                                   ;
; clk         ; clk                                   ; -1.113 ; -1.113 ; Fall       ; clk                                   ;
; not_reset   ; clk                                   ; -0.947 ; -0.947 ; Fall       ; clk                                   ;
; RX          ; divide_by_n:clock_divider|clk_out_int ; -2.175 ; -2.175 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clk         ; divide_by_n:clock_divider|clk_out_int ; -4.838 ; -4.838 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; not_reset   ; divide_by_n:clock_divider|clk_out_int ; -1.495 ; -1.495 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; CLR_RX_FLAG ; not_reset                             ; 1.710  ; 1.710  ; Rise       ; not_reset                             ;
; clk         ; not_reset                             ; 1.346  ; 1.346  ; Rise       ; not_reset                             ;
; not_reset   ; not_reset                             ; 1.771  ; 1.771  ; Rise       ; not_reset                             ;
; RX          ; not_reset                             ; -0.607 ; -0.607 ; Fall       ; not_reset                             ;
; clk         ; not_reset                             ; -0.468 ; -0.468 ; Fall       ; not_reset                             ;
; not_reset   ; not_reset                             ; -0.302 ; -0.302 ; Fall       ; not_reset                             ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+----------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port      ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+----------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; RX_FLAG        ; clk                                   ; 8.766  ; 8.766  ; Rise       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 11.912 ; 11.912 ; Rise       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 12.937 ; 12.937 ; Rise       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 11.912 ; 11.912 ; Fall       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 12.937 ; 12.937 ; Fall       ; clk                                   ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ; 4.903  ;        ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 20.238 ; 20.238 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 13.869 ; 13.869 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 21.263 ; 21.263 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 14.183 ; 14.183 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; half_tick_ctrl ; divide_by_n:clock_divider|clk_out_int ; 7.239  ; 7.239  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; tick_ctrl      ; divide_by_n:clock_divider|clk_out_int ; 7.127  ; 7.127  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ;        ; 4.903  ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 19.604 ; 19.604 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 13.235 ; 13.235 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 20.629 ; 20.629 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 13.549 ; 13.549 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; RX_FLAG        ; not_reset                             ; 9.411  ; 9.411  ; Rise       ; not_reset                             ;
; SLOW_CLK_run   ; not_reset                             ; 19.512 ; 19.512 ; Rise       ; not_reset                             ;
; SR_CLK         ; not_reset                             ; 13.143 ; 13.143 ; Rise       ; not_reset                             ;
; clr_ctrl       ; not_reset                             ; 20.537 ; 20.537 ; Rise       ; not_reset                             ;
; end_ctrl       ; not_reset                             ; 13.457 ; 13.457 ; Rise       ; not_reset                             ;
; SLOW_CLK_run   ; not_reset                             ; 20.146 ; 20.146 ; Fall       ; not_reset                             ;
; SR_CLK         ; not_reset                             ; 13.777 ; 13.777 ; Fall       ; not_reset                             ;
; clr_ctrl       ; not_reset                             ; 21.171 ; 21.171 ; Fall       ; not_reset                             ;
; end_ctrl       ; not_reset                             ; 14.091 ; 14.091 ; Fall       ; not_reset                             ;
+----------------+---------------------------------------+--------+--------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+----------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port      ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+----------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; RX_FLAG        ; clk                                   ; 8.766  ; 8.766  ; Rise       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 8.841  ; 8.841  ; Rise       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 9.866  ; 9.866  ; Rise       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 8.841  ; 8.841  ; Fall       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 9.866  ; 9.866  ; Fall       ; clk                                   ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ; 4.903  ;        ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 9.328  ; 9.328  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 5.819  ; 6.582  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 7.200  ; 7.200  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 6.896  ; 6.896  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; half_tick_ctrl ; divide_by_n:clock_divider|clk_out_int ; 7.037  ; 7.037  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; tick_ctrl      ; divide_by_n:clock_divider|clk_out_int ; 6.829  ; 6.829  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ;        ; 4.903  ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 9.360  ; 9.812  ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 6.582  ; 5.819  ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 10.837 ; 10.385 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 6.896  ; 6.896  ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; RX_FLAG        ; not_reset                             ; 9.411  ; 9.411  ; Rise       ; not_reset                             ;
; SLOW_CLK_run   ; not_reset                             ; 8.675  ; 8.675  ; Rise       ; not_reset                             ;
; SR_CLK         ; not_reset                             ; 11.279 ; 11.279 ; Rise       ; not_reset                             ;
; clr_ctrl       ; not_reset                             ; 9.700  ; 9.700  ; Rise       ; not_reset                             ;
; end_ctrl       ; not_reset                             ; 8.722  ; 8.722  ; Rise       ; not_reset                             ;
; SLOW_CLK_run   ; not_reset                             ; 8.675  ; 8.675  ; Fall       ; not_reset                             ;
; SR_CLK         ; not_reset                             ; 10.404 ; 10.404 ; Fall       ; not_reset                             ;
; clr_ctrl       ; not_reset                             ; 9.700  ; 9.700  ; Fall       ; not_reset                             ;
; end_ctrl       ; not_reset                             ; 8.722  ; 8.722  ; Fall       ; not_reset                             ;
+----------------+---------------------------------------+--------+--------+------------+---------------------------------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; RX         ; SLOW_CLK_run ;        ; 12.155 ; 12.155 ;        ;
; RX         ; clr_ctrl     ; 13.180 ;        ;        ; 13.180 ;
+------------+--------------+--------+--------+--------+--------+


+-------------------------------------------------------------+
; Minimum Propagation Delay                                   ;
+------------+--------------+--------+-------+-------+--------+
; Input Port ; Output Port  ; RR     ; RF    ; FR    ; FF     ;
+------------+--------------+--------+-------+-------+--------+
; RX         ; SLOW_CLK_run ;        ; 8.980 ; 8.980 ;        ;
; RX         ; clr_ctrl     ; 10.005 ;       ;       ; 10.005 ;
+------------+--------------+--------+-------+-------+--------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; divide_by_n:clock_divider|clk_out_int ; -5.636 ; -25.152       ;
; clk                                   ; -3.259 ; -50.863       ;
; not_reset                             ; -3.021 ; -47.055       ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; not_reset                             ; -0.847 ; -4.223        ;
; clk                                   ; -0.609 ; -0.639        ;
; divide_by_n:clock_divider|clk_out_int ; 0.289  ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Recovery Summary                                    ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; divide_by_n:clock_divider|clk_out_int ; -2.847 ; -5.545        ;
; not_reset                             ; -2.010 ; -3.867        ;
; clk                                   ; 1.062  ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Removal Summary                                     ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; not_reset                             ; -1.977 ; -16.439       ;
; divide_by_n:clock_divider|clk_out_int ; -1.891 ; -2.497        ;
; clk                                   ; -0.680 ; -10.200       ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; not_reset                             ; -1.380 ; -22.442       ;
; clk                                   ; -1.380 ; -16.380       ;
; divide_by_n:clock_divider|clk_out_int ; -1.307 ; -28.624       ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'divide_by_n:clock_divider|clk_out_int'                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -5.636 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -2.359     ; 3.312      ;
; -5.537 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -2.412     ; 3.088      ;
; -5.410 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -2.358     ; 3.161      ;
; -5.370 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -2.400     ; 3.054      ;
; -5.317 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -2.040     ; 3.312      ;
; -5.315 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.158     ; 4.192      ;
; -5.218 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -2.093     ; 3.088      ;
; -5.216 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.211     ; 3.968      ;
; -5.091 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -2.039     ; 3.161      ;
; -5.089 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.157     ; 4.041      ;
; -5.051 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -2.081     ; 3.054      ;
; -5.050 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -2.273     ; 3.312      ;
; -5.049 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.199     ; 3.934      ;
; -4.951 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -2.326     ; 3.088      ;
; -4.903 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -2.126     ; 3.312      ;
; -4.824 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -2.272     ; 3.161      ;
; -4.804 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -2.179     ; 3.088      ;
; -4.784 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -2.314     ; 3.054      ;
; -4.777 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.053      ; 5.365      ;
; -4.750 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.001     ; 5.284      ;
; -4.729 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -1.072     ; 4.192      ;
; -4.724 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.041      ; 5.300      ;
; -4.710 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 5.245      ;
; -4.709 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.599      ; 5.343      ;
; -4.678 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 5.141      ;
; -4.677 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -2.125     ; 3.161      ;
; -4.651 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.054     ; 5.060      ;
; -4.637 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -2.167     ; 3.054      ;
; -4.630 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -1.125     ; 3.968      ;
; -4.625 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.012     ; 5.076      ;
; -4.623 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.599      ; 5.392      ;
; -4.611 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.053     ; 5.021      ;
; -4.610 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.546      ; 5.119      ;
; -4.551 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.054      ; 5.214      ;
; -4.524 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 5.133      ;
; -4.524 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.546      ; 5.168      ;
; -4.511 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.012      ; 5.107      ;
; -4.503 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -1.071     ; 4.041      ;
; -4.498 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.042      ; 5.149      ;
; -4.484 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.001      ; 5.094      ;
; -4.484 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.042     ; 5.026      ;
; -4.483 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.600      ; 5.192      ;
; -4.478 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -0.321     ; 4.192      ;
; -4.463 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -1.113     ; 3.934      ;
; -4.458 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 5.042      ;
; -4.444 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.041     ; 4.987      ;
; -4.443 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.558      ; 5.085      ;
; -4.397 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.600      ; 5.241      ;
; -4.379 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -0.374     ; 3.968      ;
; -4.357 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.558      ; 5.134      ;
; -4.252 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -0.320     ; 4.041      ;
; -4.212 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -0.362     ; 3.934      ;
; -4.209 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.599      ; 5.343      ;
; -4.123 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.599      ; 5.392      ;
; -4.110 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.546      ; 5.119      ;
; -4.024 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.546      ; 5.168      ;
; -3.983 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.600      ; 5.192      ;
; -3.943 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.558      ; 5.085      ;
; -3.897 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.600      ; 5.241      ;
; -3.857 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.558      ; 5.134      ;
; -3.199 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -2.351     ; 0.954      ;
; -2.929 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.599      ; 3.563      ;
; -2.880 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -2.032     ; 0.954      ;
; -2.878 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.150     ; 1.834      ;
; -2.830 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.546      ; 3.339      ;
; -2.703 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.600      ; 3.412      ;
; -2.663 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.558      ; 3.305      ;
; -2.613 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -2.265     ; 0.954      ;
; -2.477 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.008     ; 3.004      ;
; -2.466 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -2.118     ; 0.954      ;
; -2.429 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.599      ; 3.563      ;
; -2.378 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.061     ; 2.780      ;
; -2.340 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.061      ; 3.007      ;
; -2.330 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.546      ; 3.339      ;
; -2.313 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.007      ; 2.926      ;
; -2.292 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -1.064     ; 1.834      ;
; -2.287 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.049      ; 2.942      ;
; -2.273 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.008      ; 2.887      ;
; -2.272 ; not_reset                                                                                           ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.607      ; 2.985      ;
; -2.251 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.007     ; 2.853      ;
; -2.211 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.049     ; 2.746      ;
; -2.203 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.600      ; 3.412      ;
; -2.186 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.607      ; 3.034      ;
; -2.163 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.558      ; 3.305      ;
; -2.041 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -0.313     ; 1.834      ;
; -1.772 ; not_reset                                                                                           ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.607      ; 2.985      ;
; -1.686 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.607      ; 3.034      ;
; -0.136 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 0.742      ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                 ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -3.259 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.871     ; 2.918      ;
; -3.259 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.871     ; 2.918      ;
; -3.259 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.871     ; 2.918      ;
; -3.259 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.871     ; 2.918      ;
; -3.259 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.871     ; 2.918      ;
; -3.259 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.871     ; 2.918      ;
; -3.259 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.871     ; 2.918      ;
; -3.259 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.871     ; 2.918      ;
; -3.259 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[9]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.871     ; 2.918      ;
; -3.259 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[10] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.871     ; 2.918      ;
; -3.259 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[11] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.871     ; 2.918      ;
; -3.259 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[12] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.871     ; 2.918      ;
; -3.259 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[13] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.871     ; 2.918      ;
; -3.259 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.871     ; 2.918      ;
; -3.213 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|clk_out_int   ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; -0.870     ; 2.873      ;
; -3.112 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]  ; not_reset                             ; clk         ; 0.500        ; -0.724     ; 2.918      ;
; -3.112 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[2]  ; not_reset                             ; clk         ; 0.500        ; -0.724     ; 2.918      ;
; -3.112 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[3]  ; not_reset                             ; clk         ; 0.500        ; -0.724     ; 2.918      ;
; -3.112 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[4]  ; not_reset                             ; clk         ; 0.500        ; -0.724     ; 2.918      ;
; -3.112 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[5]  ; not_reset                             ; clk         ; 0.500        ; -0.724     ; 2.918      ;
; -3.112 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[6]  ; not_reset                             ; clk         ; 0.500        ; -0.724     ; 2.918      ;
; -3.112 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[7]  ; not_reset                             ; clk         ; 0.500        ; -0.724     ; 2.918      ;
; -3.112 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[8]  ; not_reset                             ; clk         ; 0.500        ; -0.724     ; 2.918      ;
; -3.112 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[9]  ; not_reset                             ; clk         ; 0.500        ; -0.724     ; 2.918      ;
; -3.112 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[10] ; not_reset                             ; clk         ; 0.500        ; -0.724     ; 2.918      ;
; -3.112 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[11] ; not_reset                             ; clk         ; 0.500        ; -0.724     ; 2.918      ;
; -3.112 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[12] ; not_reset                             ; clk         ; 0.500        ; -0.724     ; 2.918      ;
; -3.112 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[13] ; not_reset                             ; clk         ; 0.500        ; -0.724     ; 2.918      ;
; -3.112 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]  ; not_reset                             ; clk         ; 0.500        ; -0.724     ; 2.918      ;
; -3.066 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|clk_out_int   ; not_reset                             ; clk         ; 0.500        ; -0.723     ; 2.873      ;
; -2.986 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.455      ; 4.971      ;
; -2.986 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.455      ; 4.971      ;
; -2.986 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.455      ; 4.971      ;
; -2.986 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.455      ; 4.971      ;
; -2.986 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.455      ; 4.971      ;
; -2.986 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.455      ; 4.971      ;
; -2.986 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.455      ; 4.971      ;
; -2.986 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.455      ; 4.971      ;
; -2.986 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[9]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.455      ; 4.971      ;
; -2.986 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[10] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.455      ; 4.971      ;
; -2.986 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[11] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.455      ; 4.971      ;
; -2.986 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[12] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.455      ; 4.971      ;
; -2.986 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[13] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.455      ; 4.971      ;
; -2.986 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.455      ; 4.971      ;
; -2.959 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.401      ; 4.890      ;
; -2.959 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.401      ; 4.890      ;
; -2.959 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.401      ; 4.890      ;
; -2.959 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.401      ; 4.890      ;
; -2.959 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.401      ; 4.890      ;
; -2.959 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.401      ; 4.890      ;
; -2.959 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.401      ; 4.890      ;
; -2.959 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.401      ; 4.890      ;
; -2.959 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[9]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.401      ; 4.890      ;
; -2.959 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[10] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.401      ; 4.890      ;
; -2.959 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[11] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.401      ; 4.890      ;
; -2.959 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[12] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.401      ; 4.890      ;
; -2.959 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[13] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.401      ; 4.890      ;
; -2.959 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.401      ; 4.890      ;
; -2.940 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int   ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.456      ; 4.926      ;
; -2.938 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.330      ; 3.798      ;
; -2.938 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.330      ; 3.798      ;
; -2.938 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.330      ; 3.798      ;
; -2.938 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.330      ; 3.798      ;
; -2.938 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.330      ; 3.798      ;
; -2.938 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.330      ; 3.798      ;
; -2.938 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.330      ; 3.798      ;
; -2.938 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.330      ; 3.798      ;
; -2.938 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[9]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.330      ; 3.798      ;
; -2.938 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[10] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.330      ; 3.798      ;
; -2.938 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[11] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.330      ; 3.798      ;
; -2.938 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[12] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.330      ; 3.798      ;
; -2.938 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[13] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.330      ; 3.798      ;
; -2.938 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 0.330      ; 3.798      ;
; -2.933 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.443      ; 4.906      ;
; -2.933 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.443      ; 4.906      ;
; -2.933 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.443      ; 4.906      ;
; -2.933 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.443      ; 4.906      ;
; -2.933 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.443      ; 4.906      ;
; -2.933 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.443      ; 4.906      ;
; -2.933 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.443      ; 4.906      ;
; -2.933 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.443      ; 4.906      ;
; -2.933 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[9]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.443      ; 4.906      ;
; -2.933 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[10] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.443      ; 4.906      ;
; -2.933 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[11] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.443      ; 4.906      ;
; -2.933 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[12] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.443      ; 4.906      ;
; -2.933 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[13] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.443      ; 4.906      ;
; -2.933 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.443      ; 4.906      ;
; -2.919 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.402      ; 4.851      ;
; -2.919 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.402      ; 4.851      ;
; -2.919 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.402      ; 4.851      ;
; -2.919 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.402      ; 4.851      ;
; -2.919 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.402      ; 4.851      ;
; -2.919 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.402      ; 4.851      ;
; -2.919 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.402      ; 4.851      ;
; -2.919 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.402      ; 4.851      ;
; -2.919 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[9]  ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.402      ; 4.851      ;
; -2.919 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[10] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.402      ; 4.851      ;
; -2.919 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[11] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.402      ; 4.851      ;
; -2.919 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[12] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.402      ; 4.851      ;
; -2.919 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[13] ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.500        ; 1.402      ; 4.851      ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'not_reset'                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                 ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -3.021 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -0.633     ; 2.918      ;
; -3.021 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -0.633     ; 2.918      ;
; -3.021 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -0.633     ; 2.918      ;
; -3.021 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -0.633     ; 2.918      ;
; -3.021 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -0.633     ; 2.918      ;
; -3.021 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -0.633     ; 2.918      ;
; -3.021 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -0.633     ; 2.918      ;
; -3.021 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -0.633     ; 2.918      ;
; -3.021 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[9]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -0.633     ; 2.918      ;
; -3.021 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[10] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -0.633     ; 2.918      ;
; -3.021 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[11] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -0.633     ; 2.918      ;
; -3.021 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[12] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -0.633     ; 2.918      ;
; -3.021 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[13] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -0.633     ; 2.918      ;
; -3.021 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -0.633     ; 2.918      ;
; -2.975 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|clk_out_int   ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -0.632     ; 2.873      ;
; -2.874 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]  ; not_reset                             ; not_reset   ; 0.500        ; -0.486     ; 2.918      ;
; -2.874 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[2]  ; not_reset                             ; not_reset   ; 0.500        ; -0.486     ; 2.918      ;
; -2.874 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[3]  ; not_reset                             ; not_reset   ; 0.500        ; -0.486     ; 2.918      ;
; -2.874 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[4]  ; not_reset                             ; not_reset   ; 0.500        ; -0.486     ; 2.918      ;
; -2.874 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[5]  ; not_reset                             ; not_reset   ; 0.500        ; -0.486     ; 2.918      ;
; -2.874 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[6]  ; not_reset                             ; not_reset   ; 0.500        ; -0.486     ; 2.918      ;
; -2.874 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[7]  ; not_reset                             ; not_reset   ; 0.500        ; -0.486     ; 2.918      ;
; -2.874 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[8]  ; not_reset                             ; not_reset   ; 0.500        ; -0.486     ; 2.918      ;
; -2.874 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[9]  ; not_reset                             ; not_reset   ; 0.500        ; -0.486     ; 2.918      ;
; -2.874 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[10] ; not_reset                             ; not_reset   ; 0.500        ; -0.486     ; 2.918      ;
; -2.874 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[11] ; not_reset                             ; not_reset   ; 0.500        ; -0.486     ; 2.918      ;
; -2.874 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[12] ; not_reset                             ; not_reset   ; 0.500        ; -0.486     ; 2.918      ;
; -2.874 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[13] ; not_reset                             ; not_reset   ; 0.500        ; -0.486     ; 2.918      ;
; -2.874 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]  ; not_reset                             ; not_reset   ; 0.500        ; -0.486     ; 2.918      ;
; -2.828 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|clk_out_int   ; not_reset                             ; not_reset   ; 0.500        ; -0.485     ; 2.873      ;
; -2.748 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.693      ; 4.971      ;
; -2.748 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.693      ; 4.971      ;
; -2.748 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.693      ; 4.971      ;
; -2.748 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.693      ; 4.971      ;
; -2.748 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.693      ; 4.971      ;
; -2.748 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.693      ; 4.971      ;
; -2.748 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.693      ; 4.971      ;
; -2.748 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.693      ; 4.971      ;
; -2.748 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[9]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.693      ; 4.971      ;
; -2.748 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[10] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.693      ; 4.971      ;
; -2.748 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[11] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.693      ; 4.971      ;
; -2.748 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[12] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.693      ; 4.971      ;
; -2.748 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[13] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.693      ; 4.971      ;
; -2.748 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.693      ; 4.971      ;
; -2.721 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.639      ; 4.890      ;
; -2.721 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.639      ; 4.890      ;
; -2.721 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.639      ; 4.890      ;
; -2.721 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.639      ; 4.890      ;
; -2.721 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.639      ; 4.890      ;
; -2.721 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.639      ; 4.890      ;
; -2.721 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.639      ; 4.890      ;
; -2.721 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.639      ; 4.890      ;
; -2.721 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[9]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.639      ; 4.890      ;
; -2.721 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[10] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.639      ; 4.890      ;
; -2.721 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[11] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.639      ; 4.890      ;
; -2.721 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[12] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.639      ; 4.890      ;
; -2.721 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[13] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.639      ; 4.890      ;
; -2.721 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.639      ; 4.890      ;
; -2.702 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int   ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.694      ; 4.926      ;
; -2.700 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.568      ; 3.798      ;
; -2.700 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.568      ; 3.798      ;
; -2.700 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.568      ; 3.798      ;
; -2.700 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.568      ; 3.798      ;
; -2.700 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.568      ; 3.798      ;
; -2.700 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.568      ; 3.798      ;
; -2.700 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.568      ; 3.798      ;
; -2.700 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.568      ; 3.798      ;
; -2.700 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[9]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.568      ; 3.798      ;
; -2.700 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[10] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.568      ; 3.798      ;
; -2.700 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[11] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.568      ; 3.798      ;
; -2.700 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[12] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.568      ; 3.798      ;
; -2.700 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[13] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.568      ; 3.798      ;
; -2.700 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; divide_by_n:clock_divider|prescaler[1]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.568      ; 3.798      ;
; -2.695 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.681      ; 4.906      ;
; -2.695 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.681      ; 4.906      ;
; -2.695 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.681      ; 4.906      ;
; -2.695 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.681      ; 4.906      ;
; -2.695 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.681      ; 4.906      ;
; -2.695 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.681      ; 4.906      ;
; -2.695 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.681      ; 4.906      ;
; -2.695 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.681      ; 4.906      ;
; -2.695 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[9]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.681      ; 4.906      ;
; -2.695 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[10] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.681      ; 4.906      ;
; -2.695 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[11] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.681      ; 4.906      ;
; -2.695 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[12] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.681      ; 4.906      ;
; -2.695 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[13] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.681      ; 4.906      ;
; -2.695 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[1]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.681      ; 4.906      ;
; -2.681 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[0]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.640      ; 4.851      ;
; -2.681 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[2]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.640      ; 4.851      ;
; -2.681 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[3]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.640      ; 4.851      ;
; -2.681 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[4]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.640      ; 4.851      ;
; -2.681 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[5]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.640      ; 4.851      ;
; -2.681 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[6]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.640      ; 4.851      ;
; -2.681 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[7]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.640      ; 4.851      ;
; -2.681 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[8]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.640      ; 4.851      ;
; -2.681 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[9]  ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.640      ; 4.851      ;
; -2.681 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[10] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.640      ; 4.851      ;
; -2.681 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[11] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.640      ; 4.851      ;
; -2.681 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[12] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.640      ; 4.851      ;
; -2.681 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|prescaler[13] ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.640      ; 4.851      ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'not_reset'                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                            ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.847 ; not_reset                                                                                           ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; not_reset                             ; not_reset   ; 0.000        ; 2.167      ; 1.320      ;
; -0.723 ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; clk                                   ; not_reset   ; 0.000        ; 2.167      ; 1.444      ;
; -0.668 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.167      ; 1.634      ;
; -0.391 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 1.568      ; 1.177      ;
; -0.377 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 1.609      ; 1.232      ;
; -0.351 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 1.567      ; 1.216      ;
; -0.347 ; not_reset                                                                                           ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; not_reset                             ; not_reset   ; -0.500       ; 2.167      ; 1.320      ;
; -0.324 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 1.621      ; 1.297      ;
; -0.268 ; not_reset                                                                                           ; divide_by_n:clock_divider|clk_out_int                              ; not_reset                             ; not_reset   ; 0.000        ; 2.240      ; 2.120      ;
; -0.255 ; clk                                                                                                 ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; not_reset   ; 0.000        ; 2.240      ; 2.133      ;
; -0.223 ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; clk                                   ; not_reset   ; -0.500       ; 2.167      ; 1.444      ;
; -0.222 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[0]                             ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 2.165      ;
; -0.222 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[2]                             ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 2.165      ;
; -0.222 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[3]                             ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 2.165      ;
; -0.222 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[4]                             ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 2.165      ;
; -0.222 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[5]                             ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 2.165      ;
; -0.222 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[6]                             ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 2.165      ;
; -0.222 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[7]                             ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 2.165      ;
; -0.222 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[8]                             ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 2.165      ;
; -0.222 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[9]                             ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 2.165      ;
; -0.222 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[10]                            ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 2.165      ;
; -0.222 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[11]                            ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 2.165      ;
; -0.222 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[12]                            ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 2.165      ;
; -0.222 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[13]                            ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 2.165      ;
; -0.222 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[1]                             ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 2.165      ;
; -0.209 ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; not_reset   ; 0.000        ; 2.239      ; 2.178      ;
; -0.209 ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[2]                             ; clk                                   ; not_reset   ; 0.000        ; 2.239      ; 2.178      ;
; -0.209 ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[3]                             ; clk                                   ; not_reset   ; 0.000        ; 2.239      ; 2.178      ;
; -0.209 ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[4]                             ; clk                                   ; not_reset   ; 0.000        ; 2.239      ; 2.178      ;
; -0.209 ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[5]                             ; clk                                   ; not_reset   ; 0.000        ; 2.239      ; 2.178      ;
; -0.209 ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[6]                             ; clk                                   ; not_reset   ; 0.000        ; 2.239      ; 2.178      ;
; -0.209 ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[7]                             ; clk                                   ; not_reset   ; 0.000        ; 2.239      ; 2.178      ;
; -0.209 ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[8]                             ; clk                                   ; not_reset   ; 0.000        ; 2.239      ; 2.178      ;
; -0.209 ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[9]                             ; clk                                   ; not_reset   ; 0.000        ; 2.239      ; 2.178      ;
; -0.209 ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[10]                            ; clk                                   ; not_reset   ; 0.000        ; 2.239      ; 2.178      ;
; -0.209 ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[11]                            ; clk                                   ; not_reset   ; 0.000        ; 2.239      ; 2.178      ;
; -0.209 ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[12]                            ; clk                                   ; not_reset   ; 0.000        ; 2.239      ; 2.178      ;
; -0.209 ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[13]                            ; clk                                   ; not_reset   ; 0.000        ; 2.239      ; 2.178      ;
; -0.209 ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; not_reset   ; 0.000        ; 2.239      ; 2.178      ;
; -0.168 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 2.167      ; 1.634      ;
; -0.161 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.240      ; 2.362      ;
; -0.115 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.239      ; 2.407      ;
; -0.115 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[2]                             ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.239      ; 2.407      ;
; -0.115 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[3]                             ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.239      ; 2.407      ;
; -0.115 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[4]                             ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.239      ; 2.407      ;
; -0.115 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[5]                             ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.239      ; 2.407      ;
; -0.115 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[6]                             ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.239      ; 2.407      ;
; -0.115 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[7]                             ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.239      ; 2.407      ;
; -0.115 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[8]                             ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.239      ; 2.407      ;
; -0.115 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[9]                             ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.239      ; 2.407      ;
; -0.115 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[10]                            ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.239      ; 2.407      ;
; -0.115 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[11]                            ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.239      ; 2.407      ;
; -0.115 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[12]                            ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.239      ; 2.407      ;
; -0.115 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[13]                            ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.239      ; 2.407      ;
; -0.115 ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.239      ; 2.407      ;
; -0.062 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 1.102      ; 1.040      ;
; -0.008 ; divide_by_n:clock_divider|prescaler[13]                                                             ; divide_by_n:clock_divider|prescaler[13]                            ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.378      ;
; 0.100  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.486      ;
; 0.101  ; divide_by_n:clock_divider|prescaler[5]                                                              ; divide_by_n:clock_divider|prescaler[5]                             ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.487      ;
; 0.102  ; divide_by_n:clock_divider|prescaler[7]                                                              ; divide_by_n:clock_divider|prescaler[7]                             ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.488      ;
; 0.103  ; divide_by_n:clock_divider|prescaler[9]                                                              ; divide_by_n:clock_divider|prescaler[9]                             ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.489      ;
; 0.103  ; divide_by_n:clock_divider|prescaler[11]                                                             ; divide_by_n:clock_divider|prescaler[11]                            ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.489      ;
; 0.104  ; divide_by_n:clock_divider|prescaler[12]                                                             ; divide_by_n:clock_divider|prescaler[12]                            ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.490      ;
; 0.105  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 1.108      ; 1.213      ;
; 0.113  ; divide_by_n:clock_divider|prescaler[6]                                                              ; divide_by_n:clock_divider|prescaler[6]                             ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.499      ;
; 0.113  ; divide_by_n:clock_divider|prescaler[8]                                                              ; divide_by_n:clock_divider|prescaler[8]                             ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.499      ;
; 0.113  ; divide_by_n:clock_divider|prescaler[1]                                                              ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.499      ;
; 0.114  ; divide_by_n:clock_divider|prescaler[3]                                                              ; divide_by_n:clock_divider|prescaler[3]                             ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.500      ;
; 0.114  ; divide_by_n:clock_divider|prescaler[4]                                                              ; divide_by_n:clock_divider|prescaler[4]                             ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.500      ;
; 0.114  ; divide_by_n:clock_divider|prescaler[10]                                                             ; divide_by_n:clock_divider|prescaler[10]                            ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.500      ;
; 0.137  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.375      ;
; 0.187  ; divide_by_n:clock_divider|prescaler[2]                                                              ; divide_by_n:clock_divider|prescaler[2]                             ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.573      ;
; 0.230  ; divide_by_n:clock_divider|prescaler[13]                                                             ; divide_by_n:clock_divider|prescaler[13]                            ; not_reset                             ; not_reset   ; 0.000        ; 0.000      ; 0.378      ;
; 0.232  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.618      ;
; 0.232  ; not_reset                                                                                           ; divide_by_n:clock_divider|clk_out_int                              ; not_reset                             ; not_reset   ; -0.500       ; 2.240      ; 2.120      ;
; 0.234  ; divide_by_n:clock_divider|prescaler[7]                                                              ; divide_by_n:clock_divider|prescaler[8]                             ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.620      ;
; 0.235  ; divide_by_n:clock_divider|prescaler[11]                                                             ; divide_by_n:clock_divider|prescaler[12]                            ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.621      ;
; 0.235  ; divide_by_n:clock_divider|prescaler[9]                                                              ; divide_by_n:clock_divider|prescaler[10]                            ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.621      ;
; 0.236  ; divide_by_n:clock_divider|prescaler[12]                                                             ; divide_by_n:clock_divider|prescaler[13]                            ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.622      ;
; 0.245  ; clk                                                                                                 ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; not_reset   ; -0.500       ; 2.240      ; 2.133      ;
; 0.246  ; divide_by_n:clock_divider|prescaler[6]                                                              ; divide_by_n:clock_divider|prescaler[7]                             ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.632      ;
; 0.246  ; divide_by_n:clock_divider|prescaler[8]                                                              ; divide_by_n:clock_divider|prescaler[9]                             ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.632      ;
; 0.246  ; divide_by_n:clock_divider|prescaler[1]                                                              ; divide_by_n:clock_divider|prescaler[2]                             ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.632      ;
; 0.247  ; divide_by_n:clock_divider|prescaler[4]                                                              ; divide_by_n:clock_divider|prescaler[5]                             ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.633      ;
; 0.247  ; divide_by_n:clock_divider|prescaler[10]                                                             ; divide_by_n:clock_divider|prescaler[11]                            ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.633      ;
; 0.247  ; divide_by_n:clock_divider|prescaler[3]                                                              ; divide_by_n:clock_divider|prescaler[4]                             ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.633      ;
; 0.255  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 1.633      ; 1.536      ;
; 0.266  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|prescaler[2]                             ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.652      ;
; 0.268  ; divide_by_n:clock_divider|prescaler[7]                                                              ; divide_by_n:clock_divider|prescaler[9]                             ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.654      ;
; 0.269  ; divide_by_n:clock_divider|prescaler[11]                                                             ; divide_by_n:clock_divider|prescaler[13]                            ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.655      ;
; 0.269  ; divide_by_n:clock_divider|prescaler[9]                                                              ; divide_by_n:clock_divider|prescaler[11]                            ; clk                                   ; not_reset   ; 0.000        ; 0.238      ; 0.655      ;
; 0.278  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[0]                             ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 2.165      ;
; 0.278  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[2]                             ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 2.165      ;
; 0.278  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[3]                             ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 2.165      ;
; 0.278  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[4]                             ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 2.165      ;
; 0.278  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[5]                             ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 2.165      ;
; 0.278  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[6]                             ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 2.165      ;
; 0.278  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[7]                             ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 2.165      ;
; 0.278  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[8]                             ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 2.165      ;
; 0.278  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[9]                             ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 2.165      ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                            ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.609 ; not_reset                                                                                           ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; not_reset                             ; clk         ; 0.000        ; 1.929      ; 1.320      ;
; -0.485 ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; clk                                   ; clk         ; 0.000        ; 1.929      ; 1.444      ;
; -0.430 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 1.929      ; 1.634      ;
; -0.153 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 1.330      ; 1.177      ;
; -0.139 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 1.371      ; 1.232      ;
; -0.113 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 1.329      ; 1.216      ;
; -0.109 ; not_reset                                                                                           ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; not_reset                             ; clk         ; -0.500       ; 1.929      ; 1.320      ;
; -0.086 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 1.383      ; 1.297      ;
; -0.030 ; not_reset                                                                                           ; divide_by_n:clock_divider|clk_out_int                              ; not_reset                             ; clk         ; 0.000        ; 2.002      ; 2.120      ;
; -0.017 ; clk                                                                                                 ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; clk         ; 0.000        ; 2.002      ; 2.133      ;
; 0.015  ; clk                                                                                                 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; clk                                   ; clk         ; -0.500       ; 1.929      ; 1.444      ;
; 0.016  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[0]                             ; not_reset                             ; clk         ; 0.000        ; 2.001      ; 2.165      ;
; 0.016  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[2]                             ; not_reset                             ; clk         ; 0.000        ; 2.001      ; 2.165      ;
; 0.016  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[3]                             ; not_reset                             ; clk         ; 0.000        ; 2.001      ; 2.165      ;
; 0.016  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[4]                             ; not_reset                             ; clk         ; 0.000        ; 2.001      ; 2.165      ;
; 0.016  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[5]                             ; not_reset                             ; clk         ; 0.000        ; 2.001      ; 2.165      ;
; 0.016  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[6]                             ; not_reset                             ; clk         ; 0.000        ; 2.001      ; 2.165      ;
; 0.016  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[7]                             ; not_reset                             ; clk         ; 0.000        ; 2.001      ; 2.165      ;
; 0.016  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[8]                             ; not_reset                             ; clk         ; 0.000        ; 2.001      ; 2.165      ;
; 0.016  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[9]                             ; not_reset                             ; clk         ; 0.000        ; 2.001      ; 2.165      ;
; 0.016  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[10]                            ; not_reset                             ; clk         ; 0.000        ; 2.001      ; 2.165      ;
; 0.016  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[11]                            ; not_reset                             ; clk         ; 0.000        ; 2.001      ; 2.165      ;
; 0.016  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[12]                            ; not_reset                             ; clk         ; 0.000        ; 2.001      ; 2.165      ;
; 0.016  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[13]                            ; not_reset                             ; clk         ; 0.000        ; 2.001      ; 2.165      ;
; 0.016  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[1]                             ; not_reset                             ; clk         ; 0.000        ; 2.001      ; 2.165      ;
; 0.029  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; clk         ; 0.000        ; 2.001      ; 2.178      ;
; 0.029  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[2]                             ; clk                                   ; clk         ; 0.000        ; 2.001      ; 2.178      ;
; 0.029  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[3]                             ; clk                                   ; clk         ; 0.000        ; 2.001      ; 2.178      ;
; 0.029  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[4]                             ; clk                                   ; clk         ; 0.000        ; 2.001      ; 2.178      ;
; 0.029  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[5]                             ; clk                                   ; clk         ; 0.000        ; 2.001      ; 2.178      ;
; 0.029  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[6]                             ; clk                                   ; clk         ; 0.000        ; 2.001      ; 2.178      ;
; 0.029  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[7]                             ; clk                                   ; clk         ; 0.000        ; 2.001      ; 2.178      ;
; 0.029  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[8]                             ; clk                                   ; clk         ; 0.000        ; 2.001      ; 2.178      ;
; 0.029  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[9]                             ; clk                                   ; clk         ; 0.000        ; 2.001      ; 2.178      ;
; 0.029  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[10]                            ; clk                                   ; clk         ; 0.000        ; 2.001      ; 2.178      ;
; 0.029  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[11]                            ; clk                                   ; clk         ; 0.000        ; 2.001      ; 2.178      ;
; 0.029  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[12]                            ; clk                                   ; clk         ; 0.000        ; 2.001      ; 2.178      ;
; 0.029  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[13]                            ; clk                                   ; clk         ; 0.000        ; 2.001      ; 2.178      ;
; 0.029  ; clk                                                                                                 ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; 0.000        ; 2.001      ; 2.178      ;
; 0.070  ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.929      ; 1.634      ;
; 0.077  ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.002      ; 2.362      ;
; 0.123  ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[0]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.001      ; 2.407      ;
; 0.123  ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[2]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.001      ; 2.407      ;
; 0.123  ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[3]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.001      ; 2.407      ;
; 0.123  ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[4]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.001      ; 2.407      ;
; 0.123  ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[5]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.001      ; 2.407      ;
; 0.123  ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[6]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.001      ; 2.407      ;
; 0.123  ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[7]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.001      ; 2.407      ;
; 0.123  ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[8]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.001      ; 2.407      ;
; 0.123  ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[9]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.001      ; 2.407      ;
; 0.123  ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[10]                            ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.001      ; 2.407      ;
; 0.123  ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[11]                            ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.001      ; 2.407      ;
; 0.123  ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[12]                            ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.001      ; 2.407      ;
; 0.123  ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[13]                            ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.001      ; 2.407      ;
; 0.123  ; divide_by_n:clock_divider|clk_out_int                                                               ; divide_by_n:clock_divider|prescaler[1]                             ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 2.001      ; 2.407      ;
; 0.176  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 0.864      ; 1.040      ;
; 0.230  ; divide_by_n:clock_divider|prescaler[13]                                                             ; divide_by_n:clock_divider|prescaler[13]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.378      ;
; 0.338  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|prescaler[0]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.486      ;
; 0.339  ; divide_by_n:clock_divider|prescaler[5]                                                              ; divide_by_n:clock_divider|prescaler[5]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.487      ;
; 0.340  ; divide_by_n:clock_divider|prescaler[7]                                                              ; divide_by_n:clock_divider|prescaler[7]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.488      ;
; 0.341  ; divide_by_n:clock_divider|prescaler[9]                                                              ; divide_by_n:clock_divider|prescaler[9]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.489      ;
; 0.341  ; divide_by_n:clock_divider|prescaler[11]                                                             ; divide_by_n:clock_divider|prescaler[11]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.489      ;
; 0.342  ; divide_by_n:clock_divider|prescaler[12]                                                             ; divide_by_n:clock_divider|prescaler[12]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.490      ;
; 0.343  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; clk         ; 0.000        ; 0.870      ; 1.213      ;
; 0.351  ; divide_by_n:clock_divider|prescaler[6]                                                              ; divide_by_n:clock_divider|prescaler[6]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.499      ;
; 0.351  ; divide_by_n:clock_divider|prescaler[8]                                                              ; divide_by_n:clock_divider|prescaler[8]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.499      ;
; 0.351  ; divide_by_n:clock_divider|prescaler[1]                                                              ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.499      ;
; 0.352  ; divide_by_n:clock_divider|prescaler[3]                                                              ; divide_by_n:clock_divider|prescaler[3]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.500      ;
; 0.352  ; divide_by_n:clock_divider|prescaler[4]                                                              ; divide_by_n:clock_divider|prescaler[4]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.500      ;
; 0.352  ; divide_by_n:clock_divider|prescaler[10]                                                             ; divide_by_n:clock_divider|prescaler[10]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.500      ;
; 0.375  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.375      ;
; 0.425  ; divide_by_n:clock_divider|prescaler[2]                                                              ; divide_by_n:clock_divider|prescaler[2]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.573      ;
; 0.468  ; divide_by_n:clock_divider|prescaler[13]                                                             ; divide_by_n:clock_divider|prescaler[13]                            ; not_reset                             ; clk         ; 0.000        ; -0.238     ; 0.378      ;
; 0.470  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|prescaler[1]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.618      ;
; 0.470  ; not_reset                                                                                           ; divide_by_n:clock_divider|clk_out_int                              ; not_reset                             ; clk         ; -0.500       ; 2.002      ; 2.120      ;
; 0.472  ; divide_by_n:clock_divider|prescaler[7]                                                              ; divide_by_n:clock_divider|prescaler[8]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.620      ;
; 0.473  ; divide_by_n:clock_divider|prescaler[11]                                                             ; divide_by_n:clock_divider|prescaler[12]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.621      ;
; 0.473  ; divide_by_n:clock_divider|prescaler[9]                                                              ; divide_by_n:clock_divider|prescaler[10]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.621      ;
; 0.474  ; divide_by_n:clock_divider|prescaler[12]                                                             ; divide_by_n:clock_divider|prescaler[13]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.622      ;
; 0.483  ; clk                                                                                                 ; divide_by_n:clock_divider|clk_out_int                              ; clk                                   ; clk         ; -0.500       ; 2.002      ; 2.133      ;
; 0.484  ; divide_by_n:clock_divider|prescaler[6]                                                              ; divide_by_n:clock_divider|prescaler[7]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.632      ;
; 0.484  ; divide_by_n:clock_divider|prescaler[8]                                                              ; divide_by_n:clock_divider|prescaler[9]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.632      ;
; 0.484  ; divide_by_n:clock_divider|prescaler[1]                                                              ; divide_by_n:clock_divider|prescaler[2]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.632      ;
; 0.485  ; divide_by_n:clock_divider|prescaler[4]                                                              ; divide_by_n:clock_divider|prescaler[5]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.633      ;
; 0.485  ; divide_by_n:clock_divider|prescaler[10]                                                             ; divide_by_n:clock_divider|prescaler[11]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.633      ;
; 0.485  ; divide_by_n:clock_divider|prescaler[3]                                                              ; divide_by_n:clock_divider|prescaler[4]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.633      ;
; 0.493  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int                              ; divide_by_n:clock_divider|clk_out_int ; clk         ; -0.500       ; 1.395      ; 1.536      ;
; 0.504  ; divide_by_n:clock_divider|prescaler[0]                                                              ; divide_by_n:clock_divider|prescaler[2]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.652      ;
; 0.506  ; divide_by_n:clock_divider|prescaler[7]                                                              ; divide_by_n:clock_divider|prescaler[9]                             ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.654      ;
; 0.507  ; divide_by_n:clock_divider|prescaler[11]                                                             ; divide_by_n:clock_divider|prescaler[13]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.655      ;
; 0.507  ; divide_by_n:clock_divider|prescaler[9]                                                              ; divide_by_n:clock_divider|prescaler[11]                            ; clk                                   ; clk         ; 0.000        ; 0.000      ; 0.655      ;
; 0.516  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[0]                             ; not_reset                             ; clk         ; -0.500       ; 2.001      ; 2.165      ;
; 0.516  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[2]                             ; not_reset                             ; clk         ; -0.500       ; 2.001      ; 2.165      ;
; 0.516  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[3]                             ; not_reset                             ; clk         ; -0.500       ; 2.001      ; 2.165      ;
; 0.516  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[4]                             ; not_reset                             ; clk         ; -0.500       ; 2.001      ; 2.165      ;
; 0.516  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[5]                             ; not_reset                             ; clk         ; -0.500       ; 2.001      ; 2.165      ;
; 0.516  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[6]                             ; not_reset                             ; clk         ; -0.500       ; 2.001      ; 2.165      ;
; 0.516  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[7]                             ; not_reset                             ; clk         ; -0.500       ; 2.001      ; 2.165      ;
; 0.516  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[8]                             ; not_reset                             ; clk         ; -0.500       ; 2.001      ; 2.165      ;
; 0.516  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[9]                             ; not_reset                             ; clk         ; -0.500       ; 2.001      ; 2.165      ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'divide_by_n:clock_divider|clk_out_int'                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.289 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.600      ; 1.024      ;
; 0.315 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.558      ; 1.008      ;
; 0.319 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.546      ; 1.000      ;
; 0.393 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.607      ; 1.135      ;
; 0.409 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.599      ; 1.143      ;
; 0.451 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.451      ;
; 0.451 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.451      ;
; 0.508 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.508      ;
; 0.623 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.600      ; 1.223      ;
; 0.629 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.599      ; 1.228      ;
; 0.653 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.546      ; 1.199      ;
; 0.669 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.042      ; 0.711      ;
; 0.688 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.688      ;
; 0.692 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.692      ;
; 0.789 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.600      ; 1.024      ;
; 0.793 ; not_reset                                                                                           ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.607      ; 1.400      ;
; 0.815 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.558      ; 1.008      ;
; 0.819 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.546      ; 1.000      ;
; 0.829 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.054     ; 0.775      ;
; 0.875 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.041      ; 0.916      ;
; 0.892 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.053      ; 0.945      ;
; 0.893 ; divide_by_n:clock_divider|clk_out_int                                                               ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.607      ; 1.135      ;
; 0.899 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.008     ; 0.891      ;
; 0.901 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.001     ; 0.900      ;
; 0.909 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.599      ; 1.143      ;
; 0.963 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.012     ; 0.951      ;
; 1.023 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.558      ; 1.581      ;
; 1.100 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.008      ; 1.108      ;
; 1.114 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.049      ; 1.163      ;
; 1.123 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.600      ; 1.223      ;
; 1.129 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.599      ; 1.228      ;
; 1.140 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.007      ; 1.147      ;
; 1.153 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.546      ; 1.199      ;
; 1.167 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.061      ; 1.228      ;
; 1.293 ; not_reset                                                                                           ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.607      ; 1.400      ;
; 1.412 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.458     ; 0.954      ;
; 1.523 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.558      ; 1.581      ;
; 1.579 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.452     ; 1.127      ;
; 1.756 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.558      ; 2.314      ;
; 1.766 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.049     ; 1.717      ;
; 1.802 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.546      ; 2.348      ;
; 1.812 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.061     ; 1.751      ;
; 1.821 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.600      ; 2.421      ;
; 1.831 ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.007     ; 1.824      ;
; 1.857 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.403     ; 0.954      ;
; 1.940 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.313     ; 1.127      ;
; 1.942 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.599      ; 2.541      ;
; 2.203 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.041     ; 2.162      ;
; 2.243 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.042     ; 2.201      ;
; 2.249 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.053     ; 2.196      ;
; 2.256 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.558      ; 2.314      ;
; 2.268 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.001      ; 2.269      ;
; 2.270 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.012      ; 2.282      ;
; 2.302 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.546      ; 2.348      ;
; 2.321 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.600      ; 2.421      ;
; 2.335 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.054      ; 2.389      ;
; 2.442 ; clk                                                                                                 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                   ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.599      ; 2.541      ;
; 2.490 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -1.536     ; 0.954      ;
; 2.532 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.507     ; 2.025      ;
; 2.578 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.519     ; 2.059      ;
; 2.597 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.465     ; 2.132      ;
; 2.698 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.244     ; 0.954      ;
; 2.699 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.501     ; 2.198      ;
; 2.718 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.466     ; 2.252      ;
; 2.745 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.513     ; 2.232      ;
; 2.764 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.459     ; 2.305      ;
; 2.777 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_gate:nand_6|output~1                                  ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.150     ; 1.127      ;
; 2.885 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.460     ; 2.425      ;
; 2.977 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.452     ; 2.025      ;
; 3.023 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.464     ; 2.059      ;
; 3.042 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.410     ; 2.132      ;
; 3.060 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.362     ; 2.198      ;
; 3.106 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.374     ; 2.232      ;
; 3.125 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.320     ; 2.305      ;
; 3.163 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.411     ; 2.252      ;
; 3.246 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.321     ; 2.425      ;
; 3.610 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -1.585     ; 2.025      ;
; 3.656 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -1.597     ; 2.059      ;
; 3.675 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -1.543     ; 2.132      ;
; 3.796 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -1.544     ; 2.252      ;
; 3.818 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.293     ; 2.025      ;
; 3.864 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.305     ; 2.059      ;
; 3.883 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.251     ; 2.132      ;
; 3.897 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.199     ; 2.198      ;
; 3.943 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.211     ; 2.232      ;
; 3.962 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.157     ; 2.305      ;
; 4.004 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.252     ; 2.252      ;
; 4.083 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.158     ; 2.425      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'divide_by_n:clock_divider|clk_out_int'                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                         ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -2.847 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.374      ; 3.337      ;
; -2.820 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.320      ; 3.256      ;
; -2.794 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.362      ; 3.272      ;
; -2.780 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.321      ; 3.217      ;
; -2.698 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.464      ; 3.168      ;
; -2.681 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -0.692     ; 1.995      ;
; -2.671 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.410      ; 3.087      ;
; -2.653 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.952     ; 0.817      ;
; -2.651 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.893     ; 0.764      ;
; -2.650 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -0.661     ; 1.995      ;
; -2.645 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.452      ; 3.103      ;
; -2.631 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.411      ; 3.048      ;
; -2.620 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.862     ; 0.764      ;
; -2.600 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.899     ; 0.817      ;
; -2.506 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.805     ; 0.817      ;
; -2.473 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.715     ; 0.764      ;
; -2.332 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.574     ; 0.764      ;
; -2.332 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -0.751     ; 1.697      ;
; -2.281 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -1.580     ; 0.817      ;
; -2.279 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; -0.698     ; 1.697      ;
; -2.239 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -2.038     ; 0.817      ;
; -2.236 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.747     ; 1.995      ;
; -2.212 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.920      ; 3.248      ;
; -2.208 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.513      ; 3.337      ;
; -2.206 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -1.948     ; 0.764      ;
; -2.193 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.920      ; 3.364      ;
; -2.181 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.459      ; 3.256      ;
; -2.155 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.501      ; 3.272      ;
; -2.143 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.519      ; 3.168      ;
; -2.141 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.460      ; 3.217      ;
; -2.130 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.010      ; 3.146      ;
; -2.116 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.465      ; 3.087      ;
; -2.095 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.606     ; 1.995      ;
; -2.090 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.507      ; 3.103      ;
; -2.076 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.466      ; 3.048      ;
; -2.075 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.065      ; 3.146      ;
; -2.073 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.059      ; 3.248      ;
; -2.065 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -1.807     ; 0.764      ;
; -2.054 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.059      ; 3.364      ;
; -2.044 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.010      ; 3.195      ;
; -2.014 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -1.813     ; 0.817      ;
; -1.989 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 1.065      ; 3.195      ;
; -1.920 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -1.719     ; 0.817      ;
; -1.918 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -1.660     ; 0.764      ;
; -1.918 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.837     ; 1.697      ;
; -1.887 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -1.629     ; 0.764      ;
; -1.867 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -1.666     ; 0.817      ;
; -1.844 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.145      ; 1.995      ;
; -1.712 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.920      ; 3.248      ;
; -1.693 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; -0.612     ; 1.697      ;
; -1.693 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.920      ; 3.364      ;
; -1.630 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.010      ; 3.146      ;
; -1.575 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.065      ; 3.146      ;
; -1.573 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.059      ; 3.248      ;
; -1.554 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.059      ; 3.364      ;
; -1.544 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.010      ; 3.195      ;
; -1.489 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 1.065      ; 3.195      ;
; -1.442 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.500        ; 0.139      ; 1.697      ;
; -1.399 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.090      ; 1.995      ;
; -1.081 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 1.000        ; 0.000      ; 1.697      ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'not_reset'                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                         ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -2.010 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.211      ; 3.337      ;
; -1.983 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.157      ; 3.256      ;
; -1.957 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.199      ; 3.272      ;
; -1.943 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.158      ; 3.217      ;
; -1.857 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.305      ; 3.168      ;
; -1.830 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.251      ; 3.087      ;
; -1.816 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -1.115     ; 0.817      ;
; -1.809 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.180      ; 1.995      ;
; -1.804 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.293      ; 3.103      ;
; -1.790 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.252      ; 3.048      ;
; -1.779 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -1.021     ; 0.764      ;
; -1.669 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.500        ; -0.968     ; 0.817      ;
; -1.632 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.500        ; -0.874     ; 0.764      ;
; -1.603 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.500        ; 0.386      ; 1.995      ;
; -1.573 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.500        ; -0.815     ; 0.764      ;
; -1.495 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 0.086      ; 1.697      ;
; -1.402 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 1.000        ; -1.201     ; 0.817      ;
; -1.395 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 1.000        ; 0.094      ; 1.995      ;
; -1.375 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.500        ; 1.757      ; 3.248      ;
; -1.365 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 1.000        ; -1.107     ; 0.764      ;
; -1.356 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.757      ; 3.364      ;
; -1.289 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.500        ; 1.851      ; 3.146      ;
; -1.254 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; -0.496     ; 0.764      ;
; -1.203 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.851      ; 3.195      ;
; -1.083 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; -0.882     ; 0.817      ;
; -1.081 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 1.000        ; 0.000      ; 1.697      ;
; -1.065 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; 1.597      ; 3.168      ;
; -1.046 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; -0.788     ; 0.764      ;
; -1.038 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; 1.543      ; 3.087      ;
; -1.017 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; 0.472      ; 1.995      ;
; -1.012 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; 1.585      ; 3.103      ;
; -0.998 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; 1.544      ; 3.048      ;
; -0.997 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.500        ; 2.143      ; 3.146      ;
; -0.987 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; -0.729     ; 0.764      ;
; -0.911 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 2.143      ; 3.195      ;
; -0.875 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 1.000        ; 1.757      ; 3.248      ;
; -0.856 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; 1.757      ; 3.364      ;
; -0.840 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 1.000        ; -0.582     ; 0.764      ;
; -0.789 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 1.000        ; 1.851      ; 3.146      ;
; -0.766 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.500        ; 1.223      ; 1.995      ;
; -0.703 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; 1.851      ; 3.195      ;
; -0.558 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; 0.931      ; 1.995      ;
; -0.497 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 1.000        ; 2.143      ; 3.146      ;
; -0.411 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; 2.143      ; 3.195      ;
; -0.244 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 1.000        ; 0.837      ; 1.697      ;
; 1.300  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[0]                                                          ; not_reset                             ; not_reset   ; 0.500        ; 2.239      ; 1.469      ;
; 1.300  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[2]                                                          ; not_reset                             ; not_reset   ; 0.500        ; 2.239      ; 1.469      ;
; 1.300  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[3]                                                          ; not_reset                             ; not_reset   ; 0.500        ; 2.239      ; 1.469      ;
; 1.300  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[4]                                                          ; not_reset                             ; not_reset   ; 0.500        ; 2.239      ; 1.469      ;
; 1.300  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[5]                                                          ; not_reset                             ; not_reset   ; 0.500        ; 2.239      ; 1.469      ;
; 1.300  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[6]                                                          ; not_reset                             ; not_reset   ; 0.500        ; 2.239      ; 1.469      ;
; 1.300  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[7]                                                          ; not_reset                             ; not_reset   ; 0.500        ; 2.239      ; 1.469      ;
; 1.300  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[8]                                                          ; not_reset                             ; not_reset   ; 0.500        ; 2.239      ; 1.469      ;
; 1.300  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[9]                                                          ; not_reset                             ; not_reset   ; 0.500        ; 2.239      ; 1.469      ;
; 1.300  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[10]                                                         ; not_reset                             ; not_reset   ; 0.500        ; 2.239      ; 1.469      ;
; 1.300  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[11]                                                         ; not_reset                             ; not_reset   ; 0.500        ; 2.239      ; 1.469      ;
; 1.300  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[12]                                                         ; not_reset                             ; not_reset   ; 0.500        ; 2.239      ; 1.469      ;
; 1.300  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[13]                                                         ; not_reset                             ; not_reset   ; 0.500        ; 2.239      ; 1.469      ;
; 1.300  ; not_reset                                                                                           ; divide_by_n:clock_divider|clk_out_int                                                           ; not_reset                             ; not_reset   ; 0.500        ; 2.240      ; 1.470      ;
; 1.300  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[1]                                                          ; not_reset                             ; not_reset   ; 0.500        ; 2.239      ; 1.469      ;
; 1.800  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[0]                                                          ; not_reset                             ; not_reset   ; 1.000        ; 2.239      ; 1.469      ;
; 1.800  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[2]                                                          ; not_reset                             ; not_reset   ; 1.000        ; 2.239      ; 1.469      ;
; 1.800  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[3]                                                          ; not_reset                             ; not_reset   ; 1.000        ; 2.239      ; 1.469      ;
; 1.800  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[4]                                                          ; not_reset                             ; not_reset   ; 1.000        ; 2.239      ; 1.469      ;
; 1.800  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[5]                                                          ; not_reset                             ; not_reset   ; 1.000        ; 2.239      ; 1.469      ;
; 1.800  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[6]                                                          ; not_reset                             ; not_reset   ; 1.000        ; 2.239      ; 1.469      ;
; 1.800  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[7]                                                          ; not_reset                             ; not_reset   ; 1.000        ; 2.239      ; 1.469      ;
; 1.800  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[8]                                                          ; not_reset                             ; not_reset   ; 1.000        ; 2.239      ; 1.469      ;
; 1.800  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[9]                                                          ; not_reset                             ; not_reset   ; 1.000        ; 2.239      ; 1.469      ;
; 1.800  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[10]                                                         ; not_reset                             ; not_reset   ; 1.000        ; 2.239      ; 1.469      ;
; 1.800  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[11]                                                         ; not_reset                             ; not_reset   ; 1.000        ; 2.239      ; 1.469      ;
; 1.800  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[12]                                                         ; not_reset                             ; not_reset   ; 1.000        ; 2.239      ; 1.469      ;
; 1.800  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[13]                                                         ; not_reset                             ; not_reset   ; 1.000        ; 2.239      ; 1.469      ;
; 1.800  ; not_reset                                                                                           ; divide_by_n:clock_divider|clk_out_int                                                           ; not_reset                             ; not_reset   ; 1.000        ; 2.240      ; 1.470      ;
; 1.800  ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[1]                                                          ; not_reset                             ; not_reset   ; 1.000        ; 2.239      ; 1.469      ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk'                                                                                                        ;
+-------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.062 ; not_reset ; divide_by_n:clock_divider|prescaler[0]  ; not_reset    ; clk         ; 0.500        ; 2.001      ; 1.469      ;
; 1.062 ; not_reset ; divide_by_n:clock_divider|prescaler[2]  ; not_reset    ; clk         ; 0.500        ; 2.001      ; 1.469      ;
; 1.062 ; not_reset ; divide_by_n:clock_divider|prescaler[3]  ; not_reset    ; clk         ; 0.500        ; 2.001      ; 1.469      ;
; 1.062 ; not_reset ; divide_by_n:clock_divider|prescaler[4]  ; not_reset    ; clk         ; 0.500        ; 2.001      ; 1.469      ;
; 1.062 ; not_reset ; divide_by_n:clock_divider|prescaler[5]  ; not_reset    ; clk         ; 0.500        ; 2.001      ; 1.469      ;
; 1.062 ; not_reset ; divide_by_n:clock_divider|prescaler[6]  ; not_reset    ; clk         ; 0.500        ; 2.001      ; 1.469      ;
; 1.062 ; not_reset ; divide_by_n:clock_divider|prescaler[7]  ; not_reset    ; clk         ; 0.500        ; 2.001      ; 1.469      ;
; 1.062 ; not_reset ; divide_by_n:clock_divider|prescaler[8]  ; not_reset    ; clk         ; 0.500        ; 2.001      ; 1.469      ;
; 1.062 ; not_reset ; divide_by_n:clock_divider|prescaler[9]  ; not_reset    ; clk         ; 0.500        ; 2.001      ; 1.469      ;
; 1.062 ; not_reset ; divide_by_n:clock_divider|prescaler[10] ; not_reset    ; clk         ; 0.500        ; 2.001      ; 1.469      ;
; 1.062 ; not_reset ; divide_by_n:clock_divider|prescaler[11] ; not_reset    ; clk         ; 0.500        ; 2.001      ; 1.469      ;
; 1.062 ; not_reset ; divide_by_n:clock_divider|prescaler[12] ; not_reset    ; clk         ; 0.500        ; 2.001      ; 1.469      ;
; 1.062 ; not_reset ; divide_by_n:clock_divider|prescaler[13] ; not_reset    ; clk         ; 0.500        ; 2.001      ; 1.469      ;
; 1.062 ; not_reset ; divide_by_n:clock_divider|clk_out_int   ; not_reset    ; clk         ; 0.500        ; 2.002      ; 1.470      ;
; 1.062 ; not_reset ; divide_by_n:clock_divider|prescaler[1]  ; not_reset    ; clk         ; 0.500        ; 2.001      ; 1.469      ;
; 1.562 ; not_reset ; divide_by_n:clock_divider|prescaler[0]  ; not_reset    ; clk         ; 1.000        ; 2.001      ; 1.469      ;
; 1.562 ; not_reset ; divide_by_n:clock_divider|prescaler[2]  ; not_reset    ; clk         ; 1.000        ; 2.001      ; 1.469      ;
; 1.562 ; not_reset ; divide_by_n:clock_divider|prescaler[3]  ; not_reset    ; clk         ; 1.000        ; 2.001      ; 1.469      ;
; 1.562 ; not_reset ; divide_by_n:clock_divider|prescaler[4]  ; not_reset    ; clk         ; 1.000        ; 2.001      ; 1.469      ;
; 1.562 ; not_reset ; divide_by_n:clock_divider|prescaler[5]  ; not_reset    ; clk         ; 1.000        ; 2.001      ; 1.469      ;
; 1.562 ; not_reset ; divide_by_n:clock_divider|prescaler[6]  ; not_reset    ; clk         ; 1.000        ; 2.001      ; 1.469      ;
; 1.562 ; not_reset ; divide_by_n:clock_divider|prescaler[7]  ; not_reset    ; clk         ; 1.000        ; 2.001      ; 1.469      ;
; 1.562 ; not_reset ; divide_by_n:clock_divider|prescaler[8]  ; not_reset    ; clk         ; 1.000        ; 2.001      ; 1.469      ;
; 1.562 ; not_reset ; divide_by_n:clock_divider|prescaler[9]  ; not_reset    ; clk         ; 1.000        ; 2.001      ; 1.469      ;
; 1.562 ; not_reset ; divide_by_n:clock_divider|prescaler[10] ; not_reset    ; clk         ; 1.000        ; 2.001      ; 1.469      ;
; 1.562 ; not_reset ; divide_by_n:clock_divider|prescaler[11] ; not_reset    ; clk         ; 1.000        ; 2.001      ; 1.469      ;
; 1.562 ; not_reset ; divide_by_n:clock_divider|prescaler[12] ; not_reset    ; clk         ; 1.000        ; 2.001      ; 1.469      ;
; 1.562 ; not_reset ; divide_by_n:clock_divider|prescaler[13] ; not_reset    ; clk         ; 1.000        ; 2.001      ; 1.469      ;
; 1.562 ; not_reset ; divide_by_n:clock_divider|clk_out_int   ; not_reset    ; clk         ; 1.000        ; 2.002      ; 1.470      ;
; 1.562 ; not_reset ; divide_by_n:clock_divider|prescaler[1]  ; not_reset    ; clk         ; 1.000        ; 2.001      ; 1.469      ;
+-------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'not_reset'                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                         ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -1.977 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.000        ; 2.958      ; 0.981      ;
; -1.744 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.000        ; 2.725      ; 0.981      ;
; -1.735 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.958      ; 1.358      ;
; -1.502 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.725      ; 1.358      ;
; -1.477 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; -0.500       ; 2.958      ; 0.981      ;
; -1.244 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; -0.500       ; 2.725      ; 0.981      ;
; -1.235 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 2.958      ; 1.358      ;
; -1.184 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 1.948      ; 0.764      ;
; -1.002 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 2.725      ; 1.358      ;
; -0.918 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[0]                                                          ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 1.469      ;
; -0.918 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[2]                                                          ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 1.469      ;
; -0.918 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[3]                                                          ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 1.469      ;
; -0.918 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[4]                                                          ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 1.469      ;
; -0.918 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[5]                                                          ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 1.469      ;
; -0.918 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[6]                                                          ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 1.469      ;
; -0.918 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[7]                                                          ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 1.469      ;
; -0.918 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[8]                                                          ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 1.469      ;
; -0.918 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[9]                                                          ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 1.469      ;
; -0.918 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[10]                                                         ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 1.469      ;
; -0.918 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[11]                                                         ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 1.469      ;
; -0.918 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[12]                                                         ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 1.469      ;
; -0.918 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[13]                                                         ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 1.469      ;
; -0.918 ; not_reset                                                                                           ; divide_by_n:clock_divider|clk_out_int                                                           ; not_reset                             ; not_reset   ; 0.000        ; 2.240      ; 1.470      ;
; -0.918 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[1]                                                          ; not_reset                             ; not_reset   ; 0.000        ; 2.239      ; 1.469      ;
; -0.896 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 1.660      ; 0.764      ;
; -0.890 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.126      ; 1.236      ;
; -0.876 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.167      ; 1.291      ;
; -0.850 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.125      ; 1.275      ;
; -0.823 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.179      ; 1.356      ;
; -0.692 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.000        ; 1.757      ; 1.065      ;
; -0.645 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 1.757      ; 1.247      ;
; -0.629 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 1.893      ; 0.764      ;
; -0.623 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 2.359      ; 1.236      ;
; -0.609 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 2.400      ; 1.291      ;
; -0.583 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 2.358      ; 1.275      ;
; -0.556 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 2.412      ; 1.356      ;
; -0.451 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 1.715      ; 0.764      ;
; -0.418 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[0]                                                          ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 1.469      ;
; -0.418 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[2]                                                          ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 1.469      ;
; -0.418 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[3]                                                          ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 1.469      ;
; -0.418 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[4]                                                          ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 1.469      ;
; -0.418 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[5]                                                          ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 1.469      ;
; -0.418 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[6]                                                          ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 1.469      ;
; -0.418 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[7]                                                          ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 1.469      ;
; -0.418 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[8]                                                          ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 1.469      ;
; -0.418 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[9]                                                          ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 1.469      ;
; -0.418 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[10]                                                         ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 1.469      ;
; -0.418 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[11]                                                         ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 1.469      ;
; -0.418 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[12]                                                         ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 1.469      ;
; -0.418 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[13]                                                         ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 1.469      ;
; -0.418 ; not_reset                                                                                           ; divide_by_n:clock_divider|clk_out_int                                                           ; not_reset                             ; not_reset   ; -0.500       ; 2.240      ; 1.470      ;
; -0.418 ; not_reset                                                                                           ; divide_by_n:clock_divider|prescaler[1]                                                          ; not_reset                             ; not_reset   ; -0.500       ; 2.239      ; 1.469      ;
; -0.343 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.000        ; 1.107      ; 0.764      ;
; -0.192 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; -0.500       ; 1.757      ; 1.065      ;
; -0.182 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 0.837      ; 0.655      ;
; -0.179 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 2.038      ; 1.859      ;
; -0.145 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 1.757      ; 1.247      ;
; 0.070  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 0.747      ; 0.817      ;
; 0.182  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.000        ; 0.582      ; 0.764      ;
; 0.193  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; 0.000        ; 1.666      ; 1.859      ;
; 0.296  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 1.158      ; 0.954      ;
; 0.310  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 1.199      ; 1.009      ;
; 0.336  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 1.157      ; 0.993      ;
; 0.363  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 1.211      ; 1.074      ;
; 0.390  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; -0.500       ; 0.874      ; 0.764      ;
; 0.449  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; -0.500       ; 0.815      ; 0.764      ;
; 0.457  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 0.698      ; 0.655      ;
; 0.460  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 1.899      ; 1.859      ;
; 0.554  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 1.805      ; 1.859      ;
; 0.625  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; not_reset   ; -0.500       ; 0.692      ; 0.817      ;
; 0.655  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.000        ; 0.000      ; 0.655      ;
; 0.658  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.000        ; 1.201      ; 1.859      ;
; 0.911  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; 0.000        ; -0.094     ; 0.817      ;
; 1.391  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; -0.500       ; 0.968      ; 1.859      ;
; 1.703  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; not_reset   ; -0.500       ; -0.386     ; 0.817      ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'divide_by_n:clock_divider|clk_out_int'                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                         ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -1.891 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 2.872      ; 0.981      ;
; -1.658 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 2.639      ; 0.981      ;
; -1.649 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 2.872      ; 1.358      ;
; -1.416 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 2.639      ; 1.358      ;
; -1.391 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 2.872      ; 0.981      ;
; -1.158 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 2.639      ; 0.981      ;
; -1.149 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 2.872      ; 1.358      ;
; -1.043 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.807      ; 0.764      ;
; -1.037 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 2.273      ; 1.236      ;
; -1.023 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 2.314      ; 1.291      ;
; -0.997 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 2.272      ; 1.275      ;
; -0.970 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 2.326      ; 1.356      ;
; -0.916 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 2.639      ; 1.358      ;
; -0.865 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.629      ; 0.764      ;
; -0.606 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.671      ; 1.065      ;
; -0.598 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.862      ; 0.764      ;
; -0.559 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.671      ; 1.247      ;
; -0.310 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.574      ; 0.764      ;
; -0.304 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 2.040      ; 1.236      ;
; -0.290 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 2.081      ; 1.291      ;
; -0.264 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 2.039      ; 1.275      ;
; -0.237 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 2.093      ; 1.356      ;
; -0.118 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.072      ; 0.954      ;
; -0.106 ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.671      ; 1.065      ;
; -0.104 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.113      ; 1.009      ;
; -0.078 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.071      ; 0.993      ;
; -0.059 ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.671      ; 1.247      ;
; -0.051 ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.125      ; 1.074      ;
; -0.024 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.788      ; 0.764      ;
; 0.035  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.729      ; 0.764      ;
; 0.043  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.612      ; 0.655      ;
; 0.046  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.813      ; 1.859      ;
; 0.140  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 1.719      ; 1.859      ;
; 0.145  ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.920      ; 1.065      ;
; 0.192  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.920      ; 1.247      ;
; 0.211  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.606      ; 0.817      ;
; 0.243  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.021      ; 0.764      ;
; 0.404  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.751      ; 0.655      ;
; 0.407  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.952      ; 1.859      ;
; 0.645  ; not_reset                                                                                           ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.920      ; 1.065      ;
; 0.655  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.655      ;
; 0.656  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.661      ; 0.817      ;
; 0.692  ; divide_by_n:clock_divider|clk_out_int                                                               ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.920      ; 1.247      ;
; 0.768  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.496      ; 0.764      ;
; 0.779  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.580      ; 1.859      ;
; 0.907  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.090     ; 0.817      ;
; 0.977  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; 0.882      ; 1.859      ;
; 1.133  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.321      ; 0.954      ;
; 1.147  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.362      ; 1.009      ;
; 1.173  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.320      ; 0.993      ;
; 1.200  ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 0.374      ; 1.074      ;
; 1.241  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.086     ; 0.655      ;
; 1.244  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; 1.115      ; 1.859      ;
; 1.289  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.472     ; 0.817      ;
; 1.294  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.139     ; 0.655      ;
; 1.462  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.145     ; 0.817      ;
; 1.492  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.837     ; 0.655      ;
; 1.497  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -0.180     ; 0.817      ;
; 1.748  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 0.000        ; -0.931     ; 0.817      ;
; 2.540  ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; -0.500       ; -1.223     ; 0.817      ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk'                                                                                                          ;
+--------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.680 ; not_reset ; divide_by_n:clock_divider|prescaler[0]  ; not_reset    ; clk         ; 0.000        ; 2.001      ; 1.469      ;
; -0.680 ; not_reset ; divide_by_n:clock_divider|prescaler[2]  ; not_reset    ; clk         ; 0.000        ; 2.001      ; 1.469      ;
; -0.680 ; not_reset ; divide_by_n:clock_divider|prescaler[3]  ; not_reset    ; clk         ; 0.000        ; 2.001      ; 1.469      ;
; -0.680 ; not_reset ; divide_by_n:clock_divider|prescaler[4]  ; not_reset    ; clk         ; 0.000        ; 2.001      ; 1.469      ;
; -0.680 ; not_reset ; divide_by_n:clock_divider|prescaler[5]  ; not_reset    ; clk         ; 0.000        ; 2.001      ; 1.469      ;
; -0.680 ; not_reset ; divide_by_n:clock_divider|prescaler[6]  ; not_reset    ; clk         ; 0.000        ; 2.001      ; 1.469      ;
; -0.680 ; not_reset ; divide_by_n:clock_divider|prescaler[7]  ; not_reset    ; clk         ; 0.000        ; 2.001      ; 1.469      ;
; -0.680 ; not_reset ; divide_by_n:clock_divider|prescaler[8]  ; not_reset    ; clk         ; 0.000        ; 2.001      ; 1.469      ;
; -0.680 ; not_reset ; divide_by_n:clock_divider|prescaler[9]  ; not_reset    ; clk         ; 0.000        ; 2.001      ; 1.469      ;
; -0.680 ; not_reset ; divide_by_n:clock_divider|prescaler[10] ; not_reset    ; clk         ; 0.000        ; 2.001      ; 1.469      ;
; -0.680 ; not_reset ; divide_by_n:clock_divider|prescaler[11] ; not_reset    ; clk         ; 0.000        ; 2.001      ; 1.469      ;
; -0.680 ; not_reset ; divide_by_n:clock_divider|prescaler[12] ; not_reset    ; clk         ; 0.000        ; 2.001      ; 1.469      ;
; -0.680 ; not_reset ; divide_by_n:clock_divider|prescaler[13] ; not_reset    ; clk         ; 0.000        ; 2.001      ; 1.469      ;
; -0.680 ; not_reset ; divide_by_n:clock_divider|clk_out_int   ; not_reset    ; clk         ; 0.000        ; 2.002      ; 1.470      ;
; -0.680 ; not_reset ; divide_by_n:clock_divider|prescaler[1]  ; not_reset    ; clk         ; 0.000        ; 2.001      ; 1.469      ;
; -0.180 ; not_reset ; divide_by_n:clock_divider|prescaler[0]  ; not_reset    ; clk         ; -0.500       ; 2.001      ; 1.469      ;
; -0.180 ; not_reset ; divide_by_n:clock_divider|prescaler[2]  ; not_reset    ; clk         ; -0.500       ; 2.001      ; 1.469      ;
; -0.180 ; not_reset ; divide_by_n:clock_divider|prescaler[3]  ; not_reset    ; clk         ; -0.500       ; 2.001      ; 1.469      ;
; -0.180 ; not_reset ; divide_by_n:clock_divider|prescaler[4]  ; not_reset    ; clk         ; -0.500       ; 2.001      ; 1.469      ;
; -0.180 ; not_reset ; divide_by_n:clock_divider|prescaler[5]  ; not_reset    ; clk         ; -0.500       ; 2.001      ; 1.469      ;
; -0.180 ; not_reset ; divide_by_n:clock_divider|prescaler[6]  ; not_reset    ; clk         ; -0.500       ; 2.001      ; 1.469      ;
; -0.180 ; not_reset ; divide_by_n:clock_divider|prescaler[7]  ; not_reset    ; clk         ; -0.500       ; 2.001      ; 1.469      ;
; -0.180 ; not_reset ; divide_by_n:clock_divider|prescaler[8]  ; not_reset    ; clk         ; -0.500       ; 2.001      ; 1.469      ;
; -0.180 ; not_reset ; divide_by_n:clock_divider|prescaler[9]  ; not_reset    ; clk         ; -0.500       ; 2.001      ; 1.469      ;
; -0.180 ; not_reset ; divide_by_n:clock_divider|prescaler[10] ; not_reset    ; clk         ; -0.500       ; 2.001      ; 1.469      ;
; -0.180 ; not_reset ; divide_by_n:clock_divider|prescaler[11] ; not_reset    ; clk         ; -0.500       ; 2.001      ; 1.469      ;
; -0.180 ; not_reset ; divide_by_n:clock_divider|prescaler[12] ; not_reset    ; clk         ; -0.500       ; 2.001      ; 1.469      ;
; -0.180 ; not_reset ; divide_by_n:clock_divider|prescaler[13] ; not_reset    ; clk         ; -0.500       ; 2.001      ; 1.469      ;
; -0.180 ; not_reset ; divide_by_n:clock_divider|clk_out_int   ; not_reset    ; clk         ; -0.500       ; 2.002      ; 1.470      ;
; -0.180 ; not_reset ; divide_by_n:clock_divider|prescaler[1]  ; not_reset    ; clk         ; -0.500       ; 2.001      ; 1.469      ;
+--------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'not_reset'                                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; not_reset ; Rise       ; not_reset                                                                                       ;
; -0.607 ; -0.607       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ;
; -0.607 ; -0.607       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ;
; -0.607 ; -0.607       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                         ;
; -0.607 ; -0.607       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                         ;
; -0.607 ; -0.607       ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|combout                                     ;
; -0.607 ; -0.607       ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|combout                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|clk_out_int                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|clk_out_int                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[0]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[0]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[10]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[10]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[11]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[11]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[12]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[12]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[13]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[13]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[4]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[4]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[5]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[5]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[6]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[6]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[7]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[7]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[8]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[8]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[9]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; not_reset ; Fall       ; divide_by_n:clock_divider|prescaler[9]                                                          ;
; -0.241 ; -0.241       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datab                                       ;
; -0.241 ; -0.241       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datab                                       ;
; -0.241 ; -0.241       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; logic_unit_0|and_4|output|combout                                                               ;
; -0.241 ; -0.241       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; logic_unit_0|and_4|output|combout                                                               ;
; -0.241 ; -0.241       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; logic_unit_0|and_4|output|datad                                                                 ;
; -0.241 ; -0.241       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; logic_unit_0|and_4|output|datad                                                                 ;
; -0.241 ; -0.241       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; logic_unit_0|and_4|output~1|combout                                                             ;
; -0.241 ; -0.241       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; logic_unit_0|and_4|output~1|combout                                                             ;
; -0.082 ; -0.082       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ;
; -0.082 ; -0.082       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 ;
; -0.082 ; -0.082       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                         ;
; -0.082 ; -0.082       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                         ;
; -0.082 ; -0.082       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|combout                                     ;
; -0.082 ; -0.082       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|combout                                     ;
; 0.441  ; 0.441        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|combout                                     ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|combout                                     ;
; 0.441  ; 0.441        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datad                                       ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datad                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clk_signal|combout                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clk_signal|combout                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; clk_signal|datac                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; clk_signal|datac                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clk_signal~clkctrl|inclk[0]                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clk_signal~clkctrl|inclk[0]                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clk_signal~clkctrl|outclk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clk_signal~clkctrl|outclk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|clk_out_int|clk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|clk_out_int|clk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[0]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[0]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[10]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[10]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[11]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[11]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[12]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[12]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[13]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[13]|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[1]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[1]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[2]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[2]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[3]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[3]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[4]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[4]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[5]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[5]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[6]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[6]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[7]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[7]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[8]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[8]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_divider|prescaler[9]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_divider|prescaler[9]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|datad                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|datad                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|combout                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|combout                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_1|output~1|datac                                         ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|clk_out_int                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|clk_out_int                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[0]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[0]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[10]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[10]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[11]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[11]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[12]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[12]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[13]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[13]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[1]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[1]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[2]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[2]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[3]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[3]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[4]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[4]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[5]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[5]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[6]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[6]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[7]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[7]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[8]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[8]                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[9]                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:clock_divider|prescaler[9]                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clk_signal|combout                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clk_signal|combout                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_signal|datad                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_signal|datad                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clk_signal~clkctrl|inclk[0]                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clk_signal~clkctrl|inclk[0]                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clk_signal~clkctrl|outclk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clk_signal~clkctrl|outclk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|clk_out_int|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|clk_out_int|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[10]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[10]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[11]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[11]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[12]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[12]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[13]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[13]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[1]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[1]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[2]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[2]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[3]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[3]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[4]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[4]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[5]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[5]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[6]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[6]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[7]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[7]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[8]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[8]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; clock_divider|prescaler[9]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; clock_divider|prescaler[9]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; latch_unit_0|ms_jk_2|nand_5|output~1|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; latch_unit_0|ms_jk_2|nand_5|output~1|datac                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'divide_by_n:clock_divider|clk_out_int'                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; -1.307 ; -1.307       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ;
; -1.307 ; -1.307       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ;
; -1.307 ; -1.307       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                             ;
; -1.307 ; -1.307       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                             ;
; -1.307 ; -1.307       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|combout                                         ;
; -1.307 ; -1.307       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|combout                                         ;
; -1.129 ; -1.129       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ;
; -1.129 ; -1.129       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1     ;
; -1.129 ; -1.129       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                             ;
; -1.129 ; -1.129       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_1|output~1|datad                                             ;
; -1.129 ; -1.129       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|combout                                         ;
; -1.129 ; -1.129       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|combout                                         ;
; -0.986 ; -0.986       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datab                                           ;
; -0.986 ; -0.986       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datab                                           ;
; -0.986 ; -0.986       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output|combout                                                                   ;
; -0.986 ; -0.986       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output|combout                                                                   ;
; -0.986 ; -0.986       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output|datad                                                                     ;
; -0.986 ; -0.986       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output|datad                                                                     ;
; -0.986 ; -0.986       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output~1|combout                                                                 ;
; -0.986 ; -0.986       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output~1|combout                                                                 ;
; -0.235 ; -0.235       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|combout                                         ;
; -0.235 ; -0.235       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|combout                                         ;
; -0.235 ; -0.235       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datad                                           ;
; -0.235 ; -0.235       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datad                                           ;
; -0.162 ; -0.162       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout                                           ;
; -0.162 ; -0.162       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout                                           ;
; -0.162 ; -0.162       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|dataa                                           ;
; -0.162 ; -0.162       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|dataa                                           ;
; -0.162 ; -0.162       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datab                                           ;
; -0.162 ; -0.162       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datab                                           ;
; -0.162 ; -0.162       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output|combout                                                                   ;
; -0.162 ; -0.162       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output|combout                                                                   ;
; -0.162 ; -0.162       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output|datad                                                                     ;
; -0.162 ; -0.162       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output|datad                                                                     ;
; -0.162 ; -0.162       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|combout                                                                 ;
; -0.162 ; -0.162       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|combout                                                                 ;
; -0.162 ; -0.162       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|datac                                                                   ;
; -0.162 ; -0.162       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|datac                                                                   ;
; -0.112 ; -0.112       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ;
; -0.112 ; -0.112       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ;
; -0.112 ; -0.112       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|combout                                           ;
; -0.112 ; -0.112       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|combout                                           ;
; -0.112 ; -0.112       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_1|nand_1|output~1|datac                                             ;
; -0.112 ; -0.112       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_1|nand_1|output~1|datac                                             ;
; -0.112 ; -0.112       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datac                                             ;
; -0.112 ; -0.112       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datac                                             ;
; -0.112 ; -0.112       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout                                           ;
; -0.112 ; -0.112       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout                                           ;
; -0.112 ; -0.112       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|combout                                         ;
; -0.112 ; -0.112       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|combout                                         ;
; -0.112 ; -0.112       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|datac                                           ;
; -0.112 ; -0.112       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|datac                                           ;
; -0.112 ; -0.112       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|combout                                         ;
; -0.112 ; -0.112       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|combout                                         ;
; -0.112 ; -0.112       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|dataa                                           ;
; -0.112 ; -0.112       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|dataa                                           ;
; -0.112 ; -0.112       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|datac                                           ;
; -0.112 ; -0.112       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~0|datac                                           ;
; -0.112 ; -0.112       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datad                                           ;
; -0.112 ; -0.112       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_3|output~1|datad                                           ;
; -0.112 ; -0.112       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|dataa                                                                   ;
; -0.112 ; -0.112       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; logic_unit_0|and_4|output~1|dataa                                                                   ;
; -0.112 ; -0.112       ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output~1|datac                                                                   ;
; -0.112 ; -0.112       ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; logic_unit_0|and_4|output~1|datac                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; clock_divider|clk_out_int|regout                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; clock_divider|clk_out_int|regout                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Fall       ; counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|and_0|output~0|combout                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|and_0|output~0|combout                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|and_0|output~0|datac                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|and_0|output~0|datac                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_1|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_1|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1|combout                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1|combout                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1|datad                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1|datad                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|datac                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|combout                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|combout                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|dataa                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|dataa                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|datad                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:clock_divider|clk_out_int ; Rise       ; counter_unit_0|counter|ms_jk_ff_3|nand_3_1|output~0|datad                                           ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port   ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; CLR_RX_FLAG ; clk                                   ; -0.183 ; -0.183 ; Rise       ; clk                                   ;
; clk         ; clk                                   ; -0.030 ; -0.030 ; Rise       ; clk                                   ;
; not_reset   ; clk                                   ; 1.597  ; 1.597  ; Rise       ; clk                                   ;
; RX          ; clk                                   ; 1.224  ; 1.224  ; Fall       ; clk                                   ;
; clk         ; clk                                   ; 1.138  ; 1.138  ; Fall       ; clk                                   ;
; not_reset   ; clk                                   ; 2.918  ; 2.918  ; Fall       ; clk                                   ;
; RX          ; divide_by_n:clock_divider|clk_out_int ; 3.515  ; 3.515  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clk         ; divide_by_n:clock_divider|clk_out_int ; 3.429  ; 3.429  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; not_reset   ; divide_by_n:clock_divider|clk_out_int ; 5.209  ; 5.209  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; CLR_RX_FLAG ; not_reset                             ; -0.421 ; -0.421 ; Rise       ; not_reset                             ;
; clk         ; not_reset                             ; -0.268 ; -0.268 ; Rise       ; not_reset                             ;
; not_reset   ; not_reset                             ; 1.359  ; 1.359  ; Rise       ; not_reset                             ;
; RX          ; not_reset                             ; 0.986  ; 0.986  ; Fall       ; not_reset                             ;
; clk         ; not_reset                             ; 0.900  ; 0.900  ; Fall       ; not_reset                             ;
; not_reset   ; not_reset                             ; 2.680  ; 2.680  ; Fall       ; not_reset                             ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port   ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; CLR_RX_FLAG ; clk                                   ; 0.638  ; 0.638  ; Rise       ; clk                                   ;
; clk         ; clk                                   ; 0.485  ; 0.485  ; Rise       ; clk                                   ;
; not_reset   ; clk                                   ; 0.609  ; 0.609  ; Rise       ; clk                                   ;
; RX          ; clk                                   ; -0.016 ; -0.016 ; Fall       ; clk                                   ;
; clk         ; clk                                   ; 0.017  ; 0.017  ; Fall       ; clk                                   ;
; not_reset   ; clk                                   ; 0.030  ; 0.030  ; Fall       ; clk                                   ;
; RX          ; divide_by_n:clock_divider|clk_out_int ; -0.895 ; -0.895 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clk         ; divide_by_n:clock_divider|clk_out_int ; -1.756 ; -1.756 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; not_reset   ; divide_by_n:clock_divider|clk_out_int ; -0.623 ; -0.623 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; CLR_RX_FLAG ; not_reset                             ; 0.876  ; 0.876  ; Rise       ; not_reset                             ;
; clk         ; not_reset                             ; 0.723  ; 0.723  ; Rise       ; not_reset                             ;
; not_reset   ; not_reset                             ; 0.847  ; 0.847  ; Rise       ; not_reset                             ;
; RX          ; not_reset                             ; 0.222  ; 0.222  ; Fall       ; not_reset                             ;
; clk         ; not_reset                             ; 0.255  ; 0.255  ; Fall       ; not_reset                             ;
; not_reset   ; not_reset                             ; 0.268  ; 0.268  ; Fall       ; not_reset                             ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+----------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Data Port      ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+----------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; RX_FLAG        ; clk                                   ; 3.844 ; 3.844 ; Rise       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 4.560 ; 4.560 ; Rise       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 4.971 ; 4.971 ; Rise       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 4.560 ; 4.560 ; Fall       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 4.971 ; 4.971 ; Fall       ; clk                                   ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ; 2.087 ;       ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 7.181 ; 7.181 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 5.062 ; 5.062 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 7.592 ; 7.592 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 5.172 ; 5.172 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; half_tick_ctrl ; divide_by_n:clock_divider|clk_out_int ; 2.876 ; 2.876 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; tick_ctrl      ; divide_by_n:clock_divider|clk_out_int ; 2.790 ; 2.790 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ;       ; 2.087 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 6.948 ; 6.948 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 4.829 ; 4.829 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 7.359 ; 7.359 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 4.939 ; 4.939 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; RX_FLAG        ; not_reset                             ; 4.082 ; 4.082 ; Rise       ; not_reset                             ;
; SLOW_CLK_run   ; not_reset                             ; 7.034 ; 7.034 ; Rise       ; not_reset                             ;
; SR_CLK         ; not_reset                             ; 4.915 ; 4.915 ; Rise       ; not_reset                             ;
; clr_ctrl       ; not_reset                             ; 7.445 ; 7.445 ; Rise       ; not_reset                             ;
; end_ctrl       ; not_reset                             ; 5.025 ; 5.025 ; Rise       ; not_reset                             ;
; SLOW_CLK_run   ; not_reset                             ; 7.267 ; 7.267 ; Fall       ; not_reset                             ;
; SR_CLK         ; not_reset                             ; 5.148 ; 5.148 ; Fall       ; not_reset                             ;
; clr_ctrl       ; not_reset                             ; 7.678 ; 7.678 ; Fall       ; not_reset                             ;
; end_ctrl       ; not_reset                             ; 5.258 ; 5.258 ; Fall       ; not_reset                             ;
+----------------+---------------------------------------+-------+-------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+----------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Data Port      ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+----------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; RX_FLAG        ; clk                                   ; 3.844 ; 3.844 ; Rise       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 3.569 ; 3.569 ; Rise       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 3.980 ; 3.980 ; Rise       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 3.569 ; 3.569 ; Fall       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 3.980 ; 3.980 ; Fall       ; clk                                   ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ; 2.087 ;       ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 3.579 ; 3.579 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 2.420 ; 2.649 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 2.935 ; 2.935 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 2.759 ; 2.759 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; half_tick_ctrl ; divide_by_n:clock_divider|clk_out_int ; 2.792 ; 2.792 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; tick_ctrl      ; divide_by_n:clock_divider|clk_out_int ; 2.723 ; 2.723 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ;       ; 2.087 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 3.663 ; 3.739 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 2.649 ; 2.420 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 4.150 ; 4.074 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 2.759 ; 2.759 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; RX_FLAG        ; not_reset                             ; 4.082 ; 4.082 ; Rise       ; not_reset                             ;
; SLOW_CLK_run   ; not_reset                             ; 3.556 ; 3.556 ; Rise       ; not_reset                             ;
; SR_CLK         ; not_reset                             ; 4.333 ; 4.333 ; Rise       ; not_reset                             ;
; clr_ctrl       ; not_reset                             ; 3.967 ; 3.967 ; Rise       ; not_reset                             ;
; end_ctrl       ; not_reset                             ; 3.516 ; 3.516 ; Rise       ; not_reset                             ;
; SLOW_CLK_run   ; not_reset                             ; 3.556 ; 3.556 ; Fall       ; not_reset                             ;
; SR_CLK         ; not_reset                             ; 4.041 ; 4.041 ; Fall       ; not_reset                             ;
; clr_ctrl       ; not_reset                             ; 3.967 ; 3.967 ; Fall       ; not_reset                             ;
; end_ctrl       ; not_reset                             ; 3.516 ; 3.516 ; Fall       ; not_reset                             ;
+----------------+---------------------------------------+-------+-------+------------+---------------------------------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; RX         ; SLOW_CLK_run ;       ; 4.646 ; 4.646 ;       ;
; RX         ; clr_ctrl     ; 5.057 ;       ;       ; 5.057 ;
+------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; RX         ; SLOW_CLK_run ;       ; 3.602 ; 3.602 ;       ;
; RX         ; clr_ctrl     ; 4.013 ;       ;       ; 4.013 ;
+------------+--------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+----------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                  ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                       ; -17.686  ; -1.771 ; -9.097   ; -6.077  ; -4.891              ;
;  clk                                   ; -12.301  ; -1.126 ; 1.062    ; -1.778  ; -1.631              ;
;  divide_by_n:clock_divider|clk_out_int ; -17.686  ; 0.289  ; -9.097   ; -6.077  ; -4.891              ;
;  not_reset                             ; -11.656  ; -1.771 ; -6.932   ; -5.985  ; -2.873              ;
; Design-wide TNS                        ; -453.362 ; -4.862 ; -32.024  ; -79.365 ; -229.912            ;
;  clk                                   ; -192.129 ; -1.126 ; 0.000    ; -26.670 ; -19.961             ;
;  divide_by_n:clock_divider|clk_out_int ; -79.424  ; 0.000  ; -18.177  ; -8.267  ; -150.248            ;
;  not_reset                             ; -181.809 ; -4.223 ; -13.847  ; -44.428 ; -59.703             ;
+----------------------------------------+----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port   ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; CLR_RX_FLAG ; clk                                   ; 0.372  ; 0.372  ; Rise       ; clk                                   ;
; clk         ; clk                                   ; 0.736  ; 0.736  ; Rise       ; clk                                   ;
; not_reset   ; clk                                   ; 5.719  ; 5.719  ; Rise       ; clk                                   ;
; RX          ; clk                                   ; 4.718  ; 4.718  ; Fall       ; clk                                   ;
; clk         ; clk                                   ; 4.475  ; 4.475  ; Fall       ; clk                                   ;
; not_reset   ; clk                                   ; 9.838  ; 9.838  ; Fall       ; clk                                   ;
; RX          ; divide_by_n:clock_divider|clk_out_int ; 10.195 ; 10.195 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clk         ; divide_by_n:clock_divider|clk_out_int ; 9.952  ; 9.952  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; not_reset   ; divide_by_n:clock_divider|clk_out_int ; 15.315 ; 15.315 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; CLR_RX_FLAG ; not_reset                             ; -0.273 ; -0.273 ; Rise       ; not_reset                             ;
; clk         ; not_reset                             ; 0.091  ; 0.091  ; Rise       ; not_reset                             ;
; not_reset   ; not_reset                             ; 5.074  ; 5.074  ; Rise       ; not_reset                             ;
; RX          ; not_reset                             ; 4.073  ; 4.073  ; Fall       ; not_reset                             ;
; clk         ; not_reset                             ; 3.830  ; 3.830  ; Fall       ; not_reset                             ;
; not_reset   ; not_reset                             ; 9.193  ; 9.193  ; Fall       ; not_reset                             ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port   ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; CLR_RX_FLAG ; clk                                   ; 1.065  ; 1.065  ; Rise       ; clk                                   ;
; clk         ; clk                                   ; 0.701  ; 0.701  ; Rise       ; clk                                   ;
; not_reset   ; clk                                   ; 1.126  ; 1.126  ; Rise       ; clk                                   ;
; RX          ; clk                                   ; -0.016 ; -0.016 ; Fall       ; clk                                   ;
; clk         ; clk                                   ; 0.017  ; 0.017  ; Fall       ; clk                                   ;
; not_reset   ; clk                                   ; 0.030  ; 0.030  ; Fall       ; clk                                   ;
; RX          ; divide_by_n:clock_divider|clk_out_int ; -0.895 ; -0.895 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clk         ; divide_by_n:clock_divider|clk_out_int ; -1.756 ; -1.756 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; not_reset   ; divide_by_n:clock_divider|clk_out_int ; -0.623 ; -0.623 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; CLR_RX_FLAG ; not_reset                             ; 1.710  ; 1.710  ; Rise       ; not_reset                             ;
; clk         ; not_reset                             ; 1.346  ; 1.346  ; Rise       ; not_reset                             ;
; not_reset   ; not_reset                             ; 1.771  ; 1.771  ; Rise       ; not_reset                             ;
; RX          ; not_reset                             ; 0.222  ; 0.222  ; Fall       ; not_reset                             ;
; clk         ; not_reset                             ; 0.255  ; 0.255  ; Fall       ; not_reset                             ;
; not_reset   ; not_reset                             ; 0.268  ; 0.268  ; Fall       ; not_reset                             ;
+-------------+---------------------------------------+--------+--------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+----------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port      ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+----------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; RX_FLAG        ; clk                                   ; 8.766  ; 8.766  ; Rise       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 11.912 ; 11.912 ; Rise       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 12.937 ; 12.937 ; Rise       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 11.912 ; 11.912 ; Fall       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 12.937 ; 12.937 ; Fall       ; clk                                   ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ; 4.903  ;        ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 20.238 ; 20.238 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 13.869 ; 13.869 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 21.263 ; 21.263 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 14.183 ; 14.183 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; half_tick_ctrl ; divide_by_n:clock_divider|clk_out_int ; 7.239  ; 7.239  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; tick_ctrl      ; divide_by_n:clock_divider|clk_out_int ; 7.127  ; 7.127  ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ;        ; 4.903  ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 19.604 ; 19.604 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 13.235 ; 13.235 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 20.629 ; 20.629 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 13.549 ; 13.549 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; RX_FLAG        ; not_reset                             ; 9.411  ; 9.411  ; Rise       ; not_reset                             ;
; SLOW_CLK_run   ; not_reset                             ; 19.512 ; 19.512 ; Rise       ; not_reset                             ;
; SR_CLK         ; not_reset                             ; 13.143 ; 13.143 ; Rise       ; not_reset                             ;
; clr_ctrl       ; not_reset                             ; 20.537 ; 20.537 ; Rise       ; not_reset                             ;
; end_ctrl       ; not_reset                             ; 13.457 ; 13.457 ; Rise       ; not_reset                             ;
; SLOW_CLK_run   ; not_reset                             ; 20.146 ; 20.146 ; Fall       ; not_reset                             ;
; SR_CLK         ; not_reset                             ; 13.777 ; 13.777 ; Fall       ; not_reset                             ;
; clr_ctrl       ; not_reset                             ; 21.171 ; 21.171 ; Fall       ; not_reset                             ;
; end_ctrl       ; not_reset                             ; 14.091 ; 14.091 ; Fall       ; not_reset                             ;
+----------------+---------------------------------------+--------+--------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+----------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Data Port      ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+----------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; RX_FLAG        ; clk                                   ; 3.844 ; 3.844 ; Rise       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 3.569 ; 3.569 ; Rise       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 3.980 ; 3.980 ; Rise       ; clk                                   ;
; SLOW_CLK_run   ; clk                                   ; 3.569 ; 3.569 ; Fall       ; clk                                   ;
; clr_ctrl       ; clk                                   ; 3.980 ; 3.980 ; Fall       ; clk                                   ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ; 2.087 ;       ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 3.579 ; 3.579 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 2.420 ; 2.649 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 2.935 ; 2.935 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 2.759 ; 2.759 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; half_tick_ctrl ; divide_by_n:clock_divider|clk_out_int ; 2.792 ; 2.792 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; tick_ctrl      ; divide_by_n:clock_divider|clk_out_int ; 2.723 ; 2.723 ; Rise       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK       ; divide_by_n:clock_divider|clk_out_int ;       ; 2.087 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SLOW_CLK_run   ; divide_by_n:clock_divider|clk_out_int ; 3.663 ; 3.739 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; SR_CLK         ; divide_by_n:clock_divider|clk_out_int ; 2.649 ; 2.420 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; clr_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 4.150 ; 4.074 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; end_ctrl       ; divide_by_n:clock_divider|clk_out_int ; 2.759 ; 2.759 ; Fall       ; divide_by_n:clock_divider|clk_out_int ;
; RX_FLAG        ; not_reset                             ; 4.082 ; 4.082 ; Rise       ; not_reset                             ;
; SLOW_CLK_run   ; not_reset                             ; 3.556 ; 3.556 ; Rise       ; not_reset                             ;
; SR_CLK         ; not_reset                             ; 4.333 ; 4.333 ; Rise       ; not_reset                             ;
; clr_ctrl       ; not_reset                             ; 3.967 ; 3.967 ; Rise       ; not_reset                             ;
; end_ctrl       ; not_reset                             ; 3.516 ; 3.516 ; Rise       ; not_reset                             ;
; SLOW_CLK_run   ; not_reset                             ; 3.556 ; 3.556 ; Fall       ; not_reset                             ;
; SR_CLK         ; not_reset                             ; 4.041 ; 4.041 ; Fall       ; not_reset                             ;
; clr_ctrl       ; not_reset                             ; 3.967 ; 3.967 ; Fall       ; not_reset                             ;
; end_ctrl       ; not_reset                             ; 3.516 ; 3.516 ; Fall       ; not_reset                             ;
+----------------+---------------------------------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------+
; Progagation Delay                                             ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; RX         ; SLOW_CLK_run ;        ; 12.155 ; 12.155 ;        ;
; RX         ; clr_ctrl     ; 13.180 ;        ;        ; 13.180 ;
+------------+--------------+--------+--------+--------+--------+


+-----------------------------------------------------------+
; Minimum Progagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; RX         ; SLOW_CLK_run ;       ; 3.602 ; 3.602 ;       ;
; RX         ; clr_ctrl     ; 4.013 ;       ;       ; 4.013 ;
+------------+--------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; clk                                   ; clk                                   ; 3        ; 1        ; 15       ; 330      ;
; divide_by_n:clock_divider|clk_out_int ; clk                                   ; 52       ; 12       ; 811      ; 196      ;
; not_reset                             ; clk                                   ; 8        ; 8        ; 90       ; 435      ;
; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 5        ; 5        ; 0        ; 0        ;
; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 366      ; 84       ; 0        ; 0        ;
; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 39       ; 51       ; 0        ; 0        ;
; clk                                   ; not_reset                             ; 3        ; 1        ; 15       ; 330      ;
; divide_by_n:clock_divider|clk_out_int ; not_reset                             ; 52       ; 12       ; 811      ; 196      ;
; not_reset                             ; not_reset                             ; 8        ; 8        ; 90       ; 435      ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; clk                                   ; clk                                   ; 3        ; 1        ; 15       ; 330      ;
; divide_by_n:clock_divider|clk_out_int ; clk                                   ; 52       ; 12       ; 811      ; 196      ;
; not_reset                             ; clk                                   ; 8        ; 8        ; 90       ; 435      ;
; clk                                   ; divide_by_n:clock_divider|clk_out_int ; 5        ; 5        ; 0        ; 0        ;
; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 366      ; 84       ; 0        ; 0        ;
; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 39       ; 51       ; 0        ; 0        ;
; clk                                   ; not_reset                             ; 3        ; 1        ; 15       ; 330      ;
; divide_by_n:clock_divider|clk_out_int ; not_reset                             ; 52       ; 12       ; 811      ; 196      ;
; not_reset                             ; not_reset                             ; 8        ; 8        ; 90       ; 435      ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; not_reset                             ; clk                                   ; 0        ; 0        ; 15       ; 15       ;
; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 252      ; 60       ; 252      ; 60       ;
; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 22       ; 32       ; 22       ; 32       ;
; divide_by_n:clock_divider|clk_out_int ; not_reset                             ; 106      ; 26       ; 179      ; 43       ;
; not_reset                             ; not_reset                             ; 10       ; 14       ; 31       ; 38       ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                         ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; not_reset                             ; clk                                   ; 0        ; 0        ; 15       ; 15       ;
; divide_by_n:clock_divider|clk_out_int ; divide_by_n:clock_divider|clk_out_int ; 252      ; 60       ; 252      ; 60       ;
; not_reset                             ; divide_by_n:clock_divider|clk_out_int ; 22       ; 32       ; 22       ; 32       ;
; divide_by_n:clock_divider|clk_out_int ; not_reset                             ; 106      ; 26       ; 179      ; 43       ;
; not_reset                             ; not_reset                             ; 10       ; 14       ; 31       ; 38       ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 28    ; 28   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 46    ; 46   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Mar 11 15:29:31 2017
Info: Command: quartus_sta tty_input_state_gen_3 -c tty_input_state_gen_3
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tty_input_state_gen_3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name not_reset not_reset
    Info (332105): create_clock -period 1.000 -name divide_by_n:clock_divider|clk_out_int divide_by_n:clock_divider|clk_out_int
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "latch_unit_0|ms_jk_2|nand_1|output~2|combout"
    Warning (332126): Node "latch_unit_0|ms_jk_2|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "counter_unit_0|sub_counter|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "counter_unit_0|sub_counter|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "counter_unit_0|sub_counter|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "counter_unit_0|sub_counter|ms_jk_ff_0|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "counter_unit_0|sub_counter|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "counter_unit_0|sub_counter|ms_jk_ff_1|nand_1|output~2|datac"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "counter_unit_0|sub_counter|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "counter_unit_0|sub_counter|ms_jk_ff_2|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "latch_unit_0|ms_jk_1|nand_3_3|output~2|combout"
    Warning (332126): Node "latch_unit_0|ms_jk_1|nand_3_3|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "counter_unit_0|sub_counter|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "counter_unit_0|sub_counter|ms_jk_ff_3|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 21 nodes
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_5|output~1|combout"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_3_3|output~2|datac"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_3_3|output~2|combout"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_3_3|output~1|datac"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_3_3|output~1|combout"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_3_3|output~2|dataa"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_6|output~1|datac"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_6|output~1|combout"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_5|output~1|datac"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_3_3|output~1|datab"
    Warning (332126): Node "latch_unit_0|or_0|output|datab"
    Warning (332126): Node "latch_unit_0|or_0|output|combout"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_5|output~1|datab"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_3_3|output~1|dataa"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_6|output~1|dataa"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_3_2|output~0|dataa"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_3_2|output~0|combout"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_3_3|output~2|datad"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_5|output~1|datad"
    Warning (332126): Node "latch_unit_0|or_0|output|dataa"
    Warning (332126): Node "latch_unit_0|ms_jk_0|nand_6|output~1|datad"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|dataa"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datab"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1|dataa"
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|datac  to: counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1  from: datac  to: combout
    Info (332098): Cell: counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1  from: datad  to: combout
    Info (332098): From: counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datac  to: counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): Cell: counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1  from: datac  to: combout
    Info (332098): Cell: counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1  from: datac  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -17.686
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.686       -79.424 divide_by_n:clock_divider|clk_out_int 
    Info (332119):   -12.301      -192.129 clk 
    Info (332119):   -11.656      -181.809 not_reset 
Info (332146): Worst-case hold slack is -1.771
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.771        -1.771 not_reset 
    Info (332119):    -1.126        -1.126 clk 
    Info (332119):     0.872         0.000 divide_by_n:clock_divider|clk_out_int 
Info (332146): Worst-case recovery slack is -9.097
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.097       -18.177 divide_by_n:clock_divider|clk_out_int 
    Info (332119):    -6.932       -13.847 not_reset 
    Info (332119):     2.021         0.000 clk 
Info (332146): Worst-case removal slack is -6.077
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.077        -8.267 divide_by_n:clock_divider|clk_out_int 
    Info (332119):    -5.985       -44.428 not_reset 
    Info (332119):    -1.778       -26.670 clk 
Info (332146): Worst-case minimum pulse width slack is -4.891
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.891      -150.248 divide_by_n:clock_divider|clk_out_int 
    Info (332119):    -2.873       -59.703 not_reset 
    Info (332119):    -1.631       -19.961 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: counter_unit_0|counter|ms_jk_ff_0|nand_1|output~1|datac  to: counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: counter_unit_0|counter|ms_jk_ff_0|nand_5|output~1  from: datac  to: combout
    Info (332098): Cell: counter_unit_0|counter|ms_jk_ff_1|nand_5|output~1  from: datad  to: combout
    Info (332098): From: counter_unit_0|counter|ms_jk_ff_2|nand_1|output~1|datac  to: counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): Cell: counter_unit_0|counter|ms_jk_ff_2|nand_5|output~1  from: datac  to: combout
    Info (332098): Cell: counter_unit_0|counter|ms_jk_ff_3|nand_5|output~1  from: datac  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.636
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.636       -25.152 divide_by_n:clock_divider|clk_out_int 
    Info (332119):    -3.259       -50.863 clk 
    Info (332119):    -3.021       -47.055 not_reset 
Info (332146): Worst-case hold slack is -0.847
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.847        -4.223 not_reset 
    Info (332119):    -0.609        -0.639 clk 
    Info (332119):     0.289         0.000 divide_by_n:clock_divider|clk_out_int 
Info (332146): Worst-case recovery slack is -2.847
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.847        -5.545 divide_by_n:clock_divider|clk_out_int 
    Info (332119):    -2.010        -3.867 not_reset 
    Info (332119):     1.062         0.000 clk 
Info (332146): Worst-case removal slack is -1.977
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.977       -16.439 not_reset 
    Info (332119):    -1.891        -2.497 divide_by_n:clock_divider|clk_out_int 
    Info (332119):    -0.680       -10.200 clk 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -22.442 not_reset 
    Info (332119):    -1.380       -16.380 clk 
    Info (332119):    -1.307       -28.624 divide_by_n:clock_divider|clk_out_int 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 598 megabytes
    Info: Processing ended: Sat Mar 11 15:29:33 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


