#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Aug 17 23:20:15 2022
# Process ID: 10512
# Current directory: C:/Users/hikar/Desktop/lab2/project_lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15124 C:\Users\hikar\Desktop\lab2\project_lab_1\project_lab_1.xpr
# Log file: C:/Users/hikar/Desktop/lab2/project_lab_1/vivado.log
# Journal file: C:/Users/hikar/Desktop/lab2/project_lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hikar/Desktop/lab2/project_lab_1/project_lab_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/GATEWAY/Desktop/project_lab_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Lab_6
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 803.816 ; gain = 65.406
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab_6' [C:/Users/hikar/Desktop/lab2/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd:50]
WARNING: [Synth 8-3848] Net Cout in module/entity Lab_6 does not have driver. [C:/Users/hikar/Desktop/lab2/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Lab_6' (1#1) [C:/Users/hikar/Desktop/lab2/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd:50]
WARNING: [Synth 8-3331] design Lab_6 has unconnected port Cout
WARNING: [Synth 8-3331] design Lab_6 has unconnected port Cin1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 852.508 ; gain = 114.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 852.508 ; gain = 114.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 852.508 ; gain = 114.098
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1168.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1252.582 ; gain = 514.172
6 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1252.582 ; gain = 514.172
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Aug 17 23:58:09 2022] Launched synth_1...
Run output will be captured here: C:/Users/hikar/Desktop/lab2/project_lab_1/project_lab_1.runs/synth_1/runme.log
[Wed Aug 17 23:58:09 2022] Launched impl_1...
Run output will be captured here: C:/Users/hikar/Desktop/lab2/project_lab_1/project_lab_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1252.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab_6' [C:/Users/hikar/Desktop/lab2/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd:50]
WARNING: [Synth 8-3848] Net S2 in module/entity Lab_6 does not have driver. [C:/Users/hikar/Desktop/lab2/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Lab_6' (1#1) [C:/Users/hikar/Desktop/lab2/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd:50]
WARNING: [Synth 8-3331] design Lab_6 has unconnected port S2
WARNING: [Synth 8-3331] design Lab_6 has unconnected port Cin1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1261.633 ; gain = 9.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1261.633 ; gain = 9.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1261.633 ; gain = 9.051
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1261.633 ; gain = 9.051
create_bd_design "design_1"
Wrote  : <C:\Users\hikar\Desktop\lab2\project_lab_1\project_lab_1.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1335.238 ; gain = 68.477
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/hikar/Desktop/lab2/project_lab_1/project_lab_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/hikar/Desktop/lab2/project_lab_1/project_lab_1.srcs/sources_1/bd/design_1/design_1.bd
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 18 00:53:45 2022...
