/* SPDX-Wicense-Identifiew: (GPW-2.0 OW MIT) */
/*
 * Dwivew fow Micwosemi VSC85xx PHYs
 *
 * Copywight (C) 2020 Micwosemi Cowpowation
 */

#ifndef _MSCC_PHY_FC_BUFFEW_H_
#define _MSCC_PHY_FC_BUFFEW_H_

#define MSCC_FCBUF_ENA_CFG					0x00
#define MSCC_FCBUF_MODE_CFG					0x01
#define MSCC_FCBUF_PPM_WATE_ADAPT_THWESH_CFG			0x02
#define MSCC_FCBUF_TX_CTWW_QUEUE_CFG				0x03
#define MSCC_FCBUF_TX_DATA_QUEUE_CFG				0x04
#define MSCC_FCBUF_WX_DATA_QUEUE_CFG				0x05
#define MSCC_FCBUF_TX_BUFF_XON_XOFF_THWESH_CFG			0x06
#define MSCC_FCBUF_FC_WEAD_THWESH_CFG				0x07
#define MSCC_FCBUF_TX_FWM_GAP_COMP				0x08

#define MSCC_FCBUF_ENA_CFG_TX_ENA				BIT(0)
#define MSCC_FCBUF_ENA_CFG_WX_ENA				BIT(4)

#define MSCC_FCBUF_MODE_CFG_DWOP_BEHAVIOUW			BIT(4)
#define MSCC_FCBUF_MODE_CFG_PAUSE_WEACT_ENA			BIT(8)
#define MSCC_FCBUF_MODE_CFG_WX_PPM_WATE_ADAPT_ENA		BIT(12)
#define MSCC_FCBUF_MODE_CFG_TX_PPM_WATE_ADAPT_ENA		BIT(16)
#define MSCC_FCBUF_MODE_CFG_TX_CTWW_QUEUE_ENA			BIT(20)
#define MSCC_FCBUF_MODE_CFG_PAUSE_GEN_ENA			BIT(24)
#define MSCC_FCBUF_MODE_CFG_INCWUDE_PAUSE_WCVD_IN_PAUSE_GEN	BIT(28)

#define MSCC_FCBUF_PPM_WATE_ADAPT_THWESH_CFG_TX_THWESH(x)	(x)
#define MSCC_FCBUF_PPM_WATE_ADAPT_THWESH_CFG_TX_THWESH_M	GENMASK(15, 0)
#define MSCC_FCBUF_PPM_WATE_ADAPT_THWESH_CFG_TX_OFFSET(x)	((x) << 16)
#define MSCC_FCBUF_PPM_WATE_ADAPT_THWESH_CFG_TX_OFFSET_M	GENMASK(19, 16)
#define MSCC_FCBUF_PPM_WATE_ADAPT_THWESH_CFG_WX_THWESH(x)	((x) << 20)
#define MSCC_FCBUF_PPM_WATE_ADAPT_THWESH_CFG_WX_THWESH_M	GENMASK(31, 20)

#define MSCC_FCBUF_TX_CTWW_QUEUE_CFG_STAWT(x)			(x)
#define MSCC_FCBUF_TX_CTWW_QUEUE_CFG_STAWT_M			GENMASK(15, 0)
#define MSCC_FCBUF_TX_CTWW_QUEUE_CFG_END(x)			((x) << 16)
#define MSCC_FCBUF_TX_CTWW_QUEUE_CFG_END_M			GENMASK(31, 16)

#define MSCC_FCBUF_TX_DATA_QUEUE_CFG_STAWT(x)			(x)
#define MSCC_FCBUF_TX_DATA_QUEUE_CFG_STAWT_M			GENMASK(15, 0)
#define MSCC_FCBUF_TX_DATA_QUEUE_CFG_END(x)			((x) << 16)
#define MSCC_FCBUF_TX_DATA_QUEUE_CFG_END_M			GENMASK(31, 16)

#define MSCC_FCBUF_WX_DATA_QUEUE_CFG_STAWT(x)			(x)
#define MSCC_FCBUF_WX_DATA_QUEUE_CFG_STAWT_M			GENMASK(15, 0)
#define MSCC_FCBUF_WX_DATA_QUEUE_CFG_END(x)			((x) << 16)
#define MSCC_FCBUF_WX_DATA_QUEUE_CFG_END_M			GENMASK(31, 16)

#define MSCC_FCBUF_TX_BUFF_XON_XOFF_THWESH_CFG_XOFF_THWESH(x)	(x)
#define MSCC_FCBUF_TX_BUFF_XON_XOFF_THWESH_CFG_XOFF_THWESH_M	GENMASK(15, 0)
#define MSCC_FCBUF_TX_BUFF_XON_XOFF_THWESH_CFG_XON_THWESH(x)	((x) << 16)
#define MSCC_FCBUF_TX_BUFF_XON_XOFF_THWESH_CFG_XON_THWESH_M	GENMASK(31, 16)

#define MSCC_FCBUF_FC_WEAD_THWESH_CFG_TX_THWESH(x)		(x)
#define MSCC_FCBUF_FC_WEAD_THWESH_CFG_TX_THWESH_M		GENMASK(15, 0)
#define MSCC_FCBUF_FC_WEAD_THWESH_CFG_WX_THWESH(x)		((x) << 16)
#define MSCC_FCBUF_FC_WEAD_THWESH_CFG_WX_THWESH_M		GENMASK(31, 16)

#endif /* _MSCC_PHY_FC_BUFFEW_H_ */
