{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 15 13:41:04 2018 " "Info: Processing started: Sun Apr 15 13:41:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~latch " "Warning: Node \"VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~latch\" is a latch" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~latch " "Warning: Node \"VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~latch\" is a latch" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[2\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[2\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[1\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[1\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[7\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[7\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[0\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[0\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[4\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[4\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[5\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[5\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[3\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[3\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[6\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[6\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[1\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[1\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[15\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[15\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[4\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[4\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[6\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[6\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[7\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[7\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[5\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[5\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[3\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[3\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[2\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[2\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[8\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[8\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[9\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[9\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[17\] " "Info: Assuming node \"SW\[17\]\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 864 -32 136 880 "SW\[15..0\]" "" } { 296 128 296 312 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 832 192 288 848 "SW\[15..0\]" "" } { 288 296 351 304 "SW\[17..16\]" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_DACLR " "Info: Assuming node \"AUD_DACLR\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 2208 -8 160 2224 "AUD_DACLR" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_BCLK " "Info: Assuming node \"AUD_BCLK\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 2224 -8 160 2240 "AUD_BCLK" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "99 " "Warning: Found 99 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst70~0 " "Info: Detected gated clock \"inst70~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 832 768 832 880 "inst70" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst70~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst70 " "Info: Detected gated clock \"inst70\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 832 768 832 880 "inst70" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst71 " "Info: Detected gated clock \"inst71\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 928 768 832 976 "inst71" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst68 " "Info: Detected gated clock \"inst68\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 1352 760 824 1400 "inst68" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst73 " "Info: Detected gated clock \"inst73\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 1048 776 840 1096 "inst73" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst74 " "Info: Detected gated clock \"inst74\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 1176 776 840 1224 "inst74" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "oneshot_i2c:inst18\|i2c_master:inst\|data_clk " "Info: Detected ripple clock \"oneshot_i2c:inst18\|i2c_master:inst\|data_clk\" as buffer" {  } { { "i2c_master.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/i2c_master.vhd" 53 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oneshot_i2c:inst18\|i2c_master:inst\|data_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DAC_BEEP:inst35\|step\[0\]~17 " "Info: Detected gated clock \"DAC_BEEP:inst35\|step\[0\]~17\" as buffer" {  } { { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 84 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_BEEP:inst35\|step\[0\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst13 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst13\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/I2C_INTERFACE.bdf" { { 24 304 368 72 "inst13" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst5 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst5\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/UART_INTERFACE.bdf" { { -24 424 488 24 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/acc_clk_gen.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt\" as buffer" {  } { { "UART_LIMITER.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/UART_LIMITER.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst25~2 " "Info: Detected gated clock \"inst25~2\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 704 768 832 752 "inst25" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst25~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ODOMETRY:inst53\|WRT " "Info: Detected gated clock \"ODOMETRY:inst53\|WRT\" as buffer" {  } { { "ODOMETRY.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/ODOMETRY.vhd" 53 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ODOMETRY:inst53\|WRT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 704 768 832 752 "inst25" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH~0 " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH~0\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst51\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst51\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst51\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst12 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst12\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/I2C_INTERFACE.bdf" { { -40 304 368 8 "inst12" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|inst1 " "Info: Detected ripple clock \"IR_RCVR:inst44\|inst1\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/IR_RCVR.bdf" { { -72 224 288 8 "inst1" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|inst5 " "Info: Detected ripple clock \"IR_RCVR:inst44\|inst5\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/IR_RCVR.bdf" { { -72 344 408 8 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst20 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst20\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/UART_INTERFACE.bdf" { { 144 784 848 192 "inst20" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VEL_CONTROL:inst52\|I_WARN_INT " "Info: Detected ripple clock \"VEL_CONTROL:inst52\|I_WARN_INT\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|I_WARN_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VEL_CONTROL:inst51\|I_WARN_INT " "Info: Detected ripple clock \"VEL_CONTROL:inst51\|I_WARN_INT\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst51\|I_WARN_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR_RCVR:inst44\|inst7 " "Info: Detected gated clock \"IR_RCVR:inst44\|inst7\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/IR_RCVR.bdf" { { -64 456 520 -16 "inst7" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SONAR:inst54\|SONAR_INT " "Info: Detected ripple clock \"SONAR:inst54\|SONAR_INT\" as buffer" {  } { { "SONAR.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/SONAR.vhd" 29 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|SONAR_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CTIMER:inst21\|INT " "Info: Detected ripple clock \"CTIMER:inst21\|INT\" as buffer" {  } { { "CTIMER.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/CTIMER.vhd" 20 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CTIMER:inst21\|INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 2224 1280 1344 2272 "inst15" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_100Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_100Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/acc_clk_gen.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_100Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst6 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst6\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/I2C_INTERFACE.bdf" { { 88 304 368 136 "inst6" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk " "Info: Detected ripple clock \"I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk\" as buffer" {  } { { "i2c_master.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/i2c_master.vhd" 53 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR_RCVR:inst44\|inst17~0 " "Info: Detected gated clock \"IR_RCVR:inst44\|inst17~0\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/IR_RCVR.bdf" { { 592 728 792 704 "inst17" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb\" as buffer" {  } { { "db/dcfifo_31m1.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/dcfifo_31m1.tdf" 72 2 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb\" as buffer" {  } { { "db/dcfifo_31m1.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/dcfifo_31m1.tdf" 76 2 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb\" as buffer" {  } { { "uart.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/uart.vhd" 320 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ODOMETRY:inst53\|WRY " "Info: Detected gated clock \"ODOMETRY:inst53\|WRY\" as buffer" {  } { { "ODOMETRY.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/ODOMETRY.vhd" 59 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ODOMETRY:inst53\|WRY" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ODOMETRY:inst53\|WRX " "Info: Detected gated clock \"ODOMETRY:inst53\|WRX\" as buffer" {  } { { "ODOMETRY.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/ODOMETRY.vhd" 57 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ODOMETRY:inst53\|WRX" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal13~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal13~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal13~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/QUADRATURE_DECODE.bdf" { { -336 424 488 -256 "inst23" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR_RCVR:inst44\|inst17 " "Info: Detected gated clock \"IR_RCVR:inst44\|inst17\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/IR_RCVR.bdf" { { 592 728 792 704 "inst17" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/QUADRATURE_DECODE.bdf" { { -336 424 488 -256 "inst23" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_12500KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_12500KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/acc_clk_gen.vhd" 13 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_12500KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_32Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_32Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/acc_clk_gen.vhd" 18 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_32Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal22~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal22~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/IO_DECODER.vhd" 84 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal22~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_400KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_400KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/acc_clk_gen.vhd" 14 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_400KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal24 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal24\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/IO_DECODER.vhd" 86 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/acc_clk_gen.vhd" 19 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal23~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal23~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/IO_DECODER.vhd" 85 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal13~1 " "Info: Detected gated clock \"SONAR:inst54\|Equal13~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal13~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal24~2 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal24~2\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/IO_DECODER.vhd" 86 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal24~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst45~0 " "Info: Detected gated clock \"inst45~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 696 88 152 744 "inst45" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst45~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst76~0 " "Info: Detected gated clock \"inst76~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 936 128 192 984 "inst76" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst76~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal2~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal2~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/IO_DECODER.vhd" 63 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal21~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal21~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/IO_DECODER.vhd" 83 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal21~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst48~0 " "Info: Detected gated clock \"inst48~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 616 88 152 664 "inst48" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst48~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal18~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal18~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/IO_DECODER.vhd" 79 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst6~0 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst6~0\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/UART_INTERFACE.bdf" { { 24 424 488 72 "inst6" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal19~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal19~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/IO_DECODER.vhd" 80 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal17~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal17~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/IO_DECODER.vhd" 78 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst3~0 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst3~0\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal2~1 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal2~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/IO_DECODER.vhd" 63 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst76 " "Info: Detected gated clock \"inst76\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 936 128 192 984 "inst76" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal12~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal12~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst45 " "Info: Detected gated clock \"inst45\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 696 88 152 744 "inst45" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst77 " "Info: Detected gated clock \"inst77\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst48 " "Info: Detected gated clock \"inst48\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 616 88 152 664 "inst48" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst6 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst6\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/UART_INTERFACE.bdf" { { 24 424 488 72 "inst6" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst3 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst3\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst77~0 " "Info: Detected gated clock \"inst77~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst77~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[3\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[3\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[2\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[2\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[5\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[5\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[7\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[7\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[6\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[6\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IO_CYCLE " "Info: Detected ripple clock \"SCOMP:inst8\|IO_CYCLE\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/SCOMP.vhd" 18 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IO_CYCLE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[0\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[0\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[1\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[1\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IO_WRITE_INT " "Info: Detected ripple clock \"SCOMP:inst8\|IO_WRITE_INT\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/SCOMP.vhd" 50 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IO_WRITE_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[4\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[4\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/SCOMP.vhd" 120 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|SONAR_EN~1 " "Info: Detected gated clock \"IO_DECODER:inst24\|SONAR_EN~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/IO_DECODER.vhd" 31 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|SONAR_EN~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|SONAR_EN~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|SONAR_EN~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/IO_DECODER.vhd" 31 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|SONAR_EN~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|LATCH " "Info: Detected gated clock \"SONAR:inst54\|LATCH\" as buffer" {  } { { "SONAR.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/SONAR.vhd" 56 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_170KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_170KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/acc_clk_gen.vhd" 15 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_170KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sync_clock\[0\] register UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb 63.039 ns " "Info: Slack time is 63.039 ns for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sync_clock\[0\]\" and destination register \"UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "205.68 MHz 4.862 ns " "Info: Fmax is 205.68 MHz (period= 4.862 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "67.683 ns + Largest register register " "Info: + Largest register to register requirement is 67.683 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "67.901 ns + " "Info: + Setup relationship between source and destination is 67.901 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 67.901 ns " "Info: + Latch edge is 67.901 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns + Largest " "Info: + Largest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.637 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.637 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb 3 REG LCFF_X22_Y20_N17 4 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.637 ns; Loc. = LCFF_X22_Y20_N17; Fanout = 4; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.562 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/uart.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.36 % ) " "Info: Total cell delay = 0.537 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 79.64 % ) " "Info: Total interconnect delay = 2.100 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.637 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.637 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} } { 0.000ns 1.075ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.641 ns - Longest register " "Info: - Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.641 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sync_clock\[0\] 3 REG LCFF_X24_Y19_N7 1 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X24_Y19_N7; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sync_clock\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.566 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/uart.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.104 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.104 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.641 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.641 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0] {} } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.637 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.637 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} } { 0.000ns 1.075ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.641 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.641 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0] {} } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/uart.vhd" 320 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "uart.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/uart.vhd" 320 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.637 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.637 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} } { 0.000ns 1.075ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.641 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.641 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0] {} } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.644 ns - Longest register register " "Info: - Longest register to register delay is 4.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sync_clock\[0\] 1 REG LCFF_X24_Y19_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y19_N7; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sync_clock\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/uart.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.438 ns) 1.229 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sample_tick~0 2 COMB LCCOMB_X24_Y21_N30 1 " "Info: 2: + IC(0.791 ns) + CELL(0.438 ns) = 1.229 ns; Loc. = LCCOMB_X24_Y21_N30; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sample_tick~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.229 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0] UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~0 } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/uart.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.150 ns) 2.071 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sample_tick~2 3 COMB LCCOMB_X25_Y21_N0 8 " "Info: 3: + IC(0.692 ns) + CELL(0.150 ns) = 2.071 ns; Loc. = LCCOMB_X25_Y21_N0; Fanout = 8; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sample_tick~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.842 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~0 UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2 } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/uart.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.438 ns) 3.290 ns UART_INTERFACE:inst1\|UART:inst2\|Selector13~1 4 COMB LCCOMB_X25_Y22_N18 1 " "Info: 4: + IC(0.781 ns) + CELL(0.438 ns) = 3.290 ns; Loc. = LCCOMB_X25_Y22_N18; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|Selector13~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.219 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2 UART_INTERFACE:inst1|UART:inst2|Selector13~1 } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/uart.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.366 ns) 4.644 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb 5 REG LCFF_X22_Y20_N17 4 " "Info: 5: + IC(0.988 ns) + CELL(0.366 ns) = 4.644 ns; Loc. = LCFF_X22_Y20_N17; Fanout = 4; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.354 ns" { UART_INTERFACE:inst1|UART:inst2|Selector13~1 UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/uart.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.392 ns ( 29.97 % ) " "Info: Total cell delay = 1.392 ns ( 29.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.252 ns ( 70.03 % ) " "Info: Total interconnect delay = 3.252 ns ( 70.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.644 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0] UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~0 UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2 UART_INTERFACE:inst1|UART:inst2|Selector13~1 UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.644 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0] {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~0 {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2 {} UART_INTERFACE:inst1|UART:inst2|Selector13~1 {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} } { 0.000ns 0.791ns 0.692ns 0.781ns 0.988ns } { 0.000ns 0.438ns 0.150ns 0.438ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.637 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.637 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} } { 0.000ns 1.075ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.641 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.641 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0] {} } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.644 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0] UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~0 UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2 UART_INTERFACE:inst1|UART:inst2|Selector13~1 UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.644 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0] {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~0 {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2 {} UART_INTERFACE:inst1|UART:inst2|Selector13~1 {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} } { 0.000ns 0.791ns 0.692ns 0.781ns 0.988ns } { 0.000ns 0.438ns 0.150ns 0.438ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll1:inst11\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"altpll1:inst11\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register TIMER:inst20\|COUNT\[1\] register ODOMETRY:inst53\|TOFFST\[15\] -16.116 ns " "Info: Slack time is -16.116 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"TIMER:inst20\|COUNT\[1\]\" and destination register \"ODOMETRY:inst53\|TOFFST\[15\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "22.007 ns + Largest register register " "Info: + Largest register to register requirement is 22.007 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.000 ns " "Info: - Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 20.000 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.221 ns + Largest " "Info: + Largest clock skew is 2.221 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 4.918 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 4.918 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 471 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 0.556 ns SCOMP:inst8\|IR\[4\] 3 REG LCFF_X30_Y15_N29 87 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 0.556 ns; Loc. = LCFF_X30_Y15_N29; Fanout = 87; REG Node = 'SCOMP:inst8\|IR\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.823 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[4] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.150 ns) 1.815 ns IO_DECODER:inst24\|Equal23~0 4 COMB LCCOMB_X34_Y18_N16 12 " "Info: 4: + IC(1.109 ns) + CELL(0.150 ns) = 1.815 ns; Loc. = LCCOMB_X34_Y18_N16; Fanout = 12; COMB Node = 'IO_DECODER:inst24\|Equal23~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.259 ns" { SCOMP:inst8|IR[4] IO_DECODER:inst24|Equal23~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/IO_DECODER.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.150 ns) 3.676 ns ODOMETRY:inst53\|WRT 5 COMB LCCOMB_X47_Y20_N2 16 " "Info: 5: + IC(1.711 ns) + CELL(0.150 ns) = 3.676 ns; Loc. = LCCOMB_X47_Y20_N2; Fanout = 16; COMB Node = 'ODOMETRY:inst53\|WRT'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.861 ns" { IO_DECODER:inst24|Equal23~0 ODOMETRY:inst53|WRT } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/ODOMETRY.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.537 ns) 4.918 ns ODOMETRY:inst53\|TOFFST\[15\] 6 REG LCFF_X48_Y19_N31 1 " "Info: 6: + IC(0.705 ns) + CELL(0.537 ns) = 4.918 ns; Loc. = LCFF_X48_Y19_N31; Fanout = 1; REG Node = 'ODOMETRY:inst53\|TOFFST\[15\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { ODOMETRY:inst53|WRT ODOMETRY:inst53|TOFFST[15] } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.624 ns ( 22.32 % ) " "Info: Total cell delay = 1.624 ns ( 22.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.652 ns ( 77.68 % ) " "Info: Total interconnect delay = 5.652 ns ( 77.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.918 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[4] IO_DECODER:inst24|Equal23~0 ODOMETRY:inst53|WRT ODOMETRY:inst53|TOFFST[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.918 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[4] {} IO_DECODER:inst24|Equal23~0 {} ODOMETRY:inst53|WRT {} ODOMETRY:inst53|TOFFST[15] {} } { 0.000ns 1.091ns 1.036ns 1.109ns 1.711ns 0.705ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 2.697 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 2.697 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 0.556 ns ACC_CLK_GEN:inst60\|clock_10Hz 3 REG LCFF_X64_Y19_N7 2 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 0.556 ns; Loc. = LCFF_X64_Y19_N7; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60\|clock_10Hz'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.823 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/acc_clk_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.000 ns) 1.145 ns ACC_CLK_GEN:inst60\|clock_10Hz~clkctrl 4 COMB CLKCTRL_G7 124 " "Info: 4: + IC(0.589 ns) + CELL(0.000 ns) = 1.145 ns; Loc. = CLKCTRL_G7; Fanout = 124; COMB Node = 'ACC_CLK_GEN:inst60\|clock_10Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.589 ns" { ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/acc_clk_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.697 ns TIMER:inst20\|COUNT\[1\] 5 REG LCFF_X34_Y16_N1 3 " "Info: 5: + IC(1.015 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X34_Y16_N1; Fanout = 3; REG Node = 'TIMER:inst20\|COUNT\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.552 ns" { ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[1] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.19 % ) " "Info: Total cell delay = 1.324 ns ( 26.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.731 ns ( 73.81 % ) " "Info: Total interconnect delay = 3.731 ns ( 73.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.697 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.697 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[1] {} } { 0.000ns 1.091ns 1.036ns 0.589ns 1.015ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.918 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[4] IO_DECODER:inst24|Equal23~0 ODOMETRY:inst53|WRT ODOMETRY:inst53|TOFFST[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.918 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[4] {} IO_DECODER:inst24|Equal23~0 {} ODOMETRY:inst53|WRT {} ODOMETRY:inst53|TOFFST[15] {} } { 0.000ns 1.091ns 1.036ns 1.109ns 1.711ns 0.705ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.697 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.697 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[1] {} } { 0.000ns 1.091ns 1.036ns 0.589ns 1.015ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "TIMER.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/TIMER.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "ODOMETRY.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.918 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[4] IO_DECODER:inst24|Equal23~0 ODOMETRY:inst53|WRT ODOMETRY:inst53|TOFFST[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.918 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[4] {} IO_DECODER:inst24|Equal23~0 {} ODOMETRY:inst53|WRT {} ODOMETRY:inst53|TOFFST[15] {} } { 0.000ns 1.091ns 1.036ns 1.109ns 1.711ns 0.705ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.697 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.697 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[1] {} } { 0.000ns 1.091ns 1.036ns 0.589ns 1.015ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "38.123 ns - Longest register register " "Info: - Longest register to register delay is 38.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TIMER:inst20\|COUNT\[1\] 1 REG LCFF_X34_Y16_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y16_N1; Fanout = 3; REG Node = 'TIMER:inst20\|COUNT\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TIMER:inst20|COUNT[1] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.150 ns) 0.466 ns I2C_INTERFACE:inst16\|inst1\[1\]~97 2 COMB LCCOMB_X34_Y16_N20 1 " "Info: 2: + IC(0.316 ns) + CELL(0.150 ns) = 0.466 ns; Loc. = LCCOMB_X34_Y16_N20; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[1\]~97'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.466 ns" { TIMER:inst20|COUNT[1] I2C_INTERFACE:inst16|inst1[1]~97 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.150 ns) 1.341 ns I2C_INTERFACE:inst16\|inst1\[1\]~101 3 COMB LCCOMB_X33_Y15_N6 1 " "Info: 3: + IC(0.725 ns) + CELL(0.150 ns) = 1.341 ns; Loc. = LCCOMB_X33_Y15_N6; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[1\]~101'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.875 ns" { I2C_INTERFACE:inst16|inst1[1]~97 I2C_INTERFACE:inst16|inst1[1]~101 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 1.734 ns I2C_INTERFACE:inst16\|inst1\[1\]~102 4 COMB LCCOMB_X33_Y15_N12 23 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 1.734 ns; Loc. = LCCOMB_X33_Y15_N12; Fanout = 23; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[1\]~102'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { I2C_INTERFACE:inst16|inst1[1]~101 I2C_INTERFACE:inst16|inst1[1]~102 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.393 ns) 3.610 ns ODOMETRY:inst53\|Add10~3 5 COMB LCCOMB_X44_Y18_N2 2 " "Info: 5: + IC(1.483 ns) + CELL(0.393 ns) = 3.610 ns; Loc. = LCCOMB_X44_Y18_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add10~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.876 ns" { I2C_INTERFACE:inst16|inst1[1]~102 ODOMETRY:inst53|Add10~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.681 ns ODOMETRY:inst53\|Add10~5 6 COMB LCCOMB_X44_Y18_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.681 ns; Loc. = LCCOMB_X44_Y18_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add10~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add10~3 ODOMETRY:inst53|Add10~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.752 ns ODOMETRY:inst53\|Add10~7 7 COMB LCCOMB_X44_Y18_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.752 ns; Loc. = LCCOMB_X44_Y18_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add10~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add10~5 ODOMETRY:inst53|Add10~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.823 ns ODOMETRY:inst53\|Add10~9 8 COMB LCCOMB_X44_Y18_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.823 ns; Loc. = LCCOMB_X44_Y18_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add10~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add10~7 ODOMETRY:inst53|Add10~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.894 ns ODOMETRY:inst53\|Add10~11 9 COMB LCCOMB_X44_Y18_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.894 ns; Loc. = LCCOMB_X44_Y18_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add10~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add10~9 ODOMETRY:inst53|Add10~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.965 ns ODOMETRY:inst53\|Add10~13 10 COMB LCCOMB_X44_Y18_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.965 ns; Loc. = LCCOMB_X44_Y18_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add10~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add10~11 ODOMETRY:inst53|Add10~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.124 ns ODOMETRY:inst53\|Add10~15 11 COMB LCCOMB_X44_Y18_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 4.124 ns; Loc. = LCCOMB_X44_Y18_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add10~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|Add10~13 ODOMETRY:inst53|Add10~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.195 ns ODOMETRY:inst53\|Add10~17 12 COMB LCCOMB_X44_Y18_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.195 ns; Loc. = LCCOMB_X44_Y18_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add10~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add10~15 ODOMETRY:inst53|Add10~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.266 ns ODOMETRY:inst53\|Add10~19 13 COMB LCCOMB_X44_Y18_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.266 ns; Loc. = LCCOMB_X44_Y18_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add10~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add10~17 ODOMETRY:inst53|Add10~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.676 ns ODOMETRY:inst53\|Add10~20 14 COMB LCCOMB_X44_Y18_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 4.676 ns; Loc. = LCCOMB_X44_Y18_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add10~20'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|Add10~19 ODOMETRY:inst53|Add10~20 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.414 ns) 5.548 ns ODOMETRY:inst53\|Add11~21 15 COMB LCCOMB_X45_Y18_N20 2 " "Info: 15: + IC(0.458 ns) + CELL(0.414 ns) = 5.548 ns; Loc. = LCCOMB_X45_Y18_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add11~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.872 ns" { ODOMETRY:inst53|Add10~20 ODOMETRY:inst53|Add11~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.619 ns ODOMETRY:inst53\|Add11~23 16 COMB LCCOMB_X45_Y18_N22 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.619 ns; Loc. = LCCOMB_X45_Y18_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add11~23'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add11~21 ODOMETRY:inst53|Add11~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.690 ns ODOMETRY:inst53\|Add11~25 17 COMB LCCOMB_X45_Y18_N24 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.690 ns; Loc. = LCCOMB_X45_Y18_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add11~25'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add11~23 ODOMETRY:inst53|Add11~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.761 ns ODOMETRY:inst53\|Add11~27 18 COMB LCCOMB_X45_Y18_N26 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 5.761 ns; Loc. = LCCOMB_X45_Y18_N26; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add11~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add11~25 ODOMETRY:inst53|Add11~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.832 ns ODOMETRY:inst53\|Add11~29 19 COMB LCCOMB_X45_Y18_N28 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 5.832 ns; Loc. = LCCOMB_X45_Y18_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|Add11~29'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add11~27 ODOMETRY:inst53|Add11~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.242 ns ODOMETRY:inst53\|Add11~30 20 COMB LCCOMB_X45_Y18_N30 77 " "Info: 20: + IC(0.000 ns) + CELL(0.410 ns) = 6.242 ns; Loc. = LCCOMB_X45_Y18_N30; Fanout = 77; COMB Node = 'ODOMETRY:inst53\|Add11~30'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|Add11~29 ODOMETRY:inst53|Add11~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.393 ns) 7.579 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~1 21 COMB LCCOMB_X50_Y18_N0 2 " "Info: 21: + IC(0.944 ns) + CELL(0.393 ns) = 7.579 ns; Loc. = LCCOMB_X50_Y18_N0; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.337 ns" { ODOMETRY:inst53|Add11~30 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.650 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~3 22 COMB LCCOMB_X50_Y18_N2 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 7.650 ns; Loc. = LCCOMB_X50_Y18_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.721 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~5 23 COMB LCCOMB_X50_Y18_N4 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 7.721 ns; Loc. = LCCOMB_X50_Y18_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.792 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~7 24 COMB LCCOMB_X50_Y18_N6 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 7.792 ns; Loc. = LCCOMB_X50_Y18_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.863 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~9 25 COMB LCCOMB_X50_Y18_N8 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 7.863 ns; Loc. = LCCOMB_X50_Y18_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.934 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~11 26 COMB LCCOMB_X50_Y18_N10 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 7.934 ns; Loc. = LCCOMB_X50_Y18_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.005 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~13 27 COMB LCCOMB_X50_Y18_N12 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 8.005 ns; Loc. = LCCOMB_X50_Y18_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.164 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~15 28 COMB LCCOMB_X50_Y18_N14 2 " "Info: 28: + IC(0.000 ns) + CELL(0.159 ns) = 8.164 ns; Loc. = LCCOMB_X50_Y18_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.235 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~17 29 COMB LCCOMB_X50_Y18_N16 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 8.235 ns; Loc. = LCCOMB_X50_Y18_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.306 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~19 30 COMB LCCOMB_X50_Y18_N18 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 8.306 ns; Loc. = LCCOMB_X50_Y18_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.377 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~21 31 COMB LCCOMB_X50_Y18_N20 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 8.377 ns; Loc. = LCCOMB_X50_Y18_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~21 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.448 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~23 32 COMB LCCOMB_X50_Y18_N22 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 8.448 ns; Loc. = LCCOMB_X50_Y18_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~23'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~23 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.519 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~25 33 COMB LCCOMB_X50_Y18_N24 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 8.519 ns; Loc. = LCCOMB_X50_Y18_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~25'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~23 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~25 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.590 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~27 34 COMB LCCOMB_X50_Y18_N26 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 8.590 ns; Loc. = LCCOMB_X50_Y18_N26; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~25 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~27 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.661 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~29 35 COMB LCCOMB_X50_Y18_N28 1 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 8.661 ns; Loc. = LCCOMB_X50_Y18_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~29'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~27 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~29 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.071 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~30 36 COMB LCCOMB_X50_Y18_N30 4 " "Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 9.071 ns; Loc. = LCCOMB_X50_Y18_N30; Fanout = 4; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~30'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~29 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~30 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.414 ns) 10.291 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[8\]~11 37 COMB LCCOMB_X51_Y20_N10 1 " "Info: 37: + IC(0.806 ns) + CELL(0.414 ns) = 10.291 ns; Loc. = LCCOMB_X51_Y20_N10; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[8\]~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.220 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~30 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.701 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[9\]~12 38 COMB LCCOMB_X51_Y20_N12 20 " "Info: 38: + IC(0.000 ns) + CELL(0.410 ns) = 10.701 ns; Loc. = LCCOMB_X51_Y20_N12; Fanout = 20; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[9\]~12'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~12 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.271 ns) 11.477 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[133\]~328 39 COMB LCCOMB_X50_Y20_N26 2 " "Info: 39: + IC(0.505 ns) + CELL(0.271 ns) = 11.477 ns; Loc. = LCCOMB_X50_Y20_N26; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[133\]~328'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.776 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~12 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[133]~328 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.414 ns) 12.349 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[6\]~7 40 COMB LCCOMB_X50_Y20_N8 2 " "Info: 40: + IC(0.458 ns) + CELL(0.414 ns) = 12.349 ns; Loc. = LCCOMB_X50_Y20_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[6\]~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.872 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[133]~328 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.420 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[7\]~9 41 COMB LCCOMB_X50_Y20_N10 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 12.420 ns; Loc. = LCCOMB_X50_Y20_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[7\]~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.491 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[8\]~11 42 COMB LCCOMB_X50_Y20_N12 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 12.491 ns; Loc. = LCCOMB_X50_Y20_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[8\]~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 12.650 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[9\]~13 43 COMB LCCOMB_X50_Y20_N14 1 " "Info: 43: + IC(0.000 ns) + CELL(0.159 ns) = 12.650 ns; Loc. = LCCOMB_X50_Y20_N14; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[9\]~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.060 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[10\]~14 44 COMB LCCOMB_X50_Y20_N16 23 " "Info: 44: + IC(0.000 ns) + CELL(0.410 ns) = 13.060 ns; Loc. = LCCOMB_X50_Y20_N16; Fanout = 23; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[10\]~14'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~14 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.150 ns) 13.913 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[146\]~344 45 COMB LCCOMB_X51_Y19_N10 2 " "Info: 45: + IC(0.703 ns) + CELL(0.150 ns) = 13.913 ns; Loc. = LCCOMB_X51_Y19_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[146\]~344'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.853 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~14 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[146]~344 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.414 ns) 15.077 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[3\]~1 46 COMB LCCOMB_X51_Y21_N8 2 " "Info: 46: + IC(0.750 ns) + CELL(0.414 ns) = 15.077 ns; Loc. = LCCOMB_X51_Y21_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[3\]~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.164 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[146]~344 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.148 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[4\]~3 47 COMB LCCOMB_X51_Y21_N10 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 15.148 ns; Loc. = LCCOMB_X51_Y21_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[4\]~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.219 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[5\]~5 48 COMB LCCOMB_X51_Y21_N12 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 15.219 ns; Loc. = LCCOMB_X51_Y21_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[5\]~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 15.378 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[6\]~7 49 COMB LCCOMB_X51_Y21_N14 2 " "Info: 49: + IC(0.000 ns) + CELL(0.159 ns) = 15.378 ns; Loc. = LCCOMB_X51_Y21_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[6\]~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.449 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[7\]~9 50 COMB LCCOMB_X51_Y21_N16 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 15.449 ns; Loc. = LCCOMB_X51_Y21_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[7\]~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.520 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[8\]~11 51 COMB LCCOMB_X51_Y21_N18 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 15.520 ns; Loc. = LCCOMB_X51_Y21_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[8\]~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.591 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[9\]~13 52 COMB LCCOMB_X51_Y21_N20 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 15.591 ns; Loc. = LCCOMB_X51_Y21_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[9\]~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.662 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[10\]~15 53 COMB LCCOMB_X51_Y21_N22 1 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 15.662 ns; Loc. = LCCOMB_X51_Y21_N22; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[10\]~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.072 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[11\]~16 54 COMB LCCOMB_X51_Y21_N24 26 " "Info: 54: + IC(0.000 ns) + CELL(0.410 ns) = 16.072 ns; Loc. = LCCOMB_X51_Y21_N24; Fanout = 26; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[11\]~16'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.150 ns) 16.995 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[163\]~471 55 COMB LCCOMB_X51_Y18_N8 2 " "Info: 55: + IC(0.773 ns) + CELL(0.150 ns) = 16.995 ns; Loc. = LCCOMB_X51_Y18_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[163\]~471'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.923 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~16 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[163]~471 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.393 ns) 18.136 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[4\]~3 56 COMB LCCOMB_X50_Y21_N2 2 " "Info: 56: + IC(0.748 ns) + CELL(0.393 ns) = 18.136 ns; Loc. = LCCOMB_X50_Y21_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[4\]~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.141 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[163]~471 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.207 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[5\]~5 57 COMB LCCOMB_X50_Y21_N4 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 18.207 ns; Loc. = LCCOMB_X50_Y21_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[5\]~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.278 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[6\]~7 58 COMB LCCOMB_X50_Y21_N6 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 18.278 ns; Loc. = LCCOMB_X50_Y21_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[6\]~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.349 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[7\]~9 59 COMB LCCOMB_X50_Y21_N8 2 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 18.349 ns; Loc. = LCCOMB_X50_Y21_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[7\]~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.420 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[8\]~11 60 COMB LCCOMB_X50_Y21_N10 2 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 18.420 ns; Loc. = LCCOMB_X50_Y21_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[8\]~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.491 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[9\]~13 61 COMB LCCOMB_X50_Y21_N12 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 18.491 ns; Loc. = LCCOMB_X50_Y21_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[9\]~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 18.650 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[10\]~15 62 COMB LCCOMB_X50_Y21_N14 2 " "Info: 62: + IC(0.000 ns) + CELL(0.159 ns) = 18.650 ns; Loc. = LCCOMB_X50_Y21_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[10\]~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.721 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[11\]~17 63 COMB LCCOMB_X50_Y21_N16 1 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 18.721 ns; Loc. = LCCOMB_X50_Y21_N16; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[11\]~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 19.131 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[12\]~18 64 COMB LCCOMB_X50_Y21_N18 29 " "Info: 64: + IC(0.000 ns) + CELL(0.410 ns) = 19.131 ns; Loc. = LCCOMB_X50_Y21_N18; Fanout = 29; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[12\]~18'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~18 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.275 ns) 20.227 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[180\]~484 65 COMB LCCOMB_X51_Y23_N10 3 " "Info: 65: + IC(0.821 ns) + CELL(0.275 ns) = 20.227 ns; Loc. = LCCOMB_X51_Y23_N10; Fanout = 3; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[180\]~484'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.096 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~18 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[180]~484 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.414 ns) 21.340 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[5\]~5 66 COMB LCCOMB_X50_Y23_N10 2 " "Info: 66: + IC(0.699 ns) + CELL(0.414 ns) = 21.340 ns; Loc. = LCCOMB_X50_Y23_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[5\]~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.113 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[180]~484 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.411 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[6\]~7 67 COMB LCCOMB_X50_Y23_N12 2 " "Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 21.411 ns; Loc. = LCCOMB_X50_Y23_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[6\]~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 21.570 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[7\]~9 68 COMB LCCOMB_X50_Y23_N14 2 " "Info: 68: + IC(0.000 ns) + CELL(0.159 ns) = 21.570 ns; Loc. = LCCOMB_X50_Y23_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[7\]~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.641 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[8\]~11 69 COMB LCCOMB_X50_Y23_N16 2 " "Info: 69: + IC(0.000 ns) + CELL(0.071 ns) = 21.641 ns; Loc. = LCCOMB_X50_Y23_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[8\]~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.712 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[9\]~13 70 COMB LCCOMB_X50_Y23_N18 2 " "Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 21.712 ns; Loc. = LCCOMB_X50_Y23_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[9\]~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.783 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[10\]~15 71 COMB LCCOMB_X50_Y23_N20 2 " "Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 21.783 ns; Loc. = LCCOMB_X50_Y23_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[10\]~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.854 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[11\]~17 72 COMB LCCOMB_X50_Y23_N22 2 " "Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 21.854 ns; Loc. = LCCOMB_X50_Y23_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[11\]~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.925 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[12\]~19 73 COMB LCCOMB_X50_Y23_N24 1 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 21.925 ns; Loc. = LCCOMB_X50_Y23_N24; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[12\]~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 22.335 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[13\]~20 74 COMB LCCOMB_X50_Y23_N26 32 " "Info: 74: + IC(0.000 ns) + CELL(0.410 ns) = 22.335 ns; Loc. = LCCOMB_X50_Y23_N26; Fanout = 32; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[13\]~20'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~20 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.275 ns) 23.496 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[196\]~490 75 COMB LCCOMB_X49_Y22_N10 3 " "Info: 75: + IC(0.886 ns) + CELL(0.275 ns) = 23.496 ns; Loc. = LCCOMB_X49_Y22_N10; Fanout = 3; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[196\]~490'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.161 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~20 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[196]~490 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.414 ns) 24.392 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[5\]~5 76 COMB LCCOMB_X50_Y22_N6 2 " "Info: 76: + IC(0.482 ns) + CELL(0.414 ns) = 24.392 ns; Loc. = LCCOMB_X50_Y22_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[5\]~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.896 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[196]~490 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.463 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[6\]~7 77 COMB LCCOMB_X50_Y22_N8 2 " "Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 24.463 ns; Loc. = LCCOMB_X50_Y22_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[6\]~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.534 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[7\]~9 78 COMB LCCOMB_X50_Y22_N10 2 " "Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 24.534 ns; Loc. = LCCOMB_X50_Y22_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[7\]~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.605 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[8\]~11 79 COMB LCCOMB_X50_Y22_N12 2 " "Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 24.605 ns; Loc. = LCCOMB_X50_Y22_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[8\]~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 24.764 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[9\]~13 80 COMB LCCOMB_X50_Y22_N14 2 " "Info: 80: + IC(0.000 ns) + CELL(0.159 ns) = 24.764 ns; Loc. = LCCOMB_X50_Y22_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[9\]~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.835 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[10\]~15 81 COMB LCCOMB_X50_Y22_N16 2 " "Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 24.835 ns; Loc. = LCCOMB_X50_Y22_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[10\]~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.906 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[11\]~17 82 COMB LCCOMB_X50_Y22_N18 2 " "Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 24.906 ns; Loc. = LCCOMB_X50_Y22_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[11\]~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.977 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[12\]~19 83 COMB LCCOMB_X50_Y22_N20 2 " "Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 24.977 ns; Loc. = LCCOMB_X50_Y22_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[12\]~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.048 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[13\]~21 84 COMB LCCOMB_X50_Y22_N22 1 " "Info: 84: + IC(0.000 ns) + CELL(0.071 ns) = 25.048 ns; Loc. = LCCOMB_X50_Y22_N22; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[13\]~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 25.458 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[14\]~22 85 COMB LCCOMB_X50_Y22_N24 35 " "Info: 85: + IC(0.000 ns) + CELL(0.410 ns) = 25.458 ns; Loc. = LCCOMB_X50_Y22_N24; Fanout = 35; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[14\]~22'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~22 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.150 ns) 26.379 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[214\]~441 86 COMB LCCOMB_X51_Y23_N22 3 " "Info: 86: + IC(0.771 ns) + CELL(0.150 ns) = 26.379 ns; Loc. = LCCOMB_X51_Y23_N22; Fanout = 3; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[214\]~441'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.921 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~22 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[214]~441 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.393 ns) 27.729 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[7\]~9 87 COMB LCCOMB_X48_Y22_N10 2 " "Info: 87: + IC(0.957 ns) + CELL(0.393 ns) = 27.729 ns; Loc. = LCCOMB_X48_Y22_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[7\]~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.350 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[214]~441 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.800 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[8\]~11 88 COMB LCCOMB_X48_Y22_N12 2 " "Info: 88: + IC(0.000 ns) + CELL(0.071 ns) = 27.800 ns; Loc. = LCCOMB_X48_Y22_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[8\]~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 27.959 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[9\]~13 89 COMB LCCOMB_X48_Y22_N14 2 " "Info: 89: + IC(0.000 ns) + CELL(0.159 ns) = 27.959 ns; Loc. = LCCOMB_X48_Y22_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[9\]~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.030 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[10\]~15 90 COMB LCCOMB_X48_Y22_N16 2 " "Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 28.030 ns; Loc. = LCCOMB_X48_Y22_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[10\]~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.101 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[11\]~17 91 COMB LCCOMB_X48_Y22_N18 2 " "Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 28.101 ns; Loc. = LCCOMB_X48_Y22_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[11\]~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.172 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[12\]~19 92 COMB LCCOMB_X48_Y22_N20 2 " "Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 28.172 ns; Loc. = LCCOMB_X48_Y22_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[12\]~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.243 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[13\]~21 93 COMB LCCOMB_X48_Y22_N22 2 " "Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 28.243 ns; Loc. = LCCOMB_X48_Y22_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[13\]~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.314 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[14\]~23 94 COMB LCCOMB_X48_Y22_N24 1 " "Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 28.314 ns; Loc. = LCCOMB_X48_Y22_N24; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[14\]~23'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~23 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 28.724 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[15\]~24 95 COMB LCCOMB_X48_Y22_N26 38 " "Info: 95: + IC(0.000 ns) + CELL(0.410 ns) = 28.724 ns; Loc. = LCCOMB_X48_Y22_N26; Fanout = 38; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[15\]~24'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~23 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~24 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.271 ns) 29.868 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[226\]~480 96 COMB LCCOMB_X47_Y23_N4 2 " "Info: 96: + IC(0.873 ns) + CELL(0.271 ns) = 29.868 ns; Loc. = LCCOMB_X47_Y23_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[226\]~480'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.144 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~24 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~480 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.393 ns) 30.705 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[3\]~1 97 COMB LCCOMB_X48_Y23_N2 2 " "Info: 97: + IC(0.444 ns) + CELL(0.393 ns) = 30.705 ns; Loc. = LCCOMB_X48_Y23_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[3\]~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~480 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.776 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[4\]~3 98 COMB LCCOMB_X48_Y23_N4 2 " "Info: 98: + IC(0.000 ns) + CELL(0.071 ns) = 30.776 ns; Loc. = LCCOMB_X48_Y23_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[4\]~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.847 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[5\]~5 99 COMB LCCOMB_X48_Y23_N6 2 " "Info: 99: + IC(0.000 ns) + CELL(0.071 ns) = 30.847 ns; Loc. = LCCOMB_X48_Y23_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[5\]~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.918 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[6\]~7 100 COMB LCCOMB_X48_Y23_N8 2 " "Info: 100: + IC(0.000 ns) + CELL(0.071 ns) = 30.918 ns; Loc. = LCCOMB_X48_Y23_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[6\]~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.989 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[7\]~9 101 COMB LCCOMB_X48_Y23_N10 2 " "Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 30.989 ns; Loc. = LCCOMB_X48_Y23_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[7\]~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.060 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[8\]~11 102 COMB LCCOMB_X48_Y23_N12 2 " "Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 31.060 ns; Loc. = LCCOMB_X48_Y23_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[8\]~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 31.219 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[9\]~13 103 COMB LCCOMB_X48_Y23_N14 2 " "Info: 103: + IC(0.000 ns) + CELL(0.159 ns) = 31.219 ns; Loc. = LCCOMB_X48_Y23_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[9\]~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.290 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[10\]~15 104 COMB LCCOMB_X48_Y23_N16 2 " "Info: 104: + IC(0.000 ns) + CELL(0.071 ns) = 31.290 ns; Loc. = LCCOMB_X48_Y23_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[10\]~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.361 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[11\]~17 105 COMB LCCOMB_X48_Y23_N18 2 " "Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 31.361 ns; Loc. = LCCOMB_X48_Y23_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[11\]~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.432 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[12\]~19 106 COMB LCCOMB_X48_Y23_N20 2 " "Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 31.432 ns; Loc. = LCCOMB_X48_Y23_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[12\]~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.503 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[13\]~21 107 COMB LCCOMB_X48_Y23_N22 2 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 31.503 ns; Loc. = LCCOMB_X48_Y23_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[13\]~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.574 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[14\]~23 108 COMB LCCOMB_X48_Y23_N24 2 " "Info: 108: + IC(0.000 ns) + CELL(0.071 ns) = 31.574 ns; Loc. = LCCOMB_X48_Y23_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[14\]~23'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~23 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.645 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[15\]~25 109 COMB LCCOMB_X48_Y23_N26 1 " "Info: 109: + IC(0.000 ns) + CELL(0.071 ns) = 31.645 ns; Loc. = LCCOMB_X48_Y23_N26; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[15\]~25'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~23 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~25 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 32.055 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[16\]~26 110 COMB LCCOMB_X48_Y23_N28 32 " "Info: 110: + IC(0.000 ns) + CELL(0.410 ns) = 32.055 ns; Loc. = LCCOMB_X48_Y23_N28; Fanout = 32; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[16\]~26'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~25 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~26 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.150 ns) 33.025 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[240\]~401 111 COMB LCCOMB_X47_Y20_N10 2 " "Info: 111: + IC(0.820 ns) + CELL(0.150 ns) = 33.025 ns; Loc. = LCCOMB_X47_Y20_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[240\]~401'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.970 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~26 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[240]~401 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 33.894 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~1 112 COMB LCCOMB_X48_Y20_N0 2 " "Info: 112: + IC(0.455 ns) + CELL(0.414 ns) = 33.894 ns; Loc. = LCCOMB_X48_Y20_N0; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.869 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[240]~401 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.965 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~3 113 COMB LCCOMB_X48_Y20_N2 2 " "Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 33.965 ns; Loc. = LCCOMB_X48_Y20_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.036 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~5 114 COMB LCCOMB_X48_Y20_N4 2 " "Info: 114: + IC(0.000 ns) + CELL(0.071 ns) = 34.036 ns; Loc. = LCCOMB_X48_Y20_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.107 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~7 115 COMB LCCOMB_X48_Y20_N6 2 " "Info: 115: + IC(0.000 ns) + CELL(0.071 ns) = 34.107 ns; Loc. = LCCOMB_X48_Y20_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.178 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~9 116 COMB LCCOMB_X48_Y20_N8 2 " "Info: 116: + IC(0.000 ns) + CELL(0.071 ns) = 34.178 ns; Loc. = LCCOMB_X48_Y20_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 34.588 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~10 117 COMB LCCOMB_X48_Y20_N10 1 " "Info: 117: + IC(0.000 ns) + CELL(0.410 ns) = 34.588 ns; Loc. = LCCOMB_X48_Y20_N10; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~10'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.150 ns) 35.691 ns ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|remainder\[5\]~2 118 COMB LCCOMB_X47_Y22_N10 2 " "Info: 118: + IC(0.953 ns) + CELL(0.150 ns) = 35.691 ns; Loc. = LCCOMB_X47_Y22_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod1\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|remainder\[5\]~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.103 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~10 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[5]~2 } "NODE_NAME" } } { "db/abs_divider_8dg.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/abs_divider_8dg.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.393 ns) 36.831 ns ODOMETRY:inst53\|TOFFST\[5\]~20 119 COMB LCCOMB_X48_Y19_N8 2 " "Info: 119: + IC(0.747 ns) + CELL(0.393 ns) = 36.831 ns; Loc. = LCCOMB_X48_Y19_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|TOFFST\[5\]~20'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.140 ns" { ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[5]~2 ODOMETRY:inst53|TOFFST[5]~20 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.902 ns ODOMETRY:inst53\|TOFFST\[6\]~22 120 COMB LCCOMB_X48_Y19_N10 2 " "Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 36.902 ns; Loc. = LCCOMB_X48_Y19_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|TOFFST\[6\]~22'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|TOFFST[5]~20 ODOMETRY:inst53|TOFFST[6]~22 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.973 ns ODOMETRY:inst53\|TOFFST\[7\]~24 121 COMB LCCOMB_X48_Y19_N12 2 " "Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 36.973 ns; Loc. = LCCOMB_X48_Y19_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|TOFFST\[7\]~24'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|TOFFST[6]~22 ODOMETRY:inst53|TOFFST[7]~24 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 37.132 ns ODOMETRY:inst53\|TOFFST\[8\]~26 122 COMB LCCOMB_X48_Y19_N14 2 " "Info: 122: + IC(0.000 ns) + CELL(0.159 ns) = 37.132 ns; Loc. = LCCOMB_X48_Y19_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|TOFFST\[8\]~26'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|TOFFST[7]~24 ODOMETRY:inst53|TOFFST[8]~26 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.203 ns ODOMETRY:inst53\|TOFFST\[9\]~28 123 COMB LCCOMB_X48_Y19_N16 2 " "Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 37.203 ns; Loc. = LCCOMB_X48_Y19_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|TOFFST\[9\]~28'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|TOFFST[8]~26 ODOMETRY:inst53|TOFFST[9]~28 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.274 ns ODOMETRY:inst53\|TOFFST\[10\]~30 124 COMB LCCOMB_X48_Y19_N18 2 " "Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 37.274 ns; Loc. = LCCOMB_X48_Y19_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|TOFFST\[10\]~30'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|TOFFST[9]~28 ODOMETRY:inst53|TOFFST[10]~30 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.345 ns ODOMETRY:inst53\|TOFFST\[11\]~32 125 COMB LCCOMB_X48_Y19_N20 2 " "Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 37.345 ns; Loc. = LCCOMB_X48_Y19_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|TOFFST\[11\]~32'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|TOFFST[10]~30 ODOMETRY:inst53|TOFFST[11]~32 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.416 ns ODOMETRY:inst53\|TOFFST\[12\]~34 126 COMB LCCOMB_X48_Y19_N22 2 " "Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 37.416 ns; Loc. = LCCOMB_X48_Y19_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|TOFFST\[12\]~34'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|TOFFST[11]~32 ODOMETRY:inst53|TOFFST[12]~34 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.487 ns ODOMETRY:inst53\|TOFFST\[13\]~36 127 COMB LCCOMB_X48_Y19_N24 2 " "Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 37.487 ns; Loc. = LCCOMB_X48_Y19_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|TOFFST\[13\]~36'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|TOFFST[12]~34 ODOMETRY:inst53|TOFFST[13]~36 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.558 ns ODOMETRY:inst53\|TOFFST\[14\]~38 128 COMB LCCOMB_X48_Y19_N26 1 " "Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 37.558 ns; Loc. = LCCOMB_X48_Y19_N26; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|TOFFST\[14\]~38'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|TOFFST[13]~36 ODOMETRY:inst53|TOFFST[14]~38 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.629 ns ODOMETRY:inst53\|TOFFST\[3\]~40 129 COMB LCCOMB_X48_Y19_N28 1 " "Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 37.629 ns; Loc. = LCCOMB_X48_Y19_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|TOFFST\[3\]~40'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|TOFFST[14]~38 ODOMETRY:inst53|TOFFST[3]~40 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 38.039 ns ODOMETRY:inst53\|TOFFST\[15\]~41 130 COMB LCCOMB_X48_Y19_N30 1 " "Info: 130: + IC(0.000 ns) + CELL(0.410 ns) = 38.039 ns; Loc. = LCCOMB_X48_Y19_N30; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|TOFFST\[15\]~41'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|TOFFST[3]~40 ODOMETRY:inst53|TOFFST[15]~41 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 38.123 ns ODOMETRY:inst53\|TOFFST\[15\] 131 REG LCFF_X48_Y19_N31 1 " "Info: 131: + IC(0.000 ns) + CELL(0.084 ns) = 38.123 ns; Loc. = LCFF_X48_Y19_N31; Fanout = 1; REG Node = 'ODOMETRY:inst53\|TOFFST\[15\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { ODOMETRY:inst53|TOFFST[15]~41 ODOMETRY:inst53|TOFFST[15] } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/ODOMETRY.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.303 ns ( 53.26 % ) " "Info: Total cell delay = 20.303 ns ( 53.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.820 ns ( 46.74 % ) " "Info: Total interconnect delay = 17.820 ns ( 46.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "38.123 ns" { TIMER:inst20|COUNT[1] I2C_INTERFACE:inst16|inst1[1]~97 I2C_INTERFACE:inst16|inst1[1]~101 I2C_INTERFACE:inst16|inst1[1]~102 ODOMETRY:inst53|Add10~3 ODOMETRY:inst53|Add10~5 ODOMETRY:inst53|Add10~7 ODOMETRY:inst53|Add10~9 ODOMETRY:inst53|Add10~11 ODOMETRY:inst53|Add10~13 ODOMETRY:inst53|Add10~15 ODOMETRY:inst53|Add10~17 ODOMETRY:inst53|Add10~19 ODOMETRY:inst53|Add10~20 ODOMETRY:inst53|Add11~21 ODOMETRY:inst53|Add11~23 ODOMETRY:inst53|Add11~25 ODOMETRY:inst53|Add11~27 ODOMETRY:inst53|Add11~29 ODOMETRY:inst53|Add11~30 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~23 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~25 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~27 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~29 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~30 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~12 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[133]~328 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~14 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[146]~344 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~16 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[163]~471 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~18 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[180]~484 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~20 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[196]~490 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~22 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[214]~441 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~23 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~24 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~480 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~23 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~25 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~26 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[240]~401 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~10 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[5]~2 ODOMETRY:inst53|TOFFST[5]~20 ODOMETRY:inst53|TOFFST[6]~22 ODOMETRY:inst53|TOFFST[7]~24 ODOMETRY:inst53|TOFFST[8]~26 ODOMETRY:inst53|TOFFST[9]~28 ODOMETRY:inst53|TOFFST[10]~30 ODOMETRY:inst53|TOFFST[11]~32 ODOMETRY:inst53|TOFFST[12]~34 ODOMETRY:inst53|TOFFST[13]~36 ODOMETRY:inst53|TOFFST[14]~38 ODOMETRY:inst53|TOFFST[3]~40 ODOMETRY:inst53|TOFFST[15]~41 ODOMETRY:inst53|TOFFST[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "38.123 ns" { TIMER:inst20|COUNT[1] {} I2C_INTERFACE:inst16|inst1[1]~97 {} I2C_INTERFACE:inst16|inst1[1]~101 {} I2C_INTERFACE:inst16|inst1[1]~102 {} ODOMETRY:inst53|Add10~3 {} ODOMETRY:inst53|Add10~5 {} ODOMETRY:inst53|Add10~7 {} ODOMETRY:inst53|Add10~9 {} ODOMETRY:inst53|Add10~11 {} ODOMETRY:inst53|Add10~13 {} ODOMETRY:inst53|Add10~15 {} ODOMETRY:inst53|Add10~17 {} ODOMETRY:inst53|Add10~19 {} ODOMETRY:inst53|Add10~20 {} ODOMETRY:inst53|Add11~21 {} ODOMETRY:inst53|Add11~23 {} ODOMETRY:inst53|Add11~25 {} ODOMETRY:inst53|Add11~27 {} ODOMETRY:inst53|Add11~29 {} ODOMETRY:inst53|Add11~30 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~21 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~23 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~25 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~27 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~29 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~30 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~12 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[133]~328 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~14 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[146]~344 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~1 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~16 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[163]~471 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~18 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[180]~484 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~19 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~20 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[196]~490 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~19 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~21 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~22 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[214]~441 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~19 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~21 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~23 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~24 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~480 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~1 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~19 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~21 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~23 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~25 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~26 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[240]~401 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~1 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~10 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[5]~2 {} ODOMETRY:inst53|TOFFST[5]~20 {} ODOMETRY:inst53|TOFFST[6]~22 {} ODOMETRY:inst53|TOFFST[7]~24 {} ODOMETRY:inst53|TOFFST[8]~26 {} ODOMETRY:inst53|TOFFST[9]~28 {} ODOMETRY:inst53|TOFFST[10]~30 {} ODOMETRY:inst53|TOFFST[11]~32 {} ODOMETRY:inst53|TOFFST[12]~34 {} ODOMETRY:inst53|TOFFST[13]~36 {} ODOMETRY:inst53|TOFFST[14]~38 {} ODOMETRY:inst53|TOFFST[3]~40 {} ODOMETRY:inst53|TOFFST[15]~41 {} ODOMETRY:inst53|TOFFST[15] {} } { 0.000ns 0.316ns 0.725ns 0.243ns 1.483ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.458ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.944ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.806ns 0.000ns 0.505ns 0.458ns 0.000ns 0.000ns 0.000ns 0.000ns 0.703ns 0.750ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.773ns 0.748ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.821ns 0.699ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.886ns 0.482ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.771ns 0.957ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.873ns 0.444ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.820ns 0.455ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.953ns 0.747ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.918 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[4] IO_DECODER:inst24|Equal23~0 ODOMETRY:inst53|WRT ODOMETRY:inst53|TOFFST[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.918 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[4] {} IO_DECODER:inst24|Equal23~0 {} ODOMETRY:inst53|WRT {} ODOMETRY:inst53|TOFFST[15] {} } { 0.000ns 1.091ns 1.036ns 1.109ns 1.711ns 0.705ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.697 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.697 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[1] {} } { 0.000ns 1.091ns 1.036ns 0.589ns 1.015ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "38.123 ns" { TIMER:inst20|COUNT[1] I2C_INTERFACE:inst16|inst1[1]~97 I2C_INTERFACE:inst16|inst1[1]~101 I2C_INTERFACE:inst16|inst1[1]~102 ODOMETRY:inst53|Add10~3 ODOMETRY:inst53|Add10~5 ODOMETRY:inst53|Add10~7 ODOMETRY:inst53|Add10~9 ODOMETRY:inst53|Add10~11 ODOMETRY:inst53|Add10~13 ODOMETRY:inst53|Add10~15 ODOMETRY:inst53|Add10~17 ODOMETRY:inst53|Add10~19 ODOMETRY:inst53|Add10~20 ODOMETRY:inst53|Add11~21 ODOMETRY:inst53|Add11~23 ODOMETRY:inst53|Add11~25 ODOMETRY:inst53|Add11~27 ODOMETRY:inst53|Add11~29 ODOMETRY:inst53|Add11~30 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~23 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~25 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~27 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~29 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~30 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~12 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[133]~328 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~14 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[146]~344 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~16 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[163]~471 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~18 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[180]~484 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~20 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[196]~490 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~22 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[214]~441 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~23 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~24 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~480 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~11 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~13 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~15 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~17 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~19 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~21 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~23 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~25 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~26 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[240]~401 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~1 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~3 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~5 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~10 ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[5]~2 ODOMETRY:inst53|TOFFST[5]~20 ODOMETRY:inst53|TOFFST[6]~22 ODOMETRY:inst53|TOFFST[7]~24 ODOMETRY:inst53|TOFFST[8]~26 ODOMETRY:inst53|TOFFST[9]~28 ODOMETRY:inst53|TOFFST[10]~30 ODOMETRY:inst53|TOFFST[11]~32 ODOMETRY:inst53|TOFFST[12]~34 ODOMETRY:inst53|TOFFST[13]~36 ODOMETRY:inst53|TOFFST[14]~38 ODOMETRY:inst53|TOFFST[3]~40 ODOMETRY:inst53|TOFFST[15]~41 ODOMETRY:inst53|TOFFST[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "38.123 ns" { TIMER:inst20|COUNT[1] {} I2C_INTERFACE:inst16|inst1[1]~97 {} I2C_INTERFACE:inst16|inst1[1]~101 {} I2C_INTERFACE:inst16|inst1[1]~102 {} ODOMETRY:inst53|Add10~3 {} ODOMETRY:inst53|Add10~5 {} ODOMETRY:inst53|Add10~7 {} ODOMETRY:inst53|Add10~9 {} ODOMETRY:inst53|Add10~11 {} ODOMETRY:inst53|Add10~13 {} ODOMETRY:inst53|Add10~15 {} ODOMETRY:inst53|Add10~17 {} ODOMETRY:inst53|Add10~19 {} ODOMETRY:inst53|Add10~20 {} ODOMETRY:inst53|Add11~21 {} ODOMETRY:inst53|Add11~23 {} ODOMETRY:inst53|Add11~25 {} ODOMETRY:inst53|Add11~27 {} ODOMETRY:inst53|Add11~29 {} ODOMETRY:inst53|Add11~30 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~21 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~23 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~25 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~27 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~29 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~30 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~12 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[133]~328 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~14 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[146]~344 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~1 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~16 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[163]~471 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~18 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[180]~484 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~19 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~20 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[196]~490 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~19 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~21 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~22 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[214]~441 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~19 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~21 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~23 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~24 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~480 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~1 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~11 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~13 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~15 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~17 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~19 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~21 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~23 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~25 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~26 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[240]~401 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~1 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~3 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~5 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~10 {} ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[5]~2 {} ODOMETRY:inst53|TOFFST[5]~20 {} ODOMETRY:inst53|TOFFST[6]~22 {} ODOMETRY:inst53|TOFFST[7]~24 {} ODOMETRY:inst53|TOFFST[8]~26 {} ODOMETRY:inst53|TOFFST[9]~28 {} ODOMETRY:inst53|TOFFST[10]~30 {} ODOMETRY:inst53|TOFFST[11]~32 {} ODOMETRY:inst53|TOFFST[12]~34 {} ODOMETRY:inst53|TOFFST[13]~36 {} ODOMETRY:inst53|TOFFST[14]~38 {} ODOMETRY:inst53|TOFFST[3]~40 {} ODOMETRY:inst53|TOFFST[15]~41 {} ODOMETRY:inst53|TOFFST[15] {} } { 0.000ns 0.316ns 0.725ns 0.243ns 1.483ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.458ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.944ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.806ns 0.000ns 0.505ns 0.458ns 0.000ns 0.000ns 0.000ns 0.000ns 0.703ns 0.750ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.773ns 0.748ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.821ns 0.699ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.886ns 0.482ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.771ns 0.957ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.873ns 0.444ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.820ns 0.455ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.953ns 0.747ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'altpll0:inst\|altpll:altpll_component\|_clk0' 1922 " "Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst\|altpll:altpll_component\|_clk0' along 1922 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register VEL_CONTROL:inst51\|POSITION_INT\[0\] register VEL_CONTROL:inst51\|MOTOR_CMD\[12\] -7.155 ns " "Info: Slack time is -7.155 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"VEL_CONTROL:inst51\|POSITION_INT\[0\]\" and destination register \"VEL_CONTROL:inst51\|MOTOR_CMD\[12\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "18.41 MHz 54.31 ns " "Info: Fmax is 18.41 MHz (period= 54.31 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.801 ns + Largest register register " "Info: + Largest register to register requirement is 19.801 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.000 ns " "Info: - Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 20.000 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.015 ns + Largest " "Info: + Largest clock skew is 0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 6.088 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 6.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.787 ns) 2.899 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X41_Y22_N21 4 " "Info: 3: + IC(1.021 ns) + CELL(0.787 ns) = 2.899 ns; Loc. = LCFF_X41_Y22_N21; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.808 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.000 ns) 4.529 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G5 410 " "Info: 4: + IC(1.630 ns) + CELL(0.000 ns) = 4.529 ns; Loc. = CLKCTRL_G5; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.630 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 6.088 ns VEL_CONTROL:inst51\|MOTOR_CMD\[12\] 5 REG LCFF_X37_Y15_N7 2 " "Info: 5: + IC(1.022 ns) + CELL(0.537 ns) = 6.088 ns; Loc. = LCFF_X37_Y15_N7; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[12\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.559 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.75 % ) " "Info: Total cell delay = 1.324 ns ( 21.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.764 ns ( 78.25 % ) " "Info: Total interconnect delay = 4.764 ns ( 78.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.088 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.088 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.021ns 1.630ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 6.073 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 6.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.787 ns) 2.899 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X41_Y22_N21 4 " "Info: 3: + IC(1.021 ns) + CELL(0.787 ns) = 2.899 ns; Loc. = LCFF_X41_Y22_N21; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.808 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.000 ns) 4.529 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G5 410 " "Info: 4: + IC(1.630 ns) + CELL(0.000 ns) = 4.529 ns; Loc. = CLKCTRL_G5; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.630 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 6.073 ns VEL_CONTROL:inst51\|POSITION_INT\[0\] 5 REG LCFF_X37_Y20_N25 3 " "Info: 5: + IC(1.007 ns) + CELL(0.537 ns) = 6.073 ns; Loc. = LCFF_X37_Y20_N25; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|POSITION_INT\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.544 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|POSITION_INT[0] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.80 % ) " "Info: Total cell delay = 1.324 ns ( 21.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.749 ns ( 78.20 % ) " "Info: Total interconnect delay = 4.749 ns ( 78.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.073 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|POSITION_INT[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.073 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|POSITION_INT[0] {} } { 0.000ns 1.091ns 1.021ns 1.630ns 1.007ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.088 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.088 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.021ns 1.630ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.073 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|POSITION_INT[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.073 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|POSITION_INT[0] {} } { 0.000ns 1.091ns 1.021ns 1.630ns 1.007ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.088 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.088 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.021ns 1.630ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.073 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|POSITION_INT[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.073 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|POSITION_INT[0] {} } { 0.000ns 1.091ns 1.021ns 1.630ns 1.007ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.956 ns - Longest register register " "Info: - Longest register to register delay is 26.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst51\|POSITION_INT\[0\] 1 REG LCFF_X37_Y20_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y20_N25; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|POSITION_INT\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|POSITION_INT[0] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.393 ns) 0.900 ns VEL_CONTROL:inst51\|Add3~1 2 COMB LCCOMB_X36_Y20_N0 2 " "Info: 2: + IC(0.507 ns) + CELL(0.393 ns) = 0.900 ns; Loc. = LCCOMB_X36_Y20_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.900 ns" { VEL_CONTROL:inst51|POSITION_INT[0] VEL_CONTROL:inst51|Add3~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.971 ns VEL_CONTROL:inst51\|Add3~3 3 COMB LCCOMB_X36_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.971 ns; Loc. = LCCOMB_X36_Y20_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~1 VEL_CONTROL:inst51|Add3~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.042 ns VEL_CONTROL:inst51\|Add3~5 4 COMB LCCOMB_X36_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.042 ns; Loc. = LCCOMB_X36_Y20_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~3 VEL_CONTROL:inst51|Add3~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.113 ns VEL_CONTROL:inst51\|Add3~7 5 COMB LCCOMB_X36_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.113 ns; Loc. = LCCOMB_X36_Y20_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~5 VEL_CONTROL:inst51|Add3~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.184 ns VEL_CONTROL:inst51\|Add3~9 6 COMB LCCOMB_X36_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.184 ns; Loc. = LCCOMB_X36_Y20_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~7 VEL_CONTROL:inst51|Add3~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.255 ns VEL_CONTROL:inst51\|Add3~11 7 COMB LCCOMB_X36_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.255 ns; Loc. = LCCOMB_X36_Y20_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~9 VEL_CONTROL:inst51|Add3~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.326 ns VEL_CONTROL:inst51\|Add3~13 8 COMB LCCOMB_X36_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.326 ns; Loc. = LCCOMB_X36_Y20_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~11 VEL_CONTROL:inst51|Add3~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.485 ns VEL_CONTROL:inst51\|Add3~15 9 COMB LCCOMB_X36_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.485 ns; Loc. = LCCOMB_X36_Y20_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add3~13 VEL_CONTROL:inst51|Add3~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.556 ns VEL_CONTROL:inst51\|Add3~17 10 COMB LCCOMB_X36_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.556 ns; Loc. = LCCOMB_X36_Y20_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~15 VEL_CONTROL:inst51|Add3~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.627 ns VEL_CONTROL:inst51\|Add3~19 11 COMB LCCOMB_X36_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.627 ns; Loc. = LCCOMB_X36_Y20_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~17 VEL_CONTROL:inst51|Add3~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.037 ns VEL_CONTROL:inst51\|Add3~20 12 COMB LCCOMB_X36_Y20_N20 6 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 2.037 ns; Loc. = LCCOMB_X36_Y20_N20; Fanout = 6; COMB Node = 'VEL_CONTROL:inst51\|Add3~20'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add3~19 VEL_CONTROL:inst51|Add3~20 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.393 ns) 3.117 ns VEL_CONTROL:inst51\|Add4~21 13 COMB LCCOMB_X35_Y20_N20 2 " "Info: 13: + IC(0.687 ns) + CELL(0.393 ns) = 3.117 ns; Loc. = LCCOMB_X35_Y20_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.080 ns" { VEL_CONTROL:inst51|Add3~20 VEL_CONTROL:inst51|Add4~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.188 ns VEL_CONTROL:inst51\|Add4~23 14 COMB LCCOMB_X35_Y20_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.188 ns; Loc. = LCCOMB_X35_Y20_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~23'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~21 VEL_CONTROL:inst51|Add4~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.259 ns VEL_CONTROL:inst51\|Add4~25 15 COMB LCCOMB_X35_Y20_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.259 ns; Loc. = LCCOMB_X35_Y20_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~25'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~23 VEL_CONTROL:inst51|Add4~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.330 ns VEL_CONTROL:inst51\|Add4~27 16 COMB LCCOMB_X35_Y20_N26 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.330 ns; Loc. = LCCOMB_X35_Y20_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~25 VEL_CONTROL:inst51|Add4~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.401 ns VEL_CONTROL:inst51\|Add4~29 17 COMB LCCOMB_X35_Y20_N28 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.401 ns; Loc. = LCCOMB_X35_Y20_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~29'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~27 VEL_CONTROL:inst51|Add4~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 3.547 ns VEL_CONTROL:inst51\|Add4~31 18 COMB LCCOMB_X35_Y20_N30 2 " "Info: 18: + IC(0.000 ns) + CELL(0.146 ns) = 3.547 ns; Loc. = LCCOMB_X35_Y20_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~31'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst51|Add4~29 VEL_CONTROL:inst51|Add4~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.618 ns VEL_CONTROL:inst51\|Add4~33 19 COMB LCCOMB_X35_Y19_N0 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.618 ns; Loc. = LCCOMB_X35_Y19_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~33'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~31 VEL_CONTROL:inst51|Add4~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.689 ns VEL_CONTROL:inst51\|Add4~35 20 COMB LCCOMB_X35_Y19_N2 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.689 ns; Loc. = LCCOMB_X35_Y19_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~35'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~33 VEL_CONTROL:inst51|Add4~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.760 ns VEL_CONTROL:inst51\|Add4~37 21 COMB LCCOMB_X35_Y19_N4 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.760 ns; Loc. = LCCOMB_X35_Y19_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~37'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~35 VEL_CONTROL:inst51|Add4~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.831 ns VEL_CONTROL:inst51\|Add4~39 22 COMB LCCOMB_X35_Y19_N6 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.831 ns; Loc. = LCCOMB_X35_Y19_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~39'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~37 VEL_CONTROL:inst51|Add4~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.902 ns VEL_CONTROL:inst51\|Add4~41 23 COMB LCCOMB_X35_Y19_N8 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.902 ns; Loc. = LCCOMB_X35_Y19_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~41'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~39 VEL_CONTROL:inst51|Add4~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.973 ns VEL_CONTROL:inst51\|Add4~43 24 COMB LCCOMB_X35_Y19_N10 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.973 ns; Loc. = LCCOMB_X35_Y19_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~43'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~41 VEL_CONTROL:inst51|Add4~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.044 ns VEL_CONTROL:inst51\|Add4~45 25 COMB LCCOMB_X35_Y19_N12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 4.044 ns; Loc. = LCCOMB_X35_Y19_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~45'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~43 VEL_CONTROL:inst51|Add4~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.203 ns VEL_CONTROL:inst51\|Add4~47 26 COMB LCCOMB_X35_Y19_N14 2 " "Info: 26: + IC(0.000 ns) + CELL(0.159 ns) = 4.203 ns; Loc. = LCCOMB_X35_Y19_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~47'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add4~45 VEL_CONTROL:inst51|Add4~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.274 ns VEL_CONTROL:inst51\|Add4~49 27 COMB LCCOMB_X35_Y19_N16 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 4.274 ns; Loc. = LCCOMB_X35_Y19_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~49'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~47 VEL_CONTROL:inst51|Add4~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.345 ns VEL_CONTROL:inst51\|Add4~51 28 COMB LCCOMB_X35_Y19_N18 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 4.345 ns; Loc. = LCCOMB_X35_Y19_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~51'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~49 VEL_CONTROL:inst51|Add4~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.416 ns VEL_CONTROL:inst51\|Add4~53 29 COMB LCCOMB_X35_Y19_N20 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 4.416 ns; Loc. = LCCOMB_X35_Y19_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~53'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~51 VEL_CONTROL:inst51|Add4~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.487 ns VEL_CONTROL:inst51\|Add4~55 30 COMB LCCOMB_X35_Y19_N22 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 4.487 ns; Loc. = LCCOMB_X35_Y19_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~55'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~53 VEL_CONTROL:inst51|Add4~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.558 ns VEL_CONTROL:inst51\|Add4~57 31 COMB LCCOMB_X35_Y19_N24 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 4.558 ns; Loc. = LCCOMB_X35_Y19_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~57'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~55 VEL_CONTROL:inst51|Add4~57 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.968 ns VEL_CONTROL:inst51\|Add4~58 32 COMB LCCOMB_X35_Y19_N26 16 " "Info: 32: + IC(0.000 ns) + CELL(0.410 ns) = 4.968 ns; Loc. = LCCOMB_X35_Y19_N26; Fanout = 16; COMB Node = 'VEL_CONTROL:inst51\|Add4~58'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add4~57 VEL_CONTROL:inst51|Add4~58 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.438 ns) 6.199 ns VEL_CONTROL:inst51\|LessThan4~7 33 COMB LCCOMB_X36_Y16_N30 1 " "Info: 33: + IC(0.793 ns) + CELL(0.438 ns) = 6.199 ns; Loc. = LCCOMB_X36_Y16_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan4~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.231 ns" { VEL_CONTROL:inst51|Add4~58 VEL_CONTROL:inst51|LessThan4~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 6.591 ns VEL_CONTROL:inst51\|LessThan4~8 34 COMB LCCOMB_X36_Y16_N28 1 " "Info: 34: + IC(0.243 ns) + CELL(0.149 ns) = 6.591 ns; Loc. = LCCOMB_X36_Y16_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan4~8'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.392 ns" { VEL_CONTROL:inst51|LessThan4~7 VEL_CONTROL:inst51|LessThan4~8 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.149 ns) 6.982 ns VEL_CONTROL:inst51\|LessThan4~9 35 COMB LCCOMB_X36_Y16_N22 29 " "Info: 35: + IC(0.242 ns) + CELL(0.149 ns) = 6.982 ns; Loc. = LCCOMB_X36_Y16_N22; Fanout = 29; COMB Node = 'VEL_CONTROL:inst51\|LessThan4~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.391 ns" { VEL_CONTROL:inst51|LessThan4~8 VEL_CONTROL:inst51|LessThan4~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.150 ns) 7.659 ns VEL_CONTROL:inst51\|VEL_ERR~31 36 COMB LCCOMB_X35_Y16_N2 2 " "Info: 36: + IC(0.527 ns) + CELL(0.150 ns) = 7.659 ns; Loc. = LCCOMB_X35_Y16_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~31'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.677 ns" { VEL_CONTROL:inst51|LessThan4~9 VEL_CONTROL:inst51|VEL_ERR~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.393 ns) 8.796 ns VEL_CONTROL:inst51\|Add6~1 37 COMB LCCOMB_X36_Y14_N0 2 " "Info: 37: + IC(0.744 ns) + CELL(0.393 ns) = 8.796 ns; Loc. = LCCOMB_X36_Y14_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.137 ns" { VEL_CONTROL:inst51|VEL_ERR~31 VEL_CONTROL:inst51|Add6~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.867 ns VEL_CONTROL:inst51\|Add6~3 38 COMB LCCOMB_X36_Y14_N2 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 8.867 ns; Loc. = LCCOMB_X36_Y14_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~1 VEL_CONTROL:inst51|Add6~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.938 ns VEL_CONTROL:inst51\|Add6~5 39 COMB LCCOMB_X36_Y14_N4 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 8.938 ns; Loc. = LCCOMB_X36_Y14_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~3 VEL_CONTROL:inst51|Add6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.009 ns VEL_CONTROL:inst51\|Add6~7 40 COMB LCCOMB_X36_Y14_N6 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 9.009 ns; Loc. = LCCOMB_X36_Y14_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.080 ns VEL_CONTROL:inst51\|Add6~9 41 COMB LCCOMB_X36_Y14_N8 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 9.080 ns; Loc. = LCCOMB_X36_Y14_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.151 ns VEL_CONTROL:inst51\|Add6~11 42 COMB LCCOMB_X36_Y14_N10 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 9.151 ns; Loc. = LCCOMB_X36_Y14_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.222 ns VEL_CONTROL:inst51\|Add6~13 43 COMB LCCOMB_X36_Y14_N12 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 9.222 ns; Loc. = LCCOMB_X36_Y14_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.381 ns VEL_CONTROL:inst51\|Add6~15 44 COMB LCCOMB_X36_Y14_N14 2 " "Info: 44: + IC(0.000 ns) + CELL(0.159 ns) = 9.381 ns; Loc. = LCCOMB_X36_Y14_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.452 ns VEL_CONTROL:inst51\|Add6~17 45 COMB LCCOMB_X36_Y14_N16 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 9.452 ns; Loc. = LCCOMB_X36_Y14_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.523 ns VEL_CONTROL:inst51\|Add6~19 46 COMB LCCOMB_X36_Y14_N18 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 9.523 ns; Loc. = LCCOMB_X36_Y14_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.594 ns VEL_CONTROL:inst51\|Add6~21 47 COMB LCCOMB_X36_Y14_N20 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 9.594 ns; Loc. = LCCOMB_X36_Y14_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.665 ns VEL_CONTROL:inst51\|Add6~23 48 COMB LCCOMB_X36_Y14_N22 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 9.665 ns; Loc. = LCCOMB_X36_Y14_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~23'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.736 ns VEL_CONTROL:inst51\|Add6~25 49 COMB LCCOMB_X36_Y14_N24 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 9.736 ns; Loc. = LCCOMB_X36_Y14_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~25'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.807 ns VEL_CONTROL:inst51\|Add6~27 50 COMB LCCOMB_X36_Y14_N26 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 9.807 ns; Loc. = LCCOMB_X36_Y14_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.878 ns VEL_CONTROL:inst51\|Add6~29 51 COMB LCCOMB_X36_Y14_N28 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 9.878 ns; Loc. = LCCOMB_X36_Y14_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~29'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 10.024 ns VEL_CONTROL:inst51\|Add6~31 52 COMB LCCOMB_X36_Y14_N30 2 " "Info: 52: + IC(0.000 ns) + CELL(0.146 ns) = 10.024 ns; Loc. = LCCOMB_X36_Y14_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~31'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.095 ns VEL_CONTROL:inst51\|Add6~33 53 COMB LCCOMB_X36_Y13_N0 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 10.095 ns; Loc. = LCCOMB_X36_Y13_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~33'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.166 ns VEL_CONTROL:inst51\|Add6~35 54 COMB LCCOMB_X36_Y13_N2 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 10.166 ns; Loc. = LCCOMB_X36_Y13_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~35'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.237 ns VEL_CONTROL:inst51\|Add6~37 55 COMB LCCOMB_X36_Y13_N4 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 10.237 ns; Loc. = LCCOMB_X36_Y13_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~37'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.308 ns VEL_CONTROL:inst51\|Add6~39 56 COMB LCCOMB_X36_Y13_N6 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 10.308 ns; Loc. = LCCOMB_X36_Y13_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~39'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.379 ns VEL_CONTROL:inst51\|Add6~41 57 COMB LCCOMB_X36_Y13_N8 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 10.379 ns; Loc. = LCCOMB_X36_Y13_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~41'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.450 ns VEL_CONTROL:inst51\|Add6~43 58 COMB LCCOMB_X36_Y13_N10 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 10.450 ns; Loc. = LCCOMB_X36_Y13_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~43'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~41 VEL_CONTROL:inst51|Add6~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.521 ns VEL_CONTROL:inst51\|Add6~45 59 COMB LCCOMB_X36_Y13_N12 2 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 10.521 ns; Loc. = LCCOMB_X36_Y13_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~45'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~43 VEL_CONTROL:inst51|Add6~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.680 ns VEL_CONTROL:inst51\|Add6~47 60 COMB LCCOMB_X36_Y13_N14 2 " "Info: 60: + IC(0.000 ns) + CELL(0.159 ns) = 10.680 ns; Loc. = LCCOMB_X36_Y13_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~47'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add6~45 VEL_CONTROL:inst51|Add6~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.751 ns VEL_CONTROL:inst51\|Add6~49 61 COMB LCCOMB_X36_Y13_N16 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 10.751 ns; Loc. = LCCOMB_X36_Y13_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~49'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~47 VEL_CONTROL:inst51|Add6~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.822 ns VEL_CONTROL:inst51\|Add6~51 62 COMB LCCOMB_X36_Y13_N18 2 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 10.822 ns; Loc. = LCCOMB_X36_Y13_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~51'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~49 VEL_CONTROL:inst51|Add6~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.232 ns VEL_CONTROL:inst51\|Add6~52 63 COMB LCCOMB_X36_Y13_N20 3 " "Info: 63: + IC(0.000 ns) + CELL(0.410 ns) = 11.232 ns; Loc. = LCCOMB_X36_Y13_N20; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|Add6~52'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add6~51 VEL_CONTROL:inst51|Add6~52 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.149 ns) 12.063 ns VEL_CONTROL:inst51\|LessThan6~3 64 COMB LCCOMB_X35_Y13_N18 1 " "Info: 64: + IC(0.682 ns) + CELL(0.149 ns) = 12.063 ns; Loc. = LCCOMB_X35_Y13_N18; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan6~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.831 ns" { VEL_CONTROL:inst51|Add6~52 VEL_CONTROL:inst51|LessThan6~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.275 ns) 12.790 ns VEL_CONTROL:inst51\|LessThan6~5 65 COMB LCCOMB_X35_Y13_N30 18 " "Info: 65: + IC(0.452 ns) + CELL(0.275 ns) = 12.790 ns; Loc. = LCCOMB_X35_Y13_N30; Fanout = 18; COMB Node = 'VEL_CONTROL:inst51\|LessThan6~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.727 ns" { VEL_CONTROL:inst51|LessThan6~3 VEL_CONTROL:inst51|LessThan6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.378 ns) 13.442 ns VEL_CONTROL:inst51\|CUM_VEL_ERR~29 66 COMB LCCOMB_X35_Y13_N16 30 " "Info: 66: + IC(0.274 ns) + CELL(0.378 ns) = 13.442 ns; Loc. = LCCOMB_X35_Y13_N16; Fanout = 30; COMB Node = 'VEL_CONTROL:inst51\|CUM_VEL_ERR~29'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.652 ns" { VEL_CONTROL:inst51|LessThan6~5 VEL_CONTROL:inst51|CUM_VEL_ERR~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.150 ns) 14.297 ns VEL_CONTROL:inst51\|CUM_VEL_ERR\[0\]~0 67 COMB LCCOMB_X34_Y13_N8 26 " "Info: 67: + IC(0.705 ns) + CELL(0.150 ns) = 14.297 ns; Loc. = LCCOMB_X34_Y13_N8; Fanout = 26; COMB Node = 'VEL_CONTROL:inst51\|CUM_VEL_ERR\[0\]~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.855 ns" { VEL_CONTROL:inst51|CUM_VEL_ERR~29 VEL_CONTROL:inst51|CUM_VEL_ERR[0]~0 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(2.663 ns) 17.861 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult1~DATAOUT4 68 COMB DSPMULT_X39_Y13_N0 1 " "Info: 68: + IC(0.901 ns) + CELL(2.663 ns) = 17.861 ns; Loc. = DSPMULT_X39_Y13_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult1~DATAOUT4'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.564 ns" { VEL_CONTROL:inst51|CUM_VEL_ERR[0]~0 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT4 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/mult_q3t.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 18.085 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|w248w\[4\] 69 COMB DSPOUT_X39_Y13_N2 2 " "Info: 69: + IC(0.000 ns) + CELL(0.224 ns) = 18.085 ns; Loc. = DSPOUT_X39_Y13_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|w248w\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.224 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT4 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|w248w[4] } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/mult_q3t.tdf" 75 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.414 ns) 19.129 ns VEL_CONTROL:inst51\|Add10~5 70 COMB LCCOMB_X38_Y13_N6 2 " "Info: 70: + IC(0.630 ns) + CELL(0.414 ns) = 19.129 ns; Loc. = LCCOMB_X38_Y13_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.044 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|w248w[4] VEL_CONTROL:inst51|Add10~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.200 ns VEL_CONTROL:inst51\|Add10~7 71 COMB LCCOMB_X38_Y13_N8 2 " "Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 19.200 ns; Loc. = LCCOMB_X38_Y13_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add10~5 VEL_CONTROL:inst51|Add10~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.271 ns VEL_CONTROL:inst51\|Add10~9 72 COMB LCCOMB_X38_Y13_N10 2 " "Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 19.271 ns; Loc. = LCCOMB_X38_Y13_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add10~7 VEL_CONTROL:inst51|Add10~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.342 ns VEL_CONTROL:inst51\|Add10~11 73 COMB LCCOMB_X38_Y13_N12 2 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 19.342 ns; Loc. = LCCOMB_X38_Y13_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add10~9 VEL_CONTROL:inst51|Add10~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 19.501 ns VEL_CONTROL:inst51\|Add10~13 74 COMB LCCOMB_X38_Y13_N14 2 " "Info: 74: + IC(0.000 ns) + CELL(0.159 ns) = 19.501 ns; Loc. = LCCOMB_X38_Y13_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add10~11 VEL_CONTROL:inst51|Add10~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.572 ns VEL_CONTROL:inst51\|Add10~15 75 COMB LCCOMB_X38_Y13_N16 2 " "Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 19.572 ns; Loc. = LCCOMB_X38_Y13_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add10~13 VEL_CONTROL:inst51|Add10~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.643 ns VEL_CONTROL:inst51\|Add10~17 76 COMB LCCOMB_X38_Y13_N18 2 " "Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 19.643 ns; Loc. = LCCOMB_X38_Y13_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add10~15 VEL_CONTROL:inst51|Add10~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.714 ns VEL_CONTROL:inst51\|Add10~19 77 COMB LCCOMB_X38_Y13_N20 2 " "Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 19.714 ns; Loc. = LCCOMB_X38_Y13_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add10~17 VEL_CONTROL:inst51|Add10~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.124 ns VEL_CONTROL:inst51\|Add10~20 78 COMB LCCOMB_X38_Y13_N22 2 " "Info: 78: + IC(0.000 ns) + CELL(0.410 ns) = 20.124 ns; Loc. = LCCOMB_X38_Y13_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~20'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add10~19 VEL_CONTROL:inst51|Add10~20 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.393 ns) 21.169 ns VEL_CONTROL:inst51\|Add11~21 79 COMB LCCOMB_X37_Y13_N22 2 " "Info: 79: + IC(0.652 ns) + CELL(0.393 ns) = 21.169 ns; Loc. = LCCOMB_X37_Y13_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add11~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.045 ns" { VEL_CONTROL:inst51|Add10~20 VEL_CONTROL:inst51|Add11~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 21.579 ns VEL_CONTROL:inst51\|Add11~22 80 COMB LCCOMB_X37_Y13_N24 3 " "Info: 80: + IC(0.000 ns) + CELL(0.410 ns) = 21.579 ns; Loc. = LCCOMB_X37_Y13_N24; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|Add11~22'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add11~21 VEL_CONTROL:inst51|Add11~22 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.242 ns) 22.579 ns VEL_CONTROL:inst51\|LessThan10~6 81 COMB LCCOMB_X37_Y11_N4 1 " "Info: 81: + IC(0.758 ns) + CELL(0.242 ns) = 22.579 ns; Loc. = LCCOMB_X37_Y11_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~6'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.000 ns" { VEL_CONTROL:inst51|Add11~22 VEL_CONTROL:inst51|LessThan10~6 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.245 ns) 23.078 ns VEL_CONTROL:inst51\|LessThan10~7 82 COMB LCCOMB_X37_Y11_N18 1 " "Info: 82: + IC(0.254 ns) + CELL(0.245 ns) = 23.078 ns; Loc. = LCCOMB_X37_Y11_N18; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.499 ns" { VEL_CONTROL:inst51|LessThan10~6 VEL_CONTROL:inst51|LessThan10~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 23.479 ns VEL_CONTROL:inst51\|LessThan10~8 83 COMB LCCOMB_X37_Y11_N0 1 " "Info: 83: + IC(0.251 ns) + CELL(0.150 ns) = 23.479 ns; Loc. = LCCOMB_X37_Y11_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~8'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { VEL_CONTROL:inst51|LessThan10~7 VEL_CONTROL:inst51|LessThan10~8 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.271 ns) 24.486 ns VEL_CONTROL:inst51\|LessThan10~9 84 COMB LCCOMB_X36_Y12_N6 1 " "Info: 84: + IC(0.736 ns) + CELL(0.271 ns) = 24.486 ns; Loc. = LCCOMB_X36_Y12_N6; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.007 ns" { VEL_CONTROL:inst51|LessThan10~8 VEL_CONTROL:inst51|LessThan10~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 25.189 ns VEL_CONTROL:inst51\|LessThan10~10 85 COMB LCCOMB_X36_Y12_N28 10 " "Info: 85: + IC(0.265 ns) + CELL(0.438 ns) = 25.189 ns; Loc. = LCCOMB_X36_Y12_N28; Fanout = 10; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~10'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.703 ns" { VEL_CONTROL:inst51|LessThan10~9 VEL_CONTROL:inst51|LessThan10~10 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.150 ns) 25.620 ns VEL_CONTROL:inst51\|MOTOR_CMD\[5\]~27 86 COMB LCCOMB_X36_Y12_N30 17 " "Info: 86: + IC(0.281 ns) + CELL(0.150 ns) = 25.620 ns; Loc. = LCCOMB_X36_Y12_N30; Fanout = 17; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[5\]~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.431 ns" { VEL_CONTROL:inst51|LessThan10~10 VEL_CONTROL:inst51|MOTOR_CMD[5]~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.437 ns) 26.872 ns VEL_CONTROL:inst51\|MOTOR_CMD\[12\]~12 87 COMB LCCOMB_X37_Y15_N6 1 " "Info: 87: + IC(0.815 ns) + CELL(0.437 ns) = 26.872 ns; Loc. = LCCOMB_X37_Y15_N6; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[12\]~12'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.252 ns" { VEL_CONTROL:inst51|MOTOR_CMD[5]~27 VEL_CONTROL:inst51|MOTOR_CMD[12]~12 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 26.956 ns VEL_CONTROL:inst51\|MOTOR_CMD\[12\] 88 REG LCFF_X37_Y15_N7 2 " "Info: 88: + IC(0.000 ns) + CELL(0.084 ns) = 26.956 ns; Loc. = LCFF_X37_Y15_N7; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[12\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|MOTOR_CMD[12]~12 VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.557 ns ( 57.71 % ) " "Info: Total cell delay = 15.557 ns ( 57.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.399 ns ( 42.29 % ) " "Info: Total interconnect delay = 11.399 ns ( 42.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "26.956 ns" { VEL_CONTROL:inst51|POSITION_INT[0] VEL_CONTROL:inst51|Add3~1 VEL_CONTROL:inst51|Add3~3 VEL_CONTROL:inst51|Add3~5 VEL_CONTROL:inst51|Add3~7 VEL_CONTROL:inst51|Add3~9 VEL_CONTROL:inst51|Add3~11 VEL_CONTROL:inst51|Add3~13 VEL_CONTROL:inst51|Add3~15 VEL_CONTROL:inst51|Add3~17 VEL_CONTROL:inst51|Add3~19 VEL_CONTROL:inst51|Add3~20 VEL_CONTROL:inst51|Add4~21 VEL_CONTROL:inst51|Add4~23 VEL_CONTROL:inst51|Add4~25 VEL_CONTROL:inst51|Add4~27 VEL_CONTROL:inst51|Add4~29 VEL_CONTROL:inst51|Add4~31 VEL_CONTROL:inst51|Add4~33 VEL_CONTROL:inst51|Add4~35 VEL_CONTROL:inst51|Add4~37 VEL_CONTROL:inst51|Add4~39 VEL_CONTROL:inst51|Add4~41 VEL_CONTROL:inst51|Add4~43 VEL_CONTROL:inst51|Add4~45 VEL_CONTROL:inst51|Add4~47 VEL_CONTROL:inst51|Add4~49 VEL_CONTROL:inst51|Add4~51 VEL_CONTROL:inst51|Add4~53 VEL_CONTROL:inst51|Add4~55 VEL_CONTROL:inst51|Add4~57 VEL_CONTROL:inst51|Add4~58 VEL_CONTROL:inst51|LessThan4~7 VEL_CONTROL:inst51|LessThan4~8 VEL_CONTROL:inst51|LessThan4~9 VEL_CONTROL:inst51|VEL_ERR~31 VEL_CONTROL:inst51|Add6~1 VEL_CONTROL:inst51|Add6~3 VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~41 VEL_CONTROL:inst51|Add6~43 VEL_CONTROL:inst51|Add6~45 VEL_CONTROL:inst51|Add6~47 VEL_CONTROL:inst51|Add6~49 VEL_CONTROL:inst51|Add6~51 VEL_CONTROL:inst51|Add6~52 VEL_CONTROL:inst51|LessThan6~3 VEL_CONTROL:inst51|LessThan6~5 VEL_CONTROL:inst51|CUM_VEL_ERR~29 VEL_CONTROL:inst51|CUM_VEL_ERR[0]~0 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT4 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|w248w[4] VEL_CONTROL:inst51|Add10~5 VEL_CONTROL:inst51|Add10~7 VEL_CONTROL:inst51|Add10~9 VEL_CONTROL:inst51|Add10~11 VEL_CONTROL:inst51|Add10~13 VEL_CONTROL:inst51|Add10~15 VEL_CONTROL:inst51|Add10~17 VEL_CONTROL:inst51|Add10~19 VEL_CONTROL:inst51|Add10~20 VEL_CONTROL:inst51|Add11~21 VEL_CONTROL:inst51|Add11~22 VEL_CONTROL:inst51|LessThan10~6 VEL_CONTROL:inst51|LessThan10~7 VEL_CONTROL:inst51|LessThan10~8 VEL_CONTROL:inst51|LessThan10~9 VEL_CONTROL:inst51|LessThan10~10 VEL_CONTROL:inst51|MOTOR_CMD[5]~27 VEL_CONTROL:inst51|MOTOR_CMD[12]~12 VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "26.956 ns" { VEL_CONTROL:inst51|POSITION_INT[0] {} VEL_CONTROL:inst51|Add3~1 {} VEL_CONTROL:inst51|Add3~3 {} VEL_CONTROL:inst51|Add3~5 {} VEL_CONTROL:inst51|Add3~7 {} VEL_CONTROL:inst51|Add3~9 {} VEL_CONTROL:inst51|Add3~11 {} VEL_CONTROL:inst51|Add3~13 {} VEL_CONTROL:inst51|Add3~15 {} VEL_CONTROL:inst51|Add3~17 {} VEL_CONTROL:inst51|Add3~19 {} VEL_CONTROL:inst51|Add3~20 {} VEL_CONTROL:inst51|Add4~21 {} VEL_CONTROL:inst51|Add4~23 {} VEL_CONTROL:inst51|Add4~25 {} VEL_CONTROL:inst51|Add4~27 {} VEL_CONTROL:inst51|Add4~29 {} VEL_CONTROL:inst51|Add4~31 {} VEL_CONTROL:inst51|Add4~33 {} VEL_CONTROL:inst51|Add4~35 {} VEL_CONTROL:inst51|Add4~37 {} VEL_CONTROL:inst51|Add4~39 {} VEL_CONTROL:inst51|Add4~41 {} VEL_CONTROL:inst51|Add4~43 {} VEL_CONTROL:inst51|Add4~45 {} VEL_CONTROL:inst51|Add4~47 {} VEL_CONTROL:inst51|Add4~49 {} VEL_CONTROL:inst51|Add4~51 {} VEL_CONTROL:inst51|Add4~53 {} VEL_CONTROL:inst51|Add4~55 {} VEL_CONTROL:inst51|Add4~57 {} VEL_CONTROL:inst51|Add4~58 {} VEL_CONTROL:inst51|LessThan4~7 {} VEL_CONTROL:inst51|LessThan4~8 {} VEL_CONTROL:inst51|LessThan4~9 {} VEL_CONTROL:inst51|VEL_ERR~31 {} VEL_CONTROL:inst51|Add6~1 {} VEL_CONTROL:inst51|Add6~3 {} VEL_CONTROL:inst51|Add6~5 {} VEL_CONTROL:inst51|Add6~7 {} VEL_CONTROL:inst51|Add6~9 {} VEL_CONTROL:inst51|Add6~11 {} VEL_CONTROL:inst51|Add6~13 {} VEL_CONTROL:inst51|Add6~15 {} VEL_CONTROL:inst51|Add6~17 {} VEL_CONTROL:inst51|Add6~19 {} VEL_CONTROL:inst51|Add6~21 {} VEL_CONTROL:inst51|Add6~23 {} VEL_CONTROL:inst51|Add6~25 {} VEL_CONTROL:inst51|Add6~27 {} VEL_CONTROL:inst51|Add6~29 {} VEL_CONTROL:inst51|Add6~31 {} VEL_CONTROL:inst51|Add6~33 {} VEL_CONTROL:inst51|Add6~35 {} VEL_CONTROL:inst51|Add6~37 {} VEL_CONTROL:inst51|Add6~39 {} VEL_CONTROL:inst51|Add6~41 {} VEL_CONTROL:inst51|Add6~43 {} VEL_CONTROL:inst51|Add6~45 {} VEL_CONTROL:inst51|Add6~47 {} VEL_CONTROL:inst51|Add6~49 {} VEL_CONTROL:inst51|Add6~51 {} VEL_CONTROL:inst51|Add6~52 {} VEL_CONTROL:inst51|LessThan6~3 {} VEL_CONTROL:inst51|LessThan6~5 {} VEL_CONTROL:inst51|CUM_VEL_ERR~29 {} VEL_CONTROL:inst51|CUM_VEL_ERR[0]~0 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT4 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|w248w[4] {} VEL_CONTROL:inst51|Add10~5 {} VEL_CONTROL:inst51|Add10~7 {} VEL_CONTROL:inst51|Add10~9 {} VEL_CONTROL:inst51|Add10~11 {} VEL_CONTROL:inst51|Add10~13 {} VEL_CONTROL:inst51|Add10~15 {} VEL_CONTROL:inst51|Add10~17 {} VEL_CONTROL:inst51|Add10~19 {} VEL_CONTROL:inst51|Add10~20 {} VEL_CONTROL:inst51|Add11~21 {} VEL_CONTROL:inst51|Add11~22 {} VEL_CONTROL:inst51|LessThan10~6 {} VEL_CONTROL:inst51|LessThan10~7 {} VEL_CONTROL:inst51|LessThan10~8 {} VEL_CONTROL:inst51|LessThan10~9 {} VEL_CONTROL:inst51|LessThan10~10 {} VEL_CONTROL:inst51|MOTOR_CMD[5]~27 {} VEL_CONTROL:inst51|MOTOR_CMD[12]~12 {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 0.507ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.687ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.793ns 0.243ns 0.242ns 0.527ns 0.744ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.682ns 0.452ns 0.274ns 0.705ns 0.901ns 0.000ns 0.630ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.652ns 0.000ns 0.758ns 0.254ns 0.251ns 0.736ns 0.265ns 0.281ns 0.815ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.149ns 0.149ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.149ns 0.275ns 0.378ns 0.150ns 2.663ns 0.224ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.410ns 0.242ns 0.245ns 0.150ns 0.271ns 0.438ns 0.150ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.088 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.088 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.021ns 1.630ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.073 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|POSITION_INT[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.073 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|POSITION_INT[0] {} } { 0.000ns 1.091ns 1.021ns 1.630ns 1.007ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "26.956 ns" { VEL_CONTROL:inst51|POSITION_INT[0] VEL_CONTROL:inst51|Add3~1 VEL_CONTROL:inst51|Add3~3 VEL_CONTROL:inst51|Add3~5 VEL_CONTROL:inst51|Add3~7 VEL_CONTROL:inst51|Add3~9 VEL_CONTROL:inst51|Add3~11 VEL_CONTROL:inst51|Add3~13 VEL_CONTROL:inst51|Add3~15 VEL_CONTROL:inst51|Add3~17 VEL_CONTROL:inst51|Add3~19 VEL_CONTROL:inst51|Add3~20 VEL_CONTROL:inst51|Add4~21 VEL_CONTROL:inst51|Add4~23 VEL_CONTROL:inst51|Add4~25 VEL_CONTROL:inst51|Add4~27 VEL_CONTROL:inst51|Add4~29 VEL_CONTROL:inst51|Add4~31 VEL_CONTROL:inst51|Add4~33 VEL_CONTROL:inst51|Add4~35 VEL_CONTROL:inst51|Add4~37 VEL_CONTROL:inst51|Add4~39 VEL_CONTROL:inst51|Add4~41 VEL_CONTROL:inst51|Add4~43 VEL_CONTROL:inst51|Add4~45 VEL_CONTROL:inst51|Add4~47 VEL_CONTROL:inst51|Add4~49 VEL_CONTROL:inst51|Add4~51 VEL_CONTROL:inst51|Add4~53 VEL_CONTROL:inst51|Add4~55 VEL_CONTROL:inst51|Add4~57 VEL_CONTROL:inst51|Add4~58 VEL_CONTROL:inst51|LessThan4~7 VEL_CONTROL:inst51|LessThan4~8 VEL_CONTROL:inst51|LessThan4~9 VEL_CONTROL:inst51|VEL_ERR~31 VEL_CONTROL:inst51|Add6~1 VEL_CONTROL:inst51|Add6~3 VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~41 VEL_CONTROL:inst51|Add6~43 VEL_CONTROL:inst51|Add6~45 VEL_CONTROL:inst51|Add6~47 VEL_CONTROL:inst51|Add6~49 VEL_CONTROL:inst51|Add6~51 VEL_CONTROL:inst51|Add6~52 VEL_CONTROL:inst51|LessThan6~3 VEL_CONTROL:inst51|LessThan6~5 VEL_CONTROL:inst51|CUM_VEL_ERR~29 VEL_CONTROL:inst51|CUM_VEL_ERR[0]~0 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT4 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|w248w[4] VEL_CONTROL:inst51|Add10~5 VEL_CONTROL:inst51|Add10~7 VEL_CONTROL:inst51|Add10~9 VEL_CONTROL:inst51|Add10~11 VEL_CONTROL:inst51|Add10~13 VEL_CONTROL:inst51|Add10~15 VEL_CONTROL:inst51|Add10~17 VEL_CONTROL:inst51|Add10~19 VEL_CONTROL:inst51|Add10~20 VEL_CONTROL:inst51|Add11~21 VEL_CONTROL:inst51|Add11~22 VEL_CONTROL:inst51|LessThan10~6 VEL_CONTROL:inst51|LessThan10~7 VEL_CONTROL:inst51|LessThan10~8 VEL_CONTROL:inst51|LessThan10~9 VEL_CONTROL:inst51|LessThan10~10 VEL_CONTROL:inst51|MOTOR_CMD[5]~27 VEL_CONTROL:inst51|MOTOR_CMD[12]~12 VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "26.956 ns" { VEL_CONTROL:inst51|POSITION_INT[0] {} VEL_CONTROL:inst51|Add3~1 {} VEL_CONTROL:inst51|Add3~3 {} VEL_CONTROL:inst51|Add3~5 {} VEL_CONTROL:inst51|Add3~7 {} VEL_CONTROL:inst51|Add3~9 {} VEL_CONTROL:inst51|Add3~11 {} VEL_CONTROL:inst51|Add3~13 {} VEL_CONTROL:inst51|Add3~15 {} VEL_CONTROL:inst51|Add3~17 {} VEL_CONTROL:inst51|Add3~19 {} VEL_CONTROL:inst51|Add3~20 {} VEL_CONTROL:inst51|Add4~21 {} VEL_CONTROL:inst51|Add4~23 {} VEL_CONTROL:inst51|Add4~25 {} VEL_CONTROL:inst51|Add4~27 {} VEL_CONTROL:inst51|Add4~29 {} VEL_CONTROL:inst51|Add4~31 {} VEL_CONTROL:inst51|Add4~33 {} VEL_CONTROL:inst51|Add4~35 {} VEL_CONTROL:inst51|Add4~37 {} VEL_CONTROL:inst51|Add4~39 {} VEL_CONTROL:inst51|Add4~41 {} VEL_CONTROL:inst51|Add4~43 {} VEL_CONTROL:inst51|Add4~45 {} VEL_CONTROL:inst51|Add4~47 {} VEL_CONTROL:inst51|Add4~49 {} VEL_CONTROL:inst51|Add4~51 {} VEL_CONTROL:inst51|Add4~53 {} VEL_CONTROL:inst51|Add4~55 {} VEL_CONTROL:inst51|Add4~57 {} VEL_CONTROL:inst51|Add4~58 {} VEL_CONTROL:inst51|LessThan4~7 {} VEL_CONTROL:inst51|LessThan4~8 {} VEL_CONTROL:inst51|LessThan4~9 {} VEL_CONTROL:inst51|VEL_ERR~31 {} VEL_CONTROL:inst51|Add6~1 {} VEL_CONTROL:inst51|Add6~3 {} VEL_CONTROL:inst51|Add6~5 {} VEL_CONTROL:inst51|Add6~7 {} VEL_CONTROL:inst51|Add6~9 {} VEL_CONTROL:inst51|Add6~11 {} VEL_CONTROL:inst51|Add6~13 {} VEL_CONTROL:inst51|Add6~15 {} VEL_CONTROL:inst51|Add6~17 {} VEL_CONTROL:inst51|Add6~19 {} VEL_CONTROL:inst51|Add6~21 {} VEL_CONTROL:inst51|Add6~23 {} VEL_CONTROL:inst51|Add6~25 {} VEL_CONTROL:inst51|Add6~27 {} VEL_CONTROL:inst51|Add6~29 {} VEL_CONTROL:inst51|Add6~31 {} VEL_CONTROL:inst51|Add6~33 {} VEL_CONTROL:inst51|Add6~35 {} VEL_CONTROL:inst51|Add6~37 {} VEL_CONTROL:inst51|Add6~39 {} VEL_CONTROL:inst51|Add6~41 {} VEL_CONTROL:inst51|Add6~43 {} VEL_CONTROL:inst51|Add6~45 {} VEL_CONTROL:inst51|Add6~47 {} VEL_CONTROL:inst51|Add6~49 {} VEL_CONTROL:inst51|Add6~51 {} VEL_CONTROL:inst51|Add6~52 {} VEL_CONTROL:inst51|LessThan6~3 {} VEL_CONTROL:inst51|LessThan6~5 {} VEL_CONTROL:inst51|CUM_VEL_ERR~29 {} VEL_CONTROL:inst51|CUM_VEL_ERR[0]~0 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT4 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|w248w[4] {} VEL_CONTROL:inst51|Add10~5 {} VEL_CONTROL:inst51|Add10~7 {} VEL_CONTROL:inst51|Add10~9 {} VEL_CONTROL:inst51|Add10~11 {} VEL_CONTROL:inst51|Add10~13 {} VEL_CONTROL:inst51|Add10~15 {} VEL_CONTROL:inst51|Add10~17 {} VEL_CONTROL:inst51|Add10~19 {} VEL_CONTROL:inst51|Add10~20 {} VEL_CONTROL:inst51|Add11~21 {} VEL_CONTROL:inst51|Add11~22 {} VEL_CONTROL:inst51|LessThan10~6 {} VEL_CONTROL:inst51|LessThan10~7 {} VEL_CONTROL:inst51|LessThan10~8 {} VEL_CONTROL:inst51|LessThan10~9 {} VEL_CONTROL:inst51|LessThan10~10 {} VEL_CONTROL:inst51|MOTOR_CMD[5]~27 {} VEL_CONTROL:inst51|MOTOR_CMD[12]~12 {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 0.507ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.687ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.793ns 0.243ns 0.242ns 0.527ns 0.744ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.682ns 0.452ns 0.274ns 0.705ns 0.901ns 0.000ns 0.630ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.652ns 0.000ns 0.758ns 0.254ns 0.251ns 0.736ns 0.265ns 0.281ns 0.815ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.149ns 0.149ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.149ns 0.275ns 0.378ns 0.150ns 2.663ns 0.224ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.410ns 0.242ns 0.245ns 0.150ns 0.271ns 0.438ns 0.150ns 0.437ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'altpll0:inst\|altpll:altpll_component\|_clk1' 1663 " "Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst\|altpll:altpll_component\|_clk1' along 1663 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst52\|MOTOR_CMD\[10\] register VEL_CONTROL:inst52\|MOTOR_PHASE 744 ps " "Info: Slack time is 744 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst52\|MOTOR_CMD\[10\]\" and destination register \"VEL_CONTROL:inst52\|MOTOR_PHASE\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.360 ns + Largest register register " "Info: + Largest register to register requirement is 6.360 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.426 ns + Largest " "Info: + Largest clock skew is -3.426 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 0.276 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 0.276 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 0.276 ns VEL_CONTROL:inst52\|MOTOR_PHASE 3 REG LCFF_X33_Y23_N1 1 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 0.276 ns; Loc. = LCFF_X33_Y23_N1; Fanout = 1; REG Node = 'VEL_CONTROL:inst52\|MOTOR_PHASE'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.543 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.39 % ) " "Info: Total cell delay = 0.537 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.097 ns ( 79.61 % ) " "Info: Total interconnect delay = 2.097 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.276 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.276 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 3.702 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 3.702 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.787 ns) 0.541 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X41_Y22_N21 4 " "Info: 3: + IC(1.021 ns) + CELL(0.787 ns) = 0.541 ns; Loc. = LCFF_X41_Y22_N21; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.808 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.000 ns) 2.171 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G5 410 " "Info: 4: + IC(1.630 ns) + CELL(0.000 ns) = 2.171 ns; Loc. = CLKCTRL_G5; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.630 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.537 ns) 3.702 ns VEL_CONTROL:inst52\|MOTOR_CMD\[10\] 5 REG LCFF_X36_Y23_N21 2 " "Info: 5: + IC(0.994 ns) + CELL(0.537 ns) = 3.702 ns; Loc. = LCFF_X36_Y23_N21; Fanout = 2; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[10\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.531 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[10] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.85 % ) " "Info: Total cell delay = 1.324 ns ( 21.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.736 ns ( 78.15 % ) " "Info: Total interconnect delay = 4.736 ns ( 78.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.702 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[10] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.702 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[10] {} } { 0.000ns 1.091ns 1.021ns 1.630ns 0.994ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.276 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.276 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.702 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[10] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.702 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[10] {} } { 0.000ns 1.091ns 1.021ns 1.630ns 0.994ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.276 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.276 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.702 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[10] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.702 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[10] {} } { 0.000ns 1.091ns 1.021ns 1.630ns 0.994ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.616 ns - Longest register register " "Info: - Longest register to register delay is 5.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst52\|MOTOR_CMD\[10\] 1 REG LCFF_X36_Y23_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y23_N21; Fanout = 2; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[10\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst52|MOTOR_CMD[10] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.438 ns) 0.776 ns VEL_CONTROL:inst52\|WideOr0~2 2 COMB LCCOMB_X36_Y23_N28 1 " "Info: 2: + IC(0.338 ns) + CELL(0.438 ns) = 0.776 ns; Loc. = LCCOMB_X36_Y23_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|WideOr0~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.776 ns" { VEL_CONTROL:inst52|MOTOR_CMD[10] VEL_CONTROL:inst52|WideOr0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.242 ns) 1.680 ns VEL_CONTROL:inst52\|WideOr0~3 3 COMB LCCOMB_X34_Y23_N0 1 " "Info: 3: + IC(0.662 ns) + CELL(0.242 ns) = 1.680 ns; Loc. = LCCOMB_X34_Y23_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|WideOr0~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.904 ns" { VEL_CONTROL:inst52|WideOr0~2 VEL_CONTROL:inst52|WideOr0~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.393 ns) 2.326 ns VEL_CONTROL:inst52\|Add12~1 4 COMB LCCOMB_X34_Y23_N4 2 " "Info: 4: + IC(0.253 ns) + CELL(0.393 ns) = 2.326 ns; Loc. = LCCOMB_X34_Y23_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.646 ns" { VEL_CONTROL:inst52|WideOr0~3 VEL_CONTROL:inst52|Add12~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.397 ns VEL_CONTROL:inst52\|Add12~3 5 COMB LCCOMB_X34_Y23_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.397 ns; Loc. = LCCOMB_X34_Y23_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add12~1 VEL_CONTROL:inst52|Add12~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.468 ns VEL_CONTROL:inst52\|Add12~5 6 COMB LCCOMB_X34_Y23_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.468 ns; Loc. = LCCOMB_X34_Y23_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add12~3 VEL_CONTROL:inst52|Add12~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.539 ns VEL_CONTROL:inst52\|Add12~7 7 COMB LCCOMB_X34_Y23_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.539 ns; Loc. = LCCOMB_X34_Y23_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add12~5 VEL_CONTROL:inst52|Add12~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.610 ns VEL_CONTROL:inst52\|Add12~9 8 COMB LCCOMB_X34_Y23_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.610 ns; Loc. = LCCOMB_X34_Y23_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add12~7 VEL_CONTROL:inst52|Add12~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.769 ns VEL_CONTROL:inst52\|Add12~11 9 COMB LCCOMB_X34_Y23_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 2.769 ns; Loc. = LCCOMB_X34_Y23_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add12~9 VEL_CONTROL:inst52|Add12~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.840 ns VEL_CONTROL:inst52\|Add12~13 10 COMB LCCOMB_X34_Y23_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.840 ns; Loc. = LCCOMB_X34_Y23_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add12~11 VEL_CONTROL:inst52|Add12~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.911 ns VEL_CONTROL:inst52\|Add12~15 11 COMB LCCOMB_X34_Y23_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.911 ns; Loc. = LCCOMB_X34_Y23_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add12~13 VEL_CONTROL:inst52|Add12~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.982 ns VEL_CONTROL:inst52\|Add12~17 12 COMB LCCOMB_X34_Y23_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.982 ns; Loc. = LCCOMB_X34_Y23_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add12~15 VEL_CONTROL:inst52|Add12~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.053 ns VEL_CONTROL:inst52\|Add12~19 13 COMB LCCOMB_X34_Y23_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.053 ns; Loc. = LCCOMB_X34_Y23_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add12~17 VEL_CONTROL:inst52|Add12~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.463 ns VEL_CONTROL:inst52\|Add12~20 14 COMB LCCOMB_X34_Y23_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 3.463 ns; Loc. = LCCOMB_X34_Y23_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~20'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add12~19 VEL_CONTROL:inst52|Add12~20 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.415 ns) 4.340 ns VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~1 15 COMB LCCOMB_X33_Y23_N4 1 " "Info: 15: + IC(0.462 ns) + CELL(0.415 ns) = 4.340 ns; Loc. = LCCOMB_X33_Y23_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.877 ns" { VEL_CONTROL:inst52|Add12~20 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~1 } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/cmpr_a2i.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 4.863 ns VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~4 16 COMB LCCOMB_X33_Y23_N30 1 " "Info: 16: + IC(0.248 ns) + CELL(0.275 ns) = 4.863 ns; Loc. = LCCOMB_X33_Y23_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~4'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.523 ns" { VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~1 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/cmpr_a2i.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.419 ns) 5.532 ns VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb 17 COMB LCCOMB_X33_Y23_N0 1 " "Info: 17: + IC(0.250 ns) + CELL(0.419 ns) = 5.532 ns; Loc. = LCCOMB_X33_Y23_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.669 ns" { VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/cmpr_a2i.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.616 ns VEL_CONTROL:inst52\|MOTOR_PHASE 18 REG LCFF_X33_Y23_N1 1 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 5.616 ns; Loc. = LCFF_X33_Y23_N1; Fanout = 1; REG Node = 'VEL_CONTROL:inst52\|MOTOR_PHASE'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.403 ns ( 60.59 % ) " "Info: Total cell delay = 3.403 ns ( 60.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.213 ns ( 39.41 % ) " "Info: Total interconnect delay = 2.213 ns ( 39.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.616 ns" { VEL_CONTROL:inst52|MOTOR_CMD[10] VEL_CONTROL:inst52|WideOr0~2 VEL_CONTROL:inst52|WideOr0~3 VEL_CONTROL:inst52|Add12~1 VEL_CONTROL:inst52|Add12~3 VEL_CONTROL:inst52|Add12~5 VEL_CONTROL:inst52|Add12~7 VEL_CONTROL:inst52|Add12~9 VEL_CONTROL:inst52|Add12~11 VEL_CONTROL:inst52|Add12~13 VEL_CONTROL:inst52|Add12~15 VEL_CONTROL:inst52|Add12~17 VEL_CONTROL:inst52|Add12~19 VEL_CONTROL:inst52|Add12~20 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~1 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.616 ns" { VEL_CONTROL:inst52|MOTOR_CMD[10] {} VEL_CONTROL:inst52|WideOr0~2 {} VEL_CONTROL:inst52|WideOr0~3 {} VEL_CONTROL:inst52|Add12~1 {} VEL_CONTROL:inst52|Add12~3 {} VEL_CONTROL:inst52|Add12~5 {} VEL_CONTROL:inst52|Add12~7 {} VEL_CONTROL:inst52|Add12~9 {} VEL_CONTROL:inst52|Add12~11 {} VEL_CONTROL:inst52|Add12~13 {} VEL_CONTROL:inst52|Add12~15 {} VEL_CONTROL:inst52|Add12~17 {} VEL_CONTROL:inst52|Add12~19 {} VEL_CONTROL:inst52|Add12~20 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~1 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 0.338ns 0.662ns 0.253ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.462ns 0.248ns 0.250ns 0.000ns } { 0.000ns 0.438ns 0.242ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.415ns 0.275ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.276 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.276 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.702 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[10] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.702 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[10] {} } { 0.000ns 1.091ns 1.021ns 1.630ns 0.994ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.616 ns" { VEL_CONTROL:inst52|MOTOR_CMD[10] VEL_CONTROL:inst52|WideOr0~2 VEL_CONTROL:inst52|WideOr0~3 VEL_CONTROL:inst52|Add12~1 VEL_CONTROL:inst52|Add12~3 VEL_CONTROL:inst52|Add12~5 VEL_CONTROL:inst52|Add12~7 VEL_CONTROL:inst52|Add12~9 VEL_CONTROL:inst52|Add12~11 VEL_CONTROL:inst52|Add12~13 VEL_CONTROL:inst52|Add12~15 VEL_CONTROL:inst52|Add12~17 VEL_CONTROL:inst52|Add12~19 VEL_CONTROL:inst52|Add12~20 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~1 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.616 ns" { VEL_CONTROL:inst52|MOTOR_CMD[10] {} VEL_CONTROL:inst52|WideOr0~2 {} VEL_CONTROL:inst52|WideOr0~3 {} VEL_CONTROL:inst52|Add12~1 {} VEL_CONTROL:inst52|Add12~3 {} VEL_CONTROL:inst52|Add12~5 {} VEL_CONTROL:inst52|Add12~7 {} VEL_CONTROL:inst52|Add12~9 {} VEL_CONTROL:inst52|Add12~11 {} VEL_CONTROL:inst52|Add12~13 {} VEL_CONTROL:inst52|Add12~15 {} VEL_CONTROL:inst52|Add12~17 {} VEL_CONTROL:inst52|Add12~19 {} VEL_CONTROL:inst52|Add12~20 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~1 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 0.338ns 0.662ns 0.253ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.462ns 0.248ns 0.250ns 0.000ns } { 0.000ns 0.438ns 0.242ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.415ns 0.275ns 0.419ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW\[17\] " "Info: No valid register-to-register data paths exist for clock \"SW\[17\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AUD_DACLR register DAC_BEEP:inst35\|phase\[0\] register DAC_BEEP:inst35\|phase\[10\] 284.98 MHz 3.509 ns Internal " "Info: Clock \"AUD_DACLR\" has Internal fmax of 284.98 MHz between source register \"DAC_BEEP:inst35\|phase\[0\]\" and destination register \"DAC_BEEP:inst35\|phase\[10\]\" (period= 3.509 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.295 ns + Longest register register " "Info: + Longest register to register delay is 3.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst35\|phase\[0\] 1 REG LCFF_X2_Y35_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y35_N31; Fanout = 2; REG Node = 'DAC_BEEP:inst35\|phase\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|phase[0] } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.393 ns) 1.120 ns DAC_BEEP:inst35\|phase\[0\]~12 2 COMB LCCOMB_X5_Y35_N8 2 " "Info: 2: + IC(0.727 ns) + CELL(0.393 ns) = 1.120 ns; Loc. = LCCOMB_X5_Y35_N8; Fanout = 2; COMB Node = 'DAC_BEEP:inst35\|phase\[0\]~12'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.120 ns" { DAC_BEEP:inst35|phase[0] DAC_BEEP:inst35|phase[0]~12 } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.191 ns DAC_BEEP:inst35\|phase\[1\]~14 3 COMB LCCOMB_X5_Y35_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.191 ns; Loc. = LCCOMB_X5_Y35_N10; Fanout = 2; COMB Node = 'DAC_BEEP:inst35\|phase\[1\]~14'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { DAC_BEEP:inst35|phase[0]~12 DAC_BEEP:inst35|phase[1]~14 } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.262 ns DAC_BEEP:inst35\|phase\[2\]~16 4 COMB LCCOMB_X5_Y35_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.262 ns; Loc. = LCCOMB_X5_Y35_N12; Fanout = 2; COMB Node = 'DAC_BEEP:inst35\|phase\[2\]~16'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { DAC_BEEP:inst35|phase[1]~14 DAC_BEEP:inst35|phase[2]~16 } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.421 ns DAC_BEEP:inst35\|phase\[3\]~18 5 COMB LCCOMB_X5_Y35_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.421 ns; Loc. = LCCOMB_X5_Y35_N14; Fanout = 2; COMB Node = 'DAC_BEEP:inst35\|phase\[3\]~18'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { DAC_BEEP:inst35|phase[2]~16 DAC_BEEP:inst35|phase[3]~18 } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.492 ns DAC_BEEP:inst35\|phase\[4\]~20 6 COMB LCCOMB_X5_Y35_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.492 ns; Loc. = LCCOMB_X5_Y35_N16; Fanout = 2; COMB Node = 'DAC_BEEP:inst35\|phase\[4\]~20'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { DAC_BEEP:inst35|phase[3]~18 DAC_BEEP:inst35|phase[4]~20 } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.563 ns DAC_BEEP:inst35\|phase\[5\]~22 7 COMB LCCOMB_X5_Y35_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.563 ns; Loc. = LCCOMB_X5_Y35_N18; Fanout = 2; COMB Node = 'DAC_BEEP:inst35\|phase\[5\]~22'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { DAC_BEEP:inst35|phase[4]~20 DAC_BEEP:inst35|phase[5]~22 } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.634 ns DAC_BEEP:inst35\|phase\[6\]~24 8 COMB LCCOMB_X5_Y35_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.634 ns; Loc. = LCCOMB_X5_Y35_N20; Fanout = 2; COMB Node = 'DAC_BEEP:inst35\|phase\[6\]~24'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { DAC_BEEP:inst35|phase[5]~22 DAC_BEEP:inst35|phase[6]~24 } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.705 ns DAC_BEEP:inst35\|phase\[7\]~26 9 COMB LCCOMB_X5_Y35_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.705 ns; Loc. = LCCOMB_X5_Y35_N22; Fanout = 2; COMB Node = 'DAC_BEEP:inst35\|phase\[7\]~26'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { DAC_BEEP:inst35|phase[6]~24 DAC_BEEP:inst35|phase[7]~26 } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.776 ns DAC_BEEP:inst35\|phase\[8\]~28 10 COMB LCCOMB_X5_Y35_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.776 ns; Loc. = LCCOMB_X5_Y35_N24; Fanout = 2; COMB Node = 'DAC_BEEP:inst35\|phase\[8\]~28'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { DAC_BEEP:inst35|phase[7]~26 DAC_BEEP:inst35|phase[8]~28 } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.847 ns DAC_BEEP:inst35\|phase\[9\]~30 11 COMB LCCOMB_X5_Y35_N26 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.847 ns; Loc. = LCCOMB_X5_Y35_N26; Fanout = 1; COMB Node = 'DAC_BEEP:inst35\|phase\[9\]~30'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { DAC_BEEP:inst35|phase[8]~28 DAC_BEEP:inst35|phase[9]~30 } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.257 ns DAC_BEEP:inst35\|phase\[10\]~31 12 COMB LCCOMB_X5_Y35_N28 1 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 2.257 ns; Loc. = LCCOMB_X5_Y35_N28; Fanout = 1; COMB Node = 'DAC_BEEP:inst35\|phase\[10\]~31'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { DAC_BEEP:inst35|phase[9]~30 DAC_BEEP:inst35|phase[10]~31 } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.366 ns) 3.295 ns DAC_BEEP:inst35\|phase\[10\] 13 REG LCFF_X2_Y35_N21 3 " "Info: 13: + IC(0.672 ns) + CELL(0.366 ns) = 3.295 ns; Loc. = LCFF_X2_Y35_N21; Fanout = 3; REG Node = 'DAC_BEEP:inst35\|phase\[10\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.038 ns" { DAC_BEEP:inst35|phase[10]~31 DAC_BEEP:inst35|phase[10] } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.896 ns ( 57.54 % ) " "Info: Total cell delay = 1.896 ns ( 57.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.399 ns ( 42.46 % ) " "Info: Total interconnect delay = 1.399 ns ( 42.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.295 ns" { DAC_BEEP:inst35|phase[0] DAC_BEEP:inst35|phase[0]~12 DAC_BEEP:inst35|phase[1]~14 DAC_BEEP:inst35|phase[2]~16 DAC_BEEP:inst35|phase[3]~18 DAC_BEEP:inst35|phase[4]~20 DAC_BEEP:inst35|phase[5]~22 DAC_BEEP:inst35|phase[6]~24 DAC_BEEP:inst35|phase[7]~26 DAC_BEEP:inst35|phase[8]~28 DAC_BEEP:inst35|phase[9]~30 DAC_BEEP:inst35|phase[10]~31 DAC_BEEP:inst35|phase[10] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.295 ns" { DAC_BEEP:inst35|phase[0] {} DAC_BEEP:inst35|phase[0]~12 {} DAC_BEEP:inst35|phase[1]~14 {} DAC_BEEP:inst35|phase[2]~16 {} DAC_BEEP:inst35|phase[3]~18 {} DAC_BEEP:inst35|phase[4]~20 {} DAC_BEEP:inst35|phase[5]~22 {} DAC_BEEP:inst35|phase[6]~24 {} DAC_BEEP:inst35|phase[7]~26 {} DAC_BEEP:inst35|phase[8]~28 {} DAC_BEEP:inst35|phase[9]~30 {} DAC_BEEP:inst35|phase[10]~31 {} DAC_BEEP:inst35|phase[10] {} } { 0.000ns 0.727ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.672ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR destination 2.391 ns + Shortest register " "Info: + Shortest clock path from clock \"AUD_DACLR\" to destination register is 2.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 2208 -8 160 2224 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.537 ns) 2.391 ns DAC_BEEP:inst35\|phase\[10\] 2 REG LCFF_X2_Y35_N21 3 " "Info: 2: + IC(0.994 ns) + CELL(0.537 ns) = 2.391 ns; Loc. = LCFF_X2_Y35_N21; Fanout = 3; REG Node = 'DAC_BEEP:inst35\|phase\[10\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.531 ns" { AUD_DACLR DAC_BEEP:inst35|phase[10] } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 58.43 % ) " "Info: Total cell delay = 1.397 ns ( 58.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 41.57 % ) " "Info: Total interconnect delay = 0.994 ns ( 41.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.391 ns" { AUD_DACLR DAC_BEEP:inst35|phase[10] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.391 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[10] {} } { 0.000ns 0.000ns 0.994ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR source 2.391 ns - Longest register " "Info: - Longest clock path from clock \"AUD_DACLR\" to source register is 2.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 2208 -8 160 2224 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.537 ns) 2.391 ns DAC_BEEP:inst35\|phase\[0\] 2 REG LCFF_X2_Y35_N31 2 " "Info: 2: + IC(0.994 ns) + CELL(0.537 ns) = 2.391 ns; Loc. = LCFF_X2_Y35_N31; Fanout = 2; REG Node = 'DAC_BEEP:inst35\|phase\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.531 ns" { AUD_DACLR DAC_BEEP:inst35|phase[0] } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 58.43 % ) " "Info: Total cell delay = 1.397 ns ( 58.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 41.57 % ) " "Info: Total interconnect delay = 0.994 ns ( 41.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.391 ns" { AUD_DACLR DAC_BEEP:inst35|phase[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.391 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[0] {} } { 0.000ns 0.000ns 0.994ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.391 ns" { AUD_DACLR DAC_BEEP:inst35|phase[10] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.391 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[10] {} } { 0.000ns 0.000ns 0.994ns } { 0.000ns 0.860ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.391 ns" { AUD_DACLR DAC_BEEP:inst35|phase[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.391 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[0] {} } { 0.000ns 0.000ns 0.994ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.295 ns" { DAC_BEEP:inst35|phase[0] DAC_BEEP:inst35|phase[0]~12 DAC_BEEP:inst35|phase[1]~14 DAC_BEEP:inst35|phase[2]~16 DAC_BEEP:inst35|phase[3]~18 DAC_BEEP:inst35|phase[4]~20 DAC_BEEP:inst35|phase[5]~22 DAC_BEEP:inst35|phase[6]~24 DAC_BEEP:inst35|phase[7]~26 DAC_BEEP:inst35|phase[8]~28 DAC_BEEP:inst35|phase[9]~30 DAC_BEEP:inst35|phase[10]~31 DAC_BEEP:inst35|phase[10] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.295 ns" { DAC_BEEP:inst35|phase[0] {} DAC_BEEP:inst35|phase[0]~12 {} DAC_BEEP:inst35|phase[1]~14 {} DAC_BEEP:inst35|phase[2]~16 {} DAC_BEEP:inst35|phase[3]~18 {} DAC_BEEP:inst35|phase[4]~20 {} DAC_BEEP:inst35|phase[5]~22 {} DAC_BEEP:inst35|phase[6]~24 {} DAC_BEEP:inst35|phase[7]~26 {} DAC_BEEP:inst35|phase[8]~28 {} DAC_BEEP:inst35|phase[9]~30 {} DAC_BEEP:inst35|phase[10]~31 {} DAC_BEEP:inst35|phase[10] {} } { 0.000ns 0.727ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.672ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.366ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.391 ns" { AUD_DACLR DAC_BEEP:inst35|phase[10] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.391 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[10] {} } { 0.000ns 0.000ns 0.994ns } { 0.000ns 0.860ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.391 ns" { AUD_DACLR DAC_BEEP:inst35|phase[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.391 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[0] {} } { 0.000ns 0.000ns 0.994ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "AUD_BCLK register register DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[14\] DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[15\] 450.05 MHz Internal " "Info: Clock \"AUD_BCLK\" Internal fmax is restricted to 450.05 MHz between source register \"DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[14\]\" and destination register \"DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[15\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.918 ns + Longest register register " "Info: + Longest register to register delay is 1.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[14\] 1 REG LCFF_X2_Y35_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y35_N27; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[14\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.420 ns) 0.907 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|_~16 2 COMB LCCOMB_X3_Y35_N18 1 " "Info: 2: + IC(0.487 ns) + CELL(0.420 ns) = 0.907 ns; Loc. = LCCOMB_X3_Y35_N18; Fanout = 1; COMB Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|_~16'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.907 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~16 } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DAC_BEEP.vhd" 56 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.366 ns) 1.918 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[15\] 3 REG LCFF_X1_Y35_N23 1 " "Info: 3: + IC(0.645 ns) + CELL(0.366 ns) = 1.918 ns; Loc. = LCFF_X1_Y35_N23; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[15\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.011 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~16 DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.786 ns ( 40.98 % ) " "Info: Total cell delay = 0.786 ns ( 40.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 59.02 % ) " "Info: Total interconnect delay = 1.132 ns ( 59.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.918 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~16 DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.918 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~16 {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] {} } { 0.000ns 0.487ns 0.645ns } { 0.000ns 0.420ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK destination 2.367 ns + Shortest register " "Info: + Shortest clock path from clock \"AUD_BCLK\" to destination register is 2.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 32 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 2224 -8 160 2240 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.537 ns) 2.367 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[15\] 2 REG LCFF_X1_Y35_N23 1 " "Info: 2: + IC(0.960 ns) + CELL(0.537 ns) = 2.367 ns; Loc. = LCFF_X1_Y35_N23; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[15\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.497 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 59.44 % ) " "Info: Total cell delay = 1.407 ns ( 59.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 40.56 % ) " "Info: Total interconnect delay = 0.960 ns ( 40.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.367 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.367 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] {} } { 0.000ns 0.000ns 0.960ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK source 2.371 ns - Longest register " "Info: - Longest clock path from clock \"AUD_BCLK\" to source register is 2.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 32 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 2224 -8 160 2240 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.537 ns) 2.371 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[14\] 2 REG LCFF_X2_Y35_N27 1 " "Info: 2: + IC(0.964 ns) + CELL(0.537 ns) = 2.371 ns; Loc. = LCFF_X2_Y35_N27; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[14\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.501 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 59.34 % ) " "Info: Total cell delay = 1.407 ns ( 59.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.964 ns ( 40.66 % ) " "Info: Total interconnect delay = 0.964 ns ( 40.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.371 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.371 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] {} } { 0.000ns 0.000ns 0.964ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.367 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.367 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] {} } { 0.000ns 0.000ns 0.960ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.371 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.371 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] {} } { 0.000ns 0.000ns 0.964ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.918 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~16 DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.918 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~16 {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] {} } { 0.000ns 0.487ns 0.645ns } { 0.000ns 0.420ns 0.366ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.367 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.367 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] {} } { 0.000ns 0.000ns 0.960ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.371 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.371 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] {} } { 0.000ns 0.000ns 0.964ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\" and destination register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 1 REG LCFF_X25_Y20_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y20_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2 2 COMB LCCOMB_X25_Y20_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X25_Y20_N6; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X25_Y20_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X25_Y20_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.640 ns + Longest register " "Info: + Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.640 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X25_Y20_N7 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X25_Y20_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.565 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.34 % ) " "Info: Total cell delay = 0.537 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.103 ns ( 79.66 % ) " "Info: Total interconnect delay = 2.103 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.640 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.640 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X25_Y20_N7 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X25_Y20_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.565 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.34 % ) " "Info: Total cell delay = 0.537 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.103 ns ( 79.66 % ) " "Info: Total interconnect delay = 2.103 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "uart.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\] register UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] -2.314 ns " "Info: Minimum slack time is -2.314 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\]\" and destination register \"UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.285 ns + Shortest register register " "Info: + Shortest register to register delay is 1.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\] 1 REG LCFF_X28_Y20_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y20_N21; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "db/dffpipe_adc.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.150 ns) 1.201 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]~16 2 COMB LCCOMB_X30_Y17_N24 1 " "Info: 2: + IC(1.051 ns) + CELL(0.150 ns) = 1.201 ns; Loc. = LCCOMB_X30_Y17_N24; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]~16'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.201 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.285 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X30_Y17_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.285 ns; Loc. = LCFF_X30_Y17_N25; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 18.21 % ) " "Info: Total cell delay = 0.234 ns ( 18.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.051 ns ( 81.79 % ) " "Info: Total interconnect delay = 1.051 ns ( 81.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.285 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.285 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.051ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.599 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.599 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.583 ns + Smallest " "Info: + Smallest clock skew is 3.583 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 6.251 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 6.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 471 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 2.914 ns SCOMP:inst8\|IR\[7\] 3 REG LCFF_X30_Y15_N27 7 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X30_Y15_N27; Fanout = 7; REG Node = 'SCOMP:inst8\|IR\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.823 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.408 ns) 3.851 ns IO_DECODER:inst24\|Equal17~0 4 COMB LCCOMB_X30_Y15_N2 16 " "Info: 4: + IC(0.529 ns) + CELL(0.408 ns) = 3.851 ns; Loc. = LCCOMB_X30_Y15_N2; Fanout = 16; COMB Node = 'IO_DECODER:inst24\|Equal17~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.937 ns" { SCOMP:inst8|IR[7] IO_DECODER:inst24|Equal17~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/IO_DECODER.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.420 ns) 5.279 ns UART_INTERFACE:inst1\|inst3 5 COMB LCCOMB_X31_Y17_N26 20 " "Info: 5: + IC(1.008 ns) + CELL(0.420 ns) = 5.279 ns; Loc. = LCCOMB_X31_Y17_N26; Fanout = 20; COMB Node = 'UART_INTERFACE:inst1\|inst3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.428 ns" { IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 } "NODE_NAME" } } { "UART_INTERFACE.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.537 ns) 6.251 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] 6 REG LCFF_X30_Y17_N25 1 " "Info: 6: + IC(0.435 ns) + CELL(0.537 ns) = 6.251 ns; Loc. = LCFF_X30_Y17_N25; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.972 ns" { UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.152 ns ( 34.43 % ) " "Info: Total cell delay = 2.152 ns ( 34.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.099 ns ( 65.57 % ) " "Info: Total interconnect delay = 4.099 ns ( 65.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.251 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.251 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[7] {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.036ns 0.529ns 1.008ns 0.435ns } { 0.000ns 0.000ns 0.787ns 0.408ns 0.420ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 2.668 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 471 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.668 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\] 3 REG LCFF_X28_Y20_N21 1 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X28_Y20_N21; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.577 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "db/dffpipe_adc.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.13 % ) " "Info: Total cell delay = 0.537 ns ( 20.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.131 ns ( 79.87 % ) " "Info: Total interconnect delay = 2.131 ns ( 79.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.668 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.668 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.040ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.251 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.251 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[7] {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.036ns 0.529ns 1.008ns 0.435ns } { 0.000ns 0.000ns 0.787ns 0.408ns 0.420ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.668 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.668 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.040ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_adc.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.251 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.251 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[7] {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.036ns 0.529ns 1.008ns 0.435ns } { 0.000ns 0.000ns 0.787ns 0.408ns 0.420ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.668 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.668 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.040ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.285 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.285 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.051ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.251 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.251 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[7] {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.036ns 0.529ns 1.008ns 0.435ns } { 0.000ns 0.000ns 0.787ns 0.408ns 0.420ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.668 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.668 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.040ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk0 146 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk0 along 146 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[1\] register oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[1\] -2.438 ns " "Info: Minimum slack time is -2.438 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[1\]\" and destination register \"oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.914 ns + Shortest register register " "Info: + Shortest register to register delay is 0.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[1\] 1 REG LCFF_X5_Y24_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y24_N17; Fanout = 2; REG Node = 'oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] } "NODE_NAME" } } { "i2c_oneshot_ctrl.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/i2c_oneshot_ctrl.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.548 ns) + CELL(0.366 ns) 0.914 ns oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[1\] 2 REG LCFF_X5_Y23_N9 2 " "Info: 2: + IC(0.548 ns) + CELL(0.366 ns) = 0.914 ns; Loc. = LCFF_X5_Y23_N9; Fanout = 2; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.914 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] oneshot_i2c:inst18|i2c_master:inst|data_tx[1] } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 40.04 % ) " "Info: Total cell delay = 0.366 ns ( 40.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.548 ns ( 59.96 % ) " "Info: Total interconnect delay = 0.548 ns ( 59.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.914 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] oneshot_i2c:inst18|i2c_master:inst|data_tx[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.914 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] {} oneshot_i2c:inst18|i2c_master:inst|data_tx[1] {} } { 0.000ns 0.548ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.352 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.352 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.336 ns + Smallest " "Info: + Smallest clock skew is 3.336 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 8.865 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 8.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.787 ns) 2.910 ns ACC_CLK_GEN:inst60\|clock_400KHz 3 REG LCFF_X5_Y18_N5 3 " "Info: 3: + IC(1.032 ns) + CELL(0.787 ns) = 2.910 ns; Loc. = LCFF_X5_Y18_N5; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60\|clock_400KHz'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.819 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/acc_clk_gen.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.787 ns) 4.748 ns oneshot_i2c:inst18\|i2c_master:inst\|data_clk 4 REG LCFF_X5_Y23_N31 23 " "Info: 4: + IC(1.051 ns) + CELL(0.787 ns) = 4.748 ns; Loc. = LCFF_X5_Y23_N31; Fanout = 23; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|data_clk'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.838 ns" { ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/i2c_master.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.580 ns) + CELL(0.537 ns) 8.865 ns oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[1\] 5 REG LCFF_X5_Y23_N9 2 " "Info: 5: + IC(3.580 ns) + CELL(0.537 ns) = 8.865 ns; Loc. = LCFF_X5_Y23_N9; Fanout = 2; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.117 ns" { oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[1] } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 23.81 % ) " "Info: Total cell delay = 2.111 ns ( 23.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.754 ns ( 76.19 % ) " "Info: Total interconnect delay = 6.754 ns ( 76.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.865 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.865 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|data_tx[1] {} } { 0.000ns 1.091ns 1.032ns 1.051ns 3.580ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 5.529 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 5.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.787 ns) 2.910 ns ACC_CLK_GEN:inst60\|clock_400KHz 3 REG LCFF_X5_Y18_N5 3 " "Info: 3: + IC(1.032 ns) + CELL(0.787 ns) = 2.910 ns; Loc. = LCFF_X5_Y18_N5; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60\|clock_400KHz'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.819 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/acc_clk_gen.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.000 ns) 3.975 ns ACC_CLK_GEN:inst60\|clock_400KHz~clkctrl 4 COMB CLKCTRL_G0 68 " "Info: 4: + IC(1.065 ns) + CELL(0.000 ns) = 3.975 ns; Loc. = CLKCTRL_G0; Fanout = 68; COMB Node = 'ACC_CLK_GEN:inst60\|clock_400KHz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.065 ns" { ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/acc_clk_gen.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 5.529 ns oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[1\] 5 REG LCFF_X5_Y24_N17 2 " "Info: 5: + IC(1.017 ns) + CELL(0.537 ns) = 5.529 ns; Loc. = LCFF_X5_Y24_N17; Fanout = 2; REG Node = 'oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.554 ns" { ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] } "NODE_NAME" } } { "i2c_oneshot_ctrl.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/i2c_oneshot_ctrl.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 23.95 % ) " "Info: Total cell delay = 1.324 ns ( 23.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.205 ns ( 76.05 % ) " "Info: Total interconnect delay = 4.205 ns ( 76.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.529 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.529 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} ACC_CLK_GEN:inst60|clock_400KHz~clkctrl {} oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] {} } { 0.000ns 1.091ns 1.032ns 1.065ns 1.017ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.865 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.865 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|data_tx[1] {} } { 0.000ns 1.091ns 1.032ns 1.051ns 3.580ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.529 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.529 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} ACC_CLK_GEN:inst60|clock_400KHz~clkctrl {} oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] {} } { 0.000ns 1.091ns 1.032ns 1.065ns 1.017ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "i2c_oneshot_ctrl.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/i2c_oneshot_ctrl.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "i2c_master.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.865 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.865 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|data_tx[1] {} } { 0.000ns 1.091ns 1.032ns 1.051ns 3.580ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.529 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.529 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} ACC_CLK_GEN:inst60|clock_400KHz~clkctrl {} oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] {} } { 0.000ns 1.091ns 1.032ns 1.065ns 1.017ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.914 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] oneshot_i2c:inst18|i2c_master:inst|data_tx[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.914 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] {} oneshot_i2c:inst18|i2c_master:inst|data_tx[1] {} } { 0.000ns 0.548ns } { 0.000ns 0.366ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.865 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.865 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|data_tx[1] {} } { 0.000ns 1.091ns 1.032ns 1.051ns 3.580ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.529 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.529 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} ACC_CLK_GEN:inst60|clock_400KHz~clkctrl {} oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1] {} } { 0.000ns 1.091ns 1.032ns 1.065ns 1.017ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk1 48 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk1 along 48 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] register VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 527 ps " "Info: Minimum slack time is 527 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\" and destination register \"VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.543 ns + Shortest register register " "Info: + Shortest register to register delay is 0.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 1 REG LCFF_X43_Y15_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y15_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.150 ns) 0.459 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11 2 COMB LCCOMB_X43_Y15_N28 1 " "Info: 2: + IC(0.309 ns) + CELL(0.150 ns) = 0.459 ns; Loc. = LCCOMB_X43_Y15_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.459 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/cntr_gkj.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.543 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X43_Y15_N29 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.543 ns; Loc. = LCFF_X43_Y15_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 43.09 % ) " "Info: Total cell delay = 0.234 ns ( 43.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.309 ns ( 56.91 % ) " "Info: Total interconnect delay = 0.309 ns ( 56.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.543 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.543 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.309ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 2.653 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.653 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X43_Y15_N29 3 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X43_Y15_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.562 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.24 % ) " "Info: Total cell delay = 0.537 ns ( 20.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.116 ns ( 79.76 % ) " "Info: Total interconnect delay = 2.116 ns ( 79.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.653 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.653 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 source 2.653 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to source register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.653 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X43_Y15_N29 3 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X43_Y15_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.562 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.24 % ) " "Info: Total cell delay = 0.537 ns ( 20.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.116 ns ( 79.76 % ) " "Info: Total interconnect delay = 2.116 ns ( 79.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.653 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.653 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.653 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.653 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.653 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.653 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.653 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.653 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.543 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.543 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.309ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.653 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.653 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.653 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "VEL_CONTROL:inst51\|MOTOR_CMD\[12\] KEY\[0\] CLOCK_50 38.223 ns register " "Info: tsu for register \"VEL_CONTROL:inst51\|MOTOR_CMD\[12\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 38.223 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "41.989 ns + Longest pin register " "Info: + Longest pin to register delay is 41.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 272 128 296 288 "KEY\[3..0\]" "" } { 376 896 944 392 "KEY\[0\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 264 296 352 280 "KEY\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.475 ns) + CELL(0.150 ns) 7.487 ns I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4 2 COMB LCCOMB_X32_Y15_N18 791 " "Info: 2: + IC(6.475 ns) + CELL(0.150 ns) = 7.487 ns; Loc. = LCCOMB_X32_Y15_N18; Fanout = 791; COMB Node = 'I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.625 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/i2c_ctrl.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.760 ns) + CELL(0.398 ns) 10.645 ns VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~head_lut 3 COMB LCCOMB_X40_Y16_N12 3 " "Info: 3: + IC(2.760 ns) + CELL(0.398 ns) = 10.645 ns; Loc. = LCCOMB_X40_Y16_N12; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~head_lut'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.158 ns" { I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 11.357 ns VEL_CONTROL:inst51\|Mux0~2 4 COMB LCCOMB_X40_Y16_N8 21 " "Info: 4: + IC(0.274 ns) + CELL(0.438 ns) = 11.357 ns; Loc. = LCCOMB_X40_Y16_N8; Fanout = 21; COMB Node = 'VEL_CONTROL:inst51\|Mux0~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.712 ns" { VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst51|Mux0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 273 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.271 ns) 12.899 ns VEL_CONTROL:inst51\|Add0~3 5 COMB LCCOMB_X33_Y12_N26 47 " "Info: 5: + IC(1.271 ns) + CELL(0.271 ns) = 12.899 ns; Loc. = LCCOMB_X33_Y12_N26; Fanout = 47; COMB Node = 'VEL_CONTROL:inst51\|Add0~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.542 ns" { VEL_CONTROL:inst51|Mux0~2 VEL_CONTROL:inst51|Add0~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.393 ns) 14.766 ns VEL_CONTROL:inst51\|Add0~7 6 COMB LCCOMB_X32_Y20_N10 2 " "Info: 6: + IC(1.474 ns) + CELL(0.393 ns) = 14.766 ns; Loc. = LCCOMB_X32_Y20_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.867 ns" { VEL_CONTROL:inst51|Add0~3 VEL_CONTROL:inst51|Add0~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.837 ns VEL_CONTROL:inst51\|Add0~9 7 COMB LCCOMB_X32_Y20_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 14.837 ns; Loc. = LCCOMB_X32_Y20_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add0~7 VEL_CONTROL:inst51|Add0~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 14.996 ns VEL_CONTROL:inst51\|Add0~11 8 COMB LCCOMB_X32_Y20_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 14.996 ns; Loc. = LCCOMB_X32_Y20_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add0~9 VEL_CONTROL:inst51|Add0~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.067 ns VEL_CONTROL:inst51\|Add0~13 9 COMB LCCOMB_X32_Y20_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 15.067 ns; Loc. = LCCOMB_X32_Y20_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add0~11 VEL_CONTROL:inst51|Add0~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.138 ns VEL_CONTROL:inst51\|Add0~15 10 COMB LCCOMB_X32_Y20_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 15.138 ns; Loc. = LCCOMB_X32_Y20_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add0~13 VEL_CONTROL:inst51|Add0~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.548 ns VEL_CONTROL:inst51\|Add0~16 11 COMB LCCOMB_X32_Y20_N20 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 15.548 ns; Loc. = LCCOMB_X32_Y20_N20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|Add0~16'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add0~15 VEL_CONTROL:inst51|Add0~16 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.483 ns) + CELL(0.437 ns) 16.468 ns VEL_CONTROL:inst51\|CMD_VEL\[13\]~18 12 COMB LCCOMB_X33_Y20_N22 15 " "Info: 12: + IC(0.483 ns) + CELL(0.437 ns) = 16.468 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 15; COMB Node = 'VEL_CONTROL:inst51\|CMD_VEL\[13\]~18'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.920 ns" { VEL_CONTROL:inst51|Add0~16 VEL_CONTROL:inst51|CMD_VEL[13]~18 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.393 ns) 18.363 ns VEL_CONTROL:inst51\|Add4~27 13 COMB LCCOMB_X35_Y20_N26 2 " "Info: 13: + IC(1.502 ns) + CELL(0.393 ns) = 18.363 ns; Loc. = LCCOMB_X35_Y20_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.895 ns" { VEL_CONTROL:inst51|CMD_VEL[13]~18 VEL_CONTROL:inst51|Add4~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.434 ns VEL_CONTROL:inst51\|Add4~29 14 COMB LCCOMB_X35_Y20_N28 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 18.434 ns; Loc. = LCCOMB_X35_Y20_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~29'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~27 VEL_CONTROL:inst51|Add4~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 18.580 ns VEL_CONTROL:inst51\|Add4~31 15 COMB LCCOMB_X35_Y20_N30 2 " "Info: 15: + IC(0.000 ns) + CELL(0.146 ns) = 18.580 ns; Loc. = LCCOMB_X35_Y20_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~31'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst51|Add4~29 VEL_CONTROL:inst51|Add4~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.651 ns VEL_CONTROL:inst51\|Add4~33 16 COMB LCCOMB_X35_Y19_N0 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 18.651 ns; Loc. = LCCOMB_X35_Y19_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~33'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~31 VEL_CONTROL:inst51|Add4~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.722 ns VEL_CONTROL:inst51\|Add4~35 17 COMB LCCOMB_X35_Y19_N2 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 18.722 ns; Loc. = LCCOMB_X35_Y19_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~35'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~33 VEL_CONTROL:inst51|Add4~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.793 ns VEL_CONTROL:inst51\|Add4~37 18 COMB LCCOMB_X35_Y19_N4 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 18.793 ns; Loc. = LCCOMB_X35_Y19_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~37'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~35 VEL_CONTROL:inst51|Add4~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.864 ns VEL_CONTROL:inst51\|Add4~39 19 COMB LCCOMB_X35_Y19_N6 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 18.864 ns; Loc. = LCCOMB_X35_Y19_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~39'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~37 VEL_CONTROL:inst51|Add4~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.935 ns VEL_CONTROL:inst51\|Add4~41 20 COMB LCCOMB_X35_Y19_N8 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 18.935 ns; Loc. = LCCOMB_X35_Y19_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~41'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~39 VEL_CONTROL:inst51|Add4~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.006 ns VEL_CONTROL:inst51\|Add4~43 21 COMB LCCOMB_X35_Y19_N10 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 19.006 ns; Loc. = LCCOMB_X35_Y19_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~43'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~41 VEL_CONTROL:inst51|Add4~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.077 ns VEL_CONTROL:inst51\|Add4~45 22 COMB LCCOMB_X35_Y19_N12 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 19.077 ns; Loc. = LCCOMB_X35_Y19_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~45'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~43 VEL_CONTROL:inst51|Add4~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 19.236 ns VEL_CONTROL:inst51\|Add4~47 23 COMB LCCOMB_X35_Y19_N14 2 " "Info: 23: + IC(0.000 ns) + CELL(0.159 ns) = 19.236 ns; Loc. = LCCOMB_X35_Y19_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~47'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add4~45 VEL_CONTROL:inst51|Add4~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.307 ns VEL_CONTROL:inst51\|Add4~49 24 COMB LCCOMB_X35_Y19_N16 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 19.307 ns; Loc. = LCCOMB_X35_Y19_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~49'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~47 VEL_CONTROL:inst51|Add4~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.378 ns VEL_CONTROL:inst51\|Add4~51 25 COMB LCCOMB_X35_Y19_N18 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 19.378 ns; Loc. = LCCOMB_X35_Y19_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~51'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~49 VEL_CONTROL:inst51|Add4~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.449 ns VEL_CONTROL:inst51\|Add4~53 26 COMB LCCOMB_X35_Y19_N20 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 19.449 ns; Loc. = LCCOMB_X35_Y19_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~53'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~51 VEL_CONTROL:inst51|Add4~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.520 ns VEL_CONTROL:inst51\|Add4~55 27 COMB LCCOMB_X35_Y19_N22 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 19.520 ns; Loc. = LCCOMB_X35_Y19_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~55'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~53 VEL_CONTROL:inst51|Add4~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.591 ns VEL_CONTROL:inst51\|Add4~57 28 COMB LCCOMB_X35_Y19_N24 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 19.591 ns; Loc. = LCCOMB_X35_Y19_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~57'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~55 VEL_CONTROL:inst51|Add4~57 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.001 ns VEL_CONTROL:inst51\|Add4~58 29 COMB LCCOMB_X35_Y19_N26 16 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 20.001 ns; Loc. = LCCOMB_X35_Y19_N26; Fanout = 16; COMB Node = 'VEL_CONTROL:inst51\|Add4~58'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add4~57 VEL_CONTROL:inst51|Add4~58 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.438 ns) 21.232 ns VEL_CONTROL:inst51\|LessThan4~7 30 COMB LCCOMB_X36_Y16_N30 1 " "Info: 30: + IC(0.793 ns) + CELL(0.438 ns) = 21.232 ns; Loc. = LCCOMB_X36_Y16_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan4~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.231 ns" { VEL_CONTROL:inst51|Add4~58 VEL_CONTROL:inst51|LessThan4~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 21.624 ns VEL_CONTROL:inst51\|LessThan4~8 31 COMB LCCOMB_X36_Y16_N28 1 " "Info: 31: + IC(0.243 ns) + CELL(0.149 ns) = 21.624 ns; Loc. = LCCOMB_X36_Y16_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan4~8'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.392 ns" { VEL_CONTROL:inst51|LessThan4~7 VEL_CONTROL:inst51|LessThan4~8 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.149 ns) 22.015 ns VEL_CONTROL:inst51\|LessThan4~9 32 COMB LCCOMB_X36_Y16_N22 29 " "Info: 32: + IC(0.242 ns) + CELL(0.149 ns) = 22.015 ns; Loc. = LCCOMB_X36_Y16_N22; Fanout = 29; COMB Node = 'VEL_CONTROL:inst51\|LessThan4~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.391 ns" { VEL_CONTROL:inst51|LessThan4~8 VEL_CONTROL:inst51|LessThan4~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.150 ns) 22.692 ns VEL_CONTROL:inst51\|VEL_ERR~31 33 COMB LCCOMB_X35_Y16_N2 2 " "Info: 33: + IC(0.527 ns) + CELL(0.150 ns) = 22.692 ns; Loc. = LCCOMB_X35_Y16_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~31'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.677 ns" { VEL_CONTROL:inst51|LessThan4~9 VEL_CONTROL:inst51|VEL_ERR~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.393 ns) 23.829 ns VEL_CONTROL:inst51\|Add6~1 34 COMB LCCOMB_X36_Y14_N0 2 " "Info: 34: + IC(0.744 ns) + CELL(0.393 ns) = 23.829 ns; Loc. = LCCOMB_X36_Y14_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.137 ns" { VEL_CONTROL:inst51|VEL_ERR~31 VEL_CONTROL:inst51|Add6~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.900 ns VEL_CONTROL:inst51\|Add6~3 35 COMB LCCOMB_X36_Y14_N2 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 23.900 ns; Loc. = LCCOMB_X36_Y14_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~1 VEL_CONTROL:inst51|Add6~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.971 ns VEL_CONTROL:inst51\|Add6~5 36 COMB LCCOMB_X36_Y14_N4 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 23.971 ns; Loc. = LCCOMB_X36_Y14_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~3 VEL_CONTROL:inst51|Add6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.042 ns VEL_CONTROL:inst51\|Add6~7 37 COMB LCCOMB_X36_Y14_N6 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 24.042 ns; Loc. = LCCOMB_X36_Y14_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.113 ns VEL_CONTROL:inst51\|Add6~9 38 COMB LCCOMB_X36_Y14_N8 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 24.113 ns; Loc. = LCCOMB_X36_Y14_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.184 ns VEL_CONTROL:inst51\|Add6~11 39 COMB LCCOMB_X36_Y14_N10 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 24.184 ns; Loc. = LCCOMB_X36_Y14_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.255 ns VEL_CONTROL:inst51\|Add6~13 40 COMB LCCOMB_X36_Y14_N12 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 24.255 ns; Loc. = LCCOMB_X36_Y14_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 24.414 ns VEL_CONTROL:inst51\|Add6~15 41 COMB LCCOMB_X36_Y14_N14 2 " "Info: 41: + IC(0.000 ns) + CELL(0.159 ns) = 24.414 ns; Loc. = LCCOMB_X36_Y14_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.485 ns VEL_CONTROL:inst51\|Add6~17 42 COMB LCCOMB_X36_Y14_N16 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 24.485 ns; Loc. = LCCOMB_X36_Y14_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.556 ns VEL_CONTROL:inst51\|Add6~19 43 COMB LCCOMB_X36_Y14_N18 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 24.556 ns; Loc. = LCCOMB_X36_Y14_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.627 ns VEL_CONTROL:inst51\|Add6~21 44 COMB LCCOMB_X36_Y14_N20 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 24.627 ns; Loc. = LCCOMB_X36_Y14_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.698 ns VEL_CONTROL:inst51\|Add6~23 45 COMB LCCOMB_X36_Y14_N22 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 24.698 ns; Loc. = LCCOMB_X36_Y14_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~23'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.769 ns VEL_CONTROL:inst51\|Add6~25 46 COMB LCCOMB_X36_Y14_N24 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 24.769 ns; Loc. = LCCOMB_X36_Y14_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~25'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.840 ns VEL_CONTROL:inst51\|Add6~27 47 COMB LCCOMB_X36_Y14_N26 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 24.840 ns; Loc. = LCCOMB_X36_Y14_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.911 ns VEL_CONTROL:inst51\|Add6~29 48 COMB LCCOMB_X36_Y14_N28 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 24.911 ns; Loc. = LCCOMB_X36_Y14_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~29'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 25.057 ns VEL_CONTROL:inst51\|Add6~31 49 COMB LCCOMB_X36_Y14_N30 2 " "Info: 49: + IC(0.000 ns) + CELL(0.146 ns) = 25.057 ns; Loc. = LCCOMB_X36_Y14_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~31'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.128 ns VEL_CONTROL:inst51\|Add6~33 50 COMB LCCOMB_X36_Y13_N0 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 25.128 ns; Loc. = LCCOMB_X36_Y13_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~33'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.199 ns VEL_CONTROL:inst51\|Add6~35 51 COMB LCCOMB_X36_Y13_N2 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 25.199 ns; Loc. = LCCOMB_X36_Y13_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~35'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.270 ns VEL_CONTROL:inst51\|Add6~37 52 COMB LCCOMB_X36_Y13_N4 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 25.270 ns; Loc. = LCCOMB_X36_Y13_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~37'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.341 ns VEL_CONTROL:inst51\|Add6~39 53 COMB LCCOMB_X36_Y13_N6 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 25.341 ns; Loc. = LCCOMB_X36_Y13_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~39'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.412 ns VEL_CONTROL:inst51\|Add6~41 54 COMB LCCOMB_X36_Y13_N8 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 25.412 ns; Loc. = LCCOMB_X36_Y13_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~41'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.483 ns VEL_CONTROL:inst51\|Add6~43 55 COMB LCCOMB_X36_Y13_N10 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 25.483 ns; Loc. = LCCOMB_X36_Y13_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~43'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~41 VEL_CONTROL:inst51|Add6~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.554 ns VEL_CONTROL:inst51\|Add6~45 56 COMB LCCOMB_X36_Y13_N12 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 25.554 ns; Loc. = LCCOMB_X36_Y13_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~45'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~43 VEL_CONTROL:inst51|Add6~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 25.713 ns VEL_CONTROL:inst51\|Add6~47 57 COMB LCCOMB_X36_Y13_N14 2 " "Info: 57: + IC(0.000 ns) + CELL(0.159 ns) = 25.713 ns; Loc. = LCCOMB_X36_Y13_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~47'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add6~45 VEL_CONTROL:inst51|Add6~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.784 ns VEL_CONTROL:inst51\|Add6~49 58 COMB LCCOMB_X36_Y13_N16 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 25.784 ns; Loc. = LCCOMB_X36_Y13_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~49'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~47 VEL_CONTROL:inst51|Add6~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.855 ns VEL_CONTROL:inst51\|Add6~51 59 COMB LCCOMB_X36_Y13_N18 2 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 25.855 ns; Loc. = LCCOMB_X36_Y13_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~51'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~49 VEL_CONTROL:inst51|Add6~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 26.265 ns VEL_CONTROL:inst51\|Add6~52 60 COMB LCCOMB_X36_Y13_N20 3 " "Info: 60: + IC(0.000 ns) + CELL(0.410 ns) = 26.265 ns; Loc. = LCCOMB_X36_Y13_N20; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|Add6~52'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add6~51 VEL_CONTROL:inst51|Add6~52 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.149 ns) 27.096 ns VEL_CONTROL:inst51\|LessThan6~3 61 COMB LCCOMB_X35_Y13_N18 1 " "Info: 61: + IC(0.682 ns) + CELL(0.149 ns) = 27.096 ns; Loc. = LCCOMB_X35_Y13_N18; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan6~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.831 ns" { VEL_CONTROL:inst51|Add6~52 VEL_CONTROL:inst51|LessThan6~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.275 ns) 27.823 ns VEL_CONTROL:inst51\|LessThan6~5 62 COMB LCCOMB_X35_Y13_N30 18 " "Info: 62: + IC(0.452 ns) + CELL(0.275 ns) = 27.823 ns; Loc. = LCCOMB_X35_Y13_N30; Fanout = 18; COMB Node = 'VEL_CONTROL:inst51\|LessThan6~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.727 ns" { VEL_CONTROL:inst51|LessThan6~3 VEL_CONTROL:inst51|LessThan6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.378 ns) 28.475 ns VEL_CONTROL:inst51\|CUM_VEL_ERR~29 63 COMB LCCOMB_X35_Y13_N16 30 " "Info: 63: + IC(0.274 ns) + CELL(0.378 ns) = 28.475 ns; Loc. = LCCOMB_X35_Y13_N16; Fanout = 30; COMB Node = 'VEL_CONTROL:inst51\|CUM_VEL_ERR~29'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.652 ns" { VEL_CONTROL:inst51|LessThan6~5 VEL_CONTROL:inst51|CUM_VEL_ERR~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.150 ns) 29.330 ns VEL_CONTROL:inst51\|CUM_VEL_ERR\[0\]~0 64 COMB LCCOMB_X34_Y13_N8 26 " "Info: 64: + IC(0.705 ns) + CELL(0.150 ns) = 29.330 ns; Loc. = LCCOMB_X34_Y13_N8; Fanout = 26; COMB Node = 'VEL_CONTROL:inst51\|CUM_VEL_ERR\[0\]~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.855 ns" { VEL_CONTROL:inst51|CUM_VEL_ERR~29 VEL_CONTROL:inst51|CUM_VEL_ERR[0]~0 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(2.663 ns) 32.894 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult1~DATAOUT4 65 COMB DSPMULT_X39_Y13_N0 1 " "Info: 65: + IC(0.901 ns) + CELL(2.663 ns) = 32.894 ns; Loc. = DSPMULT_X39_Y13_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult1~DATAOUT4'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.564 ns" { VEL_CONTROL:inst51|CUM_VEL_ERR[0]~0 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT4 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/mult_q3t.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 33.118 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|w248w\[4\] 66 COMB DSPOUT_X39_Y13_N2 2 " "Info: 66: + IC(0.000 ns) + CELL(0.224 ns) = 33.118 ns; Loc. = DSPOUT_X39_Y13_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|w248w\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.224 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT4 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|w248w[4] } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/db/mult_q3t.tdf" 75 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.414 ns) 34.162 ns VEL_CONTROL:inst51\|Add10~5 67 COMB LCCOMB_X38_Y13_N6 2 " "Info: 67: + IC(0.630 ns) + CELL(0.414 ns) = 34.162 ns; Loc. = LCCOMB_X38_Y13_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.044 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|w248w[4] VEL_CONTROL:inst51|Add10~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.233 ns VEL_CONTROL:inst51\|Add10~7 68 COMB LCCOMB_X38_Y13_N8 2 " "Info: 68: + IC(0.000 ns) + CELL(0.071 ns) = 34.233 ns; Loc. = LCCOMB_X38_Y13_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add10~5 VEL_CONTROL:inst51|Add10~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.304 ns VEL_CONTROL:inst51\|Add10~9 69 COMB LCCOMB_X38_Y13_N10 2 " "Info: 69: + IC(0.000 ns) + CELL(0.071 ns) = 34.304 ns; Loc. = LCCOMB_X38_Y13_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add10~7 VEL_CONTROL:inst51|Add10~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.375 ns VEL_CONTROL:inst51\|Add10~11 70 COMB LCCOMB_X38_Y13_N12 2 " "Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 34.375 ns; Loc. = LCCOMB_X38_Y13_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add10~9 VEL_CONTROL:inst51|Add10~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 34.534 ns VEL_CONTROL:inst51\|Add10~13 71 COMB LCCOMB_X38_Y13_N14 2 " "Info: 71: + IC(0.000 ns) + CELL(0.159 ns) = 34.534 ns; Loc. = LCCOMB_X38_Y13_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add10~11 VEL_CONTROL:inst51|Add10~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.605 ns VEL_CONTROL:inst51\|Add10~15 72 COMB LCCOMB_X38_Y13_N16 2 " "Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 34.605 ns; Loc. = LCCOMB_X38_Y13_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add10~13 VEL_CONTROL:inst51|Add10~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.676 ns VEL_CONTROL:inst51\|Add10~17 73 COMB LCCOMB_X38_Y13_N18 2 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 34.676 ns; Loc. = LCCOMB_X38_Y13_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add10~15 VEL_CONTROL:inst51|Add10~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.747 ns VEL_CONTROL:inst51\|Add10~19 74 COMB LCCOMB_X38_Y13_N20 2 " "Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 34.747 ns; Loc. = LCCOMB_X38_Y13_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add10~17 VEL_CONTROL:inst51|Add10~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 35.157 ns VEL_CONTROL:inst51\|Add10~20 75 COMB LCCOMB_X38_Y13_N22 2 " "Info: 75: + IC(0.000 ns) + CELL(0.410 ns) = 35.157 ns; Loc. = LCCOMB_X38_Y13_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~20'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add10~19 VEL_CONTROL:inst51|Add10~20 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.393 ns) 36.202 ns VEL_CONTROL:inst51\|Add11~21 76 COMB LCCOMB_X37_Y13_N22 2 " "Info: 76: + IC(0.652 ns) + CELL(0.393 ns) = 36.202 ns; Loc. = LCCOMB_X37_Y13_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add11~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.045 ns" { VEL_CONTROL:inst51|Add10~20 VEL_CONTROL:inst51|Add11~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 36.612 ns VEL_CONTROL:inst51\|Add11~22 77 COMB LCCOMB_X37_Y13_N24 3 " "Info: 77: + IC(0.000 ns) + CELL(0.410 ns) = 36.612 ns; Loc. = LCCOMB_X37_Y13_N24; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|Add11~22'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add11~21 VEL_CONTROL:inst51|Add11~22 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.242 ns) 37.612 ns VEL_CONTROL:inst51\|LessThan10~6 78 COMB LCCOMB_X37_Y11_N4 1 " "Info: 78: + IC(0.758 ns) + CELL(0.242 ns) = 37.612 ns; Loc. = LCCOMB_X37_Y11_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~6'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.000 ns" { VEL_CONTROL:inst51|Add11~22 VEL_CONTROL:inst51|LessThan10~6 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.245 ns) 38.111 ns VEL_CONTROL:inst51\|LessThan10~7 79 COMB LCCOMB_X37_Y11_N18 1 " "Info: 79: + IC(0.254 ns) + CELL(0.245 ns) = 38.111 ns; Loc. = LCCOMB_X37_Y11_N18; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.499 ns" { VEL_CONTROL:inst51|LessThan10~6 VEL_CONTROL:inst51|LessThan10~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 38.512 ns VEL_CONTROL:inst51\|LessThan10~8 80 COMB LCCOMB_X37_Y11_N0 1 " "Info: 80: + IC(0.251 ns) + CELL(0.150 ns) = 38.512 ns; Loc. = LCCOMB_X37_Y11_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~8'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { VEL_CONTROL:inst51|LessThan10~7 VEL_CONTROL:inst51|LessThan10~8 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.271 ns) 39.519 ns VEL_CONTROL:inst51\|LessThan10~9 81 COMB LCCOMB_X36_Y12_N6 1 " "Info: 81: + IC(0.736 ns) + CELL(0.271 ns) = 39.519 ns; Loc. = LCCOMB_X36_Y12_N6; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.007 ns" { VEL_CONTROL:inst51|LessThan10~8 VEL_CONTROL:inst51|LessThan10~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 40.222 ns VEL_CONTROL:inst51\|LessThan10~10 82 COMB LCCOMB_X36_Y12_N28 10 " "Info: 82: + IC(0.265 ns) + CELL(0.438 ns) = 40.222 ns; Loc. = LCCOMB_X36_Y12_N28; Fanout = 10; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~10'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.703 ns" { VEL_CONTROL:inst51|LessThan10~9 VEL_CONTROL:inst51|LessThan10~10 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.150 ns) 40.653 ns VEL_CONTROL:inst51\|MOTOR_CMD\[5\]~27 83 COMB LCCOMB_X36_Y12_N30 17 " "Info: 83: + IC(0.281 ns) + CELL(0.150 ns) = 40.653 ns; Loc. = LCCOMB_X36_Y12_N30; Fanout = 17; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[5\]~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.431 ns" { VEL_CONTROL:inst51|LessThan10~10 VEL_CONTROL:inst51|MOTOR_CMD[5]~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.437 ns) 41.905 ns VEL_CONTROL:inst51\|MOTOR_CMD\[12\]~12 84 COMB LCCOMB_X37_Y15_N6 1 " "Info: 84: + IC(0.815 ns) + CELL(0.437 ns) = 41.905 ns; Loc. = LCCOMB_X37_Y15_N6; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[12\]~12'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.252 ns" { VEL_CONTROL:inst51|MOTOR_CMD[5]~27 VEL_CONTROL:inst51|MOTOR_CMD[12]~12 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 41.989 ns VEL_CONTROL:inst51\|MOTOR_CMD\[12\] 85 REG LCFF_X37_Y15_N7 2 " "Info: 85: + IC(0.000 ns) + CELL(0.084 ns) = 41.989 ns; Loc. = LCFF_X37_Y15_N7; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[12\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|MOTOR_CMD[12]~12 VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.545 ns ( 41.78 % ) " "Info: Total cell delay = 17.545 ns ( 41.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "24.444 ns ( 58.22 % ) " "Info: Total interconnect delay = 24.444 ns ( 58.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "41.989 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst51|Mux0~2 VEL_CONTROL:inst51|Add0~3 VEL_CONTROL:inst51|Add0~7 VEL_CONTROL:inst51|Add0~9 VEL_CONTROL:inst51|Add0~11 VEL_CONTROL:inst51|Add0~13 VEL_CONTROL:inst51|Add0~15 VEL_CONTROL:inst51|Add0~16 VEL_CONTROL:inst51|CMD_VEL[13]~18 VEL_CONTROL:inst51|Add4~27 VEL_CONTROL:inst51|Add4~29 VEL_CONTROL:inst51|Add4~31 VEL_CONTROL:inst51|Add4~33 VEL_CONTROL:inst51|Add4~35 VEL_CONTROL:inst51|Add4~37 VEL_CONTROL:inst51|Add4~39 VEL_CONTROL:inst51|Add4~41 VEL_CONTROL:inst51|Add4~43 VEL_CONTROL:inst51|Add4~45 VEL_CONTROL:inst51|Add4~47 VEL_CONTROL:inst51|Add4~49 VEL_CONTROL:inst51|Add4~51 VEL_CONTROL:inst51|Add4~53 VEL_CONTROL:inst51|Add4~55 VEL_CONTROL:inst51|Add4~57 VEL_CONTROL:inst51|Add4~58 VEL_CONTROL:inst51|LessThan4~7 VEL_CONTROL:inst51|LessThan4~8 VEL_CONTROL:inst51|LessThan4~9 VEL_CONTROL:inst51|VEL_ERR~31 VEL_CONTROL:inst51|Add6~1 VEL_CONTROL:inst51|Add6~3 VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~41 VEL_CONTROL:inst51|Add6~43 VEL_CONTROL:inst51|Add6~45 VEL_CONTROL:inst51|Add6~47 VEL_CONTROL:inst51|Add6~49 VEL_CONTROL:inst51|Add6~51 VEL_CONTROL:inst51|Add6~52 VEL_CONTROL:inst51|LessThan6~3 VEL_CONTROL:inst51|LessThan6~5 VEL_CONTROL:inst51|CUM_VEL_ERR~29 VEL_CONTROL:inst51|CUM_VEL_ERR[0]~0 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT4 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|w248w[4] VEL_CONTROL:inst51|Add10~5 VEL_CONTROL:inst51|Add10~7 VEL_CONTROL:inst51|Add10~9 VEL_CONTROL:inst51|Add10~11 VEL_CONTROL:inst51|Add10~13 VEL_CONTROL:inst51|Add10~15 VEL_CONTROL:inst51|Add10~17 VEL_CONTROL:inst51|Add10~19 VEL_CONTROL:inst51|Add10~20 VEL_CONTROL:inst51|Add11~21 VEL_CONTROL:inst51|Add11~22 VEL_CONTROL:inst51|LessThan10~6 VEL_CONTROL:inst51|LessThan10~7 VEL_CONTROL:inst51|LessThan10~8 VEL_CONTROL:inst51|LessThan10~9 VEL_CONTROL:inst51|LessThan10~10 VEL_CONTROL:inst51|MOTOR_CMD[5]~27 VEL_CONTROL:inst51|MOTOR_CMD[12]~12 VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "41.989 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 {} VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut {} VEL_CONTROL:inst51|Mux0~2 {} VEL_CONTROL:inst51|Add0~3 {} VEL_CONTROL:inst51|Add0~7 {} VEL_CONTROL:inst51|Add0~9 {} VEL_CONTROL:inst51|Add0~11 {} VEL_CONTROL:inst51|Add0~13 {} VEL_CONTROL:inst51|Add0~15 {} VEL_CONTROL:inst51|Add0~16 {} VEL_CONTROL:inst51|CMD_VEL[13]~18 {} VEL_CONTROL:inst51|Add4~27 {} VEL_CONTROL:inst51|Add4~29 {} VEL_CONTROL:inst51|Add4~31 {} VEL_CONTROL:inst51|Add4~33 {} VEL_CONTROL:inst51|Add4~35 {} VEL_CONTROL:inst51|Add4~37 {} VEL_CONTROL:inst51|Add4~39 {} VEL_CONTROL:inst51|Add4~41 {} VEL_CONTROL:inst51|Add4~43 {} VEL_CONTROL:inst51|Add4~45 {} VEL_CONTROL:inst51|Add4~47 {} VEL_CONTROL:inst51|Add4~49 {} VEL_CONTROL:inst51|Add4~51 {} VEL_CONTROL:inst51|Add4~53 {} VEL_CONTROL:inst51|Add4~55 {} VEL_CONTROL:inst51|Add4~57 {} VEL_CONTROL:inst51|Add4~58 {} VEL_CONTROL:inst51|LessThan4~7 {} VEL_CONTROL:inst51|LessThan4~8 {} VEL_CONTROL:inst51|LessThan4~9 {} VEL_CONTROL:inst51|VEL_ERR~31 {} VEL_CONTROL:inst51|Add6~1 {} VEL_CONTROL:inst51|Add6~3 {} VEL_CONTROL:inst51|Add6~5 {} VEL_CONTROL:inst51|Add6~7 {} VEL_CONTROL:inst51|Add6~9 {} VEL_CONTROL:inst51|Add6~11 {} VEL_CONTROL:inst51|Add6~13 {} VEL_CONTROL:inst51|Add6~15 {} VEL_CONTROL:inst51|Add6~17 {} VEL_CONTROL:inst51|Add6~19 {} VEL_CONTROL:inst51|Add6~21 {} VEL_CONTROL:inst51|Add6~23 {} VEL_CONTROL:inst51|Add6~25 {} VEL_CONTROL:inst51|Add6~27 {} VEL_CONTROL:inst51|Add6~29 {} VEL_CONTROL:inst51|Add6~31 {} VEL_CONTROL:inst51|Add6~33 {} VEL_CONTROL:inst51|Add6~35 {} VEL_CONTROL:inst51|Add6~37 {} VEL_CONTROL:inst51|Add6~39 {} VEL_CONTROL:inst51|Add6~41 {} VEL_CONTROL:inst51|Add6~43 {} VEL_CONTROL:inst51|Add6~45 {} VEL_CONTROL:inst51|Add6~47 {} VEL_CONTROL:inst51|Add6~49 {} VEL_CONTROL:inst51|Add6~51 {} VEL_CONTROL:inst51|Add6~52 {} VEL_CONTROL:inst51|LessThan6~3 {} VEL_CONTROL:inst51|LessThan6~5 {} VEL_CONTROL:inst51|CUM_VEL_ERR~29 {} VEL_CONTROL:inst51|CUM_VEL_ERR[0]~0 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT4 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|w248w[4] {} VEL_CONTROL:inst51|Add10~5 {} VEL_CONTROL:inst51|Add10~7 {} VEL_CONTROL:inst51|Add10~9 {} VEL_CONTROL:inst51|Add10~11 {} VEL_CONTROL:inst51|Add10~13 {} VEL_CONTROL:inst51|Add10~15 {} VEL_CONTROL:inst51|Add10~17 {} VEL_CONTROL:inst51|Add10~19 {} VEL_CONTROL:inst51|Add10~20 {} VEL_CONTROL:inst51|Add11~21 {} VEL_CONTROL:inst51|Add11~22 {} VEL_CONTROL:inst51|LessThan10~6 {} VEL_CONTROL:inst51|LessThan10~7 {} VEL_CONTROL:inst51|LessThan10~8 {} VEL_CONTROL:inst51|LessThan10~9 {} VEL_CONTROL:inst51|LessThan10~10 {} VEL_CONTROL:inst51|MOTOR_CMD[5]~27 {} VEL_CONTROL:inst51|MOTOR_CMD[12]~12 {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 0.000ns 6.475ns 2.760ns 0.274ns 1.271ns 1.474ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.483ns 1.502ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.793ns 0.243ns 0.242ns 0.527ns 0.744ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.682ns 0.452ns 0.274ns 0.705ns 0.901ns 0.000ns 0.630ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.652ns 0.000ns 0.758ns 0.254ns 0.251ns 0.736ns 0.265ns 0.281ns 0.815ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.398ns 0.438ns 0.271ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.437ns 0.393ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.149ns 0.149ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.149ns 0.275ns 0.378ns 0.150ns 2.663ns 0.224ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.410ns 0.242ns 0.245ns 0.150ns 0.271ns 0.438ns 0.150ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk1 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 6.088 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 6.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.787 ns) 2.899 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X41_Y22_N21 4 " "Info: 3: + IC(1.021 ns) + CELL(0.787 ns) = 2.899 ns; Loc. = LCFF_X41_Y22_N21; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.808 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.000 ns) 4.529 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G5 410 " "Info: 4: + IC(1.630 ns) + CELL(0.000 ns) = 4.529 ns; Loc. = CLKCTRL_G5; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.630 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 6.088 ns VEL_CONTROL:inst51\|MOTOR_CMD\[12\] 5 REG LCFF_X37_Y15_N7 2 " "Info: 5: + IC(1.022 ns) + CELL(0.537 ns) = 6.088 ns; Loc. = LCFF_X37_Y15_N7; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[12\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.559 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.75 % ) " "Info: Total cell delay = 1.324 ns ( 21.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.764 ns ( 78.25 % ) " "Info: Total interconnect delay = 4.764 ns ( 78.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.088 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.088 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.021ns 1.630ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "41.989 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst51|Mux0~2 VEL_CONTROL:inst51|Add0~3 VEL_CONTROL:inst51|Add0~7 VEL_CONTROL:inst51|Add0~9 VEL_CONTROL:inst51|Add0~11 VEL_CONTROL:inst51|Add0~13 VEL_CONTROL:inst51|Add0~15 VEL_CONTROL:inst51|Add0~16 VEL_CONTROL:inst51|CMD_VEL[13]~18 VEL_CONTROL:inst51|Add4~27 VEL_CONTROL:inst51|Add4~29 VEL_CONTROL:inst51|Add4~31 VEL_CONTROL:inst51|Add4~33 VEL_CONTROL:inst51|Add4~35 VEL_CONTROL:inst51|Add4~37 VEL_CONTROL:inst51|Add4~39 VEL_CONTROL:inst51|Add4~41 VEL_CONTROL:inst51|Add4~43 VEL_CONTROL:inst51|Add4~45 VEL_CONTROL:inst51|Add4~47 VEL_CONTROL:inst51|Add4~49 VEL_CONTROL:inst51|Add4~51 VEL_CONTROL:inst51|Add4~53 VEL_CONTROL:inst51|Add4~55 VEL_CONTROL:inst51|Add4~57 VEL_CONTROL:inst51|Add4~58 VEL_CONTROL:inst51|LessThan4~7 VEL_CONTROL:inst51|LessThan4~8 VEL_CONTROL:inst51|LessThan4~9 VEL_CONTROL:inst51|VEL_ERR~31 VEL_CONTROL:inst51|Add6~1 VEL_CONTROL:inst51|Add6~3 VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~41 VEL_CONTROL:inst51|Add6~43 VEL_CONTROL:inst51|Add6~45 VEL_CONTROL:inst51|Add6~47 VEL_CONTROL:inst51|Add6~49 VEL_CONTROL:inst51|Add6~51 VEL_CONTROL:inst51|Add6~52 VEL_CONTROL:inst51|LessThan6~3 VEL_CONTROL:inst51|LessThan6~5 VEL_CONTROL:inst51|CUM_VEL_ERR~29 VEL_CONTROL:inst51|CUM_VEL_ERR[0]~0 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT4 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|w248w[4] VEL_CONTROL:inst51|Add10~5 VEL_CONTROL:inst51|Add10~7 VEL_CONTROL:inst51|Add10~9 VEL_CONTROL:inst51|Add10~11 VEL_CONTROL:inst51|Add10~13 VEL_CONTROL:inst51|Add10~15 VEL_CONTROL:inst51|Add10~17 VEL_CONTROL:inst51|Add10~19 VEL_CONTROL:inst51|Add10~20 VEL_CONTROL:inst51|Add11~21 VEL_CONTROL:inst51|Add11~22 VEL_CONTROL:inst51|LessThan10~6 VEL_CONTROL:inst51|LessThan10~7 VEL_CONTROL:inst51|LessThan10~8 VEL_CONTROL:inst51|LessThan10~9 VEL_CONTROL:inst51|LessThan10~10 VEL_CONTROL:inst51|MOTOR_CMD[5]~27 VEL_CONTROL:inst51|MOTOR_CMD[12]~12 VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "41.989 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 {} VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut {} VEL_CONTROL:inst51|Mux0~2 {} VEL_CONTROL:inst51|Add0~3 {} VEL_CONTROL:inst51|Add0~7 {} VEL_CONTROL:inst51|Add0~9 {} VEL_CONTROL:inst51|Add0~11 {} VEL_CONTROL:inst51|Add0~13 {} VEL_CONTROL:inst51|Add0~15 {} VEL_CONTROL:inst51|Add0~16 {} VEL_CONTROL:inst51|CMD_VEL[13]~18 {} VEL_CONTROL:inst51|Add4~27 {} VEL_CONTROL:inst51|Add4~29 {} VEL_CONTROL:inst51|Add4~31 {} VEL_CONTROL:inst51|Add4~33 {} VEL_CONTROL:inst51|Add4~35 {} VEL_CONTROL:inst51|Add4~37 {} VEL_CONTROL:inst51|Add4~39 {} VEL_CONTROL:inst51|Add4~41 {} VEL_CONTROL:inst51|Add4~43 {} VEL_CONTROL:inst51|Add4~45 {} VEL_CONTROL:inst51|Add4~47 {} VEL_CONTROL:inst51|Add4~49 {} VEL_CONTROL:inst51|Add4~51 {} VEL_CONTROL:inst51|Add4~53 {} VEL_CONTROL:inst51|Add4~55 {} VEL_CONTROL:inst51|Add4~57 {} VEL_CONTROL:inst51|Add4~58 {} VEL_CONTROL:inst51|LessThan4~7 {} VEL_CONTROL:inst51|LessThan4~8 {} VEL_CONTROL:inst51|LessThan4~9 {} VEL_CONTROL:inst51|VEL_ERR~31 {} VEL_CONTROL:inst51|Add6~1 {} VEL_CONTROL:inst51|Add6~3 {} VEL_CONTROL:inst51|Add6~5 {} VEL_CONTROL:inst51|Add6~7 {} VEL_CONTROL:inst51|Add6~9 {} VEL_CONTROL:inst51|Add6~11 {} VEL_CONTROL:inst51|Add6~13 {} VEL_CONTROL:inst51|Add6~15 {} VEL_CONTROL:inst51|Add6~17 {} VEL_CONTROL:inst51|Add6~19 {} VEL_CONTROL:inst51|Add6~21 {} VEL_CONTROL:inst51|Add6~23 {} VEL_CONTROL:inst51|Add6~25 {} VEL_CONTROL:inst51|Add6~27 {} VEL_CONTROL:inst51|Add6~29 {} VEL_CONTROL:inst51|Add6~31 {} VEL_CONTROL:inst51|Add6~33 {} VEL_CONTROL:inst51|Add6~35 {} VEL_CONTROL:inst51|Add6~37 {} VEL_CONTROL:inst51|Add6~39 {} VEL_CONTROL:inst51|Add6~41 {} VEL_CONTROL:inst51|Add6~43 {} VEL_CONTROL:inst51|Add6~45 {} VEL_CONTROL:inst51|Add6~47 {} VEL_CONTROL:inst51|Add6~49 {} VEL_CONTROL:inst51|Add6~51 {} VEL_CONTROL:inst51|Add6~52 {} VEL_CONTROL:inst51|LessThan6~3 {} VEL_CONTROL:inst51|LessThan6~5 {} VEL_CONTROL:inst51|CUM_VEL_ERR~29 {} VEL_CONTROL:inst51|CUM_VEL_ERR[0]~0 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT4 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|w248w[4] {} VEL_CONTROL:inst51|Add10~5 {} VEL_CONTROL:inst51|Add10~7 {} VEL_CONTROL:inst51|Add10~9 {} VEL_CONTROL:inst51|Add10~11 {} VEL_CONTROL:inst51|Add10~13 {} VEL_CONTROL:inst51|Add10~15 {} VEL_CONTROL:inst51|Add10~17 {} VEL_CONTROL:inst51|Add10~19 {} VEL_CONTROL:inst51|Add10~20 {} VEL_CONTROL:inst51|Add11~21 {} VEL_CONTROL:inst51|Add11~22 {} VEL_CONTROL:inst51|LessThan10~6 {} VEL_CONTROL:inst51|LessThan10~7 {} VEL_CONTROL:inst51|LessThan10~8 {} VEL_CONTROL:inst51|LessThan10~9 {} VEL_CONTROL:inst51|LessThan10~10 {} VEL_CONTROL:inst51|MOTOR_CMD[5]~27 {} VEL_CONTROL:inst51|MOTOR_CMD[12]~12 {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 0.000ns 6.475ns 2.760ns 0.274ns 1.271ns 1.474ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.483ns 1.502ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.793ns 0.243ns 0.242ns 0.527ns 0.744ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.682ns 0.452ns 0.274ns 0.705ns 0.901ns 0.000ns 0.630ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.652ns 0.000ns 0.758ns 0.254ns 0.251ns 0.736ns 0.265ns 0.281ns 0.815ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.398ns 0.438ns 0.271ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.437ns 0.393ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.149ns 0.149ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.149ns 0.275ns 0.378ns 0.150ns 2.663ns 0.224ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.410ns 0.242ns 0.245ns 0.150ns 0.271ns 0.438ns 0.150ns 0.437ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.088 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.088 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.021ns 1.630ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX1\[3\] QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[2\] 14.212 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX1\[3\]\" through register \"QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[2\]\" is 14.212 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 8.342 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 8.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 471 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 2.914 ns SCOMP:inst8\|IR\[5\] 3 REG LCFF_X30_Y15_N17 7 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X30_Y15_N17; Fanout = 7; REG Node = 'SCOMP:inst8\|IR\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.823 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[5] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.275 ns) 3.941 ns IO_DECODER:inst24\|Equal2~0 4 COMB LCCOMB_X30_Y15_N6 5 " "Info: 4: + IC(0.752 ns) + CELL(0.275 ns) = 3.941 ns; Loc. = LCCOMB_X30_Y15_N6; Fanout = 5; COMB Node = 'IO_DECODER:inst24\|Equal2~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.027 ns" { SCOMP:inst8|IR[5] IO_DECODER:inst24|Equal2~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/IO_DECODER.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.393 ns) 4.795 ns inst25~2 5 COMB LCCOMB_X30_Y15_N20 5 " "Info: 5: + IC(0.461 ns) + CELL(0.393 ns) = 4.795 ns; Loc. = LCCOMB_X30_Y15_N20; Fanout = 5; COMB Node = 'inst25~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.854 ns" { IO_DECODER:inst24|Equal2~0 inst25~2 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 704 768 832 752 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.415 ns) 6.485 ns inst74 6 COMB LCCOMB_X34_Y12_N14 16 " "Info: 6: + IC(1.275 ns) + CELL(0.415 ns) = 6.485 ns; Loc. = LCCOMB_X34_Y12_N14; Fanout = 16; COMB Node = 'inst74'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.690 ns" { inst25~2 inst74 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 1176 776 840 1224 "inst74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.537 ns) 8.342 ns QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[2\] 7 REG LCFF_X34_Y12_N1 7 " "Info: 7: + IC(1.320 ns) + CELL(0.537 ns) = 8.342 ns; Loc. = LCFF_X34_Y12_N1; Fanout = 7; REG Node = 'QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.857 ns" { inst74 QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.407 ns ( 28.85 % ) " "Info: Total cell delay = 2.407 ns ( 28.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.935 ns ( 71.15 % ) " "Info: Total interconnect delay = 5.935 ns ( 71.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.342 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[5] IO_DECODER:inst24|Equal2~0 inst25~2 inst74 QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.342 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[5] {} IO_DECODER:inst24|Equal2~0 {} inst25~2 {} inst74 {} QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] {} } { 0.000ns 1.091ns 1.036ns 0.752ns 0.461ns 1.275ns 1.320ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.393ns 0.415ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "HEX_DISP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.978 ns + Longest register pin " "Info: + Longest register to pin delay is 7.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[2\] 1 REG LCFF_X34_Y12_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y12_N1; Fanout = 7; REG Node = 'QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.416 ns) 1.864 ns QUAD_HEX:inst57\|HEX_DISP:inst22\|Mux3~0 2 COMB LCCOMB_X34_Y10_N12 1 " "Info: 2: + IC(1.448 ns) + CELL(0.416 ns) = 1.864 ns; Loc. = LCCOMB_X34_Y10_N12; Fanout = 1; COMB Node = 'QUAD_HEX:inst57\|HEX_DISP:inst22\|Mux3~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.864 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] QUAD_HEX:inst57|HEX_DISP:inst22|Mux3~0 } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/HEX_DISP.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.464 ns) + CELL(2.650 ns) 7.978 ns HEX1\[3\] 3 PIN PIN_Y22 0 " "Info: 3: + IC(3.464 ns) + CELL(2.650 ns) = 7.978 ns; Loc. = PIN_Y22; Fanout = 0; PIN Node = 'HEX1\[3\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.114 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|Mux3~0 HEX1[3] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 1208 1136 1312 1224 "HEX1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 38.43 % ) " "Info: Total cell delay = 3.066 ns ( 38.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.912 ns ( 61.57 % ) " "Info: Total interconnect delay = 4.912 ns ( 61.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.978 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] QUAD_HEX:inst57|HEX_DISP:inst22|Mux3~0 HEX1[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.978 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] {} QUAD_HEX:inst57|HEX_DISP:inst22|Mux3~0 {} HEX1[3] {} } { 0.000ns 1.448ns 3.464ns } { 0.000ns 0.416ns 2.650ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.342 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[5] IO_DECODER:inst24|Equal2~0 inst25~2 inst74 QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.342 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[5] {} IO_DECODER:inst24|Equal2~0 {} inst25~2 {} inst74 {} QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] {} } { 0.000ns 1.091ns 1.036ns 0.752ns 0.461ns 1.275ns 1.320ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.393ns 0.415ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.978 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] QUAD_HEX:inst57|HEX_DISP:inst22|Mux3~0 HEX1[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.978 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] {} QUAD_HEX:inst57|HEX_DISP:inst22|Mux3~0 {} HEX1[3] {} } { 0.000ns 1.448ns 3.464ns } { 0.000ns 0.416ns 2.650ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[0\] WATCH_ST 17.235 ns Longest " "Info: Longest tpd from source pin \"KEY\[0\]\" to destination pin \"WATCH_ST\" is 17.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 272 128 296 288 "KEY\[3..0\]" "" } { 376 896 944 392 "KEY\[0\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 264 296 352 280 "KEY\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.475 ns) + CELL(0.150 ns) 7.487 ns I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4 2 COMB LCCOMB_X32_Y15_N18 791 " "Info: 2: + IC(6.475 ns) + CELL(0.150 ns) = 7.487 ns; Loc. = LCCOMB_X32_Y15_N18; Fanout = 791; COMB Node = 'I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.625 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/i2c_ctrl.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.760 ns) + CELL(0.398 ns) 10.645 ns VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~head_lut 3 COMB LCCOMB_X40_Y16_N12 3 " "Info: 3: + IC(2.760 ns) + CELL(0.398 ns) = 10.645 ns; Loc. = LCCOMB_X40_Y16_N12; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~head_lut'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.158 ns" { I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 11.357 ns VEL_CONTROL:inst51\|Mux0~2 4 COMB LCCOMB_X40_Y16_N8 21 " "Info: 4: + IC(0.274 ns) + CELL(0.438 ns) = 11.357 ns; Loc. = LCCOMB_X40_Y16_N8; Fanout = 21; COMB Node = 'VEL_CONTROL:inst51\|Mux0~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.712 ns" { VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst51|Mux0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/VEL_CONTROL.vhd" 273 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.150 ns) 12.800 ns inst7~0 5 COMB LCCOMB_X41_Y22_N22 1 " "Info: 5: + IC(1.293 ns) + CELL(0.150 ns) = 12.800 ns; Loc. = LCCOMB_X41_Y22_N22; Fanout = 1; COMB Node = 'inst7~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.443 ns" { VEL_CONTROL:inst51|Mux0~2 inst7~0 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 2528 1040 1104 2576 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(2.650 ns) 17.235 ns WATCH_ST 6 PIN PIN_M22 0 " "Info: 6: + IC(1.785 ns) + CELL(2.650 ns) = 17.235 ns; Loc. = PIN_M22; Fanout = 0; PIN Node = 'WATCH_ST'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.435 ns" { inst7~0 WATCH_ST } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 2544 1112 1288 2560 "WATCH_ST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.648 ns ( 26.97 % ) " "Info: Total cell delay = 4.648 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.587 ns ( 73.03 % ) " "Info: Total interconnect delay = 12.587 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "17.235 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst51|Mux0~2 inst7~0 WATCH_ST } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "17.235 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 {} VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut {} VEL_CONTROL:inst51|Mux0~2 {} inst7~0 {} WATCH_ST {} } { 0.000ns 0.000ns 6.475ns 2.760ns 0.274ns 1.293ns 1.785ns } { 0.000ns 0.862ns 0.150ns 0.398ns 0.438ns 0.150ns 2.650ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DIG_IN:inst5\|B_DI\[9\] SW\[9\] CLOCK_50 1.478 ns register " "Info: th for register \"DIG_IN:inst5\|B_DI\[9\]\" (data pin = \"SW\[9\]\", clock pin = \"CLOCK_50\") is 1.478 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 6.082 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 6.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 471 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.787 ns) 2.919 ns SCOMP:inst8\|IO_WRITE_INT 3 REG LCFF_X31_Y17_N27 51 " "Info: 3: + IC(1.041 ns) + CELL(0.787 ns) = 2.919 ns; Loc. = LCFF_X31_Y17_N27; Fanout = 51; REG Node = 'SCOMP:inst8\|IO_WRITE_INT'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.828 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/SCOMP.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.150 ns) 4.196 ns inst76~0 4 COMB LCCOMB_X30_Y15_N24 2 " "Info: 4: + IC(1.127 ns) + CELL(0.150 ns) = 4.196 ns; Loc. = LCCOMB_X30_Y15_N24; Fanout = 2; COMB Node = 'inst76~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.277 ns" { SCOMP:inst8|IO_WRITE_INT inst76~0 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 936 128 192 984 "inst76" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.275 ns) 4.747 ns inst77 5 COMB LCCOMB_X30_Y15_N10 33 " "Info: 5: + IC(0.276 ns) + CELL(0.275 ns) = 4.747 ns; Loc. = LCCOMB_X30_Y15_N10; Fanout = 33; COMB Node = 'inst77'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.551 ns" { inst76~0 inst77 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.537 ns) 6.082 ns DIG_IN:inst5\|B_DI\[9\] 6 REG LCFF_X31_Y18_N15 1 " "Info: 6: + IC(0.798 ns) + CELL(0.537 ns) = 6.082 ns; Loc. = LCFF_X31_Y18_N15; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[9\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.335 ns" { inst77 DIG_IN:inst5|B_DI[9] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.749 ns ( 28.76 % ) " "Info: Total cell delay = 1.749 ns ( 28.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.333 ns ( 71.24 % ) " "Info: Total interconnect delay = 4.333 ns ( 71.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.082 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT inst76~0 inst77 DIG_IN:inst5|B_DI[9] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.082 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} inst76~0 {} inst77 {} DIG_IN:inst5|B_DI[9] {} } { 0.000ns 1.091ns 1.041ns 1.127ns 0.276ns 0.798ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.275ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DIG_IN.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.512 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[9\] 1 PIN PIN_A13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 1; PIN Node = 'SW\[9\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/GitHub/de2bot/DE2Bot_Spr18/DE2bot.bdf" { { 864 -32 136 880 "SW\[15..0\]" "" } { 296 128 296 312 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 832 192 288 848 "SW\[15..0\]" "" } { 288 296 351 304 "SW\[17..16\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.366 ns) 2.512 ns DIG_IN:inst5\|B_DI\[9\] 2 REG LCFF_X31_Y18_N15 1 " "Info: 2: + IC(1.147 ns) + CELL(0.366 ns) = 2.512 ns; Loc. = LCFF_X31_Y18_N15; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[9\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.513 ns" { SW[9] DIG_IN:inst5|B_DI[9] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "C:/GitHub/de2bot/DE2Bot_Spr18/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 54.34 % ) " "Info: Total cell delay = 1.365 ns ( 54.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 45.66 % ) " "Info: Total interconnect delay = 1.147 ns ( 45.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.512 ns" { SW[9] DIG_IN:inst5|B_DI[9] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.512 ns" { SW[9] {} SW[9]~combout {} DIG_IN:inst5|B_DI[9] {} } { 0.000ns 0.000ns 1.147ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.082 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT inst76~0 inst77 DIG_IN:inst5|B_DI[9] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.082 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} inst76~0 {} inst77 {} DIG_IN:inst5|B_DI[9] {} } { 0.000ns 1.091ns 1.041ns 1.127ns 0.276ns 0.798ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.275ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.512 ns" { SW[9] DIG_IN:inst5|B_DI[9] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.512 ns" { SW[9] {} SW[9]~combout {} DIG_IN:inst5|B_DI[9] {} } { 0.000ns 0.000ns 1.147ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 28 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Info: Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 15 13:41:08 2018 " "Info: Processing ended: Sun Apr 15 13:41:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
