<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/WiPhase_top_level_sysid.v"
   type="VERILOG"
   library="sysid" />
 <file
   path="simulation/submodules/WiPhase_top_level_spi.v"
   type="VERILOG"
   library="spi" />
 <file
   path="simulation/submodules/WiPhase_top_level_sample_pll.vho"
   type="VHDL"
   library="sample_pll" />
 <file
   path="simulation/submodules/WiPhase_top_level_ram_onchip.hex"
   type="HEX"
   library="ram_onchip" />
 <file
   path="simulation/submodules/WiPhase_top_level_ram_onchip.v"
   type="VERILOG"
   library="ram_onchip" />
 <file
   path="simulation/submodules/WiPhase_top_level_jtag_uart.v"
   type="VERILOG"
   library="jtag_uart" />
 <file
   path="simulation/submodules/WiPhase_top_level_eth.vhd"
   type="VHDL"
   library="eth" />
 <file
   path="simulation/submodules/WiPhase_top_level_cpu_v2.v"
   type="VERILOG"
   library="cpu_v2" />
 <file
   path="simulation/submodules/Debug_ST_Sink.vhd"
   type="VHDL"
   library="Debug_ST_Sink_0" />
 <file path="simulation/WiPhase_top_level.vhd" type="VHDL" />
 <topLevel name="WiPhase_top_level" />
 <deviceFamily name="cyclone10lp" />
 <modelMap
   controllerPath="WiPhase_top_level.ram_onchip"
   modelPath="WiPhase_top_level.ram_onchip" />
</simPackage>
