This folder includes everything related with the RVfpga-PipelineSimulator.

* In folder examples we provide an example program, both with a source file and a .vh file, and detailed instructions on how to simulate it in RVfpga-PipelineSimulator. We also explain how to create and simulate other programs.

* In folder verilatorSIM_RVfpga-PipelineSimulator we provide the sources of the RVfpga-PipelineSimulator and detailed instructions on how to compile it in a Ubuntu 22.04 OS.

Instruction dissasembly is carried out based on the [RISC-V Disassembler](https://github.com/michaeljclark/riscv-disassembler) developed by Michael Clark.
