Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Mar 10 19:31:55 2025
| Host         : NAA_JS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Topmodule_control_sets_placed.rpt
| Design       : Topmodule
| Device       : xc7a100ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           22 |
| No           | No                    | Yes                    |              31 |           15 |
| No           | Yes                   | No                     |              64 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             106 |           21 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+-------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+-------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | IA/IPready111_out                  | CR1/reset               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | C1/FSM_onehot_preState_reg[0]_2    | CR1/reset               |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | C1/FSM_onehot_preState_reg[0]_3[0] | CR1/reset               |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                    | CR1/reset               |               15 |             31 |         2.07 |
|  clk_IBUF_BUFG |                                    |                         |               22 |             33 |         1.50 |
|  CRC0          |                                    | CR1/CRC_reg[63]_i_2_n_0 |               21 |             64 |         3.05 |
|  clk_IBUF_BUFG | C1/E[0]                            | CR1/reset               |               11 |             71 |         6.45 |
+----------------+------------------------------------+-------------------------+------------------+----------------+--------------+


