
USART_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000011c0  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  080013a4  080013a4  000113a4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080013d8  080013d8  000113d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080013dc  080013dc  000113dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  080013e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000168  2000000c  080013ec  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000174  080013ec  00020174  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000c8ca  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001eb5  00000000  00000000  0002c8ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000280a  00000000  00000000  0002e7b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000568  00000000  00000000  00030fc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000698  00000000  00000000  00031528  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003731  00000000  00000000  00031bc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002124  00000000  00000000  000352f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00037415  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000d40  00000000  00000000  00037494  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000000c 	.word	0x2000000c
 8000200:	00000000 	.word	0x00000000
 8000204:	0800138c 	.word	0x0800138c

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000010 	.word	0x20000010
 8000220:	0800138c 	.word	0x0800138c

08000224 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000224:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000226:	4b0e      	ldr	r3, [pc, #56]	; (8000260 <HAL_InitTick+0x3c>)
{
 8000228:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800022a:	7818      	ldrb	r0, [r3, #0]
 800022c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000230:	fbb3 f3f0 	udiv	r3, r3, r0
 8000234:	4a0b      	ldr	r2, [pc, #44]	; (8000264 <HAL_InitTick+0x40>)
 8000236:	6810      	ldr	r0, [r2, #0]
 8000238:	fbb0 f0f3 	udiv	r0, r0, r3
 800023c:	f000 f88c 	bl	8000358 <HAL_SYSTICK_Config>
 8000240:	4604      	mov	r4, r0
 8000242:	b958      	cbnz	r0, 800025c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000244:	2d0f      	cmp	r5, #15
 8000246:	d809      	bhi.n	800025c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000248:	4602      	mov	r2, r0
 800024a:	4629      	mov	r1, r5
 800024c:	f04f 30ff 	mov.w	r0, #4294967295
 8000250:	f000 f842 	bl	80002d8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000254:	4b04      	ldr	r3, [pc, #16]	; (8000268 <HAL_InitTick+0x44>)
 8000256:	4620      	mov	r0, r4
 8000258:	601d      	str	r5, [r3, #0]
 800025a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800025c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800025e:	bd38      	pop	{r3, r4, r5, pc}
 8000260:	20000000 	.word	0x20000000
 8000264:	20000008 	.word	0x20000008
 8000268:	20000004 	.word	0x20000004

0800026c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800026c:	4a07      	ldr	r2, [pc, #28]	; (800028c <HAL_Init+0x20>)
{
 800026e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000270:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000272:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000274:	f043 0310 	orr.w	r3, r3, #16
 8000278:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800027a:	f000 f81b 	bl	80002b4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800027e:	2000      	movs	r0, #0
 8000280:	f7ff ffd0 	bl	8000224 <HAL_InitTick>
  HAL_MspInit();
 8000284:	f000 ff78 	bl	8001178 <HAL_MspInit>
}
 8000288:	2000      	movs	r0, #0
 800028a:	bd08      	pop	{r3, pc}
 800028c:	40022000 	.word	0x40022000

08000290 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000290:	4a03      	ldr	r2, [pc, #12]	; (80002a0 <HAL_IncTick+0x10>)
 8000292:	4b04      	ldr	r3, [pc, #16]	; (80002a4 <HAL_IncTick+0x14>)
 8000294:	6811      	ldr	r1, [r2, #0]
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	440b      	add	r3, r1
 800029a:	6013      	str	r3, [r2, #0]
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop
 80002a0:	2000002c 	.word	0x2000002c
 80002a4:	20000000 	.word	0x20000000

080002a8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002a8:	4b01      	ldr	r3, [pc, #4]	; (80002b0 <HAL_GetTick+0x8>)
 80002aa:	6818      	ldr	r0, [r3, #0]
}
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop
 80002b0:	2000002c 	.word	0x2000002c

080002b4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002b4:	4a07      	ldr	r2, [pc, #28]	; (80002d4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002b6:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002b8:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002ba:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002be:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80002c2:	041b      	lsls	r3, r3, #16
 80002c4:	0c1b      	lsrs	r3, r3, #16
 80002c6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80002ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80002ce:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80002d0:	60d3      	str	r3, [r2, #12]
 80002d2:	4770      	bx	lr
 80002d4:	e000ed00 	.word	0xe000ed00

080002d8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002d8:	4b17      	ldr	r3, [pc, #92]	; (8000338 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002da:	b530      	push	{r4, r5, lr}
 80002dc:	68dc      	ldr	r4, [r3, #12]
 80002de:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002e2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002e6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002e8:	2b04      	cmp	r3, #4
 80002ea:	bf28      	it	cs
 80002ec:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002ee:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002f0:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002f4:	bf98      	it	ls
 80002f6:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002f8:	fa05 f303 	lsl.w	r3, r5, r3
 80002fc:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000300:	bf88      	it	hi
 8000302:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000304:	4019      	ands	r1, r3
 8000306:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000308:	fa05 f404 	lsl.w	r4, r5, r4
 800030c:	3c01      	subs	r4, #1
 800030e:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000310:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000312:	ea42 0201 	orr.w	r2, r2, r1
 8000316:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800031a:	bfaf      	iteee	ge
 800031c:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000320:	4b06      	ldrlt	r3, [pc, #24]	; (800033c <HAL_NVIC_SetPriority+0x64>)
 8000322:	f000 000f 	andlt.w	r0, r0, #15
 8000326:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000328:	bfa5      	ittet	ge
 800032a:	b2d2      	uxtbge	r2, r2
 800032c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000330:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000332:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	e000ed00 	.word	0xe000ed00
 800033c:	e000ed14 	.word	0xe000ed14

08000340 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000340:	2301      	movs	r3, #1
 8000342:	0942      	lsrs	r2, r0, #5
 8000344:	f000 001f 	and.w	r0, r0, #31
 8000348:	fa03 f000 	lsl.w	r0, r3, r0
 800034c:	4b01      	ldr	r3, [pc, #4]	; (8000354 <HAL_NVIC_EnableIRQ+0x14>)
 800034e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000352:	4770      	bx	lr
 8000354:	e000e100 	.word	0xe000e100

08000358 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000358:	3801      	subs	r0, #1
 800035a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800035e:	d20a      	bcs.n	8000376 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000360:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000362:	4b06      	ldr	r3, [pc, #24]	; (800037c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000364:	4a06      	ldr	r2, [pc, #24]	; (8000380 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000366:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000368:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800036c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800036e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000370:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000372:	601a      	str	r2, [r3, #0]
 8000374:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000376:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000378:	4770      	bx	lr
 800037a:	bf00      	nop
 800037c:	e000e010 	.word	0xe000e010
 8000380:	e000ed00 	.word	0xe000ed00

08000384 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000384:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8000388:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800038a:	2b02      	cmp	r3, #2
 800038c:	d003      	beq.n	8000396 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800038e:	2304      	movs	r3, #4
 8000390:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8000392:	2001      	movs	r0, #1
 8000394:	bd10      	pop	{r4, pc}
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000396:	6803      	ldr	r3, [r0, #0]
 8000398:	681a      	ldr	r2, [r3, #0]
 800039a:	f022 020e 	bic.w	r2, r2, #14
 800039e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80003a0:	681a      	ldr	r2, [r3, #0]
 80003a2:	f022 0201 	bic.w	r2, r2, #1
 80003a6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80003a8:	4a29      	ldr	r2, [pc, #164]	; (8000450 <HAL_DMA_Abort_IT+0xcc>)
 80003aa:	4293      	cmp	r3, r2
 80003ac:	d924      	bls.n	80003f8 <HAL_DMA_Abort_IT+0x74>
 80003ae:	f502 7262 	add.w	r2, r2, #904	; 0x388
 80003b2:	4293      	cmp	r3, r2
 80003b4:	d019      	beq.n	80003ea <HAL_DMA_Abort_IT+0x66>
 80003b6:	3214      	adds	r2, #20
 80003b8:	4293      	cmp	r3, r2
 80003ba:	d018      	beq.n	80003ee <HAL_DMA_Abort_IT+0x6a>
 80003bc:	3214      	adds	r2, #20
 80003be:	4293      	cmp	r3, r2
 80003c0:	d017      	beq.n	80003f2 <HAL_DMA_Abort_IT+0x6e>
 80003c2:	3214      	adds	r2, #20
 80003c4:	4293      	cmp	r3, r2
 80003c6:	bf0c      	ite	eq
 80003c8:	f44f 5380 	moveq.w	r3, #4096	; 0x1000
 80003cc:	f44f 3380 	movne.w	r3, #65536	; 0x10000
 80003d0:	4a20      	ldr	r2, [pc, #128]	; (8000454 <HAL_DMA_Abort_IT+0xd0>)
 80003d2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80003d4:	2301      	movs	r3, #1

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80003d6:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 80003d8:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80003dc:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 80003de:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80003e2:	b39b      	cbz	r3, 800044c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80003e4:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80003e6:	4620      	mov	r0, r4
 80003e8:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80003ea:	2301      	movs	r3, #1
 80003ec:	e7f0      	b.n	80003d0 <HAL_DMA_Abort_IT+0x4c>
 80003ee:	2310      	movs	r3, #16
 80003f0:	e7ee      	b.n	80003d0 <HAL_DMA_Abort_IT+0x4c>
 80003f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80003f6:	e7eb      	b.n	80003d0 <HAL_DMA_Abort_IT+0x4c>
 80003f8:	4917      	ldr	r1, [pc, #92]	; (8000458 <HAL_DMA_Abort_IT+0xd4>)
 80003fa:	428b      	cmp	r3, r1
 80003fc:	d016      	beq.n	800042c <HAL_DMA_Abort_IT+0xa8>
 80003fe:	3114      	adds	r1, #20
 8000400:	428b      	cmp	r3, r1
 8000402:	d015      	beq.n	8000430 <HAL_DMA_Abort_IT+0xac>
 8000404:	3114      	adds	r1, #20
 8000406:	428b      	cmp	r3, r1
 8000408:	d014      	beq.n	8000434 <HAL_DMA_Abort_IT+0xb0>
 800040a:	3114      	adds	r1, #20
 800040c:	428b      	cmp	r3, r1
 800040e:	d014      	beq.n	800043a <HAL_DMA_Abort_IT+0xb6>
 8000410:	3114      	adds	r1, #20
 8000412:	428b      	cmp	r3, r1
 8000414:	d014      	beq.n	8000440 <HAL_DMA_Abort_IT+0xbc>
 8000416:	3114      	adds	r1, #20
 8000418:	428b      	cmp	r3, r1
 800041a:	d014      	beq.n	8000446 <HAL_DMA_Abort_IT+0xc2>
 800041c:	4293      	cmp	r3, r2
 800041e:	bf14      	ite	ne
 8000420:	f44f 3380 	movne.w	r3, #65536	; 0x10000
 8000424:	f04f 7380 	moveq.w	r3, #16777216	; 0x1000000
 8000428:	4a0c      	ldr	r2, [pc, #48]	; (800045c <HAL_DMA_Abort_IT+0xd8>)
 800042a:	e7d2      	b.n	80003d2 <HAL_DMA_Abort_IT+0x4e>
 800042c:	2301      	movs	r3, #1
 800042e:	e7fb      	b.n	8000428 <HAL_DMA_Abort_IT+0xa4>
 8000430:	2310      	movs	r3, #16
 8000432:	e7f9      	b.n	8000428 <HAL_DMA_Abort_IT+0xa4>
 8000434:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000438:	e7f6      	b.n	8000428 <HAL_DMA_Abort_IT+0xa4>
 800043a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800043e:	e7f3      	b.n	8000428 <HAL_DMA_Abort_IT+0xa4>
 8000440:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000444:	e7f0      	b.n	8000428 <HAL_DMA_Abort_IT+0xa4>
 8000446:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800044a:	e7ed      	b.n	8000428 <HAL_DMA_Abort_IT+0xa4>
  HAL_StatusTypeDef status = HAL_OK;
 800044c:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 800044e:	bd10      	pop	{r4, pc}
 8000450:	40020080 	.word	0x40020080
 8000454:	40020400 	.word	0x40020400
 8000458:	40020008 	.word	0x40020008
 800045c:	40020000 	.word	0x40020000

08000460 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000460:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8000464:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000466:	4616      	mov	r6, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000468:	4f6c      	ldr	r7, [pc, #432]	; (800061c <HAL_GPIO_Init+0x1bc>)
 800046a:	4b6d      	ldr	r3, [pc, #436]	; (8000620 <HAL_GPIO_Init+0x1c0>)
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800046c:	f8df e1b8 	ldr.w	lr, [pc, #440]	; 8000628 <HAL_GPIO_Init+0x1c8>
      switch (GPIO_Init->Mode)
 8000470:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 800062c <HAL_GPIO_Init+0x1cc>
    ioposition = (0x01U << position);
 8000474:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000478:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 800047a:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800047e:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8000482:	45a0      	cmp	r8, r4
 8000484:	f040 8085 	bne.w	8000592 <HAL_GPIO_Init+0x132>
      switch (GPIO_Init->Mode)
 8000488:	684d      	ldr	r5, [r1, #4]
 800048a:	2d12      	cmp	r5, #18
 800048c:	f000 80b7 	beq.w	80005fe <HAL_GPIO_Init+0x19e>
 8000490:	f200 808d 	bhi.w	80005ae <HAL_GPIO_Init+0x14e>
 8000494:	2d02      	cmp	r5, #2
 8000496:	f000 80af 	beq.w	80005f8 <HAL_GPIO_Init+0x198>
 800049a:	f200 8081 	bhi.w	80005a0 <HAL_GPIO_Init+0x140>
 800049e:	2d00      	cmp	r5, #0
 80004a0:	f000 8091 	beq.w	80005c6 <HAL_GPIO_Init+0x166>
 80004a4:	2d01      	cmp	r5, #1
 80004a6:	f000 80a5 	beq.w	80005f4 <HAL_GPIO_Init+0x194>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80004aa:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80004ae:	2cff      	cmp	r4, #255	; 0xff
 80004b0:	bf93      	iteet	ls
 80004b2:	4682      	movls	sl, r0
 80004b4:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80004b8:	3d08      	subhi	r5, #8
 80004ba:	f8d0 b000 	ldrls.w	fp, [r0]
 80004be:	bf92      	itee	ls
 80004c0:	00b5      	lslls	r5, r6, #2
 80004c2:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80004c6:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80004c8:	fa09 f805 	lsl.w	r8, r9, r5
 80004cc:	ea2b 0808 	bic.w	r8, fp, r8
 80004d0:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80004d4:	bf88      	it	hi
 80004d6:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80004da:	ea48 0505 	orr.w	r5, r8, r5
 80004de:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80004e2:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80004e6:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80004ea:	d052      	beq.n	8000592 <HAL_GPIO_Init+0x132>
        __HAL_RCC_AFIO_CLK_ENABLE();
 80004ec:	69bd      	ldr	r5, [r7, #24]
 80004ee:	f026 0803 	bic.w	r8, r6, #3
 80004f2:	f045 0501 	orr.w	r5, r5, #1
 80004f6:	61bd      	str	r5, [r7, #24]
 80004f8:	69bd      	ldr	r5, [r7, #24]
 80004fa:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80004fe:	f005 0501 	and.w	r5, r5, #1
 8000502:	9501      	str	r5, [sp, #4]
 8000504:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000508:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800050c:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800050e:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8000512:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000516:	fa09 f90b 	lsl.w	r9, r9, fp
 800051a:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800051e:	4d41      	ldr	r5, [pc, #260]	; (8000624 <HAL_GPIO_Init+0x1c4>)
 8000520:	42a8      	cmp	r0, r5
 8000522:	d071      	beq.n	8000608 <HAL_GPIO_Init+0x1a8>
 8000524:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000528:	42a8      	cmp	r0, r5
 800052a:	d06f      	beq.n	800060c <HAL_GPIO_Init+0x1ac>
 800052c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000530:	42a8      	cmp	r0, r5
 8000532:	d06d      	beq.n	8000610 <HAL_GPIO_Init+0x1b0>
 8000534:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000538:	42a8      	cmp	r0, r5
 800053a:	d06b      	beq.n	8000614 <HAL_GPIO_Init+0x1b4>
 800053c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000540:	42a8      	cmp	r0, r5
 8000542:	d069      	beq.n	8000618 <HAL_GPIO_Init+0x1b8>
 8000544:	4570      	cmp	r0, lr
 8000546:	bf0c      	ite	eq
 8000548:	2505      	moveq	r5, #5
 800054a:	2506      	movne	r5, #6
 800054c:	fa05 f50b 	lsl.w	r5, r5, fp
 8000550:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8000554:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000558:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800055a:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 800055e:	bf14      	ite	ne
 8000560:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000562:	43a5      	biceq	r5, r4
 8000564:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000566:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000568:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800056c:	bf14      	ite	ne
 800056e:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000570:	43a5      	biceq	r5, r4
 8000572:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000574:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000576:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 800057a:	bf14      	ite	ne
 800057c:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800057e:	43a5      	biceq	r5, r4
 8000580:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000582:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000584:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000588:	bf14      	ite	ne
 800058a:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800058c:	ea25 0404 	biceq.w	r4, r5, r4
 8000590:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000592:	3601      	adds	r6, #1
 8000594:	2e10      	cmp	r6, #16
 8000596:	f47f af6d 	bne.w	8000474 <HAL_GPIO_Init+0x14>
        }
      }
    }
  }
}
 800059a:	b003      	add	sp, #12
 800059c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 80005a0:	2d03      	cmp	r5, #3
 80005a2:	d025      	beq.n	80005f0 <HAL_GPIO_Init+0x190>
 80005a4:	2d11      	cmp	r5, #17
 80005a6:	d180      	bne.n	80004aa <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80005a8:	68ca      	ldr	r2, [r1, #12]
 80005aa:	3204      	adds	r2, #4
          break;
 80005ac:	e77d      	b.n	80004aa <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 80005ae:	4565      	cmp	r5, ip
 80005b0:	d009      	beq.n	80005c6 <HAL_GPIO_Init+0x166>
 80005b2:	d812      	bhi.n	80005da <HAL_GPIO_Init+0x17a>
 80005b4:	f8df 9078 	ldr.w	r9, [pc, #120]	; 8000630 <HAL_GPIO_Init+0x1d0>
 80005b8:	454d      	cmp	r5, r9
 80005ba:	d004      	beq.n	80005c6 <HAL_GPIO_Init+0x166>
 80005bc:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80005c0:	454d      	cmp	r5, r9
 80005c2:	f47f af72 	bne.w	80004aa <HAL_GPIO_Init+0x4a>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80005c6:	688a      	ldr	r2, [r1, #8]
 80005c8:	b1e2      	cbz	r2, 8000604 <HAL_GPIO_Init+0x1a4>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80005ca:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 80005cc:	bf0c      	ite	eq
 80005ce:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80005d2:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80005d6:	2208      	movs	r2, #8
 80005d8:	e767      	b.n	80004aa <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 80005da:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8000634 <HAL_GPIO_Init+0x1d4>
 80005de:	454d      	cmp	r5, r9
 80005e0:	d0f1      	beq.n	80005c6 <HAL_GPIO_Init+0x166>
 80005e2:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80005e6:	454d      	cmp	r5, r9
 80005e8:	d0ed      	beq.n	80005c6 <HAL_GPIO_Init+0x166>
 80005ea:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 80005ee:	e7e7      	b.n	80005c0 <HAL_GPIO_Init+0x160>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80005f0:	2200      	movs	r2, #0
 80005f2:	e75a      	b.n	80004aa <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80005f4:	68ca      	ldr	r2, [r1, #12]
          break;
 80005f6:	e758      	b.n	80004aa <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80005f8:	68ca      	ldr	r2, [r1, #12]
 80005fa:	3208      	adds	r2, #8
          break;
 80005fc:	e755      	b.n	80004aa <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80005fe:	68ca      	ldr	r2, [r1, #12]
 8000600:	320c      	adds	r2, #12
          break;
 8000602:	e752      	b.n	80004aa <HAL_GPIO_Init+0x4a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000604:	2204      	movs	r2, #4
 8000606:	e750      	b.n	80004aa <HAL_GPIO_Init+0x4a>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000608:	2500      	movs	r5, #0
 800060a:	e79f      	b.n	800054c <HAL_GPIO_Init+0xec>
 800060c:	2501      	movs	r5, #1
 800060e:	e79d      	b.n	800054c <HAL_GPIO_Init+0xec>
 8000610:	2502      	movs	r5, #2
 8000612:	e79b      	b.n	800054c <HAL_GPIO_Init+0xec>
 8000614:	2503      	movs	r5, #3
 8000616:	e799      	b.n	800054c <HAL_GPIO_Init+0xec>
 8000618:	2504      	movs	r5, #4
 800061a:	e797      	b.n	800054c <HAL_GPIO_Init+0xec>
 800061c:	40021000 	.word	0x40021000
 8000620:	40010400 	.word	0x40010400
 8000624:	40010800 	.word	0x40010800
 8000628:	40011c00 	.word	0x40011c00
 800062c:	10210000 	.word	0x10210000
 8000630:	10110000 	.word	0x10110000
 8000634:	10310000 	.word	0x10310000

08000638 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000638:	6803      	ldr	r3, [r0, #0]
{
 800063a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800063e:	07db      	lsls	r3, r3, #31
{
 8000640:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000642:	d410      	bmi.n	8000666 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000644:	682b      	ldr	r3, [r5, #0]
 8000646:	079f      	lsls	r7, r3, #30
 8000648:	d45e      	bmi.n	8000708 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800064a:	682b      	ldr	r3, [r5, #0]
 800064c:	0719      	lsls	r1, r3, #28
 800064e:	f100 8095 	bmi.w	800077c <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000652:	682b      	ldr	r3, [r5, #0]
 8000654:	075a      	lsls	r2, r3, #29
 8000656:	f100 80bf 	bmi.w	80007d8 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800065a:	69ea      	ldr	r2, [r5, #28]
 800065c:	2a00      	cmp	r2, #0
 800065e:	f040 812d 	bne.w	80008bc <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000662:	2000      	movs	r0, #0
 8000664:	e014      	b.n	8000690 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000666:	4c90      	ldr	r4, [pc, #576]	; (80008a8 <HAL_RCC_OscConfig+0x270>)
 8000668:	6863      	ldr	r3, [r4, #4]
 800066a:	f003 030c 	and.w	r3, r3, #12
 800066e:	2b04      	cmp	r3, #4
 8000670:	d007      	beq.n	8000682 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000672:	6863      	ldr	r3, [r4, #4]
 8000674:	f003 030c 	and.w	r3, r3, #12
 8000678:	2b08      	cmp	r3, #8
 800067a:	d10c      	bne.n	8000696 <HAL_RCC_OscConfig+0x5e>
 800067c:	6863      	ldr	r3, [r4, #4]
 800067e:	03de      	lsls	r6, r3, #15
 8000680:	d509      	bpl.n	8000696 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000682:	6823      	ldr	r3, [r4, #0]
 8000684:	039c      	lsls	r4, r3, #14
 8000686:	d5dd      	bpl.n	8000644 <HAL_RCC_OscConfig+0xc>
 8000688:	686b      	ldr	r3, [r5, #4]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d1da      	bne.n	8000644 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800068e:	2001      	movs	r0, #1
}
 8000690:	b002      	add	sp, #8
 8000692:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000696:	686b      	ldr	r3, [r5, #4]
 8000698:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800069c:	d110      	bne.n	80006c0 <HAL_RCC_OscConfig+0x88>
 800069e:	6823      	ldr	r3, [r4, #0]
 80006a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80006a4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80006a6:	f7ff fdff 	bl	80002a8 <HAL_GetTick>
 80006aa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80006ac:	6823      	ldr	r3, [r4, #0]
 80006ae:	0398      	lsls	r0, r3, #14
 80006b0:	d4c8      	bmi.n	8000644 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80006b2:	f7ff fdf9 	bl	80002a8 <HAL_GetTick>
 80006b6:	1b80      	subs	r0, r0, r6
 80006b8:	2864      	cmp	r0, #100	; 0x64
 80006ba:	d9f7      	bls.n	80006ac <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80006bc:	2003      	movs	r0, #3
 80006be:	e7e7      	b.n	8000690 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006c0:	b99b      	cbnz	r3, 80006ea <HAL_RCC_OscConfig+0xb2>
 80006c2:	6823      	ldr	r3, [r4, #0]
 80006c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80006c8:	6023      	str	r3, [r4, #0]
 80006ca:	6823      	ldr	r3, [r4, #0]
 80006cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80006d0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80006d2:	f7ff fde9 	bl	80002a8 <HAL_GetTick>
 80006d6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80006d8:	6823      	ldr	r3, [r4, #0]
 80006da:	0399      	lsls	r1, r3, #14
 80006dc:	d5b2      	bpl.n	8000644 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80006de:	f7ff fde3 	bl	80002a8 <HAL_GetTick>
 80006e2:	1b80      	subs	r0, r0, r6
 80006e4:	2864      	cmp	r0, #100	; 0x64
 80006e6:	d9f7      	bls.n	80006d8 <HAL_RCC_OscConfig+0xa0>
 80006e8:	e7e8      	b.n	80006bc <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006ea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80006ee:	6823      	ldr	r3, [r4, #0]
 80006f0:	d103      	bne.n	80006fa <HAL_RCC_OscConfig+0xc2>
 80006f2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80006f6:	6023      	str	r3, [r4, #0]
 80006f8:	e7d1      	b.n	800069e <HAL_RCC_OscConfig+0x66>
 80006fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80006fe:	6023      	str	r3, [r4, #0]
 8000700:	6823      	ldr	r3, [r4, #0]
 8000702:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000706:	e7cd      	b.n	80006a4 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000708:	4c67      	ldr	r4, [pc, #412]	; (80008a8 <HAL_RCC_OscConfig+0x270>)
 800070a:	6863      	ldr	r3, [r4, #4]
 800070c:	f013 0f0c 	tst.w	r3, #12
 8000710:	d007      	beq.n	8000722 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000712:	6863      	ldr	r3, [r4, #4]
 8000714:	f003 030c 	and.w	r3, r3, #12
 8000718:	2b08      	cmp	r3, #8
 800071a:	d110      	bne.n	800073e <HAL_RCC_OscConfig+0x106>
 800071c:	6863      	ldr	r3, [r4, #4]
 800071e:	03da      	lsls	r2, r3, #15
 8000720:	d40d      	bmi.n	800073e <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000722:	6823      	ldr	r3, [r4, #0]
 8000724:	079b      	lsls	r3, r3, #30
 8000726:	d502      	bpl.n	800072e <HAL_RCC_OscConfig+0xf6>
 8000728:	692b      	ldr	r3, [r5, #16]
 800072a:	2b01      	cmp	r3, #1
 800072c:	d1af      	bne.n	800068e <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800072e:	6823      	ldr	r3, [r4, #0]
 8000730:	696a      	ldr	r2, [r5, #20]
 8000732:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000736:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800073a:	6023      	str	r3, [r4, #0]
 800073c:	e785      	b.n	800064a <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800073e:	692a      	ldr	r2, [r5, #16]
 8000740:	4b5a      	ldr	r3, [pc, #360]	; (80008ac <HAL_RCC_OscConfig+0x274>)
 8000742:	b16a      	cbz	r2, 8000760 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8000744:	2201      	movs	r2, #1
 8000746:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000748:	f7ff fdae 	bl	80002a8 <HAL_GetTick>
 800074c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800074e:	6823      	ldr	r3, [r4, #0]
 8000750:	079f      	lsls	r7, r3, #30
 8000752:	d4ec      	bmi.n	800072e <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000754:	f7ff fda8 	bl	80002a8 <HAL_GetTick>
 8000758:	1b80      	subs	r0, r0, r6
 800075a:	2802      	cmp	r0, #2
 800075c:	d9f7      	bls.n	800074e <HAL_RCC_OscConfig+0x116>
 800075e:	e7ad      	b.n	80006bc <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000760:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000762:	f7ff fda1 	bl	80002a8 <HAL_GetTick>
 8000766:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000768:	6823      	ldr	r3, [r4, #0]
 800076a:	0798      	lsls	r0, r3, #30
 800076c:	f57f af6d 	bpl.w	800064a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000770:	f7ff fd9a 	bl	80002a8 <HAL_GetTick>
 8000774:	1b80      	subs	r0, r0, r6
 8000776:	2802      	cmp	r0, #2
 8000778:	d9f6      	bls.n	8000768 <HAL_RCC_OscConfig+0x130>
 800077a:	e79f      	b.n	80006bc <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800077c:	69aa      	ldr	r2, [r5, #24]
 800077e:	4c4a      	ldr	r4, [pc, #296]	; (80008a8 <HAL_RCC_OscConfig+0x270>)
 8000780:	4b4b      	ldr	r3, [pc, #300]	; (80008b0 <HAL_RCC_OscConfig+0x278>)
 8000782:	b1da      	cbz	r2, 80007bc <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8000784:	2201      	movs	r2, #1
 8000786:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000788:	f7ff fd8e 	bl	80002a8 <HAL_GetTick>
 800078c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800078e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000790:	079b      	lsls	r3, r3, #30
 8000792:	d50d      	bpl.n	80007b0 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000794:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000798:	4b46      	ldr	r3, [pc, #280]	; (80008b4 <HAL_RCC_OscConfig+0x27c>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	fbb3 f3f2 	udiv	r3, r3, r2
 80007a0:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80007a2:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80007a4:	9b01      	ldr	r3, [sp, #4]
 80007a6:	1e5a      	subs	r2, r3, #1
 80007a8:	9201      	str	r2, [sp, #4]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d1f9      	bne.n	80007a2 <HAL_RCC_OscConfig+0x16a>
 80007ae:	e750      	b.n	8000652 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80007b0:	f7ff fd7a 	bl	80002a8 <HAL_GetTick>
 80007b4:	1b80      	subs	r0, r0, r6
 80007b6:	2802      	cmp	r0, #2
 80007b8:	d9e9      	bls.n	800078e <HAL_RCC_OscConfig+0x156>
 80007ba:	e77f      	b.n	80006bc <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80007bc:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80007be:	f7ff fd73 	bl	80002a8 <HAL_GetTick>
 80007c2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80007c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80007c6:	079f      	lsls	r7, r3, #30
 80007c8:	f57f af43 	bpl.w	8000652 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80007cc:	f7ff fd6c 	bl	80002a8 <HAL_GetTick>
 80007d0:	1b80      	subs	r0, r0, r6
 80007d2:	2802      	cmp	r0, #2
 80007d4:	d9f6      	bls.n	80007c4 <HAL_RCC_OscConfig+0x18c>
 80007d6:	e771      	b.n	80006bc <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80007d8:	4c33      	ldr	r4, [pc, #204]	; (80008a8 <HAL_RCC_OscConfig+0x270>)
 80007da:	69e3      	ldr	r3, [r4, #28]
 80007dc:	00d8      	lsls	r0, r3, #3
 80007de:	d424      	bmi.n	800082a <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 80007e0:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80007e2:	69e3      	ldr	r3, [r4, #28]
 80007e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007e8:	61e3      	str	r3, [r4, #28]
 80007ea:	69e3      	ldr	r3, [r4, #28]
 80007ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007f0:	9300      	str	r3, [sp, #0]
 80007f2:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80007f4:	4e30      	ldr	r6, [pc, #192]	; (80008b8 <HAL_RCC_OscConfig+0x280>)
 80007f6:	6833      	ldr	r3, [r6, #0]
 80007f8:	05d9      	lsls	r1, r3, #23
 80007fa:	d518      	bpl.n	800082e <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007fc:	68eb      	ldr	r3, [r5, #12]
 80007fe:	2b01      	cmp	r3, #1
 8000800:	d126      	bne.n	8000850 <HAL_RCC_OscConfig+0x218>
 8000802:	6a23      	ldr	r3, [r4, #32]
 8000804:	f043 0301 	orr.w	r3, r3, #1
 8000808:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800080a:	f7ff fd4d 	bl	80002a8 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800080e:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000812:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000814:	6a23      	ldr	r3, [r4, #32]
 8000816:	079b      	lsls	r3, r3, #30
 8000818:	d53f      	bpl.n	800089a <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 800081a:	2f00      	cmp	r7, #0
 800081c:	f43f af1d 	beq.w	800065a <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000820:	69e3      	ldr	r3, [r4, #28]
 8000822:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000826:	61e3      	str	r3, [r4, #28]
 8000828:	e717      	b.n	800065a <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 800082a:	2700      	movs	r7, #0
 800082c:	e7e2      	b.n	80007f4 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800082e:	6833      	ldr	r3, [r6, #0]
 8000830:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000834:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000836:	f7ff fd37 	bl	80002a8 <HAL_GetTick>
 800083a:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800083c:	6833      	ldr	r3, [r6, #0]
 800083e:	05da      	lsls	r2, r3, #23
 8000840:	d4dc      	bmi.n	80007fc <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000842:	f7ff fd31 	bl	80002a8 <HAL_GetTick>
 8000846:	eba0 0008 	sub.w	r0, r0, r8
 800084a:	2864      	cmp	r0, #100	; 0x64
 800084c:	d9f6      	bls.n	800083c <HAL_RCC_OscConfig+0x204>
 800084e:	e735      	b.n	80006bc <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000850:	b9ab      	cbnz	r3, 800087e <HAL_RCC_OscConfig+0x246>
 8000852:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000854:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000858:	f023 0301 	bic.w	r3, r3, #1
 800085c:	6223      	str	r3, [r4, #32]
 800085e:	6a23      	ldr	r3, [r4, #32]
 8000860:	f023 0304 	bic.w	r3, r3, #4
 8000864:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000866:	f7ff fd1f 	bl	80002a8 <HAL_GetTick>
 800086a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800086c:	6a23      	ldr	r3, [r4, #32]
 800086e:	0798      	lsls	r0, r3, #30
 8000870:	d5d3      	bpl.n	800081a <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000872:	f7ff fd19 	bl	80002a8 <HAL_GetTick>
 8000876:	1b80      	subs	r0, r0, r6
 8000878:	4540      	cmp	r0, r8
 800087a:	d9f7      	bls.n	800086c <HAL_RCC_OscConfig+0x234>
 800087c:	e71e      	b.n	80006bc <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800087e:	2b05      	cmp	r3, #5
 8000880:	6a23      	ldr	r3, [r4, #32]
 8000882:	d103      	bne.n	800088c <HAL_RCC_OscConfig+0x254>
 8000884:	f043 0304 	orr.w	r3, r3, #4
 8000888:	6223      	str	r3, [r4, #32]
 800088a:	e7ba      	b.n	8000802 <HAL_RCC_OscConfig+0x1ca>
 800088c:	f023 0301 	bic.w	r3, r3, #1
 8000890:	6223      	str	r3, [r4, #32]
 8000892:	6a23      	ldr	r3, [r4, #32]
 8000894:	f023 0304 	bic.w	r3, r3, #4
 8000898:	e7b6      	b.n	8000808 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800089a:	f7ff fd05 	bl	80002a8 <HAL_GetTick>
 800089e:	eba0 0008 	sub.w	r0, r0, r8
 80008a2:	42b0      	cmp	r0, r6
 80008a4:	d9b6      	bls.n	8000814 <HAL_RCC_OscConfig+0x1dc>
 80008a6:	e709      	b.n	80006bc <HAL_RCC_OscConfig+0x84>
 80008a8:	40021000 	.word	0x40021000
 80008ac:	42420000 	.word	0x42420000
 80008b0:	42420480 	.word	0x42420480
 80008b4:	20000008 	.word	0x20000008
 80008b8:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80008bc:	4c22      	ldr	r4, [pc, #136]	; (8000948 <HAL_RCC_OscConfig+0x310>)
 80008be:	6863      	ldr	r3, [r4, #4]
 80008c0:	f003 030c 	and.w	r3, r3, #12
 80008c4:	2b08      	cmp	r3, #8
 80008c6:	f43f aee2 	beq.w	800068e <HAL_RCC_OscConfig+0x56>
 80008ca:	2300      	movs	r3, #0
 80008cc:	4e1f      	ldr	r6, [pc, #124]	; (800094c <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80008ce:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80008d0:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80008d2:	d12b      	bne.n	800092c <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 80008d4:	f7ff fce8 	bl	80002a8 <HAL_GetTick>
 80008d8:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80008da:	6823      	ldr	r3, [r4, #0]
 80008dc:	0199      	lsls	r1, r3, #6
 80008de:	d41f      	bmi.n	8000920 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80008e0:	6a2b      	ldr	r3, [r5, #32]
 80008e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80008e6:	d105      	bne.n	80008f4 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80008e8:	6862      	ldr	r2, [r4, #4]
 80008ea:	68a9      	ldr	r1, [r5, #8]
 80008ec:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80008f0:	430a      	orrs	r2, r1
 80008f2:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80008f4:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80008f6:	6862      	ldr	r2, [r4, #4]
 80008f8:	430b      	orrs	r3, r1
 80008fa:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80008fe:	4313      	orrs	r3, r2
 8000900:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000902:	2301      	movs	r3, #1
 8000904:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000906:	f7ff fccf 	bl	80002a8 <HAL_GetTick>
 800090a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800090c:	6823      	ldr	r3, [r4, #0]
 800090e:	019a      	lsls	r2, r3, #6
 8000910:	f53f aea7 	bmi.w	8000662 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000914:	f7ff fcc8 	bl	80002a8 <HAL_GetTick>
 8000918:	1b40      	subs	r0, r0, r5
 800091a:	2802      	cmp	r0, #2
 800091c:	d9f6      	bls.n	800090c <HAL_RCC_OscConfig+0x2d4>
 800091e:	e6cd      	b.n	80006bc <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000920:	f7ff fcc2 	bl	80002a8 <HAL_GetTick>
 8000924:	1bc0      	subs	r0, r0, r7
 8000926:	2802      	cmp	r0, #2
 8000928:	d9d7      	bls.n	80008da <HAL_RCC_OscConfig+0x2a2>
 800092a:	e6c7      	b.n	80006bc <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 800092c:	f7ff fcbc 	bl	80002a8 <HAL_GetTick>
 8000930:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000932:	6823      	ldr	r3, [r4, #0]
 8000934:	019b      	lsls	r3, r3, #6
 8000936:	f57f ae94 	bpl.w	8000662 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800093a:	f7ff fcb5 	bl	80002a8 <HAL_GetTick>
 800093e:	1b40      	subs	r0, r0, r5
 8000940:	2802      	cmp	r0, #2
 8000942:	d9f6      	bls.n	8000932 <HAL_RCC_OscConfig+0x2fa>
 8000944:	e6ba      	b.n	80006bc <HAL_RCC_OscConfig+0x84>
 8000946:	bf00      	nop
 8000948:	40021000 	.word	0x40021000
 800094c:	42420060 	.word	0x42420060

08000950 <HAL_RCC_GetSysClockFreq>:
{
 8000950:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000952:	4b19      	ldr	r3, [pc, #100]	; (80009b8 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000954:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000956:	ac02      	add	r4, sp, #8
 8000958:	f103 0510 	add.w	r5, r3, #16
 800095c:	4622      	mov	r2, r4
 800095e:	6818      	ldr	r0, [r3, #0]
 8000960:	6859      	ldr	r1, [r3, #4]
 8000962:	3308      	adds	r3, #8
 8000964:	c203      	stmia	r2!, {r0, r1}
 8000966:	42ab      	cmp	r3, r5
 8000968:	4614      	mov	r4, r2
 800096a:	d1f7      	bne.n	800095c <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800096c:	2301      	movs	r3, #1
 800096e:	f88d 3004 	strb.w	r3, [sp, #4]
 8000972:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000974:	4911      	ldr	r1, [pc, #68]	; (80009bc <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000976:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 800097a:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800097c:	f003 020c 	and.w	r2, r3, #12
 8000980:	2a08      	cmp	r2, #8
 8000982:	d117      	bne.n	80009b4 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000984:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000988:	a806      	add	r0, sp, #24
 800098a:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800098c:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800098e:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000992:	d50c      	bpl.n	80009ae <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000994:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000996:	480a      	ldr	r0, [pc, #40]	; (80009c0 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000998:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800099c:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800099e:	aa06      	add	r2, sp, #24
 80009a0:	4413      	add	r3, r2
 80009a2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80009a6:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80009aa:	b007      	add	sp, #28
 80009ac:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80009ae:	4805      	ldr	r0, [pc, #20]	; (80009c4 <HAL_RCC_GetSysClockFreq+0x74>)
 80009b0:	4350      	muls	r0, r2
 80009b2:	e7fa      	b.n	80009aa <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 80009b4:	4802      	ldr	r0, [pc, #8]	; (80009c0 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 80009b6:	e7f8      	b.n	80009aa <HAL_RCC_GetSysClockFreq+0x5a>
 80009b8:	080013a4 	.word	0x080013a4
 80009bc:	40021000 	.word	0x40021000
 80009c0:	007a1200 	.word	0x007a1200
 80009c4:	003d0900 	.word	0x003d0900

080009c8 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80009c8:	4a54      	ldr	r2, [pc, #336]	; (8000b1c <HAL_RCC_ClockConfig+0x154>)
{
 80009ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80009ce:	6813      	ldr	r3, [r2, #0]
{
 80009d0:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80009d2:	f003 0307 	and.w	r3, r3, #7
 80009d6:	428b      	cmp	r3, r1
{
 80009d8:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80009da:	d32a      	bcc.n	8000a32 <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80009dc:	6829      	ldr	r1, [r5, #0]
 80009de:	078c      	lsls	r4, r1, #30
 80009e0:	d434      	bmi.n	8000a4c <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80009e2:	07ca      	lsls	r2, r1, #31
 80009e4:	d447      	bmi.n	8000a76 <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80009e6:	4a4d      	ldr	r2, [pc, #308]	; (8000b1c <HAL_RCC_ClockConfig+0x154>)
 80009e8:	6813      	ldr	r3, [r2, #0]
 80009ea:	f003 0307 	and.w	r3, r3, #7
 80009ee:	429e      	cmp	r6, r3
 80009f0:	f0c0 8082 	bcc.w	8000af8 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80009f4:	682a      	ldr	r2, [r5, #0]
 80009f6:	4c4a      	ldr	r4, [pc, #296]	; (8000b20 <HAL_RCC_ClockConfig+0x158>)
 80009f8:	f012 0f04 	tst.w	r2, #4
 80009fc:	f040 8087 	bne.w	8000b0e <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000a00:	0713      	lsls	r3, r2, #28
 8000a02:	d506      	bpl.n	8000a12 <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000a04:	6863      	ldr	r3, [r4, #4]
 8000a06:	692a      	ldr	r2, [r5, #16]
 8000a08:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000a0c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000a10:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000a12:	f7ff ff9d 	bl	8000950 <HAL_RCC_GetSysClockFreq>
 8000a16:	6863      	ldr	r3, [r4, #4]
 8000a18:	4a42      	ldr	r2, [pc, #264]	; (8000b24 <HAL_RCC_ClockConfig+0x15c>)
 8000a1a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000a1e:	5cd3      	ldrb	r3, [r2, r3]
 8000a20:	40d8      	lsrs	r0, r3
 8000a22:	4b41      	ldr	r3, [pc, #260]	; (8000b28 <HAL_RCC_ClockConfig+0x160>)
 8000a24:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000a26:	2000      	movs	r0, #0
 8000a28:	f7ff fbfc 	bl	8000224 <HAL_InitTick>
  return HAL_OK;
 8000a2c:	2000      	movs	r0, #0
}
 8000a2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a32:	6813      	ldr	r3, [r2, #0]
 8000a34:	f023 0307 	bic.w	r3, r3, #7
 8000a38:	430b      	orrs	r3, r1
 8000a3a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000a3c:	6813      	ldr	r3, [r2, #0]
 8000a3e:	f003 0307 	and.w	r3, r3, #7
 8000a42:	4299      	cmp	r1, r3
 8000a44:	d0ca      	beq.n	80009dc <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8000a46:	2001      	movs	r0, #1
 8000a48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000a4c:	4b34      	ldr	r3, [pc, #208]	; (8000b20 <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000a4e:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000a52:	bf1e      	ittt	ne
 8000a54:	685a      	ldrne	r2, [r3, #4]
 8000a56:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8000a5a:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000a5c:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000a5e:	bf42      	ittt	mi
 8000a60:	685a      	ldrmi	r2, [r3, #4]
 8000a62:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8000a66:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000a68:	685a      	ldr	r2, [r3, #4]
 8000a6a:	68a8      	ldr	r0, [r5, #8]
 8000a6c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000a70:	4302      	orrs	r2, r0
 8000a72:	605a      	str	r2, [r3, #4]
 8000a74:	e7b5      	b.n	80009e2 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a76:	686a      	ldr	r2, [r5, #4]
 8000a78:	4c29      	ldr	r4, [pc, #164]	; (8000b20 <HAL_RCC_ClockConfig+0x158>)
 8000a7a:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a7c:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a7e:	d11c      	bne.n	8000aba <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a80:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a84:	d0df      	beq.n	8000a46 <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000a86:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a88:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000a8c:	f023 0303 	bic.w	r3, r3, #3
 8000a90:	4313      	orrs	r3, r2
 8000a92:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8000a94:	f7ff fc08 	bl	80002a8 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a98:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000a9a:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a9c:	2b01      	cmp	r3, #1
 8000a9e:	d114      	bne.n	8000aca <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000aa0:	6863      	ldr	r3, [r4, #4]
 8000aa2:	f003 030c 	and.w	r3, r3, #12
 8000aa6:	2b04      	cmp	r3, #4
 8000aa8:	d09d      	beq.n	80009e6 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000aaa:	f7ff fbfd 	bl	80002a8 <HAL_GetTick>
 8000aae:	1bc0      	subs	r0, r0, r7
 8000ab0:	4540      	cmp	r0, r8
 8000ab2:	d9f5      	bls.n	8000aa0 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 8000ab4:	2003      	movs	r0, #3
 8000ab6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000aba:	2a02      	cmp	r2, #2
 8000abc:	d102      	bne.n	8000ac4 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000abe:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000ac2:	e7df      	b.n	8000a84 <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ac4:	f013 0f02 	tst.w	r3, #2
 8000ac8:	e7dc      	b.n	8000a84 <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000aca:	2b02      	cmp	r3, #2
 8000acc:	d10f      	bne.n	8000aee <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ace:	6863      	ldr	r3, [r4, #4]
 8000ad0:	f003 030c 	and.w	r3, r3, #12
 8000ad4:	2b08      	cmp	r3, #8
 8000ad6:	d086      	beq.n	80009e6 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ad8:	f7ff fbe6 	bl	80002a8 <HAL_GetTick>
 8000adc:	1bc0      	subs	r0, r0, r7
 8000ade:	4540      	cmp	r0, r8
 8000ae0:	d9f5      	bls.n	8000ace <HAL_RCC_ClockConfig+0x106>
 8000ae2:	e7e7      	b.n	8000ab4 <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ae4:	f7ff fbe0 	bl	80002a8 <HAL_GetTick>
 8000ae8:	1bc0      	subs	r0, r0, r7
 8000aea:	4540      	cmp	r0, r8
 8000aec:	d8e2      	bhi.n	8000ab4 <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000aee:	6863      	ldr	r3, [r4, #4]
 8000af0:	f013 0f0c 	tst.w	r3, #12
 8000af4:	d1f6      	bne.n	8000ae4 <HAL_RCC_ClockConfig+0x11c>
 8000af6:	e776      	b.n	80009e6 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000af8:	6813      	ldr	r3, [r2, #0]
 8000afa:	f023 0307 	bic.w	r3, r3, #7
 8000afe:	4333      	orrs	r3, r6
 8000b00:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000b02:	6813      	ldr	r3, [r2, #0]
 8000b04:	f003 0307 	and.w	r3, r3, #7
 8000b08:	429e      	cmp	r6, r3
 8000b0a:	d19c      	bne.n	8000a46 <HAL_RCC_ClockConfig+0x7e>
 8000b0c:	e772      	b.n	80009f4 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000b0e:	6863      	ldr	r3, [r4, #4]
 8000b10:	68e9      	ldr	r1, [r5, #12]
 8000b12:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000b16:	430b      	orrs	r3, r1
 8000b18:	6063      	str	r3, [r4, #4]
 8000b1a:	e771      	b.n	8000a00 <HAL_RCC_ClockConfig+0x38>
 8000b1c:	40022000 	.word	0x40022000
 8000b20:	40021000 	.word	0x40021000
 8000b24:	080013bd 	.word	0x080013bd
 8000b28:	20000008 	.word	0x20000008

08000b2c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000b2c:	4b04      	ldr	r3, [pc, #16]	; (8000b40 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000b2e:	4a05      	ldr	r2, [pc, #20]	; (8000b44 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000b30:	685b      	ldr	r3, [r3, #4]
 8000b32:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8000b36:	5cd3      	ldrb	r3, [r2, r3]
 8000b38:	4a03      	ldr	r2, [pc, #12]	; (8000b48 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000b3a:	6810      	ldr	r0, [r2, #0]
}    
 8000b3c:	40d8      	lsrs	r0, r3
 8000b3e:	4770      	bx	lr
 8000b40:	40021000 	.word	0x40021000
 8000b44:	080013cd 	.word	0x080013cd
 8000b48:	20000008 	.word	0x20000008

08000b4c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000b4c:	4b04      	ldr	r3, [pc, #16]	; (8000b60 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000b4e:	4a05      	ldr	r2, [pc, #20]	; (8000b64 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8000b56:	5cd3      	ldrb	r3, [r2, r3]
 8000b58:	4a03      	ldr	r2, [pc, #12]	; (8000b68 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000b5a:	6810      	ldr	r0, [r2, #0]
} 
 8000b5c:	40d8      	lsrs	r0, r3
 8000b5e:	4770      	bx	lr
 8000b60:	40021000 	.word	0x40021000
 8000b64:	080013cd 	.word	0x080013cd
 8000b68:	20000008 	.word	0x20000008

08000b6c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8000b6c:	6803      	ldr	r3, [r0, #0]
 8000b6e:	68da      	ldr	r2, [r3, #12]
 8000b70:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8000b74:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000b76:	695a      	ldr	r2, [r3, #20]
 8000b78:	f022 0201 	bic.w	r2, r2, #1
 8000b7c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8000b7e:	2320      	movs	r3, #32
 8000b80:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8000b84:	4770      	bx	lr
	...

08000b88 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000b8c:	6805      	ldr	r5, [r0, #0]
 8000b8e:	68c2      	ldr	r2, [r0, #12]
 8000b90:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000b92:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000b94:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000b9c:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8000b9e:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000ba0:	430b      	orrs	r3, r1
 8000ba2:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8000ba4:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8000ba8:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000bac:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8000bae:	4313      	orrs	r3, r2
 8000bb0:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000bb2:	696b      	ldr	r3, [r5, #20]
 8000bb4:	6982      	ldr	r2, [r0, #24]
 8000bb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8000bbe:	4b40      	ldr	r3, [pc, #256]	; (8000cc0 <UART_SetConfig+0x138>)
{
 8000bc0:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8000bc2:	429d      	cmp	r5, r3
 8000bc4:	f04f 0419 	mov.w	r4, #25
 8000bc8:	d146      	bne.n	8000c58 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8000bca:	f7ff ffbf 	bl	8000b4c <HAL_RCC_GetPCLK2Freq>
 8000bce:	fb04 f300 	mul.w	r3, r4, r0
 8000bd2:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8000bd6:	f04f 0864 	mov.w	r8, #100	; 0x64
 8000bda:	00b6      	lsls	r6, r6, #2
 8000bdc:	fbb3 f3f6 	udiv	r3, r3, r6
 8000be0:	fbb3 f3f8 	udiv	r3, r3, r8
 8000be4:	011e      	lsls	r6, r3, #4
 8000be6:	f7ff ffb1 	bl	8000b4c <HAL_RCC_GetPCLK2Freq>
 8000bea:	4360      	muls	r0, r4
 8000bec:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000bf0:	009b      	lsls	r3, r3, #2
 8000bf2:	fbb0 f7f3 	udiv	r7, r0, r3
 8000bf6:	f7ff ffa9 	bl	8000b4c <HAL_RCC_GetPCLK2Freq>
 8000bfa:	4360      	muls	r0, r4
 8000bfc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000c00:	009b      	lsls	r3, r3, #2
 8000c02:	fbb0 f3f3 	udiv	r3, r0, r3
 8000c06:	fbb3 f3f8 	udiv	r3, r3, r8
 8000c0a:	fb08 7313 	mls	r3, r8, r3, r7
 8000c0e:	011b      	lsls	r3, r3, #4
 8000c10:	3332      	adds	r3, #50	; 0x32
 8000c12:	fbb3 f3f8 	udiv	r3, r3, r8
 8000c16:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8000c1a:	f7ff ff97 	bl	8000b4c <HAL_RCC_GetPCLK2Freq>
 8000c1e:	4360      	muls	r0, r4
 8000c20:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8000c24:	0092      	lsls	r2, r2, #2
 8000c26:	fbb0 faf2 	udiv	sl, r0, r2
 8000c2a:	f7ff ff8f 	bl	8000b4c <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8000c2e:	4360      	muls	r0, r4
 8000c30:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000c34:	009b      	lsls	r3, r3, #2
 8000c36:	fbb0 f3f3 	udiv	r3, r0, r3
 8000c3a:	fbb3 f3f8 	udiv	r3, r3, r8
 8000c3e:	fb08 a313 	mls	r3, r8, r3, sl
 8000c42:	011b      	lsls	r3, r3, #4
 8000c44:	3332      	adds	r3, #50	; 0x32
 8000c46:	fbb3 f3f8 	udiv	r3, r3, r8
 8000c4a:	f003 030f 	and.w	r3, r3, #15
 8000c4e:	433b      	orrs	r3, r7
 8000c50:	4433      	add	r3, r6
 8000c52:	60ab      	str	r3, [r5, #8]
 8000c54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c58:	f7ff ff68 	bl	8000b2c <HAL_RCC_GetPCLK1Freq>
 8000c5c:	fb04 f300 	mul.w	r3, r4, r0
 8000c60:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8000c64:	f04f 0864 	mov.w	r8, #100	; 0x64
 8000c68:	00b6      	lsls	r6, r6, #2
 8000c6a:	fbb3 f3f6 	udiv	r3, r3, r6
 8000c6e:	fbb3 f3f8 	udiv	r3, r3, r8
 8000c72:	011e      	lsls	r6, r3, #4
 8000c74:	f7ff ff5a 	bl	8000b2c <HAL_RCC_GetPCLK1Freq>
 8000c78:	4360      	muls	r0, r4
 8000c7a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000c7e:	009b      	lsls	r3, r3, #2
 8000c80:	fbb0 f7f3 	udiv	r7, r0, r3
 8000c84:	f7ff ff52 	bl	8000b2c <HAL_RCC_GetPCLK1Freq>
 8000c88:	4360      	muls	r0, r4
 8000c8a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000c8e:	009b      	lsls	r3, r3, #2
 8000c90:	fbb0 f3f3 	udiv	r3, r0, r3
 8000c94:	fbb3 f3f8 	udiv	r3, r3, r8
 8000c98:	fb08 7313 	mls	r3, r8, r3, r7
 8000c9c:	011b      	lsls	r3, r3, #4
 8000c9e:	3332      	adds	r3, #50	; 0x32
 8000ca0:	fbb3 f3f8 	udiv	r3, r3, r8
 8000ca4:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8000ca8:	f7ff ff40 	bl	8000b2c <HAL_RCC_GetPCLK1Freq>
 8000cac:	4360      	muls	r0, r4
 8000cae:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8000cb2:	0092      	lsls	r2, r2, #2
 8000cb4:	fbb0 faf2 	udiv	sl, r0, r2
 8000cb8:	f7ff ff38 	bl	8000b2c <HAL_RCC_GetPCLK1Freq>
 8000cbc:	e7b7      	b.n	8000c2e <UART_SetConfig+0xa6>
 8000cbe:	bf00      	nop
 8000cc0:	40013800 	.word	0x40013800

08000cc4 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8000cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cc6:	4604      	mov	r4, r0
 8000cc8:	460e      	mov	r6, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8000cce:	6821      	ldr	r1, [r4, #0]
 8000cd0:	680b      	ldr	r3, [r1, #0]
 8000cd2:	ea36 0303 	bics.w	r3, r6, r3
 8000cd6:	d101      	bne.n	8000cdc <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8000cd8:	2000      	movs	r0, #0
}
 8000cda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8000cdc:	1c6b      	adds	r3, r5, #1
 8000cde:	d0f7      	beq.n	8000cd0 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8000ce0:	b995      	cbnz	r5, 8000d08 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000ce2:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8000ce4:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000ce6:	68da      	ldr	r2, [r3, #12]
 8000ce8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8000cec:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000cee:	695a      	ldr	r2, [r3, #20]
 8000cf0:	f022 0201 	bic.w	r2, r2, #1
 8000cf4:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8000cf6:	2320      	movs	r3, #32
 8000cf8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8000cfc:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8000d00:	2300      	movs	r3, #0
 8000d02:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8000d06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8000d08:	f7ff face 	bl	80002a8 <HAL_GetTick>
 8000d0c:	1bc0      	subs	r0, r0, r7
 8000d0e:	4285      	cmp	r5, r0
 8000d10:	d2dd      	bcs.n	8000cce <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8000d12:	e7e6      	b.n	8000ce2 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08000d14 <HAL_UART_Init>:
{
 8000d14:	b510      	push	{r4, lr}
  if(huart == NULL)
 8000d16:	4604      	mov	r4, r0
 8000d18:	b340      	cbz	r0, 8000d6c <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8000d1a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000d1e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000d22:	b91b      	cbnz	r3, 8000d2c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8000d24:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8000d28:	f000 fa9a 	bl	8001260 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8000d2c:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8000d2e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8000d30:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8000d34:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8000d36:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8000d38:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000d3c:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8000d3e:	f7ff ff23 	bl	8000b88 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000d42:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000d44:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000d46:	691a      	ldr	r2, [r3, #16]
 8000d48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000d4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000d4e:	695a      	ldr	r2, [r3, #20]
 8000d50:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8000d54:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8000d56:	68da      	ldr	r2, [r3, #12]
 8000d58:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000d5c:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8000d5e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000d60:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8000d62:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8000d66:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8000d6a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000d6c:	2001      	movs	r0, #1
}
 8000d6e:	bd10      	pop	{r4, pc}

08000d70 <HAL_UART_Transmit>:
{
 8000d70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d74:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8000d76:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8000d7a:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_READY)
 8000d7c:	2b20      	cmp	r3, #32
{
 8000d7e:	460d      	mov	r5, r1
 8000d80:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8000d82:	d14e      	bne.n	8000e22 <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0U))
 8000d84:	2900      	cmp	r1, #0
 8000d86:	d049      	beq.n	8000e1c <HAL_UART_Transmit+0xac>
 8000d88:	2a00      	cmp	r2, #0
 8000d8a:	d047      	beq.n	8000e1c <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8000d8c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8000d90:	2b01      	cmp	r3, #1
 8000d92:	d046      	beq.n	8000e22 <HAL_UART_Transmit+0xb2>
 8000d94:	2301      	movs	r3, #1
 8000d96:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000d9e:	2321      	movs	r3, #33	; 0x21
 8000da0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8000da4:	f7ff fa80 	bl	80002a8 <HAL_GetTick>
 8000da8:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8000daa:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8000dae:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8000db2:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8000db4:	b29b      	uxth	r3, r3
 8000db6:	b96b      	cbnz	r3, 8000dd4 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8000db8:	463b      	mov	r3, r7
 8000dba:	4632      	mov	r2, r6
 8000dbc:	2140      	movs	r1, #64	; 0x40
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	f7ff ff80 	bl	8000cc4 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8000dc4:	b9a8      	cbnz	r0, 8000df2 <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8000dc6:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8000dc8:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8000dcc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8000dd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8000dd4:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000dd6:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8000dd8:	3b01      	subs	r3, #1
 8000dda:	b29b      	uxth	r3, r3
 8000ddc:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000dde:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000de0:	2180      	movs	r1, #128	; 0x80
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000de2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000de6:	4620      	mov	r0, r4
 8000de8:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000dea:	d10e      	bne.n	8000e0a <HAL_UART_Transmit+0x9a>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000dec:	f7ff ff6a 	bl	8000cc4 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8000df0:	b110      	cbz	r0, 8000df8 <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 8000df2:	2003      	movs	r0, #3
 8000df4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8000df8:	882b      	ldrh	r3, [r5, #0]
 8000dfa:	6822      	ldr	r2, [r4, #0]
 8000dfc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000e00:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8000e02:	6923      	ldr	r3, [r4, #16]
 8000e04:	b943      	cbnz	r3, 8000e18 <HAL_UART_Transmit+0xa8>
          pData +=2U;
 8000e06:	3502      	adds	r5, #2
 8000e08:	e7d3      	b.n	8000db2 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000e0a:	f7ff ff5b 	bl	8000cc4 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8000e0e:	2800      	cmp	r0, #0
 8000e10:	d1ef      	bne.n	8000df2 <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8000e12:	6823      	ldr	r3, [r4, #0]
 8000e14:	782a      	ldrb	r2, [r5, #0]
 8000e16:	605a      	str	r2, [r3, #4]
 8000e18:	3501      	adds	r5, #1
 8000e1a:	e7ca      	b.n	8000db2 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8000e1c:	2001      	movs	r0, #1
 8000e1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8000e22:	2002      	movs	r0, #2
}
 8000e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000e28 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8000e28:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8000e2c:	2b20      	cmp	r3, #32
 8000e2e:	d120      	bne.n	8000e72 <HAL_UART_Receive_IT+0x4a>
    if((pData == NULL) || (Size == 0U))
 8000e30:	b1e9      	cbz	r1, 8000e6e <HAL_UART_Receive_IT+0x46>
 8000e32:	b1e2      	cbz	r2, 8000e6e <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8000e34:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8000e38:	2b01      	cmp	r3, #1
 8000e3a:	d01a      	beq.n	8000e72 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8000e3c:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8000e3e:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000e40:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8000e42:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000e44:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8000e46:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8000e4a:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8000e4c:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8000e4e:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8000e50:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8000e54:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8000e58:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8000e5a:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 8000e5c:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8000e5e:	f041 0101 	orr.w	r1, r1, #1
 8000e62:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8000e64:	68d1      	ldr	r1, [r2, #12]
 8000e66:	f041 0120 	orr.w	r1, r1, #32
 8000e6a:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8000e6c:	4770      	bx	lr
      return HAL_ERROR;
 8000e6e:	2001      	movs	r0, #1
 8000e70:	4770      	bx	lr
    return HAL_BUSY;
 8000e72:	2002      	movs	r0, #2
}
 8000e74:	4770      	bx	lr

08000e76 <HAL_UART_TxCpltCallback>:
 8000e76:	4770      	bx	lr

08000e78 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8000e78:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8000e7c:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8000e7e:	2b22      	cmp	r3, #34	; 0x22
 8000e80:	d136      	bne.n	8000ef0 <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000e82:	6883      	ldr	r3, [r0, #8]
 8000e84:	6901      	ldr	r1, [r0, #16]
 8000e86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000e8a:	6802      	ldr	r2, [r0, #0]
 8000e8c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000e8e:	d123      	bne.n	8000ed8 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8000e90:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8000e92:	b9e9      	cbnz	r1, 8000ed0 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8000e94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000e98:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8000e9c:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8000e9e:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8000ea0:	3c01      	subs	r4, #1
 8000ea2:	b2a4      	uxth	r4, r4
 8000ea4:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8000ea6:	b98c      	cbnz	r4, 8000ecc <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8000ea8:	6803      	ldr	r3, [r0, #0]
 8000eaa:	68da      	ldr	r2, [r3, #12]
 8000eac:	f022 0220 	bic.w	r2, r2, #32
 8000eb0:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8000eb2:	68da      	ldr	r2, [r3, #12]
 8000eb4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000eb8:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8000eba:	695a      	ldr	r2, [r3, #20]
 8000ebc:	f022 0201 	bic.w	r2, r2, #1
 8000ec0:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8000ec2:	2320      	movs	r3, #32
 8000ec4:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8000ec8:	f000 f90a 	bl	80010e0 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8000ecc:	2000      	movs	r0, #0
}
 8000ece:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8000ed0:	b2d2      	uxtb	r2, r2
 8000ed2:	f823 2b01 	strh.w	r2, [r3], #1
 8000ed6:	e7e1      	b.n	8000e9c <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8000ed8:	b921      	cbnz	r1, 8000ee4 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8000eda:	1c59      	adds	r1, r3, #1
 8000edc:	6852      	ldr	r2, [r2, #4]
 8000ede:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8000ee0:	701a      	strb	r2, [r3, #0]
 8000ee2:	e7dc      	b.n	8000e9e <UART_Receive_IT+0x26>
 8000ee4:	6852      	ldr	r2, [r2, #4]
 8000ee6:	1c59      	adds	r1, r3, #1
 8000ee8:	6281      	str	r1, [r0, #40]	; 0x28
 8000eea:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000eee:	e7f7      	b.n	8000ee0 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8000ef0:	2002      	movs	r0, #2
 8000ef2:	bd10      	pop	{r4, pc}

08000ef4 <HAL_UART_ErrorCallback>:
 8000ef4:	4770      	bx	lr
	...

08000ef8 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8000ef8:	6803      	ldr	r3, [r0, #0]
{
 8000efa:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8000efc:	681a      	ldr	r2, [r3, #0]
{
 8000efe:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8000f00:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8000f02:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8000f04:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8000f06:	d107      	bne.n	8000f18 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8000f08:	0696      	lsls	r6, r2, #26
 8000f0a:	d55a      	bpl.n	8000fc2 <HAL_UART_IRQHandler+0xca>
 8000f0c:	068d      	lsls	r5, r1, #26
 8000f0e:	d558      	bpl.n	8000fc2 <HAL_UART_IRQHandler+0xca>
}
 8000f10:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8000f14:	f7ff bfb0 	b.w	8000e78 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8000f18:	f015 0501 	ands.w	r5, r5, #1
 8000f1c:	d102      	bne.n	8000f24 <HAL_UART_IRQHandler+0x2c>
 8000f1e:	f411 7f90 	tst.w	r1, #288	; 0x120
 8000f22:	d04e      	beq.n	8000fc2 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8000f24:	07d3      	lsls	r3, r2, #31
 8000f26:	d505      	bpl.n	8000f34 <HAL_UART_IRQHandler+0x3c>
 8000f28:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8000f2a:	bf42      	ittt	mi
 8000f2c:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8000f2e:	f043 0301 	orrmi.w	r3, r3, #1
 8000f32:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8000f34:	0750      	lsls	r0, r2, #29
 8000f36:	d504      	bpl.n	8000f42 <HAL_UART_IRQHandler+0x4a>
 8000f38:	b11d      	cbz	r5, 8000f42 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8000f3a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000f3c:	f043 0302 	orr.w	r3, r3, #2
 8000f40:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8000f42:	0793      	lsls	r3, r2, #30
 8000f44:	d504      	bpl.n	8000f50 <HAL_UART_IRQHandler+0x58>
 8000f46:	b11d      	cbz	r5, 8000f50 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8000f48:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000f4a:	f043 0304 	orr.w	r3, r3, #4
 8000f4e:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8000f50:	0716      	lsls	r6, r2, #28
 8000f52:	d504      	bpl.n	8000f5e <HAL_UART_IRQHandler+0x66>
 8000f54:	b11d      	cbz	r5, 8000f5e <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8000f56:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000f58:	f043 0308 	orr.w	r3, r3, #8
 8000f5c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8000f5e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d066      	beq.n	8001032 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8000f64:	0695      	lsls	r5, r2, #26
 8000f66:	d504      	bpl.n	8000f72 <HAL_UART_IRQHandler+0x7a>
 8000f68:	0688      	lsls	r0, r1, #26
 8000f6a:	d502      	bpl.n	8000f72 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	f7ff ff83 	bl	8000e78 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8000f72:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8000f74:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8000f76:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8000f78:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8000f7a:	0711      	lsls	r1, r2, #28
 8000f7c:	d402      	bmi.n	8000f84 <HAL_UART_IRQHandler+0x8c>
 8000f7e:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8000f82:	d01a      	beq.n	8000fba <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8000f84:	f7ff fdf2 	bl	8000b6c <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8000f88:	6823      	ldr	r3, [r4, #0]
 8000f8a:	695a      	ldr	r2, [r3, #20]
 8000f8c:	0652      	lsls	r2, r2, #25
 8000f8e:	d510      	bpl.n	8000fb2 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8000f90:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8000f92:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8000f94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000f98:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8000f9a:	b150      	cbz	r0, 8000fb2 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8000f9c:	4b25      	ldr	r3, [pc, #148]	; (8001034 <HAL_UART_IRQHandler+0x13c>)
 8000f9e:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8000fa0:	f7ff f9f0 	bl	8000384 <HAL_DMA_Abort_IT>
 8000fa4:	2800      	cmp	r0, #0
 8000fa6:	d044      	beq.n	8001032 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8000fa8:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8000faa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8000fae:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8000fb0:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8000fb2:	4620      	mov	r0, r4
 8000fb4:	f7ff ff9e 	bl	8000ef4 <HAL_UART_ErrorCallback>
 8000fb8:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8000fba:	f7ff ff9b 	bl	8000ef4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000fbe:	63e5      	str	r5, [r4, #60]	; 0x3c
 8000fc0:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8000fc2:	0616      	lsls	r6, r2, #24
 8000fc4:	d527      	bpl.n	8001016 <HAL_UART_IRQHandler+0x11e>
 8000fc6:	060d      	lsls	r5, r1, #24
 8000fc8:	d525      	bpl.n	8001016 <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8000fca:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8000fce:	2a21      	cmp	r2, #33	; 0x21
 8000fd0:	d12f      	bne.n	8001032 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000fd2:	68a2      	ldr	r2, [r4, #8]
 8000fd4:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8000fd8:	6a22      	ldr	r2, [r4, #32]
 8000fda:	d117      	bne.n	800100c <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8000fdc:	8811      	ldrh	r1, [r2, #0]
 8000fde:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8000fe2:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8000fe4:	6921      	ldr	r1, [r4, #16]
 8000fe6:	b979      	cbnz	r1, 8001008 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8000fe8:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8000fea:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8000fec:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8000fee:	3a01      	subs	r2, #1
 8000ff0:	b292      	uxth	r2, r2
 8000ff2:	84e2      	strh	r2, [r4, #38]	; 0x26
 8000ff4:	b9ea      	cbnz	r2, 8001032 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8000ff6:	68da      	ldr	r2, [r3, #12]
 8000ff8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000ffc:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8000ffe:	68da      	ldr	r2, [r3, #12]
 8001000:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001004:	60da      	str	r2, [r3, #12]
 8001006:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8001008:	3201      	adds	r2, #1
 800100a:	e7ee      	b.n	8000fea <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800100c:	1c51      	adds	r1, r2, #1
 800100e:	6221      	str	r1, [r4, #32]
 8001010:	7812      	ldrb	r2, [r2, #0]
 8001012:	605a      	str	r2, [r3, #4]
 8001014:	e7ea      	b.n	8000fec <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001016:	0650      	lsls	r0, r2, #25
 8001018:	d50b      	bpl.n	8001032 <HAL_UART_IRQHandler+0x13a>
 800101a:	064a      	lsls	r2, r1, #25
 800101c:	d509      	bpl.n	8001032 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800101e:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8001020:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001022:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001026:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001028:	2320      	movs	r3, #32
 800102a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800102e:	f7ff ff22 	bl	8000e76 <HAL_UART_TxCpltCallback>
 8001032:	bd70      	pop	{r4, r5, r6, pc}
 8001034:	08001039 	.word	0x08001039

08001038 <UART_DMAAbortOnError>:
{
 8001038:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 800103a:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800103c:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 800103e:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001040:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8001042:	f7ff ff57 	bl	8000ef4 <HAL_UART_ErrorCallback>
 8001046:	bd08      	pop	{r3, pc}

08001048 <HAL_UART_GetState>:
  temp1 = huart->gState;
 8001048:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
  temp2 = huart->RxState;
 800104c:	f890 003a 	ldrb.w	r0, [r0, #58]	; 0x3a
}
 8001050:	4310      	orrs	r0, r2
 8001052:	4770      	bx	lr

08001054 <MX_GPIO_Init>:
*/
void MX_GPIO_Init(void)
{

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001054:	4b06      	ldr	r3, [pc, #24]	; (8001070 <MX_GPIO_Init+0x1c>)
{
 8001056:	b082      	sub	sp, #8
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001058:	699a      	ldr	r2, [r3, #24]
 800105a:	f042 0204 	orr.w	r2, r2, #4
 800105e:	619a      	str	r2, [r3, #24]
 8001060:	699b      	ldr	r3, [r3, #24]
 8001062:	f003 0304 	and.w	r3, r3, #4
 8001066:	9301      	str	r3, [sp, #4]
 8001068:	9b01      	ldr	r3, [sp, #4]

}
 800106a:	b002      	add	sp, #8
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	40021000 	.word	0x40021000

08001074 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001074:	b500      	push	{lr}
 8001076:	b091      	sub	sp, #68	; 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001078:	2228      	movs	r2, #40	; 0x28
 800107a:	2100      	movs	r1, #0
 800107c:	a806      	add	r0, sp, #24
 800107e:	f000 f97d 	bl	800137c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001082:	2214      	movs	r2, #20
 8001084:	2100      	movs	r1, #0
 8001086:	a801      	add	r0, sp, #4
 8001088:	f000 f978 	bl	800137c <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800108c:	2302      	movs	r3, #2
 800108e:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001090:	2301      	movs	r3, #1
 8001092:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001094:	2310      	movs	r3, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001096:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001098:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800109a:	f7ff facd 	bl	8000638 <HAL_RCC_OscConfig>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800109e:	2100      	movs	r1, #0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010a0:	230f      	movs	r3, #15
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010a2:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010a4:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010a6:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010a8:	9103      	str	r1, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010aa:	9104      	str	r1, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ac:	9105      	str	r1, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010ae:	f7ff fc8b 	bl	80009c8 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80010b2:	b011      	add	sp, #68	; 0x44
 80010b4:	f85d fb04 	ldr.w	pc, [sp], #4

080010b8 <main>:
{
 80010b8:	b508      	push	{r3, lr}
  HAL_Init();
 80010ba:	f7ff f8d7 	bl	800026c <HAL_Init>
  SystemClock_Config();
 80010be:	f7ff ffd9 	bl	8001074 <SystemClock_Config>
  MX_GPIO_Init();
 80010c2:	f7ff ffc7 	bl	8001054 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80010c6:	f000 f8af 	bl	8001228 <MX_USART1_UART_Init>
  HAL_UART_Receive_IT(&huart1,(uint8_t*)&aRX_BUFFER,1);
 80010ca:	2201      	movs	r2, #1
 80010cc:	4902      	ldr	r1, [pc, #8]	; (80010d8 <main+0x20>)
 80010ce:	4803      	ldr	r0, [pc, #12]	; (80010dc <main+0x24>)
 80010d0:	f7ff feaa 	bl	8000e28 <HAL_UART_Receive_IT>
 80010d4:	e7fe      	b.n	80010d4 <main+0x1c>
 80010d6:	bf00      	nop
 80010d8:	20000130 	.word	0x20000130
 80010dc:	20000134 	.word	0x20000134

080010e0 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80010e0:	b538      	push	{r3, r4, r5, lr}
	UNUSED(huart);
	if (UART1_Rx_Cnt >=255)
 80010e2:	4a1f      	ldr	r2, [pc, #124]	; (8001160 <HAL_UART_RxCpltCallback+0x80>)
 80010e4:	7813      	ldrb	r3, [r2, #0]
 80010e6:	4614      	mov	r4, r2
 80010e8:	2bff      	cmp	r3, #255	; 0xff
 80010ea:	d115      	bne.n	8001118 <HAL_UART_RxCpltCallback+0x38>
	{
		UART1_Rx_Cnt = 0;
 80010ec:	2400      	movs	r4, #0
		memset(RX_BUFFER,0x00,sizeof(RX_BUFFER));
 80010ee:	481d      	ldr	r0, [pc, #116]	; (8001164 <HAL_UART_RxCpltCallback+0x84>)
		UART1_Rx_Cnt = 0;
 80010f0:	7014      	strb	r4, [r2, #0]
		memset(RX_BUFFER,0x00,sizeof(RX_BUFFER));
 80010f2:	4621      	mov	r1, r4
 80010f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010f8:	f000 f940 	bl	800137c <memset>
		HAL_UART_Transmit(&huart1,(uint8_t *)"",UART1_Rx_Cnt,0xFFFF);
 80010fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001100:	4622      	mov	r2, r4
 8001102:	4919      	ldr	r1, [pc, #100]	; (8001168 <HAL_UART_RxCpltCallback+0x88>)
 8001104:	4819      	ldr	r0, [pc, #100]	; (800116c <HAL_UART_RxCpltCallback+0x8c>)
 8001106:	f7ff fe33 	bl	8000d70 <HAL_UART_Transmit>
			UART1_Rx_Cnt = 0;
			memset(RX_BUFFER,0x00,sizeof(RX_BUFFER));
		}
	}
	HAL_UART_Receive_IT(&huart1,(uint8_t *)&aRX_BUFFER,1);
}
 800110a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_UART_Receive_IT(&huart1,(uint8_t *)&aRX_BUFFER,1);
 800110e:	2201      	movs	r2, #1
 8001110:	4917      	ldr	r1, [pc, #92]	; (8001170 <HAL_UART_RxCpltCallback+0x90>)
 8001112:	4816      	ldr	r0, [pc, #88]	; (800116c <HAL_UART_RxCpltCallback+0x8c>)
 8001114:	f7ff be88 	b.w	8000e28 <HAL_UART_Receive_IT>
		RX_BUFFER[UART1_Rx_Cnt ++] = aRX_BUFFER;
 8001118:	4815      	ldr	r0, [pc, #84]	; (8001170 <HAL_UART_RxCpltCallback+0x90>)
 800111a:	1c5a      	adds	r2, r3, #1
 800111c:	4911      	ldr	r1, [pc, #68]	; (8001164 <HAL_UART_RxCpltCallback+0x84>)
 800111e:	7800      	ldrb	r0, [r0, #0]
 8001120:	b2d2      	uxtb	r2, r2
 8001122:	54c8      	strb	r0, [r1, r3]
		if((RX_BUFFER[UART1_Rx_Cnt - 1] == 0x0A)&&(RX_BUFFER[UART1_Rx_Cnt - 2] == 0x0D))
 8001124:	188b      	adds	r3, r1, r2
 8001126:	f813 0c01 	ldrb.w	r0, [r3, #-1]
		RX_BUFFER[UART1_Rx_Cnt ++] = aRX_BUFFER;
 800112a:	7022      	strb	r2, [r4, #0]
		if((RX_BUFFER[UART1_Rx_Cnt - 1] == 0x0A)&&(RX_BUFFER[UART1_Rx_Cnt - 2] == 0x0D))
 800112c:	280a      	cmp	r0, #10
 800112e:	d1ec      	bne.n	800110a <HAL_UART_RxCpltCallback+0x2a>
 8001130:	f813 3c02 	ldrb.w	r3, [r3, #-2]
 8001134:	2b0d      	cmp	r3, #13
 8001136:	d1e8      	bne.n	800110a <HAL_UART_RxCpltCallback+0x2a>
			HAL_UART_Transmit(&huart1,(uint8_t *)&RX_BUFFER,UART1_Rx_Cnt,0xFFFF);
 8001138:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800113c:	480b      	ldr	r0, [pc, #44]	; (800116c <HAL_UART_RxCpltCallback+0x8c>)
 800113e:	f7ff fe17 	bl	8000d70 <HAL_UART_Transmit>
			while(HAL_UART_GetState(&huart1) == HAL_UART_STATE_BUSY_TX);
 8001142:	4d0a      	ldr	r5, [pc, #40]	; (800116c <HAL_UART_RxCpltCallback+0x8c>)
 8001144:	4628      	mov	r0, r5
 8001146:	f7ff ff7f 	bl	8001048 <HAL_UART_GetState>
 800114a:	2821      	cmp	r0, #33	; 0x21
 800114c:	d0fa      	beq.n	8001144 <HAL_UART_RxCpltCallback+0x64>
			UART1_Rx_Cnt = 0;
 800114e:	2100      	movs	r1, #0
			memset(RX_BUFFER,0x00,sizeof(RX_BUFFER));
 8001150:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001154:	4803      	ldr	r0, [pc, #12]	; (8001164 <HAL_UART_RxCpltCallback+0x84>)
			UART1_Rx_Cnt = 0;
 8001156:	7021      	strb	r1, [r4, #0]
			memset(RX_BUFFER,0x00,sizeof(RX_BUFFER));
 8001158:	f000 f910 	bl	800137c <memset>
 800115c:	e7d5      	b.n	800110a <HAL_UART_RxCpltCallback+0x2a>
 800115e:	bf00      	nop
 8001160:	20000028 	.word	0x20000028
 8001164:	20000030 	.word	0x20000030
 8001168:	080013b4 	.word	0x080013b4
 800116c:	20000134 	.word	0x20000134
 8001170:	20000130 	.word	0x20000130

08001174 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001174:	4770      	bx	lr
	...

08001178 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001178:	4b0e      	ldr	r3, [pc, #56]	; (80011b4 <HAL_MspInit+0x3c>)
{
 800117a:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 800117c:	699a      	ldr	r2, [r3, #24]
 800117e:	f042 0201 	orr.w	r2, r2, #1
 8001182:	619a      	str	r2, [r3, #24]
 8001184:	699a      	ldr	r2, [r3, #24]
 8001186:	f002 0201 	and.w	r2, r2, #1
 800118a:	9200      	str	r2, [sp, #0]
 800118c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800118e:	69da      	ldr	r2, [r3, #28]
 8001190:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001194:	61da      	str	r2, [r3, #28]
 8001196:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001198:	4a07      	ldr	r2, [pc, #28]	; (80011b8 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800119a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800119e:	9301      	str	r3, [sp, #4]
 80011a0:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80011a2:	6853      	ldr	r3, [r2, #4]
 80011a4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80011a8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80011ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011ae:	b002      	add	sp, #8
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	40021000 	.word	0x40021000
 80011b8:	40010000 	.word	0x40010000

080011bc <NMI_Handler>:
 80011bc:	4770      	bx	lr

080011be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011be:	e7fe      	b.n	80011be <HardFault_Handler>

080011c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011c0:	e7fe      	b.n	80011c0 <MemManage_Handler>

080011c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011c2:	e7fe      	b.n	80011c2 <BusFault_Handler>

080011c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011c4:	e7fe      	b.n	80011c4 <UsageFault_Handler>

080011c6 <SVC_Handler>:
 80011c6:	4770      	bx	lr

080011c8 <DebugMon_Handler>:
 80011c8:	4770      	bx	lr

080011ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011ca:	4770      	bx	lr

080011cc <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011cc:	f7ff b860 	b.w	8000290 <HAL_IncTick>

080011d0 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80011d0:	4801      	ldr	r0, [pc, #4]	; (80011d8 <USART1_IRQHandler+0x8>)
 80011d2:	f7ff be91 	b.w	8000ef8 <HAL_UART_IRQHandler>
 80011d6:	bf00      	nop
 80011d8:	20000134 	.word	0x20000134

080011dc <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80011dc:	4b0f      	ldr	r3, [pc, #60]	; (800121c <SystemInit+0x40>)
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	f042 0201 	orr.w	r2, r2, #1
 80011e4:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80011e6:	6859      	ldr	r1, [r3, #4]
 80011e8:	4a0d      	ldr	r2, [pc, #52]	; (8001220 <SystemInit+0x44>)
 80011ea:	400a      	ands	r2, r1
 80011ec:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80011f4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80011f8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80011fa:	681a      	ldr	r2, [r3, #0]
 80011fc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001200:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001202:	685a      	ldr	r2, [r3, #4]
 8001204:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001208:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800120a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800120e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001210:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001214:	4b03      	ldr	r3, [pc, #12]	; (8001224 <SystemInit+0x48>)
 8001216:	609a      	str	r2, [r3, #8]
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	40021000 	.word	0x40021000
 8001220:	f8ff0000 	.word	0xf8ff0000
 8001224:	e000ed00 	.word	0xe000ed00

08001228 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001228:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
 800122a:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart1.Instance = USART1;
 800122e:	480a      	ldr	r0, [pc, #40]	; (8001258 <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 8001230:	4b0a      	ldr	r3, [pc, #40]	; (800125c <MX_USART1_UART_Init+0x34>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001232:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 115200;
 8001234:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001238:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 800123a:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800123c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800123e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001240:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001242:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001244:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001246:	f7ff fd65 	bl	8000d14 <HAL_UART_Init>
 800124a:	b118      	cbz	r0, 8001254 <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 800124c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001250:	f7ff bf90 	b.w	8001174 <Error_Handler>
 8001254:	bd08      	pop	{r3, pc}
 8001256:	bf00      	nop
 8001258:	20000134 	.word	0x20000134
 800125c:	40013800 	.word	0x40013800

08001260 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001260:	b510      	push	{r4, lr}
 8001262:	4604      	mov	r4, r0
 8001264:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001266:	2210      	movs	r2, #16
 8001268:	2100      	movs	r1, #0
 800126a:	a802      	add	r0, sp, #8
 800126c:	f000 f886 	bl	800137c <memset>
  if(uartHandle->Instance==USART1)
 8001270:	6822      	ldr	r2, [r4, #0]
 8001272:	4b1b      	ldr	r3, [pc, #108]	; (80012e0 <HAL_UART_MspInit+0x80>)
 8001274:	429a      	cmp	r2, r3
 8001276:	d130      	bne.n	80012da <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001278:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800127c:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800127e:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8001280:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001284:	619a      	str	r2, [r3, #24]
 8001286:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001288:	4816      	ldr	r0, [pc, #88]	; (80012e4 <HAL_UART_MspInit+0x84>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800128a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800128e:	9200      	str	r2, [sp, #0]
 8001290:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001292:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001294:	2400      	movs	r4, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001296:	f042 0204 	orr.w	r2, r2, #4
 800129a:	619a      	str	r2, [r3, #24]
 800129c:	699b      	ldr	r3, [r3, #24]
 800129e:	f003 0304 	and.w	r3, r3, #4
 80012a2:	9301      	str	r3, [sp, #4]
 80012a4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80012a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012aa:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ac:	2302      	movs	r3, #2
 80012ae:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012b0:	2303      	movs	r3, #3
 80012b2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b4:	f7ff f8d4 	bl	8000460 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012bc:	a902      	add	r1, sp, #8
 80012be:	4809      	ldr	r0, [pc, #36]	; (80012e4 <HAL_UART_MspInit+0x84>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012c0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012c2:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c4:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012c6:	f7ff f8cb 	bl	8000460 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80012ca:	2025      	movs	r0, #37	; 0x25
 80012cc:	4622      	mov	r2, r4
 80012ce:	4621      	mov	r1, r4
 80012d0:	f7ff f802 	bl	80002d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80012d4:	2025      	movs	r0, #37	; 0x25
 80012d6:	f7ff f833 	bl	8000340 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80012da:	b006      	add	sp, #24
 80012dc:	bd10      	pop	{r4, pc}
 80012de:	bf00      	nop
 80012e0:	40013800 	.word	0x40013800
 80012e4:	40010800 	.word	0x40010800

080012e8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80012e8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80012ea:	e003      	b.n	80012f4 <LoopCopyDataInit>

080012ec <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80012ec:	4b0b      	ldr	r3, [pc, #44]	; (800131c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80012ee:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80012f0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80012f2:	3104      	adds	r1, #4

080012f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80012f4:	480a      	ldr	r0, [pc, #40]	; (8001320 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80012f6:	4b0b      	ldr	r3, [pc, #44]	; (8001324 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80012f8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80012fa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80012fc:	d3f6      	bcc.n	80012ec <CopyDataInit>
  ldr r2, =_sbss
 80012fe:	4a0a      	ldr	r2, [pc, #40]	; (8001328 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001300:	e002      	b.n	8001308 <LoopFillZerobss>

08001302 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001302:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001304:	f842 3b04 	str.w	r3, [r2], #4

08001308 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001308:	4b08      	ldr	r3, [pc, #32]	; (800132c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800130a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800130c:	d3f9      	bcc.n	8001302 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800130e:	f7ff ff65 	bl	80011dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001312:	f000 f80f 	bl	8001334 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001316:	f7ff fecf 	bl	80010b8 <main>
  bx lr
 800131a:	4770      	bx	lr
  ldr r3, =_sidata
 800131c:	080013e0 	.word	0x080013e0
  ldr r0, =_sdata
 8001320:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001324:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8001328:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 800132c:	20000174 	.word	0x20000174

08001330 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001330:	e7fe      	b.n	8001330 <ADC1_2_IRQHandler>
	...

08001334 <__libc_init_array>:
 8001334:	b570      	push	{r4, r5, r6, lr}
 8001336:	2500      	movs	r5, #0
 8001338:	4e0c      	ldr	r6, [pc, #48]	; (800136c <__libc_init_array+0x38>)
 800133a:	4c0d      	ldr	r4, [pc, #52]	; (8001370 <__libc_init_array+0x3c>)
 800133c:	1ba4      	subs	r4, r4, r6
 800133e:	10a4      	asrs	r4, r4, #2
 8001340:	42a5      	cmp	r5, r4
 8001342:	d109      	bne.n	8001358 <__libc_init_array+0x24>
 8001344:	f000 f822 	bl	800138c <_init>
 8001348:	2500      	movs	r5, #0
 800134a:	4e0a      	ldr	r6, [pc, #40]	; (8001374 <__libc_init_array+0x40>)
 800134c:	4c0a      	ldr	r4, [pc, #40]	; (8001378 <__libc_init_array+0x44>)
 800134e:	1ba4      	subs	r4, r4, r6
 8001350:	10a4      	asrs	r4, r4, #2
 8001352:	42a5      	cmp	r5, r4
 8001354:	d105      	bne.n	8001362 <__libc_init_array+0x2e>
 8001356:	bd70      	pop	{r4, r5, r6, pc}
 8001358:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800135c:	4798      	blx	r3
 800135e:	3501      	adds	r5, #1
 8001360:	e7ee      	b.n	8001340 <__libc_init_array+0xc>
 8001362:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001366:	4798      	blx	r3
 8001368:	3501      	adds	r5, #1
 800136a:	e7f2      	b.n	8001352 <__libc_init_array+0x1e>
 800136c:	080013d8 	.word	0x080013d8
 8001370:	080013d8 	.word	0x080013d8
 8001374:	080013d8 	.word	0x080013d8
 8001378:	080013dc 	.word	0x080013dc

0800137c <memset>:
 800137c:	4603      	mov	r3, r0
 800137e:	4402      	add	r2, r0
 8001380:	4293      	cmp	r3, r2
 8001382:	d100      	bne.n	8001386 <memset+0xa>
 8001384:	4770      	bx	lr
 8001386:	f803 1b01 	strb.w	r1, [r3], #1
 800138a:	e7f9      	b.n	8001380 <memset+0x4>

0800138c <_init>:
 800138c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800138e:	bf00      	nop
 8001390:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001392:	bc08      	pop	{r3}
 8001394:	469e      	mov	lr, r3
 8001396:	4770      	bx	lr

08001398 <_fini>:
 8001398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800139a:	bf00      	nop
 800139c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800139e:	bc08      	pop	{r3}
 80013a0:	469e      	mov	lr, r3
 80013a2:	4770      	bx	lr
