-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "01/18/2017 20:37:23"

-- 
-- Device: Altera 5CGXFC7C7F23C8 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MIPS IS
    PORT (
	outs : BUFFER std_logic_vector(31 DOWNTO 0);
	clk : IN std_logic;
	rst : IN std_logic
	);
END MIPS;

-- Design Ports Information
-- outs[0]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[1]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[2]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[3]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[4]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[5]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[6]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[7]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[8]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[9]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[10]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[11]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[12]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[13]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[14]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[15]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[16]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[17]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[18]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[19]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[20]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[21]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[22]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[23]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[24]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[25]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[26]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[27]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[28]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[29]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[30]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- outs[31]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF MIPS IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_outs : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL \memD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memD|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memD|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memD|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memD|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memD|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memD|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memD|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memD|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memD|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \memD|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \PCP4|Add0~5_sumout\ : std_logic;
SIGNAL \PC1|Temp[2]~feeder_combout\ : std_logic;
SIGNAL \rst~input_o\ : std_logic;
SIGNAL \rst~inputCLKENA0_outclk\ : std_logic;
SIGNAL \PIPE1|Temp[40]~feeder_combout\ : std_logic;
SIGNAL \PIPE2|Temp[114]~feeder_combout\ : std_logic;
SIGNAL \memI|Mux10~0_combout\ : std_logic;
SIGNAL \memI|Mux14~0_combout\ : std_logic;
SIGNAL \memI|Mux15~0_combout\ : std_logic;
SIGNAL \PIPE2|Temp[11]~DUPLICATE_q\ : std_logic;
SIGNAL \inPC|Add0~6\ : std_logic;
SIGNAL \inPC|Add0~10\ : std_logic;
SIGNAL \inPC|Add0~14\ : std_logic;
SIGNAL \inPC|Add0~2\ : std_logic;
SIGNAL \inPC|Add0~18\ : std_logic;
SIGNAL \inPC|Add0~38\ : std_logic;
SIGNAL \inPC|Add0~33_sumout\ : std_logic;
SIGNAL \memI|Mux2~1_combout\ : std_logic;
SIGNAL \memI|Mux4~0_combout\ : std_logic;
SIGNAL \controle|Mux0~1_combout\ : std_logic;
SIGNAL \PIPE2|Temp[140]~DUPLICATE_q\ : std_logic;
SIGNAL \controle|Mux0~0_combout\ : std_logic;
SIGNAL \operaULA|Mux7~0_combout\ : std_logic;
SIGNAL \operaULA|Mux2~0_combout\ : std_logic;
SIGNAL \ULA1|Mux14~0_combout\ : std_logic;
SIGNAL \operaULA|Mux0~0_combout\ : std_logic;
SIGNAL \operaULA|Mux3~0_combout\ : std_logic;
SIGNAL \ULA1|Mux29~2_combout\ : std_logic;
SIGNAL \operaULA|Mux1~0_combout\ : std_logic;
SIGNAL \operaULA|Mux5~0_combout\ : std_logic;
SIGNAL \operaULA|Mux4~0_combout\ : std_logic;
SIGNAL \ULA1|Mux31~1_combout\ : std_logic;
SIGNAL \ULA1|Mux29~3_combout\ : std_logic;
SIGNAL \memI|Mux11~0_combout\ : std_logic;
SIGNAL \memI|Mux8~0_combout\ : std_logic;
SIGNAL \memI|Mux12~0_combout\ : std_logic;
SIGNAL \memI|Mux7~0_combout\ : std_logic;
SIGNAL \memI|Mux9~0_combout\ : std_logic;
SIGNAL \controle|igualitario|Equal3~0_combout\ : std_logic;
SIGNAL \controle|igualitario|Equal1~0_combout\ : std_logic;
SIGNAL \memI|Mux6~0_combout\ : std_logic;
SIGNAL \controle|igualitario|Equal2~0_combout\ : std_logic;
SIGNAL \controle|igualitario|Equal0~0_combout\ : std_logic;
SIGNAL \controle|gerador|AdiantaA1[1]~0_combout\ : std_logic;
SIGNAL \controle|gerador|AdiantaB1[1]~1_combout\ : std_logic;
SIGNAL \controle|gerador|AdiantaB1[0]~0_combout\ : std_logic;
SIGNAL \controle|gerador|AdiantaA1[1]~1_combout\ : std_logic;
SIGNAL \controle|gerador|AdiantaA1[0]~2_combout\ : std_logic;
SIGNAL \controle|igualitario|Equal2~1_combout\ : std_logic;
SIGNAL \controle|gerador|AdiantaA1[0]~3_combout\ : std_logic;
SIGNAL \registradores|G2:3:regb|Temp[20]~feeder_combout\ : std_logic;
SIGNAL \muxEscReg|X[0]~0_combout\ : std_logic;
SIGNAL \PIPE4|Temp[0]~DUPLICATE_q\ : std_logic;
SIGNAL \muxEscReg|X[1]~1_combout\ : std_logic;
SIGNAL \PIPE4|Temp[1]~DUPLICATE_q\ : std_logic;
SIGNAL \muxEscReg|X[4]~3_combout\ : std_logic;
SIGNAL \controle|Mux4~0_combout\ : std_logic;
SIGNAL \PIPE2|Temp[7]~feeder_combout\ : std_logic;
SIGNAL \muxEscReg|X[2]~2_combout\ : std_logic;
SIGNAL \PIPE2|Temp[94]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[20]~feeder_combout\ : std_logic;
SIGNAL \controle|gerador|AdiantaA1[1]~4_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux11~0_combout\ : std_logic;
SIGNAL \ULA1|Mux14~20_combout\ : std_logic;
SIGNAL \ULA1|Mux29~0_combout\ : std_logic;
SIGNAL \ULA1|Mux29~18_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux11~0_combout\ : std_logic;
SIGNAL \ULA1|Mux29~19_combout\ : std_logic;
SIGNAL \ULA1|Mux11~0_combout\ : std_logic;
SIGNAL \ULA1|Mux14~21_combout\ : std_logic;
SIGNAL \ULA1|Mux29~22_combout\ : std_logic;
SIGNAL \ULA1|Mux27~0_combout\ : std_logic;
SIGNAL \registradores|G2:6:regb|Temp[0]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:4:regb|Temp[0]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux31~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux31~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux31~2_combout\ : std_logic;
SIGNAL \ULA1|Mux31~2_combout\ : std_logic;
SIGNAL \ULA1|Mux31~5_combout\ : std_logic;
SIGNAL \PIPE2|Temp[74]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux31~0_combout\ : std_logic;
SIGNAL \PIPE2|Temp[105]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[31]~feeder_combout\ : std_logic;
SIGNAL \PIPE2|Temp[105]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux0~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~144_combout\ : std_logic;
SIGNAL \PIPE3|Temp[5]~feeder_combout\ : std_logic;
SIGNAL \ULA1|Mux21~0_combout\ : std_logic;
SIGNAL \ULA1|Mux27~10_combout\ : std_logic;
SIGNAL \ULA1|Mux27~8_combout\ : std_logic;
SIGNAL \controle|Mux1~0_combout\ : std_logic;
SIGNAL \PIPE4|Temp[70]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|Temp[84]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux21~0_combout\ : std_logic;
SIGNAL \PIPE2|Temp[52]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux21~0_combout\ : std_logic;
SIGNAL \ULA1|Mux21~11_combout\ : std_logic;
SIGNAL \ULA1|Mux21~1_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[9]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux22~1_combout\ : std_logic;
SIGNAL \registradores|G2:7:regb|Temp[9]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:6:regb|Temp[9]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:4:regb|Temp[9]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux22~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux22~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux22~0_combout\ : std_logic;
SIGNAL \PIPE2|Temp[82]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux23~0_combout\ : std_logic;
SIGNAL \registradores|G2:3:regb|Temp[7]~feeder_combout\ : std_logic;
SIGNAL \PIPE2|Temp[81]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux24~0_combout\ : std_logic;
SIGNAL \PIPE2|Temp[80]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[6]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[6]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux25~0_combout\ : std_logic;
SIGNAL \PIPE2|Temp[79]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[5]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux26~0_combout\ : std_logic;
SIGNAL \registradores|G2:6:regb|Temp[1]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:7:regb|Temp[1]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux30~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux30~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux30~2_combout\ : std_logic;
SIGNAL \PIPE2|Temp[45]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|outData2|Mux27~1_combout\ : std_logic;
SIGNAL \registradores|G2:7:regb|Temp[4]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:4:regb|Temp[4]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:6:regb|Temp[4]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux27~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux27~2_combout\ : std_logic;
SIGNAL \PIPE3|Temp[10]~feeder_combout\ : std_logic;
SIGNAL \PIPE3|Temp[11]~feeder_combout\ : std_logic;
SIGNAL \muxEscReg2|X[1]~1_combout\ : std_logic;
SIGNAL \PIPE2|Temp[75]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux30~0_combout\ : std_logic;
SIGNAL \ULA1|Mux30~7_combout\ : std_logic;
SIGNAL \ULA1|Add0~142_cout\ : std_logic;
SIGNAL \ULA1|Add0~2\ : std_logic;
SIGNAL \ULA1|Add0~13_sumout\ : std_logic;
SIGNAL \ULA1|Mux29~23_combout\ : std_logic;
SIGNAL \ULA1|Mux30~9_combout\ : std_logic;
SIGNAL \PIPE2|Temp[76]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux29~0_combout\ : std_logic;
SIGNAL \registradores|G2:3:regb|Temp[3]~feeder_combout\ : std_logic;
SIGNAL \PIPE2|Temp[77]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[3]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux28~0_combout\ : std_logic;
SIGNAL \ULA1|Mux29~11_combout\ : std_logic;
SIGNAL \ULA1|Add2~117_sumout\ : std_logic;
SIGNAL \ULA1|Add2~121_sumout\ : std_logic;
SIGNAL \ULA1|Mux3~8_combout\ : std_logic;
SIGNAL \ULA1|Add2~118\ : std_logic;
SIGNAL \ULA1|Add2~113_sumout\ : std_logic;
SIGNAL \ULA1|Mux3~9_combout\ : std_logic;
SIGNAL \ULA1|Mux3~10_combout\ : std_logic;
SIGNAL \ULA1|ShiftLeft0~0_combout\ : std_logic;
SIGNAL \registradores|G2:6:regb|Temp[30]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux1~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux1~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux1~2_combout\ : std_logic;
SIGNAL \muxEscReg2|X[30]~30_combout\ : std_logic;
SIGNAL \PIPE2|Temp[104]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux1~0_combout\ : std_logic;
SIGNAL \ULA1|Mux1~6_combout\ : std_logic;
SIGNAL \registradores|G2:3:regb|Temp[29]~feeder_combout\ : std_logic;
SIGNAL \PIPE2|Temp[103]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[29]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux2~0_combout\ : std_logic;
SIGNAL \PIPE2|Temp[102]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux3~0_combout\ : std_logic;
SIGNAL \rtl~72_combout\ : std_logic;
SIGNAL \ULA1|Add2~125_sumout\ : std_logic;
SIGNAL \registradores|G2:7:regb|Temp[11]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux20~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux20~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux20~2_combout\ : std_logic;
SIGNAL \ULA1|Mux27~6_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight2~0_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight2~5_combout\ : std_logic;
SIGNAL \ULA1|Mux29~35_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux10~0_combout\ : std_logic;
SIGNAL \PIPE2|Temp[95]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux10~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~98\ : std_logic;
SIGNAL \ULA1|Add0~101_sumout\ : std_logic;
SIGNAL \ULA1|Mux10~0_combout\ : std_logic;
SIGNAL \registradores|G2:3:regb|Temp[16]~feeder_combout\ : std_logic;
SIGNAL \PIPE2|Temp[90]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux15~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux15~0_combout\ : std_logic;
SIGNAL \ULA1|Mux31~3_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[18]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux13~1_combout\ : std_logic;
SIGNAL \registradores|G2:6:regb|Temp[18]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:4:regb|Temp[18]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux13~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux13~2_combout\ : std_logic;
SIGNAL \registradores|G2:4:regb|Temp[19]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:7:regb|Temp[19]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:6:regb|Temp[19]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux12~0_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[19]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux12~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux12~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux13~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~77\ : std_logic;
SIGNAL \ULA1|Add0~86\ : std_logic;
SIGNAL \ULA1|Add0~89_sumout\ : std_logic;
SIGNAL \ULA1|Mux13~1_combout\ : std_logic;
SIGNAL \rtl~165_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux9~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux9~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux9~2_combout\ : std_logic;
SIGNAL \PIPE2|Temp[65]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|Temp[99]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux6~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux6~0_combout\ : std_logic;
SIGNAL \ULA1|Mux6~0_combout\ : std_logic;
SIGNAL \PIPE2|Temp[66]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux7~0_combout\ : std_logic;
SIGNAL \ULA1|Mux7~1_combout\ : std_logic;
SIGNAL \ULA1|Add0~102\ : std_logic;
SIGNAL \ULA1|Add0~106\ : std_logic;
SIGNAL \ULA1|Add0~110\ : std_logic;
SIGNAL \ULA1|Add0~113_sumout\ : std_logic;
SIGNAL \rtl~8_combout\ : std_logic;
SIGNAL \registradores|G2:7:regb|Temp[27]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:6:regb|Temp[27]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux4~0_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[27]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[27]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:3:regb|Temp[27]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux4~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux4~2_combout\ : std_logic;
SIGNAL \registradores|G2:7:regb|Temp[29]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:6:regb|Temp[29]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux2~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux2~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux2~2_combout\ : std_logic;
SIGNAL \muxEscReg2|X[26]~26_combout\ : std_logic;
SIGNAL \registradores|G2:3:regb|Temp[26]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[26]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux5~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux5~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux5~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux5~0_combout\ : std_logic;
SIGNAL \ULA1|Mux5~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~118\ : std_logic;
SIGNAL \ULA1|Add0~121_sumout\ : std_logic;
SIGNAL \ULA1|Mux14~7_combout\ : std_logic;
SIGNAL \rtl~120_combout\ : std_logic;
SIGNAL \rtl~250_combout\ : std_logic;
SIGNAL \rtl~170_combout\ : std_logic;
SIGNAL \rtl~273_combout\ : std_logic;
SIGNAL \rtl~54_combout\ : std_logic;
SIGNAL \rtl~249_combout\ : std_logic;
SIGNAL \rtl~274_combout\ : std_logic;
SIGNAL \ULA1|Mux3~6_combout\ : std_logic;
SIGNAL \PIPE2|Temp[69]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux4~0_combout\ : std_logic;
SIGNAL \ULA1|Mux12~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~90\ : std_logic;
SIGNAL \ULA1|Add0~93_sumout\ : std_logic;
SIGNAL \ULA1|Mux14~14_combout\ : std_logic;
SIGNAL \ULA1|Add2~2\ : std_logic;
SIGNAL \ULA1|Add2~5_sumout\ : std_logic;
SIGNAL \ULA1|Add2~85_sumout\ : std_logic;
SIGNAL \ULA1|Add2~77_sumout\ : std_logic;
SIGNAL \ULA1|Add2~69_sumout\ : std_logic;
SIGNAL \ULA1|Add2~81_sumout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux20~0_combout\ : std_logic;
SIGNAL \ULA1|Add2~130\ : std_logic;
SIGNAL \ULA1|Add2~50\ : std_logic;
SIGNAL \ULA1|Add2~54\ : std_logic;
SIGNAL \ULA1|Add2~58\ : std_logic;
SIGNAL \ULA1|Add2~62\ : std_logic;
SIGNAL \ULA1|Add2~66\ : std_logic;
SIGNAL \ULA1|Add2~30\ : std_logic;
SIGNAL \ULA1|Add2~89_sumout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux19~0_combout\ : std_logic;
SIGNAL \ULA1|Add2~90\ : std_logic;
SIGNAL \ULA1|Add2~93_sumout\ : std_logic;
SIGNAL \ULA1|Add2~109_sumout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux18~0_combout\ : std_logic;
SIGNAL \ULA1|Add2~94\ : std_logic;
SIGNAL \ULA1|Add2~97_sumout\ : std_logic;
SIGNAL \rtl~45_combout\ : std_logic;
SIGNAL \rtl~44_combout\ : std_logic;
SIGNAL \rtl~46_combout\ : std_logic;
SIGNAL \PIPE2|Temp[88]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[14]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux17~0_combout\ : std_logic;
SIGNAL \rtl~43_combout\ : std_logic;
SIGNAL \ULA1|Mux17~4_combout\ : std_logic;
SIGNAL \ULA1|Mux17~5_combout\ : std_logic;
SIGNAL \registradores|G2:3:regb|Temp[12]~feeder_combout\ : std_logic;
SIGNAL \PIPE2|Temp[86]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[12]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux19~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~50\ : std_logic;
SIGNAL \ULA1|Add0~54\ : std_logic;
SIGNAL \ULA1|Add0~58\ : std_logic;
SIGNAL \ULA1|Add0~62\ : std_logic;
SIGNAL \ULA1|Add0~65_sumout\ : std_logic;
SIGNAL \ULA1|Mux17~6_combout\ : std_logic;
SIGNAL \rtl~204_combout\ : std_logic;
SIGNAL \rtl~205_combout\ : std_logic;
SIGNAL \ULA1|sig_output~2_combout\ : std_logic;
SIGNAL \rtl~53_combout\ : std_logic;
SIGNAL \rtl~55_combout\ : std_logic;
SIGNAL \rtl~61_combout\ : std_logic;
SIGNAL \ULA1|Mux17~1_combout\ : std_logic;
SIGNAL \ULA1|Mux27~3_combout\ : std_logic;
SIGNAL \ULA1|Mux27~4_combout\ : std_logic;
SIGNAL \ULA1|Mux17~2_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight2~7_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~12_combout\ : std_logic;
SIGNAL \rtl~117_combout\ : std_logic;
SIGNAL \rtl~248_combout\ : std_logic;
SIGNAL \rtl~203_combout\ : std_logic;
SIGNAL \rtl~247_combout\ : std_logic;
SIGNAL \ULA1|Add2~17_sumout\ : std_logic;
SIGNAL \ULA1|Add2~21_sumout\ : std_logic;
SIGNAL \ULA1|Add2~25_sumout\ : std_logic;
SIGNAL \ULA1|Add2~13_sumout\ : std_logic;
SIGNAL \ULA1|Add2~49_sumout\ : std_logic;
SIGNAL \ULA1|Add2~53_sumout\ : std_logic;
SIGNAL \ULA1|Add2~57_sumout\ : std_logic;
SIGNAL \ULA1|Add2~61_sumout\ : std_logic;
SIGNAL \ULA1|Add2~65_sumout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux16~0_combout\ : std_logic;
SIGNAL \ULA1|Add2~98\ : std_logic;
SIGNAL \ULA1|Add2~102\ : std_logic;
SIGNAL \ULA1|Add2~106\ : std_logic;
SIGNAL \ULA1|Add2~33_sumout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~4_combout\ : std_logic;
SIGNAL \ULA1|Add2~29_sumout\ : std_logic;
SIGNAL \ULA1|Add2~9_sumout\ : std_logic;
SIGNAL \ULA1|Add2~34\ : std_logic;
SIGNAL \ULA1|Add2~37_sumout\ : std_logic;
SIGNAL \ULA1|Add2~38\ : std_logic;
SIGNAL \ULA1|Add2~41_sumout\ : std_logic;
SIGNAL \ULA1|Add2~42\ : std_logic;
SIGNAL \ULA1|Add2~45_sumout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~5_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~0_combout\ : std_logic;
SIGNAL \ULA1|sig_output~3_combout\ : std_logic;
SIGNAL \ULA1|Mux29~34_combout\ : std_logic;
SIGNAL \ULA1|Mux17~0_combout\ : std_logic;
SIGNAL \ULA1|Mux17~3_combout\ : std_logic;
SIGNAL \ULA1|Mux17~7_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux17~0_combout\ : std_logic;
SIGNAL \ULA1|Add2~101_sumout\ : std_logic;
SIGNAL \ULA1|Add2~105_sumout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~1_combout\ : std_logic;
SIGNAL \ULA1|Add2~73_sumout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~2_combout\ : std_logic;
SIGNAL \ULA1|Mux29~5_combout\ : std_logic;
SIGNAL \ULA1|Mux14~13_combout\ : std_logic;
SIGNAL \ULA1|Mux7~0_combout\ : std_logic;
SIGNAL \ULA1|Mux29~36_combout\ : std_logic;
SIGNAL \rtl~134_combout\ : std_logic;
SIGNAL \rtl~206_combout\ : std_logic;
SIGNAL \rtl~219_combout\ : std_logic;
SIGNAL \rtl~177_combout\ : std_logic;
SIGNAL \ULA1|Mux12~2_combout\ : std_logic;
SIGNAL \rtl~71_combout\ : std_logic;
SIGNAL \rtl~70_combout\ : std_logic;
SIGNAL \rtl~69_combout\ : std_logic;
SIGNAL \rtl~80_combout\ : std_logic;
SIGNAL \ULA1|Mux14~9_combout\ : std_logic;
SIGNAL \ULA1|Mux12~3_combout\ : std_logic;
SIGNAL \ULA1|Mux14~15_combout\ : std_logic;
SIGNAL \rtl~131_combout\ : std_logic;
SIGNAL \rtl~220_combout\ : std_logic;
SIGNAL \rtl~209_combout\ : std_logic;
SIGNAL \ULA1|Mux12~5_combout\ : std_logic;
SIGNAL \ULA1|Mux14~17_combout\ : std_logic;
SIGNAL \ULA1|Mux12~6_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight1~3_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight1~4_combout\ : std_logic;
SIGNAL \ULA1|Mux14~11_combout\ : std_logic;
SIGNAL \ULA1|Mux12~4_combout\ : std_logic;
SIGNAL \ULA1|Mux14~4_combout\ : std_logic;
SIGNAL \rtl~73_combout\ : std_logic;
SIGNAL \rtl~74_combout\ : std_logic;
SIGNAL \rtl~75_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~6_combout\ : std_logic;
SIGNAL \rtl~76_combout\ : std_logic;
SIGNAL \rtl~81_combout\ : std_logic;
SIGNAL \ULA1|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \ULA1|Mux12~1_combout\ : std_logic;
SIGNAL \ULA1|Mux12~7_combout\ : std_logic;
SIGNAL \ULA1|Mux12~8_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux12~0_combout\ : std_logic;
SIGNAL \ULA1|Add2~46\ : std_logic;
SIGNAL \ULA1|Add2~110\ : std_logic;
SIGNAL \ULA1|Add2~10\ : std_logic;
SIGNAL \ULA1|Add2~70\ : std_logic;
SIGNAL \ULA1|Add2~74\ : std_logic;
SIGNAL \ULA1|Add2~78\ : std_logic;
SIGNAL \ULA1|Add2~82\ : std_logic;
SIGNAL \ULA1|Add2~14\ : std_logic;
SIGNAL \ULA1|Add2~18\ : std_logic;
SIGNAL \ULA1|Add2~22\ : std_logic;
SIGNAL \ULA1|Add2~26\ : std_logic;
SIGNAL \ULA1|Add2~86\ : std_logic;
SIGNAL \ULA1|Add2~1_sumout\ : std_logic;
SIGNAL \ULA1|Mux14~3_combout\ : std_logic;
SIGNAL \ULA1|Mux14~5_combout\ : std_logic;
SIGNAL \ULA1|Mux5~1_combout\ : std_logic;
SIGNAL \rtl~225_combout\ : std_logic;
SIGNAL \rtl~233_combout\ : std_logic;
SIGNAL \rtl~217_combout\ : std_logic;
SIGNAL \ULA1|Mux5~2_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight2~2_combout\ : std_logic;
SIGNAL \ULA1|Mux5~3_combout\ : std_logic;
SIGNAL \ULA1|Mux5~4_combout\ : std_logic;
SIGNAL \ULA1|Mux6~8_combout\ : std_logic;
SIGNAL \rtl~234_combout\ : std_logic;
SIGNAL \rtl~226_combout\ : std_logic;
SIGNAL \rtl~218_combout\ : std_logic;
SIGNAL \ULA1|Mux5~6_combout\ : std_logic;
SIGNAL \ULA1|Mux5~7_combout\ : std_logic;
SIGNAL \ULA1|Mux6~5_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight1~9_combout\ : std_logic;
SIGNAL \rtl~272_combout\ : std_logic;
SIGNAL \ULA1|Mux5~5_combout\ : std_logic;
SIGNAL \ULA1|Mux5~8_combout\ : std_logic;
SIGNAL \ULA1|Mux5~9_combout\ : std_logic;
SIGNAL \PIPE2|Temp[100]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux5~0_combout\ : std_logic;
SIGNAL \rtl~6_combout\ : std_logic;
SIGNAL \rtl~268_combout\ : std_logic;
SIGNAL \rtl~146_combout\ : std_logic;
SIGNAL \ULA1|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \rtl~90_combout\ : std_logic;
SIGNAL \rtl~267_combout\ : std_logic;
SIGNAL \ULA1|Mux7~2_combout\ : std_logic;
SIGNAL \rtl~221_combout\ : std_logic;
SIGNAL \rtl~211_combout\ : std_logic;
SIGNAL \rtl~229_combout\ : std_logic;
SIGNAL \rtl~196_combout\ : std_logic;
SIGNAL \ULA1|Mux7~3_combout\ : std_logic;
SIGNAL \rtl~17_combout\ : std_logic;
SIGNAL \ULA1|Mux7~4_combout\ : std_logic;
SIGNAL \ULA1|Mux7~5_combout\ : std_logic;
SIGNAL \rtl~141_combout\ : std_logic;
SIGNAL \rtl~87_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight0~3_combout\ : std_logic;
SIGNAL \ULA1|ShiftLeft1~0_combout\ : std_logic;
SIGNAL \rtl~266_combout\ : std_logic;
SIGNAL \ULA1|Mux7~8_combout\ : std_logic;
SIGNAL \ULA1|Mux7~9_combout\ : std_logic;
SIGNAL \ULA1|Mux23~0_combout\ : std_logic;
SIGNAL \rtl~194_combout\ : std_logic;
SIGNAL \rtl~213_combout\ : std_logic;
SIGNAL \rtl~222_combout\ : std_logic;
SIGNAL \rtl~230_combout\ : std_logic;
SIGNAL \ULA1|Mux7~6_combout\ : std_logic;
SIGNAL \ULA1|Mux7~7_combout\ : std_logic;
SIGNAL \ULA1|Mux7~10_combout\ : std_logic;
SIGNAL \ULA1|Mux7~11_combout\ : std_logic;
SIGNAL \registradores|G2:3:regb|Temp[24]~feeder_combout\ : std_logic;
SIGNAL \PIPE2|Temp[98]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[24]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux7~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~114\ : std_logic;
SIGNAL \ULA1|Add0~117_sumout\ : std_logic;
SIGNAL \rtl~223_combout\ : std_logic;
SIGNAL \rtl~231_combout\ : std_logic;
SIGNAL \rtl~215_combout\ : std_logic;
SIGNAL \rtl~200_combout\ : std_logic;
SIGNAL \ULA1|Mux6~2_combout\ : std_logic;
SIGNAL \rtl~245_combout\ : std_logic;
SIGNAL \rtl~23_combout\ : std_logic;
SIGNAL \ULA1|Mux6~3_combout\ : std_logic;
SIGNAL \ULA1|Mux6~4_combout\ : std_logic;
SIGNAL \rtl~105_combout\ : std_logic;
SIGNAL \rtl~246_combout\ : std_logic;
SIGNAL \rtl~158_combout\ : std_logic;
SIGNAL \rtl~270_combout\ : std_logic;
SIGNAL \rtl~244_combout\ : std_logic;
SIGNAL \rtl~27_combout\ : std_logic;
SIGNAL \rtl~271_combout\ : std_logic;
SIGNAL \ULA1|Mux6~1_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight1~0_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight1~6_combout\ : std_logic;
SIGNAL \rtl~102_combout\ : std_logic;
SIGNAL \rtl~243_combout\ : std_logic;
SIGNAL \rtl~153_combout\ : std_logic;
SIGNAL \rtl~269_combout\ : std_logic;
SIGNAL \ULA1|Mux6~6_combout\ : std_logic;
SIGNAL \rtl~232_combout\ : std_logic;
SIGNAL \rtl~198_combout\ : std_logic;
SIGNAL \rtl~224_combout\ : std_logic;
SIGNAL \ULA1|Mux6~7_combout\ : std_logic;
SIGNAL \ULA1|Mux6~9_combout\ : std_logic;
SIGNAL \ULA1|Mux6~10_combout\ : std_logic;
SIGNAL \ULA1|Mux6~11_combout\ : std_logic;
SIGNAL \muxEscReg2|X[25]~25_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux6~0_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[25]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux6~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux6~2_combout\ : std_logic;
SIGNAL \muxEscReg2|X[24]~24_combout\ : std_logic;
SIGNAL \registradores|G2:7:regb|Temp[24]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux7~0_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[24]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux7~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux7~2_combout\ : std_logic;
SIGNAL \muxEscReg2|X[23]~23_combout\ : std_logic;
SIGNAL \registradores|G2:3:regb|Temp[23]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[23]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux8~1_combout\ : std_logic;
SIGNAL \registradores|G2:4:regb|Temp[23]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:6:regb|Temp[23]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:7:regb|Temp[23]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux8~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux8~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux8~0_combout\ : std_logic;
SIGNAL \ULA1|Mux8~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~109_sumout\ : std_logic;
SIGNAL \rtl~228_combout\ : std_logic;
SIGNAL \ULA1|Mux8~6_combout\ : std_logic;
SIGNAL \ULA1|Mux8~7_combout\ : std_logic;
SIGNAL \rtl~227_combout\ : std_logic;
SIGNAL \ULA1|Mux8~2_combout\ : std_logic;
SIGNAL \ULA1|Mux8~3_combout\ : std_logic;
SIGNAL \ULA1|Mux8~4_combout\ : std_logic;
SIGNAL \rtl~265_combout\ : std_logic;
SIGNAL \rtl~264_combout\ : std_logic;
SIGNAL \ULA1|Mux8~1_combout\ : std_logic;
SIGNAL \rtl~278_combout\ : std_logic;
SIGNAL \rtl~263_combout\ : std_logic;
SIGNAL \ULA1|Mux8~5_combout\ : std_logic;
SIGNAL \ULA1|Mux8~8_combout\ : std_logic;
SIGNAL \ULA1|Mux8~9_combout\ : std_logic;
SIGNAL \PIPE2|Temp[97]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux8~0_combout\ : std_logic;
SIGNAL \rtl~22_combout\ : std_logic;
SIGNAL \rtl~20_combout\ : std_logic;
SIGNAL \rtl~21_combout\ : std_logic;
SIGNAL \ULA1|Mux18~4_combout\ : std_logic;
SIGNAL \ULA1|Add0~61_sumout\ : std_logic;
SIGNAL \ULA1|Mux18~5_combout\ : std_logic;
SIGNAL \ULA1|Mux18~6_combout\ : std_logic;
SIGNAL \rtl~199_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~13_combout\ : std_logic;
SIGNAL \ULA1|Mux18~0_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight2~6_combout\ : std_logic;
SIGNAL \rtl~201_combout\ : std_logic;
SIGNAL \rtl~26_combout\ : std_logic;
SIGNAL \rtl~36_combout\ : std_logic;
SIGNAL \rtl~28_combout\ : std_logic;
SIGNAL \ULA1|Mux18~1_combout\ : std_logic;
SIGNAL \ULA1|Mux18~2_combout\ : std_logic;
SIGNAL \ULA1|Mux18~3_combout\ : std_logic;
SIGNAL \ULA1|Mux18~7_combout\ : std_logic;
SIGNAL \PIPE2|Temp[87]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux18~0_combout\ : std_logic;
SIGNAL \rtl~202_combout\ : std_logic;
SIGNAL \ULA1|Mux13~6_combout\ : std_logic;
SIGNAL \ULA1|Mux13~7_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight1~2_combout\ : std_logic;
SIGNAL \ULA1|Mux13~5_combout\ : std_logic;
SIGNAL \ULA1|Mux13~0_combout\ : std_logic;
SIGNAL \ULA1|Mux13~3_combout\ : std_logic;
SIGNAL \ULA1|Mux13~4_combout\ : std_logic;
SIGNAL \rtl~58_combout\ : std_logic;
SIGNAL \ULA1|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \ULA1|Mux13~2_combout\ : std_logic;
SIGNAL \ULA1|Mux13~8_combout\ : std_logic;
SIGNAL \ULA1|Mux13~9_combout\ : std_logic;
SIGNAL \muxEscReg2|X[18]~18_combout\ : std_logic;
SIGNAL \PIPE2|Temp[92]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux13~0_combout\ : std_logic;
SIGNAL \rtl~68_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight2~8_combout\ : std_logic;
SIGNAL \rtl~207_combout\ : std_logic;
SIGNAL \rtl~79_combout\ : std_logic;
SIGNAL \rtl~208_combout\ : std_logic;
SIGNAL \ULA1|Add0~72_combout\ : std_logic;
SIGNAL \ULA1|Mux3~4_combout\ : std_logic;
SIGNAL \ULA1|sig_output~6_combout\ : std_logic;
SIGNAL \ULA1|Mux16~6_combout\ : std_logic;
SIGNAL \ULA1|sig_output~7_combout\ : std_logic;
SIGNAL \ULA1|Add0~73_combout\ : std_logic;
SIGNAL \rtl~210_combout\ : std_logic;
SIGNAL \ULA1|Add0~74_combout\ : std_logic;
SIGNAL \ULA1|Mux16~1_combout\ : std_logic;
SIGNAL \ULA1|Add0~66\ : std_logic;
SIGNAL \ULA1|Add0~69_sumout\ : std_logic;
SIGNAL \ULA1|Mux16~0_combout\ : std_logic;
SIGNAL \ULA1|Mux16~2_combout\ : std_logic;
SIGNAL \registradores|G2:3:regb|Temp[15]~feeder_combout\ : std_logic;
SIGNAL \PIPE2|Temp[89]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[15]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux16~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~70\ : std_logic;
SIGNAL \ULA1|Add0~76_sumout\ : std_logic;
SIGNAL \ULA1|Mux15~0_combout\ : std_logic;
SIGNAL \ULA1|Mux15~1_combout\ : std_logic;
SIGNAL \rtl~16_combout\ : std_logic;
SIGNAL \rtl~15_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight2~1_combout\ : std_logic;
SIGNAL \rtl~214_combout\ : std_logic;
SIGNAL \ULA1|Add0~82_combout\ : std_logic;
SIGNAL \ULA1|Add0~83_combout\ : std_logic;
SIGNAL \rtl~212_combout\ : std_logic;
SIGNAL \ULA1|Add0~79_combout\ : std_logic;
SIGNAL \rtl~7_combout\ : std_logic;
SIGNAL \rtl~5_combout\ : std_logic;
SIGNAL \rtl~9_combout\ : std_logic;
SIGNAL \ULA1|Add0~80_combout\ : std_logic;
SIGNAL \ULA1|Add0~81_combout\ : std_logic;
SIGNAL \ULA1|Mux15~2_combout\ : std_logic;
SIGNAL \ULA1|Mux15~3_combout\ : std_logic;
SIGNAL \muxEscReg2|X[16]~16_combout\ : std_logic;
SIGNAL \registradores|G2:6:regb|Temp[16]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:4:regb|Temp[16]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:7:regb|Temp[16]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux15~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux15~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux15~2_combout\ : std_logic;
SIGNAL \PIPE4|Temp[52]~feeder_combout\ : std_logic;
SIGNAL \muxEscReg2|X[15]~15_combout\ : std_logic;
SIGNAL \registradores|G2:4:regb|Temp[15]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux16~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux16~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux16~2_combout\ : std_logic;
SIGNAL \muxEscReg2|X[14]~14_combout\ : std_logic;
SIGNAL \registradores|G2:7:regb|Temp[14]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:6:regb|Temp[14]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:4:regb|Temp[14]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux17~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux17~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux17~2_combout\ : std_logic;
SIGNAL \muxEscReg2|X[13]~13_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux18~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux18~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux18~2_combout\ : std_logic;
SIGNAL \muxEscReg2|X[17]~17_combout\ : std_logic;
SIGNAL \registradores|G2:4:regb|Temp[17]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:6:regb|Temp[17]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:7:regb|Temp[17]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux14~0_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[17]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:3:regb|Temp[17]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux14~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux14~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux14~0_combout\ : std_logic;
SIGNAL \ULA1|Mux14~2_combout\ : std_logic;
SIGNAL \ULA1|Add0~85_sumout\ : std_logic;
SIGNAL \ULA1|ShiftLeft0~1_combout\ : std_logic;
SIGNAL \rtl~33_combout\ : std_logic;
SIGNAL \ULA1|Mux14~6_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight1~1_combout\ : std_logic;
SIGNAL \ULA1|Mux14~12_combout\ : std_logic;
SIGNAL \ULA1|Mux14~16_combout\ : std_logic;
SIGNAL \ULA1|Mux14~18_combout\ : std_logic;
SIGNAL \ULA1|Mux14~1_combout\ : std_logic;
SIGNAL \ULA1|Mux14~8_combout\ : std_logic;
SIGNAL \ULA1|Mux14~10_combout\ : std_logic;
SIGNAL \ULA1|Mux14~19_combout\ : std_logic;
SIGNAL \ULA1|Mux14~22_combout\ : std_logic;
SIGNAL \PIPE2|Temp[91]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux14~0_combout\ : std_logic;
SIGNAL \rtl~216_combout\ : std_logic;
SIGNAL \ULA1|Mux10~5_combout\ : std_logic;
SIGNAL \ULA1|Mux10~6_combout\ : std_logic;
SIGNAL \rtl~255_combout\ : std_logic;
SIGNAL \rtl~256_combout\ : std_logic;
SIGNAL \ULA1|Mux10~4_combout\ : std_logic;
SIGNAL \rtl~97_combout\ : std_logic;
SIGNAL \ULA1|Mux10~2_combout\ : std_logic;
SIGNAL \ULA1|Mux10~3_combout\ : std_logic;
SIGNAL \rtl~257_combout\ : std_logic;
SIGNAL \rtl~258_combout\ : std_logic;
SIGNAL \ULA1|Mux10~1_combout\ : std_logic;
SIGNAL \ULA1|Mux10~7_combout\ : std_logic;
SIGNAL \ULA1|Mux10~8_combout\ : std_logic;
SIGNAL \muxEscReg2|X[21]~21_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux10~1_combout\ : std_logic;
SIGNAL \registradores|G2:5:regb|Temp[21]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:4:regb|Temp[21]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux10~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux10~2_combout\ : std_logic;
SIGNAL \muxEscReg2|X[22]~22_combout\ : std_logic;
SIGNAL \PIPE2|Temp[96]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux9~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~105_sumout\ : std_logic;
SIGNAL \ULA1|Mux9~0_combout\ : std_logic;
SIGNAL \ULA1|Mux9~5_combout\ : std_logic;
SIGNAL \ULA1|Mux9~6_combout\ : std_logic;
SIGNAL \rtl~112_combout\ : std_logic;
SIGNAL \ULA1|Mux9~2_combout\ : std_logic;
SIGNAL \ULA1|Mux9~3_combout\ : std_logic;
SIGNAL \rtl~262_combout\ : std_logic;
SIGNAL \rtl~261_combout\ : std_logic;
SIGNAL \ULA1|Mux9~1_combout\ : std_logic;
SIGNAL \rtl~260_combout\ : std_logic;
SIGNAL \rtl~259_combout\ : std_logic;
SIGNAL \ULA1|Mux9~4_combout\ : std_logic;
SIGNAL \ULA1|Mux9~7_combout\ : std_logic;
SIGNAL \ULA1|Mux9~8_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux9~0_combout\ : std_logic;
SIGNAL \ULA1|Mux3~0_combout\ : std_logic;
SIGNAL \ULA1|Mux3~28_combout\ : std_logic;
SIGNAL \ULA1|Mux3~1_combout\ : std_logic;
SIGNAL \ULA1|Mux3~2_combout\ : std_logic;
SIGNAL \ULA1|Mux3~3_combout\ : std_logic;
SIGNAL \ULA1|Mux29~4_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~14_combout\ : std_logic;
SIGNAL \rtl~195_combout\ : std_logic;
SIGNAL \ULA1|Mux19~0_combout\ : std_logic;
SIGNAL \rtl~3_combout\ : std_logic;
SIGNAL \ULA1|Mux19~1_combout\ : std_logic;
SIGNAL \rtl~197_combout\ : std_logic;
SIGNAL \ULA1|Mux19~2_combout\ : std_logic;
SIGNAL \ULA1|Mux19~3_combout\ : std_logic;
SIGNAL \rtl~13_combout\ : std_logic;
SIGNAL \ULA1|Mux19~4_combout\ : std_logic;
SIGNAL \ULA1|Mux19~5_combout\ : std_logic;
SIGNAL \ULA1|Add0~57_sumout\ : std_logic;
SIGNAL \ULA1|Mux19~6_combout\ : std_logic;
SIGNAL \ULA1|Mux19~7_combout\ : std_logic;
SIGNAL \muxEscReg2|X[12]~12_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux19~1_combout\ : std_logic;
SIGNAL \registradores|G2:7:regb|Temp[12]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:6:regb|Temp[12]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:4:regb|Temp[12]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux19~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux19~2_combout\ : std_logic;
SIGNAL \muxEscReg2|X[11]~11_combout\ : std_logic;
SIGNAL \PIPE2|Temp[85]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux20~0_combout\ : std_logic;
SIGNAL \rtl~189_combout\ : std_logic;
SIGNAL \rtl~277_combout\ : std_logic;
SIGNAL \rtl~237_combout\ : std_logic;
SIGNAL \rtl~238_combout\ : std_logic;
SIGNAL \ULA1|Mux4~1_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight1~11_combout\ : std_logic;
SIGNAL \ULA1|Mux4~2_combout\ : std_logic;
SIGNAL \ULA1|Mux4~3_combout\ : std_logic;
SIGNAL \ULA1|Add0~122\ : std_logic;
SIGNAL \ULA1|Add0~125_sumout\ : std_logic;
SIGNAL \ULA1|Mux4~0_combout\ : std_logic;
SIGNAL \rtl~276_combout\ : std_logic;
SIGNAL \rtl~275_combout\ : std_logic;
SIGNAL \rtl~235_combout\ : std_logic;
SIGNAL \rtl~236_combout\ : std_logic;
SIGNAL \ULA1|Mux4~4_combout\ : std_logic;
SIGNAL \ULA1|Mux4~5_combout\ : std_logic;
SIGNAL \ULA1|Mux4~6_combout\ : std_logic;
SIGNAL \ULA1|Mux4~7_combout\ : std_logic;
SIGNAL \muxEscReg2|X[27]~27_combout\ : std_logic;
SIGNAL \PIPE2|Temp[101]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux4~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~126\ : std_logic;
SIGNAL \ULA1|Add0~130\ : std_logic;
SIGNAL \ULA1|Add0~134\ : std_logic;
SIGNAL \ULA1|Add0~137_sumout\ : std_logic;
SIGNAL \ULA1|Mux1~7_combout\ : std_logic;
SIGNAL \ULA1|Mux3~21_combout\ : std_logic;
SIGNAL \ULA1|Mux3~22_combout\ : std_logic;
SIGNAL \ULA1|Mux1~4_combout\ : std_logic;
SIGNAL \ULA1|Mux3~25_combout\ : std_logic;
SIGNAL \ULA1|sig_output~4_combout\ : std_logic;
SIGNAL \ULA1|Mux3~24_combout\ : std_logic;
SIGNAL \ULA1|Mux1~0_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~30_combout\ : std_logic;
SIGNAL \ULA1|Mux29~6_combout\ : std_logic;
SIGNAL \ULA1|Mux29~7_combout\ : std_logic;
SIGNAL \ULA1|Mux1~1_combout\ : std_logic;
SIGNAL \ULA1|Mux3~14_combout\ : std_logic;
SIGNAL \ULA1|Mux3~15_combout\ : std_logic;
SIGNAL \ULA1|Mux1~2_combout\ : std_logic;
SIGNAL \ULA1|Mux3~18_combout\ : std_logic;
SIGNAL \ULA1|Mux3~19_combout\ : std_logic;
SIGNAL \ULA1|Mux1~3_combout\ : std_logic;
SIGNAL \ULA1|Mux1~5_combout\ : std_logic;
SIGNAL \ULA1|Mux3~12_combout\ : std_logic;
SIGNAL \ULA1|Mux1~8_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux1~0_combout\ : std_logic;
SIGNAL \ULA1|Mux29~1_combout\ : std_logic;
SIGNAL \ULA1|sig_output~0_combout\ : std_logic;
SIGNAL \ULA1|Mux3~7_combout\ : std_logic;
SIGNAL \ULA1|Mux3~11_combout\ : std_logic;
SIGNAL \ULA1|Add0~133_sumout\ : std_logic;
SIGNAL \ULA1|Mux2~7_combout\ : std_logic;
SIGNAL \ULA1|Mux2~6_combout\ : std_logic;
SIGNAL \ULA1|Mux2~4_combout\ : std_logic;
SIGNAL \ULA1|Mux2~0_combout\ : std_logic;
SIGNAL \ULA1|Mux2~3_combout\ : std_logic;
SIGNAL \ULA1|Mux2~1_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~31_combout\ : std_logic;
SIGNAL \ULA1|Mux2~2_combout\ : std_logic;
SIGNAL \ULA1|Mux2~5_combout\ : std_logic;
SIGNAL \ULA1|Mux2~8_combout\ : std_logic;
SIGNAL \muxEscReg2|X[29]~29_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux2~0_combout\ : std_logic;
SIGNAL \ULA1|Mux3~5_combout\ : std_logic;
SIGNAL \ULA1|Mux29~12_combout\ : std_logic;
SIGNAL \ULA1|Mux29~13_combout\ : std_logic;
SIGNAL \ULA1|Mux29~14_combout\ : std_logic;
SIGNAL \ULA1|Mux29~16_combout\ : std_logic;
SIGNAL \ULA1|Mux29~17_combout\ : std_logic;
SIGNAL \rtl~18_combout\ : std_logic;
SIGNAL \rtl~19_combout\ : std_logic;
SIGNAL \ULA1|Mux30~0_combout\ : std_logic;
SIGNAL \ULA1|Mux29~9_combout\ : std_logic;
SIGNAL \ULA1|Mux29~10_combout\ : std_logic;
SIGNAL \ULA1|Mux30~1_combout\ : std_logic;
SIGNAL \ULA1|Mux30~2_combout\ : std_logic;
SIGNAL \rtl~35_combout\ : std_logic;
SIGNAL \rtl~34_combout\ : std_logic;
SIGNAL \ULA1|Mux30~3_combout\ : std_logic;
SIGNAL \ULA1|Mux30~4_combout\ : std_logic;
SIGNAL \ULA1|Mux30~5_combout\ : std_logic;
SIGNAL \ULA1|Mux30~6_combout\ : std_logic;
SIGNAL \ULA1|Mux30~10_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux30~0_combout\ : std_logic;
SIGNAL \ULA1|Add2~114\ : std_logic;
SIGNAL \ULA1|Add2~126\ : std_logic;
SIGNAL \ULA1|Add2~122\ : std_logic;
SIGNAL \ULA1|Add2~129_sumout\ : std_logic;
SIGNAL \rtl~77_combout\ : std_logic;
SIGNAL \rtl~182_combout\ : std_logic;
SIGNAL \ULA1|Mux20~0_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~5_combout\ : std_logic;
SIGNAL \ULA1|Mux20~1_combout\ : std_logic;
SIGNAL \ULA1|Add0~53_sumout\ : std_logic;
SIGNAL \ULA1|Mux20~7_combout\ : std_logic;
SIGNAL \ULA1|Mux20~3_combout\ : std_logic;
SIGNAL \ULA1|Mux20~2_combout\ : std_logic;
SIGNAL \rtl~67_combout\ : std_logic;
SIGNAL \ULA1|Mux20~4_combout\ : std_logic;
SIGNAL \ULA1|Mux20~5_combout\ : std_logic;
SIGNAL \ULA1|Mux20~6_combout\ : std_logic;
SIGNAL \ULA1|Mux20~8_combout\ : std_logic;
SIGNAL \muxEscReg2|X[4]~4_combout\ : std_logic;
SIGNAL \PIPE2|Temp[78]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux27~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~14\ : std_logic;
SIGNAL \ULA1|Add0~18\ : std_logic;
SIGNAL \ULA1|Add0~22\ : std_logic;
SIGNAL \ULA1|Add0~26\ : std_logic;
SIGNAL \ULA1|Add0~30\ : std_logic;
SIGNAL \ULA1|Add0~34\ : std_logic;
SIGNAL \ULA1|Add0~38\ : std_logic;
SIGNAL \ULA1|Add0~42\ : std_logic;
SIGNAL \ULA1|Add0~46\ : std_logic;
SIGNAL \ULA1|Add0~49_sumout\ : std_logic;
SIGNAL \ULA1|ShiftRight1~10_combout\ : std_logic;
SIGNAL \ULA1|Mux21~4_combout\ : std_logic;
SIGNAL \ULA1|Mux21~5_combout\ : std_logic;
SIGNAL \rtl~42_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight1~8_combout\ : std_logic;
SIGNAL \ULA1|Mux21~3_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~9_combout\ : std_logic;
SIGNAL \ULA1|Mux21~2_combout\ : std_logic;
SIGNAL \ULA1|Mux21~6_combout\ : std_logic;
SIGNAL \rtl~59_combout\ : std_logic;
SIGNAL \ULA1|Mux21~7_combout\ : std_logic;
SIGNAL \ULA1|Mux21~8_combout\ : std_logic;
SIGNAL \ULA1|Mux21~9_combout\ : std_logic;
SIGNAL \ULA1|Mux21~10_combout\ : std_logic;
SIGNAL \ULA1|Mux21~12_combout\ : std_logic;
SIGNAL \muxEscReg2|X[9]~9_combout\ : std_logic;
SIGNAL \registradores|G2:3:regb|Temp[9]~feeder_combout\ : std_logic;
SIGNAL \PIPE2|Temp[83]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux22~0_combout\ : std_logic;
SIGNAL \ULA1|Mux22~5_combout\ : std_logic;
SIGNAL \ULA1|Add0~45_sumout\ : std_logic;
SIGNAL \ULA1|ShiftRight1~7_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight1~5_combout\ : std_logic;
SIGNAL \ULA1|Mux22~1_combout\ : std_logic;
SIGNAL \ULA1|Mux22~2_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~6_combout\ : std_logic;
SIGNAL \ULA1|Mux22~0_combout\ : std_logic;
SIGNAL \ULA1|Mux22~3_combout\ : std_logic;
SIGNAL \ULA1|Mux22~4_combout\ : std_logic;
SIGNAL \ULA1|Mux22~6_combout\ : std_logic;
SIGNAL \muxEscReg2|X[8]~8_combout\ : std_logic;
SIGNAL \registradores|G2:7:regb|Temp[8]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:4:regb|Temp[8]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:6:regb|Temp[8]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux23~0_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[8]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|outData2|Mux23~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux23~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux23~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~41_sumout\ : std_logic;
SIGNAL \rtl~12_combout\ : std_logic;
SIGNAL \ULA1|Mux23~5_combout\ : std_logic;
SIGNAL \ULA1|Mux23~6_combout\ : std_logic;
SIGNAL \ULA1|Mux23~7_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight2~4_combout\ : std_logic;
SIGNAL \ULA1|Mux23~1_combout\ : std_logic;
SIGNAL \rtl~1_combout\ : std_logic;
SIGNAL \ULA1|Mux23~2_combout\ : std_logic;
SIGNAL \ULA1|Mux23~3_combout\ : std_logic;
SIGNAL \ULA1|Mux23~4_combout\ : std_logic;
SIGNAL \ULA1|Mux23~8_combout\ : std_logic;
SIGNAL \muxEscReg2|X[7]~7_combout\ : std_logic;
SIGNAL \registradores|G2:4:regb|Temp[7]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:6:regb|Temp[7]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux24~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux24~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux24~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux24~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~37_sumout\ : std_logic;
SIGNAL \ULA1|Mux24~5_combout\ : std_logic;
SIGNAL \rtl~66_combout\ : std_logic;
SIGNAL \ULA1|Mux24~4_combout\ : std_logic;
SIGNAL \ULA1|Mux24~6_combout\ : std_logic;
SIGNAL \ULA1|ShiftRight2~3_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~33_combout\ : std_logic;
SIGNAL \ULA1|Mux24~0_combout\ : std_logic;
SIGNAL \rtl~78_combout\ : std_logic;
SIGNAL \ULA1|Mux24~1_combout\ : std_logic;
SIGNAL \ULA1|Mux24~2_combout\ : std_logic;
SIGNAL \ULA1|Mux24~3_combout\ : std_logic;
SIGNAL \ULA1|Mux24~7_combout\ : std_logic;
SIGNAL \muxEscReg2|X[6]~6_combout\ : std_logic;
SIGNAL \registradores|G2:3:regb|Temp[6]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[6]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux25~1_combout\ : std_logic;
SIGNAL \registradores|G2:4:regb|Temp[6]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux25~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux25~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux25~0_combout\ : std_logic;
SIGNAL \ULA1|Mux25~5_combout\ : std_logic;
SIGNAL \ULA1|Add0~33_sumout\ : std_logic;
SIGNAL \rtl~41_combout\ : std_logic;
SIGNAL \ULA1|Mux25~4_combout\ : std_logic;
SIGNAL \ULA1|Mux25~6_combout\ : std_logic;
SIGNAL \rtl~60_combout\ : std_logic;
SIGNAL \ULA1|Mux25~1_combout\ : std_logic;
SIGNAL \ULA1|Mux25~2_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~32_combout\ : std_logic;
SIGNAL \ULA1|Mux25~0_combout\ : std_logic;
SIGNAL \ULA1|Mux25~3_combout\ : std_logic;
SIGNAL \ULA1|Mux25~7_combout\ : std_logic;
SIGNAL \muxEscReg2|X[5]~5_combout\ : std_logic;
SIGNAL \registradores|G2:6:regb|Temp[5]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:7:regb|Temp[5]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux26~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux26~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux26~2_combout\ : std_logic;
SIGNAL \PIPE2|Temp[47]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux26~0_combout\ : std_logic;
SIGNAL \ULA1|Mux26~5_combout\ : std_logic;
SIGNAL \ULA1|Mux26~4_combout\ : std_logic;
SIGNAL \ULA1|Add0~29_sumout\ : std_logic;
SIGNAL \ULA1|Mux26~6_combout\ : std_logic;
SIGNAL \ULA1|Mux26~0_combout\ : std_logic;
SIGNAL \ULA1|Mux26~1_combout\ : std_logic;
SIGNAL \ULA1|Mux26~2_combout\ : std_logic;
SIGNAL \ULA1|Mux26~3_combout\ : std_logic;
SIGNAL \ULA1|Mux26~7_combout\ : std_logic;
SIGNAL \muxEscReg2|X[3]~3_combout\ : std_logic;
SIGNAL \registradores|G2:4:regb|Temp[3]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:7:regb|Temp[3]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:6:regb|Temp[3]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux28~0_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[3]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:1:regb|Temp[3]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux28~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux28~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux28~0_combout\ : std_logic;
SIGNAL \ULA1|Mux28~7_combout\ : std_logic;
SIGNAL \ULA1|Add0~21_sumout\ : std_logic;
SIGNAL \ULA1|Mux28~8_combout\ : std_logic;
SIGNAL \ULA1|Mux28~0_combout\ : std_logic;
SIGNAL \ULA1|Mux28~3_combout\ : std_logic;
SIGNAL \ULA1|Mux28~4_combout\ : std_logic;
SIGNAL \ULA1|Mux28~1_combout\ : std_logic;
SIGNAL \ULA1|Mux28~2_combout\ : std_logic;
SIGNAL \ULA1|Mux28~5_combout\ : std_logic;
SIGNAL \ULA1|Mux28~6_combout\ : std_logic;
SIGNAL \ULA1|Mux28~9_combout\ : std_logic;
SIGNAL \muxEscReg2|X[2]~2_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux29~0_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[2]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|outData2|Mux29~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux29~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux29~0_combout\ : std_logic;
SIGNAL \rtl~241_combout\ : std_logic;
SIGNAL \rtl~242_combout\ : std_logic;
SIGNAL \ULA1|Add0~147_combout\ : std_logic;
SIGNAL \ULA1|sig_output~5_combout\ : std_logic;
SIGNAL \ULA1|Add0~148_combout\ : std_logic;
SIGNAL \ULA1|Add0~153_combout\ : std_logic;
SIGNAL \ULA1|Add0~138\ : std_logic;
SIGNAL \ULA1|Add0~150_sumout\ : std_logic;
SIGNAL \ULA1|Mux0~4_combout\ : std_logic;
SIGNAL \ULA1|sig_output~1_combout\ : std_logic;
SIGNAL \rtl~239_combout\ : std_logic;
SIGNAL \rtl~240_combout\ : std_logic;
SIGNAL \ULA1|Add0~145_combout\ : std_logic;
SIGNAL \ULA1|Add0~146_combout\ : std_logic;
SIGNAL \ULA1|Mux0~0_combout\ : std_logic;
SIGNAL \PIPE4|Temp[36]~feeder_combout\ : std_logic;
SIGNAL \PIPE4|Temp[68]~feeder_combout\ : std_logic;
SIGNAL \muxEscReg2|X[31]~31_combout\ : std_logic;
SIGNAL \registradores|G2:4:regb|Temp[31]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux0~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux0~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux0~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux0~0_combout\ : std_logic;
SIGNAL \ULA1|Mux29~8_combout\ : std_logic;
SIGNAL \ULA1|Mux27~14_combout\ : std_logic;
SIGNAL \rtl~11_combout\ : std_logic;
SIGNAL \ULA1|Mux27~9_combout\ : std_logic;
SIGNAL \ULA1|Mux27~11_combout\ : std_logic;
SIGNAL \ULA1|Add0~25_sumout\ : std_logic;
SIGNAL \ULA1|Mux27~12_combout\ : std_logic;
SIGNAL \rtl~82_combout\ : std_logic;
SIGNAL \rtl~2_combout\ : std_logic;
SIGNAL \ULA1|Mux27~2_combout\ : std_logic;
SIGNAL \rtl~253_combout\ : std_logic;
SIGNAL \rtl~254_combout\ : std_logic;
SIGNAL \ULA1|Mux27~5_combout\ : std_logic;
SIGNAL \rtl~252_combout\ : std_logic;
SIGNAL \rtl~251_combout\ : std_logic;
SIGNAL \ULA1|Mux27~1_combout\ : std_logic;
SIGNAL \ULA1|Mux27~7_combout\ : std_logic;
SIGNAL \ULA1|Mux27~13_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux27~0_combout\ : std_logic;
SIGNAL \rtl~10_combout\ : std_logic;
SIGNAL \rtl~14_combout\ : std_logic;
SIGNAL \ULA1|Add0~11_combout\ : std_logic;
SIGNAL \ULA1|Mux31~6_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~27_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~24_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~28_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~25_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~29_combout\ : std_logic;
SIGNAL \ULA1|Add0~4_combout\ : std_logic;
SIGNAL \ULA1|Add0~5_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~23_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~22_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~26_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~17_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~18_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~16_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~2_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~3_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~4_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~1_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~7_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~0_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~8_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~19_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~20_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~10_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~11_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~15_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~21_combout\ : std_logic;
SIGNAL \ULA1|Add0~6_combout\ : std_logic;
SIGNAL \ULA1|Add0~7_combout\ : std_logic;
SIGNAL \ULA1|Add0~8_combout\ : std_logic;
SIGNAL \rtl~0_combout\ : std_logic;
SIGNAL \rtl~4_combout\ : std_logic;
SIGNAL \ULA1|Add0~9_combout\ : std_logic;
SIGNAL \ULA1|Add0~10_combout\ : std_logic;
SIGNAL \ULA1|Mux31~4_combout\ : std_logic;
SIGNAL \ULA1|Add0~1_sumout\ : std_logic;
SIGNAL \ULA1|Mux31~0_combout\ : std_logic;
SIGNAL \ULA1|Mux31~7_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux31~0_combout\ : std_logic;
SIGNAL \ULA1|Mux29~15_combout\ : std_logic;
SIGNAL \ULA1|Mux29~20_combout\ : std_logic;
SIGNAL \ULA1|Mux29~21_combout\ : std_logic;
SIGNAL \ULA1|Mux30~8_combout\ : std_logic;
SIGNAL \ULA1|Mux29~24_combout\ : std_logic;
SIGNAL \ULA1|Mux29~25_combout\ : std_logic;
SIGNAL \ULA1|Mux29~26_combout\ : std_logic;
SIGNAL \ULA1|Mux29~27_combout\ : std_logic;
SIGNAL \ULA1|Mux29~28_combout\ : std_logic;
SIGNAL \ULA1|Mux29~29_combout\ : std_logic;
SIGNAL \ULA1|Mux29~30_combout\ : std_logic;
SIGNAL \ULA1|Mux29~31_combout\ : std_logic;
SIGNAL \ULA1|Add0~17_sumout\ : std_logic;
SIGNAL \ULA1|Mux29~32_combout\ : std_logic;
SIGNAL \ULA1|Mux29~33_combout\ : std_logic;
SIGNAL \muxEscReg2|X[10]~10_combout\ : std_logic;
SIGNAL \registradores|G2:3:regb|Temp[10]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|outData2|Mux21~1_combout\ : std_logic;
SIGNAL \registradores|G2:7:regb|Temp[10]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:4:regb|Temp[10]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux21~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux21~2_combout\ : std_logic;
SIGNAL \muxEscReg2|X[19]~19_combout\ : std_logic;
SIGNAL \PIPE2|Temp[93]~feeder_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|Mux12~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~94\ : std_logic;
SIGNAL \ULA1|Add0~97_sumout\ : std_logic;
SIGNAL \ULA1|Mux11~4_combout\ : std_logic;
SIGNAL \ULA1|Mux11~5_combout\ : std_logic;
SIGNAL \ULA1|Mux11~6_combout\ : std_logic;
SIGNAL \ULA1|Mux11~2_combout\ : std_logic;
SIGNAL \ULA1|Mux11~3_combout\ : std_logic;
SIGNAL \ULA1|Mux11~1_combout\ : std_logic;
SIGNAL \ULA1|Mux11~7_combout\ : std_logic;
SIGNAL \ULA1|Mux11~8_combout\ : std_logic;
SIGNAL \muxEscReg2|X[20]~20_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux11~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux11~1_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux11~2_combout\ : std_logic;
SIGNAL \PIPE2|Temp[62]~DUPLICATE_q\ : std_logic;
SIGNAL \muxEscReg2|X[28]~28_combout\ : std_logic;
SIGNAL \registradores|G2:0:regb|Temp[28]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux3~1_combout\ : std_logic;
SIGNAL \registradores|G2:6:regb|Temp[28]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:4:regb|Temp[28]~feeder_combout\ : std_logic;
SIGNAL \registradores|G2:7:regb|Temp[28]~feeder_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux3~0_combout\ : std_logic;
SIGNAL \registradores|outData2|Mux3~2_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|Mux3~0_combout\ : std_logic;
SIGNAL \ULA1|Mux3~27_combout\ : std_logic;
SIGNAL \ULA1|Add0~129_sumout\ : std_logic;
SIGNAL \ULA1|Mux3~23_combout\ : std_logic;
SIGNAL \ULA1|Mux3~20_combout\ : std_logic;
SIGNAL \ULA1|Mux3~13_combout\ : std_logic;
SIGNAL \ULA1|LessThan0~34_combout\ : std_logic;
SIGNAL \ULA1|Mux3~16_combout\ : std_logic;
SIGNAL \ULA1|Mux3~17_combout\ : std_logic;
SIGNAL \ULA1|Mux3~26_combout\ : std_logic;
SIGNAL \ULA1|Mux3~29_combout\ : std_logic;
SIGNAL \ULA1|Equal0~2_combout\ : std_logic;
SIGNAL \ULA1|Equal0~1_combout\ : std_logic;
SIGNAL \ULA1|Equal0~3_combout\ : std_logic;
SIGNAL \ULA1|Equal0~0_combout\ : std_logic;
SIGNAL \ULA1|Equal0~5_combout\ : std_logic;
SIGNAL \ULA1|Equal0~4_combout\ : std_logic;
SIGNAL \ULA1|Equal0~7_combout\ : std_logic;
SIGNAL \ULA1|Equal0~8_combout\ : std_logic;
SIGNAL \ULA1|Equal0~6_combout\ : std_logic;
SIGNAL \ULA1|Equal0~9_combout\ : std_logic;
SIGNAL \ULA1|Equal0~10_combout\ : std_logic;
SIGNAL \sig_fontePC~combout\ : std_logic;
SIGNAL \PCP4|Add0~26\ : std_logic;
SIGNAL \PCP4|Add0~21_sumout\ : std_logic;
SIGNAL \PC1|Temp[11]~feeder_combout\ : std_logic;
SIGNAL \inPC|Add0~34\ : std_logic;
SIGNAL \inPC|Add0~30\ : std_logic;
SIGNAL \inPC|Add0~26\ : std_logic;
SIGNAL \inPC|Add0~21_sumout\ : std_logic;
SIGNAL \memI|Mux2~0_combout\ : std_logic;
SIGNAL \memI|Mux16~0_combout\ : std_logic;
SIGNAL \inPC|Add0~5_sumout\ : std_logic;
SIGNAL \PCP4|Add0~6\ : std_logic;
SIGNAL \PCP4|Add0~9_sumout\ : std_logic;
SIGNAL \inPC|Add0~9_sumout\ : std_logic;
SIGNAL \PCP4|Add0~10\ : std_logic;
SIGNAL \PCP4|Add0~13_sumout\ : std_logic;
SIGNAL \inPC|Add0~13_sumout\ : std_logic;
SIGNAL \PCP4|Add0~14\ : std_logic;
SIGNAL \PCP4|Add0~1_sumout\ : std_logic;
SIGNAL \inPC|Add0~1_sumout\ : std_logic;
SIGNAL \PCP4|Add0~2\ : std_logic;
SIGNAL \PCP4|Add0~17_sumout\ : std_logic;
SIGNAL \PC1|Temp[6]~feeder_combout\ : std_logic;
SIGNAL \inPC|Add0~17_sumout\ : std_logic;
SIGNAL \PCP4|Add0~18\ : std_logic;
SIGNAL \PCP4|Add0~37_sumout\ : std_logic;
SIGNAL \PC1|Temp[7]~feeder_combout\ : std_logic;
SIGNAL \inPC|Add0~37_sumout\ : std_logic;
SIGNAL \PC1|Temp[7]~DUPLICATE_q\ : std_logic;
SIGNAL \PCP4|Add0~38\ : std_logic;
SIGNAL \PCP4|Add0~33_sumout\ : std_logic;
SIGNAL \PC1|Temp[8]~feeder_combout\ : std_logic;
SIGNAL \PC1|Temp[8]~DUPLICATE_q\ : std_logic;
SIGNAL \PCP4|Add0~34\ : std_logic;
SIGNAL \PCP4|Add0~29_sumout\ : std_logic;
SIGNAL \PC1|Temp[9]~feeder_combout\ : std_logic;
SIGNAL \inPC|Add0~29_sumout\ : std_logic;
SIGNAL \PCP4|Add0~30\ : std_logic;
SIGNAL \PCP4|Add0~25_sumout\ : std_logic;
SIGNAL \PC1|Temp[10]~feeder_combout\ : std_logic;
SIGNAL \inPC|Add0~25_sumout\ : std_logic;
SIGNAL \memI|Mux1~0_combout\ : std_logic;
SIGNAL \memI|Mux1~1_combout\ : std_logic;
SIGNAL \controle|Mux0~2_combout\ : std_logic;
SIGNAL \muxEscReg2|X[0]~0_combout\ : std_logic;
SIGNAL \controle|gerador|AdiantaA1\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \controle|gerador|AdiantaB1\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \registradores|Ien\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:1:regb|Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:0:regb|Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:3:regb|Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:7:regb|Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:6:regb|Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \memD|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PIPE3|Temp\ : std_logic_vector(106 DOWNTO 0);
SIGNAL \PIPE2|Temp\ : std_logic_vector(145 DOWNTO 0);
SIGNAL \PC1|Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PIPE4|Temp\ : std_logic_vector(70 DOWNTO 0);
SIGNAL \registradores|G2:4:regb|Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:5:regb|Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \controle|igualitario|Flip2|Temp\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \PIPEAUX|Temp\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \registradores|G2:2:regb|Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \controle|igualitario|Flip1|Temp\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \PIPE1|Temp\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \PIPE4|ALT_INV_Temp[1]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[0]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:0:regb|ALT_INV_Temp[8]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:3:regb|ALT_INV_Temp[10]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:0:regb|ALT_INV_Temp[3]~DUPLICATE_q\ : std_logic;
SIGNAL \registradores|G2:0:regb|ALT_INV_Temp[2]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|ALT_INV_Temp[66]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|ALT_INV_Temp[69]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|ALT_INV_Temp[52]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|ALT_INV_Temp[47]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|ALT_INV_Temp[11]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\ : std_logic;
SIGNAL \PC1|ALT_INV_Temp[7]~DUPLICATE_q\ : std_logic;
SIGNAL \PC1|ALT_INV_Temp[8]~DUPLICATE_q\ : std_logic;
SIGNAL \PIPE2|ALT_INV_Temp[105]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_rst~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \controle|gerador|ALT_INV_AdiantaA1\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \controle|gerador|ALT_INV_AdiantaB1\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ULA1|ALT_INV_Mux27~14_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~28_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~4_combout\ : std_logic;
SIGNAL \PIPE1|ALT_INV_Temp\ : std_logic_vector(40 DOWNTO 16);
SIGNAL \PIPE2|ALT_INV_Temp\ : std_logic_vector(145 DOWNTO 5);
SIGNAL \ULA1|ALT_INV_Equal0~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~153_combout\ : std_logic;
SIGNAL \PIPE3|ALT_INV_Temp\ : std_logic_vector(104 DOWNTO 37);
SIGNAL \controle|gerador|ALT_INV_AdiantaA1[1]~4_combout\ : std_logic;
SIGNAL \controle|gerador|ALT_INV_AdiantaA1[0]~3_combout\ : std_logic;
SIGNAL \controle|gerador|ALT_INV_AdiantaA1[0]~2_combout\ : std_logic;
SIGNAL \controle|gerador|ALT_INV_AdiantaA1[1]~1_combout\ : std_logic;
SIGNAL \PIPE4|ALT_INV_Temp\ : std_logic_vector(70 DOWNTO 0);
SIGNAL \controle|gerador|ALT_INV_AdiantaB1[1]~1_combout\ : std_logic;
SIGNAL \controle|igualitario|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \controle|gerador|ALT_INV_AdiantaA1[1]~0_combout\ : std_logic;
SIGNAL \controle|gerador|ALT_INV_AdiantaB1[0]~0_combout\ : std_logic;
SIGNAL \controle|igualitario|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \controle|igualitario|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \controle|igualitario|Flip2|ALT_INV_Temp\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \controle|igualitario|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \controle|igualitario|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \memI|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \memI|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~148_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~147_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~242_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~241_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~146_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~145_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~240_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~239_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~144_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \registradores|G2:1:regb|ALT_INV_Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:0:regb|ALT_INV_Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:3:regb|ALT_INV_Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:2:regb|ALT_INV_Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|outData2|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \registradores|G2:7:regb|ALT_INV_Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:6:regb|ALT_INV_Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:5:regb|ALT_INV_Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|G2:4:regb|ALT_INV_Temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \registradores|outData2|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \registradores|outData2|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \controle|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \controle|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux2~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~27_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~26_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~25_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~24_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~23_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~22_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~21_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~20_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~19_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~18_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~17_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~16_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~15_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~14_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~34_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~13_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~12_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~11_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~10_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~236_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~235_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~238_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~237_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux5~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux5~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux5~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux5~6_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~234_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~233_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux6~11_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux6~10_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux6~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux6~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux6~7_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~232_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~231_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux7~11_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux7~10_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux7~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux7~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux7~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~230_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~229_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux8~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux8~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~228_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~227_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux9~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux9~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux9~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux9~5_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~226_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~225_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux10~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux10~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux10~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux10~5_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~224_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~223_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux11~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux11~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux11~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux11~5_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~222_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~221_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux12~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux12~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux12~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux12~5_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~220_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux12~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~219_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux13~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux13~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux13~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux13~6_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~218_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux13~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux13~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~217_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~22_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~21_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~20_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~19_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~18_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~17_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~16_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~216_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~15_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~14_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~13_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~12_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~11_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~10_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~8_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~215_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~83_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~82_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~214_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~213_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~81_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~80_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~212_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~211_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~79_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~74_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~73_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~210_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~209_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight2~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~72_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~208_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~207_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~206_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~205_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~204_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~203_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~202_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight2~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux18~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux18~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~201_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~200_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~199_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~198_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight2~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~197_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~196_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~195_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~194_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight2~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux20~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux20~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux20~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~277_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~189_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight1~11_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_sig_output~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~182_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~276_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~275_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~177_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_sig_output~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux21~11_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux21~10_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight1~10_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux21~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux21~8_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~274_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~273_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~170_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux21~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux21~6_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~272_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~165_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight1~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight1~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux22~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux21~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~36_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight1~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~271_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~270_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~158_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~269_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~153_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight1~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight1~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux23~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux23~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux23~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~268_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~267_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~146_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~266_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~141_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight2~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux24~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux24~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux24~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~265_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~264_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~134_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~263_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~131_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~33_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight2~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux25~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux25~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~262_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~261_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~120_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~260_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~117_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~259_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~32_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~112_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux26~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux26~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux26~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~258_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~257_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~105_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~256_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~102_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~255_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~97_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux27~12_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux27~11_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux27~10_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux27~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux27~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux27~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~35_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux27~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux27~5_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~254_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~253_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~90_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftLeft0~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~252_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~87_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftLeft1~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~251_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~34_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~82_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftLeft0~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~81_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~80_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~79_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~78_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~77_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~76_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~75_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~74_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~73_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~72_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight1~4_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~69_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~70_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight1~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~71_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~66_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~67_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~68_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~32_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~31_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~30_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~29_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftLeft0~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~250_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~28_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight2~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~27_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~61_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~60_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~59_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~58_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~249_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~55_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~54_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~53_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~26_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~25_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~248_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight1~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~44_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~45_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~46_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~247_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~24_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~42_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~43_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~41_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux30~10_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux30~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~23_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux30~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~22_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~21_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~20_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux30~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~19_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~18_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux30~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~17_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~16_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~15_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~14_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~13_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~12_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~11_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux30~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~10_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftLeft0~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~246_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~245_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~6_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~36_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~35_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~34_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~33_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~244_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~28_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~27_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~26_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~243_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight1~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~21_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~22_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~23_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight1~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~19_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~20_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~18_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~11_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_sig_output~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_sig_output~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_sig_output~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_sig_output~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~10_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~14_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~13_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~12_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~11_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~10_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight2~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~15_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~16_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~17_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight2~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~9_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~4_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~9_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~8_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~7_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~6_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_sig_output~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_sig_output~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftLeft0~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~31_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~30_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~4_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~29_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~28_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~27_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~26_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~25_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~24_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~23_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~22_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~21_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~20_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~19_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~18_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~17_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~16_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~15_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~14_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~13_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \controle|igualitario|Flip1|ALT_INV_Temp\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ULA1|ALT_INV_LessThan0~12_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~11_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~10_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~9_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~7_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \operaULA|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \operaULA|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \operaULA|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \operaULA|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \PIPEAUX|ALT_INV_Temp\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \operaULA|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \operaULA|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \operaULA|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[31]~31_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[30]~30_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[29]~29_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[28]~28_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[27]~27_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[26]~26_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[25]~25_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[24]~24_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[23]~23_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[22]~22_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[21]~21_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[20]~20_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[19]~19_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[18]~18_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[17]~17_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[16]~16_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[15]~15_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[14]~14_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[13]~13_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[12]~12_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[11]~11_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[10]~10_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[9]~9_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[8]~8_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[7]~7_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[6]~6_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[5]~5_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[4]~4_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[3]~3_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[2]~2_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[1]~1_combout\ : std_logic;
SIGNAL \muxEscReg2|ALT_INV_X[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux31~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_ShiftRight0~6_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~278_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux22~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux21~12_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux20~8_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux16~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux3~29_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \PCP4|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \PCP4|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \PCP4|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \PCP4|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \PCP4|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \PCP4|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \PCP4|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~150_sumout\ : std_logic;
SIGNAL \PC1|ALT_INV_Temp\ : std_logic_vector(11 DOWNTO 2);
SIGNAL \ULA1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~137_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~133_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~129_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~76_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~129_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~125_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~121_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~117_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~113_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~109_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~105_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~101_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~97_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~93_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~89_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~85_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~81_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~77_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~73_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~69_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~65_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \memD|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(31 DOWNTO 15);
SIGNAL \ULA1|ALT_INV_Add0~1_sumout\ : std_logic;

BEGIN

outs <= ww_outs;
ww_clk <= clk;
ww_rst <= rst;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\memD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\PIPE3|Temp\(14) & \PIPE3|Temp\(13) & \PIPE3|Temp\(12) & \PIPE3|Temp\(11) & \PIPE3|Temp\(10) & \PIPE3|Temp\(9) & \PIPE3|Temp\(8) & \PIPE3|Temp\(7) & \PIPE3|Temp\(6)
& \PIPE3|Temp\(5));

\memD|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\PIPE3|Temp\(48) & \PIPE3|Temp\(47) & \PIPE3|Temp\(46) & \PIPE3|Temp\(45) & \PIPE3|Temp\(44) & \PIPE3|Temp\(43) & \PIPE3|Temp\(42) & \PIPE3|Temp\(41) & \PIPE3|Temp\(40) & 
\PIPE3|Temp\(39));

\memD|altsyncram_component|auto_generated|q_a\(0) <= \memD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\memD|altsyncram_component|auto_generated|q_a\(1) <= \memD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\memD|altsyncram_component|auto_generated|q_a\(2) <= \memD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\memD|altsyncram_component|auto_generated|q_a\(3) <= \memD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\memD|altsyncram_component|auto_generated|q_a\(4) <= \memD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\memD|altsyncram_component|auto_generated|q_a\(5) <= \memD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\memD|altsyncram_component|auto_generated|q_a\(6) <= \memD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\memD|altsyncram_component|auto_generated|q_a\(7) <= \memD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\memD|altsyncram_component|auto_generated|q_a\(8) <= \memD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\memD|altsyncram_component|auto_generated|q_a\(9) <= \memD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);

\memD|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (\PIPE3|Temp\(24) & \PIPE3|Temp\(23) & \PIPE3|Temp\(22) & \PIPE3|Temp\(21) & \PIPE3|Temp\(20) & \PIPE3|Temp\(19) & \PIPE3|Temp\(18) & \PIPE3|Temp\(17) & \PIPE3|Temp\(16)
& \PIPE3|Temp\(15));

\memD|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\PIPE3|Temp\(48) & \PIPE3|Temp\(47) & \PIPE3|Temp\(46) & \PIPE3|Temp\(45) & \PIPE3|Temp\(44) & \PIPE3|Temp\(43) & \PIPE3|Temp\(42) & \PIPE3|Temp\(41) & \PIPE3|Temp\(40) & 
\PIPE3|Temp\(39));

\memD|altsyncram_component|auto_generated|q_a\(10) <= \memD|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\memD|altsyncram_component|auto_generated|q_a\(11) <= \memD|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);
\memD|altsyncram_component|auto_generated|q_a\(12) <= \memD|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(2);
\memD|altsyncram_component|auto_generated|q_a\(13) <= \memD|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(3);
\memD|altsyncram_component|auto_generated|q_a\(14) <= \memD|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(4);
\memD|altsyncram_component|auto_generated|q_a\(15) <= \memD|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(5);
\memD|altsyncram_component|auto_generated|q_a\(16) <= \memD|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(6);
\memD|altsyncram_component|auto_generated|q_a\(17) <= \memD|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(7);
\memD|altsyncram_component|auto_generated|q_a\(18) <= \memD|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(8);
\memD|altsyncram_component|auto_generated|q_a\(19) <= \memD|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(9);

\memD|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ <= (\PIPE3|Temp\(34) & \PIPE3|Temp\(33) & \PIPE3|Temp\(32) & \PIPE3|Temp\(31) & \PIPE3|Temp\(30) & \PIPE3|Temp\(29) & \PIPE3|Temp\(28) & \PIPE3|Temp\(27) & \PIPE3|Temp\(26)
& \PIPE3|Temp\(25));

\memD|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\PIPE3|Temp\(48) & \PIPE3|Temp\(47) & \PIPE3|Temp\(46) & \PIPE3|Temp\(45) & \PIPE3|Temp\(44) & \PIPE3|Temp\(43) & \PIPE3|Temp\(42) & \PIPE3|Temp\(41) & \PIPE3|Temp\(40) & 
\PIPE3|Temp\(39));

\memD|altsyncram_component|auto_generated|q_a\(20) <= \memD|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\memD|altsyncram_component|auto_generated|q_a\(21) <= \memD|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);
\memD|altsyncram_component|auto_generated|q_a\(22) <= \memD|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(2);
\memD|altsyncram_component|auto_generated|q_a\(23) <= \memD|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(3);
\memD|altsyncram_component|auto_generated|q_a\(24) <= \memD|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(4);
\memD|altsyncram_component|auto_generated|q_a\(25) <= \memD|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(5);
\memD|altsyncram_component|auto_generated|q_a\(26) <= \memD|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(6);
\memD|altsyncram_component|auto_generated|q_a\(27) <= \memD|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(7);
\memD|altsyncram_component|auto_generated|q_a\(28) <= \memD|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(8);
\memD|altsyncram_component|auto_generated|q_a\(29) <= \memD|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(9);

\memD|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \PIPE3|Temp\(36) & \PIPE3|Temp\(35));

\memD|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\PIPE3|Temp\(48) & \PIPE3|Temp\(47) & \PIPE3|Temp\(46) & \PIPE3|Temp\(45) & \PIPE3|Temp\(44) & \PIPE3|Temp\(43) & \PIPE3|Temp\(42) & \PIPE3|Temp\(41) & \PIPE3|Temp\(40) & 
\PIPE3|Temp\(39));

\memD|altsyncram_component|auto_generated|q_a\(30) <= \memD|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);
\memD|altsyncram_component|auto_generated|q_a\(31) <= \memD|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(1);
\PIPE4|ALT_INV_Temp[1]~DUPLICATE_q\ <= NOT \PIPE4|Temp[1]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[0]~DUPLICATE_q\ <= NOT \PIPE4|Temp[0]~DUPLICATE_q\;
\registradores|G2:0:regb|ALT_INV_Temp[8]~DUPLICATE_q\ <= NOT \registradores|G2:0:regb|Temp[8]~DUPLICATE_q\;
\registradores|G2:3:regb|ALT_INV_Temp[10]~DUPLICATE_q\ <= NOT \registradores|G2:3:regb|Temp[10]~DUPLICATE_q\;
\registradores|G2:0:regb|ALT_INV_Temp[3]~DUPLICATE_q\ <= NOT \registradores|G2:0:regb|Temp[3]~DUPLICATE_q\;
\registradores|G2:0:regb|ALT_INV_Temp[2]~DUPLICATE_q\ <= NOT \registradores|G2:0:regb|Temp[2]~DUPLICATE_q\;
\PIPE2|ALT_INV_Temp[66]~DUPLICATE_q\ <= NOT \PIPE2|Temp[66]~DUPLICATE_q\;
\PIPE2|ALT_INV_Temp[69]~DUPLICATE_q\ <= NOT \PIPE2|Temp[69]~DUPLICATE_q\;
\PIPE2|ALT_INV_Temp[52]~DUPLICATE_q\ <= NOT \PIPE2|Temp[52]~DUPLICATE_q\;
\PIPE2|ALT_INV_Temp[47]~DUPLICATE_q\ <= NOT \PIPE2|Temp[47]~DUPLICATE_q\;
\PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\ <= NOT \PIPE2|Temp[140]~DUPLICATE_q\;
\PIPE2|ALT_INV_Temp[11]~DUPLICATE_q\ <= NOT \PIPE2|Temp[11]~DUPLICATE_q\;
\PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\ <= NOT \PIPE4|Temp[70]~DUPLICATE_q\;
\PC1|ALT_INV_Temp[7]~DUPLICATE_q\ <= NOT \PC1|Temp[7]~DUPLICATE_q\;
\PC1|ALT_INV_Temp[8]~DUPLICATE_q\ <= NOT \PC1|Temp[8]~DUPLICATE_q\;
\PIPE2|ALT_INV_Temp[105]~DUPLICATE_q\ <= NOT \PIPE2|Temp[105]~DUPLICATE_q\;
\ALT_INV_rst~inputCLKENA0_outclk\ <= NOT \rst~inputCLKENA0_outclk\;
\ALT_INV_clk~inputCLKENA0_outclk\ <= NOT \clk~inputCLKENA0_outclk\;
\controle|gerador|ALT_INV_AdiantaA1\(1) <= NOT \controle|gerador|AdiantaA1\(1);
\controle|gerador|ALT_INV_AdiantaA1\(0) <= NOT \controle|gerador|AdiantaA1\(0);
\controle|gerador|ALT_INV_AdiantaB1\(1) <= NOT \controle|gerador|AdiantaB1\(1);
\controle|gerador|ALT_INV_AdiantaB1\(0) <= NOT \controle|gerador|AdiantaB1\(0);
\ULA1|ALT_INV_Mux27~14_combout\ <= NOT \ULA1|Mux27~14_combout\;
\ULA1|ALT_INV_Mux3~28_combout\ <= NOT \ULA1|Mux3~28_combout\;
\ULA1|ALT_INV_ShiftRight0~5_combout\ <= NOT \ULA1|ShiftRight0~5_combout\;
\ULA1|ALT_INV_ShiftRight0~4_combout\ <= NOT \ULA1|ShiftRight0~4_combout\;
\PIPE1|ALT_INV_Temp\(40) <= NOT \PIPE1|Temp\(40);
\PIPE2|ALT_INV_Temp\(113) <= NOT \PIPE2|Temp\(113);
\PIPE2|ALT_INV_Temp\(114) <= NOT \PIPE2|Temp\(114);
\PIPE2|ALT_INV_Temp\(115) <= NOT \PIPE2|Temp\(115);
\PIPE2|ALT_INV_Temp\(116) <= NOT \PIPE2|Temp\(116);
\PIPE2|ALT_INV_Temp\(117) <= NOT \PIPE2|Temp\(117);
\PIPE2|ALT_INV_Temp\(112) <= NOT \PIPE2|Temp\(112);
\PIPE2|ALT_INV_Temp\(110) <= NOT \PIPE2|Temp\(110);
\PIPE2|ALT_INV_Temp\(109) <= NOT \PIPE2|Temp\(109);
\PIPE2|ALT_INV_Temp\(108) <= NOT \PIPE2|Temp\(108);
\PIPE2|ALT_INV_Temp\(111) <= NOT \PIPE2|Temp\(111);
\PIPE2|ALT_INV_Temp\(7) <= NOT \PIPE2|Temp\(7);
\PIPE2|ALT_INV_Temp\(6) <= NOT \PIPE2|Temp\(6);
\PIPE2|ALT_INV_Temp\(5) <= NOT \PIPE2|Temp\(5);
\ULA1|ALT_INV_Equal0~9_combout\ <= NOT \ULA1|Equal0~9_combout\;
\ULA1|ALT_INV_Equal0~8_combout\ <= NOT \ULA1|Equal0~8_combout\;
\ULA1|ALT_INV_Equal0~7_combout\ <= NOT \ULA1|Equal0~7_combout\;
\ULA1|ALT_INV_Equal0~6_combout\ <= NOT \ULA1|Equal0~6_combout\;
\ULA1|ALT_INV_Equal0~5_combout\ <= NOT \ULA1|Equal0~5_combout\;
\ULA1|ALT_INV_Equal0~4_combout\ <= NOT \ULA1|Equal0~4_combout\;
\ULA1|ALT_INV_Equal0~3_combout\ <= NOT \ULA1|Equal0~3_combout\;
\ULA1|ALT_INV_Equal0~2_combout\ <= NOT \ULA1|Equal0~2_combout\;
\ULA1|ALT_INV_Equal0~1_combout\ <= NOT \ULA1|Equal0~1_combout\;
\ULA1|ALT_INV_Equal0~0_combout\ <= NOT \ULA1|Equal0~0_combout\;
\ULA1|ALT_INV_Add0~153_combout\ <= NOT \ULA1|Add0~153_combout\;
\PIPE3|ALT_INV_Temp\(69) <= NOT \PIPE3|Temp\(69);
\PIPE3|ALT_INV_Temp\(104) <= NOT \PIPE3|Temp\(104);
\controle|gerador|ALT_INV_AdiantaA1[1]~4_combout\ <= NOT \controle|gerador|AdiantaA1[1]~4_combout\;
\controle|gerador|ALT_INV_AdiantaA1[0]~3_combout\ <= NOT \controle|gerador|AdiantaA1[0]~3_combout\;
\controle|gerador|ALT_INV_AdiantaA1[0]~2_combout\ <= NOT \controle|gerador|AdiantaA1[0]~2_combout\;
\controle|gerador|ALT_INV_AdiantaA1[1]~1_combout\ <= NOT \controle|gerador|AdiantaA1[1]~1_combout\;
\PIPE4|ALT_INV_Temp\(4) <= NOT \PIPE4|Temp\(4);
\PIPE4|ALT_INV_Temp\(69) <= NOT \PIPE4|Temp\(69);
\PIPE4|ALT_INV_Temp\(2) <= NOT \PIPE4|Temp\(2);
\PIPE4|ALT_INV_Temp\(1) <= NOT \PIPE4|Temp\(1);
\PIPE4|ALT_INV_Temp\(0) <= NOT \PIPE4|Temp\(0);
\controle|gerador|ALT_INV_AdiantaB1[1]~1_combout\ <= NOT \controle|gerador|AdiantaB1[1]~1_combout\;
\controle|igualitario|ALT_INV_Equal2~1_combout\ <= NOT \controle|igualitario|Equal2~1_combout\;
\controle|gerador|ALT_INV_AdiantaA1[1]~0_combout\ <= NOT \controle|gerador|AdiantaA1[1]~0_combout\;
\controle|gerador|ALT_INV_AdiantaB1[0]~0_combout\ <= NOT \controle|gerador|AdiantaB1[0]~0_combout\;
\controle|igualitario|ALT_INV_Equal3~0_combout\ <= NOT \controle|igualitario|Equal3~0_combout\;
\controle|igualitario|ALT_INV_Equal2~0_combout\ <= NOT \controle|igualitario|Equal2~0_combout\;
\controle|igualitario|Flip2|ALT_INV_Temp\(1) <= NOT \controle|igualitario|Flip2|Temp\(1);
\controle|igualitario|Flip2|ALT_INV_Temp\(0) <= NOT \controle|igualitario|Flip2|Temp\(0);
\controle|igualitario|Flip2|ALT_INV_Temp\(4) <= NOT \controle|igualitario|Flip2|Temp\(4);
\controle|igualitario|ALT_INV_Equal1~0_combout\ <= NOT \controle|igualitario|Equal1~0_combout\;
\controle|igualitario|ALT_INV_Equal0~0_combout\ <= NOT \controle|igualitario|Equal0~0_combout\;
\memI|ALT_INV_Mux1~0_combout\ <= NOT \memI|Mux1~0_combout\;
\memI|ALT_INV_Mux2~0_combout\ <= NOT \memI|Mux2~0_combout\;
\ULA1|ALT_INV_Add0~148_combout\ <= NOT \ULA1|Add0~148_combout\;
\ULA1|ALT_INV_Add0~147_combout\ <= NOT \ULA1|Add0~147_combout\;
\ALT_INV_rtl~242_combout\ <= NOT \rtl~242_combout\;
\ALT_INV_rtl~241_combout\ <= NOT \rtl~241_combout\;
\ULA1|ALT_INV_Add0~146_combout\ <= NOT \ULA1|Add0~146_combout\;
\ULA1|ALT_INV_Add0~145_combout\ <= NOT \ULA1|Add0~145_combout\;
\ALT_INV_rtl~240_combout\ <= NOT \rtl~240_combout\;
\ALT_INV_rtl~239_combout\ <= NOT \rtl~239_combout\;
\ULA1|ALT_INV_Add0~144_combout\ <= NOT \ULA1|Add0~144_combout\;
\registradores|outData2|ALT_INV_Mux2~1_combout\ <= NOT \registradores|outData2|Mux2~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(29) <= NOT \registradores|G2:1:regb|Temp\(29);
\registradores|G2:0:regb|ALT_INV_Temp\(29) <= NOT \registradores|G2:0:regb|Temp\(29);
\registradores|G2:3:regb|ALT_INV_Temp\(29) <= NOT \registradores|G2:3:regb|Temp\(29);
\registradores|G2:2:regb|ALT_INV_Temp\(29) <= NOT \registradores|G2:2:regb|Temp\(29);
\registradores|outData2|ALT_INV_Mux2~0_combout\ <= NOT \registradores|outData2|Mux2~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(29) <= NOT \registradores|G2:7:regb|Temp\(29);
\registradores|G2:6:regb|ALT_INV_Temp\(29) <= NOT \registradores|G2:6:regb|Temp\(29);
\registradores|G2:5:regb|ALT_INV_Temp\(29) <= NOT \registradores|G2:5:regb|Temp\(29);
\registradores|G2:4:regb|ALT_INV_Temp\(29) <= NOT \registradores|G2:4:regb|Temp\(29);
\registradores|outData2|ALT_INV_Mux1~1_combout\ <= NOT \registradores|outData2|Mux1~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(30) <= NOT \registradores|G2:1:regb|Temp\(30);
\registradores|G2:0:regb|ALT_INV_Temp\(30) <= NOT \registradores|G2:0:regb|Temp\(30);
\registradores|G2:3:regb|ALT_INV_Temp\(30) <= NOT \registradores|G2:3:regb|Temp\(30);
\registradores|G2:2:regb|ALT_INV_Temp\(30) <= NOT \registradores|G2:2:regb|Temp\(30);
\registradores|outData2|ALT_INV_Mux1~0_combout\ <= NOT \registradores|outData2|Mux1~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(30) <= NOT \registradores|G2:7:regb|Temp\(30);
\registradores|G2:6:regb|ALT_INV_Temp\(30) <= NOT \registradores|G2:6:regb|Temp\(30);
\registradores|G2:5:regb|ALT_INV_Temp\(30) <= NOT \registradores|G2:5:regb|Temp\(30);
\registradores|G2:4:regb|ALT_INV_Temp\(30) <= NOT \registradores|G2:4:regb|Temp\(30);
\registradores|outData2|ALT_INV_Mux0~1_combout\ <= NOT \registradores|outData2|Mux0~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(31) <= NOT \registradores|G2:1:regb|Temp\(31);
\registradores|G2:0:regb|ALT_INV_Temp\(31) <= NOT \registradores|G2:0:regb|Temp\(31);
\registradores|G2:3:regb|ALT_INV_Temp\(31) <= NOT \registradores|G2:3:regb|Temp\(31);
\registradores|G2:2:regb|ALT_INV_Temp\(31) <= NOT \registradores|G2:2:regb|Temp\(31);
\registradores|outData2|ALT_INV_Mux0~0_combout\ <= NOT \registradores|outData2|Mux0~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(31) <= NOT \registradores|G2:7:regb|Temp\(31);
\registradores|G2:6:regb|ALT_INV_Temp\(31) <= NOT \registradores|G2:6:regb|Temp\(31);
\registradores|G2:5:regb|ALT_INV_Temp\(31) <= NOT \registradores|G2:5:regb|Temp\(31);
\registradores|G2:4:regb|ALT_INV_Temp\(31) <= NOT \registradores|G2:4:regb|Temp\(31);
\registradores|outData2|ALT_INV_Mux9~1_combout\ <= NOT \registradores|outData2|Mux9~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(22) <= NOT \registradores|G2:1:regb|Temp\(22);
\registradores|G2:0:regb|ALT_INV_Temp\(22) <= NOT \registradores|G2:0:regb|Temp\(22);
\registradores|G2:3:regb|ALT_INV_Temp\(22) <= NOT \registradores|G2:3:regb|Temp\(22);
\registradores|G2:2:regb|ALT_INV_Temp\(22) <= NOT \registradores|G2:2:regb|Temp\(22);
\registradores|outData2|ALT_INV_Mux9~0_combout\ <= NOT \registradores|outData2|Mux9~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(22) <= NOT \registradores|G2:7:regb|Temp\(22);
\registradores|G2:6:regb|ALT_INV_Temp\(22) <= NOT \registradores|G2:6:regb|Temp\(22);
\registradores|G2:5:regb|ALT_INV_Temp\(22) <= NOT \registradores|G2:5:regb|Temp\(22);
\registradores|G2:4:regb|ALT_INV_Temp\(22) <= NOT \registradores|G2:4:regb|Temp\(22);
\registradores|outData2|ALT_INV_Mux7~1_combout\ <= NOT \registradores|outData2|Mux7~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(24) <= NOT \registradores|G2:1:regb|Temp\(24);
\registradores|G2:0:regb|ALT_INV_Temp\(24) <= NOT \registradores|G2:0:regb|Temp\(24);
\registradores|G2:3:regb|ALT_INV_Temp\(24) <= NOT \registradores|G2:3:regb|Temp\(24);
\registradores|G2:2:regb|ALT_INV_Temp\(24) <= NOT \registradores|G2:2:regb|Temp\(24);
\registradores|outData2|ALT_INV_Mux7~0_combout\ <= NOT \registradores|outData2|Mux7~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(24) <= NOT \registradores|G2:7:regb|Temp\(24);
\registradores|G2:6:regb|ALT_INV_Temp\(24) <= NOT \registradores|G2:6:regb|Temp\(24);
\registradores|G2:5:regb|ALT_INV_Temp\(24) <= NOT \registradores|G2:5:regb|Temp\(24);
\registradores|G2:4:regb|ALT_INV_Temp\(24) <= NOT \registradores|G2:4:regb|Temp\(24);
\registradores|outData2|ALT_INV_Mux5~1_combout\ <= NOT \registradores|outData2|Mux5~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(26) <= NOT \registradores|G2:1:regb|Temp\(26);
\registradores|G2:0:regb|ALT_INV_Temp\(26) <= NOT \registradores|G2:0:regb|Temp\(26);
\registradores|G2:3:regb|ALT_INV_Temp\(26) <= NOT \registradores|G2:3:regb|Temp\(26);
\registradores|G2:2:regb|ALT_INV_Temp\(26) <= NOT \registradores|G2:2:regb|Temp\(26);
\registradores|outData2|ALT_INV_Mux5~0_combout\ <= NOT \registradores|outData2|Mux5~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(26) <= NOT \registradores|G2:7:regb|Temp\(26);
\registradores|G2:6:regb|ALT_INV_Temp\(26) <= NOT \registradores|G2:6:regb|Temp\(26);
\registradores|G2:5:regb|ALT_INV_Temp\(26) <= NOT \registradores|G2:5:regb|Temp\(26);
\registradores|G2:4:regb|ALT_INV_Temp\(26) <= NOT \registradores|G2:4:regb|Temp\(26);
\registradores|outData2|ALT_INV_Mux4~1_combout\ <= NOT \registradores|outData2|Mux4~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(27) <= NOT \registradores|G2:1:regb|Temp\(27);
\registradores|G2:0:regb|ALT_INV_Temp\(27) <= NOT \registradores|G2:0:regb|Temp\(27);
\registradores|G2:3:regb|ALT_INV_Temp\(27) <= NOT \registradores|G2:3:regb|Temp\(27);
\registradores|G2:2:regb|ALT_INV_Temp\(27) <= NOT \registradores|G2:2:regb|Temp\(27);
\registradores|outData2|ALT_INV_Mux4~0_combout\ <= NOT \registradores|outData2|Mux4~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(27) <= NOT \registradores|G2:7:regb|Temp\(27);
\registradores|G2:6:regb|ALT_INV_Temp\(27) <= NOT \registradores|G2:6:regb|Temp\(27);
\registradores|G2:5:regb|ALT_INV_Temp\(27) <= NOT \registradores|G2:5:regb|Temp\(27);
\registradores|G2:4:regb|ALT_INV_Temp\(27) <= NOT \registradores|G2:4:regb|Temp\(27);
\registradores|outData2|ALT_INV_Mux3~1_combout\ <= NOT \registradores|outData2|Mux3~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(28) <= NOT \registradores|G2:1:regb|Temp\(28);
\registradores|G2:0:regb|ALT_INV_Temp\(28) <= NOT \registradores|G2:0:regb|Temp\(28);
\registradores|G2:3:regb|ALT_INV_Temp\(28) <= NOT \registradores|G2:3:regb|Temp\(28);
\registradores|G2:2:regb|ALT_INV_Temp\(28) <= NOT \registradores|G2:2:regb|Temp\(28);
\registradores|outData2|ALT_INV_Mux3~0_combout\ <= NOT \registradores|outData2|Mux3~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(28) <= NOT \registradores|G2:7:regb|Temp\(28);
\registradores|G2:6:regb|ALT_INV_Temp\(28) <= NOT \registradores|G2:6:regb|Temp\(28);
\registradores|G2:5:regb|ALT_INV_Temp\(28) <= NOT \registradores|G2:5:regb|Temp\(28);
\registradores|G2:4:regb|ALT_INV_Temp\(28) <= NOT \registradores|G2:4:regb|Temp\(28);
\registradores|outData2|ALT_INV_Mux6~1_combout\ <= NOT \registradores|outData2|Mux6~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(25) <= NOT \registradores|G2:1:regb|Temp\(25);
\registradores|G2:0:regb|ALT_INV_Temp\(25) <= NOT \registradores|G2:0:regb|Temp\(25);
\registradores|G2:3:regb|ALT_INV_Temp\(25) <= NOT \registradores|G2:3:regb|Temp\(25);
\registradores|G2:2:regb|ALT_INV_Temp\(25) <= NOT \registradores|G2:2:regb|Temp\(25);
\registradores|outData2|ALT_INV_Mux6~0_combout\ <= NOT \registradores|outData2|Mux6~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(25) <= NOT \registradores|G2:7:regb|Temp\(25);
\registradores|G2:6:regb|ALT_INV_Temp\(25) <= NOT \registradores|G2:6:regb|Temp\(25);
\registradores|G2:5:regb|ALT_INV_Temp\(25) <= NOT \registradores|G2:5:regb|Temp\(25);
\registradores|G2:4:regb|ALT_INV_Temp\(25) <= NOT \registradores|G2:4:regb|Temp\(25);
\registradores|outData2|ALT_INV_Mux8~1_combout\ <= NOT \registradores|outData2|Mux8~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(23) <= NOT \registradores|G2:1:regb|Temp\(23);
\registradores|G2:0:regb|ALT_INV_Temp\(23) <= NOT \registradores|G2:0:regb|Temp\(23);
\registradores|G2:3:regb|ALT_INV_Temp\(23) <= NOT \registradores|G2:3:regb|Temp\(23);
\registradores|G2:2:regb|ALT_INV_Temp\(23) <= NOT \registradores|G2:2:regb|Temp\(23);
\registradores|outData2|ALT_INV_Mux8~0_combout\ <= NOT \registradores|outData2|Mux8~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(23) <= NOT \registradores|G2:7:regb|Temp\(23);
\registradores|G2:6:regb|ALT_INV_Temp\(23) <= NOT \registradores|G2:6:regb|Temp\(23);
\registradores|G2:5:regb|ALT_INV_Temp\(23) <= NOT \registradores|G2:5:regb|Temp\(23);
\registradores|G2:4:regb|ALT_INV_Temp\(23) <= NOT \registradores|G2:4:regb|Temp\(23);
\registradores|outData2|ALT_INV_Mux12~1_combout\ <= NOT \registradores|outData2|Mux12~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(19) <= NOT \registradores|G2:1:regb|Temp\(19);
\registradores|G2:0:regb|ALT_INV_Temp\(19) <= NOT \registradores|G2:0:regb|Temp\(19);
\registradores|G2:3:regb|ALT_INV_Temp\(19) <= NOT \registradores|G2:3:regb|Temp\(19);
\registradores|G2:2:regb|ALT_INV_Temp\(19) <= NOT \registradores|G2:2:regb|Temp\(19);
\registradores|outData2|ALT_INV_Mux12~0_combout\ <= NOT \registradores|outData2|Mux12~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(19) <= NOT \registradores|G2:7:regb|Temp\(19);
\registradores|G2:6:regb|ALT_INV_Temp\(19) <= NOT \registradores|G2:6:regb|Temp\(19);
\registradores|G2:5:regb|ALT_INV_Temp\(19) <= NOT \registradores|G2:5:regb|Temp\(19);
\registradores|G2:4:regb|ALT_INV_Temp\(19) <= NOT \registradores|G2:4:regb|Temp\(19);
\registradores|outData2|ALT_INV_Mux11~1_combout\ <= NOT \registradores|outData2|Mux11~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(20) <= NOT \registradores|G2:1:regb|Temp\(20);
\registradores|G2:0:regb|ALT_INV_Temp\(20) <= NOT \registradores|G2:0:regb|Temp\(20);
\registradores|G2:3:regb|ALT_INV_Temp\(20) <= NOT \registradores|G2:3:regb|Temp\(20);
\registradores|G2:2:regb|ALT_INV_Temp\(20) <= NOT \registradores|G2:2:regb|Temp\(20);
\registradores|outData2|ALT_INV_Mux11~0_combout\ <= NOT \registradores|outData2|Mux11~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(20) <= NOT \registradores|G2:7:regb|Temp\(20);
\registradores|G2:6:regb|ALT_INV_Temp\(20) <= NOT \registradores|G2:6:regb|Temp\(20);
\registradores|G2:5:regb|ALT_INV_Temp\(20) <= NOT \registradores|G2:5:regb|Temp\(20);
\registradores|G2:4:regb|ALT_INV_Temp\(20) <= NOT \registradores|G2:4:regb|Temp\(20);
\registradores|outData2|ALT_INV_Mux10~1_combout\ <= NOT \registradores|outData2|Mux10~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(21) <= NOT \registradores|G2:1:regb|Temp\(21);
\registradores|G2:0:regb|ALT_INV_Temp\(21) <= NOT \registradores|G2:0:regb|Temp\(21);
\registradores|G2:3:regb|ALT_INV_Temp\(21) <= NOT \registradores|G2:3:regb|Temp\(21);
\registradores|G2:2:regb|ALT_INV_Temp\(21) <= NOT \registradores|G2:2:regb|Temp\(21);
\registradores|outData2|ALT_INV_Mux10~0_combout\ <= NOT \registradores|outData2|Mux10~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(21) <= NOT \registradores|G2:7:regb|Temp\(21);
\registradores|G2:6:regb|ALT_INV_Temp\(21) <= NOT \registradores|G2:6:regb|Temp\(21);
\registradores|G2:5:regb|ALT_INV_Temp\(21) <= NOT \registradores|G2:5:regb|Temp\(21);
\registradores|G2:4:regb|ALT_INV_Temp\(21) <= NOT \registradores|G2:4:regb|Temp\(21);
\registradores|outData2|ALT_INV_Mux16~1_combout\ <= NOT \registradores|outData2|Mux16~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(15) <= NOT \registradores|G2:1:regb|Temp\(15);
\registradores|G2:0:regb|ALT_INV_Temp\(15) <= NOT \registradores|G2:0:regb|Temp\(15);
\registradores|G2:3:regb|ALT_INV_Temp\(15) <= NOT \registradores|G2:3:regb|Temp\(15);
\registradores|G2:2:regb|ALT_INV_Temp\(15) <= NOT \registradores|G2:2:regb|Temp\(15);
\registradores|outData2|ALT_INV_Mux16~0_combout\ <= NOT \registradores|outData2|Mux16~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(15) <= NOT \registradores|G2:7:regb|Temp\(15);
\registradores|G2:6:regb|ALT_INV_Temp\(15) <= NOT \registradores|G2:6:regb|Temp\(15);
\registradores|G2:5:regb|ALT_INV_Temp\(15) <= NOT \registradores|G2:5:regb|Temp\(15);
\registradores|G2:4:regb|ALT_INV_Temp\(15) <= NOT \registradores|G2:4:regb|Temp\(15);
\registradores|outData2|ALT_INV_Mux14~1_combout\ <= NOT \registradores|outData2|Mux14~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(17) <= NOT \registradores|G2:1:regb|Temp\(17);
\registradores|G2:0:regb|ALT_INV_Temp\(17) <= NOT \registradores|G2:0:regb|Temp\(17);
\registradores|G2:3:regb|ALT_INV_Temp\(17) <= NOT \registradores|G2:3:regb|Temp\(17);
\registradores|G2:2:regb|ALT_INV_Temp\(17) <= NOT \registradores|G2:2:regb|Temp\(17);
\registradores|outData2|ALT_INV_Mux14~0_combout\ <= NOT \registradores|outData2|Mux14~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(17) <= NOT \registradores|G2:7:regb|Temp\(17);
\registradores|G2:6:regb|ALT_INV_Temp\(17) <= NOT \registradores|G2:6:regb|Temp\(17);
\registradores|G2:5:regb|ALT_INV_Temp\(17) <= NOT \registradores|G2:5:regb|Temp\(17);
\registradores|G2:4:regb|ALT_INV_Temp\(17) <= NOT \registradores|G2:4:regb|Temp\(17);
\registradores|outData2|ALT_INV_Mux13~1_combout\ <= NOT \registradores|outData2|Mux13~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(18) <= NOT \registradores|G2:1:regb|Temp\(18);
\registradores|G2:0:regb|ALT_INV_Temp\(18) <= NOT \registradores|G2:0:regb|Temp\(18);
\registradores|G2:3:regb|ALT_INV_Temp\(18) <= NOT \registradores|G2:3:regb|Temp\(18);
\registradores|G2:2:regb|ALT_INV_Temp\(18) <= NOT \registradores|G2:2:regb|Temp\(18);
\registradores|outData2|ALT_INV_Mux13~0_combout\ <= NOT \registradores|outData2|Mux13~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(18) <= NOT \registradores|G2:7:regb|Temp\(18);
\registradores|G2:6:regb|ALT_INV_Temp\(18) <= NOT \registradores|G2:6:regb|Temp\(18);
\registradores|G2:5:regb|ALT_INV_Temp\(18) <= NOT \registradores|G2:5:regb|Temp\(18);
\registradores|G2:4:regb|ALT_INV_Temp\(18) <= NOT \registradores|G2:4:regb|Temp\(18);
\registradores|outData2|ALT_INV_Mux15~1_combout\ <= NOT \registradores|outData2|Mux15~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(16) <= NOT \registradores|G2:1:regb|Temp\(16);
\registradores|G2:0:regb|ALT_INV_Temp\(16) <= NOT \registradores|G2:0:regb|Temp\(16);
\registradores|G2:3:regb|ALT_INV_Temp\(16) <= NOT \registradores|G2:3:regb|Temp\(16);
\registradores|G2:2:regb|ALT_INV_Temp\(16) <= NOT \registradores|G2:2:regb|Temp\(16);
\registradores|outData2|ALT_INV_Mux15~0_combout\ <= NOT \registradores|outData2|Mux15~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(16) <= NOT \registradores|G2:7:regb|Temp\(16);
\registradores|G2:6:regb|ALT_INV_Temp\(16) <= NOT \registradores|G2:6:regb|Temp\(16);
\registradores|G2:5:regb|ALT_INV_Temp\(16) <= NOT \registradores|G2:5:regb|Temp\(16);
\registradores|G2:4:regb|ALT_INV_Temp\(16) <= NOT \registradores|G2:4:regb|Temp\(16);
\registradores|outData2|ALT_INV_Mux19~1_combout\ <= NOT \registradores|outData2|Mux19~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(12) <= NOT \registradores|G2:1:regb|Temp\(12);
\registradores|G2:2:regb|ALT_INV_Temp\(12) <= NOT \registradores|G2:2:regb|Temp\(12);
\registradores|outData2|ALT_INV_Mux19~0_combout\ <= NOT \registradores|outData2|Mux19~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(12) <= NOT \registradores|G2:7:regb|Temp\(12);
\registradores|G2:6:regb|ALT_INV_Temp\(12) <= NOT \registradores|G2:6:regb|Temp\(12);
\registradores|G2:5:regb|ALT_INV_Temp\(12) <= NOT \registradores|G2:5:regb|Temp\(12);
\registradores|G2:4:regb|ALT_INV_Temp\(12) <= NOT \registradores|G2:4:regb|Temp\(12);
\registradores|G2:0:regb|ALT_INV_Temp\(12) <= NOT \registradores|G2:0:regb|Temp\(12);
\registradores|G2:3:regb|ALT_INV_Temp\(12) <= NOT \registradores|G2:3:regb|Temp\(12);
\registradores|outData2|ALT_INV_Mux18~1_combout\ <= NOT \registradores|outData2|Mux18~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(13) <= NOT \registradores|G2:1:regb|Temp\(13);
\registradores|G2:0:regb|ALT_INV_Temp\(13) <= NOT \registradores|G2:0:regb|Temp\(13);
\registradores|G2:3:regb|ALT_INV_Temp\(13) <= NOT \registradores|G2:3:regb|Temp\(13);
\registradores|G2:2:regb|ALT_INV_Temp\(13) <= NOT \registradores|G2:2:regb|Temp\(13);
\registradores|outData2|ALT_INV_Mux18~0_combout\ <= NOT \registradores|outData2|Mux18~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(13) <= NOT \registradores|G2:7:regb|Temp\(13);
\registradores|G2:6:regb|ALT_INV_Temp\(13) <= NOT \registradores|G2:6:regb|Temp\(13);
\registradores|G2:5:regb|ALT_INV_Temp\(13) <= NOT \registradores|G2:5:regb|Temp\(13);
\registradores|G2:4:regb|ALT_INV_Temp\(13) <= NOT \registradores|G2:4:regb|Temp\(13);
\registradores|outData2|ALT_INV_Mux17~1_combout\ <= NOT \registradores|outData2|Mux17~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(14) <= NOT \registradores|G2:1:regb|Temp\(14);
\registradores|G2:0:regb|ALT_INV_Temp\(14) <= NOT \registradores|G2:0:regb|Temp\(14);
\registradores|G2:3:regb|ALT_INV_Temp\(14) <= NOT \registradores|G2:3:regb|Temp\(14);
\registradores|G2:2:regb|ALT_INV_Temp\(14) <= NOT \registradores|G2:2:regb|Temp\(14);
\registradores|outData2|ALT_INV_Mux17~0_combout\ <= NOT \registradores|outData2|Mux17~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(14) <= NOT \registradores|G2:7:regb|Temp\(14);
\registradores|G2:6:regb|ALT_INV_Temp\(14) <= NOT \registradores|G2:6:regb|Temp\(14);
\registradores|G2:5:regb|ALT_INV_Temp\(14) <= NOT \registradores|G2:5:regb|Temp\(14);
\registradores|G2:4:regb|ALT_INV_Temp\(14) <= NOT \registradores|G2:4:regb|Temp\(14);
\registradores|outData2|ALT_INV_Mux23~1_combout\ <= NOT \registradores|outData2|Mux23~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(8) <= NOT \registradores|G2:1:regb|Temp\(8);
\registradores|G2:2:regb|ALT_INV_Temp\(8) <= NOT \registradores|G2:2:regb|Temp\(8);
\registradores|outData2|ALT_INV_Mux23~0_combout\ <= NOT \registradores|outData2|Mux23~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(8) <= NOT \registradores|G2:7:regb|Temp\(8);
\registradores|G2:6:regb|ALT_INV_Temp\(8) <= NOT \registradores|G2:6:regb|Temp\(8);
\registradores|G2:5:regb|ALT_INV_Temp\(8) <= NOT \registradores|G2:5:regb|Temp\(8);
\registradores|G2:4:regb|ALT_INV_Temp\(8) <= NOT \registradores|G2:4:regb|Temp\(8);
\registradores|outData2|ALT_INV_Mux22~1_combout\ <= NOT \registradores|outData2|Mux22~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(9) <= NOT \registradores|G2:1:regb|Temp\(9);
\registradores|G2:2:regb|ALT_INV_Temp\(9) <= NOT \registradores|G2:2:regb|Temp\(9);
\registradores|outData2|ALT_INV_Mux22~0_combout\ <= NOT \registradores|outData2|Mux22~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(9) <= NOT \registradores|G2:7:regb|Temp\(9);
\registradores|G2:6:regb|ALT_INV_Temp\(9) <= NOT \registradores|G2:6:regb|Temp\(9);
\registradores|G2:5:regb|ALT_INV_Temp\(9) <= NOT \registradores|G2:5:regb|Temp\(9);
\registradores|G2:4:regb|ALT_INV_Temp\(9) <= NOT \registradores|G2:4:regb|Temp\(9);
\registradores|G2:0:regb|ALT_INV_Temp\(9) <= NOT \registradores|G2:0:regb|Temp\(9);
\registradores|G2:3:regb|ALT_INV_Temp\(9) <= NOT \registradores|G2:3:regb|Temp\(9);
\registradores|G2:3:regb|ALT_INV_Temp\(8) <= NOT \registradores|G2:3:regb|Temp\(8);
\registradores|outData2|ALT_INV_Mux21~1_combout\ <= NOT \registradores|outData2|Mux21~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(10) <= NOT \registradores|G2:1:regb|Temp\(10);
\registradores|G2:2:regb|ALT_INV_Temp\(10) <= NOT \registradores|G2:2:regb|Temp\(10);
\registradores|outData2|ALT_INV_Mux21~0_combout\ <= NOT \registradores|outData2|Mux21~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(10) <= NOT \registradores|G2:7:regb|Temp\(10);
\registradores|G2:6:regb|ALT_INV_Temp\(10) <= NOT \registradores|G2:6:regb|Temp\(10);
\registradores|G2:5:regb|ALT_INV_Temp\(10) <= NOT \registradores|G2:5:regb|Temp\(10);
\registradores|G2:4:regb|ALT_INV_Temp\(10) <= NOT \registradores|G2:4:regb|Temp\(10);
\registradores|G2:0:regb|ALT_INV_Temp\(10) <= NOT \registradores|G2:0:regb|Temp\(10);
\registradores|G2:3:regb|ALT_INV_Temp\(10) <= NOT \registradores|G2:3:regb|Temp\(10);
\registradores|outData2|ALT_INV_Mux20~1_combout\ <= NOT \registradores|outData2|Mux20~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(11) <= NOT \registradores|G2:1:regb|Temp\(11);
\registradores|G2:2:regb|ALT_INV_Temp\(11) <= NOT \registradores|G2:2:regb|Temp\(11);
\registradores|outData2|ALT_INV_Mux20~0_combout\ <= NOT \registradores|outData2|Mux20~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(11) <= NOT \registradores|G2:7:regb|Temp\(11);
\registradores|G2:6:regb|ALT_INV_Temp\(11) <= NOT \registradores|G2:6:regb|Temp\(11);
\registradores|G2:5:regb|ALT_INV_Temp\(11) <= NOT \registradores|G2:5:regb|Temp\(11);
\registradores|G2:4:regb|ALT_INV_Temp\(11) <= NOT \registradores|G2:4:regb|Temp\(11);
\registradores|G2:0:regb|ALT_INV_Temp\(11) <= NOT \registradores|G2:0:regb|Temp\(11);
\registradores|G2:3:regb|ALT_INV_Temp\(11) <= NOT \registradores|G2:3:regb|Temp\(11);
\registradores|outData2|ALT_INV_Mux26~1_combout\ <= NOT \registradores|outData2|Mux26~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(5) <= NOT \registradores|G2:1:regb|Temp\(5);
\registradores|G2:2:regb|ALT_INV_Temp\(5) <= NOT \registradores|G2:2:regb|Temp\(5);
\registradores|outData2|ALT_INV_Mux26~0_combout\ <= NOT \registradores|outData2|Mux26~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(5) <= NOT \registradores|G2:7:regb|Temp\(5);
\registradores|G2:6:regb|ALT_INV_Temp\(5) <= NOT \registradores|G2:6:regb|Temp\(5);
\registradores|G2:5:regb|ALT_INV_Temp\(5) <= NOT \registradores|G2:5:regb|Temp\(5);
\registradores|G2:4:regb|ALT_INV_Temp\(5) <= NOT \registradores|G2:4:regb|Temp\(5);
\registradores|outData2|ALT_INV_Mux25~1_combout\ <= NOT \registradores|outData2|Mux25~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(6) <= NOT \registradores|G2:1:regb|Temp\(6);
\registradores|G2:2:regb|ALT_INV_Temp\(6) <= NOT \registradores|G2:2:regb|Temp\(6);
\registradores|outData2|ALT_INV_Mux25~0_combout\ <= NOT \registradores|outData2|Mux25~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(6) <= NOT \registradores|G2:7:regb|Temp\(6);
\registradores|G2:6:regb|ALT_INV_Temp\(6) <= NOT \registradores|G2:6:regb|Temp\(6);
\registradores|G2:5:regb|ALT_INV_Temp\(6) <= NOT \registradores|G2:5:regb|Temp\(6);
\registradores|G2:4:regb|ALT_INV_Temp\(6) <= NOT \registradores|G2:4:regb|Temp\(6);
\registradores|G2:0:regb|ALT_INV_Temp\(5) <= NOT \registradores|G2:0:regb|Temp\(5);
\registradores|G2:3:regb|ALT_INV_Temp\(5) <= NOT \registradores|G2:3:regb|Temp\(5);
\registradores|G2:0:regb|ALT_INV_Temp\(6) <= NOT \registradores|G2:0:regb|Temp\(6);
\registradores|G2:3:regb|ALT_INV_Temp\(6) <= NOT \registradores|G2:3:regb|Temp\(6);
\registradores|outData2|ALT_INV_Mux24~1_combout\ <= NOT \registradores|outData2|Mux24~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(7) <= NOT \registradores|G2:1:regb|Temp\(7);
\registradores|G2:0:regb|ALT_INV_Temp\(7) <= NOT \registradores|G2:0:regb|Temp\(7);
\registradores|G2:3:regb|ALT_INV_Temp\(7) <= NOT \registradores|G2:3:regb|Temp\(7);
\registradores|G2:2:regb|ALT_INV_Temp\(7) <= NOT \registradores|G2:2:regb|Temp\(7);
\registradores|outData2|ALT_INV_Mux24~0_combout\ <= NOT \registradores|outData2|Mux24~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(7) <= NOT \registradores|G2:7:regb|Temp\(7);
\registradores|G2:6:regb|ALT_INV_Temp\(7) <= NOT \registradores|G2:6:regb|Temp\(7);
\registradores|G2:5:regb|ALT_INV_Temp\(7) <= NOT \registradores|G2:5:regb|Temp\(7);
\registradores|G2:4:regb|ALT_INV_Temp\(7) <= NOT \registradores|G2:4:regb|Temp\(7);
\registradores|outData2|ALT_INV_Mux28~1_combout\ <= NOT \registradores|outData2|Mux28~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(3) <= NOT \registradores|G2:1:regb|Temp\(3);
\registradores|G2:3:regb|ALT_INV_Temp\(3) <= NOT \registradores|G2:3:regb|Temp\(3);
\registradores|G2:2:regb|ALT_INV_Temp\(3) <= NOT \registradores|G2:2:regb|Temp\(3);
\registradores|outData2|ALT_INV_Mux28~0_combout\ <= NOT \registradores|outData2|Mux28~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(3) <= NOT \registradores|G2:7:regb|Temp\(3);
\registradores|G2:6:regb|ALT_INV_Temp\(3) <= NOT \registradores|G2:6:regb|Temp\(3);
\registradores|G2:5:regb|ALT_INV_Temp\(3) <= NOT \registradores|G2:5:regb|Temp\(3);
\registradores|G2:4:regb|ALT_INV_Temp\(3) <= NOT \registradores|G2:4:regb|Temp\(3);
\registradores|outData2|ALT_INV_Mux27~1_combout\ <= NOT \registradores|outData2|Mux27~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(4) <= NOT \registradores|G2:1:regb|Temp\(4);
\registradores|G2:0:regb|ALT_INV_Temp\(4) <= NOT \registradores|G2:0:regb|Temp\(4);
\registradores|G2:3:regb|ALT_INV_Temp\(4) <= NOT \registradores|G2:3:regb|Temp\(4);
\registradores|G2:2:regb|ALT_INV_Temp\(4) <= NOT \registradores|G2:2:regb|Temp\(4);
\registradores|outData2|ALT_INV_Mux27~0_combout\ <= NOT \registradores|outData2|Mux27~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(4) <= NOT \registradores|G2:7:regb|Temp\(4);
\registradores|G2:6:regb|ALT_INV_Temp\(4) <= NOT \registradores|G2:6:regb|Temp\(4);
\registradores|G2:5:regb|ALT_INV_Temp\(4) <= NOT \registradores|G2:5:regb|Temp\(4);
\registradores|G2:4:regb|ALT_INV_Temp\(4) <= NOT \registradores|G2:4:regb|Temp\(4);
\registradores|outData2|ALT_INV_Mux30~1_combout\ <= NOT \registradores|outData2|Mux30~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(1) <= NOT \registradores|G2:1:regb|Temp\(1);
\registradores|G2:2:regb|ALT_INV_Temp\(1) <= NOT \registradores|G2:2:regb|Temp\(1);
\registradores|outData2|ALT_INV_Mux30~0_combout\ <= NOT \registradores|outData2|Mux30~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(1) <= NOT \registradores|G2:7:regb|Temp\(1);
\registradores|G2:6:regb|ALT_INV_Temp\(1) <= NOT \registradores|G2:6:regb|Temp\(1);
\registradores|G2:5:regb|ALT_INV_Temp\(1) <= NOT \registradores|G2:5:regb|Temp\(1);
\registradores|G2:4:regb|ALT_INV_Temp\(1) <= NOT \registradores|G2:4:regb|Temp\(1);
\registradores|G2:0:regb|ALT_INV_Temp\(1) <= NOT \registradores|G2:0:regb|Temp\(1);
\registradores|G2:3:regb|ALT_INV_Temp\(1) <= NOT \registradores|G2:3:regb|Temp\(1);
\registradores|outData2|ALT_INV_Mux29~1_combout\ <= NOT \registradores|outData2|Mux29~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(2) <= NOT \registradores|G2:1:regb|Temp\(2);
\registradores|G2:3:regb|ALT_INV_Temp\(2) <= NOT \registradores|G2:3:regb|Temp\(2);
\registradores|G2:2:regb|ALT_INV_Temp\(2) <= NOT \registradores|G2:2:regb|Temp\(2);
\registradores|outData2|ALT_INV_Mux29~0_combout\ <= NOT \registradores|outData2|Mux29~0_combout\;
\registradores|G2:7:regb|ALT_INV_Temp\(2) <= NOT \registradores|G2:7:regb|Temp\(2);
\registradores|G2:6:regb|ALT_INV_Temp\(2) <= NOT \registradores|G2:6:regb|Temp\(2);
\registradores|G2:5:regb|ALT_INV_Temp\(2) <= NOT \registradores|G2:5:regb|Temp\(2);
\registradores|G2:4:regb|ALT_INV_Temp\(2) <= NOT \registradores|G2:4:regb|Temp\(2);
\PIPE1|ALT_INV_Temp\(21) <= NOT \PIPE1|Temp\(21);
\registradores|outData2|ALT_INV_Mux31~1_combout\ <= NOT \registradores|outData2|Mux31~1_combout\;
\registradores|G2:1:regb|ALT_INV_Temp\(0) <= NOT \registradores|G2:1:regb|Temp\(0);
\registradores|G2:0:regb|ALT_INV_Temp\(0) <= NOT \registradores|G2:0:regb|Temp\(0);
\registradores|G2:3:regb|ALT_INV_Temp\(0) <= NOT \registradores|G2:3:regb|Temp\(0);
\registradores|G2:2:regb|ALT_INV_Temp\(0) <= NOT \registradores|G2:2:regb|Temp\(0);
\registradores|outData2|ALT_INV_Mux31~0_combout\ <= NOT \registradores|outData2|Mux31~0_combout\;
\PIPE1|ALT_INV_Temp\(17) <= NOT \PIPE1|Temp\(17);
\PIPE1|ALT_INV_Temp\(16) <= NOT \PIPE1|Temp\(16);
\registradores|G2:7:regb|ALT_INV_Temp\(0) <= NOT \registradores|G2:7:regb|Temp\(0);
\registradores|G2:6:regb|ALT_INV_Temp\(0) <= NOT \registradores|G2:6:regb|Temp\(0);
\registradores|G2:5:regb|ALT_INV_Temp\(0) <= NOT \registradores|G2:5:regb|Temp\(0);
\registradores|G2:4:regb|ALT_INV_Temp\(0) <= NOT \registradores|G2:4:regb|Temp\(0);
\PIPE1|ALT_INV_Temp\(18) <= NOT \PIPE1|Temp\(18);
\controle|ALT_INV_Mux0~0_combout\ <= NOT \controle|Mux0~0_combout\;
\PIPE1|ALT_INV_Temp\(29) <= NOT \PIPE1|Temp\(29);
\controle|ALT_INV_Mux1~0_combout\ <= NOT \controle|Mux1~0_combout\;
\PIPE1|ALT_INV_Temp\(26) <= NOT \PIPE1|Temp\(26);
\PIPE1|ALT_INV_Temp\(28) <= NOT \PIPE1|Temp\(28);
\ULA1|ALT_INV_Mux1~8_combout\ <= NOT \ULA1|Mux1~8_combout\;
\ULA1|ALT_INV_Mux1~7_combout\ <= NOT \ULA1|Mux1~7_combout\;
\ULA1|ALT_INV_Mux1~6_combout\ <= NOT \ULA1|Mux1~6_combout\;
\ULA1|ALT_INV_Mux1~5_combout\ <= NOT \ULA1|Mux1~5_combout\;
\ULA1|ALT_INV_Mux1~4_combout\ <= NOT \ULA1|Mux1~4_combout\;
\ULA1|ALT_INV_Mux1~3_combout\ <= NOT \ULA1|Mux1~3_combout\;
\ULA1|ALT_INV_Mux1~2_combout\ <= NOT \ULA1|Mux1~2_combout\;
\ULA1|ALT_INV_Mux1~1_combout\ <= NOT \ULA1|Mux1~1_combout\;
\ULA1|ALT_INV_Mux1~0_combout\ <= NOT \ULA1|Mux1~0_combout\;
\ULA1|ALT_INV_Mux2~8_combout\ <= NOT \ULA1|Mux2~8_combout\;
\ULA1|ALT_INV_Mux2~7_combout\ <= NOT \ULA1|Mux2~7_combout\;
\ULA1|ALT_INV_Mux2~6_combout\ <= NOT \ULA1|Mux2~6_combout\;
\ULA1|ALT_INV_Mux2~5_combout\ <= NOT \ULA1|Mux2~5_combout\;
\ULA1|ALT_INV_Mux2~4_combout\ <= NOT \ULA1|Mux2~4_combout\;
\ULA1|ALT_INV_Mux2~3_combout\ <= NOT \ULA1|Mux2~3_combout\;
\ULA1|ALT_INV_Mux2~2_combout\ <= NOT \ULA1|Mux2~2_combout\;
\ULA1|ALT_INV_Mux2~1_combout\ <= NOT \ULA1|Mux2~1_combout\;
\ULA1|ALT_INV_Mux2~0_combout\ <= NOT \ULA1|Mux2~0_combout\;
\ULA1|ALT_INV_Mux3~27_combout\ <= NOT \ULA1|Mux3~27_combout\;
\ULA1|ALT_INV_Mux3~26_combout\ <= NOT \ULA1|Mux3~26_combout\;
\ULA1|ALT_INV_Mux3~25_combout\ <= NOT \ULA1|Mux3~25_combout\;
\ULA1|ALT_INV_Mux3~24_combout\ <= NOT \ULA1|Mux3~24_combout\;
\ULA1|ALT_INV_Mux3~23_combout\ <= NOT \ULA1|Mux3~23_combout\;
\ULA1|ALT_INV_Mux3~22_combout\ <= NOT \ULA1|Mux3~22_combout\;
\ULA1|ALT_INV_Mux3~21_combout\ <= NOT \ULA1|Mux3~21_combout\;
\ULA1|ALT_INV_Mux3~20_combout\ <= NOT \ULA1|Mux3~20_combout\;
\ULA1|ALT_INV_Mux3~19_combout\ <= NOT \ULA1|Mux3~19_combout\;
\ULA1|ALT_INV_Mux3~18_combout\ <= NOT \ULA1|Mux3~18_combout\;
\ULA1|ALT_INV_Mux3~17_combout\ <= NOT \ULA1|Mux3~17_combout\;
\ULA1|ALT_INV_Mux3~16_combout\ <= NOT \ULA1|Mux3~16_combout\;
\ULA1|ALT_INV_Mux3~15_combout\ <= NOT \ULA1|Mux3~15_combout\;
\ULA1|ALT_INV_Mux3~14_combout\ <= NOT \ULA1|Mux3~14_combout\;
\ULA1|ALT_INV_LessThan0~34_combout\ <= NOT \ULA1|LessThan0~34_combout\;
\ULA1|ALT_INV_Mux3~13_combout\ <= NOT \ULA1|Mux3~13_combout\;
\ULA1|ALT_INV_Mux3~12_combout\ <= NOT \ULA1|Mux3~12_combout\;
\ULA1|ALT_INV_Mux3~11_combout\ <= NOT \ULA1|Mux3~11_combout\;
\ULA1|ALT_INV_Mux3~10_combout\ <= NOT \ULA1|Mux3~10_combout\;
\ULA1|ALT_INV_Mux3~9_combout\ <= NOT \ULA1|Mux3~9_combout\;
\ULA1|ALT_INV_Mux3~8_combout\ <= NOT \ULA1|Mux3~8_combout\;
\ULA1|ALT_INV_Mux3~7_combout\ <= NOT \ULA1|Mux3~7_combout\;
\ULA1|ALT_INV_Mux4~6_combout\ <= NOT \ULA1|Mux4~6_combout\;
\ULA1|ALT_INV_Mux4~5_combout\ <= NOT \ULA1|Mux4~5_combout\;
\ULA1|ALT_INV_Mux4~4_combout\ <= NOT \ULA1|Mux4~4_combout\;
\ALT_INV_rtl~236_combout\ <= NOT \rtl~236_combout\;
\ALT_INV_rtl~235_combout\ <= NOT \rtl~235_combout\;
\ULA1|ALT_INV_Mux4~3_combout\ <= NOT \ULA1|Mux4~3_combout\;
\ULA1|ALT_INV_Mux4~2_combout\ <= NOT \ULA1|Mux4~2_combout\;
\ULA1|ALT_INV_Mux4~1_combout\ <= NOT \ULA1|Mux4~1_combout\;
\ALT_INV_rtl~238_combout\ <= NOT \rtl~238_combout\;
\ALT_INV_rtl~237_combout\ <= NOT \rtl~237_combout\;
\ULA1|ALT_INV_Mux4~0_combout\ <= NOT \ULA1|Mux4~0_combout\;
\ULA1|ALT_INV_Mux5~9_combout\ <= NOT \ULA1|Mux5~9_combout\;
\ULA1|ALT_INV_Mux5~8_combout\ <= NOT \ULA1|Mux5~8_combout\;
\ULA1|ALT_INV_Mux5~7_combout\ <= NOT \ULA1|Mux5~7_combout\;
\ULA1|ALT_INV_Mux5~6_combout\ <= NOT \ULA1|Mux5~6_combout\;
\ALT_INV_rtl~234_combout\ <= NOT \rtl~234_combout\;
\ULA1|ALT_INV_Mux5~5_combout\ <= NOT \ULA1|Mux5~5_combout\;
\ULA1|ALT_INV_Mux5~4_combout\ <= NOT \ULA1|Mux5~4_combout\;
\ULA1|ALT_INV_Mux5~3_combout\ <= NOT \ULA1|Mux5~3_combout\;
\ULA1|ALT_INV_Mux5~2_combout\ <= NOT \ULA1|Mux5~2_combout\;
\ALT_INV_rtl~233_combout\ <= NOT \rtl~233_combout\;
\ULA1|ALT_INV_Mux5~1_combout\ <= NOT \ULA1|Mux5~1_combout\;
\ULA1|ALT_INV_Mux5~0_combout\ <= NOT \ULA1|Mux5~0_combout\;
\ULA1|ALT_INV_Mux6~11_combout\ <= NOT \ULA1|Mux6~11_combout\;
\ULA1|ALT_INV_Mux6~10_combout\ <= NOT \ULA1|Mux6~10_combout\;
\ULA1|ALT_INV_Mux6~9_combout\ <= NOT \ULA1|Mux6~9_combout\;
\ULA1|ALT_INV_Mux6~8_combout\ <= NOT \ULA1|Mux6~8_combout\;
\ULA1|ALT_INV_Mux6~7_combout\ <= NOT \ULA1|Mux6~7_combout\;
\ALT_INV_rtl~232_combout\ <= NOT \rtl~232_combout\;
\ULA1|ALT_INV_Mux6~6_combout\ <= NOT \ULA1|Mux6~6_combout\;
\ULA1|ALT_INV_Mux6~5_combout\ <= NOT \ULA1|Mux6~5_combout\;
\ULA1|ALT_INV_Mux6~4_combout\ <= NOT \ULA1|Mux6~4_combout\;
\ULA1|ALT_INV_Mux6~3_combout\ <= NOT \ULA1|Mux6~3_combout\;
\ULA1|ALT_INV_Mux6~2_combout\ <= NOT \ULA1|Mux6~2_combout\;
\ALT_INV_rtl~231_combout\ <= NOT \rtl~231_combout\;
\ULA1|ALT_INV_Mux6~1_combout\ <= NOT \ULA1|Mux6~1_combout\;
\ULA1|ALT_INV_Mux6~0_combout\ <= NOT \ULA1|Mux6~0_combout\;
\ULA1|ALT_INV_Mux7~11_combout\ <= NOT \ULA1|Mux7~11_combout\;
\ULA1|ALT_INV_Mux7~10_combout\ <= NOT \ULA1|Mux7~10_combout\;
\ULA1|ALT_INV_Mux7~9_combout\ <= NOT \ULA1|Mux7~9_combout\;
\ULA1|ALT_INV_Mux7~8_combout\ <= NOT \ULA1|Mux7~8_combout\;
\ULA1|ALT_INV_Mux7~7_combout\ <= NOT \ULA1|Mux7~7_combout\;
\ULA1|ALT_INV_Mux7~6_combout\ <= NOT \ULA1|Mux7~6_combout\;
\ALT_INV_rtl~230_combout\ <= NOT \rtl~230_combout\;
\ULA1|ALT_INV_Mux7~5_combout\ <= NOT \ULA1|Mux7~5_combout\;
\ULA1|ALT_INV_Mux7~4_combout\ <= NOT \ULA1|Mux7~4_combout\;
\ULA1|ALT_INV_Mux7~3_combout\ <= NOT \ULA1|Mux7~3_combout\;
\ALT_INV_rtl~229_combout\ <= NOT \rtl~229_combout\;
\ULA1|ALT_INV_Mux7~2_combout\ <= NOT \ULA1|Mux7~2_combout\;
\ULA1|ALT_INV_Mux7~1_combout\ <= NOT \ULA1|Mux7~1_combout\;
\ULA1|ALT_INV_Mux8~9_combout\ <= NOT \ULA1|Mux8~9_combout\;
\ULA1|ALT_INV_Mux8~8_combout\ <= NOT \ULA1|Mux8~8_combout\;
\ULA1|ALT_INV_Mux8~7_combout\ <= NOT \ULA1|Mux8~7_combout\;
\ULA1|ALT_INV_Mux8~6_combout\ <= NOT \ULA1|Mux8~6_combout\;
\ALT_INV_rtl~228_combout\ <= NOT \rtl~228_combout\;
\ULA1|ALT_INV_Mux8~5_combout\ <= NOT \ULA1|Mux8~5_combout\;
\ULA1|ALT_INV_Mux8~4_combout\ <= NOT \ULA1|Mux8~4_combout\;
\ULA1|ALT_INV_Mux8~3_combout\ <= NOT \ULA1|Mux8~3_combout\;
\ULA1|ALT_INV_Mux8~2_combout\ <= NOT \ULA1|Mux8~2_combout\;
\ALT_INV_rtl~227_combout\ <= NOT \rtl~227_combout\;
\ULA1|ALT_INV_Mux8~1_combout\ <= NOT \ULA1|Mux8~1_combout\;
\ULA1|ALT_INV_Mux8~0_combout\ <= NOT \ULA1|Mux8~0_combout\;
\ULA1|ALT_INV_Mux9~8_combout\ <= NOT \ULA1|Mux9~8_combout\;
\ULA1|ALT_INV_Mux9~7_combout\ <= NOT \ULA1|Mux9~7_combout\;
\ULA1|ALT_INV_Mux9~6_combout\ <= NOT \ULA1|Mux9~6_combout\;
\ULA1|ALT_INV_Mux9~5_combout\ <= NOT \ULA1|Mux9~5_combout\;
\ALT_INV_rtl~226_combout\ <= NOT \rtl~226_combout\;
\ULA1|ALT_INV_Mux9~4_combout\ <= NOT \ULA1|Mux9~4_combout\;
\ULA1|ALT_INV_Mux9~3_combout\ <= NOT \ULA1|Mux9~3_combout\;
\ULA1|ALT_INV_Mux9~2_combout\ <= NOT \ULA1|Mux9~2_combout\;
\ALT_INV_rtl~225_combout\ <= NOT \rtl~225_combout\;
\ULA1|ALT_INV_Mux9~1_combout\ <= NOT \ULA1|Mux9~1_combout\;
\ULA1|ALT_INV_Mux9~0_combout\ <= NOT \ULA1|Mux9~0_combout\;
\ULA1|ALT_INV_Mux10~8_combout\ <= NOT \ULA1|Mux10~8_combout\;
\ULA1|ALT_INV_Mux10~7_combout\ <= NOT \ULA1|Mux10~7_combout\;
\ULA1|ALT_INV_Mux10~6_combout\ <= NOT \ULA1|Mux10~6_combout\;
\ULA1|ALT_INV_Mux10~5_combout\ <= NOT \ULA1|Mux10~5_combout\;
\ALT_INV_rtl~224_combout\ <= NOT \rtl~224_combout\;
\ULA1|ALT_INV_Mux10~4_combout\ <= NOT \ULA1|Mux10~4_combout\;
\ULA1|ALT_INV_Mux10~3_combout\ <= NOT \ULA1|Mux10~3_combout\;
\ULA1|ALT_INV_Mux10~2_combout\ <= NOT \ULA1|Mux10~2_combout\;
\ALT_INV_rtl~223_combout\ <= NOT \rtl~223_combout\;
\ULA1|ALT_INV_Mux10~1_combout\ <= NOT \ULA1|Mux10~1_combout\;
\ULA1|ALT_INV_Mux10~0_combout\ <= NOT \ULA1|Mux10~0_combout\;
\ULA1|ALT_INV_Mux11~8_combout\ <= NOT \ULA1|Mux11~8_combout\;
\ULA1|ALT_INV_Mux11~7_combout\ <= NOT \ULA1|Mux11~7_combout\;
\ULA1|ALT_INV_Mux11~6_combout\ <= NOT \ULA1|Mux11~6_combout\;
\ULA1|ALT_INV_Mux11~5_combout\ <= NOT \ULA1|Mux11~5_combout\;
\ALT_INV_rtl~222_combout\ <= NOT \rtl~222_combout\;
\ULA1|ALT_INV_Mux11~4_combout\ <= NOT \ULA1|Mux11~4_combout\;
\ULA1|ALT_INV_Mux11~3_combout\ <= NOT \ULA1|Mux11~3_combout\;
\ULA1|ALT_INV_Mux11~2_combout\ <= NOT \ULA1|Mux11~2_combout\;
\ALT_INV_rtl~221_combout\ <= NOT \rtl~221_combout\;
\ULA1|ALT_INV_Mux11~1_combout\ <= NOT \ULA1|Mux11~1_combout\;
\ULA1|ALT_INV_Mux11~0_combout\ <= NOT \ULA1|Mux11~0_combout\;
\ULA1|ALT_INV_Mux12~8_combout\ <= NOT \ULA1|Mux12~8_combout\;
\ULA1|ALT_INV_Mux12~7_combout\ <= NOT \ULA1|Mux12~7_combout\;
\ULA1|ALT_INV_Mux12~6_combout\ <= NOT \ULA1|Mux12~6_combout\;
\ULA1|ALT_INV_Mux12~5_combout\ <= NOT \ULA1|Mux12~5_combout\;
\ALT_INV_rtl~220_combout\ <= NOT \rtl~220_combout\;
\ULA1|ALT_INV_Mux12~4_combout\ <= NOT \ULA1|Mux12~4_combout\;
\ULA1|ALT_INV_Mux12~3_combout\ <= NOT \ULA1|Mux12~3_combout\;
\ULA1|ALT_INV_Mux12~2_combout\ <= NOT \ULA1|Mux12~2_combout\;
\ALT_INV_rtl~219_combout\ <= NOT \rtl~219_combout\;
\ULA1|ALT_INV_Mux12~1_combout\ <= NOT \ULA1|Mux12~1_combout\;
\ULA1|ALT_INV_Mux12~0_combout\ <= NOT \ULA1|Mux12~0_combout\;
\ULA1|ALT_INV_Mux13~9_combout\ <= NOT \ULA1|Mux13~9_combout\;
\ULA1|ALT_INV_Mux13~8_combout\ <= NOT \ULA1|Mux13~8_combout\;
\ULA1|ALT_INV_Mux13~7_combout\ <= NOT \ULA1|Mux13~7_combout\;
\ULA1|ALT_INV_Mux13~6_combout\ <= NOT \ULA1|Mux13~6_combout\;
\ALT_INV_rtl~218_combout\ <= NOT \rtl~218_combout\;
\ULA1|ALT_INV_Mux13~5_combout\ <= NOT \ULA1|Mux13~5_combout\;
\ULA1|ALT_INV_Mux13~4_combout\ <= NOT \ULA1|Mux13~4_combout\;
\ULA1|ALT_INV_Mux13~3_combout\ <= NOT \ULA1|Mux13~3_combout\;
\ALT_INV_rtl~217_combout\ <= NOT \rtl~217_combout\;
\ULA1|ALT_INV_Mux13~2_combout\ <= NOT \ULA1|Mux13~2_combout\;
\ULA1|ALT_INV_Mux13~1_combout\ <= NOT \ULA1|Mux13~1_combout\;
\ULA1|ALT_INV_Mux14~22_combout\ <= NOT \ULA1|Mux14~22_combout\;
\ULA1|ALT_INV_Mux14~21_combout\ <= NOT \ULA1|Mux14~21_combout\;
\ULA1|ALT_INV_Mux14~20_combout\ <= NOT \ULA1|Mux14~20_combout\;
\ULA1|ALT_INV_Mux14~19_combout\ <= NOT \ULA1|Mux14~19_combout\;
\ULA1|ALT_INV_Mux14~18_combout\ <= NOT \ULA1|Mux14~18_combout\;
\ULA1|ALT_INV_Mux14~17_combout\ <= NOT \ULA1|Mux14~17_combout\;
\ULA1|ALT_INV_Mux14~16_combout\ <= NOT \ULA1|Mux14~16_combout\;
\ALT_INV_rtl~216_combout\ <= NOT \rtl~216_combout\;
\ULA1|ALT_INV_Mux14~15_combout\ <= NOT \ULA1|Mux14~15_combout\;
\ULA1|ALT_INV_Mux7~0_combout\ <= NOT \ULA1|Mux7~0_combout\;
\ULA1|ALT_INV_Mux14~14_combout\ <= NOT \ULA1|Mux14~14_combout\;
\ULA1|ALT_INV_Mux14~13_combout\ <= NOT \ULA1|Mux14~13_combout\;
\ULA1|ALT_INV_Mux14~12_combout\ <= NOT \ULA1|Mux14~12_combout\;
\ULA1|ALT_INV_Mux14~11_combout\ <= NOT \ULA1|Mux14~11_combout\;
\ULA1|ALT_INV_Mux14~10_combout\ <= NOT \ULA1|Mux14~10_combout\;
\ULA1|ALT_INV_Mux14~9_combout\ <= NOT \ULA1|Mux14~9_combout\;
\ULA1|ALT_INV_Mux14~8_combout\ <= NOT \ULA1|Mux14~8_combout\;
\ALT_INV_rtl~215_combout\ <= NOT \rtl~215_combout\;
\ULA1|ALT_INV_Mux14~7_combout\ <= NOT \ULA1|Mux14~7_combout\;
\ULA1|ALT_INV_Mux14~6_combout\ <= NOT \ULA1|Mux14~6_combout\;
\ULA1|ALT_INV_Mux14~5_combout\ <= NOT \ULA1|Mux14~5_combout\;
\ULA1|ALT_INV_Mux14~4_combout\ <= NOT \ULA1|Mux14~4_combout\;
\ULA1|ALT_INV_Mux14~3_combout\ <= NOT \ULA1|Mux14~3_combout\;
\ULA1|ALT_INV_Mux14~2_combout\ <= NOT \ULA1|Mux14~2_combout\;
\ULA1|ALT_INV_Mux15~3_combout\ <= NOT \ULA1|Mux15~3_combout\;
\ULA1|ALT_INV_Add0~83_combout\ <= NOT \ULA1|Add0~83_combout\;
\ULA1|ALT_INV_Add0~82_combout\ <= NOT \ULA1|Add0~82_combout\;
\ALT_INV_rtl~214_combout\ <= NOT \rtl~214_combout\;
\ALT_INV_rtl~213_combout\ <= NOT \rtl~213_combout\;
\ULA1|ALT_INV_Mux15~2_combout\ <= NOT \ULA1|Mux15~2_combout\;
\ULA1|ALT_INV_Add0~81_combout\ <= NOT \ULA1|Add0~81_combout\;
\ULA1|ALT_INV_Add0~80_combout\ <= NOT \ULA1|Add0~80_combout\;
\ALT_INV_rtl~212_combout\ <= NOT \rtl~212_combout\;
\ALT_INV_rtl~211_combout\ <= NOT \rtl~211_combout\;
\ULA1|ALT_INV_Add0~79_combout\ <= NOT \ULA1|Add0~79_combout\;
\ULA1|ALT_INV_Mux15~1_combout\ <= NOT \ULA1|Mux15~1_combout\;
\ULA1|ALT_INV_Mux15~0_combout\ <= NOT \ULA1|Mux15~0_combout\;
\ULA1|ALT_INV_Mux16~1_combout\ <= NOT \ULA1|Mux16~1_combout\;
\ULA1|ALT_INV_Add0~74_combout\ <= NOT \ULA1|Add0~74_combout\;
\ULA1|ALT_INV_Add0~73_combout\ <= NOT \ULA1|Add0~73_combout\;
\ALT_INV_rtl~210_combout\ <= NOT \rtl~210_combout\;
\ALT_INV_rtl~209_combout\ <= NOT \rtl~209_combout\;
\ULA1|ALT_INV_ShiftRight2~8_combout\ <= NOT \ULA1|ShiftRight2~8_combout\;
\ULA1|ALT_INV_Add0~72_combout\ <= NOT \ULA1|Add0~72_combout\;
\ALT_INV_rtl~208_combout\ <= NOT \rtl~208_combout\;
\ALT_INV_rtl~207_combout\ <= NOT \rtl~207_combout\;
\ALT_INV_rtl~206_combout\ <= NOT \rtl~206_combout\;
\ULA1|ALT_INV_Mux16~0_combout\ <= NOT \ULA1|Mux16~0_combout\;
\ULA1|ALT_INV_Mux17~6_combout\ <= NOT \ULA1|Mux17~6_combout\;
\ULA1|ALT_INV_Mux17~5_combout\ <= NOT \ULA1|Mux17~5_combout\;
\ULA1|ALT_INV_Mux17~4_combout\ <= NOT \ULA1|Mux17~4_combout\;
\ULA1|ALT_INV_Mux17~3_combout\ <= NOT \ULA1|Mux17~3_combout\;
\ULA1|ALT_INV_Mux17~2_combout\ <= NOT \ULA1|Mux17~2_combout\;
\ALT_INV_rtl~205_combout\ <= NOT \rtl~205_combout\;
\ALT_INV_rtl~204_combout\ <= NOT \rtl~204_combout\;
\ULA1|ALT_INV_Mux17~1_combout\ <= NOT \ULA1|Mux17~1_combout\;
\ULA1|ALT_INV_Mux17~0_combout\ <= NOT \ULA1|Mux17~0_combout\;
\ALT_INV_rtl~203_combout\ <= NOT \rtl~203_combout\;
\ALT_INV_rtl~202_combout\ <= NOT \rtl~202_combout\;
\ULA1|ALT_INV_ShiftRight2~7_combout\ <= NOT \ULA1|ShiftRight2~7_combout\;
\ULA1|ALT_INV_Mux18~6_combout\ <= NOT \ULA1|Mux18~6_combout\;
\ULA1|ALT_INV_Mux18~5_combout\ <= NOT \ULA1|Mux18~5_combout\;
\ULA1|ALT_INV_Mux18~4_combout\ <= NOT \ULA1|Mux18~4_combout\;
\ULA1|ALT_INV_Mux18~3_combout\ <= NOT \ULA1|Mux18~3_combout\;
\ULA1|ALT_INV_Mux18~2_combout\ <= NOT \ULA1|Mux18~2_combout\;
\ALT_INV_rtl~201_combout\ <= NOT \rtl~201_combout\;
\ALT_INV_rtl~200_combout\ <= NOT \rtl~200_combout\;
\ULA1|ALT_INV_Mux18~1_combout\ <= NOT \ULA1|Mux18~1_combout\;
\ULA1|ALT_INV_Mux18~0_combout\ <= NOT \ULA1|Mux18~0_combout\;
\ALT_INV_rtl~199_combout\ <= NOT \rtl~199_combout\;
\ALT_INV_rtl~198_combout\ <= NOT \rtl~198_combout\;
\ULA1|ALT_INV_ShiftRight2~6_combout\ <= NOT \ULA1|ShiftRight2~6_combout\;
\ULA1|ALT_INV_Mux19~6_combout\ <= NOT \ULA1|Mux19~6_combout\;
\ULA1|ALT_INV_Mux19~5_combout\ <= NOT \ULA1|Mux19~5_combout\;
\ULA1|ALT_INV_Mux19~4_combout\ <= NOT \ULA1|Mux19~4_combout\;
\ULA1|ALT_INV_Mux19~3_combout\ <= NOT \ULA1|Mux19~3_combout\;
\ULA1|ALT_INV_Mux19~2_combout\ <= NOT \ULA1|Mux19~2_combout\;
\ALT_INV_rtl~197_combout\ <= NOT \rtl~197_combout\;
\ALT_INV_rtl~196_combout\ <= NOT \rtl~196_combout\;
\ULA1|ALT_INV_Mux19~1_combout\ <= NOT \ULA1|Mux19~1_combout\;
\ULA1|ALT_INV_Mux19~0_combout\ <= NOT \ULA1|Mux19~0_combout\;
\ALT_INV_rtl~195_combout\ <= NOT \rtl~195_combout\;
\ALT_INV_rtl~194_combout\ <= NOT \rtl~194_combout\;
\ULA1|ALT_INV_ShiftRight2~5_combout\ <= NOT \ULA1|ShiftRight2~5_combout\;
\ULA1|ALT_INV_Mux20~7_combout\ <= NOT \ULA1|Mux20~7_combout\;
\ULA1|ALT_INV_Mux20~6_combout\ <= NOT \ULA1|Mux20~6_combout\;
\ULA1|ALT_INV_Mux20~5_combout\ <= NOT \ULA1|Mux20~5_combout\;
\ULA1|ALT_INV_Mux20~4_combout\ <= NOT \ULA1|Mux20~4_combout\;
\ULA1|ALT_INV_Mux20~3_combout\ <= NOT \ULA1|Mux20~3_combout\;
\ALT_INV_rtl~277_combout\ <= NOT \rtl~277_combout\;
\ALT_INV_rtl~189_combout\ <= NOT \rtl~189_combout\;
\ULA1|ALT_INV_ShiftRight1~11_combout\ <= NOT \ULA1|ShiftRight1~11_combout\;
\ULA1|ALT_INV_Mux20~2_combout\ <= NOT \ULA1|Mux20~2_combout\;
\ULA1|ALT_INV_sig_output~7_combout\ <= NOT \ULA1|sig_output~7_combout\;
\ULA1|ALT_INV_Mux20~1_combout\ <= NOT \ULA1|Mux20~1_combout\;
\ULA1|ALT_INV_Mux20~0_combout\ <= NOT \ULA1|Mux20~0_combout\;
\ALT_INV_rtl~182_combout\ <= NOT \rtl~182_combout\;
\ALT_INV_rtl~276_combout\ <= NOT \rtl~276_combout\;
\ALT_INV_rtl~275_combout\ <= NOT \rtl~275_combout\;
\ALT_INV_rtl~177_combout\ <= NOT \rtl~177_combout\;
\ULA1|ALT_INV_sig_output~6_combout\ <= NOT \ULA1|sig_output~6_combout\;
\ULA1|ALT_INV_Mux21~11_combout\ <= NOT \ULA1|Mux21~11_combout\;
\ULA1|ALT_INV_Mux21~10_combout\ <= NOT \ULA1|Mux21~10_combout\;
\ULA1|ALT_INV_ShiftRight1~10_combout\ <= NOT \ULA1|ShiftRight1~10_combout\;
\ULA1|ALT_INV_Mux21~9_combout\ <= NOT \ULA1|Mux21~9_combout\;
\ULA1|ALT_INV_Mux21~8_combout\ <= NOT \ULA1|Mux21~8_combout\;
\ALT_INV_rtl~274_combout\ <= NOT \rtl~274_combout\;
\ALT_INV_rtl~273_combout\ <= NOT \rtl~273_combout\;
\ALT_INV_rtl~170_combout\ <= NOT \rtl~170_combout\;
\ULA1|ALT_INV_Mux21~7_combout\ <= NOT \ULA1|Mux21~7_combout\;
\ULA1|ALT_INV_Mux21~6_combout\ <= NOT \ULA1|Mux21~6_combout\;
\ALT_INV_rtl~272_combout\ <= NOT \rtl~272_combout\;
\ALT_INV_rtl~165_combout\ <= NOT \rtl~165_combout\;
\ULA1|ALT_INV_ShiftRight1~9_combout\ <= NOT \ULA1|ShiftRight1~9_combout\;
\ULA1|ALT_INV_ShiftRight1~8_combout\ <= NOT \ULA1|ShiftRight1~8_combout\;
\ULA1|ALT_INV_Mux22~5_combout\ <= NOT \ULA1|Mux22~5_combout\;
\ULA1|ALT_INV_Mux22~4_combout\ <= NOT \ULA1|Mux22~4_combout\;
\ULA1|ALT_INV_Mux21~5_combout\ <= NOT \ULA1|Mux21~5_combout\;
\ULA1|ALT_INV_Mux21~4_combout\ <= NOT \ULA1|Mux21~4_combout\;
\ULA1|ALT_INV_Mux29~36_combout\ <= NOT \ULA1|Mux29~36_combout\;
\ULA1|ALT_INV_ShiftRight1~7_combout\ <= NOT \ULA1|ShiftRight1~7_combout\;
\ULA1|ALT_INV_Mux22~3_combout\ <= NOT \ULA1|Mux22~3_combout\;
\ULA1|ALT_INV_Mux21~3_combout\ <= NOT \ULA1|Mux21~3_combout\;
\ULA1|ALT_INV_Mux22~2_combout\ <= NOT \ULA1|Mux22~2_combout\;
\ALT_INV_rtl~271_combout\ <= NOT \rtl~271_combout\;
\ALT_INV_rtl~270_combout\ <= NOT \rtl~270_combout\;
\ALT_INV_rtl~158_combout\ <= NOT \rtl~158_combout\;
\ULA1|ALT_INV_Mux22~1_combout\ <= NOT \ULA1|Mux22~1_combout\;
\ULA1|ALT_INV_Mux22~0_combout\ <= NOT \ULA1|Mux22~0_combout\;
\ALT_INV_rtl~269_combout\ <= NOT \rtl~269_combout\;
\ALT_INV_rtl~153_combout\ <= NOT \rtl~153_combout\;
\ULA1|ALT_INV_Mux21~2_combout\ <= NOT \ULA1|Mux21~2_combout\;
\ULA1|ALT_INV_ShiftRight1~6_combout\ <= NOT \ULA1|ShiftRight1~6_combout\;
\ULA1|ALT_INV_ShiftRight1~5_combout\ <= NOT \ULA1|ShiftRight1~5_combout\;
\ULA1|ALT_INV_Mux21~1_combout\ <= NOT \ULA1|Mux21~1_combout\;
\ULA1|ALT_INV_Mux23~7_combout\ <= NOT \ULA1|Mux23~7_combout\;
\ULA1|ALT_INV_Mux23~6_combout\ <= NOT \ULA1|Mux23~6_combout\;
\ULA1|ALT_INV_Mux23~5_combout\ <= NOT \ULA1|Mux23~5_combout\;
\ULA1|ALT_INV_Mux23~4_combout\ <= NOT \ULA1|Mux23~4_combout\;
\ULA1|ALT_INV_Mux23~3_combout\ <= NOT \ULA1|Mux23~3_combout\;
\ALT_INV_rtl~268_combout\ <= NOT \rtl~268_combout\;
\ALT_INV_rtl~267_combout\ <= NOT \rtl~267_combout\;
\ALT_INV_rtl~146_combout\ <= NOT \rtl~146_combout\;
\ULA1|ALT_INV_Mux23~2_combout\ <= NOT \ULA1|Mux23~2_combout\;
\ULA1|ALT_INV_Mux23~1_combout\ <= NOT \ULA1|Mux23~1_combout\;
\ALT_INV_rtl~266_combout\ <= NOT \rtl~266_combout\;
\ALT_INV_rtl~141_combout\ <= NOT \rtl~141_combout\;
\ULA1|ALT_INV_ShiftRight2~4_combout\ <= NOT \ULA1|ShiftRight2~4_combout\;
\ULA1|ALT_INV_Mux23~0_combout\ <= NOT \ULA1|Mux23~0_combout\;
\ULA1|ALT_INV_Mux24~6_combout\ <= NOT \ULA1|Mux24~6_combout\;
\ULA1|ALT_INV_Mux24~5_combout\ <= NOT \ULA1|Mux24~5_combout\;
\ULA1|ALT_INV_Mux24~4_combout\ <= NOT \ULA1|Mux24~4_combout\;
\ULA1|ALT_INV_Mux24~3_combout\ <= NOT \ULA1|Mux24~3_combout\;
\ULA1|ALT_INV_Mux24~2_combout\ <= NOT \ULA1|Mux24~2_combout\;
\ALT_INV_rtl~265_combout\ <= NOT \rtl~265_combout\;
\ALT_INV_rtl~264_combout\ <= NOT \rtl~264_combout\;
\ALT_INV_rtl~134_combout\ <= NOT \rtl~134_combout\;
\ULA1|ALT_INV_Mux24~1_combout\ <= NOT \ULA1|Mux24~1_combout\;
\ULA1|ALT_INV_Mux24~0_combout\ <= NOT \ULA1|Mux24~0_combout\;
\ALT_INV_rtl~263_combout\ <= NOT \rtl~263_combout\;
\ALT_INV_rtl~131_combout\ <= NOT \rtl~131_combout\;
\ULA1|ALT_INV_LessThan0~33_combout\ <= NOT \ULA1|LessThan0~33_combout\;
\ULA1|ALT_INV_ShiftRight2~3_combout\ <= NOT \ULA1|ShiftRight2~3_combout\;
\ULA1|ALT_INV_Mux25~6_combout\ <= NOT \ULA1|Mux25~6_combout\;
\ULA1|ALT_INV_Mux25~5_combout\ <= NOT \ULA1|Mux25~5_combout\;
\ULA1|ALT_INV_Mux25~4_combout\ <= NOT \ULA1|Mux25~4_combout\;
\ULA1|ALT_INV_Mux25~3_combout\ <= NOT \ULA1|Mux25~3_combout\;
\ULA1|ALT_INV_Mux25~2_combout\ <= NOT \ULA1|Mux25~2_combout\;
\ALT_INV_rtl~262_combout\ <= NOT \rtl~262_combout\;
\ALT_INV_rtl~261_combout\ <= NOT \rtl~261_combout\;
\ALT_INV_rtl~120_combout\ <= NOT \rtl~120_combout\;
\ULA1|ALT_INV_Mux25~1_combout\ <= NOT \ULA1|Mux25~1_combout\;
\ULA1|ALT_INV_Mux25~0_combout\ <= NOT \ULA1|Mux25~0_combout\;
\ALT_INV_rtl~260_combout\ <= NOT \rtl~260_combout\;
\ALT_INV_rtl~117_combout\ <= NOT \rtl~117_combout\;
\ALT_INV_rtl~259_combout\ <= NOT \rtl~259_combout\;
\ULA1|ALT_INV_LessThan0~32_combout\ <= NOT \ULA1|LessThan0~32_combout\;
\ALT_INV_rtl~112_combout\ <= NOT \rtl~112_combout\;
\ULA1|ALT_INV_Mux26~6_combout\ <= NOT \ULA1|Mux26~6_combout\;
\ULA1|ALT_INV_Mux26~5_combout\ <= NOT \ULA1|Mux26~5_combout\;
\ULA1|ALT_INV_Mux26~4_combout\ <= NOT \ULA1|Mux26~4_combout\;
\ULA1|ALT_INV_Mux26~3_combout\ <= NOT \ULA1|Mux26~3_combout\;
\ULA1|ALT_INV_Mux26~2_combout\ <= NOT \ULA1|Mux26~2_combout\;
\ALT_INV_rtl~258_combout\ <= NOT \rtl~258_combout\;
\ALT_INV_rtl~257_combout\ <= NOT \rtl~257_combout\;
\ALT_INV_rtl~105_combout\ <= NOT \rtl~105_combout\;
\ULA1|ALT_INV_Mux26~1_combout\ <= NOT \ULA1|Mux26~1_combout\;
\ULA1|ALT_INV_Mux26~0_combout\ <= NOT \ULA1|Mux26~0_combout\;
\ALT_INV_rtl~256_combout\ <= NOT \rtl~256_combout\;
\ALT_INV_rtl~102_combout\ <= NOT \rtl~102_combout\;
\ALT_INV_rtl~255_combout\ <= NOT \rtl~255_combout\;
\ALT_INV_rtl~97_combout\ <= NOT \rtl~97_combout\;
\ULA1|ALT_INV_Mux27~12_combout\ <= NOT \ULA1|Mux27~12_combout\;
\ULA1|ALT_INV_Mux27~11_combout\ <= NOT \ULA1|Mux27~11_combout\;
\ULA1|ALT_INV_Mux27~10_combout\ <= NOT \ULA1|Mux27~10_combout\;
\ULA1|ALT_INV_Mux27~9_combout\ <= NOT \ULA1|Mux27~9_combout\;
\ULA1|ALT_INV_Mux27~8_combout\ <= NOT \ULA1|Mux27~8_combout\;
\ULA1|ALT_INV_Mux21~0_combout\ <= NOT \ULA1|Mux21~0_combout\;
\ULA1|ALT_INV_Mux27~7_combout\ <= NOT \ULA1|Mux27~7_combout\;
\ULA1|ALT_INV_Mux29~35_combout\ <= NOT \ULA1|Mux29~35_combout\;
\ULA1|ALT_INV_Mux27~6_combout\ <= NOT \ULA1|Mux27~6_combout\;
\ULA1|ALT_INV_Mux27~5_combout\ <= NOT \ULA1|Mux27~5_combout\;
\ALT_INV_rtl~254_combout\ <= NOT \rtl~254_combout\;
\ALT_INV_rtl~253_combout\ <= NOT \rtl~253_combout\;
\ALT_INV_rtl~90_combout\ <= NOT \rtl~90_combout\;
\ULA1|ALT_INV_ShiftLeft0~4_combout\ <= NOT \ULA1|ShiftLeft0~4_combout\;
\ULA1|ALT_INV_Mux27~4_combout\ <= NOT \ULA1|Mux27~4_combout\;
\ULA1|ALT_INV_Mux27~3_combout\ <= NOT \ULA1|Mux27~3_combout\;
\ULA1|ALT_INV_Mux27~2_combout\ <= NOT \ULA1|Mux27~2_combout\;
\ULA1|ALT_INV_Mux27~1_combout\ <= NOT \ULA1|Mux27~1_combout\;
\ALT_INV_rtl~252_combout\ <= NOT \rtl~252_combout\;
\ALT_INV_rtl~87_combout\ <= NOT \rtl~87_combout\;
\ULA1|ALT_INV_ShiftLeft1~0_combout\ <= NOT \ULA1|ShiftLeft1~0_combout\;
\ALT_INV_rtl~251_combout\ <= NOT \rtl~251_combout\;
\ULA1|ALT_INV_Mux29~34_combout\ <= NOT \ULA1|Mux29~34_combout\;
\ALT_INV_rtl~82_combout\ <= NOT \rtl~82_combout\;
\ULA1|ALT_INV_Mux28~9_combout\ <= NOT \ULA1|Mux28~9_combout\;
\ULA1|ALT_INV_Mux28~8_combout\ <= NOT \ULA1|Mux28~8_combout\;
\ULA1|ALT_INV_Mux28~7_combout\ <= NOT \ULA1|Mux28~7_combout\;
\ULA1|ALT_INV_Mux28~6_combout\ <= NOT \ULA1|Mux28~6_combout\;
\ULA1|ALT_INV_Mux28~5_combout\ <= NOT \ULA1|Mux28~5_combout\;
\ULA1|ALT_INV_ShiftLeft0~3_combout\ <= NOT \ULA1|ShiftLeft0~3_combout\;
\ALT_INV_rtl~81_combout\ <= NOT \rtl~81_combout\;
\ULA1|ALT_INV_Mux28~4_combout\ <= NOT \ULA1|Mux28~4_combout\;
\ALT_INV_rtl~80_combout\ <= NOT \rtl~80_combout\;
\ULA1|ALT_INV_Mux28~3_combout\ <= NOT \ULA1|Mux28~3_combout\;
\ALT_INV_rtl~79_combout\ <= NOT \rtl~79_combout\;
\ALT_INV_rtl~78_combout\ <= NOT \rtl~78_combout\;
\ALT_INV_rtl~77_combout\ <= NOT \rtl~77_combout\;
\ALT_INV_rtl~76_combout\ <= NOT \rtl~76_combout\;
\ALT_INV_rtl~75_combout\ <= NOT \rtl~75_combout\;
\ALT_INV_rtl~74_combout\ <= NOT \rtl~74_combout\;
\ALT_INV_rtl~73_combout\ <= NOT \rtl~73_combout\;
\ULA1|ALT_INV_Mux28~2_combout\ <= NOT \ULA1|Mux28~2_combout\;
\ULA1|ALT_INV_Mux28~1_combout\ <= NOT \ULA1|Mux28~1_combout\;
\ALT_INV_rtl~72_combout\ <= NOT \rtl~72_combout\;
\ULA1|ALT_INV_ShiftRight1~4_combout\ <= NOT \ULA1|ShiftRight1~4_combout\;
\ALT_INV_rtl~69_combout\ <= NOT \rtl~69_combout\;
\ALT_INV_rtl~70_combout\ <= NOT \rtl~70_combout\;
\ULA1|ALT_INV_ShiftRight1~3_combout\ <= NOT \ULA1|ShiftRight1~3_combout\;
\ALT_INV_rtl~71_combout\ <= NOT \rtl~71_combout\;
\ULA1|ALT_INV_Mux28~0_combout\ <= NOT \ULA1|Mux28~0_combout\;
\ALT_INV_rtl~66_combout\ <= NOT \rtl~66_combout\;
\ALT_INV_rtl~67_combout\ <= NOT \rtl~67_combout\;
\ALT_INV_rtl~68_combout\ <= NOT \rtl~68_combout\;
\ULA1|ALT_INV_Mux29~32_combout\ <= NOT \ULA1|Mux29~32_combout\;
\ULA1|ALT_INV_Mux29~31_combout\ <= NOT \ULA1|Mux29~31_combout\;
\ULA1|ALT_INV_Mux29~30_combout\ <= NOT \ULA1|Mux29~30_combout\;
\ULA1|ALT_INV_Mux29~29_combout\ <= NOT \ULA1|Mux29~29_combout\;
\ULA1|ALT_INV_ShiftLeft0~2_combout\ <= NOT \ULA1|ShiftLeft0~2_combout\;
\ALT_INV_rtl~250_combout\ <= NOT \rtl~250_combout\;
\ULA1|ALT_INV_Mux29~28_combout\ <= NOT \ULA1|Mux29~28_combout\;
\ULA1|ALT_INV_Mux13~0_combout\ <= NOT \ULA1|Mux13~0_combout\;
\ULA1|ALT_INV_ShiftRight2~2_combout\ <= NOT \ULA1|ShiftRight2~2_combout\;
\ULA1|ALT_INV_Mux29~27_combout\ <= NOT \ULA1|Mux29~27_combout\;
\ALT_INV_rtl~61_combout\ <= NOT \rtl~61_combout\;
\ALT_INV_rtl~60_combout\ <= NOT \rtl~60_combout\;
\ALT_INV_rtl~59_combout\ <= NOT \rtl~59_combout\;
\ALT_INV_rtl~58_combout\ <= NOT \rtl~58_combout\;
\ALT_INV_rtl~249_combout\ <= NOT \rtl~249_combout\;
\ALT_INV_rtl~55_combout\ <= NOT \rtl~55_combout\;
\ALT_INV_rtl~54_combout\ <= NOT \rtl~54_combout\;
\ALT_INV_rtl~53_combout\ <= NOT \rtl~53_combout\;
\ULA1|ALT_INV_Mux29~26_combout\ <= NOT \ULA1|Mux29~26_combout\;
\ULA1|ALT_INV_Mux29~25_combout\ <= NOT \ULA1|Mux29~25_combout\;
\ALT_INV_rtl~248_combout\ <= NOT \rtl~248_combout\;
\ULA1|ALT_INV_ShiftRight1~2_combout\ <= NOT \ULA1|ShiftRight1~2_combout\;
\ALT_INV_rtl~44_combout\ <= NOT \rtl~44_combout\;
\ALT_INV_rtl~45_combout\ <= NOT \rtl~45_combout\;
\ALT_INV_rtl~46_combout\ <= NOT \rtl~46_combout\;
\ALT_INV_rtl~247_combout\ <= NOT \rtl~247_combout\;
\ULA1|ALT_INV_Mux29~24_combout\ <= NOT \ULA1|Mux29~24_combout\;
\ALT_INV_rtl~42_combout\ <= NOT \rtl~42_combout\;
\ALT_INV_rtl~43_combout\ <= NOT \rtl~43_combout\;
\ALT_INV_rtl~41_combout\ <= NOT \rtl~41_combout\;
\ULA1|ALT_INV_Mux30~10_combout\ <= NOT \ULA1|Mux30~10_combout\;
\ULA1|ALT_INV_Mux30~9_combout\ <= NOT \ULA1|Mux30~9_combout\;
\ULA1|ALT_INV_Mux29~23_combout\ <= NOT \ULA1|Mux29~23_combout\;
\ULA1|ALT_INV_Mux30~8_combout\ <= NOT \ULA1|Mux30~8_combout\;
\ULA1|ALT_INV_Mux29~22_combout\ <= NOT \ULA1|Mux29~22_combout\;
\ULA1|ALT_INV_Mux27~0_combout\ <= NOT \ULA1|Mux27~0_combout\;
\ULA1|ALT_INV_Mux29~21_combout\ <= NOT \ULA1|Mux29~21_combout\;
\ULA1|ALT_INV_Mux29~20_combout\ <= NOT \ULA1|Mux29~20_combout\;
\ULA1|ALT_INV_Mux30~7_combout\ <= NOT \ULA1|Mux30~7_combout\;
\ULA1|ALT_INV_Mux29~19_combout\ <= NOT \ULA1|Mux29~19_combout\;
\ULA1|ALT_INV_Mux29~18_combout\ <= NOT \ULA1|Mux29~18_combout\;
\ULA1|ALT_INV_Mux30~6_combout\ <= NOT \ULA1|Mux30~6_combout\;
\ULA1|ALT_INV_Mux29~17_combout\ <= NOT \ULA1|Mux29~17_combout\;
\ULA1|ALT_INV_Mux29~16_combout\ <= NOT \ULA1|Mux29~16_combout\;
\ULA1|ALT_INV_Mux29~15_combout\ <= NOT \ULA1|Mux29~15_combout\;
\ULA1|ALT_INV_Mux29~14_combout\ <= NOT \ULA1|Mux29~14_combout\;
\ULA1|ALT_INV_Mux29~13_combout\ <= NOT \ULA1|Mux29~13_combout\;
\ULA1|ALT_INV_Mux29~12_combout\ <= NOT \ULA1|Mux29~12_combout\;
\ULA1|ALT_INV_Mux29~11_combout\ <= NOT \ULA1|Mux29~11_combout\;
\ULA1|ALT_INV_Mux30~5_combout\ <= NOT \ULA1|Mux30~5_combout\;
\ULA1|ALT_INV_Mux29~10_combout\ <= NOT \ULA1|Mux29~10_combout\;
\ULA1|ALT_INV_Mux29~9_combout\ <= NOT \ULA1|Mux29~9_combout\;
\ULA1|ALT_INV_Mux29~8_combout\ <= NOT \ULA1|Mux29~8_combout\;
\ULA1|ALT_INV_ShiftLeft0~1_combout\ <= NOT \ULA1|ShiftLeft0~1_combout\;
\ALT_INV_rtl~246_combout\ <= NOT \rtl~246_combout\;
\ULA1|ALT_INV_Mux30~4_combout\ <= NOT \ULA1|Mux30~4_combout\;
\ULA1|ALT_INV_Mux14~1_combout\ <= NOT \ULA1|Mux14~1_combout\;
\ALT_INV_rtl~245_combout\ <= NOT \rtl~245_combout\;
\ULA1|ALT_INV_Mux30~3_combout\ <= NOT \ULA1|Mux30~3_combout\;
\ULA1|ALT_INV_Mux29~7_combout\ <= NOT \ULA1|Mux29~7_combout\;
\ULA1|ALT_INV_Mux29~6_combout\ <= NOT \ULA1|Mux29~6_combout\;
\ALT_INV_rtl~36_combout\ <= NOT \rtl~36_combout\;
\ALT_INV_rtl~35_combout\ <= NOT \rtl~35_combout\;
\ALT_INV_rtl~34_combout\ <= NOT \rtl~34_combout\;
\ALT_INV_rtl~33_combout\ <= NOT \rtl~33_combout\;
\ALT_INV_rtl~244_combout\ <= NOT \rtl~244_combout\;
\ALT_INV_rtl~28_combout\ <= NOT \rtl~28_combout\;
\ALT_INV_rtl~27_combout\ <= NOT \rtl~27_combout\;
\ALT_INV_rtl~26_combout\ <= NOT \rtl~26_combout\;
\ULA1|ALT_INV_Mux29~5_combout\ <= NOT \ULA1|Mux29~5_combout\;
\ULA1|ALT_INV_Mux30~2_combout\ <= NOT \ULA1|Mux30~2_combout\;
\ULA1|ALT_INV_Mux30~1_combout\ <= NOT \ULA1|Mux30~1_combout\;
\ALT_INV_rtl~243_combout\ <= NOT \rtl~243_combout\;
\ULA1|ALT_INV_Mux29~4_combout\ <= NOT \ULA1|Mux29~4_combout\;
\ULA1|ALT_INV_ShiftRight1~1_combout\ <= NOT \ULA1|ShiftRight1~1_combout\;
\ALT_INV_rtl~21_combout\ <= NOT \rtl~21_combout\;
\ALT_INV_rtl~22_combout\ <= NOT \rtl~22_combout\;
\ALT_INV_rtl~23_combout\ <= NOT \rtl~23_combout\;
\ULA1|ALT_INV_ShiftRight1~0_combout\ <= NOT \ULA1|ShiftRight1~0_combout\;
\ULA1|ALT_INV_Mux30~0_combout\ <= NOT \ULA1|Mux30~0_combout\;
\ALT_INV_rtl~19_combout\ <= NOT \rtl~19_combout\;
\ALT_INV_rtl~20_combout\ <= NOT \rtl~20_combout\;
\ALT_INV_rtl~18_combout\ <= NOT \rtl~18_combout\;
\ULA1|ALT_INV_Mux29~3_combout\ <= NOT \ULA1|Mux29~3_combout\;
\ULA1|ALT_INV_Mux29~2_combout\ <= NOT \ULA1|Mux29~2_combout\;
\ULA1|ALT_INV_Mux31~6_combout\ <= NOT \ULA1|Mux31~6_combout\;
\ULA1|ALT_INV_Mux31~5_combout\ <= NOT \ULA1|Mux31~5_combout\;
\ULA1|ALT_INV_Add0~11_combout\ <= NOT \ULA1|Add0~11_combout\;
\ULA1|ALT_INV_sig_output~5_combout\ <= NOT \ULA1|sig_output~5_combout\;
\ULA1|ALT_INV_sig_output~4_combout\ <= NOT \ULA1|sig_output~4_combout\;
\ULA1|ALT_INV_sig_output~3_combout\ <= NOT \ULA1|sig_output~3_combout\;
\ULA1|ALT_INV_sig_output~2_combout\ <= NOT \ULA1|sig_output~2_combout\;
\ULA1|ALT_INV_ShiftRight0~3_combout\ <= NOT \ULA1|ShiftRight0~3_combout\;
\ULA1|ALT_INV_Mux3~6_combout\ <= NOT \ULA1|Mux3~6_combout\;
\ULA1|ALT_INV_Mux31~4_combout\ <= NOT \ULA1|Mux31~4_combout\;
\ULA1|ALT_INV_Mux31~3_combout\ <= NOT \ULA1|Mux31~3_combout\;
\ULA1|ALT_INV_Mux31~2_combout\ <= NOT \ULA1|Mux31~2_combout\;
\ULA1|ALT_INV_Add0~10_combout\ <= NOT \ULA1|Add0~10_combout\;
\ALT_INV_rtl~14_combout\ <= NOT \rtl~14_combout\;
\ALT_INV_rtl~13_combout\ <= NOT \rtl~13_combout\;
\ALT_INV_rtl~12_combout\ <= NOT \rtl~12_combout\;
\ALT_INV_rtl~11_combout\ <= NOT \rtl~11_combout\;
\ALT_INV_rtl~10_combout\ <= NOT \rtl~10_combout\;
\ULA1|ALT_INV_ShiftRight2~1_combout\ <= NOT \ULA1|ShiftRight2~1_combout\;
\ALT_INV_rtl~15_combout\ <= NOT \rtl~15_combout\;
\ALT_INV_rtl~16_combout\ <= NOT \rtl~16_combout\;
\ALT_INV_rtl~17_combout\ <= NOT \rtl~17_combout\;
\ULA1|ALT_INV_ShiftRight2~0_combout\ <= NOT \ULA1|ShiftRight2~0_combout\;
\ULA1|ALT_INV_Mux3~5_combout\ <= NOT \ULA1|Mux3~5_combout\;
\ULA1|ALT_INV_Add0~9_combout\ <= NOT \ULA1|Add0~9_combout\;
\ALT_INV_rtl~4_combout\ <= NOT \rtl~4_combout\;
\ALT_INV_rtl~3_combout\ <= NOT \rtl~3_combout\;
\ALT_INV_rtl~2_combout\ <= NOT \rtl~2_combout\;
\ALT_INV_rtl~1_combout\ <= NOT \rtl~1_combout\;
\ALT_INV_rtl~0_combout\ <= NOT \rtl~0_combout\;
\ALT_INV_rtl~9_combout\ <= NOT \rtl~9_combout\;
\ALT_INV_rtl~8_combout\ <= NOT \rtl~8_combout\;
\ALT_INV_rtl~7_combout\ <= NOT \rtl~7_combout\;
\ALT_INV_rtl~6_combout\ <= NOT \rtl~6_combout\;
\ALT_INV_rtl~5_combout\ <= NOT \rtl~5_combout\;
\ULA1|ALT_INV_Mux3~4_combout\ <= NOT \ULA1|Mux3~4_combout\;
\ULA1|ALT_INV_ShiftRight0~2_combout\ <= NOT \ULA1|ShiftRight0~2_combout\;
\ULA1|ALT_INV_ShiftRight0~1_combout\ <= NOT \ULA1|ShiftRight0~1_combout\;
\ULA1|ALT_INV_ShiftRight0~0_combout\ <= NOT \ULA1|ShiftRight0~0_combout\;
\ULA1|ALT_INV_sig_output~1_combout\ <= NOT \ULA1|sig_output~1_combout\;
\ULA1|ALT_INV_sig_output~0_combout\ <= NOT \ULA1|sig_output~0_combout\;
\ULA1|ALT_INV_Mux29~1_combout\ <= NOT \ULA1|Mux29~1_combout\;
\ULA1|ALT_INV_Mux3~3_combout\ <= NOT \ULA1|Mux3~3_combout\;
\ULA1|ALT_INV_Mux3~2_combout\ <= NOT \ULA1|Mux3~2_combout\;
\ULA1|ALT_INV_Mux3~1_combout\ <= NOT \ULA1|Mux3~1_combout\;
\ULA1|ALT_INV_Mux3~0_combout\ <= NOT \ULA1|Mux3~0_combout\;
\ULA1|ALT_INV_ShiftLeft0~0_combout\ <= NOT \ULA1|ShiftLeft0~0_combout\;
\ULA1|ALT_INV_Add0~8_combout\ <= NOT \ULA1|Add0~8_combout\;
\ULA1|ALT_INV_Add0~7_combout\ <= NOT \ULA1|Add0~7_combout\;
\ULA1|ALT_INV_Add0~6_combout\ <= NOT \ULA1|Add0~6_combout\;
\ULA1|ALT_INV_Add0~5_combout\ <= NOT \ULA1|Add0~5_combout\;
\ULA1|ALT_INV_LessThan0~31_combout\ <= NOT \ULA1|LessThan0~31_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux2~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux2~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux2~0_combout\;
\PIPE2|ALT_INV_Temp\(71) <= NOT \PIPE2|Temp\(71);
\ULA1|ALT_INV_LessThan0~30_combout\ <= NOT \ULA1|LessThan0~30_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux1~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux1~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux1~0_combout\;
\PIPE2|ALT_INV_Temp\(72) <= NOT \PIPE2|Temp\(72);
\ULA1|ALT_INV_Add0~4_combout\ <= NOT \ULA1|Add0~4_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux0~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux0~0_combout\;
\PIPE2|ALT_INV_Temp\(73) <= NOT \PIPE2|Temp\(73);
\ULA1|ALT_INV_LessThan0~29_combout\ <= NOT \ULA1|LessThan0~29_combout\;
\ULA1|ALT_INV_LessThan0~28_combout\ <= NOT \ULA1|LessThan0~28_combout\;
\ULA1|ALT_INV_LessThan0~27_combout\ <= NOT \ULA1|LessThan0~27_combout\;
\ULA1|ALT_INV_LessThan0~26_combout\ <= NOT \ULA1|LessThan0~26_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux9~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux9~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux9~0_combout\;
\PIPE2|ALT_INV_Temp\(64) <= NOT \PIPE2|Temp\(64);
\ULA1|ALT_INV_LessThan0~25_combout\ <= NOT \ULA1|LessThan0~25_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux7~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux7~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux7~0_combout\;
\ULA1|ALT_INV_LessThan0~24_combout\ <= NOT \ULA1|LessThan0~24_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux5~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux5~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux5~0_combout\;
\PIPE2|ALT_INV_Temp\(68) <= NOT \PIPE2|Temp\(68);
\mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux4~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux4~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux4~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux3~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux3~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux3~0_combout\;
\PIPE2|ALT_INV_Temp\(70) <= NOT \PIPE2|Temp\(70);
\mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux6~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux6~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux6~0_combout\;
\PIPE2|ALT_INV_Temp\(67) <= NOT \PIPE2|Temp\(67);
\mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux8~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux8~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux8~0_combout\;
\PIPE2|ALT_INV_Temp\(65) <= NOT \PIPE2|Temp\(65);
\ULA1|ALT_INV_LessThan0~23_combout\ <= NOT \ULA1|LessThan0~23_combout\;
\ULA1|ALT_INV_LessThan0~22_combout\ <= NOT \ULA1|LessThan0~22_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux12~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux12~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux12~0_combout\;
\PIPE2|ALT_INV_Temp\(61) <= NOT \PIPE2|Temp\(61);
\mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux11~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux11~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux11~0_combout\;
\PIPE2|ALT_INV_Temp\(62) <= NOT \PIPE2|Temp\(62);
\mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux10~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux10~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux10~0_combout\;
\PIPE2|ALT_INV_Temp\(63) <= NOT \PIPE2|Temp\(63);
\ULA1|ALT_INV_LessThan0~21_combout\ <= NOT \ULA1|LessThan0~21_combout\;
\ULA1|ALT_INV_LessThan0~20_combout\ <= NOT \ULA1|LessThan0~20_combout\;
\ULA1|ALT_INV_LessThan0~19_combout\ <= NOT \ULA1|LessThan0~19_combout\;
\ULA1|ALT_INV_LessThan0~18_combout\ <= NOT \ULA1|LessThan0~18_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux16~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux16~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux16~0_combout\;
\PIPE2|ALT_INV_Temp\(57) <= NOT \PIPE2|Temp\(57);
\ULA1|ALT_INV_LessThan0~17_combout\ <= NOT \ULA1|LessThan0~17_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux14~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux14~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux14~0_combout\;
\PIPE2|ALT_INV_Temp\(59) <= NOT \PIPE2|Temp\(59);
\mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux13~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux13~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux13~0_combout\;
\PIPE2|ALT_INV_Temp\(60) <= NOT \PIPE2|Temp\(60);
\mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux15~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux15~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux15~0_combout\;
\PIPE2|ALT_INV_Temp\(58) <= NOT \PIPE2|Temp\(58);
\ULA1|ALT_INV_LessThan0~16_combout\ <= NOT \ULA1|LessThan0~16_combout\;
\ULA1|ALT_INV_LessThan0~15_combout\ <= NOT \ULA1|LessThan0~15_combout\;
\ULA1|ALT_INV_LessThan0~14_combout\ <= NOT \ULA1|LessThan0~14_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux19~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux19~0_combout\;
\PIPE2|ALT_INV_Temp\(54) <= NOT \PIPE2|Temp\(54);
\mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux19~0_combout\;
\ULA1|ALT_INV_LessThan0~13_combout\ <= NOT \ULA1|LessThan0~13_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux18~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux18~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux18~0_combout\;
\controle|igualitario|Flip1|ALT_INV_Temp\(0) <= NOT \controle|igualitario|Flip1|Temp\(0);
\PIPE2|ALT_INV_Temp\(55) <= NOT \PIPE2|Temp\(55);
\ULA1|ALT_INV_LessThan0~12_combout\ <= NOT \ULA1|LessThan0~12_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux17~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux17~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux17~0_combout\;
\PIPE2|ALT_INV_Temp\(22) <= NOT \PIPE2|Temp\(22);
\PIPE2|ALT_INV_Temp\(56) <= NOT \PIPE2|Temp\(56);
\ULA1|ALT_INV_LessThan0~11_combout\ <= NOT \ULA1|LessThan0~11_combout\;
\ULA1|ALT_INV_LessThan0~10_combout\ <= NOT \ULA1|LessThan0~10_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux22~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux20~0_combout\;
\ULA1|ALT_INV_LessThan0~9_combout\ <= NOT \ULA1|LessThan0~9_combout\;
\ULA1|ALT_INV_LessThan0~8_combout\ <= NOT \ULA1|LessThan0~8_combout\;
\ULA1|ALT_INV_LessThan0~7_combout\ <= NOT \ULA1|LessThan0~7_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux23~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux23~0_combout\;
\PIPE2|ALT_INV_Temp\(50) <= NOT \PIPE2|Temp\(50);
\ULA1|ALT_INV_LessThan0~6_combout\ <= NOT \ULA1|LessThan0~6_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux22~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux22~0_combout\;
\PIPE2|ALT_INV_Temp\(51) <= NOT \PIPE2|Temp\(51);
\mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux23~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux21~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux21~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux21~0_combout\;
\ULA1|ALT_INV_LessThan0~5_combout\ <= NOT \ULA1|LessThan0~5_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux20~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux20~0_combout\;
\PIPE2|ALT_INV_Temp\(53) <= NOT \PIPE2|Temp\(53);
\ULA1|ALT_INV_LessThan0~4_combout\ <= NOT \ULA1|LessThan0~4_combout\;
\ULA1|ALT_INV_LessThan0~3_combout\ <= NOT \ULA1|LessThan0~3_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux26~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux26~0_combout\;
\PIPE2|ALT_INV_Temp\(47) <= NOT \PIPE2|Temp\(47);
\mux_IN_ULA_4_2|ALT_INV_Mux25~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux25~0_combout\;
\PIPE2|ALT_INV_Temp\(48) <= NOT \PIPE2|Temp\(48);
\mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux26~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux25~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux24~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux24~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux24~0_combout\;
\PIPE2|ALT_INV_Temp\(49) <= NOT \PIPE2|Temp\(49);
\ULA1|ALT_INV_LessThan0~2_combout\ <= NOT \ULA1|LessThan0~2_combout\;
\ULA1|ALT_INV_LessThan0~1_combout\ <= NOT \ULA1|LessThan0~1_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux28~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux28~0_combout\;
\PIPE2|ALT_INV_Temp\(45) <= NOT \PIPE2|Temp\(45);
\mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux27~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux27~0_combout\;
\PIPE2|ALT_INV_Temp\(46) <= NOT \PIPE2|Temp\(46);
\ULA1|ALT_INV_LessThan0~0_combout\ <= NOT \ULA1|LessThan0~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux30~0_combout\;
\PIPE2|ALT_INV_Temp\(43) <= NOT \PIPE2|Temp\(43);
\mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux30~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux29~0_combout\;
\mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux29~0_combout\;
\PIPE2|ALT_INV_Temp\(44) <= NOT \PIPE2|Temp\(44);
\ULA1|ALT_INV_Mux31~1_combout\ <= NOT \ULA1|Mux31~1_combout\;
\ULA1|ALT_INV_Mux31~0_combout\ <= NOT \ULA1|Mux31~0_combout\;
\ULA1|ALT_INV_Mux29~0_combout\ <= NOT \ULA1|Mux29~0_combout\;
\operaULA|ALT_INV_Mux3~0_combout\ <= NOT \operaULA|Mux3~0_combout\;
\operaULA|ALT_INV_Mux5~0_combout\ <= NOT \operaULA|Mux5~0_combout\;
\operaULA|ALT_INV_Mux1~0_combout\ <= NOT \operaULA|Mux1~0_combout\;
\ULA1|ALT_INV_Mux14~0_combout\ <= NOT \ULA1|Mux14~0_combout\;
\operaULA|ALT_INV_Mux2~0_combout\ <= NOT \operaULA|Mux2~0_combout\;
\mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\ <= NOT \mux_IN_ULA_4_1|Mux31~0_combout\;
\PIPEAUX|ALT_INV_Temp\(3) <= NOT \PIPEAUX|Temp\(3);
\PIPEAUX|ALT_INV_Temp\(2) <= NOT \PIPEAUX|Temp\(2);
\mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\ <= NOT \mux_IN_ULA_4_2|Mux31~0_combout\;
\PIPE2|ALT_INV_Temp\(42) <= NOT \PIPE2|Temp\(42);
\PIPEAUX|ALT_INV_Temp\(1) <= NOT \PIPEAUX|Temp\(1);
\PIPEAUX|ALT_INV_Temp\(0) <= NOT \PIPEAUX|Temp\(0);
\operaULA|ALT_INV_Mux4~0_combout\ <= NOT \operaULA|Mux4~0_combout\;
\operaULA|ALT_INV_Mux7~0_combout\ <= NOT \operaULA|Mux7~0_combout\;
\PIPE2|ALT_INV_Temp\(140) <= NOT \PIPE2|Temp\(140);
\PIPE2|ALT_INV_Temp\(145) <= NOT \PIPE2|Temp\(145);
\operaULA|ALT_INV_Mux0~0_combout\ <= NOT \operaULA|Mux0~0_combout\;
\PIPE2|ALT_INV_Temp\(15) <= NOT \PIPE2|Temp\(15);
\PIPE2|ALT_INV_Temp\(12) <= NOT \PIPE2|Temp\(12);
\PIPE2|ALT_INV_Temp\(11) <= NOT \PIPE2|Temp\(11);
\PIPE2|ALT_INV_Temp\(10) <= NOT \PIPE2|Temp\(10);
\PIPE3|ALT_INV_Temp\(68) <= NOT \PIPE3|Temp\(68);
\PIPE3|ALT_INV_Temp\(67) <= NOT \PIPE3|Temp\(67);
\PIPE3|ALT_INV_Temp\(66) <= NOT \PIPE3|Temp\(66);
\PIPE3|ALT_INV_Temp\(65) <= NOT \PIPE3|Temp\(65);
\PIPE3|ALT_INV_Temp\(64) <= NOT \PIPE3|Temp\(64);
\PIPE3|ALT_INV_Temp\(63) <= NOT \PIPE3|Temp\(63);
\PIPE3|ALT_INV_Temp\(62) <= NOT \PIPE3|Temp\(62);
\PIPE3|ALT_INV_Temp\(61) <= NOT \PIPE3|Temp\(61);
\PIPE3|ALT_INV_Temp\(60) <= NOT \PIPE3|Temp\(60);
\PIPE3|ALT_INV_Temp\(59) <= NOT \PIPE3|Temp\(59);
\PIPE3|ALT_INV_Temp\(58) <= NOT \PIPE3|Temp\(58);
\PIPE3|ALT_INV_Temp\(57) <= NOT \PIPE3|Temp\(57);
\PIPE3|ALT_INV_Temp\(56) <= NOT \PIPE3|Temp\(56);
\PIPE3|ALT_INV_Temp\(55) <= NOT \PIPE3|Temp\(55);
\PIPE3|ALT_INV_Temp\(54) <= NOT \PIPE3|Temp\(54);
\PIPE3|ALT_INV_Temp\(53) <= NOT \PIPE3|Temp\(53);
\PIPE3|ALT_INV_Temp\(52) <= NOT \PIPE3|Temp\(52);
\PIPE3|ALT_INV_Temp\(51) <= NOT \PIPE3|Temp\(51);
\PIPE3|ALT_INV_Temp\(50) <= NOT \PIPE3|Temp\(50);
\PIPE3|ALT_INV_Temp\(49) <= NOT \PIPE3|Temp\(49);
\PIPE3|ALT_INV_Temp\(48) <= NOT \PIPE3|Temp\(48);
\PIPE3|ALT_INV_Temp\(47) <= NOT \PIPE3|Temp\(47);
\PIPE3|ALT_INV_Temp\(46) <= NOT \PIPE3|Temp\(46);
\PIPE3|ALT_INV_Temp\(45) <= NOT \PIPE3|Temp\(45);
\PIPE3|ALT_INV_Temp\(44) <= NOT \PIPE3|Temp\(44);
\PIPE3|ALT_INV_Temp\(43) <= NOT \PIPE3|Temp\(43);
\PIPE3|ALT_INV_Temp\(42) <= NOT \PIPE3|Temp\(42);
\PIPE3|ALT_INV_Temp\(41) <= NOT \PIPE3|Temp\(41);
\PIPE3|ALT_INV_Temp\(40) <= NOT \PIPE3|Temp\(40);
\PIPE3|ALT_INV_Temp\(39) <= NOT \PIPE3|Temp\(39);
\PIPE3|ALT_INV_Temp\(38) <= NOT \PIPE3|Temp\(38);
\PIPE3|ALT_INV_Temp\(37) <= NOT \PIPE3|Temp\(37);
\muxEscReg2|ALT_INV_X[31]~31_combout\ <= NOT \muxEscReg2|X[31]~31_combout\;
\PIPE4|ALT_INV_Temp\(36) <= NOT \PIPE4|Temp\(36);
\PIPE4|ALT_INV_Temp\(68) <= NOT \PIPE4|Temp\(68);
\muxEscReg2|ALT_INV_X[30]~30_combout\ <= NOT \muxEscReg2|X[30]~30_combout\;
\PIPE4|ALT_INV_Temp\(35) <= NOT \PIPE4|Temp\(35);
\PIPE4|ALT_INV_Temp\(67) <= NOT \PIPE4|Temp\(67);
\muxEscReg2|ALT_INV_X[29]~29_combout\ <= NOT \muxEscReg2|X[29]~29_combout\;
\PIPE4|ALT_INV_Temp\(34) <= NOT \PIPE4|Temp\(34);
\PIPE4|ALT_INV_Temp\(66) <= NOT \PIPE4|Temp\(66);
\muxEscReg2|ALT_INV_X[28]~28_combout\ <= NOT \muxEscReg2|X[28]~28_combout\;
\PIPE4|ALT_INV_Temp\(33) <= NOT \PIPE4|Temp\(33);
\PIPE4|ALT_INV_Temp\(65) <= NOT \PIPE4|Temp\(65);
\muxEscReg2|ALT_INV_X[27]~27_combout\ <= NOT \muxEscReg2|X[27]~27_combout\;
\PIPE4|ALT_INV_Temp\(32) <= NOT \PIPE4|Temp\(32);
\PIPE4|ALT_INV_Temp\(64) <= NOT \PIPE4|Temp\(64);
\muxEscReg2|ALT_INV_X[26]~26_combout\ <= NOT \muxEscReg2|X[26]~26_combout\;
\PIPE4|ALT_INV_Temp\(31) <= NOT \PIPE4|Temp\(31);
\PIPE4|ALT_INV_Temp\(63) <= NOT \PIPE4|Temp\(63);
\muxEscReg2|ALT_INV_X[25]~25_combout\ <= NOT \muxEscReg2|X[25]~25_combout\;
\PIPE4|ALT_INV_Temp\(30) <= NOT \PIPE4|Temp\(30);
\PIPE4|ALT_INV_Temp\(62) <= NOT \PIPE4|Temp\(62);
\muxEscReg2|ALT_INV_X[24]~24_combout\ <= NOT \muxEscReg2|X[24]~24_combout\;
\PIPE4|ALT_INV_Temp\(29) <= NOT \PIPE4|Temp\(29);
\PIPE4|ALT_INV_Temp\(61) <= NOT \PIPE4|Temp\(61);
\muxEscReg2|ALT_INV_X[23]~23_combout\ <= NOT \muxEscReg2|X[23]~23_combout\;
\PIPE4|ALT_INV_Temp\(28) <= NOT \PIPE4|Temp\(28);
\PIPE4|ALT_INV_Temp\(60) <= NOT \PIPE4|Temp\(60);
\muxEscReg2|ALT_INV_X[22]~22_combout\ <= NOT \muxEscReg2|X[22]~22_combout\;
\PIPE4|ALT_INV_Temp\(27) <= NOT \PIPE4|Temp\(27);
\PIPE4|ALT_INV_Temp\(59) <= NOT \PIPE4|Temp\(59);
\muxEscReg2|ALT_INV_X[21]~21_combout\ <= NOT \muxEscReg2|X[21]~21_combout\;
\PIPE4|ALT_INV_Temp\(26) <= NOT \PIPE4|Temp\(26);
\PIPE4|ALT_INV_Temp\(58) <= NOT \PIPE4|Temp\(58);
\muxEscReg2|ALT_INV_X[20]~20_combout\ <= NOT \muxEscReg2|X[20]~20_combout\;
\PIPE4|ALT_INV_Temp\(25) <= NOT \PIPE4|Temp\(25);
\PIPE4|ALT_INV_Temp\(57) <= NOT \PIPE4|Temp\(57);
\muxEscReg2|ALT_INV_X[19]~19_combout\ <= NOT \muxEscReg2|X[19]~19_combout\;
\PIPE4|ALT_INV_Temp\(24) <= NOT \PIPE4|Temp\(24);
\PIPE4|ALT_INV_Temp\(56) <= NOT \PIPE4|Temp\(56);
\muxEscReg2|ALT_INV_X[18]~18_combout\ <= NOT \muxEscReg2|X[18]~18_combout\;
\PIPE4|ALT_INV_Temp\(23) <= NOT \PIPE4|Temp\(23);
\PIPE4|ALT_INV_Temp\(55) <= NOT \PIPE4|Temp\(55);
\muxEscReg2|ALT_INV_X[17]~17_combout\ <= NOT \muxEscReg2|X[17]~17_combout\;
\PIPE4|ALT_INV_Temp\(22) <= NOT \PIPE4|Temp\(22);
\PIPE4|ALT_INV_Temp\(54) <= NOT \PIPE4|Temp\(54);
\muxEscReg2|ALT_INV_X[16]~16_combout\ <= NOT \muxEscReg2|X[16]~16_combout\;
\PIPE4|ALT_INV_Temp\(21) <= NOT \PIPE4|Temp\(21);
\PIPE4|ALT_INV_Temp\(53) <= NOT \PIPE4|Temp\(53);
\muxEscReg2|ALT_INV_X[15]~15_combout\ <= NOT \muxEscReg2|X[15]~15_combout\;
\PIPE4|ALT_INV_Temp\(20) <= NOT \PIPE4|Temp\(20);
\PIPE4|ALT_INV_Temp\(52) <= NOT \PIPE4|Temp\(52);
\muxEscReg2|ALT_INV_X[14]~14_combout\ <= NOT \muxEscReg2|X[14]~14_combout\;
\PIPE4|ALT_INV_Temp\(19) <= NOT \PIPE4|Temp\(19);
\PIPE4|ALT_INV_Temp\(51) <= NOT \PIPE4|Temp\(51);
\muxEscReg2|ALT_INV_X[13]~13_combout\ <= NOT \muxEscReg2|X[13]~13_combout\;
\PIPE4|ALT_INV_Temp\(18) <= NOT \PIPE4|Temp\(18);
\PIPE4|ALT_INV_Temp\(50) <= NOT \PIPE4|Temp\(50);
\muxEscReg2|ALT_INV_X[12]~12_combout\ <= NOT \muxEscReg2|X[12]~12_combout\;
\PIPE4|ALT_INV_Temp\(17) <= NOT \PIPE4|Temp\(17);
\PIPE4|ALT_INV_Temp\(49) <= NOT \PIPE4|Temp\(49);
\muxEscReg2|ALT_INV_X[11]~11_combout\ <= NOT \muxEscReg2|X[11]~11_combout\;
\PIPE4|ALT_INV_Temp\(16) <= NOT \PIPE4|Temp\(16);
\PIPE4|ALT_INV_Temp\(48) <= NOT \PIPE4|Temp\(48);
\muxEscReg2|ALT_INV_X[10]~10_combout\ <= NOT \muxEscReg2|X[10]~10_combout\;
\PIPE4|ALT_INV_Temp\(15) <= NOT \PIPE4|Temp\(15);
\PIPE4|ALT_INV_Temp\(47) <= NOT \PIPE4|Temp\(47);
\muxEscReg2|ALT_INV_X[9]~9_combout\ <= NOT \muxEscReg2|X[9]~9_combout\;
\PIPE4|ALT_INV_Temp\(14) <= NOT \PIPE4|Temp\(14);
\PIPE4|ALT_INV_Temp\(46) <= NOT \PIPE4|Temp\(46);
\muxEscReg2|ALT_INV_X[8]~8_combout\ <= NOT \muxEscReg2|X[8]~8_combout\;
\PIPE4|ALT_INV_Temp\(13) <= NOT \PIPE4|Temp\(13);
\PIPE4|ALT_INV_Temp\(45) <= NOT \PIPE4|Temp\(45);
\muxEscReg2|ALT_INV_X[7]~7_combout\ <= NOT \muxEscReg2|X[7]~7_combout\;
\PIPE4|ALT_INV_Temp\(12) <= NOT \PIPE4|Temp\(12);
\PIPE4|ALT_INV_Temp\(44) <= NOT \PIPE4|Temp\(44);
\muxEscReg2|ALT_INV_X[6]~6_combout\ <= NOT \muxEscReg2|X[6]~6_combout\;
\PIPE4|ALT_INV_Temp\(11) <= NOT \PIPE4|Temp\(11);
\PIPE4|ALT_INV_Temp\(43) <= NOT \PIPE4|Temp\(43);
\muxEscReg2|ALT_INV_X[5]~5_combout\ <= NOT \muxEscReg2|X[5]~5_combout\;
\PIPE4|ALT_INV_Temp\(10) <= NOT \PIPE4|Temp\(10);
\PIPE4|ALT_INV_Temp\(42) <= NOT \PIPE4|Temp\(42);
\muxEscReg2|ALT_INV_X[4]~4_combout\ <= NOT \muxEscReg2|X[4]~4_combout\;
\PIPE4|ALT_INV_Temp\(9) <= NOT \PIPE4|Temp\(9);
\PIPE4|ALT_INV_Temp\(41) <= NOT \PIPE4|Temp\(41);
\muxEscReg2|ALT_INV_X[3]~3_combout\ <= NOT \muxEscReg2|X[3]~3_combout\;
\PIPE4|ALT_INV_Temp\(8) <= NOT \PIPE4|Temp\(8);
\PIPE4|ALT_INV_Temp\(40) <= NOT \PIPE4|Temp\(40);
\muxEscReg2|ALT_INV_X[2]~2_combout\ <= NOT \muxEscReg2|X[2]~2_combout\;
\PIPE4|ALT_INV_Temp\(7) <= NOT \PIPE4|Temp\(7);
\PIPE4|ALT_INV_Temp\(39) <= NOT \PIPE4|Temp\(39);
\muxEscReg2|ALT_INV_X[1]~1_combout\ <= NOT \muxEscReg2|X[1]~1_combout\;
\PIPE4|ALT_INV_Temp\(6) <= NOT \PIPE4|Temp\(6);
\PIPE4|ALT_INV_Temp\(38) <= NOT \PIPE4|Temp\(38);
\muxEscReg2|ALT_INV_X[0]~0_combout\ <= NOT \muxEscReg2|X[0]~0_combout\;
\PIPE4|ALT_INV_Temp\(5) <= NOT \PIPE4|Temp\(5);
\PIPE4|ALT_INV_Temp\(37) <= NOT \PIPE4|Temp\(37);
\PIPE4|ALT_INV_Temp\(70) <= NOT \PIPE4|Temp\(70);
\ULA1|ALT_INV_Mux31~7_combout\ <= NOT \ULA1|Mux31~7_combout\;
\ULA1|ALT_INV_ShiftRight0~6_combout\ <= NOT \ULA1|ShiftRight0~6_combout\;
\ALT_INV_rtl~278_combout\ <= NOT \rtl~278_combout\;
\ULA1|ALT_INV_Mux22~6_combout\ <= NOT \ULA1|Mux22~6_combout\;
\ULA1|ALT_INV_Mux21~12_combout\ <= NOT \ULA1|Mux21~12_combout\;
\ULA1|ALT_INV_Mux20~8_combout\ <= NOT \ULA1|Mux20~8_combout\;
\ULA1|ALT_INV_Mux16~6_combout\ <= NOT \ULA1|Mux16~6_combout\;
\ULA1|ALT_INV_Mux16~2_combout\ <= NOT \ULA1|Mux16~2_combout\;
\ULA1|ALT_INV_Mux4~7_combout\ <= NOT \ULA1|Mux4~7_combout\;
\ULA1|ALT_INV_Mux3~29_combout\ <= NOT \ULA1|Mux3~29_combout\;
\ULA1|ALT_INV_Mux0~4_combout\ <= NOT \ULA1|Mux0~4_combout\;
\PCP4|ALT_INV_Add0~37_sumout\ <= NOT \PCP4|Add0~37_sumout\;
\PCP4|ALT_INV_Add0~33_sumout\ <= NOT \PCP4|Add0~33_sumout\;
\PCP4|ALT_INV_Add0~29_sumout\ <= NOT \PCP4|Add0~29_sumout\;
\PCP4|ALT_INV_Add0~25_sumout\ <= NOT \PCP4|Add0~25_sumout\;
\PCP4|ALT_INV_Add0~21_sumout\ <= NOT \PCP4|Add0~21_sumout\;
\PCP4|ALT_INV_Add0~17_sumout\ <= NOT \PCP4|Add0~17_sumout\;
\PCP4|ALT_INV_Add0~5_sumout\ <= NOT \PCP4|Add0~5_sumout\;
\ULA1|ALT_INV_Add0~150_sumout\ <= NOT \ULA1|Add0~150_sumout\;
\PC1|ALT_INV_Temp\(7) <= NOT \PC1|Temp\(7);
\PC1|ALT_INV_Temp\(8) <= NOT \PC1|Temp\(8);
\PC1|ALT_INV_Temp\(9) <= NOT \PC1|Temp\(9);
\PC1|ALT_INV_Temp\(10) <= NOT \PC1|Temp\(10);
\PC1|ALT_INV_Temp\(11) <= NOT \PC1|Temp\(11);
\PC1|ALT_INV_Temp\(6) <= NOT \PC1|Temp\(6);
\PC1|ALT_INV_Temp\(4) <= NOT \PC1|Temp\(4);
\PC1|ALT_INV_Temp\(3) <= NOT \PC1|Temp\(3);
\PC1|ALT_INV_Temp\(2) <= NOT \PC1|Temp\(2);
\PC1|ALT_INV_Temp\(5) <= NOT \PC1|Temp\(5);
\ULA1|ALT_INV_Mux0~0_combout\ <= NOT \ULA1|Mux0~0_combout\;
\ULA1|ALT_INV_Add0~137_sumout\ <= NOT \ULA1|Add0~137_sumout\;
\ULA1|ALT_INV_Add0~133_sumout\ <= NOT \ULA1|Add0~133_sumout\;
\ULA1|ALT_INV_Add0~129_sumout\ <= NOT \ULA1|Add0~129_sumout\;
\ULA1|ALT_INV_Add0~125_sumout\ <= NOT \ULA1|Add0~125_sumout\;
\ULA1|ALT_INV_Add0~121_sumout\ <= NOT \ULA1|Add0~121_sumout\;
\ULA1|ALT_INV_Add0~117_sumout\ <= NOT \ULA1|Add0~117_sumout\;
\ULA1|ALT_INV_Add0~113_sumout\ <= NOT \ULA1|Add0~113_sumout\;
\ULA1|ALT_INV_Add0~109_sumout\ <= NOT \ULA1|Add0~109_sumout\;
\ULA1|ALT_INV_Add0~105_sumout\ <= NOT \ULA1|Add0~105_sumout\;
\ULA1|ALT_INV_Add0~101_sumout\ <= NOT \ULA1|Add0~101_sumout\;
\ULA1|ALT_INV_Add0~97_sumout\ <= NOT \ULA1|Add0~97_sumout\;
\ULA1|ALT_INV_Add0~93_sumout\ <= NOT \ULA1|Add0~93_sumout\;
\ULA1|ALT_INV_Add0~89_sumout\ <= NOT \ULA1|Add0~89_sumout\;
\ULA1|ALT_INV_Add0~85_sumout\ <= NOT \ULA1|Add0~85_sumout\;
\ULA1|ALT_INV_Add0~76_sumout\ <= NOT \ULA1|Add0~76_sumout\;
\ULA1|ALT_INV_Add0~69_sumout\ <= NOT \ULA1|Add0~69_sumout\;
\ULA1|ALT_INV_Add0~65_sumout\ <= NOT \ULA1|Add0~65_sumout\;
\ULA1|ALT_INV_Add0~61_sumout\ <= NOT \ULA1|Add0~61_sumout\;
\ULA1|ALT_INV_Add0~57_sumout\ <= NOT \ULA1|Add0~57_sumout\;
\ULA1|ALT_INV_Add0~53_sumout\ <= NOT \ULA1|Add0~53_sumout\;
\ULA1|ALT_INV_Add0~49_sumout\ <= NOT \ULA1|Add0~49_sumout\;
\ULA1|ALT_INV_Add0~45_sumout\ <= NOT \ULA1|Add0~45_sumout\;
\ULA1|ALT_INV_Add0~41_sumout\ <= NOT \ULA1|Add0~41_sumout\;
\ULA1|ALT_INV_Add0~37_sumout\ <= NOT \ULA1|Add0~37_sumout\;
\ULA1|ALT_INV_Add0~33_sumout\ <= NOT \ULA1|Add0~33_sumout\;
\ULA1|ALT_INV_Add0~29_sumout\ <= NOT \ULA1|Add0~29_sumout\;
\ULA1|ALT_INV_Add0~25_sumout\ <= NOT \ULA1|Add0~25_sumout\;
\ULA1|ALT_INV_Add0~21_sumout\ <= NOT \ULA1|Add0~21_sumout\;
\ULA1|ALT_INV_Add0~17_sumout\ <= NOT \ULA1|Add0~17_sumout\;
\ULA1|ALT_INV_Add0~13_sumout\ <= NOT \ULA1|Add0~13_sumout\;
\ULA1|ALT_INV_Add2~129_sumout\ <= NOT \ULA1|Add2~129_sumout\;
\ULA1|ALT_INV_Add2~125_sumout\ <= NOT \ULA1|Add2~125_sumout\;
\ULA1|ALT_INV_Add2~121_sumout\ <= NOT \ULA1|Add2~121_sumout\;
\ULA1|ALT_INV_Add2~117_sumout\ <= NOT \ULA1|Add2~117_sumout\;
\ULA1|ALT_INV_Add2~113_sumout\ <= NOT \ULA1|Add2~113_sumout\;
\ULA1|ALT_INV_Add2~109_sumout\ <= NOT \ULA1|Add2~109_sumout\;
\ULA1|ALT_INV_Add2~105_sumout\ <= NOT \ULA1|Add2~105_sumout\;
\ULA1|ALT_INV_Add2~101_sumout\ <= NOT \ULA1|Add2~101_sumout\;
\ULA1|ALT_INV_Add2~97_sumout\ <= NOT \ULA1|Add2~97_sumout\;
\ULA1|ALT_INV_Add2~93_sumout\ <= NOT \ULA1|Add2~93_sumout\;
\ULA1|ALT_INV_Add2~89_sumout\ <= NOT \ULA1|Add2~89_sumout\;
\ULA1|ALT_INV_Add2~85_sumout\ <= NOT \ULA1|Add2~85_sumout\;
\ULA1|ALT_INV_Add2~81_sumout\ <= NOT \ULA1|Add2~81_sumout\;
\ULA1|ALT_INV_Add2~77_sumout\ <= NOT \ULA1|Add2~77_sumout\;
\ULA1|ALT_INV_Add2~73_sumout\ <= NOT \ULA1|Add2~73_sumout\;
\ULA1|ALT_INV_Add2~69_sumout\ <= NOT \ULA1|Add2~69_sumout\;
\ULA1|ALT_INV_Add2~65_sumout\ <= NOT \ULA1|Add2~65_sumout\;
\ULA1|ALT_INV_Add2~61_sumout\ <= NOT \ULA1|Add2~61_sumout\;
\ULA1|ALT_INV_Add2~57_sumout\ <= NOT \ULA1|Add2~57_sumout\;
\ULA1|ALT_INV_Add2~53_sumout\ <= NOT \ULA1|Add2~53_sumout\;
\ULA1|ALT_INV_Add2~49_sumout\ <= NOT \ULA1|Add2~49_sumout\;
\ULA1|ALT_INV_Add2~45_sumout\ <= NOT \ULA1|Add2~45_sumout\;
\ULA1|ALT_INV_Add2~41_sumout\ <= NOT \ULA1|Add2~41_sumout\;
\ULA1|ALT_INV_Add2~37_sumout\ <= NOT \ULA1|Add2~37_sumout\;
\ULA1|ALT_INV_Add2~33_sumout\ <= NOT \ULA1|Add2~33_sumout\;
\ULA1|ALT_INV_Add2~29_sumout\ <= NOT \ULA1|Add2~29_sumout\;
\ULA1|ALT_INV_Add2~25_sumout\ <= NOT \ULA1|Add2~25_sumout\;
\ULA1|ALT_INV_Add2~21_sumout\ <= NOT \ULA1|Add2~21_sumout\;
\ULA1|ALT_INV_Add2~17_sumout\ <= NOT \ULA1|Add2~17_sumout\;
\ULA1|ALT_INV_Add2~13_sumout\ <= NOT \ULA1|Add2~13_sumout\;
\ULA1|ALT_INV_Add2~9_sumout\ <= NOT \ULA1|Add2~9_sumout\;
\ULA1|ALT_INV_Add2~5_sumout\ <= NOT \ULA1|Add2~5_sumout\;
\ULA1|ALT_INV_Add2~1_sumout\ <= NOT \ULA1|Add2~1_sumout\;
\PIPE2|ALT_INV_Temp\(103) <= NOT \PIPE2|Temp\(103);
\PIPE2|ALT_INV_Temp\(104) <= NOT \PIPE2|Temp\(104);
\PIPE2|ALT_INV_Temp\(105) <= NOT \PIPE2|Temp\(105);
\PIPE2|ALT_INV_Temp\(96) <= NOT \PIPE2|Temp\(96);
\PIPE2|ALT_INV_Temp\(98) <= NOT \PIPE2|Temp\(98);
\PIPE2|ALT_INV_Temp\(100) <= NOT \PIPE2|Temp\(100);
\PIPE2|ALT_INV_Temp\(101) <= NOT \PIPE2|Temp\(101);
\PIPE2|ALT_INV_Temp\(102) <= NOT \PIPE2|Temp\(102);
\PIPE2|ALT_INV_Temp\(99) <= NOT \PIPE2|Temp\(99);
\PIPE2|ALT_INV_Temp\(97) <= NOT \PIPE2|Temp\(97);
\PIPE2|ALT_INV_Temp\(93) <= NOT \PIPE2|Temp\(93);
\PIPE2|ALT_INV_Temp\(94) <= NOT \PIPE2|Temp\(94);
\PIPE2|ALT_INV_Temp\(95) <= NOT \PIPE2|Temp\(95);
\PIPE2|ALT_INV_Temp\(89) <= NOT \PIPE2|Temp\(89);
\PIPE2|ALT_INV_Temp\(91) <= NOT \PIPE2|Temp\(91);
\PIPE2|ALT_INV_Temp\(92) <= NOT \PIPE2|Temp\(92);
\PIPE2|ALT_INV_Temp\(90) <= NOT \PIPE2|Temp\(90);
\PIPE2|ALT_INV_Temp\(86) <= NOT \PIPE2|Temp\(86);
\PIPE2|ALT_INV_Temp\(87) <= NOT \PIPE2|Temp\(87);
\PIPE2|ALT_INV_Temp\(88) <= NOT \PIPE2|Temp\(88);
\PIPE2|ALT_INV_Temp\(83) <= NOT \PIPE2|Temp\(83);
\PIPE2|ALT_INV_Temp\(82) <= NOT \PIPE2|Temp\(82);
\PIPE2|ALT_INV_Temp\(84) <= NOT \PIPE2|Temp\(84);
\PIPE2|ALT_INV_Temp\(85) <= NOT \PIPE2|Temp\(85);
\PIPE2|ALT_INV_Temp\(79) <= NOT \PIPE2|Temp\(79);
\PIPE2|ALT_INV_Temp\(80) <= NOT \PIPE2|Temp\(80);
\PIPE2|ALT_INV_Temp\(81) <= NOT \PIPE2|Temp\(81);
\PIPE2|ALT_INV_Temp\(77) <= NOT \PIPE2|Temp\(77);
\PIPE2|ALT_INV_Temp\(78) <= NOT \PIPE2|Temp\(78);
\PIPE2|ALT_INV_Temp\(75) <= NOT \PIPE2|Temp\(75);
\PIPE2|ALT_INV_Temp\(76) <= NOT \PIPE2|Temp\(76);
\PIPE2|ALT_INV_Temp\(74) <= NOT \PIPE2|Temp\(74);
\memD|altsyncram_component|auto_generated|ALT_INV_q_a\(31) <= NOT \memD|altsyncram_component|auto_generated|q_a\(31);
\memD|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \memD|altsyncram_component|auto_generated|q_a\(15);
\ULA1|ALT_INV_Add0~1_sumout\ <= NOT \ULA1|Add0~1_sumout\;

-- Location: IOOBUF_X72_Y0_N19
\outs[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_outs(0));

-- Location: IOOBUF_X89_Y36_N5
\outs[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_outs(1));

-- Location: IOOBUF_X64_Y0_N36
\outs[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_outs(2));

-- Location: IOOBUF_X89_Y37_N39
\outs[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_outs(3));

-- Location: IOOBUF_X89_Y37_N5
\outs[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_outs(4));

-- Location: IOOBUF_X89_Y6_N22
\outs[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_outs(5));

-- Location: IOOBUF_X89_Y38_N39
\outs[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_outs(6));

-- Location: IOOBUF_X89_Y36_N22
\outs[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[7]~7_combout\,
	devoe => ww_devoe,
	o => ww_outs(7));

-- Location: IOOBUF_X89_Y6_N56
\outs[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[8]~8_combout\,
	devoe => ww_devoe,
	o => ww_outs(8));

-- Location: IOOBUF_X89_Y9_N56
\outs[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[9]~9_combout\,
	devoe => ww_devoe,
	o => ww_outs(9));

-- Location: IOOBUF_X89_Y37_N56
\outs[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[10]~10_combout\,
	devoe => ww_devoe,
	o => ww_outs(10));

-- Location: IOOBUF_X89_Y8_N39
\outs[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[11]~11_combout\,
	devoe => ww_devoe,
	o => ww_outs(11));

-- Location: IOOBUF_X64_Y0_N53
\outs[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[12]~12_combout\,
	devoe => ww_devoe,
	o => ww_outs(12));

-- Location: IOOBUF_X89_Y35_N96
\outs[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[13]~13_combout\,
	devoe => ww_devoe,
	o => ww_outs(13));

-- Location: IOOBUF_X89_Y8_N22
\outs[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[14]~14_combout\,
	devoe => ww_devoe,
	o => ww_outs(14));

-- Location: IOOBUF_X89_Y35_N79
\outs[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[15]~15_combout\,
	devoe => ww_devoe,
	o => ww_outs(15));

-- Location: IOOBUF_X89_Y37_N22
\outs[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[16]~16_combout\,
	devoe => ww_devoe,
	o => ww_outs(16));

-- Location: IOOBUF_X89_Y9_N22
\outs[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[17]~17_combout\,
	devoe => ww_devoe,
	o => ww_outs(17));

-- Location: IOOBUF_X89_Y38_N56
\outs[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[18]~18_combout\,
	devoe => ww_devoe,
	o => ww_outs(18));

-- Location: IOOBUF_X89_Y36_N39
\outs[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[19]~19_combout\,
	devoe => ww_devoe,
	o => ww_outs(19));

-- Location: IOOBUF_X64_Y0_N19
\outs[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[20]~20_combout\,
	devoe => ww_devoe,
	o => ww_outs(20));

-- Location: IOOBUF_X89_Y36_N56
\outs[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[21]~21_combout\,
	devoe => ww_devoe,
	o => ww_outs(21));

-- Location: IOOBUF_X89_Y6_N5
\outs[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[22]~22_combout\,
	devoe => ww_devoe,
	o => ww_outs(22));

-- Location: IOOBUF_X89_Y9_N39
\outs[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[23]~23_combout\,
	devoe => ww_devoe,
	o => ww_outs(23));

-- Location: IOOBUF_X89_Y38_N5
\outs[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[24]~24_combout\,
	devoe => ww_devoe,
	o => ww_outs(24));

-- Location: IOOBUF_X89_Y6_N39
\outs[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[25]~25_combout\,
	devoe => ww_devoe,
	o => ww_outs(25));

-- Location: IOOBUF_X89_Y8_N56
\outs[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[26]~26_combout\,
	devoe => ww_devoe,
	o => ww_outs(26));

-- Location: IOOBUF_X72_Y0_N53
\outs[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[27]~27_combout\,
	devoe => ww_devoe,
	o => ww_outs(27));

-- Location: IOOBUF_X64_Y0_N2
\outs[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[28]~28_combout\,
	devoe => ww_devoe,
	o => ww_outs(28));

-- Location: IOOBUF_X89_Y9_N5
\outs[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[29]~29_combout\,
	devoe => ww_devoe,
	o => ww_outs(29));

-- Location: IOOBUF_X89_Y8_N5
\outs[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[30]~30_combout\,
	devoe => ww_devoe,
	o => ww_outs(30));

-- Location: IOOBUF_X89_Y38_N22
\outs[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \muxEscReg2|X[31]~31_combout\,
	devoe => ww_devoe,
	o => ww_outs(31));

-- Location: IOIBUF_X89_Y35_N44
\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G10
\clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clk~input_o\,
	outclk => \clk~inputCLKENA0_outclk\);

-- Location: MLABCELL_X82_Y39_N0
\PCP4|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \PCP4|Add0~5_sumout\ = SUM(( \PC1|Temp\(2) ) + ( VCC ) + ( !VCC ))
-- \PCP4|Add0~6\ = CARRY(( \PC1|Temp\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC1|ALT_INV_Temp\(2),
	cin => GND,
	sumout => \PCP4|Add0~5_sumout\,
	cout => \PCP4|Add0~6\);

-- Location: MLABCELL_X82_Y39_N54
\PC1|Temp[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC1|Temp[2]~feeder_combout\ = \PCP4|Add0~5_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCP4|ALT_INV_Add0~5_sumout\,
	combout => \PC1|Temp[2]~feeder_combout\);

-- Location: IOIBUF_X89_Y35_N61
\rst~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst,
	o => \rst~input_o\);

-- Location: CLKCTRL_G8
\rst~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \rst~input_o\,
	outclk => \rst~inputCLKENA0_outclk\);

-- Location: FF_X81_Y37_N13
\PIPE1|Temp[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PCP4|Add0~5_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(34));

-- Location: FF_X81_Y37_N49
\PIPE2|Temp[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(34),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(108));

-- Location: LABCELL_X83_Y39_N6
\PIPE1|Temp[40]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE1|Temp[40]~feeder_combout\ = ( \PCP4|Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PCP4|ALT_INV_Add0~33_sumout\,
	combout => \PIPE1|Temp[40]~feeder_combout\);

-- Location: FF_X83_Y39_N7
\PIPE1|Temp[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE1|Temp[40]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(40));

-- Location: LABCELL_X83_Y39_N9
\PIPE2|Temp[114]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[114]~feeder_combout\ = ( \PIPE1|Temp\(40) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE1|ALT_INV_Temp\(40),
	combout => \PIPE2|Temp[114]~feeder_combout\);

-- Location: FF_X83_Y39_N11
\PIPE2|Temp[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[114]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(114));

-- Location: LABCELL_X71_Y37_N45
\memI|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux10~0_combout\ = ( \PC1|Temp\(5) & ( \PC1|Temp\(2) & ( (!\PC1|Temp\(3) & (\memI|Mux2~0_combout\ & !\PC1|Temp\(4))) ) ) ) # ( !\PC1|Temp\(5) & ( \PC1|Temp\(2) & ( (\PC1|Temp\(3) & (\memI|Mux2~0_combout\ & \PC1|Temp\(4))) ) ) ) # ( \PC1|Temp\(5) & ( 
-- !\PC1|Temp\(2) & ( (!\PC1|Temp\(3) & (\memI|Mux2~0_combout\ & !\PC1|Temp\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000000000000000000001010000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(3),
	datac => \memI|ALT_INV_Mux2~0_combout\,
	datad => \PC1|ALT_INV_Temp\(4),
	datae => \PC1|ALT_INV_Temp\(5),
	dataf => \PC1|ALT_INV_Temp\(2),
	combout => \memI|Mux10~0_combout\);

-- Location: FF_X71_Y37_N47
\PIPE1|Temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux10~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(15));

-- Location: FF_X74_Y37_N20
\PIPE2|Temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(15),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(15));

-- Location: FF_X82_Y39_N16
\PIPE1|Temp[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PCP4|Add0~37_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(39));

-- Location: FF_X83_Y39_N23
\PIPE2|Temp[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(39),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(113));

-- Location: FF_X83_Y39_N25
\PIPE1|Temp[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PCP4|Add0~17_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(38));

-- Location: FF_X84_Y39_N17
\PIPE2|Temp[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(38),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(112));

-- Location: FF_X82_Y39_N25
\PIPE1|Temp[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PCP4|Add0~1_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(37));

-- Location: FF_X83_Y39_N14
\PIPE2|Temp[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(37),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(111));

-- Location: LABCELL_X71_Y37_N0
\memI|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux14~0_combout\ = ( \memI|Mux2~0_combout\ & ( \PC1|Temp\(3) & ( (!\PC1|Temp\(5) & ((!\PC1|Temp\(4)) # (!\PC1|Temp\(2)))) ) ) ) # ( \memI|Mux2~0_combout\ & ( !\PC1|Temp\(3) & ( (!\PC1|Temp\(5) & ((\PC1|Temp\(2)) # (\PC1|Temp\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011100000111000000000000000000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(4),
	datab => \PC1|ALT_INV_Temp\(2),
	datac => \PC1|ALT_INV_Temp\(5),
	datae => \memI|ALT_INV_Mux2~0_combout\,
	dataf => \PC1|ALT_INV_Temp\(3),
	combout => \memI|Mux14~0_combout\);

-- Location: FF_X71_Y37_N1
\PIPE1|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux14~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(2));

-- Location: FF_X78_Y37_N44
\PIPE2|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(2),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(12));

-- Location: FF_X82_Y39_N14
\PIPE1|Temp[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PCP4|Add0~13_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(36));

-- Location: FF_X83_Y37_N55
\PIPE2|Temp[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(36),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(110));

-- Location: LABCELL_X71_Y37_N51
\memI|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux15~0_combout\ = ( \memI|Mux2~0_combout\ & ( \PC1|Temp\(3) & ( (\PC1|Temp\(5) & (!\PC1|Temp\(2) & !\PC1|Temp\(4))) ) ) ) # ( \memI|Mux2~0_combout\ & ( !\PC1|Temp\(3) & ( (!\PC1|Temp\(5) & !\PC1|Temp\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000000000000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(5),
	datac => \PC1|ALT_INV_Temp\(2),
	datad => \PC1|ALT_INV_Temp\(4),
	datae => \memI|ALT_INV_Mux2~0_combout\,
	dataf => \PC1|ALT_INV_Temp\(3),
	combout => \memI|Mux15~0_combout\);

-- Location: FF_X71_Y37_N53
\PIPE1|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux15~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(1));

-- Location: FF_X78_Y37_N29
\PIPE2|Temp[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(1),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp[11]~DUPLICATE_q\);

-- Location: FF_X82_Y39_N20
\PIPE1|Temp[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PCP4|Add0~9_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(35));

-- Location: FF_X83_Y39_N19
\PIPE2|Temp[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(35),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(109));

-- Location: LABCELL_X83_Y39_N30
\inPC|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inPC|Add0~5_sumout\ = SUM(( \PIPE2|Temp\(10) ) + ( \PIPE2|Temp\(108) ) + ( !VCC ))
-- \inPC|Add0~6\ = CARRY(( \PIPE2|Temp\(10) ) + ( \PIPE2|Temp\(108) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(108),
	datad => \PIPE2|ALT_INV_Temp\(10),
	cin => GND,
	sumout => \inPC|Add0~5_sumout\,
	cout => \inPC|Add0~6\);

-- Location: LABCELL_X83_Y39_N33
\inPC|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inPC|Add0~9_sumout\ = SUM(( \PIPE2|Temp[11]~DUPLICATE_q\ ) + ( \PIPE2|Temp\(109) ) + ( \inPC|Add0~6\ ))
-- \inPC|Add0~10\ = CARRY(( \PIPE2|Temp[11]~DUPLICATE_q\ ) + ( \PIPE2|Temp\(109) ) + ( \inPC|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE2|ALT_INV_Temp[11]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(109),
	cin => \inPC|Add0~6\,
	sumout => \inPC|Add0~9_sumout\,
	cout => \inPC|Add0~10\);

-- Location: LABCELL_X83_Y39_N36
\inPC|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inPC|Add0~13_sumout\ = SUM(( \PIPE2|Temp\(12) ) + ( \PIPE2|Temp\(110) ) + ( \inPC|Add0~10\ ))
-- \inPC|Add0~14\ = CARRY(( \PIPE2|Temp\(12) ) + ( \PIPE2|Temp\(110) ) + ( \inPC|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE2|ALT_INV_Temp\(12),
	datac => \PIPE2|ALT_INV_Temp\(110),
	cin => \inPC|Add0~10\,
	sumout => \inPC|Add0~13_sumout\,
	cout => \inPC|Add0~14\);

-- Location: LABCELL_X83_Y39_N39
\inPC|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inPC|Add0~1_sumout\ = SUM(( \PIPE2|Temp\(111) ) + ( GND ) + ( \inPC|Add0~14\ ))
-- \inPC|Add0~2\ = CARRY(( \PIPE2|Temp\(111) ) + ( GND ) + ( \inPC|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE2|ALT_INV_Temp\(111),
	cin => \inPC|Add0~14\,
	sumout => \inPC|Add0~1_sumout\,
	cout => \inPC|Add0~2\);

-- Location: LABCELL_X83_Y39_N42
\inPC|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inPC|Add0~17_sumout\ = SUM(( \PIPE2|Temp\(112) ) + ( GND ) + ( \inPC|Add0~2\ ))
-- \inPC|Add0~18\ = CARRY(( \PIPE2|Temp\(112) ) + ( GND ) + ( \inPC|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE2|ALT_INV_Temp\(112),
	cin => \inPC|Add0~2\,
	sumout => \inPC|Add0~17_sumout\,
	cout => \inPC|Add0~18\);

-- Location: LABCELL_X83_Y39_N45
\inPC|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inPC|Add0~37_sumout\ = SUM(( \PIPE2|Temp\(113) ) + ( \PIPE2|Temp\(15) ) + ( \inPC|Add0~18\ ))
-- \inPC|Add0~38\ = CARRY(( \PIPE2|Temp\(113) ) + ( \PIPE2|Temp\(15) ) + ( \inPC|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE2|ALT_INV_Temp\(15),
	datad => \PIPE2|ALT_INV_Temp\(113),
	cin => \inPC|Add0~18\,
	sumout => \inPC|Add0~37_sumout\,
	cout => \inPC|Add0~38\);

-- Location: LABCELL_X83_Y39_N48
\inPC|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inPC|Add0~33_sumout\ = SUM(( \PIPE2|Temp\(114) ) + ( GND ) + ( \inPC|Add0~38\ ))
-- \inPC|Add0~34\ = CARRY(( \PIPE2|Temp\(114) ) + ( GND ) + ( \inPC|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE2|ALT_INV_Temp\(114),
	cin => \inPC|Add0~38\,
	sumout => \inPC|Add0~33_sumout\,
	cout => \inPC|Add0~34\);

-- Location: FF_X83_Y39_N49
\PIPE3|Temp[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inPC|Add0~33_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(78));

-- Location: LABCELL_X71_Y37_N33
\memI|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux2~1_combout\ = ( \memI|Mux2~0_combout\ & ( \PC1|Temp\(3) & ( (\PC1|Temp\(5) & (!\PC1|Temp\(2) & !\PC1|Temp\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(5),
	datac => \PC1|ALT_INV_Temp\(2),
	datad => \PC1|ALT_INV_Temp\(4),
	datae => \memI|ALT_INV_Mux2~0_combout\,
	dataf => \PC1|ALT_INV_Temp\(3),
	combout => \memI|Mux2~1_combout\);

-- Location: FF_X71_Y37_N35
\PIPE1|Temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux2~1_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(28));

-- Location: LABCELL_X71_Y37_N54
\memI|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux4~0_combout\ = ( \PC1|Temp\(3) & ( (\PC1|Temp\(4) & (!\PC1|Temp\(2) & (!\PC1|Temp\(5) & \memI|Mux2~0_combout\))) ) ) # ( !\PC1|Temp\(3) & ( (\PC1|Temp\(4) & (\PC1|Temp\(2) & (!\PC1|Temp\(5) & \memI|Mux2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(4),
	datab => \PC1|ALT_INV_Temp\(2),
	datac => \PC1|ALT_INV_Temp\(5),
	datad => \memI|ALT_INV_Mux2~0_combout\,
	dataf => \PC1|ALT_INV_Temp\(3),
	combout => \memI|Mux4~0_combout\);

-- Location: FF_X71_Y37_N56
\PIPE1|Temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux4~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(26));

-- Location: LABCELL_X77_Y38_N0
\controle|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|Mux0~1_combout\ = ( !\PIPE1|Temp\(29) & ( (\PIPE1|Temp\(28) & !\PIPE1|Temp\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(28),
	datad => \PIPE1|ALT_INV_Temp\(26),
	dataf => \PIPE1|ALT_INV_Temp\(29),
	combout => \controle|Mux0~1_combout\);

-- Location: FF_X77_Y38_N1
\PIPE2|Temp[140]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|Mux0~1_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp[140]~DUPLICATE_q\);

-- Location: FF_X81_Y39_N2
\PIPE3|Temp[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp[140]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(104));

-- Location: MLABCELL_X72_Y37_N54
\controle|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|Mux0~0_combout\ = ( !\PIPE1|Temp\(26) & ( (!\PIPE1|Temp\(28) & !\PIPE1|Temp\(29)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE1|ALT_INV_Temp\(28),
	datac => \PIPE1|ALT_INV_Temp\(29),
	dataf => \PIPE1|ALT_INV_Temp\(26),
	combout => \controle|Mux0~0_combout\);

-- Location: FF_X77_Y38_N59
\PIPE2|Temp[145]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \controle|Mux0~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(145));

-- Location: FF_X77_Y38_N2
\PIPE2|Temp[140]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|Mux0~1_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(140));

-- Location: LABCELL_X77_Y38_N21
\operaULA|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \operaULA|Mux7~0_combout\ = (\PIPE2|Temp\(145) & !\PIPE2|Temp\(140))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE2|ALT_INV_Temp\(145),
	datad => \PIPE2|ALT_INV_Temp\(140),
	combout => \operaULA|Mux7~0_combout\);

-- Location: LABCELL_X77_Y38_N9
\operaULA|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \operaULA|Mux2~0_combout\ = ( \PIPE2|Temp\(10) & ( (\PIPE2|Temp\(15) & \PIPE2|Temp\(12)) ) ) # ( !\PIPE2|Temp\(10) & ( (!\PIPE2|Temp\(15) & (!\PIPE2|Temp[11]~DUPLICATE_q\ & !\PIPE2|Temp\(12))) # (\PIPE2|Temp\(15) & ((\PIPE2|Temp\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010101101000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(15),
	datac => \PIPE2|ALT_INV_Temp[11]~DUPLICATE_q\,
	datad => \PIPE2|ALT_INV_Temp\(12),
	dataf => \PIPE2|ALT_INV_Temp\(10),
	combout => \operaULA|Mux2~0_combout\);

-- Location: LABCELL_X77_Y38_N12
\ULA1|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~0_combout\ = ( \operaULA|Mux2~0_combout\ & ( \operaULA|Mux7~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \operaULA|ALT_INV_Mux7~0_combout\,
	dataf => \operaULA|ALT_INV_Mux2~0_combout\,
	combout => \ULA1|Mux14~0_combout\);

-- Location: LABCELL_X77_Y38_N48
\operaULA|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \operaULA|Mux0~0_combout\ = ( !\PIPE2|Temp\(12) & ( \PIPE2|Temp\(10) & ( (!\PIPE2|Temp\(15) & \PIPE2|Temp[11]~DUPLICATE_q\) ) ) ) # ( \PIPE2|Temp\(12) & ( !\PIPE2|Temp\(10) & ( (\PIPE2|Temp\(15) & \PIPE2|Temp[11]~DUPLICATE_q\) ) ) ) # ( !\PIPE2|Temp\(12) 
-- & ( !\PIPE2|Temp\(10) & ( !\PIPE2|Temp\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000101010100000000101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(15),
	datad => \PIPE2|ALT_INV_Temp[11]~DUPLICATE_q\,
	datae => \PIPE2|ALT_INV_Temp\(12),
	dataf => \PIPE2|ALT_INV_Temp\(10),
	combout => \operaULA|Mux0~0_combout\);

-- Location: LABCELL_X77_Y38_N33
\operaULA|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \operaULA|Mux3~0_combout\ = ( \PIPE2|Temp\(10) & ( (!\PIPE2|Temp\(15) & (\PIPE2|Temp[11]~DUPLICATE_q\ & !\PIPE2|Temp\(12))) # (\PIPE2|Temp\(15) & ((\PIPE2|Temp\(12)))) ) ) # ( !\PIPE2|Temp\(10) & ( (!\PIPE2|Temp\(15) & (!\PIPE2|Temp[11]~DUPLICATE_q\ & 
-- !\PIPE2|Temp\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000001010010101010000101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(15),
	datac => \PIPE2|ALT_INV_Temp[11]~DUPLICATE_q\,
	datad => \PIPE2|ALT_INV_Temp\(12),
	dataf => \PIPE2|ALT_INV_Temp\(10),
	combout => \operaULA|Mux3~0_combout\);

-- Location: LABCELL_X77_Y38_N45
\ULA1|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~2_combout\ = ( \operaULA|Mux3~0_combout\ & ( (!\operaULA|Mux0~0_combout\ & \operaULA|Mux7~0_combout\) ) ) # ( !\operaULA|Mux3~0_combout\ & ( (!\operaULA|Mux0~0_combout\ & (\operaULA|Mux2~0_combout\ & \operaULA|Mux7~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux0~0_combout\,
	datac => \operaULA|ALT_INV_Mux2~0_combout\,
	datad => \operaULA|ALT_INV_Mux7~0_combout\,
	dataf => \operaULA|ALT_INV_Mux3~0_combout\,
	combout => \ULA1|Mux29~2_combout\);

-- Location: MLABCELL_X78_Y37_N12
\operaULA|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \operaULA|Mux1~0_combout\ = ( \PIPE2|Temp\(10) & ( (\PIPE2|Temp\(12) & (\PIPE2|Temp\(15) & \PIPE2|Temp[11]~DUPLICATE_q\)) ) ) # ( !\PIPE2|Temp\(10) & ( (!\PIPE2|Temp\(12) & (\PIPE2|Temp\(15) & \PIPE2|Temp[11]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE2|ALT_INV_Temp\(12),
	datac => \PIPE2|ALT_INV_Temp\(15),
	datad => \PIPE2|ALT_INV_Temp[11]~DUPLICATE_q\,
	dataf => \PIPE2|ALT_INV_Temp\(10),
	combout => \operaULA|Mux1~0_combout\);

-- Location: MLABCELL_X78_Y37_N9
\operaULA|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \operaULA|Mux5~0_combout\ = ( \PIPE2|Temp\(140) & ( \PIPE2|Temp\(145) ) ) # ( !\PIPE2|Temp\(140) & ( (!\operaULA|Mux1~0_combout\) # (!\PIPE2|Temp\(145)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \PIPE2|ALT_INV_Temp\(145),
	dataf => \PIPE2|ALT_INV_Temp\(140),
	combout => \operaULA|Mux5~0_combout\);

-- Location: LABCELL_X77_Y38_N39
\operaULA|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \operaULA|Mux4~0_combout\ = ( \operaULA|Mux0~0_combout\ & ( \operaULA|Mux7~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux7~0_combout\,
	dataf => \operaULA|ALT_INV_Mux0~0_combout\,
	combout => \operaULA|Mux4~0_combout\);

-- Location: LABCELL_X81_Y38_N51
\ULA1|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux31~1_combout\ = ( \operaULA|Mux4~0_combout\ & ( !\operaULA|Mux5~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \operaULA|ALT_INV_Mux5~0_combout\,
	dataf => \operaULA|ALT_INV_Mux4~0_combout\,
	combout => \ULA1|Mux31~1_combout\);

-- Location: LABCELL_X81_Y38_N6
\ULA1|Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~3_combout\ = ( \ULA1|Mux31~1_combout\ & ( (\ULA1|Mux29~2_combout\) # (\ULA1|Mux14~0_combout\) ) ) # ( !\ULA1|Mux31~1_combout\ & ( \ULA1|Mux29~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~2_combout\,
	dataf => \ULA1|ALT_INV_Mux31~1_combout\,
	combout => \ULA1|Mux29~3_combout\);

-- Location: LABCELL_X71_Y37_N9
\memI|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux11~0_combout\ = ( \memI|Mux2~0_combout\ & ( !\PC1|Temp\(3) & ( (\PC1|Temp\(5) & !\PC1|Temp\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(5),
	datad => \PC1|ALT_INV_Temp\(4),
	datae => \memI|ALT_INV_Mux2~0_combout\,
	dataf => \PC1|ALT_INV_Temp\(3),
	combout => \memI|Mux11~0_combout\);

-- Location: FF_X71_Y37_N10
\PIPE1|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux11~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(12));

-- Location: FF_X73_Y37_N2
\PIPE2|Temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(12),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(22));

-- Location: FF_X72_Y37_N5
\controle|igualitario|Flip2|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(22),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|igualitario|Flip2|Temp\(1));

-- Location: LABCELL_X73_Y37_N48
\memI|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux8~0_combout\ = ( \PC1|Temp\(4) & ( (!\PC1|Temp\(5) & \memI|Mux2~0_combout\) ) ) # ( !\PC1|Temp\(4) & ( (\memI|Mux2~0_combout\ & ((!\PC1|Temp\(3)) # ((!\PC1|Temp\(5) & \PC1|Temp\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001110000000001100111000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(5),
	datab => \PC1|ALT_INV_Temp\(3),
	datac => \PC1|ALT_INV_Temp\(2),
	datad => \memI|ALT_INV_Mux2~0_combout\,
	dataf => \PC1|ALT_INV_Temp\(4),
	combout => \memI|Mux8~0_combout\);

-- Location: FF_X73_Y37_N50
\PIPE1|Temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux8~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(17));

-- Location: LABCELL_X73_Y37_N18
\memI|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux12~0_combout\ = ( \PC1|Temp\(3) & ( (\PC1|Temp\(4) & (\memI|Mux2~0_combout\ & (\PC1|Temp\(2) & !\PC1|Temp\(5)))) ) ) # ( !\PC1|Temp\(3) & ( (!\PC1|Temp\(4) & (\memI|Mux2~0_combout\ & (\PC1|Temp\(2) & \PC1|Temp\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(4),
	datab => \memI|ALT_INV_Mux2~0_combout\,
	datac => \PC1|ALT_INV_Temp\(2),
	datad => \PC1|ALT_INV_Temp\(5),
	dataf => \PC1|ALT_INV_Temp\(3),
	combout => \memI|Mux12~0_combout\);

-- Location: FF_X73_Y37_N20
\PIPE1|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux12~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(11));

-- Location: FF_X73_Y37_N56
\controle|igualitario|Flip1|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(11),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|igualitario|Flip1|Temp\(0));

-- Location: FF_X72_Y37_N50
\controle|igualitario|Flip2|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \controle|igualitario|Flip1|Temp\(0),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|igualitario|Flip2|Temp\(0));

-- Location: FF_X72_Y37_N47
\controle|igualitario|Flip2|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(15),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controle|igualitario|Flip2|Temp\(4));

-- Location: LABCELL_X73_Y37_N9
\memI|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux7~0_combout\ = ( \PC1|Temp\(4) & ( (\memI|Mux2~0_combout\ & (!\PC1|Temp\(5) & ((!\PC1|Temp\(2)) # (\PC1|Temp\(3))))) ) ) # ( !\PC1|Temp\(4) & ( (\memI|Mux2~0_combout\ & ((!\PC1|Temp\(3) & ((\PC1|Temp\(5)))) # (\PC1|Temp\(3) & (!\PC1|Temp\(2) & 
-- !\PC1|Temp\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000110000001000110000000000000010001100000010001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(2),
	datab => \memI|ALT_INV_Mux2~0_combout\,
	datac => \PC1|ALT_INV_Temp\(3),
	datad => \PC1|ALT_INV_Temp\(5),
	datae => \PC1|ALT_INV_Temp\(4),
	combout => \memI|Mux7~0_combout\);

-- Location: FF_X73_Y37_N11
\PIPE1|Temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux7~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(18));

-- Location: LABCELL_X73_Y37_N51
\memI|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux9~0_combout\ = ( \PC1|Temp\(4) & ( (!\PC1|Temp\(5) & (\PC1|Temp\(3) & \memI|Mux2~0_combout\)) ) ) # ( !\PC1|Temp\(4) & ( (\memI|Mux2~0_combout\ & ((!\PC1|Temp\(5) & ((\PC1|Temp\(2)))) # (\PC1|Temp\(5) & (!\PC1|Temp\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000001110000001000000111000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(5),
	datab => \PC1|ALT_INV_Temp\(3),
	datac => \memI|ALT_INV_Mux2~0_combout\,
	datad => \PC1|ALT_INV_Temp\(2),
	dataf => \PC1|ALT_INV_Temp\(4),
	combout => \memI|Mux9~0_combout\);

-- Location: FF_X73_Y37_N53
\PIPE1|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux9~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(16));

-- Location: MLABCELL_X72_Y37_N18
\controle|igualitario|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|igualitario|Equal3~0_combout\ = ( !\PIPE1|Temp\(18) & ( \PIPE1|Temp\(16) & ( (\controle|igualitario|Flip2|Temp\(0) & (!\controle|igualitario|Flip2|Temp\(4) & (!\controle|igualitario|Flip2|Temp\(1) $ (\PIPE1|Temp\(17))))) ) ) ) # ( 
-- !\PIPE1|Temp\(18) & ( !\PIPE1|Temp\(16) & ( (!\controle|igualitario|Flip2|Temp\(0) & (!\controle|igualitario|Flip2|Temp\(4) & (!\controle|igualitario|Flip2|Temp\(1) $ (\PIPE1|Temp\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000000000000000000000000000001001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|igualitario|Flip2|ALT_INV_Temp\(1),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \controle|igualitario|Flip2|ALT_INV_Temp\(0),
	datad => \controle|igualitario|Flip2|ALT_INV_Temp\(4),
	datae => \PIPE1|ALT_INV_Temp\(18),
	dataf => \PIPE1|ALT_INV_Temp\(16),
	combout => \controle|igualitario|Equal3~0_combout\);

-- Location: LABCELL_X73_Y37_N39
\controle|igualitario|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|igualitario|Equal1~0_combout\ = ( \controle|igualitario|Flip1|Temp\(0) & ( \PIPE1|Temp\(17) & ( (\PIPE2|Temp\(22) & (!\PIPE2|Temp\(15) & (!\PIPE1|Temp\(18) & \PIPE1|Temp\(16)))) ) ) ) # ( !\controle|igualitario|Flip1|Temp\(0) & ( 
-- \PIPE1|Temp\(17) & ( (\PIPE2|Temp\(22) & (!\PIPE2|Temp\(15) & (!\PIPE1|Temp\(18) & !\PIPE1|Temp\(16)))) ) ) ) # ( \controle|igualitario|Flip1|Temp\(0) & ( !\PIPE1|Temp\(17) & ( (!\PIPE2|Temp\(22) & (!\PIPE2|Temp\(15) & (!\PIPE1|Temp\(18) & 
-- \PIPE1|Temp\(16)))) ) ) ) # ( !\controle|igualitario|Flip1|Temp\(0) & ( !\PIPE1|Temp\(17) & ( (!\PIPE2|Temp\(22) & (!\PIPE2|Temp\(15) & (!\PIPE1|Temp\(18) & !\PIPE1|Temp\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000001000000001000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(22),
	datab => \PIPE2|ALT_INV_Temp\(15),
	datac => \PIPE1|ALT_INV_Temp\(18),
	datad => \PIPE1|ALT_INV_Temp\(16),
	datae => \controle|igualitario|Flip1|ALT_INV_Temp\(0),
	dataf => \PIPE1|ALT_INV_Temp\(17),
	combout => \controle|igualitario|Equal1~0_combout\);

-- Location: LABCELL_X73_Y37_N30
\memI|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux6~0_combout\ = ( \PC1|Temp\(3) & ( (!\PC1|Temp\(4) & (\memI|Mux2~0_combout\ & (\PC1|Temp\(2) & !\PC1|Temp\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(4),
	datab => \memI|ALT_INV_Mux2~0_combout\,
	datac => \PC1|ALT_INV_Temp\(2),
	datad => \PC1|ALT_INV_Temp\(5),
	dataf => \PC1|ALT_INV_Temp\(3),
	combout => \memI|Mux6~0_combout\);

-- Location: FF_X73_Y37_N32
\PIPE1|Temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux6~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(21));

-- Location: MLABCELL_X72_Y37_N24
\controle|igualitario|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|igualitario|Equal2~0_combout\ = ( \PIPE1|Temp\(21) & ( (\controle|igualitario|Flip2|Temp\(0) & \controle|igualitario|Flip2|Temp\(1)) ) ) # ( !\PIPE1|Temp\(21) & ( (!\controle|igualitario|Flip2|Temp\(0) & !\controle|igualitario|Flip2|Temp\(1)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \controle|igualitario|Flip2|ALT_INV_Temp\(0),
	datad => \controle|igualitario|Flip2|ALT_INV_Temp\(1),
	dataf => \PIPE1|ALT_INV_Temp\(21),
	combout => \controle|igualitario|Equal2~0_combout\);

-- Location: LABCELL_X73_Y37_N3
\controle|igualitario|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|igualitario|Equal0~0_combout\ = ( \controle|igualitario|Flip1|Temp\(0) & ( !\PIPE2|Temp\(15) & ( (\PIPE1|Temp\(21) & \PIPE2|Temp\(22)) ) ) ) # ( !\controle|igualitario|Flip1|Temp\(0) & ( !\PIPE2|Temp\(15) & ( (!\PIPE1|Temp\(21) & 
-- !\PIPE2|Temp\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(21),
	datad => \PIPE2|ALT_INV_Temp\(22),
	datae => \controle|igualitario|Flip1|ALT_INV_Temp\(0),
	dataf => \PIPE2|ALT_INV_Temp\(15),
	combout => \controle|igualitario|Equal0~0_combout\);

-- Location: MLABCELL_X72_Y37_N51
\controle|gerador|AdiantaA1[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|gerador|AdiantaA1[1]~0_combout\ = ( \controle|Mux0~0_combout\ & ( \controle|igualitario|Equal0~0_combout\ & ( (((!\controle|igualitario|Equal2~0_combout\) # (\controle|igualitario|Equal1~0_combout\)) # (\controle|igualitario|Flip2|Temp\(4))) # 
-- (\controle|igualitario|Equal3~0_combout\) ) ) ) # ( !\controle|Mux0~0_combout\ & ( \controle|igualitario|Equal0~0_combout\ ) ) # ( \controle|Mux0~0_combout\ & ( !\controle|igualitario|Equal0~0_combout\ & ( (!\controle|igualitario|Equal3~0_combout\ & 
-- (((!\controle|igualitario|Flip2|Temp\(4) & \controle|igualitario|Equal2~0_combout\)) # (\controle|igualitario|Equal1~0_combout\))) # (\controle|igualitario|Equal3~0_combout\ & (((!\controle|igualitario|Equal1~0_combout\) # 
-- (\controle|igualitario|Equal2~0_combout\)))) ) ) ) # ( !\controle|Mux0~0_combout\ & ( !\controle|igualitario|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111010110101101111111111111111111111111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|igualitario|ALT_INV_Equal3~0_combout\,
	datab => \controle|igualitario|Flip2|ALT_INV_Temp\(4),
	datac => \controle|igualitario|ALT_INV_Equal1~0_combout\,
	datad => \controle|igualitario|ALT_INV_Equal2~0_combout\,
	datae => \controle|ALT_INV_Mux0~0_combout\,
	dataf => \controle|igualitario|ALT_INV_Equal0~0_combout\,
	combout => \controle|gerador|AdiantaA1[1]~0_combout\);

-- Location: LABCELL_X73_Y37_N27
\controle|gerador|AdiantaB1[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|gerador|AdiantaB1[1]~1_combout\ = ( \controle|Mux0~0_combout\ & ( (\controle|igualitario|Equal1~0_combout\ & ((!\controle|igualitario|Equal3~0_combout\) # (\controle|igualitario|Equal0~0_combout\))) ) ) # ( !\controle|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010001010100010101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|igualitario|ALT_INV_Equal1~0_combout\,
	datab => \controle|igualitario|ALT_INV_Equal0~0_combout\,
	datac => \controle|igualitario|ALT_INV_Equal3~0_combout\,
	dataf => \controle|ALT_INV_Mux0~0_combout\,
	combout => \controle|gerador|AdiantaB1[1]~1_combout\);

-- Location: LABCELL_X73_Y37_N12
\controle|gerador|AdiantaB1[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|gerador|AdiantaB1\(1) = ( \controle|gerador|AdiantaB1[1]~1_combout\ & ( (\controle|gerador|AdiantaA1[1]~0_combout\) # (\controle|gerador|AdiantaB1\(1)) ) ) # ( !\controle|gerador|AdiantaB1[1]~1_combout\ & ( (\controle|gerador|AdiantaB1\(1) & 
-- !\controle|gerador|AdiantaA1[1]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \controle|gerador|ALT_INV_AdiantaB1\(1),
	datac => \controle|gerador|ALT_INV_AdiantaA1[1]~0_combout\,
	dataf => \controle|gerador|ALT_INV_AdiantaB1[1]~1_combout\,
	combout => \controle|gerador|AdiantaB1\(1));

-- Location: FF_X73_Y37_N14
\PIPEAUX|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|gerador|AdiantaB1\(1),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPEAUX|Temp\(1));

-- Location: LABCELL_X73_Y37_N45
\controle|gerador|AdiantaB1[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|gerador|AdiantaB1[0]~0_combout\ = ( \controle|igualitario|Equal2~0_combout\ & ( \controle|Mux0~0_combout\ & ( (!\controle|igualitario|Equal1~0_combout\ & ((!\controle|igualitario|Equal0~0_combout\ $ (!\controle|igualitario|Flip2|Temp\(4))) # 
-- (\controle|igualitario|Equal3~0_combout\))) # (\controle|igualitario|Equal1~0_combout\ & (!\controle|igualitario|Equal0~0_combout\ & (\controle|igualitario|Equal3~0_combout\))) ) ) ) # ( !\controle|igualitario|Equal2~0_combout\ & ( 
-- \controle|Mux0~0_combout\ & ( (!\controle|igualitario|Equal1~0_combout\ & ((!\controle|igualitario|Equal0~0_combout\) # (\controle|igualitario|Equal3~0_combout\))) # (\controle|igualitario|Equal1~0_combout\ & (!\controle|igualitario|Equal0~0_combout\ & 
-- \controle|igualitario|Equal3~0_combout\)) ) ) ) # ( \controle|igualitario|Equal2~0_combout\ & ( !\controle|Mux0~0_combout\ ) ) # ( !\controle|igualitario|Equal2~0_combout\ & ( !\controle|Mux0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110001110100011100010111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|igualitario|ALT_INV_Equal1~0_combout\,
	datab => \controle|igualitario|ALT_INV_Equal0~0_combout\,
	datac => \controle|igualitario|ALT_INV_Equal3~0_combout\,
	datad => \controle|igualitario|Flip2|ALT_INV_Temp\(4),
	datae => \controle|igualitario|ALT_INV_Equal2~0_combout\,
	dataf => \controle|ALT_INV_Mux0~0_combout\,
	combout => \controle|gerador|AdiantaB1[0]~0_combout\);

-- Location: LABCELL_X74_Y35_N0
\controle|gerador|AdiantaB1[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|gerador|AdiantaB1\(0) = ( \controle|gerador|AdiantaB1[0]~0_combout\ & ( (\controle|gerador|AdiantaB1\(0)) # (\controle|gerador|AdiantaA1[1]~0_combout\) ) ) # ( !\controle|gerador|AdiantaB1[0]~0_combout\ & ( 
-- (!\controle|gerador|AdiantaA1[1]~0_combout\ & \controle|gerador|AdiantaB1\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \controle|gerador|ALT_INV_AdiantaA1[1]~0_combout\,
	datad => \controle|gerador|ALT_INV_AdiantaB1\(0),
	dataf => \controle|gerador|ALT_INV_AdiantaB1[0]~0_combout\,
	combout => \controle|gerador|AdiantaB1\(0));

-- Location: FF_X74_Y35_N2
\PIPEAUX|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|gerador|AdiantaB1\(0),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPEAUX|Temp\(0));

-- Location: FF_X74_Y34_N5
\PIPE3|Temp[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux3~29_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(65));

-- Location: FF_X74_Y34_N50
\PIPE4|Temp[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(65),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(33));

-- Location: LABCELL_X71_Y37_N27
\controle|gerador|AdiantaA1[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|gerador|AdiantaA1[1]~1_combout\ = ( \PIPE1|Temp\(28) & ( (!\PIPE1|Temp\(29) & !\PIPE1|Temp\(26)) ) ) # ( !\PIPE1|Temp\(28) & ( (\PIPE1|Temp\(26)) # (\PIPE1|Temp\(29)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(29),
	datad => \PIPE1|ALT_INV_Temp\(26),
	dataf => \PIPE1|ALT_INV_Temp\(28),
	combout => \controle|gerador|AdiantaA1[1]~1_combout\);

-- Location: MLABCELL_X72_Y37_N12
\controle|gerador|AdiantaA1[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|gerador|AdiantaA1[0]~2_combout\ = ( !\controle|gerador|AdiantaA1[1]~1_combout\ & ( \controle|igualitario|Equal3~0_combout\ & ( \controle|igualitario|Equal2~0_combout\ ) ) ) # ( \controle|gerador|AdiantaA1[1]~1_combout\ & ( 
-- !\controle|igualitario|Equal3~0_combout\ & ( (!\controle|igualitario|Equal0~0_combout\ & (\controle|igualitario|Equal2~0_combout\ & !\controle|igualitario|Flip2|Temp\(4))) ) ) ) # ( !\controle|gerador|AdiantaA1[1]~1_combout\ & ( 
-- !\controle|igualitario|Equal3~0_combout\ & ( (\controle|igualitario|Equal2~0_combout\ & (!\controle|igualitario|Flip2|Temp\(4) & ((!\controle|igualitario|Equal0~0_combout\) # (\controle|igualitario|Equal1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100000000000011000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|igualitario|ALT_INV_Equal1~0_combout\,
	datab => \controle|igualitario|ALT_INV_Equal0~0_combout\,
	datac => \controle|igualitario|ALT_INV_Equal2~0_combout\,
	datad => \controle|igualitario|Flip2|ALT_INV_Temp\(4),
	datae => \controle|gerador|ALT_INV_AdiantaA1[1]~1_combout\,
	dataf => \controle|igualitario|ALT_INV_Equal3~0_combout\,
	combout => \controle|gerador|AdiantaA1[0]~2_combout\);

-- Location: MLABCELL_X72_Y37_N36
\controle|igualitario|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|igualitario|Equal2~1_combout\ = ( \PIPE1|Temp\(21) & ( (\controle|igualitario|Flip2|Temp\(1) & (\controle|igualitario|Flip2|Temp\(0) & !\controle|igualitario|Flip2|Temp\(4))) ) ) # ( !\PIPE1|Temp\(21) & ( (!\controle|igualitario|Flip2|Temp\(1) & 
-- (!\controle|igualitario|Flip2|Temp\(0) & !\controle|igualitario|Flip2|Temp\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|igualitario|Flip2|ALT_INV_Temp\(1),
	datac => \controle|igualitario|Flip2|ALT_INV_Temp\(0),
	datad => \controle|igualitario|Flip2|ALT_INV_Temp\(4),
	dataf => \PIPE1|ALT_INV_Temp\(21),
	combout => \controle|igualitario|Equal2~1_combout\);

-- Location: MLABCELL_X72_Y37_N30
\controle|gerador|AdiantaA1[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|gerador|AdiantaA1[0]~3_combout\ = ( \controle|igualitario|Equal2~1_combout\ & ( \controle|igualitario|Equal0~0_combout\ & ( (\controle|gerador|AdiantaA1[0]~2_combout\ & (!\controle|igualitario|Equal1~0_combout\ & !\PIPE1|Temp\(28))) ) ) ) # ( 
-- !\controle|igualitario|Equal2~1_combout\ & ( \controle|igualitario|Equal0~0_combout\ & ( (\controle|gerador|AdiantaA1[0]~2_combout\ & (!\controle|igualitario|Equal1~0_combout\ & !\PIPE1|Temp\(28))) ) ) ) # ( \controle|igualitario|Equal2~1_combout\ & ( 
-- !\controle|igualitario|Equal0~0_combout\ & ( ((\controle|gerador|AdiantaA1[0]~2_combout\ & !\PIPE1|Temp\(28))) # (\controle|gerador|AdiantaA1[1]~1_combout\) ) ) ) # ( !\controle|igualitario|Equal2~1_combout\ & ( !\controle|igualitario|Equal0~0_combout\ & 
-- ( (\controle|gerador|AdiantaA1[0]~2_combout\ & !\PIPE1|Temp\(28)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010111110000111101000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|gerador|ALT_INV_AdiantaA1[0]~2_combout\,
	datab => \controle|igualitario|ALT_INV_Equal1~0_combout\,
	datac => \controle|gerador|ALT_INV_AdiantaA1[1]~1_combout\,
	datad => \PIPE1|ALT_INV_Temp\(28),
	datae => \controle|igualitario|ALT_INV_Equal2~1_combout\,
	dataf => \controle|igualitario|ALT_INV_Equal0~0_combout\,
	combout => \controle|gerador|AdiantaA1[0]~3_combout\);

-- Location: MLABCELL_X72_Y37_N57
\controle|gerador|AdiantaA1[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|gerador|AdiantaA1\(0) = ( \controle|gerador|AdiantaA1[0]~3_combout\ & ( (\controle|gerador|AdiantaA1\(0)) # (\controle|gerador|AdiantaA1[1]~0_combout\) ) ) # ( !\controle|gerador|AdiantaA1[0]~3_combout\ & ( 
-- (!\controle|gerador|AdiantaA1[1]~0_combout\ & \controle|gerador|AdiantaA1\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|gerador|ALT_INV_AdiantaA1[1]~0_combout\,
	datad => \controle|gerador|ALT_INV_AdiantaA1\(0),
	dataf => \controle|gerador|ALT_INV_AdiantaA1[0]~3_combout\,
	combout => \controle|gerador|AdiantaA1\(0));

-- Location: FF_X72_Y37_N59
\PIPEAUX|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|gerador|AdiantaA1\(0),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPEAUX|Temp\(2));

-- Location: LABCELL_X70_Y34_N21
\registradores|G2:3:regb|Temp[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:3:regb|Temp[20]~feeder_combout\ = ( \muxEscReg2|X[20]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[20]~20_combout\,
	combout => \registradores|G2:3:regb|Temp[20]~feeder_combout\);

-- Location: FF_X67_Y37_N37
\PIPE2|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(16),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(5));

-- Location: LABCELL_X67_Y37_N18
\muxEscReg|X[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg|X[0]~0_combout\ = ( \PIPE2|Temp\(5) & ( (!\PIPE2|Temp\(145)) # (\controle|igualitario|Flip1|Temp\(0)) ) ) # ( !\PIPE2|Temp\(5) & ( (\PIPE2|Temp\(145) & \controle|igualitario|Flip1|Temp\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datac => \controle|igualitario|Flip1|ALT_INV_Temp\(0),
	dataf => \PIPE2|ALT_INV_Temp\(5),
	combout => \muxEscReg|X[0]~0_combout\);

-- Location: FF_X67_Y37_N19
\PIPE3|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \muxEscReg|X[0]~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(0));

-- Location: FF_X67_Y37_N56
\PIPE4|Temp[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(0),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[0]~DUPLICATE_q\);

-- Location: FF_X67_Y37_N58
\PIPE2|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(17),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(6));

-- Location: LABCELL_X67_Y37_N6
\muxEscReg|X[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg|X[1]~1_combout\ = ( \PIPE2|Temp\(6) & ( (!\PIPE2|Temp\(145)) # (\PIPE2|Temp\(22)) ) ) # ( !\PIPE2|Temp\(6) & ( (\PIPE2|Temp\(145) & \PIPE2|Temp\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE2|ALT_INV_Temp\(145),
	datad => \PIPE2|ALT_INV_Temp\(22),
	dataf => \PIPE2|ALT_INV_Temp\(6),
	combout => \muxEscReg|X[1]~1_combout\);

-- Location: FF_X67_Y37_N7
\PIPE3|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \muxEscReg|X[1]~1_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(1));

-- Location: FF_X67_Y37_N50
\PIPE4|Temp[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(1),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[1]~DUPLICATE_q\);

-- Location: LABCELL_X67_Y37_N21
\muxEscReg|X[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg|X[4]~3_combout\ = ( \PIPE2|Temp\(15) & ( \PIPE2|Temp\(145) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	dataf => \PIPE2|ALT_INV_Temp\(15),
	combout => \muxEscReg|X[4]~3_combout\);

-- Location: FF_X67_Y37_N23
\PIPE3|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \muxEscReg|X[4]~3_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(4));

-- Location: FF_X67_Y37_N47
\PIPE4|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(4),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(4));

-- Location: LABCELL_X71_Y37_N21
\controle|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|Mux4~0_combout\ = ( \PIPE1|Temp\(26) & ( (!\PIPE1|Temp\(28) & !\PIPE1|Temp\(29)) ) ) # ( !\PIPE1|Temp\(26) & ( !\PIPE1|Temp\(28) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(28),
	datac => \PIPE1|ALT_INV_Temp\(29),
	dataf => \PIPE1|ALT_INV_Temp\(26),
	combout => \controle|Mux4~0_combout\);

-- Location: FF_X71_Y37_N22
\PIPE2|Temp[138]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|Mux4~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(138));

-- Location: FF_X67_Y37_N28
\PIPE3|Temp[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(138),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(102));

-- Location: FF_X67_Y37_N5
\PIPE4|Temp[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(102),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(69));

-- Location: LABCELL_X70_Y37_N3
\PIPE2|Temp[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[7]~feeder_combout\ = ( \PIPE1|Temp\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE1|ALT_INV_Temp\(18),
	combout => \PIPE2|Temp[7]~feeder_combout\);

-- Location: FF_X70_Y37_N4
\PIPE2|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(7));

-- Location: LABCELL_X67_Y37_N0
\muxEscReg|X[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg|X[2]~2_combout\ = (!\PIPE2|Temp\(145) & \PIPE2|Temp\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE2|ALT_INV_Temp\(145),
	datad => \PIPE2|ALT_INV_Temp\(7),
	combout => \muxEscReg|X[2]~2_combout\);

-- Location: FF_X67_Y37_N2
\PIPE3|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \muxEscReg|X[2]~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(2));

-- Location: FF_X67_Y37_N35
\PIPE4|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(2),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(2));

-- Location: LABCELL_X67_Y37_N42
\registradores|Ien[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|Ien\(3) = ( \PIPE4|Temp\(69) & ( !\PIPE4|Temp\(2) & ( (\PIPE4|Temp[0]~DUPLICATE_q\ & (\PIPE4|Temp[1]~DUPLICATE_q\ & !\PIPE4|Temp\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp[0]~DUPLICATE_q\,
	datac => \PIPE4|ALT_INV_Temp[1]~DUPLICATE_q\,
	datad => \PIPE4|ALT_INV_Temp\(4),
	datae => \PIPE4|ALT_INV_Temp\(69),
	dataf => \PIPE4|ALT_INV_Temp\(2),
	combout => \registradores|Ien\(3));

-- Location: FF_X70_Y34_N22
\registradores|G2:3:regb|Temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:3:regb|Temp[20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(20));

-- Location: LABCELL_X73_Y36_N36
\PIPE2|Temp[94]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[94]~feeder_combout\ = \registradores|G2:3:regb|Temp\(20)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|G2:3:regb|ALT_INV_Temp\(20),
	combout => \PIPE2|Temp[94]~feeder_combout\);

-- Location: LABCELL_X70_Y34_N48
\registradores|G2:0:regb|Temp[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[20]~feeder_combout\ = ( \muxEscReg2|X[20]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[20]~20_combout\,
	combout => \registradores|G2:0:regb|Temp[20]~feeder_combout\);

-- Location: FF_X67_Y37_N49
\PIPE4|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(1),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(1));

-- Location: LABCELL_X67_Y37_N9
\registradores|Ien[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|Ien\(0) = ( !\PIPE4|Temp\(2) & ( (\PIPE4|Temp\(69) & (!\PIPE4|Temp\(4) & (!\PIPE4|Temp\(1) & !\PIPE4|Temp[0]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(69),
	datab => \PIPE4|ALT_INV_Temp\(4),
	datac => \PIPE4|ALT_INV_Temp\(1),
	datad => \PIPE4|ALT_INV_Temp[0]~DUPLICATE_q\,
	dataf => \PIPE4|ALT_INV_Temp\(2),
	combout => \registradores|Ien\(0));

-- Location: FF_X70_Y34_N49
\registradores|G2:0:regb|Temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(20));

-- Location: FF_X73_Y36_N38
\PIPE2|Temp[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[94]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(20),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(94));

-- Location: MLABCELL_X72_Y37_N9
\controle|gerador|AdiantaA1[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|gerador|AdiantaA1[1]~4_combout\ = ( \controle|igualitario|Equal1~0_combout\ & ( (\controle|igualitario|Equal0~0_combout\ & ((!\PIPE1|Temp\(28)) # (\controle|gerador|AdiantaA1[1]~1_combout\))) ) ) # ( !\controle|igualitario|Equal1~0_combout\ & ( 
-- (\controle|igualitario|Equal0~0_combout\ & (((!\PIPE1|Temp\(28) & !\controle|igualitario|Equal2~1_combout\)) # (\controle|gerador|AdiantaA1[1]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100010001001100010001000100110001001100010011000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|gerador|ALT_INV_AdiantaA1[1]~1_combout\,
	datab => \controle|igualitario|ALT_INV_Equal0~0_combout\,
	datac => \PIPE1|ALT_INV_Temp\(28),
	datad => \controle|igualitario|ALT_INV_Equal2~1_combout\,
	dataf => \controle|igualitario|ALT_INV_Equal1~0_combout\,
	combout => \controle|gerador|AdiantaA1[1]~4_combout\);

-- Location: MLABCELL_X72_Y37_N0
\controle|gerador|AdiantaA1[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|gerador|AdiantaA1\(1) = ( \controle|gerador|AdiantaA1\(1) & ( \controle|gerador|AdiantaA1[1]~4_combout\ ) ) # ( !\controle|gerador|AdiantaA1\(1) & ( \controle|gerador|AdiantaA1[1]~4_combout\ & ( \controle|gerador|AdiantaA1[1]~0_combout\ ) ) ) # 
-- ( \controle|gerador|AdiantaA1\(1) & ( !\controle|gerador|AdiantaA1[1]~4_combout\ & ( !\controle|gerador|AdiantaA1[1]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \controle|gerador|ALT_INV_AdiantaA1[1]~0_combout\,
	datae => \controle|gerador|ALT_INV_AdiantaA1\(1),
	dataf => \controle|gerador|ALT_INV_AdiantaA1[1]~4_combout\,
	combout => \controle|gerador|AdiantaA1\(1));

-- Location: FF_X72_Y37_N2
\PIPEAUX|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|gerador|AdiantaA1\(1),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPEAUX|Temp\(3));

-- Location: LABCELL_X73_Y36_N42
\mux_IN_ULA_4_1|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux11~0_combout\ = ( \PIPEAUX|Temp\(3) & ( (!\PIPEAUX|Temp\(2) & \PIPE3|Temp\(57)) ) ) # ( !\PIPEAUX|Temp\(3) & ( (!\PIPEAUX|Temp\(2) & ((\PIPE2|Temp\(94)))) # (\PIPEAUX|Temp\(2) & (\muxEscReg2|X[20]~20_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(2),
	datab => \PIPE3|ALT_INV_Temp\(57),
	datac => \muxEscReg2|ALT_INV_X[20]~20_combout\,
	datad => \PIPE2|ALT_INV_Temp\(94),
	dataf => \PIPEAUX|ALT_INV_Temp\(3),
	combout => \mux_IN_ULA_4_1|Mux11~0_combout\);

-- Location: LABCELL_X77_Y38_N18
\ULA1|Mux14~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~20_combout\ = ( \operaULA|Mux5~0_combout\ & ( (!\operaULA|Mux0~0_combout\ & (\operaULA|Mux7~0_combout\ & ((\operaULA|Mux2~0_combout\) # (\operaULA|Mux3~0_combout\)))) ) ) # ( !\operaULA|Mux5~0_combout\ & ( (\operaULA|Mux7~0_combout\ & 
-- ((!\operaULA|Mux2~0_combout\ & ((\operaULA|Mux0~0_combout\) # (\operaULA|Mux3~0_combout\))) # (\operaULA|Mux2~0_combout\ & ((!\operaULA|Mux0~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111100000000000111110000000000011100000000000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux3~0_combout\,
	datab => \operaULA|ALT_INV_Mux2~0_combout\,
	datac => \operaULA|ALT_INV_Mux0~0_combout\,
	datad => \operaULA|ALT_INV_Mux7~0_combout\,
	dataf => \operaULA|ALT_INV_Mux5~0_combout\,
	combout => \ULA1|Mux14~20_combout\);

-- Location: LABCELL_X77_Y38_N24
\ULA1|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~0_combout\ = ( \operaULA|Mux7~0_combout\ & ( \operaULA|Mux3~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \operaULA|ALT_INV_Mux7~0_combout\,
	dataf => \operaULA|ALT_INV_Mux3~0_combout\,
	combout => \ULA1|Mux29~0_combout\);

-- Location: LABCELL_X77_Y38_N30
\ULA1|Mux29~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~18_combout\ = ( \operaULA|Mux5~0_combout\ & ( \ULA1|Mux29~0_combout\ ) ) # ( !\operaULA|Mux5~0_combout\ & ( (!\operaULA|Mux2~0_combout\ & \ULA1|Mux29~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \operaULA|ALT_INV_Mux2~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~0_combout\,
	dataf => \operaULA|ALT_INV_Mux5~0_combout\,
	combout => \ULA1|Mux29~18_combout\);

-- Location: FF_X74_Y36_N26
\PIPE2|Temp[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux11~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(62));

-- Location: LABCELL_X74_Y36_N39
\mux_IN_ULA_4_2|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux11~0_combout\ = ( \PIPE3|Temp\(57) & ( \PIPEAUX|Temp\(1) & ( (!\PIPEAUX|Temp\(0)) # (\PIPE2|Temp\(15)) ) ) ) # ( !\PIPE3|Temp\(57) & ( \PIPEAUX|Temp\(1) & ( (\PIPE2|Temp\(15) & \PIPEAUX|Temp\(0)) ) ) ) # ( \PIPE3|Temp\(57) & ( 
-- !\PIPEAUX|Temp\(1) & ( (!\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(62))) # (\PIPEAUX|Temp\(0) & ((\muxEscReg2|X[20]~20_combout\))) ) ) ) # ( !\PIPE3|Temp\(57) & ( !\PIPEAUX|Temp\(1) & ( (!\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(62))) # (\PIPEAUX|Temp\(0) & 
-- ((\muxEscReg2|X[20]~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(62),
	datab => \PIPE2|ALT_INV_Temp\(15),
	datac => \muxEscReg2|ALT_INV_X[20]~20_combout\,
	datad => \PIPEAUX|ALT_INV_Temp\(0),
	datae => \PIPE3|ALT_INV_Temp\(57),
	dataf => \PIPEAUX|ALT_INV_Temp\(1),
	combout => \mux_IN_ULA_4_2|Mux11~0_combout\);

-- Location: LABCELL_X77_Y38_N6
\ULA1|Mux29~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~19_combout\ = ( \operaULA|Mux5~0_combout\ & ( !\ULA1|Mux29~0_combout\ ) ) # ( !\operaULA|Mux5~0_combout\ & ( (!\operaULA|Mux2~0_combout\ & \ULA1|Mux29~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \operaULA|ALT_INV_Mux2~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~0_combout\,
	dataf => \operaULA|ALT_INV_Mux5~0_combout\,
	combout => \ULA1|Mux29~19_combout\);

-- Location: LABCELL_X81_Y38_N21
\ULA1|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux11~0_combout\ = ( \mux_IN_ULA_4_2|Mux11~0_combout\ & ( \ULA1|Mux29~19_combout\ & ( (\mux_IN_ULA_4_1|Mux11~0_combout\ & !\ULA1|Mux29~18_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux11~0_combout\ & ( !\ULA1|Mux29~19_combout\ & ( \ULA1|Mux29~18_combout\ ) 
-- ) ) # ( !\mux_IN_ULA_4_2|Mux11~0_combout\ & ( !\ULA1|Mux29~19_combout\ & ( !\mux_IN_ULA_4_1|Mux11~0_combout\ $ (\ULA1|Mux29~18_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011000011110000111100000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~18_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux11~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~19_combout\,
	combout => \ULA1|Mux11~0_combout\);

-- Location: LABCELL_X77_Y38_N54
\ULA1|Mux14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~21_combout\ = ( \operaULA|Mux2~0_combout\ & ( (!\operaULA|Mux4~0_combout\ & (((!\operaULA|Mux7~0_combout\) # (\operaULA|Mux5~0_combout\)) # (\operaULA|Mux3~0_combout\))) ) ) # ( !\operaULA|Mux2~0_combout\ & ( (!\operaULA|Mux4~0_combout\ & 
-- ((!\operaULA|Mux3~0_combout\) # ((!\operaULA|Mux7~0_combout\) # (!\operaULA|Mux5~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000000000111111100000000011011111000000001101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux3~0_combout\,
	datab => \operaULA|ALT_INV_Mux7~0_combout\,
	datac => \operaULA|ALT_INV_Mux5~0_combout\,
	datad => \operaULA|ALT_INV_Mux4~0_combout\,
	dataf => \operaULA|ALT_INV_Mux2~0_combout\,
	combout => \ULA1|Mux14~21_combout\);

-- Location: LABCELL_X79_Y32_N24
\ULA1|Mux29~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~22_combout\ = ( \operaULA|Mux5~0_combout\ & ( \ULA1|Mux14~0_combout\ & ( (\operaULA|Mux4~0_combout\) # (\ULA1|Mux29~2_combout\) ) ) ) # ( !\operaULA|Mux5~0_combout\ & ( \ULA1|Mux14~0_combout\ & ( \ULA1|Mux29~2_combout\ ) ) ) # ( 
-- \operaULA|Mux5~0_combout\ & ( !\ULA1|Mux14~0_combout\ & ( (\operaULA|Mux4~0_combout\) # (\ULA1|Mux29~2_combout\) ) ) ) # ( !\operaULA|Mux5~0_combout\ & ( !\ULA1|Mux14~0_combout\ & ( (\operaULA|Mux4~0_combout\) # (\ULA1|Mux29~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100110011001100110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux29~2_combout\,
	datac => \operaULA|ALT_INV_Mux4~0_combout\,
	datae => \operaULA|ALT_INV_Mux5~0_combout\,
	dataf => \ULA1|ALT_INV_Mux14~0_combout\,
	combout => \ULA1|Mux29~22_combout\);

-- Location: LABCELL_X81_Y38_N39
\ULA1|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~0_combout\ = ( \ULA1|Mux14~0_combout\ & ( (\ULA1|Mux29~2_combout\ & (!\operaULA|Mux5~0_combout\ & !\ULA1|Mux29~0_combout\)) ) ) # ( !\ULA1|Mux14~0_combout\ & ( (\ULA1|Mux29~2_combout\ & (!\operaULA|Mux5~0_combout\ $ (\ULA1|Mux29~0_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000101010100000000010101010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~2_combout\,
	datac => \operaULA|ALT_INV_Mux5~0_combout\,
	datad => \ULA1|ALT_INV_Mux29~0_combout\,
	dataf => \ULA1|ALT_INV_Mux14~0_combout\,
	combout => \ULA1|Mux27~0_combout\);

-- Location: FF_X67_Y37_N55
\PIPE4|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(0),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(0));

-- Location: LABCELL_X67_Y37_N3
\registradores|Ien[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|Ien\(5) = ( !\PIPE4|Temp[1]~DUPLICATE_q\ & ( (\PIPE4|Temp\(2) & (\PIPE4|Temp\(0) & (!\PIPE4|Temp\(4) & \PIPE4|Temp\(69)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(2),
	datab => \PIPE4|ALT_INV_Temp\(0),
	datac => \PIPE4|ALT_INV_Temp\(4),
	datad => \PIPE4|ALT_INV_Temp\(69),
	dataf => \PIPE4|ALT_INV_Temp[1]~DUPLICATE_q\,
	combout => \registradores|Ien\(5));

-- Location: FF_X64_Y35_N11
\registradores|G2:5:regb|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[0]~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(0));

-- Location: LABCELL_X67_Y37_N33
\registradores|Ien[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|Ien\(7) = ( \PIPE4|Temp\(2) & ( \PIPE4|Temp[1]~DUPLICATE_q\ & ( (\PIPE4|Temp[0]~DUPLICATE_q\ & (!\PIPE4|Temp\(4) & \PIPE4|Temp\(69))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp[0]~DUPLICATE_q\,
	datac => \PIPE4|ALT_INV_Temp\(4),
	datad => \PIPE4|ALT_INV_Temp\(69),
	datae => \PIPE4|ALT_INV_Temp\(2),
	dataf => \PIPE4|ALT_INV_Temp[1]~DUPLICATE_q\,
	combout => \registradores|Ien\(7));

-- Location: FF_X64_Y35_N29
\registradores|G2:7:regb|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[0]~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(0));

-- Location: MLABCELL_X65_Y35_N48
\registradores|G2:6:regb|Temp[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:6:regb|Temp[0]~feeder_combout\ = ( \muxEscReg2|X[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[0]~0_combout\,
	combout => \registradores|G2:6:regb|Temp[0]~feeder_combout\);

-- Location: LABCELL_X67_Y37_N36
\registradores|Ien[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|Ien\(6) = ( !\PIPE4|Temp[0]~DUPLICATE_q\ & ( \PIPE4|Temp\(2) & ( (\PIPE4|Temp[1]~DUPLICATE_q\ & (\PIPE4|Temp\(69) & !\PIPE4|Temp\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp[1]~DUPLICATE_q\,
	datac => \PIPE4|ALT_INV_Temp\(69),
	datad => \PIPE4|ALT_INV_Temp\(4),
	datae => \PIPE4|ALT_INV_Temp[0]~DUPLICATE_q\,
	dataf => \PIPE4|ALT_INV_Temp\(2),
	combout => \registradores|Ien\(6));

-- Location: FF_X65_Y35_N50
\registradores|G2:6:regb|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:6:regb|Temp[0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(0));

-- Location: LABCELL_X64_Y35_N51
\registradores|G2:4:regb|Temp[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:4:regb|Temp[0]~feeder_combout\ = \muxEscReg2|X[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \muxEscReg2|ALT_INV_X[0]~0_combout\,
	combout => \registradores|G2:4:regb|Temp[0]~feeder_combout\);

-- Location: LABCELL_X67_Y37_N51
\registradores|Ien[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|Ien\(4) = ( !\PIPE4|Temp[0]~DUPLICATE_q\ & ( \PIPE4|Temp\(2) & ( (\PIPE4|Temp\(69) & (!\PIPE4|Temp\(4) & !\PIPE4|Temp[1]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(69),
	datac => \PIPE4|ALT_INV_Temp\(4),
	datad => \PIPE4|ALT_INV_Temp[1]~DUPLICATE_q\,
	datae => \PIPE4|ALT_INV_Temp[0]~DUPLICATE_q\,
	dataf => \PIPE4|ALT_INV_Temp\(2),
	combout => \registradores|Ien\(4));

-- Location: FF_X64_Y35_N53
\registradores|G2:4:regb|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:4:regb|Temp[0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(0));

-- Location: LABCELL_X64_Y35_N45
\registradores|outData2|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux31~0_combout\ = ( \registradores|G2:6:regb|Temp\(0) & ( \registradores|G2:4:regb|Temp\(0) & ( (!\PIPE1|Temp\(16)) # ((!\PIPE1|Temp\(17) & (\registradores|G2:5:regb|Temp\(0))) # (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:7:regb|Temp\(0))))) ) ) ) # ( !\registradores|G2:6:regb|Temp\(0) & ( \registradores|G2:4:regb|Temp\(0) & ( (!\PIPE1|Temp\(16) & (!\PIPE1|Temp\(17))) # (\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & (\registradores|G2:5:regb|Temp\(0))) # 
-- (\PIPE1|Temp\(17) & ((\registradores|G2:7:regb|Temp\(0)))))) ) ) ) # ( \registradores|G2:6:regb|Temp\(0) & ( !\registradores|G2:4:regb|Temp\(0) & ( (!\PIPE1|Temp\(16) & (\PIPE1|Temp\(17))) # (\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & 
-- (\registradores|G2:5:regb|Temp\(0))) # (\PIPE1|Temp\(17) & ((\registradores|G2:7:regb|Temp\(0)))))) ) ) ) # ( !\registradores|G2:6:regb|Temp\(0) & ( !\registradores|G2:4:regb|Temp\(0) & ( (\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & 
-- (\registradores|G2:5:regb|Temp\(0))) # (\PIPE1|Temp\(17) & ((\registradores|G2:7:regb|Temp\(0)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(16),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:5:regb|ALT_INV_Temp\(0),
	datad => \registradores|G2:7:regb|ALT_INV_Temp\(0),
	datae => \registradores|G2:6:regb|ALT_INV_Temp\(0),
	dataf => \registradores|G2:4:regb|ALT_INV_Temp\(0),
	combout => \registradores|outData2|Mux31~0_combout\);

-- Location: FF_X68_Y37_N32
\registradores|G2:3:regb|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[0]~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(0));

-- Location: LABCELL_X67_Y37_N15
\registradores|Ien[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|Ien\(1) = ( \PIPE4|Temp\(69) & ( !\PIPE4|Temp[1]~DUPLICATE_q\ & ( (\PIPE4|Temp[0]~DUPLICATE_q\ & (!\PIPE4|Temp\(4) & !\PIPE4|Temp\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp[0]~DUPLICATE_q\,
	datac => \PIPE4|ALT_INV_Temp\(4),
	datad => \PIPE4|ALT_INV_Temp\(2),
	datae => \PIPE4|ALT_INV_Temp\(69),
	dataf => \PIPE4|ALT_INV_Temp[1]~DUPLICATE_q\,
	combout => \registradores|Ien\(1));

-- Location: FF_X68_Y37_N50
\registradores|G2:1:regb|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[0]~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(0));

-- Location: LABCELL_X67_Y37_N57
\registradores|Ien[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|Ien\(2) = ( !\PIPE4|Temp[0]~DUPLICATE_q\ & ( !\PIPE4|Temp\(2) & ( (\PIPE4|Temp\(69) & (!\PIPE4|Temp\(4) & \PIPE4|Temp[1]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(69),
	datac => \PIPE4|ALT_INV_Temp\(4),
	datad => \PIPE4|ALT_INV_Temp[1]~DUPLICATE_q\,
	datae => \PIPE4|ALT_INV_Temp[0]~DUPLICATE_q\,
	dataf => \PIPE4|ALT_INV_Temp\(2),
	combout => \registradores|Ien\(2));

-- Location: FF_X68_Y37_N38
\registradores|G2:2:regb|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[0]~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(0));

-- Location: FF_X68_Y34_N34
\registradores|G2:0:regb|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[0]~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(0));

-- Location: LABCELL_X68_Y37_N39
\registradores|outData2|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux31~1_combout\ = ( \registradores|G2:2:regb|Temp\(0) & ( \registradores|G2:0:regb|Temp\(0) & ( (!\PIPE1|Temp\(16)) # ((!\PIPE1|Temp\(17) & ((\registradores|G2:1:regb|Temp\(0)))) # (\PIPE1|Temp\(17) & 
-- (\registradores|G2:3:regb|Temp\(0)))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(0) & ( \registradores|G2:0:regb|Temp\(0) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16)) # (\registradores|G2:1:regb|Temp\(0))))) # (\PIPE1|Temp\(17) & 
-- (\registradores|G2:3:regb|Temp\(0) & (\PIPE1|Temp\(16)))) ) ) ) # ( \registradores|G2:2:regb|Temp\(0) & ( !\registradores|G2:0:regb|Temp\(0) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16) & \registradores|G2:1:regb|Temp\(0))))) # (\PIPE1|Temp\(17) & 
-- (((!\PIPE1|Temp\(16))) # (\registradores|G2:3:regb|Temp\(0)))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(0) & ( !\registradores|G2:0:regb|Temp\(0) & ( (\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & ((\registradores|G2:1:regb|Temp\(0)))) # (\PIPE1|Temp\(17) & 
-- (\registradores|G2:3:regb|Temp\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \registradores|G2:3:regb|ALT_INV_Temp\(0),
	datac => \PIPE1|ALT_INV_Temp\(16),
	datad => \registradores|G2:1:regb|ALT_INV_Temp\(0),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(0),
	dataf => \registradores|G2:0:regb|ALT_INV_Temp\(0),
	combout => \registradores|outData2|Mux31~1_combout\);

-- Location: LABCELL_X73_Y36_N9
\registradores|outData2|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux31~2_combout\ = ( \registradores|outData2|Mux31~1_combout\ & ( (!\PIPE1|Temp\(18)) # (\registradores|outData2|Mux31~0_combout\) ) ) # ( !\registradores|outData2|Mux31~1_combout\ & ( (\PIPE1|Temp\(18) & 
-- \registradores|outData2|Mux31~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(18),
	datad => \registradores|outData2|ALT_INV_Mux31~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux31~1_combout\,
	combout => \registradores|outData2|Mux31~2_combout\);

-- Location: FF_X74_Y35_N41
\PIPE2|Temp[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \registradores|outData2|Mux31~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(42));

-- Location: MLABCELL_X82_Y35_N0
\ULA1|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux31~2_combout\ = (\operaULA|Mux4~0_combout\ & \operaULA|Mux5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \operaULA|ALT_INV_Mux4~0_combout\,
	datad => \operaULA|ALT_INV_Mux5~0_combout\,
	combout => \ULA1|Mux31~2_combout\);

-- Location: MLABCELL_X82_Y35_N33
\ULA1|Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux31~5_combout\ = (!\ULA1|Mux29~0_combout\ & \ULA1|Mux31~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux29~0_combout\,
	datad => \ULA1|ALT_INV_Mux31~2_combout\,
	combout => \ULA1|Mux31~5_combout\);

-- Location: LABCELL_X80_Y33_N27
\PIPE2|Temp[74]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[74]~feeder_combout\ = ( \registradores|G2:3:regb|Temp\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(0),
	combout => \PIPE2|Temp[74]~feeder_combout\);

-- Location: FF_X80_Y33_N29
\PIPE2|Temp[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[74]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(0),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(74));

-- Location: LABCELL_X80_Y33_N36
\mux_IN_ULA_4_1|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux31~0_combout\ = ( \muxEscReg2|X[0]~0_combout\ & ( (!\PIPEAUX|Temp\(3) & (((\PIPE2|Temp\(74))) # (\PIPEAUX|Temp\(2)))) # (\PIPEAUX|Temp\(3) & (!\PIPEAUX|Temp\(2) & ((\PIPE3|Temp\(37))))) ) ) # ( !\muxEscReg2|X[0]~0_combout\ & ( 
-- (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & (\PIPE2|Temp\(74))) # (\PIPEAUX|Temp\(3) & ((\PIPE3|Temp\(37)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(3),
	datab => \PIPEAUX|ALT_INV_Temp\(2),
	datac => \PIPE2|ALT_INV_Temp\(74),
	datad => \PIPE3|ALT_INV_Temp\(37),
	dataf => \muxEscReg2|ALT_INV_X[0]~0_combout\,
	combout => \mux_IN_ULA_4_1|Mux31~0_combout\);

-- Location: FF_X73_Y33_N47
\registradores|G2:3:regb|Temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[31]~31_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(31));

-- Location: LABCELL_X73_Y33_N15
\PIPE2|Temp[105]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[105]~feeder_combout\ = \registradores|G2:3:regb|Temp\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|G2:3:regb|ALT_INV_Temp\(31),
	combout => \PIPE2|Temp[105]~feeder_combout\);

-- Location: LABCELL_X68_Y35_N54
\registradores|G2:0:regb|Temp[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[31]~feeder_combout\ = ( \muxEscReg2|X[31]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[31]~31_combout\,
	combout => \registradores|G2:0:regb|Temp[31]~feeder_combout\);

-- Location: FF_X68_Y35_N55
\registradores|G2:0:regb|Temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(31));

-- Location: FF_X73_Y33_N17
\PIPE2|Temp[105]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[105]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(31),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp[105]~DUPLICATE_q\);

-- Location: LABCELL_X73_Y33_N54
\mux_IN_ULA_4_1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux0~0_combout\ = ( \muxEscReg2|X[31]~31_combout\ & ( \PIPEAUX|Temp\(2) & ( !\PIPEAUX|Temp\(3) ) ) ) # ( \muxEscReg2|X[31]~31_combout\ & ( !\PIPEAUX|Temp\(2) & ( (!\PIPEAUX|Temp\(3) & (\PIPE2|Temp[105]~DUPLICATE_q\)) # (\PIPEAUX|Temp\(3) & 
-- ((\PIPE3|Temp\(68)))) ) ) ) # ( !\muxEscReg2|X[31]~31_combout\ & ( !\PIPEAUX|Temp\(2) & ( (!\PIPEAUX|Temp\(3) & (\PIPE2|Temp[105]~DUPLICATE_q\)) # (\PIPEAUX|Temp\(3) & ((\PIPE3|Temp\(68)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE2|ALT_INV_Temp[105]~DUPLICATE_q\,
	datac => \PIPE3|ALT_INV_Temp\(68),
	datad => \PIPEAUX|ALT_INV_Temp\(3),
	datae => \muxEscReg2|ALT_INV_X[31]~31_combout\,
	dataf => \PIPEAUX|ALT_INV_Temp\(2),
	combout => \mux_IN_ULA_4_1|Mux0~0_combout\);

-- Location: LABCELL_X85_Y36_N45
\ULA1|Add0~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~144_combout\ = ( \operaULA|Mux5~0_combout\ & ( \mux_IN_ULA_4_2|Mux0~0_combout\ & ( !\mux_IN_ULA_4_1|Mux0~0_combout\ ) ) ) # ( \operaULA|Mux5~0_combout\ & ( !\mux_IN_ULA_4_2|Mux0~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datae => \operaULA|ALT_INV_Mux5~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	combout => \ULA1|Add0~144_combout\);

-- Location: FF_X72_Y35_N5
\PIPE4|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(39),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(7));

-- Location: LABCELL_X75_Y37_N48
\PIPE3|Temp[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE3|Temp[5]~feeder_combout\ = ( \PIPE2|Temp\(42) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE2|ALT_INV_Temp\(42),
	combout => \PIPE3|Temp[5]~feeder_combout\);

-- Location: FF_X75_Y37_N50
\PIPE3|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE3|Temp[5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(5));

-- Location: LABCELL_X81_Y38_N30
\ULA1|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~0_combout\ = ( \ULA1|Mux31~1_combout\ & ( (!\ULA1|Mux14~0_combout\) # (\ULA1|Mux27~0_combout\) ) ) # ( !\ULA1|Mux31~1_combout\ & ( \ULA1|Mux27~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux27~0_combout\,
	datad => \ULA1|ALT_INV_Mux14~0_combout\,
	dataf => \ULA1|ALT_INV_Mux31~1_combout\,
	combout => \ULA1|Mux21~0_combout\);

-- Location: LABCELL_X83_Y37_N12
\ULA1|Mux27~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~10_combout\ = ( \ULA1|Mux29~8_combout\ & ( (!\ULA1|Mux21~0_combout\ & (!\ULA1|Mux29~2_combout\ & ((!\operaULA|Mux4~0_combout\) # (\operaULA|Mux5~0_combout\)))) ) ) # ( !\ULA1|Mux29~8_combout\ & ( (!\operaULA|Mux4~0_combout\ & 
-- (!\ULA1|Mux21~0_combout\ & !\ULA1|Mux29~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000011010000000000001101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux5~0_combout\,
	datab => \operaULA|ALT_INV_Mux4~0_combout\,
	datac => \ULA1|ALT_INV_Mux21~0_combout\,
	datad => \ULA1|ALT_INV_Mux29~2_combout\,
	dataf => \ULA1|ALT_INV_Mux29~8_combout\,
	combout => \ULA1|Mux27~10_combout\);

-- Location: LABCELL_X83_Y37_N15
\ULA1|Mux27~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~8_combout\ = ( \ULA1|Mux29~8_combout\ & ( \operaULA|Mux4~0_combout\ ) ) # ( !\ULA1|Mux29~8_combout\ & ( (!\operaULA|Mux5~0_combout\ & \operaULA|Mux4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux5~0_combout\,
	datac => \operaULA|ALT_INV_Mux4~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~8_combout\,
	combout => \ULA1|Mux27~8_combout\);

-- Location: FF_X74_Y37_N47
\PIPE4|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(43),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(11));

-- Location: MLABCELL_X72_Y37_N45
\controle|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|Mux1~0_combout\ = ( \PIPE1|Temp\(26) & ( !\PIPE1|Temp\(28) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(28),
	dataf => \PIPE1|ALT_INV_Temp\(26),
	combout => \controle|Mux1~0_combout\);

-- Location: FF_X72_Y37_N56
\PIPE2|Temp[139]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \controle|Mux1~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(139));

-- Location: FF_X72_Y37_N53
\PIPE3|Temp[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(139),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(103));

-- Location: FF_X73_Y37_N43
\PIPE4|Temp[70]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(103),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp[70]~DUPLICATE_q\);

-- Location: FF_X79_Y33_N23
\PIPE4|Temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(46),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(14));

-- Location: FF_X68_Y36_N25
\registradores|G2:3:regb|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[10]~10_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(10));

-- Location: LABCELL_X73_Y35_N45
\PIPE2|Temp[84]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[84]~feeder_combout\ = \registradores|G2:3:regb|Temp\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|G2:3:regb|ALT_INV_Temp\(10),
	combout => \PIPE2|Temp[84]~feeder_combout\);

-- Location: FF_X72_Y35_N17
\registradores|G2:0:regb|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[10]~10_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(10));

-- Location: FF_X73_Y35_N47
\PIPE2|Temp[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[84]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(10),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(84));

-- Location: LABCELL_X73_Y35_N33
\mux_IN_ULA_4_1|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux21~0_combout\ = ( \muxEscReg2|X[10]~10_combout\ & ( (!\PIPEAUX|Temp\(3) & (((\PIPEAUX|Temp\(2))) # (\PIPE2|Temp\(84)))) # (\PIPEAUX|Temp\(3) & (((!\PIPEAUX|Temp\(2) & \PIPE3|Temp\(47))))) ) ) # ( !\muxEscReg2|X[10]~10_combout\ & ( 
-- (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & (\PIPE2|Temp\(84))) # (\PIPEAUX|Temp\(3) & ((\PIPE3|Temp\(47)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001000000111000000101010011110100010101001111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(3),
	datab => \PIPE2|ALT_INV_Temp\(84),
	datac => \PIPEAUX|ALT_INV_Temp\(2),
	datad => \PIPE3|ALT_INV_Temp\(47),
	dataf => \muxEscReg2|ALT_INV_X[10]~10_combout\,
	combout => \mux_IN_ULA_4_1|Mux21~0_combout\);

-- Location: FF_X73_Y35_N38
\PIPE2|Temp[52]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux21~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp[52]~DUPLICATE_q\);

-- Location: LABCELL_X73_Y35_N42
\mux_IN_ULA_4_2|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux21~0_combout\ = ( \muxEscReg2|X[10]~10_combout\ & ( (!\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & (\PIPE2|Temp[52]~DUPLICATE_q\)) # (\PIPEAUX|Temp\(1) & ((\PIPE3|Temp\(47)))))) # (\PIPEAUX|Temp\(0) & (((!\PIPEAUX|Temp\(1))))) ) ) # ( 
-- !\muxEscReg2|X[10]~10_combout\ & ( (!\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & (\PIPE2|Temp[52]~DUPLICATE_q\)) # (\PIPEAUX|Temp\(1) & ((\PIPE3|Temp\(47)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000000110001110111000011000111011100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp[52]~DUPLICATE_q\,
	datab => \PIPEAUX|ALT_INV_Temp\(0),
	datac => \PIPE3|ALT_INV_Temp\(47),
	datad => \PIPEAUX|ALT_INV_Temp\(1),
	dataf => \muxEscReg2|ALT_INV_X[10]~10_combout\,
	combout => \mux_IN_ULA_4_2|Mux21~0_combout\);

-- Location: MLABCELL_X84_Y34_N6
\ULA1|Mux21~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~11_combout\ = ( \mux_IN_ULA_4_1|Mux21~0_combout\ & ( \ULA1|Mux29~19_combout\ & ( (\mux_IN_ULA_4_2|Mux21~0_combout\ & !\ULA1|Mux29~18_combout\) ) ) ) # ( \mux_IN_ULA_4_1|Mux21~0_combout\ & ( !\ULA1|Mux29~19_combout\ & ( \ULA1|Mux29~18_combout\ 
-- ) ) ) # ( !\mux_IN_ULA_4_1|Mux21~0_combout\ & ( !\ULA1|Mux29~19_combout\ & ( !\mux_IN_ULA_4_2|Mux21~0_combout\ $ (\ULA1|Mux29~18_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101000011110000111100000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux21~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~18_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~19_combout\,
	combout => \ULA1|Mux21~11_combout\);

-- Location: LABCELL_X77_Y38_N3
\ULA1|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~1_combout\ = ( \operaULA|Mux3~0_combout\ & ( (\operaULA|Mux7~0_combout\ & ((!\operaULA|Mux0~0_combout\) # ((!\operaULA|Mux5~0_combout\ & \operaULA|Mux2~0_combout\)))) ) ) # ( !\operaULA|Mux3~0_combout\ & ( (\operaULA|Mux2~0_combout\ & 
-- (\operaULA|Mux7~0_combout\ & ((!\operaULA|Mux0~0_combout\) # (!\operaULA|Mux5~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001110000000000000111000000000101011100000000010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux0~0_combout\,
	datab => \operaULA|ALT_INV_Mux5~0_combout\,
	datac => \operaULA|ALT_INV_Mux2~0_combout\,
	datad => \operaULA|ALT_INV_Mux7~0_combout\,
	dataf => \operaULA|ALT_INV_Mux3~0_combout\,
	combout => \ULA1|Mux21~1_combout\);

-- Location: FF_X71_Y35_N52
\registradores|G2:1:regb|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[9]~9_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(9));

-- Location: FF_X70_Y33_N26
\registradores|G2:2:regb|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[9]~9_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(9));

-- Location: LABCELL_X68_Y33_N27
\registradores|G2:0:regb|Temp[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[9]~feeder_combout\ = ( \muxEscReg2|X[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[9]~9_combout\,
	combout => \registradores|G2:0:regb|Temp[9]~feeder_combout\);

-- Location: FF_X68_Y33_N28
\registradores|G2:0:regb|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(9));

-- Location: LABCELL_X70_Y33_N24
\registradores|outData2|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux22~1_combout\ = ( \registradores|G2:2:regb|Temp\(9) & ( \registradores|G2:0:regb|Temp\(9) & ( (!\PIPE1|Temp\(16)) # ((!\PIPE1|Temp\(17) & (\registradores|G2:1:regb|Temp\(9))) # (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:3:regb|Temp\(9))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(9) & ( \registradores|G2:0:regb|Temp\(9) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16))) # (\registradores|G2:1:regb|Temp\(9)))) # (\PIPE1|Temp\(17) & 
-- (((\registradores|G2:3:regb|Temp\(9) & \PIPE1|Temp\(16))))) ) ) ) # ( \registradores|G2:2:regb|Temp\(9) & ( !\registradores|G2:0:regb|Temp\(9) & ( (!\PIPE1|Temp\(17) & (\registradores|G2:1:regb|Temp\(9) & ((\PIPE1|Temp\(16))))) # (\PIPE1|Temp\(17) & 
-- (((!\PIPE1|Temp\(16)) # (\registradores|G2:3:regb|Temp\(9))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(9) & ( !\registradores|G2:0:regb|Temp\(9) & ( (\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & (\registradores|G2:1:regb|Temp\(9))) # (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:3:regb|Temp\(9)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:1:regb|ALT_INV_Temp\(9),
	datab => \registradores|G2:3:regb|ALT_INV_Temp\(9),
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \PIPE1|ALT_INV_Temp\(16),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(9),
	dataf => \registradores|G2:0:regb|ALT_INV_Temp\(9),
	combout => \registradores|outData2|Mux22~1_combout\);

-- Location: LABCELL_X66_Y35_N48
\registradores|G2:7:regb|Temp[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:7:regb|Temp[9]~feeder_combout\ = ( \muxEscReg2|X[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[9]~9_combout\,
	combout => \registradores|G2:7:regb|Temp[9]~feeder_combout\);

-- Location: FF_X66_Y35_N50
\registradores|G2:7:regb|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:7:regb|Temp[9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(9));

-- Location: MLABCELL_X65_Y35_N33
\registradores|G2:6:regb|Temp[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:6:regb|Temp[9]~feeder_combout\ = ( \muxEscReg2|X[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[9]~9_combout\,
	combout => \registradores|G2:6:regb|Temp[9]~feeder_combout\);

-- Location: FF_X65_Y35_N35
\registradores|G2:6:regb|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:6:regb|Temp[9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(9));

-- Location: FF_X65_Y35_N2
\registradores|G2:5:regb|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[9]~9_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(9));

-- Location: MLABCELL_X65_Y35_N39
\registradores|G2:4:regb|Temp[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:4:regb|Temp[9]~feeder_combout\ = ( \muxEscReg2|X[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[9]~9_combout\,
	combout => \registradores|G2:4:regb|Temp[9]~feeder_combout\);

-- Location: FF_X65_Y35_N41
\registradores|G2:4:regb|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:4:regb|Temp[9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(9));

-- Location: MLABCELL_X65_Y35_N0
\registradores|outData2|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux22~0_combout\ = ( \registradores|G2:5:regb|Temp\(9) & ( \registradores|G2:4:regb|Temp\(9) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp\(16) & ((\registradores|G2:6:regb|Temp\(9)))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:7:regb|Temp\(9)))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(9) & ( \registradores|G2:4:regb|Temp\(9) & ( (!\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17)) # (\registradores|G2:6:regb|Temp\(9))))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:7:regb|Temp\(9) & ((\PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:5:regb|Temp\(9) & ( !\registradores|G2:4:regb|Temp\(9) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:6:regb|Temp\(9) & \PIPE1|Temp\(17))))) # (\PIPE1|Temp\(16) & 
-- (((!\PIPE1|Temp\(17))) # (\registradores|G2:7:regb|Temp\(9)))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(9) & ( !\registradores|G2:4:regb|Temp\(9) & ( (\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & ((\registradores|G2:6:regb|Temp\(9)))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:7:regb|Temp\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(16),
	datab => \registradores|G2:7:regb|ALT_INV_Temp\(9),
	datac => \registradores|G2:6:regb|ALT_INV_Temp\(9),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(9),
	dataf => \registradores|G2:4:regb|ALT_INV_Temp\(9),
	combout => \registradores|outData2|Mux22~0_combout\);

-- Location: LABCELL_X75_Y33_N36
\registradores|outData2|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux22~2_combout\ = ( \registradores|outData2|Mux22~0_combout\ & ( (\PIPE1|Temp\(18)) # (\registradores|outData2|Mux22~1_combout\) ) ) # ( !\registradores|outData2|Mux22~0_combout\ & ( (\registradores|outData2|Mux22~1_combout\ & 
-- !\PIPE1|Temp\(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registradores|outData2|ALT_INV_Mux22~1_combout\,
	datac => \PIPE1|ALT_INV_Temp\(18),
	dataf => \registradores|outData2|ALT_INV_Mux22~0_combout\,
	combout => \registradores|outData2|Mux22~2_combout\);

-- Location: FF_X75_Y33_N38
\PIPE2|Temp[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux22~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(51));

-- Location: LABCELL_X79_Y33_N54
\mux_IN_ULA_4_2|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux22~0_combout\ = ( \PIPEAUX|Temp\(1) & ( \muxEscReg2|X[9]~9_combout\ & ( (\PIPE3|Temp\(46) & !\PIPEAUX|Temp\(0)) ) ) ) # ( !\PIPEAUX|Temp\(1) & ( \muxEscReg2|X[9]~9_combout\ & ( (\PIPE2|Temp\(51)) # (\PIPEAUX|Temp\(0)) ) ) ) # ( 
-- \PIPEAUX|Temp\(1) & ( !\muxEscReg2|X[9]~9_combout\ & ( (\PIPE3|Temp\(46) & !\PIPEAUX|Temp\(0)) ) ) ) # ( !\PIPEAUX|Temp\(1) & ( !\muxEscReg2|X[9]~9_combout\ & ( (!\PIPEAUX|Temp\(0) & \PIPE2|Temp\(51)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100000101000000001111111111110101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(46),
	datac => \PIPEAUX|ALT_INV_Temp\(0),
	datad => \PIPE2|ALT_INV_Temp\(51),
	datae => \PIPEAUX|ALT_INV_Temp\(1),
	dataf => \muxEscReg2|ALT_INV_X[9]~9_combout\,
	combout => \mux_IN_ULA_4_2|Mux22~0_combout\);

-- Location: FF_X77_Y37_N4
\registradores|G2:3:regb|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[8]~8_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(8));

-- Location: LABCELL_X77_Y37_N33
\PIPE2|Temp[82]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[82]~feeder_combout\ = ( \registradores|G2:3:regb|Temp\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(8),
	combout => \PIPE2|Temp[82]~feeder_combout\);

-- Location: FF_X77_Y37_N47
\registradores|G2:0:regb|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[8]~8_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(8));

-- Location: FF_X77_Y37_N35
\PIPE2|Temp[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[82]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(8),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(82));

-- Location: LABCELL_X77_Y37_N18
\mux_IN_ULA_4_1|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux23~0_combout\ = ( \PIPEAUX|Temp\(3) & ( (!\PIPEAUX|Temp\(2) & \PIPE3|Temp\(45)) ) ) # ( !\PIPEAUX|Temp\(3) & ( (!\PIPEAUX|Temp\(2) & (\PIPE2|Temp\(82))) # (\PIPEAUX|Temp\(2) & ((\muxEscReg2|X[8]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(82),
	datab => \PIPEAUX|ALT_INV_Temp\(2),
	datac => \muxEscReg2|ALT_INV_X[8]~8_combout\,
	datad => \PIPE3|ALT_INV_Temp\(45),
	dataf => \PIPEAUX|ALT_INV_Temp\(3),
	combout => \mux_IN_ULA_4_1|Mux23~0_combout\);

-- Location: LABCELL_X68_Y35_N36
\registradores|G2:3:regb|Temp[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:3:regb|Temp[7]~feeder_combout\ = ( \muxEscReg2|X[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[7]~7_combout\,
	combout => \registradores|G2:3:regb|Temp[7]~feeder_combout\);

-- Location: FF_X68_Y35_N37
\registradores|G2:3:regb|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:3:regb|Temp[7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(7));

-- Location: LABCELL_X75_Y37_N21
\PIPE2|Temp[81]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[81]~feeder_combout\ = ( \registradores|G2:3:regb|Temp\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(7),
	combout => \PIPE2|Temp[81]~feeder_combout\);

-- Location: FF_X75_Y37_N56
\registradores|G2:0:regb|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[7]~7_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(7));

-- Location: FF_X75_Y37_N23
\PIPE2|Temp[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[81]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(7),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(81));

-- Location: LABCELL_X75_Y37_N24
\mux_IN_ULA_4_1|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux24~0_combout\ = ( \PIPE3|Temp\(44) & ( \muxEscReg2|X[7]~7_combout\ & ( (!\PIPEAUX|Temp\(2) & ((\PIPEAUX|Temp\(3)) # (\PIPE2|Temp\(81)))) # (\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3)))) ) ) ) # ( !\PIPE3|Temp\(44) & ( 
-- \muxEscReg2|X[7]~7_combout\ & ( (!\PIPEAUX|Temp\(3) & ((\PIPE2|Temp\(81)) # (\PIPEAUX|Temp\(2)))) ) ) ) # ( \PIPE3|Temp\(44) & ( !\muxEscReg2|X[7]~7_combout\ & ( (!\PIPEAUX|Temp\(2) & ((\PIPEAUX|Temp\(3)) # (\PIPE2|Temp\(81)))) ) ) ) # ( !\PIPE3|Temp\(44) 
-- & ( !\muxEscReg2|X[7]~7_combout\ & ( (!\PIPEAUX|Temp\(2) & (\PIPE2|Temp\(81) & !\PIPEAUX|Temp\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010101010101001011111000000000101111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(2),
	datac => \PIPE2|ALT_INV_Temp\(81),
	datad => \PIPEAUX|ALT_INV_Temp\(3),
	datae => \PIPE3|ALT_INV_Temp\(44),
	dataf => \muxEscReg2|ALT_INV_X[7]~7_combout\,
	combout => \mux_IN_ULA_4_1|Mux24~0_combout\);

-- Location: LABCELL_X70_Y37_N51
\PIPE2|Temp[80]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[80]~feeder_combout\ = ( \registradores|G2:3:regb|Temp\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(6),
	combout => \PIPE2|Temp[80]~feeder_combout\);

-- Location: LABCELL_X70_Y37_N36
\registradores|G2:0:regb|Temp[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[6]~feeder_combout\ = ( \muxEscReg2|X[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[6]~6_combout\,
	combout => \registradores|G2:0:regb|Temp[6]~feeder_combout\);

-- Location: FF_X70_Y37_N37
\registradores|G2:0:regb|Temp[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp[6]~DUPLICATE_q\);

-- Location: FF_X70_Y37_N53
\PIPE2|Temp[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[80]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp[6]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(80));

-- Location: LABCELL_X74_Y37_N30
\mux_IN_ULA_4_1|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux25~0_combout\ = ( \PIPE3|Temp\(43) & ( (!\PIPEAUX|Temp\(2) & (((\PIPEAUX|Temp\(3)) # (\PIPE2|Temp\(80))))) # (\PIPEAUX|Temp\(2) & (\muxEscReg2|X[6]~6_combout\ & ((!\PIPEAUX|Temp\(3))))) ) ) # ( !\PIPE3|Temp\(43) & ( (!\PIPEAUX|Temp\(3) 
-- & ((!\PIPEAUX|Temp\(2) & ((\PIPE2|Temp\(80)))) # (\PIPEAUX|Temp\(2) & (\muxEscReg2|X[6]~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010000000000011101110011000001110111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \muxEscReg2|ALT_INV_X[6]~6_combout\,
	datab => \PIPEAUX|ALT_INV_Temp\(2),
	datac => \PIPE2|ALT_INV_Temp\(80),
	datad => \PIPEAUX|ALT_INV_Temp\(3),
	dataf => \PIPE3|ALT_INV_Temp\(43),
	combout => \mux_IN_ULA_4_1|Mux25~0_combout\);

-- Location: FF_X72_Y37_N16
\registradores|G2:3:regb|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[5]~5_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(5));

-- Location: LABCELL_X74_Y37_N51
\PIPE2|Temp[79]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[79]~feeder_combout\ = ( \registradores|G2:3:regb|Temp\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(5),
	combout => \PIPE2|Temp[79]~feeder_combout\);

-- Location: LABCELL_X70_Y37_N21
\registradores|G2:0:regb|Temp[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[5]~feeder_combout\ = ( \muxEscReg2|X[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[5]~5_combout\,
	combout => \registradores|G2:0:regb|Temp[5]~feeder_combout\);

-- Location: FF_X70_Y37_N22
\registradores|G2:0:regb|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(5));

-- Location: FF_X74_Y37_N53
\PIPE2|Temp[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[79]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(5),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(79));

-- Location: LABCELL_X74_Y37_N6
\mux_IN_ULA_4_1|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux26~0_combout\ = ( \muxEscReg2|X[5]~5_combout\ & ( (!\PIPEAUX|Temp\(3) & (((\PIPE2|Temp\(79))) # (\PIPEAUX|Temp\(2)))) # (\PIPEAUX|Temp\(3) & (!\PIPEAUX|Temp\(2) & ((\PIPE3|Temp\(42))))) ) ) # ( !\muxEscReg2|X[5]~5_combout\ & ( 
-- (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & (\PIPE2|Temp\(79))) # (\PIPEAUX|Temp\(3) & ((\PIPE3|Temp\(42)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(3),
	datab => \PIPEAUX|ALT_INV_Temp\(2),
	datac => \PIPE2|ALT_INV_Temp\(79),
	datad => \PIPE3|ALT_INV_Temp\(42),
	dataf => \muxEscReg2|ALT_INV_X[5]~5_combout\,
	combout => \mux_IN_ULA_4_1|Mux26~0_combout\);

-- Location: FF_X78_Y37_N47
\PIPE4|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(41),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(9));

-- Location: FF_X79_Y35_N11
\PIPE4|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(38),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(6));

-- Location: FF_X64_Y35_N5
\registradores|G2:4:regb|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[1]~1_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(1));

-- Location: MLABCELL_X65_Y35_N24
\registradores|G2:6:regb|Temp[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:6:regb|Temp[1]~feeder_combout\ = ( \muxEscReg2|X[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[1]~1_combout\,
	combout => \registradores|G2:6:regb|Temp[1]~feeder_combout\);

-- Location: FF_X65_Y35_N25
\registradores|G2:6:regb|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:6:regb|Temp[1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(1));

-- Location: FF_X64_Y35_N38
\registradores|G2:5:regb|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[1]~1_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(1));

-- Location: LABCELL_X64_Y35_N21
\registradores|G2:7:regb|Temp[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:7:regb|Temp[1]~feeder_combout\ = ( \muxEscReg2|X[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[1]~1_combout\,
	combout => \registradores|G2:7:regb|Temp[1]~feeder_combout\);

-- Location: FF_X64_Y35_N22
\registradores|G2:7:regb|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:7:regb|Temp[1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(1));

-- Location: LABCELL_X64_Y35_N36
\registradores|outData2|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux30~0_combout\ = ( \registradores|G2:5:regb|Temp\(1) & ( \registradores|G2:7:regb|Temp\(1) & ( ((!\PIPE1|Temp\(17) & (\registradores|G2:4:regb|Temp\(1))) # (\PIPE1|Temp\(17) & ((\registradores|G2:6:regb|Temp\(1))))) # 
-- (\PIPE1|Temp\(16)) ) ) ) # ( !\registradores|G2:5:regb|Temp\(1) & ( \registradores|G2:7:regb|Temp\(1) & ( (!\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & (\registradores|G2:4:regb|Temp\(1))) # (\PIPE1|Temp\(17) & ((\registradores|G2:6:regb|Temp\(1)))))) # 
-- (\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:5:regb|Temp\(1) & ( !\registradores|G2:7:regb|Temp\(1) & ( (!\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & (\registradores|G2:4:regb|Temp\(1))) # (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:6:regb|Temp\(1)))))) # (\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(1) & ( !\registradores|G2:7:regb|Temp\(1) & ( (!\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & (\registradores|G2:4:regb|Temp\(1))) 
-- # (\PIPE1|Temp\(17) & ((\registradores|G2:6:regb|Temp\(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:4:regb|ALT_INV_Temp\(1),
	datab => \registradores|G2:6:regb|ALT_INV_Temp\(1),
	datac => \PIPE1|ALT_INV_Temp\(16),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(1),
	dataf => \registradores|G2:7:regb|ALT_INV_Temp\(1),
	combout => \registradores|outData2|Mux30~0_combout\);

-- Location: FF_X72_Y36_N8
\registradores|G2:1:regb|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[1]~1_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(1));

-- Location: FF_X72_Y36_N50
\registradores|G2:2:regb|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[1]~1_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(1));

-- Location: FF_X80_Y33_N20
\registradores|G2:0:regb|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[1]~1_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(1));

-- Location: MLABCELL_X72_Y36_N48
\registradores|outData2|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux30~1_combout\ = ( \registradores|G2:2:regb|Temp\(1) & ( \registradores|G2:0:regb|Temp\(1) & ( (!\PIPE1|Temp\(16)) # ((!\PIPE1|Temp\(17) & (\registradores|G2:1:regb|Temp\(1))) # (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:3:regb|Temp\(1))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(1) & ( \registradores|G2:0:regb|Temp\(1) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16))) # (\registradores|G2:1:regb|Temp\(1)))) # (\PIPE1|Temp\(17) & 
-- (((\registradores|G2:3:regb|Temp\(1) & \PIPE1|Temp\(16))))) ) ) ) # ( \registradores|G2:2:regb|Temp\(1) & ( !\registradores|G2:0:regb|Temp\(1) & ( (!\PIPE1|Temp\(17) & (\registradores|G2:1:regb|Temp\(1) & ((\PIPE1|Temp\(16))))) # (\PIPE1|Temp\(17) & 
-- (((!\PIPE1|Temp\(16)) # (\registradores|G2:3:regb|Temp\(1))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(1) & ( !\registradores|G2:0:regb|Temp\(1) & ( (\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & (\registradores|G2:1:regb|Temp\(1))) # (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:3:regb|Temp\(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \registradores|G2:1:regb|ALT_INV_Temp\(1),
	datac => \registradores|G2:3:regb|ALT_INV_Temp\(1),
	datad => \PIPE1|ALT_INV_Temp\(16),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(1),
	dataf => \registradores|G2:0:regb|ALT_INV_Temp\(1),
	combout => \registradores|outData2|Mux30~1_combout\);

-- Location: LABCELL_X79_Y35_N15
\registradores|outData2|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux30~2_combout\ = ( \registradores|outData2|Mux30~1_combout\ & ( (!\PIPE1|Temp\(18)) # (\registradores|outData2|Mux30~0_combout\) ) ) # ( !\registradores|outData2|Mux30~1_combout\ & ( (\registradores|outData2|Mux30~0_combout\ & 
-- \PIPE1|Temp\(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|outData2|ALT_INV_Mux30~0_combout\,
	datad => \PIPE1|ALT_INV_Temp\(18),
	dataf => \registradores|outData2|ALT_INV_Mux30~1_combout\,
	combout => \registradores|outData2|Mux30~2_combout\);

-- Location: FF_X79_Y35_N16
\PIPE2|Temp[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux30~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(43));

-- Location: FF_X79_Y35_N38
\PIPE3|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(43),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(6));

-- Location: FF_X72_Y35_N47
\PIPE3|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(44),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(7));

-- Location: FF_X78_Y37_N4
\PIPE2|Temp[45]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux28~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp[45]~DUPLICATE_q\);

-- Location: FF_X77_Y37_N29
\PIPE3|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp[45]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(8));

-- Location: FF_X75_Y37_N29
\registradores|G2:0:regb|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[4]~4_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(4));

-- Location: FF_X74_Y37_N25
\registradores|G2:1:regb|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[4]~4_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(4));

-- Location: FF_X75_Y37_N38
\registradores|G2:2:regb|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[4]~4_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(4));

-- Location: LABCELL_X75_Y37_N36
\registradores|outData2|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux27~1_combout\ = ( \registradores|G2:2:regb|Temp\(4) & ( \registradores|G2:3:regb|Temp\(4) & ( ((!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp\(4))) # (\PIPE1|Temp\(16) & ((\registradores|G2:1:regb|Temp\(4))))) # 
-- (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:2:regb|Temp\(4) & ( \registradores|G2:3:regb|Temp\(4) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp\(4))) # (\PIPE1|Temp\(16) & ((\registradores|G2:1:regb|Temp\(4)))))) # 
-- (\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16))))) ) ) ) # ( \registradores|G2:2:regb|Temp\(4) & ( !\registradores|G2:3:regb|Temp\(4) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp\(4))) # (\PIPE1|Temp\(16) & 
-- ((\registradores|G2:1:regb|Temp\(4)))))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(4) & ( !\registradores|G2:3:regb|Temp\(4) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp\(4))) 
-- # (\PIPE1|Temp\(16) & ((\registradores|G2:1:regb|Temp\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:0:regb|ALT_INV_Temp\(4),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \PIPE1|ALT_INV_Temp\(16),
	datad => \registradores|G2:1:regb|ALT_INV_Temp\(4),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(4),
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(4),
	combout => \registradores|outData2|Mux27~1_combout\);

-- Location: LABCELL_X64_Y35_N24
\registradores|G2:7:regb|Temp[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:7:regb|Temp[4]~feeder_combout\ = ( \muxEscReg2|X[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[4]~4_combout\,
	combout => \registradores|G2:7:regb|Temp[4]~feeder_combout\);

-- Location: FF_X64_Y35_N25
\registradores|G2:7:regb|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:7:regb|Temp[4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(4));

-- Location: LABCELL_X64_Y35_N48
\registradores|G2:4:regb|Temp[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:4:regb|Temp[4]~feeder_combout\ = ( \muxEscReg2|X[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[4]~4_combout\,
	combout => \registradores|G2:4:regb|Temp[4]~feeder_combout\);

-- Location: FF_X64_Y35_N50
\registradores|G2:4:regb|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:4:regb|Temp[4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(4));

-- Location: FF_X64_Y35_N32
\registradores|G2:5:regb|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[4]~4_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(4));

-- Location: MLABCELL_X65_Y35_N51
\registradores|G2:6:regb|Temp[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:6:regb|Temp[4]~feeder_combout\ = ( \muxEscReg2|X[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[4]~4_combout\,
	combout => \registradores|G2:6:regb|Temp[4]~feeder_combout\);

-- Location: FF_X65_Y35_N52
\registradores|G2:6:regb|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:6:regb|Temp[4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(4));

-- Location: LABCELL_X64_Y35_N30
\registradores|outData2|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux27~0_combout\ = ( \registradores|G2:5:regb|Temp\(4) & ( \registradores|G2:6:regb|Temp\(4) & ( (!\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17)) # (\registradores|G2:4:regb|Temp\(4))))) # (\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17))) # 
-- (\registradores|G2:7:regb|Temp\(4)))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(4) & ( \registradores|G2:6:regb|Temp\(4) & ( (!\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17)) # (\registradores|G2:4:regb|Temp\(4))))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:7:regb|Temp\(4) & ((\PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:5:regb|Temp\(4) & ( !\registradores|G2:6:regb|Temp\(4) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:4:regb|Temp\(4) & !\PIPE1|Temp\(17))))) # (\PIPE1|Temp\(16) & 
-- (((!\PIPE1|Temp\(17))) # (\registradores|G2:7:regb|Temp\(4)))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(4) & ( !\registradores|G2:6:regb|Temp\(4) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:4:regb|Temp\(4) & !\PIPE1|Temp\(17))))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:7:regb|Temp\(4) & ((\PIPE1|Temp\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(16),
	datab => \registradores|G2:7:regb|ALT_INV_Temp\(4),
	datac => \registradores|G2:4:regb|ALT_INV_Temp\(4),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(4),
	dataf => \registradores|G2:6:regb|ALT_INV_Temp\(4),
	combout => \registradores|outData2|Mux27~0_combout\);

-- Location: MLABCELL_X78_Y37_N51
\registradores|outData2|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux27~2_combout\ = ( \registradores|outData2|Mux27~0_combout\ & ( (\registradores|outData2|Mux27~1_combout\) # (\PIPE1|Temp\(18)) ) ) # ( !\registradores|outData2|Mux27~0_combout\ & ( (!\PIPE1|Temp\(18) & 
-- \registradores|outData2|Mux27~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(18),
	datad => \registradores|outData2|ALT_INV_Mux27~1_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux27~0_combout\,
	combout => \registradores|outData2|Mux27~2_combout\);

-- Location: FF_X78_Y37_N53
\PIPE2|Temp[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux27~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(46));

-- Location: FF_X78_Y37_N38
\PIPE3|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(46),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(9));

-- Location: FF_X74_Y37_N10
\PIPE2|Temp[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux26~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(47));

-- Location: LABCELL_X75_Y37_N51
\PIPE3|Temp[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE3|Temp[10]~feeder_combout\ = \PIPE2|Temp\(47)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE2|ALT_INV_Temp\(47),
	combout => \PIPE3|Temp[10]~feeder_combout\);

-- Location: FF_X75_Y37_N53
\PIPE3|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE3|Temp[10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(10));

-- Location: LABCELL_X75_Y37_N0
\PIPE3|Temp[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE3|Temp[11]~feeder_combout\ = ( \PIPE2|Temp\(48) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE2|ALT_INV_Temp\(48),
	combout => \PIPE3|Temp[11]~feeder_combout\);

-- Location: FF_X75_Y37_N2
\PIPE3|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE3|Temp[11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(11));

-- Location: FF_X75_Y37_N32
\PIPE3|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(49),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(12));

-- Location: FF_X77_Y37_N59
\PIPE3|Temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(50),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(13));

-- Location: FF_X75_Y33_N32
\PIPE3|Temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(51),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(14));

-- Location: M10K_X76_Y37_N0
\memD|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "memData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memData:memD|altsyncram:altsyncram_component|altsyncram_9fj1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 10,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \PIPE3|Temp\(106),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \memD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \memD|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X79_Y35_N59
\PIPE4|Temp[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(1),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(38));

-- Location: LABCELL_X79_Y35_N42
\muxEscReg2|X[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[1]~1_combout\ = ( \PIPE4|Temp\(38) & ( \PIPE4|Temp[70]~DUPLICATE_q\ ) ) # ( \PIPE4|Temp\(38) & ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(6) ) ) ) # ( !\PIPE4|Temp\(38) & ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PIPE4|ALT_INV_Temp\(6),
	datae => \PIPE4|ALT_INV_Temp\(38),
	dataf => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	combout => \muxEscReg2|X[1]~1_combout\);

-- Location: FF_X77_Y35_N26
\registradores|G2:3:regb|Temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[1]~1_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(1));

-- Location: LABCELL_X80_Y33_N15
\PIPE2|Temp[75]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[75]~feeder_combout\ = ( \registradores|G2:3:regb|Temp\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(1),
	combout => \PIPE2|Temp[75]~feeder_combout\);

-- Location: FF_X80_Y33_N17
\PIPE2|Temp[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[75]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(1),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(75));

-- Location: LABCELL_X80_Y33_N39
\mux_IN_ULA_4_1|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux30~0_combout\ = ( \muxEscReg2|X[1]~1_combout\ & ( (!\PIPEAUX|Temp\(3) & (((\PIPE2|Temp\(75))) # (\PIPEAUX|Temp\(2)))) # (\PIPEAUX|Temp\(3) & (!\PIPEAUX|Temp\(2) & ((\PIPE3|Temp\(38))))) ) ) # ( !\muxEscReg2|X[1]~1_combout\ & ( 
-- (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & (\PIPE2|Temp\(75))) # (\PIPEAUX|Temp\(3) & ((\PIPE3|Temp\(38)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(3),
	datab => \PIPEAUX|ALT_INV_Temp\(2),
	datac => \PIPE2|ALT_INV_Temp\(75),
	datad => \PIPE3|ALT_INV_Temp\(38),
	dataf => \muxEscReg2|ALT_INV_X[1]~1_combout\,
	combout => \mux_IN_ULA_4_1|Mux30~0_combout\);

-- Location: LABCELL_X79_Y38_N3
\ULA1|Mux30~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux30~7_combout\ = ( \ULA1|Mux29~19_combout\ & ( \mux_IN_ULA_4_1|Mux30~0_combout\ & ( (\mux_IN_ULA_4_2|Mux30~0_combout\ & !\ULA1|Mux29~18_combout\) ) ) ) # ( !\ULA1|Mux29~19_combout\ & ( \mux_IN_ULA_4_1|Mux30~0_combout\ & ( \ULA1|Mux29~18_combout\ ) 
-- ) ) # ( !\ULA1|Mux29~19_combout\ & ( !\mux_IN_ULA_4_1|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux30~0_combout\ $ (\ULA1|Mux29~18_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011000000000000000000001111000011110011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~18_combout\,
	datae => \ULA1|ALT_INV_Mux29~19_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	combout => \ULA1|Mux30~7_combout\);

-- Location: LABCELL_X83_Y36_N0
\ULA1|Add0~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~142_cout\ = CARRY(( (!\PIPE2|Temp\(145) & (\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\ & \operaULA|Mux1~0_combout\)) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010001001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datad => \operaULA|ALT_INV_Mux1~0_combout\,
	cin => GND,
	cout => \ULA1|Add0~142_cout\);

-- Location: LABCELL_X83_Y36_N3
\ULA1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~1_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux31~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux31~0_combout\ ) 
-- + ( \ULA1|Add0~142_cout\ ))
-- \ULA1|Add0~2\ = CARRY(( !\mux_IN_ULA_4_2|Mux31~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux31~0_combout\ ) + ( 
-- \ULA1|Add0~142_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010110101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \operaULA|ALT_INV_Mux1~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	cin => \ULA1|Add0~142_cout\,
	sumout => \ULA1|Add0~1_sumout\,
	cout => \ULA1|Add0~2\);

-- Location: LABCELL_X83_Y36_N6
\ULA1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~13_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux30~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux30~0_combout\ ) 
-- + ( \ULA1|Add0~2\ ))
-- \ULA1|Add0~14\ = CARRY(( !\mux_IN_ULA_4_2|Mux30~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux30~0_combout\ ) + ( 
-- \ULA1|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010110101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \operaULA|ALT_INV_Mux1~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	cin => \ULA1|Add0~2\,
	sumout => \ULA1|Add0~13_sumout\,
	cout => \ULA1|Add0~14\);

-- Location: LABCELL_X79_Y32_N33
\ULA1|Mux29~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~23_combout\ = ( !\ULA1|Mux29~3_combout\ & ( !\ULA1|Mux29~22_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ULA1|ALT_INV_Mux29~3_combout\,
	dataf => \ULA1|ALT_INV_Mux29~22_combout\,
	combout => \ULA1|Mux29~23_combout\);

-- Location: LABCELL_X80_Y34_N54
\ULA1|Mux30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux30~9_combout\ = ( \ULA1|Mux27~0_combout\ & ( \ULA1|Mux29~21_combout\ & ( \mux_IN_ULA_4_1|Mux30~0_combout\ ) ) ) # ( !\ULA1|Mux27~0_combout\ & ( \ULA1|Mux29~21_combout\ & ( (!\operaULA|Mux4~0_combout\ & (\ULA1|Add0~13_sumout\ & 
-- (\ULA1|Mux29~23_combout\))) # (\operaULA|Mux4~0_combout\ & (((\mux_IN_ULA_4_1|Mux30~0_combout\)))) ) ) ) # ( \ULA1|Mux27~0_combout\ & ( !\ULA1|Mux29~21_combout\ & ( \mux_IN_ULA_4_1|Mux30~0_combout\ ) ) ) # ( !\ULA1|Mux27~0_combout\ & ( 
-- !\ULA1|Mux29~21_combout\ & ( (\ULA1|Add0~13_sumout\ & \ULA1|Mux29~23_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000001111111100000100001101110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add0~13_sumout\,
	datab => \operaULA|ALT_INV_Mux4~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~23_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	datae => \ULA1|ALT_INV_Mux27~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~21_combout\,
	combout => \ULA1|Mux30~9_combout\);

-- Location: FF_X72_Y35_N35
\registradores|G2:3:regb|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[2]~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(2));

-- Location: MLABCELL_X72_Y37_N6
\PIPE2|Temp[76]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[76]~feeder_combout\ = ( \registradores|G2:3:regb|Temp\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(2),
	combout => \PIPE2|Temp[76]~feeder_combout\);

-- Location: FF_X75_Y37_N59
\registradores|G2:0:regb|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[2]~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(2));

-- Location: FF_X72_Y37_N7
\PIPE2|Temp[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[76]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(2),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(76));

-- Location: MLABCELL_X72_Y35_N33
\mux_IN_ULA_4_1|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux29~0_combout\ = ( \PIPEAUX|Temp\(3) & ( (\PIPE3|Temp\(39) & !\PIPEAUX|Temp\(2)) ) ) # ( !\PIPEAUX|Temp\(3) & ( (!\PIPEAUX|Temp\(2) & (\PIPE2|Temp\(76))) # (\PIPEAUX|Temp\(2) & ((\muxEscReg2|X[2]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(39),
	datab => \PIPE2|ALT_INV_Temp\(76),
	datac => \PIPEAUX|ALT_INV_Temp\(2),
	datad => \muxEscReg2|ALT_INV_X[2]~2_combout\,
	dataf => \PIPEAUX|ALT_INV_Temp\(3),
	combout => \mux_IN_ULA_4_1|Mux29~0_combout\);

-- Location: LABCELL_X68_Y37_N24
\registradores|G2:3:regb|Temp[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:3:regb|Temp[3]~feeder_combout\ = ( \muxEscReg2|X[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[3]~3_combout\,
	combout => \registradores|G2:3:regb|Temp[3]~feeder_combout\);

-- Location: FF_X68_Y37_N26
\registradores|G2:3:regb|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:3:regb|Temp[3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(3));

-- Location: MLABCELL_X72_Y37_N42
\PIPE2|Temp[77]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[77]~feeder_combout\ = ( \registradores|G2:3:regb|Temp\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(3),
	combout => \PIPE2|Temp[77]~feeder_combout\);

-- Location: LABCELL_X70_Y37_N6
\registradores|G2:0:regb|Temp[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[3]~feeder_combout\ = ( \muxEscReg2|X[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[3]~3_combout\,
	combout => \registradores|G2:0:regb|Temp[3]~feeder_combout\);

-- Location: FF_X70_Y37_N8
\registradores|G2:0:regb|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(3));

-- Location: FF_X72_Y37_N44
\PIPE2|Temp[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[77]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(3),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(77));

-- Location: LABCELL_X77_Y37_N36
\mux_IN_ULA_4_1|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux28~0_combout\ = ( \PIPEAUX|Temp\(2) & ( (!\PIPEAUX|Temp\(3) & \muxEscReg2|X[3]~3_combout\) ) ) # ( !\PIPEAUX|Temp\(2) & ( (!\PIPEAUX|Temp\(3) & ((\PIPE2|Temp\(77)))) # (\PIPEAUX|Temp\(3) & (\PIPE3|Temp\(40))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(40),
	datab => \PIPEAUX|ALT_INV_Temp\(3),
	datac => \PIPE2|ALT_INV_Temp\(77),
	datad => \muxEscReg2|ALT_INV_X[3]~3_combout\,
	dataf => \PIPEAUX|ALT_INV_Temp\(2),
	combout => \mux_IN_ULA_4_1|Mux28~0_combout\);

-- Location: LABCELL_X83_Y34_N36
\ULA1|Mux29~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~11_combout\ = ( !\mux_IN_ULA_4_2|Mux27~0_combout\ & ( !\mux_IN_ULA_4_2|Mux29~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & !\ULA1|Mux14~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datac => \ULA1|ALT_INV_Mux14~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	combout => \ULA1|Mux29~11_combout\);

-- Location: LABCELL_X77_Y35_N0
\ULA1|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~117_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux31~0_combout\ ) + ( VCC ) + ( !VCC ))
-- \ULA1|Add2~118\ = CARRY(( !\mux_IN_ULA_4_2|Mux31~0_combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	cin => GND,
	sumout => \ULA1|Add2~117_sumout\,
	cout => \ULA1|Add2~118\);

-- Location: LABCELL_X77_Y35_N9
\ULA1|Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~121_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux28~0_combout\ ) + ( GND ) + ( \ULA1|Add2~126\ ))
-- \ULA1|Add2~122\ = CARRY(( !\mux_IN_ULA_4_2|Mux28~0_combout\ ) + ( GND ) + ( \ULA1|Add2~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	cin => \ULA1|Add2~126\,
	sumout => \ULA1|Add2~121_sumout\,
	cout => \ULA1|Add2~122\);

-- Location: LABCELL_X77_Y33_N12
\ULA1|Mux3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~8_combout\ = ( \ULA1|Add2~121_sumout\ & ( \ULA1|Mux29~0_combout\ & ( (\mux_IN_ULA_4_2|Mux31~0_combout\ & !\mux_IN_ULA_4_2|Mux28~0_combout\) ) ) ) # ( !\ULA1|Add2~121_sumout\ & ( \ULA1|Mux29~0_combout\ & ( (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- !\mux_IN_ULA_4_2|Mux28~0_combout\) ) ) ) # ( !\ULA1|Add2~121_sumout\ & ( !\ULA1|Mux29~0_combout\ & ( \ULA1|Add2~117_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~117_sumout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datae => \ULA1|ALT_INV_Add2~121_sumout\,
	dataf => \ULA1|ALT_INV_Mux29~0_combout\,
	combout => \ULA1|Mux3~8_combout\);

-- Location: LABCELL_X77_Y35_N3
\ULA1|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~113_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux30~0_combout\ ) + ( GND ) + ( \ULA1|Add2~118\ ))
-- \ULA1|Add2~114\ = CARRY(( !\mux_IN_ULA_4_2|Mux30~0_combout\ ) + ( GND ) + ( \ULA1|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	cin => \ULA1|Add2~118\,
	sumout => \ULA1|Add2~113_sumout\,
	cout => \ULA1|Add2~114\);

-- Location: LABCELL_X77_Y33_N51
\ULA1|Mux3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~9_combout\ = ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( (\ULA1|Add2~113_sumout\ & (!\ULA1|Mux29~0_combout\ & !\ULA1|Add2~121_sumout\)) ) ) # ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( (!\ULA1|Mux29~0_combout\ & (((\ULA1|Add2~113_sumout\ & 
-- !\ULA1|Add2~121_sumout\)))) # (\ULA1|Mux29~0_combout\ & (\mux_IN_ULA_4_2|Mux30~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000101001101010000010100110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \ULA1|ALT_INV_Add2~113_sumout\,
	datac => \ULA1|ALT_INV_Mux29~0_combout\,
	datad => \ULA1|ALT_INV_Add2~121_sumout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	combout => \ULA1|Mux3~9_combout\);

-- Location: LABCELL_X77_Y33_N30
\ULA1|Mux3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~10_combout\ = ( !\ULA1|Mux3~9_combout\ & ( (!\ULA1|Mux3~8_combout\ & \operaULA|Mux5~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux3~8_combout\,
	datac => \operaULA|ALT_INV_Mux5~0_combout\,
	dataf => \ULA1|ALT_INV_Mux3~9_combout\,
	combout => \ULA1|Mux3~10_combout\);

-- Location: MLABCELL_X78_Y36_N3
\ULA1|ShiftLeft0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftLeft0~0_combout\ = ( !\mux_IN_ULA_4_2|Mux29~0_combout\ & ( !\mux_IN_ULA_4_2|Mux28~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	combout => \ULA1|ShiftLeft0~0_combout\);

-- Location: FF_X66_Y35_N26
\registradores|G2:7:regb|Temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[30]~30_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(30));

-- Location: FF_X67_Y35_N37
\registradores|G2:4:regb|Temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[30]~30_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(30));

-- Location: FF_X66_Y35_N44
\registradores|G2:5:regb|Temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[30]~30_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(30));

-- Location: LABCELL_X66_Y35_N6
\registradores|G2:6:regb|Temp[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:6:regb|Temp[30]~feeder_combout\ = \muxEscReg2|X[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \muxEscReg2|ALT_INV_X[30]~30_combout\,
	combout => \registradores|G2:6:regb|Temp[30]~feeder_combout\);

-- Location: FF_X66_Y35_N8
\registradores|G2:6:regb|Temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:6:regb|Temp[30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(30));

-- Location: LABCELL_X66_Y35_N42
\registradores|outData2|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux1~0_combout\ = ( \registradores|G2:5:regb|Temp\(30) & ( \registradores|G2:6:regb|Temp\(30) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:4:regb|Temp\(30)) # (\PIPE1|Temp\(17))))) # (\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17))) # 
-- (\registradores|G2:7:regb|Temp\(30)))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(30) & ( \registradores|G2:6:regb|Temp\(30) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:4:regb|Temp\(30)) # (\PIPE1|Temp\(17))))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:7:regb|Temp\(30) & (\PIPE1|Temp\(17)))) ) ) ) # ( \registradores|G2:5:regb|Temp\(30) & ( !\registradores|G2:6:regb|Temp\(30) & ( (!\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17) & \registradores|G2:4:regb|Temp\(30))))) # (\PIPE1|Temp\(16) & 
-- (((!\PIPE1|Temp\(17))) # (\registradores|G2:7:regb|Temp\(30)))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(30) & ( !\registradores|G2:6:regb|Temp\(30) & ( (!\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17) & \registradores|G2:4:regb|Temp\(30))))) # 
-- (\PIPE1|Temp\(16) & (\registradores|G2:7:regb|Temp\(30) & (\PIPE1|Temp\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:7:regb|ALT_INV_Temp\(30),
	datab => \PIPE1|ALT_INV_Temp\(16),
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \registradores|G2:4:regb|ALT_INV_Temp\(30),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(30),
	dataf => \registradores|G2:6:regb|ALT_INV_Temp\(30),
	combout => \registradores|outData2|Mux1~0_combout\);

-- Location: FF_X72_Y34_N26
\registradores|G2:2:regb|Temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[30]~30_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(30));

-- Location: FF_X72_Y34_N53
\registradores|G2:1:regb|Temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \muxEscReg2|X[30]~30_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(30));

-- Location: FF_X73_Y33_N59
\registradores|G2:0:regb|Temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[30]~30_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(30));

-- Location: MLABCELL_X72_Y34_N30
\registradores|outData2|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux1~1_combout\ = ( \PIPE1|Temp\(16) & ( \registradores|G2:0:regb|Temp\(30) & ( (!\PIPE1|Temp\(17) & (\registradores|G2:1:regb|Temp\(30))) # (\PIPE1|Temp\(17) & ((\registradores|G2:3:regb|Temp\(30)))) ) ) ) # ( !\PIPE1|Temp\(16) & 
-- ( \registradores|G2:0:regb|Temp\(30) & ( (!\PIPE1|Temp\(17)) # (\registradores|G2:2:regb|Temp\(30)) ) ) ) # ( \PIPE1|Temp\(16) & ( !\registradores|G2:0:regb|Temp\(30) & ( (!\PIPE1|Temp\(17) & (\registradores|G2:1:regb|Temp\(30))) # (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:3:regb|Temp\(30)))) ) ) ) # ( !\PIPE1|Temp\(16) & ( !\registradores|G2:0:regb|Temp\(30) & ( (\registradores|G2:2:regb|Temp\(30) & \PIPE1|Temp\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:2:regb|ALT_INV_Temp\(30),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:1:regb|ALT_INV_Temp\(30),
	datad => \registradores|G2:3:regb|ALT_INV_Temp\(30),
	datae => \PIPE1|ALT_INV_Temp\(16),
	dataf => \registradores|G2:0:regb|ALT_INV_Temp\(30),
	combout => \registradores|outData2|Mux1~1_combout\);

-- Location: MLABCELL_X72_Y34_N12
\registradores|outData2|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux1~2_combout\ = ( \registradores|outData2|Mux1~1_combout\ & ( (!\PIPE1|Temp\(18)) # (\registradores|outData2|Mux1~0_combout\) ) ) # ( !\registradores|outData2|Mux1~1_combout\ & ( (\registradores|outData2|Mux1~0_combout\ & 
-- \PIPE1|Temp\(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|outData2|ALT_INV_Mux1~0_combout\,
	datad => \PIPE1|ALT_INV_Temp\(18),
	dataf => \registradores|outData2|ALT_INV_Mux1~1_combout\,
	combout => \registradores|outData2|Mux1~2_combout\);

-- Location: FF_X72_Y34_N13
\PIPE2|Temp[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux1~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(72));

-- Location: FF_X73_Y34_N59
\PIPE3|Temp[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(72),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(35));

-- Location: FF_X75_Y38_N50
\PIPE3|Temp[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(73),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(36));

-- Location: M10K_X76_Y36_N0
\memD|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "memData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memData:memD|altsyncram:altsyncram_component|altsyncram_9fj1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 10,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \PIPE3|Temp\(106),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \memD|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \memD|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memD|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: FF_X72_Y34_N35
\PIPE4|Temp[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(30),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(67));

-- Location: FF_X72_Y34_N59
\PIPE4|Temp[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(67),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(35));

-- Location: MLABCELL_X72_Y34_N51
\muxEscReg2|X[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[30]~30_combout\ = ( \PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(67) ) ) # ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(35) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(67),
	datad => \PIPE4|ALT_INV_Temp\(35),
	dataf => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	combout => \muxEscReg2|X[30]~30_combout\);

-- Location: FF_X73_Y33_N53
\registradores|G2:3:regb|Temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[30]~30_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(30));

-- Location: LABCELL_X73_Y33_N18
\PIPE2|Temp[104]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[104]~feeder_combout\ = \registradores|G2:3:regb|Temp\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|G2:3:regb|ALT_INV_Temp\(30),
	combout => \PIPE2|Temp[104]~feeder_combout\);

-- Location: FF_X73_Y33_N20
\PIPE2|Temp[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[104]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(30),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(104));

-- Location: LABCELL_X73_Y33_N39
\mux_IN_ULA_4_1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux1~0_combout\ = ( \PIPE3|Temp\(67) & ( \PIPEAUX|Temp\(2) & ( (\muxEscReg2|X[30]~30_combout\ & !\PIPEAUX|Temp\(3)) ) ) ) # ( !\PIPE3|Temp\(67) & ( \PIPEAUX|Temp\(2) & ( (\muxEscReg2|X[30]~30_combout\ & !\PIPEAUX|Temp\(3)) ) ) ) # ( 
-- \PIPE3|Temp\(67) & ( !\PIPEAUX|Temp\(2) & ( (\PIPEAUX|Temp\(3)) # (\PIPE2|Temp\(104)) ) ) ) # ( !\PIPE3|Temp\(67) & ( !\PIPEAUX|Temp\(2) & ( (\PIPE2|Temp\(104) & !\PIPEAUX|Temp\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(104),
	datab => \muxEscReg2|ALT_INV_X[30]~30_combout\,
	datac => \PIPEAUX|ALT_INV_Temp\(3),
	datae => \PIPE3|ALT_INV_Temp\(67),
	dataf => \PIPEAUX|ALT_INV_Temp\(2),
	combout => \mux_IN_ULA_4_1|Mux1~0_combout\);

-- Location: LABCELL_X79_Y32_N57
\ULA1|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~6_combout\ = ( !\ULA1|Mux29~18_combout\ & ( \ULA1|Mux29~19_combout\ & ( (\mux_IN_ULA_4_2|Mux1~0_combout\ & \mux_IN_ULA_4_1|Mux1~0_combout\) ) ) ) # ( \ULA1|Mux29~18_combout\ & ( !\ULA1|Mux29~19_combout\ & ( (\mux_IN_ULA_4_1|Mux1~0_combout\) # 
-- (\mux_IN_ULA_4_2|Mux1~0_combout\) ) ) ) # ( !\ULA1|Mux29~18_combout\ & ( !\ULA1|Mux29~19_combout\ & ( (!\mux_IN_ULA_4_2|Mux1~0_combout\ & !\mux_IN_ULA_4_1|Mux1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000001111110011111100000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux1~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	datae => \ULA1|ALT_INV_Mux29~18_combout\,
	dataf => \ULA1|ALT_INV_Mux29~19_combout\,
	combout => \ULA1|Mux1~6_combout\);

-- Location: LABCELL_X66_Y34_N24
\registradores|G2:3:regb|Temp[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:3:regb|Temp[29]~feeder_combout\ = ( \muxEscReg2|X[29]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[29]~29_combout\,
	combout => \registradores|G2:3:regb|Temp[29]~feeder_combout\);

-- Location: FF_X66_Y34_N25
\registradores|G2:3:regb|Temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:3:regb|Temp[29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(29));

-- Location: LABCELL_X73_Y33_N27
\PIPE2|Temp[103]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[103]~feeder_combout\ = ( \registradores|G2:3:regb|Temp\(29) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(29),
	combout => \PIPE2|Temp[103]~feeder_combout\);

-- Location: LABCELL_X70_Y34_N6
\registradores|G2:0:regb|Temp[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[29]~feeder_combout\ = ( \muxEscReg2|X[29]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[29]~29_combout\,
	combout => \registradores|G2:0:regb|Temp[29]~feeder_combout\);

-- Location: FF_X70_Y34_N7
\registradores|G2:0:regb|Temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(29));

-- Location: FF_X73_Y33_N29
\PIPE2|Temp[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[103]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(29),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(103));

-- Location: LABCELL_X73_Y33_N12
\mux_IN_ULA_4_1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux2~0_combout\ = ( \muxEscReg2|X[29]~29_combout\ & ( (!\PIPEAUX|Temp\(3) & (((\PIPEAUX|Temp\(2))) # (\PIPE2|Temp\(103)))) # (\PIPEAUX|Temp\(3) & (((!\PIPEAUX|Temp\(2) & \PIPE3|Temp\(66))))) ) ) # ( !\muxEscReg2|X[29]~29_combout\ & ( 
-- (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & (\PIPE2|Temp\(103))) # (\PIPEAUX|Temp\(3) & ((\PIPE3|Temp\(66)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000000111000001001100011111000100110001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(103),
	datab => \PIPEAUX|ALT_INV_Temp\(3),
	datac => \PIPEAUX|ALT_INV_Temp\(2),
	datad => \PIPE3|ALT_INV_Temp\(66),
	dataf => \muxEscReg2|ALT_INV_X[29]~29_combout\,
	combout => \mux_IN_ULA_4_1|Mux2~0_combout\);

-- Location: FF_X68_Y35_N43
\registradores|G2:3:regb|Temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[28]~28_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(28));

-- Location: LABCELL_X68_Y34_N12
\PIPE2|Temp[102]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[102]~feeder_combout\ = ( \registradores|G2:3:regb|Temp\(28) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(28),
	combout => \PIPE2|Temp[102]~feeder_combout\);

-- Location: FF_X68_Y34_N13
\PIPE2|Temp[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[102]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(28),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(102));

-- Location: LABCELL_X74_Y34_N45
\mux_IN_ULA_4_1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux3~0_combout\ = ( \PIPEAUX|Temp\(3) & ( (!\PIPEAUX|Temp\(2) & \PIPE3|Temp\(65)) ) ) # ( !\PIPEAUX|Temp\(3) & ( (!\PIPEAUX|Temp\(2) & (\PIPE2|Temp\(102))) # (\PIPEAUX|Temp\(2) & ((\muxEscReg2|X[28]~28_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(102),
	datab => \muxEscReg2|ALT_INV_X[28]~28_combout\,
	datac => \PIPEAUX|ALT_INV_Temp\(2),
	datad => \PIPE3|ALT_INV_Temp\(65),
	dataf => \PIPEAUX|ALT_INV_Temp\(3),
	combout => \mux_IN_ULA_4_1|Mux3~0_combout\);

-- Location: LABCELL_X80_Y37_N51
\rtl~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~72_combout\ = ( \ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux31~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux30~0_combout\ ) ) ) # ( \ULA1|Add2~117_sumout\ & ( 
-- !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux29~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux28~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	datae => \ULA1|ALT_INV_Add2~117_sumout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~72_combout\);

-- Location: LABCELL_X77_Y35_N6
\ULA1|Add2~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~125_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux29~0_combout\ ) + ( GND ) + ( \ULA1|Add2~114\ ))
-- \ULA1|Add2~126\ = CARRY(( !\mux_IN_ULA_4_2|Mux29~0_combout\ ) + ( GND ) + ( \ULA1|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	cin => \ULA1|Add2~114\,
	sumout => \ULA1|Add2~125_sumout\,
	cout => \ULA1|Add2~126\);

-- Location: FF_X65_Y35_N38
\registradores|G2:4:regb|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[11]~11_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(11));

-- Location: LABCELL_X64_Y35_N18
\registradores|G2:7:regb|Temp[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:7:regb|Temp[11]~feeder_combout\ = ( \muxEscReg2|X[11]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[11]~11_combout\,
	combout => \registradores|G2:7:regb|Temp[11]~feeder_combout\);

-- Location: FF_X64_Y35_N19
\registradores|G2:7:regb|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:7:regb|Temp[11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(11));

-- Location: FF_X65_Y35_N44
\registradores|G2:5:regb|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[11]~11_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(11));

-- Location: FF_X65_Y35_N26
\registradores|G2:6:regb|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[11]~11_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(11));

-- Location: MLABCELL_X65_Y35_N42
\registradores|outData2|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux20~0_combout\ = ( \registradores|G2:5:regb|Temp\(11) & ( \registradores|G2:6:regb|Temp\(11) & ( (!\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17))) # (\registradores|G2:4:regb|Temp\(11)))) # (\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17)) # 
-- (\registradores|G2:7:regb|Temp\(11))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(11) & ( \registradores|G2:6:regb|Temp\(11) & ( (!\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17))) # (\registradores|G2:4:regb|Temp\(11)))) # (\PIPE1|Temp\(16) & 
-- (((\registradores|G2:7:regb|Temp\(11) & \PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:5:regb|Temp\(11) & ( !\registradores|G2:6:regb|Temp\(11) & ( (!\PIPE1|Temp\(16) & (\registradores|G2:4:regb|Temp\(11) & ((!\PIPE1|Temp\(17))))) # (\PIPE1|Temp\(16) & 
-- (((!\PIPE1|Temp\(17)) # (\registradores|G2:7:regb|Temp\(11))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(11) & ( !\registradores|G2:6:regb|Temp\(11) & ( (!\PIPE1|Temp\(16) & (\registradores|G2:4:regb|Temp\(11) & ((!\PIPE1|Temp\(17))))) # 
-- (\PIPE1|Temp\(16) & (((\registradores|G2:7:regb|Temp\(11) & \PIPE1|Temp\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:4:regb|ALT_INV_Temp\(11),
	datab => \registradores|G2:7:regb|ALT_INV_Temp\(11),
	datac => \PIPE1|ALT_INV_Temp\(16),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(11),
	dataf => \registradores|G2:6:regb|ALT_INV_Temp\(11),
	combout => \registradores|outData2|Mux20~0_combout\);

-- Location: FF_X71_Y35_N17
\registradores|G2:1:regb|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[11]~11_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(11));

-- Location: FF_X71_Y35_N35
\registradores|G2:2:regb|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[11]~11_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(11));

-- Location: FF_X72_Y35_N41
\registradores|G2:0:regb|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \muxEscReg2|X[11]~11_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(11));

-- Location: LABCELL_X71_Y35_N33
\registradores|outData2|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux20~1_combout\ = ( \registradores|G2:2:regb|Temp\(11) & ( \registradores|G2:0:regb|Temp\(11) & ( (!\PIPE1|Temp\(16)) # ((!\PIPE1|Temp\(17) & (\registradores|G2:1:regb|Temp\(11))) # (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:3:regb|Temp\(11))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(11) & ( \registradores|G2:0:regb|Temp\(11) & ( (!\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17))))) # (\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & 
-- (\registradores|G2:1:regb|Temp\(11))) # (\PIPE1|Temp\(17) & ((\registradores|G2:3:regb|Temp\(11)))))) ) ) ) # ( \registradores|G2:2:regb|Temp\(11) & ( !\registradores|G2:0:regb|Temp\(11) & ( (!\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17))))) # (\PIPE1|Temp\(16) 
-- & ((!\PIPE1|Temp\(17) & (\registradores|G2:1:regb|Temp\(11))) # (\PIPE1|Temp\(17) & ((\registradores|G2:3:regb|Temp\(11)))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(11) & ( !\registradores|G2:0:regb|Temp\(11) & ( (\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) 
-- & (\registradores|G2:1:regb|Temp\(11))) # (\PIPE1|Temp\(17) & ((\registradores|G2:3:regb|Temp\(11)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(16),
	datab => \registradores|G2:1:regb|ALT_INV_Temp\(11),
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \registradores|G2:3:regb|ALT_INV_Temp\(11),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(11),
	dataf => \registradores|G2:0:regb|ALT_INV_Temp\(11),
	combout => \registradores|outData2|Mux20~1_combout\);

-- Location: LABCELL_X71_Y35_N42
\registradores|outData2|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux20~2_combout\ = ( \registradores|outData2|Mux20~0_combout\ & ( \registradores|outData2|Mux20~1_combout\ ) ) # ( !\registradores|outData2|Mux20~0_combout\ & ( \registradores|outData2|Mux20~1_combout\ & ( !\PIPE1|Temp\(18) ) ) ) # 
-- ( \registradores|outData2|Mux20~0_combout\ & ( !\registradores|outData2|Mux20~1_combout\ & ( \PIPE1|Temp\(18) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(18),
	datae => \registradores|outData2|ALT_INV_Mux20~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux20~1_combout\,
	combout => \registradores|outData2|Mux20~2_combout\);

-- Location: FF_X71_Y35_N43
\PIPE2|Temp[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux20~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(53));

-- Location: FF_X75_Y35_N2
\PIPE3|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(53),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(16));

-- Location: LABCELL_X80_Y37_N45
\ULA1|Mux27~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~6_combout\ = ( \ULA1|Mux29~0_combout\ & ( (!\ULA1|Mux3~5_combout\) # (\ULA1|Mux14~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux3~5_combout\,
	datad => \ULA1|ALT_INV_Mux14~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~0_combout\,
	combout => \ULA1|Mux27~6_combout\);

-- Location: MLABCELL_X82_Y37_N24
\ULA1|ShiftRight2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight2~0_combout\ = ( \mux_IN_ULA_4_1|Mux1~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux3~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux2~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux1~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux3~0_combout\ & (!\mux_IN_ULA_4_2|Mux30~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_1|Mux2~0_combout\) # (\mux_IN_ULA_4_2|Mux30~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux1~0_combout\ & ( !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (((\mux_IN_ULA_4_2|Mux30~0_combout\)) # (\mux_IN_ULA_4_1|Mux3~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((!\mux_IN_ULA_4_2|Mux30~0_combout\ & \mux_IN_ULA_4_1|Mux2~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux1~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux3~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux2~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	combout => \ULA1|ShiftRight2~0_combout\);

-- Location: LABCELL_X77_Y37_N48
\ULA1|ShiftRight2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight2~5_combout\ = ( \ULA1|ShiftRight2~0_combout\ & ( (\mux_IN_ULA_4_1|Mux0~0_combout\) # (\ULA1|ShiftLeft0~0_combout\) ) ) # ( !\ULA1|ShiftRight2~0_combout\ & ( (!\ULA1|ShiftLeft0~0_combout\ & \mux_IN_ULA_4_1|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_ShiftLeft0~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight2~0_combout\,
	combout => \ULA1|ShiftRight2~5_combout\);

-- Location: LABCELL_X80_Y36_N0
\ULA1|Mux29~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~35_combout\ = (\ULA1|Mux29~0_combout\ & !\ULA1|Mux14~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux29~0_combout\,
	datad => \ULA1|ALT_INV_Mux14~0_combout\,
	combout => \ULA1|Mux29~35_combout\);

-- Location: FF_X73_Y36_N50
\PIPE4|Temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(59),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(27));

-- Location: LABCELL_X74_Y36_N15
\mux_IN_ULA_4_2|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux10~0_combout\ = ( \muxEscReg2|X[21]~21_combout\ & ( \PIPE3|Temp\(58) & ( (!\PIPEAUX|Temp\(1) & (((\PIPEAUX|Temp\(0))) # (\PIPE2|Temp\(63)))) # (\PIPEAUX|Temp\(1) & (((!\PIPEAUX|Temp\(0)) # (\PIPE2|Temp\(15))))) ) ) ) # ( 
-- !\muxEscReg2|X[21]~21_combout\ & ( \PIPE3|Temp\(58) & ( (!\PIPEAUX|Temp\(1) & (\PIPE2|Temp\(63) & ((!\PIPEAUX|Temp\(0))))) # (\PIPEAUX|Temp\(1) & (((!\PIPEAUX|Temp\(0)) # (\PIPE2|Temp\(15))))) ) ) ) # ( \muxEscReg2|X[21]~21_combout\ & ( !\PIPE3|Temp\(58) 
-- & ( (!\PIPEAUX|Temp\(1) & (((\PIPEAUX|Temp\(0))) # (\PIPE2|Temp\(63)))) # (\PIPEAUX|Temp\(1) & (((\PIPE2|Temp\(15) & \PIPEAUX|Temp\(0))))) ) ) ) # ( !\muxEscReg2|X[21]~21_combout\ & ( !\PIPE3|Temp\(58) & ( (!\PIPEAUX|Temp\(1) & (\PIPE2|Temp\(63) & 
-- ((!\PIPEAUX|Temp\(0))))) # (\PIPEAUX|Temp\(1) & (((\PIPE2|Temp\(15) & \PIPEAUX|Temp\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(63),
	datab => \PIPEAUX|ALT_INV_Temp\(1),
	datac => \PIPE2|ALT_INV_Temp\(15),
	datad => \PIPEAUX|ALT_INV_Temp\(0),
	datae => \muxEscReg2|ALT_INV_X[21]~21_combout\,
	dataf => \PIPE3|ALT_INV_Temp\(58),
	combout => \mux_IN_ULA_4_2|Mux10~0_combout\);

-- Location: MLABCELL_X72_Y36_N15
\PIPE2|Temp[95]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[95]~feeder_combout\ = ( \registradores|G2:3:regb|Temp\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(21),
	combout => \PIPE2|Temp[95]~feeder_combout\);

-- Location: FF_X70_Y35_N35
\registradores|G2:0:regb|Temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[21]~21_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(21));

-- Location: FF_X72_Y36_N17
\PIPE2|Temp[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[95]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(21),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(95));

-- Location: MLABCELL_X72_Y36_N39
\mux_IN_ULA_4_1|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux10~0_combout\ = ( \muxEscReg2|X[21]~21_combout\ & ( (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & ((\PIPE2|Temp\(95)))) # (\PIPEAUX|Temp\(3) & (\PIPE3|Temp\(58))))) # (\PIPEAUX|Temp\(2) & (((!\PIPEAUX|Temp\(3))))) ) ) # ( 
-- !\muxEscReg2|X[21]~21_combout\ & ( (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & ((\PIPE2|Temp\(95)))) # (\PIPEAUX|Temp\(3) & (\PIPE3|Temp\(58))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010100000011111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(58),
	datab => \PIPE2|ALT_INV_Temp\(95),
	datac => \PIPEAUX|ALT_INV_Temp\(2),
	datad => \PIPEAUX|ALT_INV_Temp\(3),
	datae => \muxEscReg2|ALT_INV_X[21]~21_combout\,
	combout => \mux_IN_ULA_4_1|Mux10~0_combout\);

-- Location: LABCELL_X83_Y35_N3
\ULA1|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~97_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux11~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux11~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) 
-- + ( \ULA1|Add0~94\ ))
-- \ULA1|Add0~98\ = CARRY(( \mux_IN_ULA_4_1|Mux11~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux11~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( 
-- \ULA1|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110010010011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux11~0_combout\,
	cin => \ULA1|Add0~94\,
	sumout => \ULA1|Add0~97_sumout\,
	cout => \ULA1|Add0~98\);

-- Location: LABCELL_X83_Y35_N6
\ULA1|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~101_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux10~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux10~0_combout\ 
-- ) + ( \ULA1|Add0~98\ ))
-- \ULA1|Add0~102\ = CARRY(( !\mux_IN_ULA_4_2|Mux10~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux10~0_combout\ ) + ( 
-- \ULA1|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010011011011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux10~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	cin => \ULA1|Add0~98\,
	sumout => \ULA1|Add0~101_sumout\,
	cout => \ULA1|Add0~102\);

-- Location: LABCELL_X81_Y36_N3
\ULA1|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux10~0_combout\ = ( \ULA1|Mux29~18_combout\ & ( (!\ULA1|Mux29~19_combout\ & ((\mux_IN_ULA_4_1|Mux10~0_combout\) # (\mux_IN_ULA_4_2|Mux10~0_combout\))) ) ) # ( !\ULA1|Mux29~18_combout\ & ( (!\mux_IN_ULA_4_2|Mux10~0_combout\ & 
-- (!\mux_IN_ULA_4_1|Mux10~0_combout\ & !\ULA1|Mux29~19_combout\)) # (\mux_IN_ULA_4_2|Mux10~0_combout\ & (\mux_IN_ULA_4_1|Mux10~0_combout\ & \ULA1|Mux29~19_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000010001100010000001000101110111000000000111011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux10~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datad => \ULA1|ALT_INV_Mux29~19_combout\,
	dataf => \ULA1|ALT_INV_Mux29~18_combout\,
	combout => \ULA1|Mux10~0_combout\);

-- Location: LABCELL_X66_Y37_N24
\registradores|G2:3:regb|Temp[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:3:regb|Temp[16]~feeder_combout\ = ( \muxEscReg2|X[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[16]~16_combout\,
	combout => \registradores|G2:3:regb|Temp[16]~feeder_combout\);

-- Location: FF_X66_Y37_N25
\registradores|G2:3:regb|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:3:regb|Temp[16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(16));

-- Location: LABCELL_X67_Y37_N24
\PIPE2|Temp[90]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[90]~feeder_combout\ = \registradores|G2:3:regb|Temp\(16)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|G2:3:regb|ALT_INV_Temp\(16),
	combout => \PIPE2|Temp[90]~feeder_combout\);

-- Location: FF_X75_Y37_N25
\registradores|G2:0:regb|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[16]~16_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(16));

-- Location: FF_X67_Y37_N25
\PIPE2|Temp[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[90]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(16),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(90));

-- Location: LABCELL_X70_Y35_N45
\mux_IN_ULA_4_1|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux15~0_combout\ = ( \PIPE2|Temp\(90) & ( (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3)) # ((\PIPE3|Temp\(53))))) # (\PIPEAUX|Temp\(2) & (!\PIPEAUX|Temp\(3) & ((\muxEscReg2|X[16]~16_combout\)))) ) ) # ( !\PIPE2|Temp\(90) & ( 
-- (!\PIPEAUX|Temp\(2) & (\PIPEAUX|Temp\(3) & (\PIPE3|Temp\(53)))) # (\PIPEAUX|Temp\(2) & (!\PIPEAUX|Temp\(3) & ((\muxEscReg2|X[16]~16_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010001010110011101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(2),
	datab => \PIPEAUX|ALT_INV_Temp\(3),
	datac => \PIPE3|ALT_INV_Temp\(53),
	datad => \muxEscReg2|ALT_INV_X[16]~16_combout\,
	dataf => \PIPE2|ALT_INV_Temp\(90),
	combout => \mux_IN_ULA_4_1|Mux15~0_combout\);

-- Location: LABCELL_X75_Y35_N42
\mux_IN_ULA_4_2|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux15~0_combout\ = ( \muxEscReg2|X[16]~16_combout\ & ( (!\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & ((\PIPE2|Temp\(58)))) # (\PIPEAUX|Temp\(1) & (\PIPE3|Temp\(53))))) # (\PIPEAUX|Temp\(0) & (((!\PIPEAUX|Temp\(1))))) ) ) # ( 
-- !\muxEscReg2|X[16]~16_combout\ & ( (!\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & ((\PIPE2|Temp\(58)))) # (\PIPEAUX|Temp\(1) & (\PIPE3|Temp\(53))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000110100111101000011010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(53),
	datab => \PIPEAUX|ALT_INV_Temp\(0),
	datac => \PIPEAUX|ALT_INV_Temp\(1),
	datad => \PIPE2|ALT_INV_Temp\(58),
	dataf => \muxEscReg2|ALT_INV_X[16]~16_combout\,
	combout => \mux_IN_ULA_4_2|Mux15~0_combout\);

-- Location: LABCELL_X81_Y35_N45
\ULA1|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux31~3_combout\ = ( \ULA1|Mux31~2_combout\ & ( \ULA1|Mux29~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~0_combout\,
	dataf => \ULA1|ALT_INV_Mux31~2_combout\,
	combout => \ULA1|Mux31~3_combout\);

-- Location: FF_X74_Y35_N29
\PIPE3|Temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(59),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(22));

-- Location: FF_X70_Y36_N7
\registradores|G2:2:regb|Temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[18]~18_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(18));

-- Location: LABCELL_X66_Y36_N39
\registradores|G2:0:regb|Temp[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[18]~feeder_combout\ = ( \muxEscReg2|X[18]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[18]~18_combout\,
	combout => \registradores|G2:0:regb|Temp[18]~feeder_combout\);

-- Location: FF_X66_Y36_N40
\registradores|G2:0:regb|Temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(18));

-- Location: FF_X74_Y36_N56
\registradores|G2:1:regb|Temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[18]~18_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(18));

-- Location: LABCELL_X68_Y36_N21
\registradores|outData2|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux13~1_combout\ = ( \registradores|G2:3:regb|Temp\(18) & ( \registradores|G2:1:regb|Temp\(18) & ( ((!\PIPE1|Temp\(17) & ((\registradores|G2:0:regb|Temp\(18)))) # (\PIPE1|Temp\(17) & (\registradores|G2:2:regb|Temp\(18)))) # 
-- (\PIPE1|Temp\(16)) ) ) ) # ( !\registradores|G2:3:regb|Temp\(18) & ( \registradores|G2:1:regb|Temp\(18) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16)) # (\registradores|G2:0:regb|Temp\(18))))) # (\PIPE1|Temp\(17) & (\registradores|G2:2:regb|Temp\(18) & 
-- ((!\PIPE1|Temp\(16))))) ) ) ) # ( \registradores|G2:3:regb|Temp\(18) & ( !\registradores|G2:1:regb|Temp\(18) & ( (!\PIPE1|Temp\(17) & (((\registradores|G2:0:regb|Temp\(18) & !\PIPE1|Temp\(16))))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16))) # 
-- (\registradores|G2:2:regb|Temp\(18)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(18) & ( !\registradores|G2:1:regb|Temp\(18) & ( (!\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & ((\registradores|G2:0:regb|Temp\(18)))) # (\PIPE1|Temp\(17) & 
-- (\registradores|G2:2:regb|Temp\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:2:regb|ALT_INV_Temp\(18),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:0:regb|ALT_INV_Temp\(18),
	datad => \PIPE1|ALT_INV_Temp\(16),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(18),
	dataf => \registradores|G2:1:regb|ALT_INV_Temp\(18),
	combout => \registradores|outData2|Mux13~1_combout\);

-- Location: MLABCELL_X65_Y36_N57
\registradores|G2:6:regb|Temp[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:6:regb|Temp[18]~feeder_combout\ = ( \muxEscReg2|X[18]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[18]~18_combout\,
	combout => \registradores|G2:6:regb|Temp[18]~feeder_combout\);

-- Location: FF_X65_Y36_N59
\registradores|G2:6:regb|Temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:6:regb|Temp[18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(18));

-- Location: FF_X64_Y36_N19
\registradores|G2:7:regb|Temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[18]~18_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(18));

-- Location: FF_X65_Y36_N26
\registradores|G2:5:regb|Temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[18]~18_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(18));

-- Location: MLABCELL_X65_Y36_N18
\registradores|G2:4:regb|Temp[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:4:regb|Temp[18]~feeder_combout\ = ( \muxEscReg2|X[18]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[18]~18_combout\,
	combout => \registradores|G2:4:regb|Temp[18]~feeder_combout\);

-- Location: FF_X65_Y36_N20
\registradores|G2:4:regb|Temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:4:regb|Temp[18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(18));

-- Location: MLABCELL_X65_Y36_N24
\registradores|outData2|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux13~0_combout\ = ( \registradores|G2:5:regb|Temp\(18) & ( \registradores|G2:4:regb|Temp\(18) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp\(16) & (\registradores|G2:6:regb|Temp\(18))) # (\PIPE1|Temp\(16) & 
-- ((\registradores|G2:7:regb|Temp\(18))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(18) & ( \registradores|G2:4:regb|Temp\(18) & ( (!\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17))) # (\registradores|G2:6:regb|Temp\(18)))) # (\PIPE1|Temp\(16) & 
-- (((\PIPE1|Temp\(17) & \registradores|G2:7:regb|Temp\(18))))) ) ) ) # ( \registradores|G2:5:regb|Temp\(18) & ( !\registradores|G2:4:regb|Temp\(18) & ( (!\PIPE1|Temp\(16) & (\registradores|G2:6:regb|Temp\(18) & (\PIPE1|Temp\(17)))) # (\PIPE1|Temp\(16) & 
-- (((!\PIPE1|Temp\(17)) # (\registradores|G2:7:regb|Temp\(18))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(18) & ( !\registradores|G2:4:regb|Temp\(18) & ( (\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & (\registradores|G2:6:regb|Temp\(18))) # (\PIPE1|Temp\(16) & 
-- ((\registradores|G2:7:regb|Temp\(18)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(16),
	datab => \registradores|G2:6:regb|ALT_INV_Temp\(18),
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \registradores|G2:7:regb|ALT_INV_Temp\(18),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(18),
	dataf => \registradores|G2:4:regb|ALT_INV_Temp\(18),
	combout => \registradores|outData2|Mux13~0_combout\);

-- Location: LABCELL_X74_Y36_N42
\registradores|outData2|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux13~2_combout\ = ( \registradores|outData2|Mux13~0_combout\ & ( (\registradores|outData2|Mux13~1_combout\) # (\PIPE1|Temp\(18)) ) ) # ( !\registradores|outData2|Mux13~0_combout\ & ( (!\PIPE1|Temp\(18) & 
-- \registradores|outData2|Mux13~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(18),
	datac => \registradores|outData2|ALT_INV_Mux13~1_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux13~0_combout\,
	combout => \registradores|outData2|Mux13~2_combout\);

-- Location: FF_X74_Y36_N47
\PIPE2|Temp[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \registradores|outData2|Mux13~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(60));

-- Location: FF_X75_Y35_N26
\PIPE3|Temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(60),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(23));

-- Location: LABCELL_X66_Y36_N33
\registradores|G2:4:regb|Temp[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:4:regb|Temp[19]~feeder_combout\ = ( \muxEscReg2|X[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[19]~19_combout\,
	combout => \registradores|G2:4:regb|Temp[19]~feeder_combout\);

-- Location: FF_X66_Y36_N34
\registradores|G2:4:regb|Temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:4:regb|Temp[19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(19));

-- Location: LABCELL_X64_Y36_N21
\registradores|G2:7:regb|Temp[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:7:regb|Temp[19]~feeder_combout\ = ( \muxEscReg2|X[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[19]~19_combout\,
	combout => \registradores|G2:7:regb|Temp[19]~feeder_combout\);

-- Location: FF_X64_Y36_N22
\registradores|G2:7:regb|Temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:7:regb|Temp[19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(19));

-- Location: FF_X64_Y36_N44
\registradores|G2:5:regb|Temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[19]~19_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(19));

-- Location: LABCELL_X64_Y36_N30
\registradores|G2:6:regb|Temp[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:6:regb|Temp[19]~feeder_combout\ = ( \muxEscReg2|X[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[19]~19_combout\,
	combout => \registradores|G2:6:regb|Temp[19]~feeder_combout\);

-- Location: FF_X64_Y36_N32
\registradores|G2:6:regb|Temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:6:regb|Temp[19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(19));

-- Location: LABCELL_X64_Y36_N42
\registradores|outData2|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux12~0_combout\ = ( \registradores|G2:5:regb|Temp\(19) & ( \registradores|G2:6:regb|Temp\(19) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16))) # (\registradores|G2:4:regb|Temp\(19)))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16)) # 
-- (\registradores|G2:7:regb|Temp\(19))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(19) & ( \registradores|G2:6:regb|Temp\(19) & ( (!\PIPE1|Temp\(17) & (\registradores|G2:4:regb|Temp\(19) & (!\PIPE1|Temp\(16)))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16)) # 
-- (\registradores|G2:7:regb|Temp\(19))))) ) ) ) # ( \registradores|G2:5:regb|Temp\(19) & ( !\registradores|G2:6:regb|Temp\(19) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16))) # (\registradores|G2:4:regb|Temp\(19)))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16) 
-- & \registradores|G2:7:regb|Temp\(19))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(19) & ( !\registradores|G2:6:regb|Temp\(19) & ( (!\PIPE1|Temp\(17) & (\registradores|G2:4:regb|Temp\(19) & (!\PIPE1|Temp\(16)))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16) & 
-- \registradores|G2:7:regb|Temp\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:4:regb|ALT_INV_Temp\(19),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \PIPE1|ALT_INV_Temp\(16),
	datad => \registradores|G2:7:regb|ALT_INV_Temp\(19),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(19),
	dataf => \registradores|G2:6:regb|ALT_INV_Temp\(19),
	combout => \registradores|outData2|Mux12~0_combout\);

-- Location: LABCELL_X66_Y36_N12
\registradores|G2:0:regb|Temp[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[19]~feeder_combout\ = ( \muxEscReg2|X[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[19]~19_combout\,
	combout => \registradores|G2:0:regb|Temp[19]~feeder_combout\);

-- Location: FF_X66_Y36_N13
\registradores|G2:0:regb|Temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(19));

-- Location: FF_X70_Y36_N44
\registradores|G2:2:regb|Temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[19]~19_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(19));

-- Location: FF_X71_Y36_N56
\registradores|G2:1:regb|Temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[19]~19_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(19));

-- Location: LABCELL_X70_Y36_N42
\registradores|outData2|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux12~1_combout\ = ( \registradores|G2:2:regb|Temp\(19) & ( \registradores|G2:1:regb|Temp\(19) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16)) # (\registradores|G2:0:regb|Temp\(19))))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16))) # 
-- (\registradores|G2:3:regb|Temp\(19)))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(19) & ( \registradores|G2:1:regb|Temp\(19) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16)) # (\registradores|G2:0:regb|Temp\(19))))) # (\PIPE1|Temp\(17) & 
-- (\registradores|G2:3:regb|Temp\(19) & ((\PIPE1|Temp\(16))))) ) ) ) # ( \registradores|G2:2:regb|Temp\(19) & ( !\registradores|G2:1:regb|Temp\(19) & ( (!\PIPE1|Temp\(17) & (((\registradores|G2:0:regb|Temp\(19) & !\PIPE1|Temp\(16))))) # (\PIPE1|Temp\(17) & 
-- (((!\PIPE1|Temp\(16))) # (\registradores|G2:3:regb|Temp\(19)))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(19) & ( !\registradores|G2:1:regb|Temp\(19) & ( (!\PIPE1|Temp\(17) & (((\registradores|G2:0:regb|Temp\(19) & !\PIPE1|Temp\(16))))) # 
-- (\PIPE1|Temp\(17) & (\registradores|G2:3:regb|Temp\(19) & ((\PIPE1|Temp\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:3:regb|ALT_INV_Temp\(19),
	datab => \registradores|G2:0:regb|ALT_INV_Temp\(19),
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \PIPE1|ALT_INV_Temp\(16),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(19),
	dataf => \registradores|G2:1:regb|ALT_INV_Temp\(19),
	combout => \registradores|outData2|Mux12~1_combout\);

-- Location: LABCELL_X70_Y36_N27
\registradores|outData2|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux12~2_combout\ = ( \registradores|outData2|Mux12~1_combout\ & ( (!\PIPE1|Temp\(18)) # (\registradores|outData2|Mux12~0_combout\) ) ) # ( !\registradores|outData2|Mux12~1_combout\ & ( (\registradores|outData2|Mux12~0_combout\ & 
-- \PIPE1|Temp\(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|outData2|ALT_INV_Mux12~0_combout\,
	datad => \PIPE1|ALT_INV_Temp\(18),
	dataf => \registradores|outData2|ALT_INV_Mux12~1_combout\,
	combout => \registradores|outData2|Mux12~2_combout\);

-- Location: FF_X70_Y36_N29
\PIPE2|Temp[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux12~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(61));

-- Location: FF_X77_Y35_N5
\PIPE3|Temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(61),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(24));

-- Location: M10K_X76_Y35_N0
\memD|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "memData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memData:memD|altsyncram:altsyncram_component|altsyncram_9fj1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 10,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \PIPE3|Temp\(106),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \memD|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \memD|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memD|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: FF_X74_Y36_N44
\PIPE4|Temp[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(18),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(55));

-- Location: LABCELL_X74_Y36_N18
\mux_IN_ULA_4_2|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux13~0_combout\ = ( \muxEscReg2|X[18]~18_combout\ & ( \PIPE2|Temp\(15) & ( ((!\PIPEAUX|Temp\(1) & ((\PIPE2|Temp\(60)))) # (\PIPEAUX|Temp\(1) & (\PIPE3|Temp\(55)))) # (\PIPEAUX|Temp\(0)) ) ) ) # ( !\muxEscReg2|X[18]~18_combout\ & ( 
-- \PIPE2|Temp\(15) & ( (!\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & ((\PIPE2|Temp\(60)))) # (\PIPEAUX|Temp\(1) & (\PIPE3|Temp\(55))))) # (\PIPEAUX|Temp\(0) & (((\PIPEAUX|Temp\(1))))) ) ) ) # ( \muxEscReg2|X[18]~18_combout\ & ( !\PIPE2|Temp\(15) & ( 
-- (!\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & ((\PIPE2|Temp\(60)))) # (\PIPEAUX|Temp\(1) & (\PIPE3|Temp\(55))))) # (\PIPEAUX|Temp\(0) & (((!\PIPEAUX|Temp\(1))))) ) ) ) # ( !\muxEscReg2|X[18]~18_combout\ & ( !\PIPE2|Temp\(15) & ( (!\PIPEAUX|Temp\(0) & 
-- ((!\PIPEAUX|Temp\(1) & ((\PIPE2|Temp\(60)))) # (\PIPEAUX|Temp\(1) & (\PIPE3|Temp\(55))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(55),
	datab => \PIPE2|ALT_INV_Temp\(60),
	datac => \PIPEAUX|ALT_INV_Temp\(0),
	datad => \PIPEAUX|ALT_INV_Temp\(1),
	datae => \muxEscReg2|ALT_INV_X[18]~18_combout\,
	dataf => \PIPE2|ALT_INV_Temp\(15),
	combout => \mux_IN_ULA_4_2|Mux13~0_combout\);

-- Location: LABCELL_X83_Y36_N51
\ULA1|Add0~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~76_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux15~0_combout\ $ (((!\PIPE2|Temp[140]~DUPLICATE_q\ & ((!\operaULA|Mux1~0_combout\) # (!\PIPE2|Temp\(145)))) # (\PIPE2|Temp[140]~DUPLICATE_q\ & ((\PIPE2|Temp\(145)))))) ) + ( \mux_IN_ULA_4_1|Mux15~0_combout\ 
-- ) + ( \ULA1|Add0~70\ ))
-- \ULA1|Add0~77\ = CARRY(( !\mux_IN_ULA_4_2|Mux15~0_combout\ $ (((!\PIPE2|Temp[140]~DUPLICATE_q\ & ((!\operaULA|Mux1~0_combout\) # (!\PIPE2|Temp\(145)))) # (\PIPE2|Temp[140]~DUPLICATE_q\ & ((\PIPE2|Temp\(145)))))) ) + ( \mux_IN_ULA_4_1|Mux15~0_combout\ ) + 
-- ( \ULA1|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011010011001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux1~0_combout\,
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(145),
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux15~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	cin => \ULA1|Add0~70\,
	sumout => \ULA1|Add0~76_sumout\,
	cout => \ULA1|Add0~77\);

-- Location: LABCELL_X83_Y36_N54
\ULA1|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~85_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux14~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux14~0_combout\ $ (((!\PIPE2|Temp[140]~DUPLICATE_q\ & ((!\operaULA|Mux1~0_combout\) # (!\PIPE2|Temp\(145)))) # (\PIPE2|Temp[140]~DUPLICATE_q\ & ((\PIPE2|Temp\(145)))))) 
-- ) + ( \ULA1|Add0~77\ ))
-- \ULA1|Add0~86\ = CARRY(( \mux_IN_ULA_4_1|Mux14~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux14~0_combout\ $ (((!\PIPE2|Temp[140]~DUPLICATE_q\ & ((!\operaULA|Mux1~0_combout\) # (!\PIPE2|Temp\(145)))) # (\PIPE2|Temp[140]~DUPLICATE_q\ & ((\PIPE2|Temp\(145)))))) ) + 
-- ( \ULA1|Add0~77\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010110011010000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux1~0_combout\,
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(145),
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux14~0_combout\,
	cin => \ULA1|Add0~77\,
	sumout => \ULA1|Add0~85_sumout\,
	cout => \ULA1|Add0~86\);

-- Location: LABCELL_X83_Y36_N57
\ULA1|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~89_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux13~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux13~0_combout\ $ (((!\PIPE2|Temp[140]~DUPLICATE_q\ & ((!\operaULA|Mux1~0_combout\) # (!\PIPE2|Temp\(145)))) # (\PIPE2|Temp[140]~DUPLICATE_q\ & ((\PIPE2|Temp\(145)))))) 
-- ) + ( \ULA1|Add0~86\ ))
-- \ULA1|Add0~90\ = CARRY(( \mux_IN_ULA_4_1|Mux13~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux13~0_combout\ $ (((!\PIPE2|Temp[140]~DUPLICATE_q\ & ((!\operaULA|Mux1~0_combout\) # (!\PIPE2|Temp\(145)))) # (\PIPE2|Temp[140]~DUPLICATE_q\ & ((\PIPE2|Temp\(145)))))) ) + 
-- ( \ULA1|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010110011010000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux1~0_combout\,
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(145),
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux13~0_combout\,
	cin => \ULA1|Add0~86\,
	sumout => \ULA1|Add0~89_sumout\,
	cout => \ULA1|Add0~90\);

-- Location: LABCELL_X70_Y36_N54
\ULA1|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux13~1_combout\ = (!\ULA1|Mux29~19_combout\ & (!\ULA1|Mux29~18_combout\ $ (((\mux_IN_ULA_4_1|Mux13~0_combout\) # (\mux_IN_ULA_4_2|Mux13~0_combout\))))) # (\ULA1|Mux29~19_combout\ & (!\ULA1|Mux29~18_combout\ & (\mux_IN_ULA_4_2|Mux13~0_combout\ & 
-- \mux_IN_ULA_4_1|Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000001010010100100000101001010010000010100101001000001010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~18_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux13~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~19_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	combout => \ULA1|Mux13~1_combout\);

-- Location: MLABCELL_X82_Y33_N48
\rtl~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~165_combout\ = ( \ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux23~0_combout\ ) ) ) # ( \ULA1|Add2~117_sumout\ & ( 
-- !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux21~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	datae => \ULA1|ALT_INV_Add2~117_sumout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~165_combout\);

-- Location: FF_X71_Y36_N35
\PIPE4|Temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(60),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(28));

-- Location: FF_X77_Y36_N17
\registradores|G2:1:regb|Temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[22]~22_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(22));

-- Location: FF_X77_Y36_N53
\registradores|G2:0:regb|Temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[22]~22_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(22));

-- Location: FF_X73_Y36_N32
\registradores|G2:2:regb|Temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[22]~22_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(22));

-- Location: LABCELL_X73_Y36_N30
\registradores|outData2|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux9~1_combout\ = ( \registradores|G2:2:regb|Temp\(22) & ( \registradores|G2:3:regb|Temp\(22) & ( ((!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp\(22)))) # (\PIPE1|Temp\(16) & (\registradores|G2:1:regb|Temp\(22)))) # 
-- (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:2:regb|Temp\(22) & ( \registradores|G2:3:regb|Temp\(22) & ( (!\PIPE1|Temp\(16) & (!\PIPE1|Temp\(17) & ((\registradores|G2:0:regb|Temp\(22))))) # (\PIPE1|Temp\(16) & (((\registradores|G2:1:regb|Temp\(22))) # 
-- (\PIPE1|Temp\(17)))) ) ) ) # ( \registradores|G2:2:regb|Temp\(22) & ( !\registradores|G2:3:regb|Temp\(22) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:0:regb|Temp\(22))) # (\PIPE1|Temp\(17)))) # (\PIPE1|Temp\(16) & (!\PIPE1|Temp\(17) & 
-- (\registradores|G2:1:regb|Temp\(22)))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(22) & ( !\registradores|G2:3:regb|Temp\(22) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp\(22)))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:1:regb|Temp\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(16),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:1:regb|ALT_INV_Temp\(22),
	datad => \registradores|G2:0:regb|ALT_INV_Temp\(22),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(22),
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(22),
	combout => \registradores|outData2|Mux9~1_combout\);

-- Location: FF_X63_Y35_N14
\registradores|G2:6:regb|Temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[22]~22_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(22));

-- Location: FF_X64_Y35_N52
\registradores|G2:4:regb|Temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[22]~22_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(22));

-- Location: FF_X63_Y35_N20
\registradores|G2:5:regb|Temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[22]~22_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(22));

-- Location: FF_X63_Y35_N44
\registradores|G2:7:regb|Temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[22]~22_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(22));

-- Location: LABCELL_X63_Y35_N18
\registradores|outData2|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux9~0_combout\ = ( \registradores|G2:5:regb|Temp\(22) & ( \registradores|G2:7:regb|Temp\(22) & ( ((!\PIPE1|Temp\(17) & ((\registradores|G2:4:regb|Temp\(22)))) # (\PIPE1|Temp\(17) & (\registradores|G2:6:regb|Temp\(22)))) # 
-- (\PIPE1|Temp\(16)) ) ) ) # ( !\registradores|G2:5:regb|Temp\(22) & ( \registradores|G2:7:regb|Temp\(22) & ( (!\PIPE1|Temp\(17) & (((\registradores|G2:4:regb|Temp\(22) & !\PIPE1|Temp\(16))))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16))) # 
-- (\registradores|G2:6:regb|Temp\(22)))) ) ) ) # ( \registradores|G2:5:regb|Temp\(22) & ( !\registradores|G2:7:regb|Temp\(22) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16)) # (\registradores|G2:4:regb|Temp\(22))))) # (\PIPE1|Temp\(17) & 
-- (\registradores|G2:6:regb|Temp\(22) & ((!\PIPE1|Temp\(16))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(22) & ( !\registradores|G2:7:regb|Temp\(22) & ( (!\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & ((\registradores|G2:4:regb|Temp\(22)))) # (\PIPE1|Temp\(17) 
-- & (\registradores|G2:6:regb|Temp\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \registradores|G2:6:regb|ALT_INV_Temp\(22),
	datac => \registradores|G2:4:regb|ALT_INV_Temp\(22),
	datad => \PIPE1|ALT_INV_Temp\(16),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(22),
	dataf => \registradores|G2:7:regb|ALT_INV_Temp\(22),
	combout => \registradores|outData2|Mux9~0_combout\);

-- Location: LABCELL_X73_Y36_N21
\registradores|outData2|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux9~2_combout\ = (!\PIPE1|Temp\(18) & (\registradores|outData2|Mux9~1_combout\)) # (\PIPE1|Temp\(18) & ((\registradores|outData2|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registradores|outData2|ALT_INV_Mux9~1_combout\,
	datac => \PIPE1|ALT_INV_Temp\(18),
	datad => \registradores|outData2|ALT_INV_Mux9~0_combout\,
	combout => \registradores|outData2|Mux9~2_combout\);

-- Location: FF_X73_Y36_N22
\PIPE2|Temp[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux9~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(64));

-- Location: FF_X77_Y36_N11
\PIPE3|Temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(64),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(27));

-- Location: FF_X75_Y36_N52
\PIPE2|Temp[65]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux8~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp[65]~DUPLICATE_q\);

-- Location: FF_X75_Y36_N17
\PIPE3|Temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp[65]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(28));

-- Location: FF_X73_Y35_N17
\registradores|G2:3:regb|Temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[25]~25_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(25));

-- Location: LABCELL_X73_Y35_N57
\PIPE2|Temp[99]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[99]~feeder_combout\ = \registradores|G2:3:regb|Temp\(25)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|G2:3:regb|ALT_INV_Temp\(25),
	combout => \PIPE2|Temp[99]~feeder_combout\);

-- Location: FF_X68_Y35_N16
\registradores|G2:0:regb|Temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[25]~25_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(25));

-- Location: FF_X73_Y35_N59
\PIPE2|Temp[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[99]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(25),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(99));

-- Location: LABCELL_X73_Y35_N21
\mux_IN_ULA_4_1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux6~0_combout\ = ( \PIPE2|Temp\(99) & ( \muxEscReg2|X[25]~25_combout\ & ( (!\PIPEAUX|Temp\(3)) # ((\PIPE3|Temp\(62) & !\PIPEAUX|Temp\(2))) ) ) ) # ( !\PIPE2|Temp\(99) & ( \muxEscReg2|X[25]~25_combout\ & ( (!\PIPEAUX|Temp\(2) & 
-- (\PIPE3|Temp\(62) & \PIPEAUX|Temp\(3))) # (\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3)))) ) ) ) # ( \PIPE2|Temp\(99) & ( !\muxEscReg2|X[25]~25_combout\ & ( (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3)) # (\PIPE3|Temp\(62)))) ) ) ) # ( !\PIPE2|Temp\(99) & ( 
-- !\muxEscReg2|X[25]~25_combout\ & ( (\PIPE3|Temp\(62) & (!\PIPEAUX|Temp\(2) & \PIPEAUX|Temp\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000111100000011000000001111001100001111111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE3|ALT_INV_Temp\(62),
	datac => \PIPEAUX|ALT_INV_Temp\(2),
	datad => \PIPEAUX|ALT_INV_Temp\(3),
	datae => \PIPE2|ALT_INV_Temp\(99),
	dataf => \muxEscReg2|ALT_INV_X[25]~25_combout\,
	combout => \mux_IN_ULA_4_1|Mux6~0_combout\);

-- Location: LABCELL_X73_Y35_N0
\mux_IN_ULA_4_2|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux6~0_combout\ = ( \PIPEAUX|Temp\(1) & ( \muxEscReg2|X[25]~25_combout\ & ( (!\PIPEAUX|Temp\(0) & ((\PIPE3|Temp\(62)))) # (\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(15))) ) ) ) # ( !\PIPEAUX|Temp\(1) & ( \muxEscReg2|X[25]~25_combout\ & ( 
-- (\PIPE2|Temp\(67)) # (\PIPEAUX|Temp\(0)) ) ) ) # ( \PIPEAUX|Temp\(1) & ( !\muxEscReg2|X[25]~25_combout\ & ( (!\PIPEAUX|Temp\(0) & ((\PIPE3|Temp\(62)))) # (\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(15))) ) ) ) # ( !\PIPEAUX|Temp\(1) & ( 
-- !\muxEscReg2|X[25]~25_combout\ & ( (!\PIPEAUX|Temp\(0) & \PIPE2|Temp\(67)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(15),
	datab => \PIPEAUX|ALT_INV_Temp\(0),
	datac => \PIPE2|ALT_INV_Temp\(67),
	datad => \PIPE3|ALT_INV_Temp\(62),
	datae => \PIPEAUX|ALT_INV_Temp\(1),
	dataf => \muxEscReg2|ALT_INV_X[25]~25_combout\,
	combout => \mux_IN_ULA_4_2|Mux6~0_combout\);

-- Location: LABCELL_X81_Y36_N54
\ULA1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux6~0_combout\ = ( \ULA1|Mux29~18_combout\ & ( (!\ULA1|Mux29~19_combout\ & ((\mux_IN_ULA_4_2|Mux6~0_combout\) # (\mux_IN_ULA_4_1|Mux6~0_combout\))) ) ) # ( !\ULA1|Mux29~18_combout\ & ( (!\mux_IN_ULA_4_1|Mux6~0_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux6~0_combout\ & !\ULA1|Mux29~19_combout\)) # (\mux_IN_ULA_4_1|Mux6~0_combout\ & (\mux_IN_ULA_4_2|Mux6~0_combout\ & \ULA1|Mux29~19_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000011110000000000001100111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux6~0_combout\,
	datad => \ULA1|ALT_INV_Mux29~19_combout\,
	dataf => \ULA1|ALT_INV_Mux29~18_combout\,
	combout => \ULA1|Mux6~0_combout\);

-- Location: FF_X73_Y35_N11
\PIPE2|Temp[66]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux7~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp[66]~DUPLICATE_q\);

-- Location: LABCELL_X73_Y35_N51
\mux_IN_ULA_4_2|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux7~0_combout\ = ( \muxEscReg2|X[24]~24_combout\ & ( \PIPE3|Temp\(61) & ( (!\PIPEAUX|Temp\(1) & (((\PIPE2|Temp[66]~DUPLICATE_q\)) # (\PIPEAUX|Temp\(0)))) # (\PIPEAUX|Temp\(1) & ((!\PIPEAUX|Temp\(0)) # ((\PIPE2|Temp\(15))))) ) ) ) # ( 
-- !\muxEscReg2|X[24]~24_combout\ & ( \PIPE3|Temp\(61) & ( (!\PIPEAUX|Temp\(1) & (!\PIPEAUX|Temp\(0) & (\PIPE2|Temp[66]~DUPLICATE_q\))) # (\PIPEAUX|Temp\(1) & ((!\PIPEAUX|Temp\(0)) # ((\PIPE2|Temp\(15))))) ) ) ) # ( \muxEscReg2|X[24]~24_combout\ & ( 
-- !\PIPE3|Temp\(61) & ( (!\PIPEAUX|Temp\(1) & (((\PIPE2|Temp[66]~DUPLICATE_q\)) # (\PIPEAUX|Temp\(0)))) # (\PIPEAUX|Temp\(1) & (\PIPEAUX|Temp\(0) & ((\PIPE2|Temp\(15))))) ) ) ) # ( !\muxEscReg2|X[24]~24_combout\ & ( !\PIPE3|Temp\(61) & ( (!\PIPEAUX|Temp\(1) 
-- & (!\PIPEAUX|Temp\(0) & (\PIPE2|Temp[66]~DUPLICATE_q\))) # (\PIPEAUX|Temp\(1) & (\PIPEAUX|Temp\(0) & ((\PIPE2|Temp\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(1),
	datab => \PIPEAUX|ALT_INV_Temp\(0),
	datac => \PIPE2|ALT_INV_Temp[66]~DUPLICATE_q\,
	datad => \PIPE2|ALT_INV_Temp\(15),
	datae => \muxEscReg2|ALT_INV_X[24]~24_combout\,
	dataf => \PIPE3|ALT_INV_Temp\(61),
	combout => \mux_IN_ULA_4_2|Mux7~0_combout\);

-- Location: LABCELL_X81_Y38_N57
\ULA1|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux7~1_combout\ = ( \mux_IN_ULA_4_2|Mux7~0_combout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( !\ULA1|Mux29~18_combout\ $ (!\ULA1|Mux29~19_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux7~0_combout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( 
-- (\ULA1|Mux29~18_combout\ & !\ULA1|Mux29~19_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux7~0_combout\ & ( !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( (\ULA1|Mux29~18_combout\ & !\ULA1|Mux29~19_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux7~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( (!\ULA1|Mux29~18_combout\ & !\ULA1|Mux29~19_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000001100000011000000110000001100000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux29~18_combout\,
	datac => \ULA1|ALT_INV_Mux29~19_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux7~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	combout => \ULA1|Mux7~1_combout\);

-- Location: LABCELL_X83_Y35_N9
\ULA1|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~105_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux9~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux9~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) 
-- + ( \ULA1|Add0~102\ ))
-- \ULA1|Add0~106\ = CARRY(( \mux_IN_ULA_4_1|Mux9~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux9~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( 
-- \ULA1|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110010010011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux9~0_combout\,
	cin => \ULA1|Add0~102\,
	sumout => \ULA1|Add0~105_sumout\,
	cout => \ULA1|Add0~106\);

-- Location: LABCELL_X83_Y35_N12
\ULA1|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~109_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux8~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux8~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) 
-- + ( \ULA1|Add0~106\ ))
-- \ULA1|Add0~110\ = CARRY(( \mux_IN_ULA_4_1|Mux8~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux8~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( 
-- \ULA1|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110010010011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux8~0_combout\,
	cin => \ULA1|Add0~106\,
	sumout => \ULA1|Add0~109_sumout\,
	cout => \ULA1|Add0~110\);

-- Location: LABCELL_X83_Y35_N15
\ULA1|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~113_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux7~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux7~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) 
-- + ( \ULA1|Add0~110\ ))
-- \ULA1|Add0~114\ = CARRY(( \mux_IN_ULA_4_1|Mux7~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux7~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( 
-- \ULA1|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110010010011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux7~0_combout\,
	cin => \ULA1|Add0~110\,
	sumout => \ULA1|Add0~113_sumout\,
	cout => \ULA1|Add0~114\);

-- Location: LABCELL_X77_Y33_N0
\rtl~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~8_combout\ = ( \ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux1~0_combout\ ) ) ) # ( \ULA1|Add2~117_sumout\ & ( 
-- !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux2~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux3~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	datae => \ULA1|ALT_INV_Add2~117_sumout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~8_combout\);

-- Location: FF_X73_Y34_N29
\PIPE3|Temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(68),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(31));

-- Location: LABCELL_X64_Y34_N24
\registradores|G2:7:regb|Temp[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:7:regb|Temp[27]~feeder_combout\ = ( \muxEscReg2|X[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[27]~27_combout\,
	combout => \registradores|G2:7:regb|Temp[27]~feeder_combout\);

-- Location: FF_X64_Y34_N25
\registradores|G2:7:regb|Temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:7:regb|Temp[27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(27));

-- Location: LABCELL_X64_Y34_N42
\registradores|G2:6:regb|Temp[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:6:regb|Temp[27]~feeder_combout\ = ( \muxEscReg2|X[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[27]~27_combout\,
	combout => \registradores|G2:6:regb|Temp[27]~feeder_combout\);

-- Location: FF_X64_Y34_N44
\registradores|G2:6:regb|Temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:6:regb|Temp[27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(27));

-- Location: FF_X64_Y34_N14
\registradores|G2:5:regb|Temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[27]~27_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(27));

-- Location: FF_X73_Y34_N34
\registradores|G2:4:regb|Temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[27]~27_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(27));

-- Location: LABCELL_X64_Y34_N12
\registradores|outData2|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux4~0_combout\ = ( \registradores|G2:5:regb|Temp\(27) & ( \registradores|G2:4:regb|Temp\(27) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp\(16) & ((\registradores|G2:6:regb|Temp\(27)))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:7:regb|Temp\(27)))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(27) & ( \registradores|G2:4:regb|Temp\(27) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16))))) # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & 
-- ((\registradores|G2:6:regb|Temp\(27)))) # (\PIPE1|Temp\(16) & (\registradores|G2:7:regb|Temp\(27))))) ) ) ) # ( \registradores|G2:5:regb|Temp\(27) & ( !\registradores|G2:4:regb|Temp\(27) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16))))) # (\PIPE1|Temp\(17) 
-- & ((!\PIPE1|Temp\(16) & ((\registradores|G2:6:regb|Temp\(27)))) # (\PIPE1|Temp\(16) & (\registradores|G2:7:regb|Temp\(27))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(27) & ( !\registradores|G2:4:regb|Temp\(27) & ( (\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) 
-- & ((\registradores|G2:6:regb|Temp\(27)))) # (\PIPE1|Temp\(16) & (\registradores|G2:7:regb|Temp\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \registradores|G2:7:regb|ALT_INV_Temp\(27),
	datac => \PIPE1|ALT_INV_Temp\(16),
	datad => \registradores|G2:6:regb|ALT_INV_Temp\(27),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(27),
	dataf => \registradores|G2:4:regb|ALT_INV_Temp\(27),
	combout => \registradores|outData2|Mux4~0_combout\);

-- Location: LABCELL_X66_Y36_N24
\registradores|G2:0:regb|Temp[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[27]~feeder_combout\ = ( \muxEscReg2|X[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[27]~27_combout\,
	combout => \registradores|G2:0:regb|Temp[27]~feeder_combout\);

-- Location: FF_X66_Y36_N25
\registradores|G2:0:regb|Temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(27));

-- Location: MLABCELL_X72_Y36_N18
\registradores|G2:1:regb|Temp[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[27]~feeder_combout\ = ( \muxEscReg2|X[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[27]~27_combout\,
	combout => \registradores|G2:1:regb|Temp[27]~feeder_combout\);

-- Location: FF_X72_Y36_N19
\registradores|G2:1:regb|Temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(27));

-- Location: FF_X72_Y36_N26
\registradores|G2:2:regb|Temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[27]~27_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(27));

-- Location: LABCELL_X66_Y36_N18
\registradores|G2:3:regb|Temp[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:3:regb|Temp[27]~feeder_combout\ = ( \muxEscReg2|X[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[27]~27_combout\,
	combout => \registradores|G2:3:regb|Temp[27]~feeder_combout\);

-- Location: FF_X66_Y36_N19
\registradores|G2:3:regb|Temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:3:regb|Temp[27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(27));

-- Location: MLABCELL_X72_Y36_N24
\registradores|outData2|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux4~1_combout\ = ( \registradores|G2:2:regb|Temp\(27) & ( \registradores|G2:3:regb|Temp\(27) & ( ((!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp\(27))) # (\PIPE1|Temp\(16) & ((\registradores|G2:1:regb|Temp\(27))))) # 
-- (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:2:regb|Temp\(27) & ( \registradores|G2:3:regb|Temp\(27) & ( (!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp\(27) & (!\PIPE1|Temp\(17)))) # (\PIPE1|Temp\(16) & (((\registradores|G2:1:regb|Temp\(27)) # 
-- (\PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:2:regb|Temp\(27) & ( !\registradores|G2:3:regb|Temp\(27) & ( (!\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17))) # (\registradores|G2:0:regb|Temp\(27)))) # (\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17) & 
-- \registradores|G2:1:regb|Temp\(27))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(27) & ( !\registradores|G2:3:regb|Temp\(27) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp\(27))) # (\PIPE1|Temp\(16) & 
-- ((\registradores|G2:1:regb|Temp\(27)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:0:regb|ALT_INV_Temp\(27),
	datab => \PIPE1|ALT_INV_Temp\(16),
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \registradores|G2:1:regb|ALT_INV_Temp\(27),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(27),
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(27),
	combout => \registradores|outData2|Mux4~1_combout\);

-- Location: LABCELL_X73_Y34_N21
\registradores|outData2|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux4~2_combout\ = ( \registradores|outData2|Mux4~1_combout\ & ( (!\PIPE1|Temp\(18)) # (\registradores|outData2|Mux4~0_combout\) ) ) # ( !\registradores|outData2|Mux4~1_combout\ & ( (\PIPE1|Temp\(18) & 
-- \registradores|outData2|Mux4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(18),
	datad => \registradores|outData2|ALT_INV_Mux4~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux4~1_combout\,
	combout => \registradores|outData2|Mux4~2_combout\);

-- Location: FF_X73_Y34_N22
\PIPE2|Temp[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux4~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(69));

-- Location: FF_X75_Y34_N23
\PIPE3|Temp[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(69),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(32));

-- Location: FF_X74_Y34_N11
\PIPE3|Temp[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(70),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(33));

-- Location: FF_X67_Y35_N59
\registradores|G2:4:regb|Temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[29]~29_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(29));

-- Location: LABCELL_X66_Y35_N57
\registradores|G2:7:regb|Temp[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:7:regb|Temp[29]~feeder_combout\ = ( \muxEscReg2|X[29]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[29]~29_combout\,
	combout => \registradores|G2:7:regb|Temp[29]~feeder_combout\);

-- Location: FF_X66_Y35_N58
\registradores|G2:7:regb|Temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:7:regb|Temp[29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(29));

-- Location: FF_X67_Y35_N32
\registradores|G2:5:regb|Temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[29]~29_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(29));

-- Location: LABCELL_X66_Y35_N9
\registradores|G2:6:regb|Temp[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:6:regb|Temp[29]~feeder_combout\ = ( \muxEscReg2|X[29]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[29]~29_combout\,
	combout => \registradores|G2:6:regb|Temp[29]~feeder_combout\);

-- Location: FF_X66_Y35_N10
\registradores|G2:6:regb|Temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:6:regb|Temp[29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(29));

-- Location: LABCELL_X67_Y35_N30
\registradores|outData2|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux2~0_combout\ = ( \registradores|G2:5:regb|Temp\(29) & ( \registradores|G2:6:regb|Temp\(29) & ( (!\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17))) # (\registradores|G2:4:regb|Temp\(29)))) # (\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17)) # 
-- (\registradores|G2:7:regb|Temp\(29))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(29) & ( \registradores|G2:6:regb|Temp\(29) & ( (!\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17))) # (\registradores|G2:4:regb|Temp\(29)))) # (\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17) 
-- & \registradores|G2:7:regb|Temp\(29))))) ) ) ) # ( \registradores|G2:5:regb|Temp\(29) & ( !\registradores|G2:6:regb|Temp\(29) & ( (!\PIPE1|Temp\(16) & (\registradores|G2:4:regb|Temp\(29) & (!\PIPE1|Temp\(17)))) # (\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17)) 
-- # (\registradores|G2:7:regb|Temp\(29))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(29) & ( !\registradores|G2:6:regb|Temp\(29) & ( (!\PIPE1|Temp\(16) & (\registradores|G2:4:regb|Temp\(29) & (!\PIPE1|Temp\(17)))) # (\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17) 
-- & \registradores|G2:7:regb|Temp\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(16),
	datab => \registradores|G2:4:regb|ALT_INV_Temp\(29),
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \registradores|G2:7:regb|ALT_INV_Temp\(29),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(29),
	dataf => \registradores|G2:6:regb|ALT_INV_Temp\(29),
	combout => \registradores|outData2|Mux2~0_combout\);

-- Location: FF_X72_Y34_N41
\registradores|G2:1:regb|Temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \muxEscReg2|X[29]~29_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(29));

-- Location: FF_X72_Y34_N7
\registradores|G2:2:regb|Temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[29]~29_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(29));

-- Location: MLABCELL_X72_Y34_N42
\registradores|outData2|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux2~1_combout\ = ( \registradores|G2:2:regb|Temp\(29) & ( \registradores|G2:3:regb|Temp\(29) & ( ((!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp\(29)))) # (\PIPE1|Temp\(16) & (\registradores|G2:1:regb|Temp\(29)))) # 
-- (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:2:regb|Temp\(29) & ( \registradores|G2:3:regb|Temp\(29) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp\(29)))) # (\PIPE1|Temp\(16) & (\registradores|G2:1:regb|Temp\(29))))) # 
-- (\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16))))) ) ) ) # ( \registradores|G2:2:regb|Temp\(29) & ( !\registradores|G2:3:regb|Temp\(29) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp\(29)))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:1:regb|Temp\(29))))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(29) & ( !\registradores|G2:3:regb|Temp\(29) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & 
-- ((\registradores|G2:0:regb|Temp\(29)))) # (\PIPE1|Temp\(16) & (\registradores|G2:1:regb|Temp\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:1:regb|ALT_INV_Temp\(29),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:0:regb|ALT_INV_Temp\(29),
	datad => \PIPE1|ALT_INV_Temp\(16),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(29),
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(29),
	combout => \registradores|outData2|Mux2~1_combout\);

-- Location: LABCELL_X73_Y34_N6
\registradores|outData2|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux2~2_combout\ = ( \PIPE1|Temp\(18) & ( \registradores|outData2|Mux2~0_combout\ ) ) # ( !\PIPE1|Temp\(18) & ( \registradores|outData2|Mux2~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|outData2|ALT_INV_Mux2~0_combout\,
	datad => \registradores|outData2|ALT_INV_Mux2~1_combout\,
	dataf => \PIPE1|ALT_INV_Temp\(18),
	combout => \registradores|outData2|Mux2~2_combout\);

-- Location: FF_X73_Y34_N8
\PIPE2|Temp[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux2~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(71));

-- Location: FF_X73_Y34_N47
\PIPE3|Temp[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(71),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(34));

-- Location: M10K_X76_Y34_N0
\memD|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "memData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memData:memD|altsyncram:altsyncram_component|altsyncram_9fj1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 10,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \PIPE3|Temp\(106),
	portare => VCC,
	clk0 => \clk~inputCLKENA0_outclk\,
	portadatain => \memD|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \memD|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memD|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: FF_X72_Y34_N31
\PIPE4|Temp[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(26),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(63));

-- Location: FF_X73_Y34_N17
\PIPE4|Temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(63),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(31));

-- Location: MLABCELL_X72_Y34_N24
\muxEscReg2|X[26]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[26]~26_combout\ = ( \PIPE4|Temp\(31) & ( \PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(63) ) ) ) # ( !\PIPE4|Temp\(31) & ( \PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(63) ) ) ) # ( \PIPE4|Temp\(31) & ( !\PIPE4|Temp[70]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE4|ALT_INV_Temp\(63),
	datae => \PIPE4|ALT_INV_Temp\(31),
	dataf => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	combout => \muxEscReg2|X[26]~26_combout\);

-- Location: FF_X72_Y34_N38
\registradores|G2:1:regb|Temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[26]~26_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(26));

-- Location: LABCELL_X70_Y34_N42
\registradores|G2:3:regb|Temp[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:3:regb|Temp[26]~feeder_combout\ = ( \muxEscReg2|X[26]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[26]~26_combout\,
	combout => \registradores|G2:3:regb|Temp[26]~feeder_combout\);

-- Location: FF_X70_Y34_N43
\registradores|G2:3:regb|Temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:3:regb|Temp[26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(26));

-- Location: LABCELL_X70_Y34_N12
\registradores|G2:0:regb|Temp[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[26]~feeder_combout\ = ( \muxEscReg2|X[26]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[26]~26_combout\,
	combout => \registradores|G2:0:regb|Temp[26]~feeder_combout\);

-- Location: FF_X70_Y34_N13
\registradores|G2:0:regb|Temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(26));

-- Location: FF_X72_Y34_N20
\registradores|G2:2:regb|Temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[26]~26_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(26));

-- Location: MLABCELL_X72_Y34_N54
\registradores|outData2|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux5~1_combout\ = ( \PIPE1|Temp\(17) & ( \registradores|G2:2:regb|Temp\(26) & ( (!\PIPE1|Temp\(16)) # (\registradores|G2:3:regb|Temp\(26)) ) ) ) # ( !\PIPE1|Temp\(17) & ( \registradores|G2:2:regb|Temp\(26) & ( (!\PIPE1|Temp\(16) & 
-- ((\registradores|G2:0:regb|Temp\(26)))) # (\PIPE1|Temp\(16) & (\registradores|G2:1:regb|Temp\(26))) ) ) ) # ( \PIPE1|Temp\(17) & ( !\registradores|G2:2:regb|Temp\(26) & ( (\PIPE1|Temp\(16) & \registradores|G2:3:regb|Temp\(26)) ) ) ) # ( !\PIPE1|Temp\(17) 
-- & ( !\registradores|G2:2:regb|Temp\(26) & ( (!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp\(26)))) # (\PIPE1|Temp\(16) & (\registradores|G2:1:regb|Temp\(26))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000000110000001100010001110111011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:1:regb|ALT_INV_Temp\(26),
	datab => \PIPE1|ALT_INV_Temp\(16),
	datac => \registradores|G2:3:regb|ALT_INV_Temp\(26),
	datad => \registradores|G2:0:regb|ALT_INV_Temp\(26),
	datae => \PIPE1|ALT_INV_Temp\(17),
	dataf => \registradores|G2:2:regb|ALT_INV_Temp\(26),
	combout => \registradores|outData2|Mux5~1_combout\);

-- Location: FF_X67_Y34_N26
\registradores|G2:7:regb|Temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[26]~26_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(26));

-- Location: FF_X67_Y34_N8
\registradores|G2:6:regb|Temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[26]~26_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(26));

-- Location: FF_X67_Y34_N17
\registradores|G2:5:regb|Temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[26]~26_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(26));

-- Location: FF_X73_Y34_N5
\registradores|G2:4:regb|Temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[26]~26_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(26));

-- Location: LABCELL_X67_Y34_N15
\registradores|outData2|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux5~0_combout\ = ( \registradores|G2:5:regb|Temp\(26) & ( \registradores|G2:4:regb|Temp\(26) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp\(16) & ((\registradores|G2:6:regb|Temp\(26)))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:7:regb|Temp\(26)))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(26) & ( \registradores|G2:4:regb|Temp\(26) & ( (!\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17)) # (\registradores|G2:6:regb|Temp\(26))))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:7:regb|Temp\(26) & ((\PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:5:regb|Temp\(26) & ( !\registradores|G2:4:regb|Temp\(26) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:6:regb|Temp\(26) & \PIPE1|Temp\(17))))) # (\PIPE1|Temp\(16) & 
-- (((!\PIPE1|Temp\(17))) # (\registradores|G2:7:regb|Temp\(26)))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(26) & ( !\registradores|G2:4:regb|Temp\(26) & ( (\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & ((\registradores|G2:6:regb|Temp\(26)))) # (\PIPE1|Temp\(16) 
-- & (\registradores|G2:7:regb|Temp\(26))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:7:regb|ALT_INV_Temp\(26),
	datab => \PIPE1|ALT_INV_Temp\(16),
	datac => \registradores|G2:6:regb|ALT_INV_Temp\(26),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(26),
	dataf => \registradores|G2:4:regb|ALT_INV_Temp\(26),
	combout => \registradores|outData2|Mux5~0_combout\);

-- Location: MLABCELL_X72_Y34_N48
\registradores|outData2|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux5~2_combout\ = ( \registradores|outData2|Mux5~0_combout\ & ( (\registradores|outData2|Mux5~1_combout\) # (\PIPE1|Temp\(18)) ) ) # ( !\registradores|outData2|Mux5~0_combout\ & ( (!\PIPE1|Temp\(18) & 
-- \registradores|outData2|Mux5~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE1|ALT_INV_Temp\(18),
	datad => \registradores|outData2|ALT_INV_Mux5~1_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux5~0_combout\,
	combout => \registradores|outData2|Mux5~2_combout\);

-- Location: FF_X73_Y34_N56
\PIPE2|Temp[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \registradores|outData2|Mux5~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(68));

-- Location: LABCELL_X73_Y34_N24
\mux_IN_ULA_4_2|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux5~0_combout\ = ( \PIPE3|Temp\(63) & ( \muxEscReg2|X[26]~26_combout\ & ( (!\PIPEAUX|Temp\(0) & (((\PIPEAUX|Temp\(1)) # (\PIPE2|Temp\(68))))) # (\PIPEAUX|Temp\(0) & (((!\PIPEAUX|Temp\(1))) # (\PIPE2|Temp\(15)))) ) ) ) # ( 
-- !\PIPE3|Temp\(63) & ( \muxEscReg2|X[26]~26_combout\ & ( (!\PIPEAUX|Temp\(0) & (((\PIPE2|Temp\(68) & !\PIPEAUX|Temp\(1))))) # (\PIPEAUX|Temp\(0) & (((!\PIPEAUX|Temp\(1))) # (\PIPE2|Temp\(15)))) ) ) ) # ( \PIPE3|Temp\(63) & ( !\muxEscReg2|X[26]~26_combout\ 
-- & ( (!\PIPEAUX|Temp\(0) & (((\PIPEAUX|Temp\(1)) # (\PIPE2|Temp\(68))))) # (\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(15) & ((\PIPEAUX|Temp\(1))))) ) ) ) # ( !\PIPE3|Temp\(63) & ( !\muxEscReg2|X[26]~26_combout\ & ( (!\PIPEAUX|Temp\(0) & (((\PIPE2|Temp\(68) & 
-- !\PIPEAUX|Temp\(1))))) # (\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(15) & ((\PIPEAUX|Temp\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(15),
	datab => \PIPEAUX|ALT_INV_Temp\(0),
	datac => \PIPE2|ALT_INV_Temp\(68),
	datad => \PIPEAUX|ALT_INV_Temp\(1),
	datae => \PIPE3|ALT_INV_Temp\(63),
	dataf => \muxEscReg2|ALT_INV_X[26]~26_combout\,
	combout => \mux_IN_ULA_4_2|Mux5~0_combout\);

-- Location: LABCELL_X83_Y35_N48
\ULA1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux5~0_combout\ = ( \ULA1|Mux29~19_combout\ & ( (\mux_IN_ULA_4_2|Mux5~0_combout\ & (\mux_IN_ULA_4_1|Mux5~0_combout\ & !\ULA1|Mux29~18_combout\)) ) ) # ( !\ULA1|Mux29~19_combout\ & ( !\ULA1|Mux29~18_combout\ $ (((\mux_IN_ULA_4_1|Mux5~0_combout\) # 
-- (\mux_IN_ULA_4_2|Mux5~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000011110000111100001111000011100010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux5~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~18_combout\,
	dataf => \ULA1|ALT_INV_Mux29~19_combout\,
	combout => \ULA1|Mux5~0_combout\);

-- Location: LABCELL_X83_Y35_N18
\ULA1|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~117_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux6~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux6~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) 
-- + ( \ULA1|Add0~114\ ))
-- \ULA1|Add0~118\ = CARRY(( \mux_IN_ULA_4_1|Mux6~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux6~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( 
-- \ULA1|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110010010011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux6~0_combout\,
	cin => \ULA1|Add0~114\,
	sumout => \ULA1|Add0~117_sumout\,
	cout => \ULA1|Add0~118\);

-- Location: LABCELL_X83_Y35_N21
\ULA1|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~121_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux5~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux5~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) 
-- + ( \ULA1|Add0~118\ ))
-- \ULA1|Add0~122\ = CARRY(( \mux_IN_ULA_4_1|Mux5~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux5~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( 
-- \ULA1|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110010010011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux5~0_combout\,
	cin => \ULA1|Add0~118\,
	sumout => \ULA1|Add0~121_sumout\,
	cout => \ULA1|Add0~122\);

-- Location: LABCELL_X77_Y38_N57
\ULA1|Mux14~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~7_combout\ = ( \operaULA|Mux5~0_combout\ & ( (\operaULA|Mux3~0_combout\ & \operaULA|Mux7~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux3~0_combout\,
	datac => \operaULA|ALT_INV_Mux7~0_combout\,
	dataf => \operaULA|ALT_INV_Mux5~0_combout\,
	combout => \ULA1|Mux14~7_combout\);

-- Location: MLABCELL_X72_Y36_N54
\rtl~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~120_combout\ = ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux27~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux26~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux28~0_combout\)) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux27~0_combout\ & ( (\mux_IN_ULA_4_1|Mux25~0_combout\) # (\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux27~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux26~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux28~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux27~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & \mux_IN_ULA_4_1|Mux25~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	combout => \rtl~120_combout\);

-- Location: LABCELL_X80_Y33_N0
\rtl~250\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~250_combout\ = ( \mux_IN_ULA_4_1|Mux30~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_1|Mux29~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_1|Mux31~0_combout\ & 
-- !\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) # ( !\mux_IN_ULA_4_1|Mux30~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux29~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux31~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110000000001000111110011000100011111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	combout => \rtl~250_combout\);

-- Location: MLABCELL_X82_Y33_N18
\rtl~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~170_combout\ = ( \mux_IN_ULA_4_1|Mux21~0_combout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\) # ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux23~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux24~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux21~0_combout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux23~0_combout\ & ((\mux_IN_ULA_4_2|Mux30~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((!\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux24~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux21~0_combout\ & ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux30~0_combout\)) # (\mux_IN_ULA_4_1|Mux23~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_1|Mux24~0_combout\ & \mux_IN_ULA_4_2|Mux30~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux21~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux23~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux24~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	combout => \rtl~170_combout\);

-- Location: MLABCELL_X78_Y33_N54
\rtl~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~273_combout\ = ( \rtl~250_combout\ & ( \rtl~170_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\) # ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & \rtl~120_combout\)) ) ) ) # ( !\rtl~250_combout\ & ( \rtl~170_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux29~0_combout\) # (\rtl~120_combout\))) ) ) ) # ( \rtl~250_combout\ & ( !\rtl~170_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\mux_IN_ULA_4_2|Mux28~0_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux28~0_combout\ & \rtl~120_combout\)) ) ) ) # ( !\rtl~250_combout\ & ( !\rtl~170_combout\ & ( (\mux_IN_ULA_4_2|Mux29~0_combout\ & (!\mux_IN_ULA_4_2|Mux28~0_combout\ & \rtl~120_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000011000011110011000000111100001100110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datad => \ALT_INV_rtl~120_combout\,
	datae => \ALT_INV_rtl~250_combout\,
	dataf => \ALT_INV_rtl~170_combout\,
	combout => \rtl~273_combout\);

-- Location: MLABCELL_X78_Y33_N24
\rtl~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~54_combout\ = ( \ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux2~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux4~0_combout\ ) ) ) # ( \ULA1|Add2~113_sumout\ & ( 
-- !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux3~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux5~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datae => \ULA1|ALT_INV_Add2~113_sumout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~54_combout\);

-- Location: MLABCELL_X78_Y33_N15
\rtl~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~249_combout\ = ( \ULA1|Add2~117_sumout\ & ( (\mux_IN_ULA_4_1|Mux0~0_combout\ & !\ULA1|Add2~113_sumout\) ) ) # ( !\ULA1|Add2~117_sumout\ & ( (\mux_IN_ULA_4_1|Mux1~0_combout\ & !\ULA1|Add2~113_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	datad => \ULA1|ALT_INV_Add2~113_sumout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~249_combout\);

-- Location: MLABCELL_X78_Y33_N12
\rtl~274\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~274_combout\ = ( \rtl~249_combout\ & ( (!\ULA1|Add2~121_sumout\ & ((\ULA1|Add2~125_sumout\) # (\rtl~54_combout\))) ) ) # ( !\rtl~249_combout\ & ( (!\ULA1|Add2~121_sumout\ & (\rtl~54_combout\ & !\ULA1|Add2~125_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Add2~121_sumout\,
	datac => \ALT_INV_rtl~54_combout\,
	datad => \ULA1|ALT_INV_Add2~125_sumout\,
	dataf => \ALT_INV_rtl~249_combout\,
	combout => \rtl~274_combout\);

-- Location: LABCELL_X74_Y35_N57
\ULA1|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~6_combout\ = ( \ULA1|Mux3~5_combout\ & ( !\mux_IN_ULA_4_2|Mux0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	dataf => \ULA1|ALT_INV_Mux3~5_combout\,
	combout => \ULA1|Mux3~6_combout\);

-- Location: FF_X73_Y34_N23
\PIPE2|Temp[69]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux4~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp[69]~DUPLICATE_q\);

-- Location: LABCELL_X73_Y34_N0
\mux_IN_ULA_4_2|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux4~0_combout\ = ( \PIPE3|Temp\(64) & ( \muxEscReg2|X[27]~27_combout\ & ( (!\PIPEAUX|Temp\(0) & (((\PIPEAUX|Temp\(1))) # (\PIPE2|Temp[69]~DUPLICATE_q\))) # (\PIPEAUX|Temp\(0) & (((!\PIPEAUX|Temp\(1)) # (\PIPE2|Temp\(15))))) ) ) ) # ( 
-- !\PIPE3|Temp\(64) & ( \muxEscReg2|X[27]~27_combout\ & ( (!\PIPEAUX|Temp\(0) & (\PIPE2|Temp[69]~DUPLICATE_q\ & ((!\PIPEAUX|Temp\(1))))) # (\PIPEAUX|Temp\(0) & (((!\PIPEAUX|Temp\(1)) # (\PIPE2|Temp\(15))))) ) ) ) # ( \PIPE3|Temp\(64) & ( 
-- !\muxEscReg2|X[27]~27_combout\ & ( (!\PIPEAUX|Temp\(0) & (((\PIPEAUX|Temp\(1))) # (\PIPE2|Temp[69]~DUPLICATE_q\))) # (\PIPEAUX|Temp\(0) & (((\PIPE2|Temp\(15) & \PIPEAUX|Temp\(1))))) ) ) ) # ( !\PIPE3|Temp\(64) & ( !\muxEscReg2|X[27]~27_combout\ & ( 
-- (!\PIPEAUX|Temp\(0) & (\PIPE2|Temp[69]~DUPLICATE_q\ & ((!\PIPEAUX|Temp\(1))))) # (\PIPEAUX|Temp\(0) & (((\PIPE2|Temp\(15) & \PIPEAUX|Temp\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp[69]~DUPLICATE_q\,
	datab => \PIPEAUX|ALT_INV_Temp\(0),
	datac => \PIPE2|ALT_INV_Temp\(15),
	datad => \PIPEAUX|ALT_INV_Temp\(1),
	datae => \PIPE3|ALT_INV_Temp\(64),
	dataf => \muxEscReg2|ALT_INV_X[27]~27_combout\,
	combout => \mux_IN_ULA_4_2|Mux4~0_combout\);

-- Location: LABCELL_X81_Y37_N0
\ULA1|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux12~0_combout\ = ( \ULA1|Mux29~19_combout\ & ( (!\ULA1|Mux29~18_combout\ & (\mux_IN_ULA_4_1|Mux12~0_combout\ & \mux_IN_ULA_4_2|Mux12~0_combout\)) ) ) # ( !\ULA1|Mux29~19_combout\ & ( !\ULA1|Mux29~18_combout\ $ (((\mux_IN_ULA_4_2|Mux12~0_combout\) 
-- # (\mux_IN_ULA_4_1|Mux12~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100110011110000110011001100000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux29~18_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux12~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~19_combout\,
	combout => \ULA1|Mux12~0_combout\);

-- Location: LABCELL_X83_Y35_N0
\ULA1|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~93_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux12~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux12~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) 
-- + ( \ULA1|Add0~90\ ))
-- \ULA1|Add0~94\ = CARRY(( \mux_IN_ULA_4_1|Mux12~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux12~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( 
-- \ULA1|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110010010011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux12~0_combout\,
	cin => \ULA1|Add0~90\,
	sumout => \ULA1|Add0~93_sumout\,
	cout => \ULA1|Add0~94\);

-- Location: LABCELL_X77_Y38_N36
\ULA1|Mux14~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~14_combout\ = ( \operaULA|Mux5~0_combout\ & ( (!\operaULA|Mux7~0_combout\) # ((!\operaULA|Mux2~0_combout\ & !\operaULA|Mux3~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101010111010101110101011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux7~0_combout\,
	datab => \operaULA|ALT_INV_Mux2~0_combout\,
	datac => \operaULA|ALT_INV_Mux3~0_combout\,
	dataf => \operaULA|ALT_INV_Mux5~0_combout\,
	combout => \ULA1|Mux14~14_combout\);

-- Location: LABCELL_X77_Y34_N33
\ULA1|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~1_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux0~0_combout\ ) + ( GND ) + ( \ULA1|Add2~86\ ))
-- \ULA1|Add2~2\ = CARRY(( !\mux_IN_ULA_4_2|Mux0~0_combout\ ) + ( GND ) + ( \ULA1|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	cin => \ULA1|Add2~86\,
	sumout => \ULA1|Add2~1_sumout\,
	cout => \ULA1|Add2~2\);

-- Location: LABCELL_X77_Y34_N36
\ULA1|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~5_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux0~0_combout\ ) + ( GND ) + ( \ULA1|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	cin => \ULA1|Add2~2\,
	sumout => \ULA1|Add2~5_sumout\);

-- Location: LABCELL_X77_Y34_N30
\ULA1|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~85_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux1~0_combout\ ) + ( GND ) + ( \ULA1|Add2~26\ ))
-- \ULA1|Add2~86\ = CARRY(( !\mux_IN_ULA_4_2|Mux1~0_combout\ ) + ( GND ) + ( \ULA1|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux1~0_combout\,
	cin => \ULA1|Add2~26\,
	sumout => \ULA1|Add2~85_sumout\,
	cout => \ULA1|Add2~86\);

-- Location: LABCELL_X77_Y34_N12
\ULA1|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~77_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux7~0_combout\ ) + ( GND ) + ( \ULA1|Add2~74\ ))
-- \ULA1|Add2~78\ = CARRY(( !\mux_IN_ULA_4_2|Mux7~0_combout\ ) + ( GND ) + ( \ULA1|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux7~0_combout\,
	cin => \ULA1|Add2~74\,
	sumout => \ULA1|Add2~77_sumout\,
	cout => \ULA1|Add2~78\);

-- Location: LABCELL_X77_Y34_N6
\ULA1|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~69_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux9~0_combout\ ) + ( GND ) + ( \ULA1|Add2~10\ ))
-- \ULA1|Add2~70\ = CARRY(( !\mux_IN_ULA_4_2|Mux9~0_combout\ ) + ( GND ) + ( \ULA1|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux9~0_combout\,
	cin => \ULA1|Add2~10\,
	sumout => \ULA1|Add2~69_sumout\,
	cout => \ULA1|Add2~70\);

-- Location: LABCELL_X77_Y34_N15
\ULA1|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~81_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux6~0_combout\ ) + ( GND ) + ( \ULA1|Add2~78\ ))
-- \ULA1|Add2~82\ = CARRY(( !\mux_IN_ULA_4_2|Mux6~0_combout\ ) + ( GND ) + ( \ULA1|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux6~0_combout\,
	cin => \ULA1|Add2~78\,
	sumout => \ULA1|Add2~81_sumout\,
	cout => \ULA1|Add2~82\);

-- Location: MLABCELL_X72_Y35_N6
\mux_IN_ULA_4_2|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux20~0_combout\ = ( \muxEscReg2|X[11]~11_combout\ & ( (!\PIPEAUX|Temp\(1) & (((\PIPEAUX|Temp\(0))) # (\PIPE2|Temp\(53)))) # (\PIPEAUX|Temp\(1) & (((\PIPE3|Temp\(48) & !\PIPEAUX|Temp\(0))))) ) ) # ( !\muxEscReg2|X[11]~11_combout\ & ( 
-- (!\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & (\PIPE2|Temp\(53))) # (\PIPEAUX|Temp\(1) & ((\PIPE3|Temp\(48)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110000000001000111110011000100011111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(53),
	datab => \PIPEAUX|ALT_INV_Temp\(1),
	datac => \PIPE3|ALT_INV_Temp\(48),
	datad => \PIPEAUX|ALT_INV_Temp\(0),
	dataf => \muxEscReg2|ALT_INV_X[11]~11_combout\,
	combout => \mux_IN_ULA_4_2|Mux20~0_combout\);

-- Location: LABCELL_X77_Y35_N12
\ULA1|Add2~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~129_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux27~0_combout\ ) + ( GND ) + ( \ULA1|Add2~122\ ))
-- \ULA1|Add2~130\ = CARRY(( !\mux_IN_ULA_4_2|Mux27~0_combout\ ) + ( GND ) + ( \ULA1|Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	cin => \ULA1|Add2~122\,
	sumout => \ULA1|Add2~129_sumout\,
	cout => \ULA1|Add2~130\);

-- Location: LABCELL_X77_Y35_N15
\ULA1|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~49_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux26~0_combout\ ) + ( GND ) + ( \ULA1|Add2~130\ ))
-- \ULA1|Add2~50\ = CARRY(( !\mux_IN_ULA_4_2|Mux26~0_combout\ ) + ( GND ) + ( \ULA1|Add2~130\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux26~0_combout\,
	cin => \ULA1|Add2~130\,
	sumout => \ULA1|Add2~49_sumout\,
	cout => \ULA1|Add2~50\);

-- Location: LABCELL_X77_Y35_N18
\ULA1|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~53_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux25~0_combout\ ) + ( GND ) + ( \ULA1|Add2~50\ ))
-- \ULA1|Add2~54\ = CARRY(( !\mux_IN_ULA_4_2|Mux25~0_combout\ ) + ( GND ) + ( \ULA1|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux25~0_combout\,
	cin => \ULA1|Add2~50\,
	sumout => \ULA1|Add2~53_sumout\,
	cout => \ULA1|Add2~54\);

-- Location: LABCELL_X77_Y35_N21
\ULA1|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~57_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux24~0_combout\ ) + ( GND ) + ( \ULA1|Add2~54\ ))
-- \ULA1|Add2~58\ = CARRY(( !\mux_IN_ULA_4_2|Mux24~0_combout\ ) + ( GND ) + ( \ULA1|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux24~0_combout\,
	cin => \ULA1|Add2~54\,
	sumout => \ULA1|Add2~57_sumout\,
	cout => \ULA1|Add2~58\);

-- Location: LABCELL_X77_Y35_N24
\ULA1|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~61_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux23~0_combout\ ) + ( GND ) + ( \ULA1|Add2~58\ ))
-- \ULA1|Add2~62\ = CARRY(( !\mux_IN_ULA_4_2|Mux23~0_combout\ ) + ( GND ) + ( \ULA1|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux23~0_combout\,
	cin => \ULA1|Add2~58\,
	sumout => \ULA1|Add2~61_sumout\,
	cout => \ULA1|Add2~62\);

-- Location: LABCELL_X77_Y35_N27
\ULA1|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~65_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux22~0_combout\ ) + ( GND ) + ( \ULA1|Add2~62\ ))
-- \ULA1|Add2~66\ = CARRY(( !\mux_IN_ULA_4_2|Mux22~0_combout\ ) + ( GND ) + ( \ULA1|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux22~0_combout\,
	cin => \ULA1|Add2~62\,
	sumout => \ULA1|Add2~65_sumout\,
	cout => \ULA1|Add2~66\);

-- Location: LABCELL_X77_Y35_N30
\ULA1|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~29_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux21~0_combout\ ) + ( GND ) + ( \ULA1|Add2~66\ ))
-- \ULA1|Add2~30\ = CARRY(( !\mux_IN_ULA_4_2|Mux21~0_combout\ ) + ( GND ) + ( \ULA1|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux21~0_combout\,
	cin => \ULA1|Add2~66\,
	sumout => \ULA1|Add2~29_sumout\,
	cout => \ULA1|Add2~30\);

-- Location: LABCELL_X77_Y35_N33
\ULA1|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~89_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux20~0_combout\ ) + ( GND ) + ( \ULA1|Add2~30\ ))
-- \ULA1|Add2~90\ = CARRY(( !\mux_IN_ULA_4_2|Mux20~0_combout\ ) + ( GND ) + ( \ULA1|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux20~0_combout\,
	cin => \ULA1|Add2~30\,
	sumout => \ULA1|Add2~89_sumout\,
	cout => \ULA1|Add2~90\);

-- Location: LABCELL_X75_Y34_N18
\mux_IN_ULA_4_2|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux19~0_combout\ = ( \PIPEAUX|Temp\(1) & ( \muxEscReg2|X[12]~12_combout\ & ( (!\PIPEAUX|Temp\(0) & \PIPE3|Temp\(49)) ) ) ) # ( !\PIPEAUX|Temp\(1) & ( \muxEscReg2|X[12]~12_combout\ & ( (\PIPEAUX|Temp\(0)) # (\PIPE2|Temp\(54)) ) ) ) # ( 
-- \PIPEAUX|Temp\(1) & ( !\muxEscReg2|X[12]~12_combout\ & ( (!\PIPEAUX|Temp\(0) & \PIPE3|Temp\(49)) ) ) ) # ( !\PIPEAUX|Temp\(1) & ( !\muxEscReg2|X[12]~12_combout\ & ( (\PIPE2|Temp\(54) & !\PIPEAUX|Temp\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000001100110001110111011101110000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(54),
	datab => \PIPEAUX|ALT_INV_Temp\(0),
	datad => \PIPE3|ALT_INV_Temp\(49),
	datae => \PIPEAUX|ALT_INV_Temp\(1),
	dataf => \muxEscReg2|ALT_INV_X[12]~12_combout\,
	combout => \mux_IN_ULA_4_2|Mux19~0_combout\);

-- Location: LABCELL_X77_Y35_N36
\ULA1|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~93_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux19~0_combout\ ) + ( GND ) + ( \ULA1|Add2~90\ ))
-- \ULA1|Add2~94\ = CARRY(( !\mux_IN_ULA_4_2|Mux19~0_combout\ ) + ( GND ) + ( \ULA1|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux19~0_combout\,
	cin => \ULA1|Add2~90\,
	sumout => \ULA1|Add2~93_sumout\,
	cout => \ULA1|Add2~94\);

-- Location: LABCELL_X77_Y34_N0
\ULA1|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~109_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux11~0_combout\ ) + ( GND ) + ( \ULA1|Add2~46\ ))
-- \ULA1|Add2~110\ = CARRY(( !\mux_IN_ULA_4_2|Mux11~0_combout\ ) + ( GND ) + ( \ULA1|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux11~0_combout\,
	cin => \ULA1|Add2~46\,
	sumout => \ULA1|Add2~109_sumout\,
	cout => \ULA1|Add2~110\);

-- Location: LABCELL_X74_Y35_N24
\mux_IN_ULA_4_2|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux18~0_combout\ = ( \muxEscReg2|X[13]~13_combout\ & ( \controle|igualitario|Flip1|Temp\(0) & ( ((!\PIPEAUX|Temp\(1) & ((\PIPE2|Temp\(55)))) # (\PIPEAUX|Temp\(1) & (\PIPE3|Temp\(50)))) # (\PIPEAUX|Temp\(0)) ) ) ) # ( 
-- !\muxEscReg2|X[13]~13_combout\ & ( \controle|igualitario|Flip1|Temp\(0) & ( (!\PIPEAUX|Temp\(1) & (((\PIPE2|Temp\(55) & !\PIPEAUX|Temp\(0))))) # (\PIPEAUX|Temp\(1) & (((\PIPEAUX|Temp\(0))) # (\PIPE3|Temp\(50)))) ) ) ) # ( \muxEscReg2|X[13]~13_combout\ & ( 
-- !\controle|igualitario|Flip1|Temp\(0) & ( (!\PIPEAUX|Temp\(1) & (((\PIPEAUX|Temp\(0)) # (\PIPE2|Temp\(55))))) # (\PIPEAUX|Temp\(1) & (\PIPE3|Temp\(50) & ((!\PIPEAUX|Temp\(0))))) ) ) ) # ( !\muxEscReg2|X[13]~13_combout\ & ( 
-- !\controle|igualitario|Flip1|Temp\(0) & ( (!\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & ((\PIPE2|Temp\(55)))) # (\PIPEAUX|Temp\(1) & (\PIPE3|Temp\(50))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(50),
	datab => \PIPE2|ALT_INV_Temp\(55),
	datac => \PIPEAUX|ALT_INV_Temp\(1),
	datad => \PIPEAUX|ALT_INV_Temp\(0),
	datae => \muxEscReg2|ALT_INV_X[13]~13_combout\,
	dataf => \controle|igualitario|Flip1|ALT_INV_Temp\(0),
	combout => \mux_IN_ULA_4_2|Mux18~0_combout\);

-- Location: LABCELL_X77_Y35_N39
\ULA1|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~97_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux18~0_combout\ ) + ( GND ) + ( \ULA1|Add2~94\ ))
-- \ULA1|Add2~98\ = CARRY(( !\mux_IN_ULA_4_2|Mux18~0_combout\ ) + ( GND ) + ( \ULA1|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux18~0_combout\,
	cin => \ULA1|Add2~94\,
	sumout => \ULA1|Add2~97_sumout\,
	cout => \ULA1|Add2~98\);

-- Location: MLABCELL_X78_Y33_N3
\rtl~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~45_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux6~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux8~0_combout\ ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux9~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~45_combout\);

-- Location: MLABCELL_X78_Y33_N39
\rtl~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~44_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux10~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux11~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux13~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~44_combout\);

-- Location: LABCELL_X77_Y33_N42
\rtl~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~46_combout\ = ( \mux_IN_ULA_4_1|Mux4~0_combout\ & ( \mux_IN_ULA_4_1|Mux3~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_1|Mux5~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux2~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux4~0_combout\ & ( \mux_IN_ULA_4_1|Mux3~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux5~0_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux2~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux4~0_combout\ & ( !\mux_IN_ULA_4_1|Mux3~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_1|Mux5~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_1|Mux2~0_combout\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux4~0_combout\ & ( !\mux_IN_ULA_4_1|Mux3~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux5~0_combout\ & (!\mux_IN_ULA_4_2|Mux31~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_1|Mux2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	combout => \rtl~46_combout\);

-- Location: FF_X70_Y36_N13
\registradores|G2:3:regb|Temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[14]~14_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(14));

-- Location: LABCELL_X73_Y36_N3
\PIPE2|Temp[88]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[88]~feeder_combout\ = \registradores|G2:3:regb|Temp\(14)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|G2:3:regb|ALT_INV_Temp\(14),
	combout => \PIPE2|Temp[88]~feeder_combout\);

-- Location: LABCELL_X66_Y36_N54
\registradores|G2:0:regb|Temp[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[14]~feeder_combout\ = ( \muxEscReg2|X[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[14]~14_combout\,
	combout => \registradores|G2:0:regb|Temp[14]~feeder_combout\);

-- Location: FF_X66_Y36_N55
\registradores|G2:0:regb|Temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(14));

-- Location: FF_X73_Y36_N5
\PIPE2|Temp[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[88]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(14),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(88));

-- Location: LABCELL_X73_Y36_N0
\mux_IN_ULA_4_1|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux17~0_combout\ = ( \muxEscReg2|X[14]~14_combout\ & ( (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & (\PIPE2|Temp\(88))) # (\PIPEAUX|Temp\(3) & ((\PIPE3|Temp\(51)))))) # (\PIPEAUX|Temp\(2) & (((!\PIPEAUX|Temp\(3))))) ) ) # ( 
-- !\muxEscReg2|X[14]~14_combout\ & ( (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & (\PIPE2|Temp\(88))) # (\PIPEAUX|Temp\(3) & ((\PIPE3|Temp\(51)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000000100110001110000011111000111000001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(88),
	datab => \PIPEAUX|ALT_INV_Temp\(2),
	datac => \PIPEAUX|ALT_INV_Temp\(3),
	datad => \PIPE3|ALT_INV_Temp\(51),
	dataf => \muxEscReg2|ALT_INV_X[14]~14_combout\,
	combout => \mux_IN_ULA_4_1|Mux17~0_combout\);

-- Location: LABCELL_X70_Y35_N57
\rtl~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~43_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux14~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux16~0_combout\ ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~43_combout\);

-- Location: LABCELL_X81_Y33_N30
\ULA1|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~4_combout\ = ( \mux_IN_ULA_4_2|Mux29~0_combout\ & ( \rtl~43_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~44_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~46_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux29~0_combout\ & ( 
-- \rtl~43_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\) # (\rtl~45_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux29~0_combout\ & ( !\rtl~43_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~44_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- ((\rtl~46_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux29~0_combout\ & ( !\rtl~43_combout\ & ( (\rtl~45_combout\ & \mux_IN_ULA_4_2|Mux28~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~45_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datac => \ALT_INV_rtl~44_combout\,
	datad => \ALT_INV_rtl~46_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	dataf => \ALT_INV_rtl~43_combout\,
	combout => \ULA1|Mux17~4_combout\);

-- Location: LABCELL_X81_Y38_N24
\ULA1|Mux17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~5_combout\ = ( \mux_IN_ULA_4_1|Mux17~0_combout\ & ( \ULA1|Mux21~0_combout\ ) ) # ( \mux_IN_ULA_4_1|Mux17~0_combout\ & ( !\ULA1|Mux21~0_combout\ & ( (\ULA1|Mux29~2_combout\ & ((!\ULA1|Mux29~18_combout\ & (\mux_IN_ULA_4_2|Mux17~0_combout\ & 
-- \ULA1|Mux29~19_combout\)) # (\ULA1|Mux29~18_combout\ & ((!\ULA1|Mux29~19_combout\))))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux17~0_combout\ & ( !\ULA1|Mux21~0_combout\ & ( (\ULA1|Mux29~2_combout\ & (!\ULA1|Mux29~19_combout\ & (!\ULA1|Mux29~18_combout\ $ 
-- (\mux_IN_ULA_4_2|Mux17~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100000000000100010000010000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~2_combout\,
	datab => \ULA1|ALT_INV_Mux29~18_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux17~0_combout\,
	datad => \ULA1|ALT_INV_Mux29~19_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	dataf => \ULA1|ALT_INV_Mux21~0_combout\,
	combout => \ULA1|Mux17~5_combout\);

-- Location: LABCELL_X68_Y35_N21
\registradores|G2:3:regb|Temp[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:3:regb|Temp[12]~feeder_combout\ = ( \muxEscReg2|X[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[12]~12_combout\,
	combout => \registradores|G2:3:regb|Temp[12]~feeder_combout\);

-- Location: FF_X68_Y35_N22
\registradores|G2:3:regb|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:3:regb|Temp[12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(12));

-- Location: LABCELL_X75_Y34_N54
\PIPE2|Temp[86]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[86]~feeder_combout\ = \registradores|G2:3:regb|Temp\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|G2:3:regb|ALT_INV_Temp\(12),
	combout => \PIPE2|Temp[86]~feeder_combout\);

-- Location: LABCELL_X68_Y35_N48
\registradores|G2:0:regb|Temp[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[12]~feeder_combout\ = ( \muxEscReg2|X[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[12]~12_combout\,
	combout => \registradores|G2:0:regb|Temp[12]~feeder_combout\);

-- Location: FF_X68_Y35_N49
\registradores|G2:0:regb|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(12));

-- Location: FF_X75_Y34_N56
\PIPE2|Temp[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[86]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(12),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(86));

-- Location: LABCELL_X75_Y34_N6
\mux_IN_ULA_4_1|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux19~0_combout\ = ( \muxEscReg2|X[12]~12_combout\ & ( (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & ((\PIPE2|Temp\(86)))) # (\PIPEAUX|Temp\(3) & (\PIPE3|Temp\(49))))) # (\PIPEAUX|Temp\(2) & (((!\PIPEAUX|Temp\(3))))) ) ) # ( 
-- !\muxEscReg2|X[12]~12_combout\ & ( (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & ((\PIPE2|Temp\(86)))) # (\PIPEAUX|Temp\(3) & (\PIPE3|Temp\(49))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000100010000111111010001000011111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(49),
	datab => \PIPEAUX|ALT_INV_Temp\(2),
	datac => \PIPE2|ALT_INV_Temp\(86),
	datad => \PIPEAUX|ALT_INV_Temp\(3),
	dataf => \muxEscReg2|ALT_INV_X[12]~12_combout\,
	combout => \mux_IN_ULA_4_1|Mux19~0_combout\);

-- Location: LABCELL_X83_Y36_N33
\ULA1|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~49_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux21~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux21~0_combout\ $ (((!\PIPE2|Temp[140]~DUPLICATE_q\ & ((!\operaULA|Mux1~0_combout\) # (!\PIPE2|Temp\(145)))) # (\PIPE2|Temp[140]~DUPLICATE_q\ & ((\PIPE2|Temp\(145)))))) 
-- ) + ( \ULA1|Add0~46\ ))
-- \ULA1|Add0~50\ = CARRY(( \mux_IN_ULA_4_1|Mux21~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux21~0_combout\ $ (((!\PIPE2|Temp[140]~DUPLICATE_q\ & ((!\operaULA|Mux1~0_combout\) # (!\PIPE2|Temp\(145)))) # (\PIPE2|Temp[140]~DUPLICATE_q\ & ((\PIPE2|Temp\(145)))))) ) + 
-- ( \ULA1|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010110011010000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux1~0_combout\,
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(145),
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux21~0_combout\,
	cin => \ULA1|Add0~46\,
	sumout => \ULA1|Add0~49_sumout\,
	cout => \ULA1|Add0~50\);

-- Location: LABCELL_X83_Y36_N36
\ULA1|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~53_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux20~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux20~0_combout\ $ (((!\PIPE2|Temp[140]~DUPLICATE_q\ & ((!\operaULA|Mux1~0_combout\) # (!\PIPE2|Temp\(145)))) # (\PIPE2|Temp[140]~DUPLICATE_q\ & ((\PIPE2|Temp\(145)))))) 
-- ) + ( \ULA1|Add0~50\ ))
-- \ULA1|Add0~54\ = CARRY(( \mux_IN_ULA_4_1|Mux20~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux20~0_combout\ $ (((!\PIPE2|Temp[140]~DUPLICATE_q\ & ((!\operaULA|Mux1~0_combout\) # (!\PIPE2|Temp\(145)))) # (\PIPE2|Temp[140]~DUPLICATE_q\ & ((\PIPE2|Temp\(145)))))) ) + 
-- ( \ULA1|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010110011010000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux1~0_combout\,
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(145),
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux20~0_combout\,
	cin => \ULA1|Add0~50\,
	sumout => \ULA1|Add0~53_sumout\,
	cout => \ULA1|Add0~54\);

-- Location: LABCELL_X83_Y36_N39
\ULA1|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~57_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux19~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux19~0_combout\ $ (((!\PIPE2|Temp[140]~DUPLICATE_q\ & ((!\operaULA|Mux1~0_combout\) # (!\PIPE2|Temp\(145)))) # (\PIPE2|Temp[140]~DUPLICATE_q\ & ((\PIPE2|Temp\(145)))))) 
-- ) + ( \ULA1|Add0~54\ ))
-- \ULA1|Add0~58\ = CARRY(( \mux_IN_ULA_4_1|Mux19~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux19~0_combout\ $ (((!\PIPE2|Temp[140]~DUPLICATE_q\ & ((!\operaULA|Mux1~0_combout\) # (!\PIPE2|Temp\(145)))) # (\PIPE2|Temp[140]~DUPLICATE_q\ & ((\PIPE2|Temp\(145)))))) ) + 
-- ( \ULA1|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010110011010000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux1~0_combout\,
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(145),
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux19~0_combout\,
	cin => \ULA1|Add0~54\,
	sumout => \ULA1|Add0~57_sumout\,
	cout => \ULA1|Add0~58\);

-- Location: LABCELL_X83_Y36_N42
\ULA1|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~61_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux18~0_combout\ $ (((!\PIPE2|Temp[140]~DUPLICATE_q\ & ((!\operaULA|Mux1~0_combout\) # (!\PIPE2|Temp\(145)))) # (\PIPE2|Temp[140]~DUPLICATE_q\ & ((\PIPE2|Temp\(145)))))) ) + ( \mux_IN_ULA_4_1|Mux18~0_combout\ 
-- ) + ( \ULA1|Add0~58\ ))
-- \ULA1|Add0~62\ = CARRY(( !\mux_IN_ULA_4_2|Mux18~0_combout\ $ (((!\PIPE2|Temp[140]~DUPLICATE_q\ & ((!\operaULA|Mux1~0_combout\) # (!\PIPE2|Temp\(145)))) # (\PIPE2|Temp[140]~DUPLICATE_q\ & ((\PIPE2|Temp\(145)))))) ) + ( \mux_IN_ULA_4_1|Mux18~0_combout\ ) + 
-- ( \ULA1|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011010011001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux1~0_combout\,
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(145),
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux18~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	cin => \ULA1|Add0~58\,
	sumout => \ULA1|Add0~61_sumout\,
	cout => \ULA1|Add0~62\);

-- Location: LABCELL_X83_Y36_N45
\ULA1|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~65_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux17~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux17~0_combout\ $ (((!\PIPE2|Temp[140]~DUPLICATE_q\ & ((!\operaULA|Mux1~0_combout\) # (!\PIPE2|Temp\(145)))) # (\PIPE2|Temp[140]~DUPLICATE_q\ & ((\PIPE2|Temp\(145)))))) 
-- ) + ( \ULA1|Add0~62\ ))
-- \ULA1|Add0~66\ = CARRY(( \mux_IN_ULA_4_1|Mux17~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux17~0_combout\ $ (((!\PIPE2|Temp[140]~DUPLICATE_q\ & ((!\operaULA|Mux1~0_combout\) # (!\PIPE2|Temp\(145)))) # (\PIPE2|Temp[140]~DUPLICATE_q\ & ((\PIPE2|Temp\(145)))))) ) + 
-- ( \ULA1|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010110011010000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux1~0_combout\,
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(145),
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux17~0_combout\,
	cin => \ULA1|Add0~62\,
	sumout => \ULA1|Add0~65_sumout\,
	cout => \ULA1|Add0~66\);

-- Location: MLABCELL_X84_Y36_N57
\ULA1|Mux17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~6_combout\ = ( \ULA1|Add0~65_sumout\ & ( (!\ULA1|Mux17~5_combout\ & ((!\ULA1|Mux27~10_combout\) # ((!\ULA1|Mux17~4_combout\ & \ULA1|Mux27~8_combout\)))) ) ) # ( !\ULA1|Add0~65_sumout\ & ( (!\ULA1|Mux17~5_combout\ & ((!\ULA1|Mux17~4_combout\) # 
-- ((!\ULA1|Mux27~10_combout\) # (!\ULA1|Mux27~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001000110011001100100011000000110010001100000011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux17~4_combout\,
	datab => \ULA1|ALT_INV_Mux17~5_combout\,
	datac => \ULA1|ALT_INV_Mux27~10_combout\,
	datad => \ULA1|ALT_INV_Mux27~8_combout\,
	dataf => \ULA1|ALT_INV_Add0~65_sumout\,
	combout => \ULA1|Mux17~6_combout\);

-- Location: MLABCELL_X84_Y34_N12
\rtl~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~204_combout\ = ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux18~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux20~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux19~0_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux17~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux18~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux20~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux17~0_combout\ & ( 
-- (\mux_IN_ULA_4_1|Mux19~0_combout\ & \mux_IN_ULA_4_2|Mux30~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	combout => \rtl~204_combout\);

-- Location: LABCELL_X83_Y34_N42
\rtl~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~205_combout\ = ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( \rtl~170_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~120_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~250_combout\)) ) ) ) # ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( 
-- \rtl~170_combout\ & ( (\rtl~204_combout\) # (\mux_IN_ULA_4_2|Mux29~0_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( !\rtl~170_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~120_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- (\rtl~250_combout\)) ) ) ) # ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( !\rtl~170_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & \rtl~204_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000001011010111101110111011101110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datab => \ALT_INV_rtl~204_combout\,
	datac => \ALT_INV_rtl~250_combout\,
	datad => \ALT_INV_rtl~120_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	dataf => \ALT_INV_rtl~170_combout\,
	combout => \rtl~205_combout\);

-- Location: MLABCELL_X78_Y35_N57
\ULA1|sig_output~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|sig_output~2_combout\ = ( !\ULA1|Add2~121_sumout\ & ( !\ULA1|Add2~125_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ULA1|ALT_INV_Add2~125_sumout\,
	dataf => \ULA1|ALT_INV_Add2~121_sumout\,
	combout => \ULA1|sig_output~2_combout\);

-- Location: MLABCELL_X78_Y33_N36
\rtl~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~53_combout\ = ( \ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux10~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ ) ) ) # ( \ULA1|Add2~113_sumout\ & ( 
-- !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux11~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux13~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datae => \ULA1|ALT_INV_Add2~113_sumout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~53_combout\);

-- Location: MLABCELL_X78_Y33_N0
\rtl~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~55_combout\ = ( \ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux6~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux8~0_combout\ ) ) ) # ( \ULA1|Add2~113_sumout\ & ( 
-- !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux9~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datae => \ULA1|ALT_INV_Add2~113_sumout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~55_combout\);

-- Location: LABCELL_X70_Y35_N54
\rtl~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~61_combout\ = ( \ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux14~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux16~0_combout\ ) ) ) # ( \ULA1|Add2~113_sumout\ & ( 
-- !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datae => \ULA1|ALT_INV_Add2~113_sumout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~61_combout\);

-- Location: MLABCELL_X78_Y33_N42
\ULA1|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~1_combout\ = ( \rtl~55_combout\ & ( \rtl~61_combout\ & ( (!\ULA1|Add2~125_sumout\) # ((!\ULA1|Add2~121_sumout\ & ((\rtl~53_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~54_combout\))) ) ) ) # ( !\rtl~55_combout\ & ( \rtl~61_combout\ & ( 
-- (!\ULA1|Add2~121_sumout\ & (((!\ULA1|Add2~125_sumout\) # (\rtl~53_combout\)))) # (\ULA1|Add2~121_sumout\ & (\rtl~54_combout\ & ((\ULA1|Add2~125_sumout\)))) ) ) ) # ( \rtl~55_combout\ & ( !\rtl~61_combout\ & ( (!\ULA1|Add2~121_sumout\ & (((\rtl~53_combout\ 
-- & \ULA1|Add2~125_sumout\)))) # (\ULA1|Add2~121_sumout\ & (((!\ULA1|Add2~125_sumout\)) # (\rtl~54_combout\))) ) ) ) # ( !\rtl~55_combout\ & ( !\rtl~61_combout\ & ( (\ULA1|Add2~125_sumout\ & ((!\ULA1|Add2~121_sumout\ & ((\rtl~53_combout\))) # 
-- (\ULA1|Add2~121_sumout\ & (\rtl~54_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~54_combout\,
	datab => \ULA1|ALT_INV_Add2~121_sumout\,
	datac => \ALT_INV_rtl~53_combout\,
	datad => \ULA1|ALT_INV_Add2~125_sumout\,
	datae => \ALT_INV_rtl~55_combout\,
	dataf => \ALT_INV_rtl~61_combout\,
	combout => \ULA1|Mux17~1_combout\);

-- Location: LABCELL_X79_Y35_N39
\ULA1|Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~3_combout\ = ( \ULA1|Mux29~5_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\) # (\ULA1|Add2~129_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_Add2~129_sumout\,
	dataf => \ULA1|ALT_INV_Mux29~5_combout\,
	combout => \ULA1|Mux27~3_combout\);

-- Location: MLABCELL_X78_Y37_N33
\ULA1|Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~4_combout\ = ( \ULA1|Mux29~5_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\) # (!\ULA1|Add2~129_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_Add2~129_sumout\,
	dataf => \ULA1|ALT_INV_Mux29~5_combout\,
	combout => \ULA1|Mux27~4_combout\);

-- Location: MLABCELL_X84_Y36_N18
\ULA1|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~2_combout\ = ( \ULA1|Mux27~3_combout\ & ( \ULA1|Mux27~4_combout\ & ( \rtl~205_combout\ ) ) ) # ( !\ULA1|Mux27~3_combout\ & ( \ULA1|Mux27~4_combout\ & ( \ULA1|Mux17~1_combout\ ) ) ) # ( \ULA1|Mux27~3_combout\ & ( !\ULA1|Mux27~4_combout\ & ( 
-- (\ULA1|sig_output~2_combout\ & \rtl~249_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~205_combout\,
	datab => \ULA1|ALT_INV_sig_output~2_combout\,
	datac => \ULA1|ALT_INV_Mux17~1_combout\,
	datad => \ALT_INV_rtl~249_combout\,
	datae => \ULA1|ALT_INV_Mux27~3_combout\,
	dataf => \ULA1|ALT_INV_Mux27~4_combout\,
	combout => \ULA1|Mux17~2_combout\);

-- Location: LABCELL_X79_Y35_N54
\ULA1|ShiftRight2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight2~7_combout\ = ( \ULA1|ShiftLeft0~0_combout\ & ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ ) ) ) # ( !\ULA1|ShiftLeft0~0_combout\ & ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ ) ) ) # ( 
-- \ULA1|ShiftLeft0~0_combout\ & ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux1~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( !\ULA1|ShiftLeft0~0_combout\ 
-- & ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010100000101111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datae => \ULA1|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	combout => \ULA1|ShiftRight2~7_combout\);

-- Location: MLABCELL_X84_Y36_N36
\ULA1|LessThan0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~12_combout\ = ( \mux_IN_ULA_4_2|Mux17~0_combout\ & ( !\mux_IN_ULA_4_1|Mux17~0_combout\ ) ) # ( !\mux_IN_ULA_4_2|Mux17~0_combout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux17~0_combout\,
	combout => \ULA1|LessThan0~12_combout\);

-- Location: MLABCELL_X78_Y34_N0
\rtl~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~117_combout\ = ( \ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux28~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux27~0_combout\ ) ) ) # ( \ULA1|Add2~117_sumout\ & ( 
-- !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux26~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux25~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datae => \ULA1|ALT_INV_Add2~117_sumout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~117_combout\);

-- Location: LABCELL_X80_Y33_N12
\rtl~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~248_combout\ = ( \ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & \mux_IN_ULA_4_1|Mux31~0_combout\) ) ) # ( !\ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux29~0_combout\))) # (\ULA1|Add2~117_sumout\ & 
-- (\mux_IN_ULA_4_1|Mux30~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~117_sumout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~248_combout\);

-- Location: LABCELL_X83_Y34_N24
\rtl~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~203_combout\ = ( \rtl~202_combout\ & ( \rtl~248_combout\ & ( (!\ULA1|Add2~125_sumout\ & (((!\ULA1|Add2~121_sumout\)) # (\rtl~117_combout\))) # (\ULA1|Add2~125_sumout\ & (((\ULA1|Add2~121_sumout\) # (\rtl~165_combout\)))) ) ) ) # ( !\rtl~202_combout\ 
-- & ( \rtl~248_combout\ & ( (!\ULA1|Add2~125_sumout\ & (\rtl~117_combout\ & ((\ULA1|Add2~121_sumout\)))) # (\ULA1|Add2~125_sumout\ & (((\ULA1|Add2~121_sumout\) # (\rtl~165_combout\)))) ) ) ) # ( \rtl~202_combout\ & ( !\rtl~248_combout\ & ( 
-- (!\ULA1|Add2~125_sumout\ & (((!\ULA1|Add2~121_sumout\)) # (\rtl~117_combout\))) # (\ULA1|Add2~125_sumout\ & (((\rtl~165_combout\ & !\ULA1|Add2~121_sumout\)))) ) ) ) # ( !\rtl~202_combout\ & ( !\rtl~248_combout\ & ( (!\ULA1|Add2~125_sumout\ & 
-- (\rtl~117_combout\ & ((\ULA1|Add2~121_sumout\)))) # (\ULA1|Add2~125_sumout\ & (((\rtl~165_combout\ & !\ULA1|Add2~121_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~117_combout\,
	datab => \ULA1|ALT_INV_Add2~125_sumout\,
	datac => \ALT_INV_rtl~165_combout\,
	datad => \ULA1|ALT_INV_Add2~121_sumout\,
	datae => \ALT_INV_rtl~202_combout\,
	dataf => \ALT_INV_rtl~248_combout\,
	combout => \rtl~203_combout\);

-- Location: LABCELL_X73_Y33_N21
\rtl~247\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~247_combout\ = ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & \mux_IN_ULA_4_1|Mux0~0_combout\) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & \mux_IN_ULA_4_1|Mux1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~247_combout\);

-- Location: LABCELL_X77_Y34_N21
\ULA1|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~17_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux4~0_combout\ ) + ( GND ) + ( \ULA1|Add2~14\ ))
-- \ULA1|Add2~18\ = CARRY(( !\mux_IN_ULA_4_2|Mux4~0_combout\ ) + ( GND ) + ( \ULA1|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux4~0_combout\,
	cin => \ULA1|Add2~14\,
	sumout => \ULA1|Add2~17_sumout\,
	cout => \ULA1|Add2~18\);

-- Location: LABCELL_X77_Y34_N24
\ULA1|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~21_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux3~0_combout\ ) + ( GND ) + ( \ULA1|Add2~18\ ))
-- \ULA1|Add2~22\ = CARRY(( !\mux_IN_ULA_4_2|Mux3~0_combout\ ) + ( GND ) + ( \ULA1|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux3~0_combout\,
	cin => \ULA1|Add2~18\,
	sumout => \ULA1|Add2~21_sumout\,
	cout => \ULA1|Add2~22\);

-- Location: LABCELL_X77_Y34_N27
\ULA1|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~25_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux2~0_combout\ ) + ( GND ) + ( \ULA1|Add2~22\ ))
-- \ULA1|Add2~26\ = CARRY(( !\mux_IN_ULA_4_2|Mux2~0_combout\ ) + ( GND ) + ( \ULA1|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux2~0_combout\,
	cin => \ULA1|Add2~22\,
	sumout => \ULA1|Add2~25_sumout\,
	cout => \ULA1|Add2~26\);

-- Location: LABCELL_X77_Y34_N18
\ULA1|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~13_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux5~0_combout\ ) + ( GND ) + ( \ULA1|Add2~82\ ))
-- \ULA1|Add2~14\ = CARRY(( !\mux_IN_ULA_4_2|Mux5~0_combout\ ) + ( GND ) + ( \ULA1|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux5~0_combout\,
	cin => \ULA1|Add2~82\,
	sumout => \ULA1|Add2~13_sumout\,
	cout => \ULA1|Add2~14\);

-- Location: LABCELL_X75_Y35_N36
\mux_IN_ULA_4_2|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux16~0_combout\ = ( \muxEscReg2|X[15]~15_combout\ & ( (!\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & (\PIPE2|Temp\(57))) # (\PIPEAUX|Temp\(1) & ((\PIPE3|Temp\(52)))))) # (\PIPEAUX|Temp\(0) & (((!\PIPEAUX|Temp\(1))))) ) ) # ( 
-- !\muxEscReg2|X[15]~15_combout\ & ( (!\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & (\PIPE2|Temp\(57))) # (\PIPEAUX|Temp\(1) & ((\PIPE3|Temp\(52)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011000001011111001100000101111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(57),
	datab => \PIPE3|ALT_INV_Temp\(52),
	datac => \PIPEAUX|ALT_INV_Temp\(0),
	datad => \PIPEAUX|ALT_INV_Temp\(1),
	dataf => \muxEscReg2|ALT_INV_X[15]~15_combout\,
	combout => \mux_IN_ULA_4_2|Mux16~0_combout\);

-- Location: LABCELL_X77_Y35_N42
\ULA1|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~101_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux17~0_combout\ ) + ( GND ) + ( \ULA1|Add2~98\ ))
-- \ULA1|Add2~102\ = CARRY(( !\mux_IN_ULA_4_2|Mux17~0_combout\ ) + ( GND ) + ( \ULA1|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux17~0_combout\,
	cin => \ULA1|Add2~98\,
	sumout => \ULA1|Add2~101_sumout\,
	cout => \ULA1|Add2~102\);

-- Location: LABCELL_X77_Y35_N45
\ULA1|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~105_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux16~0_combout\ ) + ( GND ) + ( \ULA1|Add2~102\ ))
-- \ULA1|Add2~106\ = CARRY(( !\mux_IN_ULA_4_2|Mux16~0_combout\ ) + ( GND ) + ( \ULA1|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux16~0_combout\,
	cin => \ULA1|Add2~102\,
	sumout => \ULA1|Add2~105_sumout\,
	cout => \ULA1|Add2~106\);

-- Location: LABCELL_X77_Y35_N48
\ULA1|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~33_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux15~0_combout\ ) + ( GND ) + ( \ULA1|Add2~106\ ))
-- \ULA1|Add2~34\ = CARRY(( !\mux_IN_ULA_4_2|Mux15~0_combout\ ) + ( GND ) + ( \ULA1|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux15~0_combout\,
	cin => \ULA1|Add2~106\,
	sumout => \ULA1|Add2~33_sumout\,
	cout => \ULA1|Add2~34\);

-- Location: MLABCELL_X78_Y34_N54
\ULA1|ShiftRight0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~4_combout\ = ( !\ULA1|Add2~65_sumout\ & ( !\ULA1|Add2~33_sumout\ & ( (!\ULA1|Add2~49_sumout\ & (!\ULA1|Add2~53_sumout\ & (!\ULA1|Add2~57_sumout\ & !\ULA1|Add2~61_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~49_sumout\,
	datab => \ULA1|ALT_INV_Add2~53_sumout\,
	datac => \ULA1|ALT_INV_Add2~57_sumout\,
	datad => \ULA1|ALT_INV_Add2~61_sumout\,
	datae => \ULA1|ALT_INV_Add2~65_sumout\,
	dataf => \ULA1|ALT_INV_Add2~33_sumout\,
	combout => \ULA1|ShiftRight0~4_combout\);

-- Location: LABCELL_X77_Y34_N3
\ULA1|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~9_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux10~0_combout\ ) + ( GND ) + ( \ULA1|Add2~110\ ))
-- \ULA1|Add2~10\ = CARRY(( !\mux_IN_ULA_4_2|Mux10~0_combout\ ) + ( GND ) + ( \ULA1|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux10~0_combout\,
	cin => \ULA1|Add2~110\,
	sumout => \ULA1|Add2~9_sumout\,
	cout => \ULA1|Add2~10\);

-- Location: LABCELL_X77_Y35_N51
\ULA1|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~37_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux14~0_combout\ ) + ( GND ) + ( \ULA1|Add2~34\ ))
-- \ULA1|Add2~38\ = CARRY(( !\mux_IN_ULA_4_2|Mux14~0_combout\ ) + ( GND ) + ( \ULA1|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux14~0_combout\,
	cin => \ULA1|Add2~34\,
	sumout => \ULA1|Add2~37_sumout\,
	cout => \ULA1|Add2~38\);

-- Location: LABCELL_X77_Y35_N54
\ULA1|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~41_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux13~0_combout\ ) + ( GND ) + ( \ULA1|Add2~38\ ))
-- \ULA1|Add2~42\ = CARRY(( !\mux_IN_ULA_4_2|Mux13~0_combout\ ) + ( GND ) + ( \ULA1|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux13~0_combout\,
	cin => \ULA1|Add2~38\,
	sumout => \ULA1|Add2~41_sumout\,
	cout => \ULA1|Add2~42\);

-- Location: LABCELL_X77_Y35_N57
\ULA1|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~45_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux12~0_combout\ ) + ( GND ) + ( \ULA1|Add2~42\ ))
-- \ULA1|Add2~46\ = CARRY(( !\mux_IN_ULA_4_2|Mux12~0_combout\ ) + ( GND ) + ( \ULA1|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux12~0_combout\,
	cin => \ULA1|Add2~42\,
	sumout => \ULA1|Add2~45_sumout\,
	cout => \ULA1|Add2~46\);

-- Location: MLABCELL_X78_Y34_N12
\ULA1|ShiftRight0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~5_combout\ = ( !\ULA1|Add2~45_sumout\ & ( (!\ULA1|Add2~29_sumout\ & (!\ULA1|Add2~9_sumout\ & (!\ULA1|Add2~37_sumout\ & !\ULA1|Add2~41_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~29_sumout\,
	datab => \ULA1|ALT_INV_Add2~9_sumout\,
	datac => \ULA1|ALT_INV_Add2~37_sumout\,
	datad => \ULA1|ALT_INV_Add2~41_sumout\,
	dataf => \ULA1|ALT_INV_Add2~45_sumout\,
	combout => \ULA1|ShiftRight0~5_combout\);

-- Location: MLABCELL_X78_Y34_N42
\ULA1|ShiftRight0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~0_combout\ = ( \ULA1|ShiftRight0~4_combout\ & ( \ULA1|ShiftRight0~5_combout\ & ( (!\ULA1|Add2~17_sumout\ & (!\ULA1|Add2~21_sumout\ & (!\ULA1|Add2~25_sumout\ & !\ULA1|Add2~13_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~17_sumout\,
	datab => \ULA1|ALT_INV_Add2~21_sumout\,
	datac => \ULA1|ALT_INV_Add2~25_sumout\,
	datad => \ULA1|ALT_INV_Add2~13_sumout\,
	datae => \ULA1|ALT_INV_ShiftRight0~4_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~5_combout\,
	combout => \ULA1|ShiftRight0~0_combout\);

-- Location: MLABCELL_X78_Y34_N18
\ULA1|sig_output~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|sig_output~3_combout\ = ( \ULA1|ShiftRight0~2_combout\ & ( \ULA1|ShiftRight0~0_combout\ & ( (!\ULA1|Add2~129_sumout\ & (!\ULA1|Add2~1_sumout\ & (!\ULA1|Add2~5_sumout\ & \mux_IN_ULA_4_2|Mux0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~129_sumout\,
	datab => \ULA1|ALT_INV_Add2~1_sumout\,
	datac => \ULA1|ALT_INV_Add2~5_sumout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datae => \ULA1|ALT_INV_ShiftRight0~2_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~0_combout\,
	combout => \ULA1|sig_output~3_combout\);

-- Location: MLABCELL_X78_Y34_N15
\ULA1|Mux29~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~34_combout\ = ( !\ULA1|sig_output~3_combout\ & ( !\ULA1|Mux14~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ULA1|ALT_INV_Mux14~0_combout\,
	dataf => \ULA1|ALT_INV_sig_output~3_combout\,
	combout => \ULA1|Mux29~34_combout\);

-- Location: MLABCELL_X84_Y36_N48
\ULA1|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~0_combout\ = ( \rtl~247_combout\ & ( \ULA1|Mux29~34_combout\ & ( (!\ULA1|Mux29~4_combout\ & \ULA1|ShiftLeft0~0_combout\) ) ) ) # ( \rtl~247_combout\ & ( !\ULA1|Mux29~34_combout\ & ( (!\ULA1|Mux29~4_combout\ & (\ULA1|LessThan0~12_combout\)) # 
-- (\ULA1|Mux29~4_combout\ & ((\rtl~203_combout\))) ) ) ) # ( !\rtl~247_combout\ & ( !\ULA1|Mux29~34_combout\ & ( (!\ULA1|Mux29~4_combout\ & (\ULA1|LessThan0~12_combout\)) # (\ULA1|Mux29~4_combout\ & ((\rtl~203_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_LessThan0~12_combout\,
	datab => \ULA1|ALT_INV_Mux29~4_combout\,
	datac => \ULA1|ALT_INV_ShiftLeft0~0_combout\,
	datad => \ALT_INV_rtl~203_combout\,
	datae => \ALT_INV_rtl~247_combout\,
	dataf => \ULA1|ALT_INV_Mux29~34_combout\,
	combout => \ULA1|Mux17~0_combout\);

-- Location: MLABCELL_X84_Y36_N6
\ULA1|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~3_combout\ = ( \ULA1|ShiftRight2~7_combout\ & ( \ULA1|Mux17~0_combout\ & ( (!\ULA1|Mux27~6_combout\) # ((!\ULA1|Mux29~35_combout\ & ((\ULA1|Mux17~2_combout\))) # (\ULA1|Mux29~35_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( 
-- !\ULA1|ShiftRight2~7_combout\ & ( \ULA1|Mux17~0_combout\ & ( (!\ULA1|Mux29~35_combout\ & (((!\ULA1|Mux27~6_combout\) # (\ULA1|Mux17~2_combout\)))) # (\ULA1|Mux29~35_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\ & ((\ULA1|Mux27~6_combout\)))) ) ) ) # ( 
-- \ULA1|ShiftRight2~7_combout\ & ( !\ULA1|Mux17~0_combout\ & ( (!\ULA1|Mux29~35_combout\ & (((\ULA1|Mux17~2_combout\ & \ULA1|Mux27~6_combout\)))) # (\ULA1|Mux29~35_combout\ & (((!\ULA1|Mux27~6_combout\)) # (\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( 
-- !\ULA1|ShiftRight2~7_combout\ & ( !\ULA1|Mux17~0_combout\ & ( (\ULA1|Mux27~6_combout\ & ((!\ULA1|Mux29~35_combout\ & ((\ULA1|Mux17~2_combout\))) # (\ULA1|Mux29~35_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~35_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Mux17~2_combout\,
	datad => \ULA1|ALT_INV_Mux27~6_combout\,
	datae => \ULA1|ALT_INV_ShiftRight2~7_combout\,
	dataf => \ULA1|ALT_INV_Mux17~0_combout\,
	combout => \ULA1|Mux17~3_combout\);

-- Location: MLABCELL_X84_Y36_N54
\ULA1|Mux17~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux17~7_combout\ = ( \ULA1|Mux17~3_combout\ & ( (!\ULA1|Mux17~6_combout\) # (\ULA1|Mux27~14_combout\) ) ) # ( !\ULA1|Mux17~3_combout\ & ( !\ULA1|Mux17~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux17~6_combout\,
	datad => \ULA1|ALT_INV_Mux27~14_combout\,
	dataf => \ULA1|ALT_INV_Mux17~3_combout\,
	combout => \ULA1|Mux17~7_combout\);

-- Location: FF_X84_Y36_N56
\PIPE3|Temp[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux17~7_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(51));

-- Location: LABCELL_X74_Y35_N30
\mux_IN_ULA_4_2|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux17~0_combout\ = ( \muxEscReg2|X[14]~14_combout\ & ( \PIPE3|Temp\(51) & ( (!\PIPEAUX|Temp\(1) & (((\PIPE2|Temp\(56))) # (\PIPEAUX|Temp\(0)))) # (\PIPEAUX|Temp\(1) & ((!\PIPEAUX|Temp\(0)) # ((\PIPE2|Temp\(22))))) ) ) ) # ( 
-- !\muxEscReg2|X[14]~14_combout\ & ( \PIPE3|Temp\(51) & ( (!\PIPEAUX|Temp\(1) & (!\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(56)))) # (\PIPEAUX|Temp\(1) & ((!\PIPEAUX|Temp\(0)) # ((\PIPE2|Temp\(22))))) ) ) ) # ( \muxEscReg2|X[14]~14_combout\ & ( !\PIPE3|Temp\(51) & 
-- ( (!\PIPEAUX|Temp\(1) & (((\PIPE2|Temp\(56))) # (\PIPEAUX|Temp\(0)))) # (\PIPEAUX|Temp\(1) & (\PIPEAUX|Temp\(0) & ((\PIPE2|Temp\(22))))) ) ) ) # ( !\muxEscReg2|X[14]~14_combout\ & ( !\PIPE3|Temp\(51) & ( (!\PIPEAUX|Temp\(1) & (!\PIPEAUX|Temp\(0) & 
-- (\PIPE2|Temp\(56)))) # (\PIPEAUX|Temp\(1) & (\PIPEAUX|Temp\(0) & ((\PIPE2|Temp\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(1),
	datab => \PIPEAUX|ALT_INV_Temp\(0),
	datac => \PIPE2|ALT_INV_Temp\(56),
	datad => \PIPE2|ALT_INV_Temp\(22),
	datae => \muxEscReg2|ALT_INV_X[14]~14_combout\,
	dataf => \PIPE3|ALT_INV_Temp\(51),
	combout => \mux_IN_ULA_4_2|Mux17~0_combout\);

-- Location: LABCELL_X77_Y34_N54
\ULA1|ShiftRight0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~1_combout\ = ( !\ULA1|Add2~101_sumout\ & ( !\ULA1|Add2~105_sumout\ & ( (!\ULA1|Add2~89_sumout\ & (!\ULA1|Add2~93_sumout\ & (!\ULA1|Add2~109_sumout\ & !\ULA1|Add2~97_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~89_sumout\,
	datab => \ULA1|ALT_INV_Add2~93_sumout\,
	datac => \ULA1|ALT_INV_Add2~109_sumout\,
	datad => \ULA1|ALT_INV_Add2~97_sumout\,
	datae => \ULA1|ALT_INV_Add2~101_sumout\,
	dataf => \ULA1|ALT_INV_Add2~105_sumout\,
	combout => \ULA1|ShiftRight0~1_combout\);

-- Location: LABCELL_X77_Y34_N9
\ULA1|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add2~73_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux8~0_combout\ ) + ( GND ) + ( \ULA1|Add2~70\ ))
-- \ULA1|Add2~74\ = CARRY(( !\mux_IN_ULA_4_2|Mux8~0_combout\ ) + ( GND ) + ( \ULA1|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux8~0_combout\,
	cin => \ULA1|Add2~70\,
	sumout => \ULA1|Add2~73_sumout\,
	cout => \ULA1|Add2~74\);

-- Location: LABCELL_X77_Y34_N42
\ULA1|ShiftRight0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~2_combout\ = ( \ULA1|ShiftRight0~1_combout\ & ( !\ULA1|Add2~73_sumout\ & ( (!\ULA1|Add2~85_sumout\ & (!\ULA1|Add2~77_sumout\ & (!\ULA1|Add2~69_sumout\ & !\ULA1|Add2~81_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~85_sumout\,
	datab => \ULA1|ALT_INV_Add2~77_sumout\,
	datac => \ULA1|ALT_INV_Add2~69_sumout\,
	datad => \ULA1|ALT_INV_Add2~81_sumout\,
	datae => \ULA1|ALT_INV_ShiftRight0~1_combout\,
	dataf => \ULA1|ALT_INV_Add2~73_sumout\,
	combout => \ULA1|ShiftRight0~2_combout\);

-- Location: MLABCELL_X78_Y34_N30
\ULA1|Mux29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~5_combout\ = ( \ULA1|ShiftRight0~2_combout\ & ( \ULA1|ShiftRight0~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (\ULA1|Mux29~1_combout\)) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (((!\ULA1|Add2~5_sumout\ & !\ULA1|Add2~1_sumout\)))) ) ) ) # ( 
-- !\ULA1|ShiftRight0~2_combout\ & ( \ULA1|ShiftRight0~0_combout\ & ( (\ULA1|Mux29~1_combout\ & !\mux_IN_ULA_4_2|Mux0~0_combout\) ) ) ) # ( \ULA1|ShiftRight0~2_combout\ & ( !\ULA1|ShiftRight0~0_combout\ & ( (\ULA1|Mux29~1_combout\ & 
-- !\mux_IN_ULA_4_2|Mux0~0_combout\) ) ) ) # ( !\ULA1|ShiftRight0~2_combout\ & ( !\ULA1|ShiftRight0~0_combout\ & ( (\ULA1|Mux29~1_combout\ & !\mux_IN_ULA_4_2|Mux0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000111010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~1_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Add2~5_sumout\,
	datad => \ULA1|ALT_INV_Add2~1_sumout\,
	datae => \ULA1|ALT_INV_ShiftRight0~2_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~0_combout\,
	combout => \ULA1|Mux29~5_combout\);

-- Location: LABCELL_X79_Y37_N48
\ULA1|Mux14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~13_combout\ = ( \ULA1|Mux29~5_combout\ & ( (\mux_IN_ULA_4_2|Mux0~0_combout\ & !\ULA1|Add2~129_sumout\) ) ) # ( !\ULA1|Mux29~5_combout\ & ( (!\ULA1|Mux14~0_combout\) # ((\mux_IN_ULA_4_2|Mux0~0_combout\ & !\ULA1|Add2~129_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110000111100111111000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Mux14~0_combout\,
	datad => \ULA1|ALT_INV_Add2~129_sumout\,
	dataf => \ULA1|ALT_INV_Mux29~5_combout\,
	combout => \ULA1|Mux14~13_combout\);

-- Location: LABCELL_X79_Y37_N3
\ULA1|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux7~0_combout\ = ( !\ULA1|Mux14~13_combout\ & ( \ULA1|Mux14~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux14~14_combout\,
	dataf => \ULA1|ALT_INV_Mux14~13_combout\,
	combout => \ULA1|Mux7~0_combout\);

-- Location: LABCELL_X74_Y35_N39
\ULA1|Mux29~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~36_combout\ = ( \ULA1|Mux3~5_combout\ & ( !\mux_IN_ULA_4_2|Mux27~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	dataf => \ULA1|ALT_INV_Mux3~5_combout\,
	combout => \ULA1|Mux29~36_combout\);

-- Location: LABCELL_X79_Y35_N24
\rtl~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~134_combout\ = ( \mux_IN_ULA_4_1|Mux26~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\) # ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux25~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux27~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux26~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (!\mux_IN_ULA_4_2|Mux30~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux25~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux27~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux26~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_2|Mux30~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux25~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux27~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux26~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux25~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux27~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	combout => \rtl~134_combout\);

-- Location: LABCELL_X73_Y33_N3
\rtl~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~206_combout\ = ( \mux_IN_ULA_4_1|Mux18~0_combout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_1|Mux16~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux19~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux18~0_combout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)) # 
-- (\mux_IN_ULA_4_1|Mux16~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_1|Mux19~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux18~0_combout\ & ( !\mux_IN_ULA_4_1|Mux17~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux16~0_combout\ & (!\mux_IN_ULA_4_2|Mux31~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux19~0_combout\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux18~0_combout\ & ( !\mux_IN_ULA_4_1|Mux17~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux16~0_combout\ & (!\mux_IN_ULA_4_2|Mux31~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_1|Mux19~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	combout => \rtl~206_combout\);

-- Location: LABCELL_X74_Y33_N48
\rtl~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~219_combout\ = ( \mux_IN_ULA_4_1|Mux14~0_combout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux12~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux13~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux14~0_combout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux12~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux13~0_combout\))))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux14~0_combout\ & ( !\mux_IN_ULA_4_1|Mux15~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux12~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux13~0_combout\))))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux14~0_combout\ & ( !\mux_IN_ULA_4_1|Mux15~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux12~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux13~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	combout => \rtl~219_combout\);

-- Location: LABCELL_X81_Y33_N36
\rtl~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~177_combout\ = ( \mux_IN_ULA_4_1|Mux20~0_combout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\) # ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux21~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux23~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux20~0_combout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_2|Mux30~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux21~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux23~0_combout\))))) ) ) ) # ( \mux_IN_ULA_4_1|Mux20~0_combout\ & ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (((!\mux_IN_ULA_4_2|Mux30~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux21~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux23~0_combout\))))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux20~0_combout\ & ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux21~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux23~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	combout => \rtl~177_combout\);

-- Location: LABCELL_X75_Y33_N33
\ULA1|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux12~2_combout\ = ( \rtl~219_combout\ & ( \rtl~177_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\) # ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~206_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~134_combout\))) ) ) ) # ( 
-- !\rtl~219_combout\ & ( \rtl~177_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\mux_IN_ULA_4_2|Mux28~0_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~206_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- (\rtl~134_combout\)))) ) ) ) # ( \rtl~219_combout\ & ( !\rtl~177_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (!\mux_IN_ULA_4_2|Mux28~0_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~206_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~134_combout\)))) ) ) ) # ( !\rtl~219_combout\ & ( !\rtl~177_combout\ & ( (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~206_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- (\rtl~134_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datac => \ALT_INV_rtl~134_combout\,
	datad => \ALT_INV_rtl~206_combout\,
	datae => \ALT_INV_rtl~219_combout\,
	dataf => \ALT_INV_rtl~177_combout\,
	combout => \ULA1|Mux12~2_combout\);

-- Location: LABCELL_X74_Y33_N6
\rtl~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~71_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux1~0_combout\ & ( (\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux2~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux1~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux4~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux3~0_combout\)) ) ) ) # ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux1~0_combout\ & ( 
-- (\mux_IN_ULA_4_1|Mux2~0_combout\ & !\mux_IN_ULA_4_2|Mux31~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux1~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux4~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux3~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010001000100010000000011110011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	combout => \rtl~71_combout\);

-- Location: LABCELL_X74_Y33_N36
\rtl~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~70_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux5~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux6~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux8~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~70_combout\);

-- Location: LABCELL_X74_Y33_N18
\rtl~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~69_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux9~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux11~0_combout\ ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux10~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~69_combout\);

-- Location: LABCELL_X79_Y34_N42
\rtl~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~80_combout\ = ( \rtl~70_combout\ & ( \rtl~69_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\) # ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~71_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) ) # ( 
-- !\rtl~70_combout\ & ( \rtl~69_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\) # ((\rtl~71_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) 
-- ) ) # ( \rtl~70_combout\ & ( !\rtl~69_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~71_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\) # 
-- ((\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) ) # ( !\rtl~70_combout\ & ( !\rtl~69_combout\ & ( (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~71_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux0~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datac => \ALT_INV_rtl~71_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datae => \ALT_INV_rtl~70_combout\,
	dataf => \ALT_INV_rtl~69_combout\,
	combout => \rtl~80_combout\);

-- Location: LABCELL_X79_Y36_N18
\ULA1|Mux14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~9_combout\ = ( !\ULA1|Mux14~3_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (\ULA1|Mux14~0_combout\ & (!\mux_IN_ULA_4_2|Mux27~0_combout\ & \ULA1|Mux3~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datab => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datad => \ULA1|ALT_INV_Mux3~6_combout\,
	dataf => \ULA1|ALT_INV_Mux14~3_combout\,
	combout => \ULA1|Mux14~9_combout\);

-- Location: LABCELL_X80_Y37_N54
\ULA1|Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux12~3_combout\ = ( \rtl~80_combout\ & ( \ULA1|Mux14~9_combout\ & ( ((!\ULA1|Mux14~0_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\) # (\ULA1|Mux29~36_combout\)))) # (\ULA1|Mux12~2_combout\) ) ) ) # ( !\rtl~80_combout\ & ( \ULA1|Mux14~9_combout\ & ( 
-- ((!\ULA1|Mux14~0_combout\ & (!\ULA1|Mux29~36_combout\ & \mux_IN_ULA_4_1|Mux0~0_combout\))) # (\ULA1|Mux12~2_combout\) ) ) ) # ( \rtl~80_combout\ & ( !\ULA1|Mux14~9_combout\ & ( (!\ULA1|Mux14~0_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\) # 
-- (\ULA1|Mux29~36_combout\))) ) ) ) # ( !\rtl~80_combout\ & ( !\ULA1|Mux14~9_combout\ & ( (!\ULA1|Mux14~0_combout\ & (!\ULA1|Mux29~36_combout\ & \mux_IN_ULA_4_1|Mux0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000001010100010101000001000111111110010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~0_combout\,
	datab => \ULA1|ALT_INV_Mux29~36_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_Mux12~2_combout\,
	datae => \ALT_INV_rtl~80_combout\,
	dataf => \ULA1|ALT_INV_Mux14~9_combout\,
	combout => \ULA1|Mux12~3_combout\);

-- Location: LABCELL_X77_Y38_N15
\ULA1|Mux14~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~15_combout\ = ( !\operaULA|Mux3~0_combout\ & ( (\operaULA|Mux7~0_combout\ & (\operaULA|Mux2~0_combout\ & \operaULA|Mux5~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux7~0_combout\,
	datab => \operaULA|ALT_INV_Mux2~0_combout\,
	datac => \operaULA|ALT_INV_Mux5~0_combout\,
	dataf => \operaULA|ALT_INV_Mux3~0_combout\,
	combout => \ULA1|Mux14~15_combout\);

-- Location: LABCELL_X81_Y37_N30
\rtl~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~131_combout\ = ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux26~0_combout\)) # (\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux27~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux26~0_combout\)) # (\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux27~0_combout\))) ) ) ) # ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( 
-- !\ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\) # (\mux_IN_ULA_4_1|Mux25~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( !\ULA1|Add2~113_sumout\ & ( (\mux_IN_ULA_4_1|Mux25~0_combout\ & \ULA1|Add2~117_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	datad => \ULA1|ALT_INV_Add2~117_sumout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~131_combout\);

-- Location: LABCELL_X70_Y35_N24
\rtl~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~220_combout\ = ( \ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux13~0_combout\ ) ) ) # ( \ULA1|Add2~113_sumout\ & ( 
-- !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux14~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datae => \ULA1|ALT_INV_Add2~113_sumout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~220_combout\);

-- Location: LABCELL_X73_Y34_N39
\rtl~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~209_combout\ = ( \mux_IN_ULA_4_1|Mux18~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\) # (\mux_IN_ULA_4_1|Mux19~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux18~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( 
-- (\mux_IN_ULA_4_1|Mux19~0_combout\ & \ULA1|Add2~117_sumout\) ) ) ) # ( \mux_IN_ULA_4_1|Mux18~0_combout\ & ( !\ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux16~0_combout\))) # (\ULA1|Add2~117_sumout\ & 
-- (\mux_IN_ULA_4_1|Mux17~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_1|Mux18~0_combout\ & ( !\ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux16~0_combout\))) # (\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux17~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datac => \ULA1|ALT_INV_Add2~117_sumout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~209_combout\);

-- Location: LABCELL_X80_Y37_N30
\ULA1|Mux12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux12~5_combout\ = ( \ULA1|Add2~125_sumout\ & ( \rtl~209_combout\ & ( (!\ULA1|Add2~121_sumout\) # (\rtl~131_combout\) ) ) ) # ( !\ULA1|Add2~125_sumout\ & ( \rtl~209_combout\ & ( (!\ULA1|Add2~121_sumout\ & (\rtl~220_combout\)) # 
-- (\ULA1|Add2~121_sumout\ & ((\rtl~189_combout\))) ) ) ) # ( \ULA1|Add2~125_sumout\ & ( !\rtl~209_combout\ & ( (\rtl~131_combout\ & \ULA1|Add2~121_sumout\) ) ) ) # ( !\ULA1|Add2~125_sumout\ & ( !\rtl~209_combout\ & ( (!\ULA1|Add2~121_sumout\ & 
-- (\rtl~220_combout\)) # (\ULA1|Add2~121_sumout\ & ((\rtl~189_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000100010001000100001100001111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~131_combout\,
	datab => \ULA1|ALT_INV_Add2~121_sumout\,
	datac => \ALT_INV_rtl~220_combout\,
	datad => \ALT_INV_rtl~189_combout\,
	datae => \ULA1|ALT_INV_Add2~125_sumout\,
	dataf => \ALT_INV_rtl~209_combout\,
	combout => \ULA1|Mux12~5_combout\);

-- Location: LABCELL_X79_Y36_N21
\ULA1|Mux14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~17_combout\ = ( \ULA1|Mux29~5_combout\ & ( (\mux_IN_ULA_4_2|Mux0~0_combout\ & (\ULA1|Mux14~14_combout\ & !\ULA1|Add2~129_sumout\)) ) ) # ( !\ULA1|Mux29~5_combout\ & ( (\mux_IN_ULA_4_2|Mux0~0_combout\ & (\ULA1|Mux14~0_combout\ & 
-- (\ULA1|Mux14~14_combout\ & !\ULA1|Add2~129_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datab => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \ULA1|ALT_INV_Mux14~14_combout\,
	datad => \ULA1|ALT_INV_Add2~129_sumout\,
	dataf => \ULA1|ALT_INV_Mux29~5_combout\,
	combout => \ULA1|Mux14~17_combout\);

-- Location: LABCELL_X80_Y37_N42
\ULA1|Mux12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux12~6_combout\ = ( \ULA1|Mux14~17_combout\ & ( ((\ULA1|Mux14~15_combout\ & (!\mux_IN_ULA_4_2|Mux12~0_combout\ $ (!\mux_IN_ULA_4_1|Mux12~0_combout\)))) # (\ULA1|Mux12~5_combout\) ) ) # ( !\ULA1|Mux14~17_combout\ & ( (\ULA1|Mux14~15_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux12~0_combout\ $ (!\mux_IN_ULA_4_1|Mux12~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001000010010111111110001001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux12~0_combout\,
	datab => \ULA1|ALT_INV_Mux14~15_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	datad => \ULA1|ALT_INV_Mux12~5_combout\,
	dataf => \ULA1|ALT_INV_Mux14~17_combout\,
	combout => \ULA1|Mux12~6_combout\);

-- Location: MLABCELL_X78_Y35_N6
\ULA1|ShiftRight1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight1~3_combout\ = ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\ & !\mux_IN_ULA_4_2|Mux31~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	combout => \ULA1|ShiftRight1~3_combout\);

-- Location: LABCELL_X79_Y34_N30
\ULA1|ShiftRight1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight1~4_combout\ = ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( \rtl~69_combout\ & ( (!\ULA1|ShiftRight1~3_combout\ & ((!\rtl~71_combout\) # (\mux_IN_ULA_4_2|Mux29~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( \rtl~69_combout\ & ( 
-- (\mux_IN_ULA_4_2|Mux29~0_combout\ & !\rtl~70_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( !\rtl~69_combout\ & ( (!\ULA1|ShiftRight1~3_combout\ & ((!\rtl~71_combout\) # (\mux_IN_ULA_4_2|Mux29~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( !\rtl~69_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\) # (!\rtl~70_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010110001001100010001010101000000001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datab => \ULA1|ALT_INV_ShiftRight1~3_combout\,
	datac => \ALT_INV_rtl~71_combout\,
	datad => \ALT_INV_rtl~70_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	dataf => \ALT_INV_rtl~69_combout\,
	combout => \ULA1|ShiftRight1~4_combout\);

-- Location: LABCELL_X79_Y33_N9
\ULA1|Mux14~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~11_combout\ = ( \ULA1|Mux29~5_combout\ & ( (\ULA1|Add2~129_sumout\ & \mux_IN_ULA_4_2|Mux0~0_combout\) ) ) # ( !\ULA1|Mux29~5_combout\ & ( (!\ULA1|Mux14~0_combout\) # ((\ULA1|Add2~129_sumout\ & \mux_IN_ULA_4_2|Mux0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101111101010101010111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \ULA1|ALT_INV_Add2~129_sumout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~5_combout\,
	combout => \ULA1|Mux14~11_combout\);

-- Location: LABCELL_X79_Y34_N39
\ULA1|Mux12~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux12~4_combout\ = ( \ULA1|Mux14~11_combout\ & ( (\ULA1|sig_output~2_combout\ & \rtl~72_combout\) ) ) # ( !\ULA1|Mux14~11_combout\ & ( !\ULA1|ShiftRight1~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_sig_output~2_combout\,
	datac => \ULA1|ALT_INV_ShiftRight1~4_combout\,
	datad => \ALT_INV_rtl~72_combout\,
	dataf => \ULA1|ALT_INV_Mux14~11_combout\,
	combout => \ULA1|Mux12~4_combout\);

-- Location: MLABCELL_X78_Y36_N30
\ULA1|Mux14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~4_combout\ = ( !\ULA1|Mux14~3_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (!\mux_IN_ULA_4_2|Mux27~0_combout\ & (\ULA1|Mux3~6_combout\))) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (((!\ULA1|Add2~129_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110100001000010111010000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datac => \ULA1|ALT_INV_Mux3~6_combout\,
	datad => \ULA1|ALT_INV_Add2~129_sumout\,
	dataf => \ULA1|ALT_INV_Mux14~3_combout\,
	combout => \ULA1|Mux14~4_combout\);

-- Location: LABCELL_X74_Y33_N21
\rtl~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~73_combout\ = ( \ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux9~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux11~0_combout\ ) ) ) # ( \ULA1|Add2~113_sumout\ & ( 
-- !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux10~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	datae => \ULA1|ALT_INV_Add2~113_sumout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~73_combout\);

-- Location: LABCELL_X74_Y33_N15
\rtl~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~74_combout\ = ( \mux_IN_ULA_4_1|Mux2~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\) # (\mux_IN_ULA_4_1|Mux1~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux2~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( (\ULA1|Add2~117_sumout\ & 
-- \mux_IN_ULA_4_1|Mux1~0_combout\) ) ) ) # ( \mux_IN_ULA_4_1|Mux2~0_combout\ & ( !\ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux4~0_combout\))) # (\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux3~0_combout\)) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux2~0_combout\ & ( !\ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux4~0_combout\))) # (\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux3~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datab => \ULA1|ALT_INV_Add2~117_sumout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~74_combout\);

-- Location: LABCELL_X74_Y33_N39
\rtl~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~75_combout\ = ( \ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux5~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ ) ) ) # ( \ULA1|Add2~113_sumout\ & ( 
-- !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux6~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux8~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datae => \ULA1|ALT_INV_Add2~113_sumout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~75_combout\);

-- Location: FF_X73_Y33_N16
\PIPE2|Temp[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[105]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(31),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(105));

-- Location: LABCELL_X74_Y33_N24
\ULA1|ShiftRight0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~6_combout\ = ( !\PIPEAUX|Temp\(3) & ( (!\ULA1|Add2~117_sumout\ & (!\ULA1|Add2~113_sumout\ & ((!\PIPEAUX|Temp\(2) & ((\PIPE2|Temp\(105)))) # (\PIPEAUX|Temp\(2) & (\muxEscReg2|X[31]~31_combout\))))) ) ) # ( \PIPEAUX|Temp\(3) & ( 
-- (!\PIPEAUX|Temp\(2) & (((\PIPE3|Temp\(68) & (!\ULA1|Add2~117_sumout\ & !\ULA1|Add2~113_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(2),
	datab => \muxEscReg2|ALT_INV_X[31]~31_combout\,
	datac => \PIPE3|ALT_INV_Temp\(68),
	datad => \ULA1|ALT_INV_Add2~117_sumout\,
	datae => \PIPEAUX|ALT_INV_Temp\(3),
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	datag => \PIPE2|ALT_INV_Temp\(105),
	combout => \ULA1|ShiftRight0~6_combout\);

-- Location: LABCELL_X74_Y33_N42
\rtl~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~76_combout\ = ( \rtl~75_combout\ & ( \ULA1|ShiftRight0~6_combout\ & ( ((!\ULA1|Add2~121_sumout\ & (\rtl~73_combout\)) # (\ULA1|Add2~121_sumout\ & ((\rtl~74_combout\)))) # (\ULA1|Add2~125_sumout\) ) ) ) # ( !\rtl~75_combout\ & ( 
-- \ULA1|ShiftRight0~6_combout\ & ( (!\ULA1|Add2~121_sumout\ & (!\ULA1|Add2~125_sumout\ & (\rtl~73_combout\))) # (\ULA1|Add2~121_sumout\ & (((\rtl~74_combout\)) # (\ULA1|Add2~125_sumout\))) ) ) ) # ( \rtl~75_combout\ & ( !\ULA1|ShiftRight0~6_combout\ & ( 
-- (!\ULA1|Add2~121_sumout\ & (((\rtl~73_combout\)) # (\ULA1|Add2~125_sumout\))) # (\ULA1|Add2~121_sumout\ & (!\ULA1|Add2~125_sumout\ & ((\rtl~74_combout\)))) ) ) ) # ( !\rtl~75_combout\ & ( !\ULA1|ShiftRight0~6_combout\ & ( (!\ULA1|Add2~125_sumout\ & 
-- ((!\ULA1|Add2~121_sumout\ & (\rtl~73_combout\)) # (\ULA1|Add2~121_sumout\ & ((\rtl~74_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~121_sumout\,
	datab => \ULA1|ALT_INV_Add2~125_sumout\,
	datac => \ALT_INV_rtl~73_combout\,
	datad => \ALT_INV_rtl~74_combout\,
	datae => \ALT_INV_rtl~75_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~6_combout\,
	combout => \rtl~76_combout\);

-- Location: LABCELL_X80_Y33_N51
\rtl~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~81_combout\ = ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux30~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux29~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux31~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux30~0_combout\ & ( (\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux28~0_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux30~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux29~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux31~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux30~0_combout\ & ( 
-- (\mux_IN_ULA_4_1|Mux28~0_combout\ & !\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	combout => \rtl~81_combout\);

-- Location: LABCELL_X79_Y35_N30
\ULA1|ShiftLeft0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftLeft0~3_combout\ = ( \rtl~81_combout\ & ( \ULA1|ShiftLeft0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \ALT_INV_rtl~81_combout\,
	combout => \ULA1|ShiftLeft0~3_combout\);

-- Location: MLABCELL_X78_Y36_N24
\ULA1|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux12~1_combout\ = ( \ULA1|Mux14~5_combout\ & ( (!\ULA1|Mux14~4_combout\ & ((\ULA1|ShiftLeft0~3_combout\))) # (\ULA1|Mux14~4_combout\ & (\rtl~76_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux14~4_combout\,
	datac => \ALT_INV_rtl~76_combout\,
	datad => \ULA1|ALT_INV_ShiftLeft0~3_combout\,
	dataf => \ULA1|ALT_INV_Mux14~5_combout\,
	combout => \ULA1|Mux12~1_combout\);

-- Location: LABCELL_X80_Y37_N6
\ULA1|Mux12~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux12~7_combout\ = ( \ULA1|Mux12~4_combout\ & ( \ULA1|Mux12~1_combout\ & ( (!\ULA1|Mux14~7_combout\ & (!\ULA1|Mux7~0_combout\ & !\ULA1|Mux12~6_combout\)) ) ) ) # ( !\ULA1|Mux12~4_combout\ & ( \ULA1|Mux12~1_combout\ & ( (!\ULA1|Mux14~7_combout\ & 
-- !\ULA1|Mux12~6_combout\) ) ) ) # ( \ULA1|Mux12~4_combout\ & ( !\ULA1|Mux12~1_combout\ & ( (!\ULA1|Mux7~0_combout\ & (!\ULA1|Mux12~6_combout\ & ((!\ULA1|Mux14~7_combout\) # (!\ULA1|Mux12~3_combout\)))) ) ) ) # ( !\ULA1|Mux12~4_combout\ & ( 
-- !\ULA1|Mux12~1_combout\ & ( (!\ULA1|Mux12~6_combout\ & ((!\ULA1|Mux14~7_combout\) # (!\ULA1|Mux12~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000110010000000000010101010000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~7_combout\,
	datab => \ULA1|ALT_INV_Mux7~0_combout\,
	datac => \ULA1|ALT_INV_Mux12~3_combout\,
	datad => \ULA1|ALT_INV_Mux12~6_combout\,
	datae => \ULA1|ALT_INV_Mux12~4_combout\,
	dataf => \ULA1|ALT_INV_Mux12~1_combout\,
	combout => \ULA1|Mux12~7_combout\);

-- Location: LABCELL_X80_Y37_N18
\ULA1|Mux12~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux12~8_combout\ = ( \ULA1|Mux14~21_combout\ & ( \ULA1|Mux12~7_combout\ & ( (!\ULA1|Mux14~20_combout\ & ((\ULA1|Add0~93_sumout\))) # (\ULA1|Mux14~20_combout\ & (\ULA1|Mux12~0_combout\)) ) ) ) # ( !\ULA1|Mux14~21_combout\ & ( \ULA1|Mux12~7_combout\ & 
-- ( (\mux_IN_ULA_4_1|Mux12~0_combout\ & \ULA1|Mux14~20_combout\) ) ) ) # ( \ULA1|Mux14~21_combout\ & ( !\ULA1|Mux12~7_combout\ & ( (!\ULA1|Mux14~20_combout\ & ((\ULA1|Add0~93_sumout\))) # (\ULA1|Mux14~20_combout\ & (\ULA1|Mux12~0_combout\)) ) ) ) # ( 
-- !\ULA1|Mux14~21_combout\ & ( !\ULA1|Mux12~7_combout\ & ( (!\ULA1|Mux14~20_combout\) # (\mux_IN_ULA_4_1|Mux12~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111001100110101010100000000000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux12~0_combout\,
	datab => \ULA1|ALT_INV_Add0~93_sumout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	datad => \ULA1|ALT_INV_Mux14~20_combout\,
	datae => \ULA1|ALT_INV_Mux14~21_combout\,
	dataf => \ULA1|ALT_INV_Mux12~7_combout\,
	combout => \ULA1|Mux12~8_combout\);

-- Location: FF_X80_Y37_N5
\PIPE3|Temp[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux12~8_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(56));

-- Location: LABCELL_X74_Y36_N48
\mux_IN_ULA_4_2|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux12~0_combout\ = ( \PIPE2|Temp\(15) & ( \muxEscReg2|X[19]~19_combout\ & ( ((!\PIPEAUX|Temp\(1) & (\PIPE2|Temp\(61))) # (\PIPEAUX|Temp\(1) & ((\PIPE3|Temp\(56))))) # (\PIPEAUX|Temp\(0)) ) ) ) # ( !\PIPE2|Temp\(15) & ( 
-- \muxEscReg2|X[19]~19_combout\ & ( (!\PIPEAUX|Temp\(1) & (((\PIPEAUX|Temp\(0))) # (\PIPE2|Temp\(61)))) # (\PIPEAUX|Temp\(1) & (((!\PIPEAUX|Temp\(0) & \PIPE3|Temp\(56))))) ) ) ) # ( \PIPE2|Temp\(15) & ( !\muxEscReg2|X[19]~19_combout\ & ( (!\PIPEAUX|Temp\(1) 
-- & (\PIPE2|Temp\(61) & (!\PIPEAUX|Temp\(0)))) # (\PIPEAUX|Temp\(1) & (((\PIPE3|Temp\(56)) # (\PIPEAUX|Temp\(0))))) ) ) ) # ( !\PIPE2|Temp\(15) & ( !\muxEscReg2|X[19]~19_combout\ & ( (!\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & (\PIPE2|Temp\(61))) # 
-- (\PIPEAUX|Temp\(1) & ((\PIPE3|Temp\(56)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(61),
	datab => \PIPEAUX|ALT_INV_Temp\(1),
	datac => \PIPEAUX|ALT_INV_Temp\(0),
	datad => \PIPE3|ALT_INV_Temp\(56),
	datae => \PIPE2|ALT_INV_Temp\(15),
	dataf => \muxEscReg2|ALT_INV_X[19]~19_combout\,
	combout => \mux_IN_ULA_4_2|Mux12~0_combout\);

-- Location: MLABCELL_X78_Y34_N48
\ULA1|Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~3_combout\ = ( \ULA1|ShiftRight0~0_combout\ & ( (\mux_IN_ULA_4_2|Mux0~0_combout\ & (((!\ULA1|ShiftRight0~2_combout\) # (\ULA1|Add2~5_sumout\)) # (\ULA1|Add2~1_sumout\))) ) ) # ( !\ULA1|ShiftRight0~0_combout\ & ( \mux_IN_ULA_4_2|Mux0~0_combout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101000101010101010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datab => \ULA1|ALT_INV_Add2~1_sumout\,
	datac => \ULA1|ALT_INV_Add2~5_sumout\,
	datad => \ULA1|ALT_INV_ShiftRight0~2_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~0_combout\,
	combout => \ULA1|Mux14~3_combout\);

-- Location: LABCELL_X79_Y36_N48
\ULA1|Mux14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~5_combout\ = ( \ULA1|Mux3~6_combout\ & ( !\ULA1|Mux14~3_combout\ & ( (\ULA1|Mux14~0_combout\ & ((!\mux_IN_ULA_4_2|Mux0~0_combout\ & ((\mux_IN_ULA_4_2|Mux27~0_combout\))) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (!\ULA1|Add2~129_sumout\)))) ) ) ) # 
-- ( !\ULA1|Mux3~6_combout\ & ( !\ULA1|Mux14~3_combout\ & ( (\mux_IN_ULA_4_2|Mux0~0_combout\ & (!\ULA1|Add2~129_sumout\ & \ULA1|Mux14~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datab => \ULA1|ALT_INV_Add2~129_sumout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datad => \ULA1|ALT_INV_Mux14~0_combout\,
	datae => \ULA1|ALT_INV_Mux3~6_combout\,
	dataf => \ULA1|ALT_INV_Mux14~3_combout\,
	combout => \ULA1|Mux14~5_combout\);

-- Location: MLABCELL_X78_Y36_N42
\ULA1|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux5~1_combout\ = ( \ULA1|Mux14~5_combout\ & ( \ULA1|Mux14~4_combout\ & ( \rtl~274_combout\ ) ) ) # ( \ULA1|Mux14~5_combout\ & ( !\ULA1|Mux14~4_combout\ & ( \rtl~273_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rtl~273_combout\,
	datad => \ALT_INV_rtl~274_combout\,
	datae => \ULA1|ALT_INV_Mux14~5_combout\,
	dataf => \ULA1|ALT_INV_Mux14~4_combout\,
	combout => \ULA1|Mux5~1_combout\);

-- Location: LABCELL_X83_Y34_N0
\rtl~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~225_combout\ = ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( \mux_IN_ULA_4_1|Mux9~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (((!\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux11~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (((\mux_IN_ULA_4_2|Mux30~0_combout\)) # (\mux_IN_ULA_4_1|Mux10~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( \mux_IN_ULA_4_1|Mux9~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (((!\mux_IN_ULA_4_2|Mux30~0_combout\) # 
-- (\mux_IN_ULA_4_1|Mux11~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux10~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( !\mux_IN_ULA_4_1|Mux9~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_1|Mux11~0_combout\ & \mux_IN_ULA_4_2|Mux30~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_2|Mux30~0_combout\)) # (\mux_IN_ULA_4_1|Mux10~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( !\mux_IN_ULA_4_1|Mux9~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_1|Mux11~0_combout\ & \mux_IN_ULA_4_2|Mux30~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux10~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	combout => \rtl~225_combout\);

-- Location: LABCELL_X73_Y34_N12
\rtl~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~233_combout\ = ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( \mux_IN_ULA_4_1|Mux8~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux5~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux6~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( \mux_IN_ULA_4_1|Mux8~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux5~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux6~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( !\mux_IN_ULA_4_1|Mux8~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux5~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux6~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( !\mux_IN_ULA_4_1|Mux8~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux5~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux6~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	combout => \rtl~233_combout\);

-- Location: LABCELL_X73_Y34_N30
\rtl~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~217_combout\ = ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux16~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ ) ) ) # 
-- ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux14~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux13~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	combout => \rtl~217_combout\);

-- Location: MLABCELL_X84_Y34_N33
\ULA1|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux5~2_combout\ = ( \mux_IN_ULA_4_2|Mux29~0_combout\ & ( \rtl~217_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~225_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~204_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux29~0_combout\ & ( 
-- \rtl~217_combout\ & ( (\rtl~233_combout\) # (\mux_IN_ULA_4_2|Mux28~0_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux29~0_combout\ & ( !\rtl~217_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~225_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- ((\rtl~204_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux29~0_combout\ & ( !\rtl~217_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & \rtl~233_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001001110010011101010101111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datab => \ALT_INV_rtl~225_combout\,
	datac => \ALT_INV_rtl~204_combout\,
	datad => \ALT_INV_rtl~233_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	dataf => \ALT_INV_rtl~217_combout\,
	combout => \ULA1|Mux5~2_combout\);

-- Location: LABCELL_X73_Y33_N51
\ULA1|ShiftRight2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight2~2_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ 
-- ) ) ) # ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux1~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \ULA1|ShiftRight2~2_combout\);

-- Location: LABCELL_X73_Y33_N42
\ULA1|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux5~3_combout\ = ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( \ULA1|Mux29~36_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( \ULA1|Mux29~36_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~46_combout\)) 
-- # (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\ULA1|ShiftRight2~2_combout\))) ) ) ) # ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( !\ULA1|Mux29~36_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( !\ULA1|Mux29~36_combout\ & 
-- ( \mux_IN_ULA_4_1|Mux0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001100001111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \ALT_INV_rtl~46_combout\,
	datad => \ULA1|ALT_INV_ShiftRight2~2_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~36_combout\,
	combout => \ULA1|Mux5~3_combout\);

-- Location: LABCELL_X79_Y36_N45
\ULA1|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux5~4_combout\ = ( \ULA1|Mux14~9_combout\ & ( ((!\ULA1|Mux14~0_combout\ & \ULA1|Mux5~3_combout\)) # (\ULA1|Mux5~2_combout\) ) ) # ( !\ULA1|Mux14~9_combout\ & ( (!\ULA1|Mux14~0_combout\ & \ULA1|Mux5~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000001111110011110000111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \ULA1|ALT_INV_Mux5~2_combout\,
	datad => \ULA1|ALT_INV_Mux5~3_combout\,
	dataf => \ULA1|ALT_INV_Mux14~9_combout\,
	combout => \ULA1|Mux5~4_combout\);

-- Location: MLABCELL_X82_Y34_N6
\ULA1|Mux6~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux6~8_combout\ = ( \ULA1|Mux14~14_combout\ & ( \ULA1|Mux14~3_combout\ & ( (\mux_IN_ULA_4_2|Mux0~0_combout\ & (!\ULA1|Add2~129_sumout\ & \ULA1|Mux14~0_combout\)) ) ) ) # ( \ULA1|Mux14~14_combout\ & ( !\ULA1|Mux14~3_combout\ & ( 
-- (\mux_IN_ULA_4_2|Mux0~0_combout\ & !\ULA1|Add2~129_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Add2~129_sumout\,
	datad => \ULA1|ALT_INV_Mux14~0_combout\,
	datae => \ULA1|ALT_INV_Mux14~14_combout\,
	dataf => \ULA1|ALT_INV_Mux14~3_combout\,
	combout => \ULA1|Mux6~8_combout\);

-- Location: MLABCELL_X82_Y34_N36
\rtl~234\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~234_combout\ = ( \mux_IN_ULA_4_1|Mux5~0_combout\ & ( \mux_IN_ULA_4_1|Mux8~0_combout\ & ( (!\ULA1|Add2~117_sumout\ & (((!\ULA1|Add2~113_sumout\)) # (\mux_IN_ULA_4_1|Mux7~0_combout\))) # (\ULA1|Add2~117_sumout\ & (((\ULA1|Add2~113_sumout\) # 
-- (\mux_IN_ULA_4_1|Mux6~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux5~0_combout\ & ( \mux_IN_ULA_4_1|Mux8~0_combout\ & ( (!\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux7~0_combout\ & ((\ULA1|Add2~113_sumout\)))) # (\ULA1|Add2~117_sumout\ & 
-- (((\ULA1|Add2~113_sumout\) # (\mux_IN_ULA_4_1|Mux6~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux5~0_combout\ & ( !\mux_IN_ULA_4_1|Mux8~0_combout\ & ( (!\ULA1|Add2~117_sumout\ & (((!\ULA1|Add2~113_sumout\)) # (\mux_IN_ULA_4_1|Mux7~0_combout\))) # 
-- (\ULA1|Add2~117_sumout\ & (((\mux_IN_ULA_4_1|Mux6~0_combout\ & !\ULA1|Add2~113_sumout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux5~0_combout\ & ( !\mux_IN_ULA_4_1|Mux8~0_combout\ & ( (!\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux7~0_combout\ & 
-- ((\ULA1|Add2~113_sumout\)))) # (\ULA1|Add2~117_sumout\ & (((\mux_IN_ULA_4_1|Mux6~0_combout\ & !\ULA1|Add2~113_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datac => \ULA1|ALT_INV_Add2~117_sumout\,
	datad => \ULA1|ALT_INV_Add2~113_sumout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	combout => \rtl~234_combout\);

-- Location: LABCELL_X71_Y36_N3
\rtl~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~226_combout\ = ( \mux_IN_ULA_4_1|Mux9~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))) # (\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux12~0_combout\)) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux9~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))) # (\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux12~0_combout\)) ) ) ) # ( \mux_IN_ULA_4_1|Mux9~0_combout\ & ( 
-- !\ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\) # (\mux_IN_ULA_4_1|Mux10~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux9~0_combout\ & ( !\ULA1|Add2~113_sumout\ & ( (\mux_IN_ULA_4_1|Mux10~0_combout\ & \ULA1|Add2~117_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datad => \ULA1|ALT_INV_Add2~117_sumout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~226_combout\);

-- Location: MLABCELL_X78_Y34_N36
\rtl~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~218_combout\ = ( \mux_IN_ULA_4_1|Mux15~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\) # (\mux_IN_ULA_4_1|Mux16~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux15~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( 
-- (\mux_IN_ULA_4_1|Mux16~0_combout\ & \ULA1|Add2~117_sumout\) ) ) ) # ( \mux_IN_ULA_4_1|Mux15~0_combout\ & ( !\ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux13~0_combout\))) # (\ULA1|Add2~117_sumout\ & 
-- (\mux_IN_ULA_4_1|Mux14~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_1|Mux15~0_combout\ & ( !\ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux13~0_combout\))) # (\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux14~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	datad => \ULA1|ALT_INV_Add2~117_sumout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~218_combout\);

-- Location: MLABCELL_X82_Y34_N30
\ULA1|Mux5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux5~6_combout\ = ( \rtl~218_combout\ & ( \ULA1|Add2~121_sumout\ & ( (!\ULA1|Add2~125_sumout\) # (\rtl~202_combout\) ) ) ) # ( !\rtl~218_combout\ & ( \ULA1|Add2~121_sumout\ & ( (\ULA1|Add2~125_sumout\ & \rtl~202_combout\) ) ) ) # ( \rtl~218_combout\ 
-- & ( !\ULA1|Add2~121_sumout\ & ( (!\ULA1|Add2~125_sumout\ & (\rtl~234_combout\)) # (\ULA1|Add2~125_sumout\ & ((\rtl~226_combout\))) ) ) ) # ( !\rtl~218_combout\ & ( !\ULA1|Add2~121_sumout\ & ( (!\ULA1|Add2~125_sumout\ & (\rtl~234_combout\)) # 
-- (\ULA1|Add2~125_sumout\ & ((\rtl~226_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~125_sumout\,
	datab => \ALT_INV_rtl~202_combout\,
	datac => \ALT_INV_rtl~234_combout\,
	datad => \ALT_INV_rtl~226_combout\,
	datae => \ALT_INV_rtl~218_combout\,
	dataf => \ULA1|ALT_INV_Add2~121_sumout\,
	combout => \ULA1|Mux5~6_combout\);

-- Location: MLABCELL_X82_Y34_N57
\ULA1|Mux5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux5~7_combout\ = ( \ULA1|Mux5~6_combout\ & ( ((\ULA1|Mux14~15_combout\ & (!\mux_IN_ULA_4_2|Mux5~0_combout\ $ (!\mux_IN_ULA_4_1|Mux5~0_combout\)))) # (\ULA1|Mux6~8_combout\) ) ) # ( !\ULA1|Mux5~6_combout\ & ( (\ULA1|Mux14~15_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux5~0_combout\ $ (!\mux_IN_ULA_4_1|Mux5~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000000110111011100110011011101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~15_combout\,
	datab => \ULA1|ALT_INV_Mux6~8_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux5~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	dataf => \ULA1|ALT_INV_Mux5~6_combout\,
	combout => \ULA1|Mux5~7_combout\);

-- Location: LABCELL_X80_Y33_N24
\ULA1|Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux6~5_combout\ = ( \ULA1|Mux14~3_combout\ & ( !\ULA1|Mux14~0_combout\ ) ) # ( !\ULA1|Mux14~3_combout\ & ( (!\ULA1|Mux14~0_combout\ & (!\mux_IN_ULA_4_2|Mux0~0_combout\ & ((!\ULA1|Mux29~1_combout\) # (\mux_IN_ULA_4_2|Mux28~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001000000000101000100000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~1_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	dataf => \ULA1|ALT_INV_Mux14~3_combout\,
	combout => \ULA1|Mux6~5_combout\);

-- Location: LABCELL_X81_Y33_N57
\ULA1|ShiftRight1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight1~9_combout\ = (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~46_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~247_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \ALT_INV_rtl~247_combout\,
	datad => \ALT_INV_rtl~46_combout\,
	combout => \ULA1|ShiftRight1~9_combout\);

-- Location: LABCELL_X81_Y33_N27
\rtl~272\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~272_combout\ = ( \rtl~165_combout\ & ( \rtl~117_combout\ & ( (!\ULA1|Add2~121_sumout\) # ((!\ULA1|Add2~125_sumout\ & \rtl~248_combout\)) ) ) ) # ( !\rtl~165_combout\ & ( \rtl~117_combout\ & ( (!\ULA1|Add2~125_sumout\ & (\ULA1|Add2~121_sumout\ & 
-- \rtl~248_combout\)) # (\ULA1|Add2~125_sumout\ & (!\ULA1|Add2~121_sumout\)) ) ) ) # ( \rtl~165_combout\ & ( !\rtl~117_combout\ & ( (!\ULA1|Add2~125_sumout\ & ((!\ULA1|Add2~121_sumout\) # (\rtl~248_combout\))) ) ) ) # ( !\rtl~165_combout\ & ( 
-- !\rtl~117_combout\ & ( (!\ULA1|Add2~125_sumout\ & (\ULA1|Add2~121_sumout\ & \rtl~248_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100110000001100110000110000001111001111000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Add2~125_sumout\,
	datac => \ULA1|ALT_INV_Add2~121_sumout\,
	datad => \ALT_INV_rtl~248_combout\,
	datae => \ALT_INV_rtl~165_combout\,
	dataf => \ALT_INV_rtl~117_combout\,
	combout => \rtl~272_combout\);

-- Location: LABCELL_X80_Y33_N42
\ULA1|Mux5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux5~5_combout\ = ( \ULA1|ShiftRight1~9_combout\ & ( \rtl~272_combout\ & ( (\ULA1|Mux14~14_combout\ & (!\ULA1|Mux6~5_combout\ & ((!\mux_IN_ULA_4_2|Mux0~0_combout\) # (\ULA1|Add2~129_sumout\)))) ) ) ) # ( !\ULA1|ShiftRight1~9_combout\ & ( 
-- \rtl~272_combout\ & ( (\mux_IN_ULA_4_2|Mux0~0_combout\ & (\ULA1|Mux14~14_combout\ & (!\ULA1|Mux6~5_combout\ & \ULA1|Add2~129_sumout\))) ) ) ) # ( \ULA1|ShiftRight1~9_combout\ & ( !\rtl~272_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & 
-- (\ULA1|Mux14~14_combout\ & !\ULA1|Mux6~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000010000000000000000100000010000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datab => \ULA1|ALT_INV_Mux14~14_combout\,
	datac => \ULA1|ALT_INV_Mux6~5_combout\,
	datad => \ULA1|ALT_INV_Add2~129_sumout\,
	datae => \ULA1|ALT_INV_ShiftRight1~9_combout\,
	dataf => \ALT_INV_rtl~272_combout\,
	combout => \ULA1|Mux5~5_combout\);

-- Location: LABCELL_X81_Y36_N18
\ULA1|Mux5~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux5~8_combout\ = ( !\ULA1|Mux5~7_combout\ & ( !\ULA1|Mux5~5_combout\ & ( (!\ULA1|Mux14~7_combout\) # ((!\ULA1|Mux5~1_combout\ & !\ULA1|Mux5~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101010101010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~7_combout\,
	datac => \ULA1|ALT_INV_Mux5~1_combout\,
	datad => \ULA1|ALT_INV_Mux5~4_combout\,
	datae => \ULA1|ALT_INV_Mux5~7_combout\,
	dataf => \ULA1|ALT_INV_Mux5~5_combout\,
	combout => \ULA1|Mux5~8_combout\);

-- Location: LABCELL_X81_Y36_N45
\ULA1|Mux5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux5~9_combout\ = ( \ULA1|Add0~121_sumout\ & ( \ULA1|Mux5~8_combout\ & ( (!\ULA1|Mux14~21_combout\ & (\mux_IN_ULA_4_1|Mux5~0_combout\ & ((\ULA1|Mux14~20_combout\)))) # (\ULA1|Mux14~21_combout\ & (((!\ULA1|Mux14~20_combout\) # 
-- (\ULA1|Mux5~0_combout\)))) ) ) ) # ( !\ULA1|Add0~121_sumout\ & ( \ULA1|Mux5~8_combout\ & ( (\ULA1|Mux14~20_combout\ & ((!\ULA1|Mux14~21_combout\ & (\mux_IN_ULA_4_1|Mux5~0_combout\)) # (\ULA1|Mux14~21_combout\ & ((\ULA1|Mux5~0_combout\))))) ) ) ) # ( 
-- \ULA1|Add0~121_sumout\ & ( !\ULA1|Mux5~8_combout\ & ( (!\ULA1|Mux14~20_combout\) # ((!\ULA1|Mux14~21_combout\ & (\mux_IN_ULA_4_1|Mux5~0_combout\)) # (\ULA1|Mux14~21_combout\ & ((\ULA1|Mux5~0_combout\)))) ) ) ) # ( !\ULA1|Add0~121_sumout\ & ( 
-- !\ULA1|Mux5~8_combout\ & ( (!\ULA1|Mux14~21_combout\ & (((!\ULA1|Mux14~20_combout\)) # (\mux_IN_ULA_4_1|Mux5~0_combout\))) # (\ULA1|Mux14~21_combout\ & (((\ULA1|Mux5~0_combout\ & \ULA1|Mux14~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000100111111111110010011100000000001001110101010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~21_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datac => \ULA1|ALT_INV_Mux5~0_combout\,
	datad => \ULA1|ALT_INV_Mux14~20_combout\,
	datae => \ULA1|ALT_INV_Add0~121_sumout\,
	dataf => \ULA1|ALT_INV_Mux5~8_combout\,
	combout => \ULA1|Mux5~9_combout\);

-- Location: FF_X81_Y36_N44
\PIPE3|Temp[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux5~9_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(63));

-- Location: MLABCELL_X72_Y34_N3
\PIPE2|Temp[100]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[100]~feeder_combout\ = ( \registradores|G2:3:regb|Temp\(26) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(26),
	combout => \PIPE2|Temp[100]~feeder_combout\);

-- Location: FF_X72_Y34_N4
\PIPE2|Temp[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[100]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(26),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(100));

-- Location: LABCELL_X73_Y34_N9
\mux_IN_ULA_4_1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux5~0_combout\ = ( \PIPEAUX|Temp\(3) & ( (\PIPE3|Temp\(63) & !\PIPEAUX|Temp\(2)) ) ) # ( !\PIPEAUX|Temp\(3) & ( (!\PIPEAUX|Temp\(2) & ((\PIPE2|Temp\(100)))) # (\PIPEAUX|Temp\(2) & (\muxEscReg2|X[26]~26_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(63),
	datab => \muxEscReg2|ALT_INV_X[26]~26_combout\,
	datac => \PIPE2|ALT_INV_Temp\(100),
	datad => \PIPEAUX|ALT_INV_Temp\(2),
	dataf => \PIPEAUX|ALT_INV_Temp\(3),
	combout => \mux_IN_ULA_4_1|Mux5~0_combout\);

-- Location: MLABCELL_X82_Y33_N15
\rtl~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~6_combout\ = ( \ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux4~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux5~0_combout\ ) ) ) # ( \ULA1|Add2~117_sumout\ & ( 
-- !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux6~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datae => \ULA1|ALT_INV_Add2~117_sumout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~6_combout\);

-- Location: LABCELL_X79_Y37_N39
\rtl~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~268_combout\ = ( \rtl~6_combout\ & ( (!\ULA1|Add2~121_sumout\ & ((!\ULA1|Add2~125_sumout\) # (\rtl~8_combout\))) ) ) # ( !\rtl~6_combout\ & ( (\rtl~8_combout\ & (!\ULA1|Add2~121_sumout\ & \ULA1|Add2~125_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000011110000010100001111000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~8_combout\,
	datac => \ULA1|ALT_INV_Add2~121_sumout\,
	datad => \ULA1|ALT_INV_Add2~125_sumout\,
	dataf => \ALT_INV_rtl~6_combout\,
	combout => \rtl~268_combout\);

-- Location: MLABCELL_X84_Y35_N21
\rtl~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~146_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux26~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ ) ) ) # 
-- ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux25~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux23~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~146_combout\);

-- Location: MLABCELL_X84_Y35_N57
\ULA1|ShiftLeft0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftLeft0~4_combout\ = ( \mux_IN_ULA_4_1|Mux31~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & !\mux_IN_ULA_4_2|Mux31~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	combout => \ULA1|ShiftLeft0~4_combout\);

-- Location: MLABCELL_X84_Y37_N30
\rtl~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~90_combout\ = ( \mux_IN_ULA_4_1|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux29~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux27~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux28~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux29~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_1|Mux27~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux28~0_combout\))) ) ) ) # ( \mux_IN_ULA_4_1|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux29~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux27~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_1|Mux28~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux30~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux29~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux27~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux28~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	combout => \rtl~90_combout\);

-- Location: MLABCELL_X84_Y37_N12
\rtl~267\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~267_combout\ = ( \ULA1|ShiftLeft0~4_combout\ & ( \rtl~90_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~146_combout\) # (\mux_IN_ULA_4_2|Mux29~0_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (!\mux_IN_ULA_4_2|Mux29~0_combout\)) ) ) ) # 
-- ( !\ULA1|ShiftLeft0~4_combout\ & ( \rtl~90_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~146_combout\) # (\mux_IN_ULA_4_2|Mux29~0_combout\))) ) ) ) # ( \ULA1|ShiftLeft0~4_combout\ & ( !\rtl~90_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- ((\rtl~146_combout\) # (\mux_IN_ULA_4_2|Mux28~0_combout\))) ) ) ) # ( !\ULA1|ShiftLeft0~4_combout\ & ( !\rtl~90_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (!\mux_IN_ULA_4_2|Mux29~0_combout\ & \rtl~146_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000001100001111000000001100110011000011110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datad => \ALT_INV_rtl~146_combout\,
	datae => \ULA1|ALT_INV_ShiftLeft0~4_combout\,
	dataf => \ALT_INV_rtl~90_combout\,
	combout => \rtl~267_combout\);

-- Location: LABCELL_X80_Y38_N36
\ULA1|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux7~2_combout\ = ( \ULA1|Mux14~4_combout\ & ( \ULA1|Mux14~5_combout\ & ( \rtl~268_combout\ ) ) ) # ( !\ULA1|Mux14~4_combout\ & ( \ULA1|Mux14~5_combout\ & ( \rtl~267_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rtl~268_combout\,
	datad => \ALT_INV_rtl~267_combout\,
	datae => \ULA1|ALT_INV_Mux14~4_combout\,
	dataf => \ULA1|ALT_INV_Mux14~5_combout\,
	combout => \ULA1|Mux7~2_combout\);

-- Location: LABCELL_X85_Y37_N39
\rtl~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~221_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux14~0_combout\ & ( (\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux13~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux14~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux12~0_combout\)) ) ) ) # ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux14~0_combout\ & ( 
-- (\mux_IN_ULA_4_1|Mux13~0_combout\ & !\mux_IN_ULA_4_2|Mux31~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux14~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux12~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000001111010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	combout => \rtl~221_combout\);

-- Location: LABCELL_X70_Y35_N21
\rtl~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~211_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux18~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux16~0_combout\ ) ) ) # 
-- ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~211_combout\);

-- Location: LABCELL_X83_Y38_N24
\rtl~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~229_combout\ = ( \mux_IN_ULA_4_1|Mux8~0_combout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\) # ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux9~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux10~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux8~0_combout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux9~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux10~0_combout\))))) ) ) ) # ( \mux_IN_ULA_4_1|Mux8~0_combout\ & ( !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux9~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux10~0_combout\))))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux8~0_combout\ & ( !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux9~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux10~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	combout => \rtl~229_combout\);

-- Location: LABCELL_X85_Y35_N36
\rtl~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~196_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( (\mux_IN_ULA_4_1|Mux21~0_combout\) # (\mux_IN_ULA_4_2|Mux31~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux19~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux20~0_combout\)) ) ) ) # ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_1|Mux21~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux19~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux20~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000010100000101000010001101110110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	combout => \rtl~196_combout\);

-- Location: LABCELL_X80_Y38_N54
\ULA1|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux7~3_combout\ = ( \rtl~229_combout\ & ( \rtl~196_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (((!\mux_IN_ULA_4_2|Mux29~0_combout\)) # (\rtl~221_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\rtl~211_combout\) # 
-- (\mux_IN_ULA_4_2|Mux29~0_combout\)))) ) ) ) # ( !\rtl~229_combout\ & ( \rtl~196_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~221_combout\ & (\mux_IN_ULA_4_2|Mux29~0_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\rtl~211_combout\) # 
-- (\mux_IN_ULA_4_2|Mux29~0_combout\)))) ) ) ) # ( \rtl~229_combout\ & ( !\rtl~196_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (((!\mux_IN_ULA_4_2|Mux29~0_combout\)) # (\rtl~221_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux29~0_combout\ & \rtl~211_combout\)))) ) ) ) # ( !\rtl~229_combout\ & ( !\rtl~196_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~221_combout\ & (\mux_IN_ULA_4_2|Mux29~0_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux29~0_combout\ & \rtl~211_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datab => \ALT_INV_rtl~221_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datad => \ALT_INV_rtl~211_combout\,
	datae => \ALT_INV_rtl~229_combout\,
	dataf => \ALT_INV_rtl~196_combout\,
	combout => \ULA1|Mux7~3_combout\);

-- Location: MLABCELL_X82_Y37_N30
\rtl~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~17_combout\ = ( \mux_IN_ULA_4_1|Mux4~0_combout\ & ( \mux_IN_ULA_4_1|Mux5~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux7~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux6~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux4~0_combout\ & ( \mux_IN_ULA_4_1|Mux5~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux7~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux6~0_combout\))))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (!\mux_IN_ULA_4_2|Mux31~0_combout\)) ) ) ) # ( \mux_IN_ULA_4_1|Mux4~0_combout\ & ( !\mux_IN_ULA_4_1|Mux5~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux7~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux6~0_combout\))))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_1|Mux4~0_combout\ & ( !\mux_IN_ULA_4_1|Mux5~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux7~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux6~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	combout => \rtl~17_combout\);

-- Location: LABCELL_X80_Y38_N42
\ULA1|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux7~4_combout\ = ( \ULA1|Mux29~36_combout\ & ( \ULA1|ShiftRight2~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\rtl~17_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- (((\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) ) # ( !\ULA1|Mux29~36_combout\ & ( \ULA1|ShiftRight2~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ ) ) ) # ( \ULA1|Mux29~36_combout\ & ( !\ULA1|ShiftRight2~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~17_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) ) # ( !\ULA1|Mux29~36_combout\ & ( !\ULA1|ShiftRight2~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000010000101110100000000111111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \ALT_INV_rtl~17_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datae => \ULA1|ALT_INV_Mux29~36_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight2~0_combout\,
	combout => \ULA1|Mux7~4_combout\);

-- Location: LABCELL_X80_Y38_N3
\ULA1|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux7~5_combout\ = ( \ULA1|Mux14~9_combout\ & ( \ULA1|Mux7~4_combout\ & ( (!\ULA1|Mux14~0_combout\) # (\ULA1|Mux7~3_combout\) ) ) ) # ( !\ULA1|Mux14~9_combout\ & ( \ULA1|Mux7~4_combout\ & ( !\ULA1|Mux14~0_combout\ ) ) ) # ( \ULA1|Mux14~9_combout\ & ( 
-- !\ULA1|Mux7~4_combout\ & ( \ULA1|Mux7~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111110000111100001111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux14~0_combout\,
	datad => \ULA1|ALT_INV_Mux7~3_combout\,
	datae => \ULA1|ALT_INV_Mux14~9_combout\,
	dataf => \ULA1|ALT_INV_Mux7~4_combout\,
	combout => \ULA1|Mux7~5_combout\);

-- Location: MLABCELL_X84_Y35_N18
\rtl~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~141_combout\ = ( \ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux26~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ ) ) ) # ( \ULA1|Add2~113_sumout\ & ( 
-- !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux25~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux23~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datae => \ULA1|ALT_INV_Add2~113_sumout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~141_combout\);

-- Location: MLABCELL_X84_Y35_N27
\rtl~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~87_combout\ = ( \mux_IN_ULA_4_1|Mux30~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( (\mux_IN_ULA_4_1|Mux29~0_combout\) # (\ULA1|Add2~117_sumout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux30~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & 
-- \mux_IN_ULA_4_1|Mux29~0_combout\) ) ) ) # ( \mux_IN_ULA_4_1|Mux30~0_combout\ & ( !\ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux27~0_combout\)) # (\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux28~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux30~0_combout\ & ( !\ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux27~0_combout\)) # (\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux28~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datac => \ULA1|ALT_INV_Add2~117_sumout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~87_combout\);

-- Location: LABCELL_X83_Y35_N51
\ULA1|ShiftRight0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight0~3_combout\ = ( !\ULA1|Add2~113_sumout\ & ( !\ULA1|Add2~117_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Add2~117_sumout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \ULA1|ShiftRight0~3_combout\);

-- Location: MLABCELL_X84_Y35_N9
\ULA1|ShiftLeft1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftLeft1~0_combout\ = ( \ULA1|ShiftRight0~3_combout\ & ( \mux_IN_ULA_4_1|Mux31~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~3_combout\,
	combout => \ULA1|ShiftLeft1~0_combout\);

-- Location: MLABCELL_X84_Y35_N6
\rtl~266\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~266_combout\ = ( \ULA1|ShiftLeft1~0_combout\ & ( (!\ULA1|Add2~121_sumout\ & ((!\ULA1|Add2~125_sumout\ & (\rtl~141_combout\)) # (\ULA1|Add2~125_sumout\ & ((\rtl~87_combout\))))) # (\ULA1|Add2~121_sumout\ & (!\ULA1|Add2~125_sumout\)) ) ) # ( 
-- !\ULA1|ShiftLeft1~0_combout\ & ( (!\ULA1|Add2~121_sumout\ & ((!\ULA1|Add2~125_sumout\ & (\rtl~141_combout\)) # (\ULA1|Add2~125_sumout\ & ((\rtl~87_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~121_sumout\,
	datab => \ULA1|ALT_INV_Add2~125_sumout\,
	datac => \ALT_INV_rtl~141_combout\,
	datad => \ALT_INV_rtl~87_combout\,
	dataf => \ULA1|ALT_INV_ShiftLeft1~0_combout\,
	combout => \rtl~266_combout\);

-- Location: LABCELL_X81_Y38_N48
\ULA1|Mux7~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux7~8_combout\ = ( \ULA1|Mux14~15_combout\ & ( !\mux_IN_ULA_4_1|Mux7~0_combout\ $ (!\mux_IN_ULA_4_2|Mux7~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux7~0_combout\,
	dataf => \ULA1|ALT_INV_Mux14~15_combout\,
	combout => \ULA1|Mux7~8_combout\);

-- Location: LABCELL_X80_Y38_N21
\ULA1|Mux7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux7~9_combout\ = ( \ULA1|Mux14~11_combout\ & ( (!\ULA1|Mux7~8_combout\ & ((!\rtl~266_combout\) # ((!\ULA1|Mux14~14_combout\) # (\ULA1|Mux14~13_combout\)))) ) ) # ( !\ULA1|Mux14~11_combout\ & ( !\ULA1|Mux7~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011100000111100001110000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~266_combout\,
	datab => \ULA1|ALT_INV_Mux14~14_combout\,
	datac => \ULA1|ALT_INV_Mux7~8_combout\,
	datad => \ULA1|ALT_INV_Mux14~13_combout\,
	dataf => \ULA1|ALT_INV_Mux14~11_combout\,
	combout => \ULA1|Mux7~9_combout\);

-- Location: LABCELL_X80_Y38_N27
\ULA1|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux23~0_combout\ = ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~17_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\ULA1|ShiftRight2~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000000000000000000011110011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \ULA1|ALT_INV_ShiftRight2~0_combout\,
	datad => \ALT_INV_rtl~17_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	combout => \ULA1|Mux23~0_combout\);

-- Location: LABCELL_X71_Y35_N6
\rtl~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~194_combout\ = ( \ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux21~0_combout\ ) ) ) # ( \ULA1|Add2~117_sumout\ & ( 
-- !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux20~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux19~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datae => \ULA1|ALT_INV_Add2~117_sumout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~194_combout\);

-- Location: LABCELL_X70_Y35_N18
\rtl~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~213_combout\ = ( \ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux18~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux16~0_combout\ ) ) ) # ( \ULA1|Add2~113_sumout\ & ( 
-- !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datae => \ULA1|ALT_INV_Add2~113_sumout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~213_combout\);

-- Location: MLABCELL_X72_Y36_N0
\rtl~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~222_combout\ = ( \mux_IN_ULA_4_1|Mux11~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux13~0_combout\)) # (\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux14~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux11~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux13~0_combout\)) # (\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux14~0_combout\))) ) ) ) # ( \mux_IN_ULA_4_1|Mux11~0_combout\ & ( 
-- !\ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\) # (\mux_IN_ULA_4_1|Mux12~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux11~0_combout\ & ( !\ULA1|Add2~113_sumout\ & ( (\mux_IN_ULA_4_1|Mux12~0_combout\ & \ULA1|Add2~117_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datad => \ULA1|ALT_INV_Add2~117_sumout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~222_combout\);

-- Location: MLABCELL_X82_Y33_N36
\rtl~230\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~230_combout\ = ( \ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux10~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux9~0_combout\ ) ) ) # ( \ULA1|Add2~117_sumout\ & ( 
-- !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux8~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datae => \ULA1|ALT_INV_Add2~117_sumout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~230_combout\);

-- Location: LABCELL_X80_Y38_N48
\ULA1|Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux7~6_combout\ = ( \rtl~222_combout\ & ( \rtl~230_combout\ & ( (!\ULA1|Add2~121_sumout\) # ((!\ULA1|Add2~125_sumout\ & ((\rtl~213_combout\))) # (\ULA1|Add2~125_sumout\ & (\rtl~194_combout\))) ) ) ) # ( !\rtl~222_combout\ & ( \rtl~230_combout\ & ( 
-- (!\ULA1|Add2~125_sumout\ & (((!\ULA1|Add2~121_sumout\) # (\rtl~213_combout\)))) # (\ULA1|Add2~125_sumout\ & (\rtl~194_combout\ & ((\ULA1|Add2~121_sumout\)))) ) ) ) # ( \rtl~222_combout\ & ( !\rtl~230_combout\ & ( (!\ULA1|Add2~125_sumout\ & 
-- (((\rtl~213_combout\ & \ULA1|Add2~121_sumout\)))) # (\ULA1|Add2~125_sumout\ & (((!\ULA1|Add2~121_sumout\)) # (\rtl~194_combout\))) ) ) ) # ( !\rtl~222_combout\ & ( !\rtl~230_combout\ & ( (\ULA1|Add2~121_sumout\ & ((!\ULA1|Add2~125_sumout\ & 
-- ((\rtl~213_combout\))) # (\ULA1|Add2~125_sumout\ & (\rtl~194_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~125_sumout\,
	datab => \ALT_INV_rtl~194_combout\,
	datac => \ALT_INV_rtl~213_combout\,
	datad => \ULA1|ALT_INV_Add2~121_sumout\,
	datae => \ALT_INV_rtl~222_combout\,
	dataf => \ALT_INV_rtl~230_combout\,
	combout => \ULA1|Mux7~6_combout\);

-- Location: LABCELL_X80_Y38_N30
\ULA1|Mux7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux7~7_combout\ = ( \ULA1|Mux14~13_combout\ & ( !\ULA1|Mux14~11_combout\ & ( (\ULA1|Mux14~14_combout\ & \ULA1|Mux7~6_combout\) ) ) ) # ( !\ULA1|Mux14~13_combout\ & ( !\ULA1|Mux14~11_combout\ & ( (\ULA1|Mux23~0_combout\ & \ULA1|Mux14~14_combout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux23~0_combout\,
	datab => \ULA1|ALT_INV_Mux14~14_combout\,
	datac => \ULA1|ALT_INV_Mux7~6_combout\,
	datae => \ULA1|ALT_INV_Mux14~13_combout\,
	dataf => \ULA1|ALT_INV_Mux14~11_combout\,
	combout => \ULA1|Mux7~7_combout\);

-- Location: LABCELL_X80_Y38_N6
\ULA1|Mux7~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux7~10_combout\ = ( \ULA1|Mux7~9_combout\ & ( !\ULA1|Mux7~7_combout\ & ( (!\ULA1|Mux14~7_combout\) # ((!\ULA1|Mux7~2_combout\ & !\ULA1|Mux7~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011001110110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux7~2_combout\,
	datab => \ULA1|ALT_INV_Mux14~7_combout\,
	datac => \ULA1|ALT_INV_Mux7~5_combout\,
	datae => \ULA1|ALT_INV_Mux7~9_combout\,
	dataf => \ULA1|ALT_INV_Mux7~7_combout\,
	combout => \ULA1|Mux7~10_combout\);

-- Location: LABCELL_X80_Y38_N15
\ULA1|Mux7~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux7~11_combout\ = ( \ULA1|Add0~113_sumout\ & ( \ULA1|Mux7~10_combout\ & ( (!\ULA1|Mux14~21_combout\ & (((\ULA1|Mux14~20_combout\ & \mux_IN_ULA_4_1|Mux7~0_combout\)))) # (\ULA1|Mux14~21_combout\ & (((!\ULA1|Mux14~20_combout\)) # 
-- (\ULA1|Mux7~1_combout\))) ) ) ) # ( !\ULA1|Add0~113_sumout\ & ( \ULA1|Mux7~10_combout\ & ( (\ULA1|Mux14~20_combout\ & ((!\ULA1|Mux14~21_combout\ & ((\mux_IN_ULA_4_1|Mux7~0_combout\))) # (\ULA1|Mux14~21_combout\ & (\ULA1|Mux7~1_combout\)))) ) ) ) # ( 
-- \ULA1|Add0~113_sumout\ & ( !\ULA1|Mux7~10_combout\ & ( (!\ULA1|Mux14~20_combout\) # ((!\ULA1|Mux14~21_combout\ & ((\mux_IN_ULA_4_1|Mux7~0_combout\))) # (\ULA1|Mux14~21_combout\ & (\ULA1|Mux7~1_combout\))) ) ) ) # ( !\ULA1|Add0~113_sumout\ & ( 
-- !\ULA1|Mux7~10_combout\ & ( (!\ULA1|Mux14~21_combout\ & (((!\ULA1|Mux14~20_combout\) # (\mux_IN_ULA_4_1|Mux7~0_combout\)))) # (\ULA1|Mux14~21_combout\ & (\ULA1|Mux7~1_combout\ & (\ULA1|Mux14~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000110101011111100011111101100000001000010110101000101011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~21_combout\,
	datab => \ULA1|ALT_INV_Mux7~1_combout\,
	datac => \ULA1|ALT_INV_Mux14~20_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datae => \ULA1|ALT_INV_Add0~113_sumout\,
	dataf => \ULA1|ALT_INV_Mux7~10_combout\,
	combout => \ULA1|Mux7~11_combout\);

-- Location: FF_X80_Y38_N26
\PIPE3|Temp[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux7~11_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(61));

-- Location: LABCELL_X68_Y36_N33
\registradores|G2:3:regb|Temp[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:3:regb|Temp[24]~feeder_combout\ = ( \muxEscReg2|X[24]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[24]~24_combout\,
	combout => \registradores|G2:3:regb|Temp[24]~feeder_combout\);

-- Location: FF_X68_Y36_N35
\registradores|G2:3:regb|Temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:3:regb|Temp[24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(24));

-- Location: LABCELL_X70_Y34_N24
\PIPE2|Temp[98]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[98]~feeder_combout\ = ( \registradores|G2:3:regb|Temp\(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(24),
	combout => \PIPE2|Temp[98]~feeder_combout\);

-- Location: LABCELL_X68_Y35_N27
\registradores|G2:0:regb|Temp[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[24]~feeder_combout\ = ( \muxEscReg2|X[24]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[24]~24_combout\,
	combout => \registradores|G2:0:regb|Temp[24]~feeder_combout\);

-- Location: FF_X68_Y35_N28
\registradores|G2:0:regb|Temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(24));

-- Location: FF_X70_Y34_N25
\PIPE2|Temp[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[98]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(24),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(98));

-- Location: LABCELL_X73_Y35_N54
\mux_IN_ULA_4_1|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux7~0_combout\ = ( \PIPEAUX|Temp\(2) & ( (!\PIPEAUX|Temp\(3) & \muxEscReg2|X[24]~24_combout\) ) ) # ( !\PIPEAUX|Temp\(2) & ( (!\PIPEAUX|Temp\(3) & ((\PIPE2|Temp\(98)))) # (\PIPEAUX|Temp\(3) & (\PIPE3|Temp\(61))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(61),
	datab => \PIPE2|ALT_INV_Temp\(98),
	datac => \PIPEAUX|ALT_INV_Temp\(3),
	datad => \muxEscReg2|ALT_INV_X[24]~24_combout\,
	dataf => \PIPEAUX|ALT_INV_Temp\(2),
	combout => \mux_IN_ULA_4_1|Mux7~0_combout\);

-- Location: LABCELL_X81_Y38_N12
\rtl~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~223_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux13~0_combout\ & ( (\mux_IN_ULA_4_1|Mux12~0_combout\) # (\mux_IN_ULA_4_2|Mux31~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux13~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux10~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))) ) ) ) # ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux13~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_1|Mux12~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux13~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux10~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000011000000110001000100011101110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	combout => \rtl~223_combout\);

-- Location: MLABCELL_X72_Y36_N42
\rtl~231\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~231_combout\ = ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux8~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux9~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux8~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux9~0_combout\))) ) ) ) # ( 
-- \mux_IN_ULA_4_1|Mux7~0_combout\ & ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( (\mux_IN_ULA_4_1|Mux6~0_combout\) # (\mux_IN_ULA_4_2|Mux31~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_1|Mux6~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	combout => \rtl~231_combout\);

-- Location: MLABCELL_X82_Y34_N15
\rtl~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~215_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ ) ) ) # 
-- ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux16~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux14~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~215_combout\);

-- Location: MLABCELL_X84_Y34_N54
\rtl~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~200_combout\ = ( \mux_IN_ULA_4_1|Mux19~0_combout\ & ( \mux_IN_ULA_4_1|Mux18~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\) # ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux20~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux21~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux19~0_combout\ & ( \mux_IN_ULA_4_1|Mux18~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (((!\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux20~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux21~0_combout\ & ((\mux_IN_ULA_4_2|Mux30~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux19~0_combout\ & ( !\mux_IN_ULA_4_1|Mux18~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (((\mux_IN_ULA_4_1|Mux20~0_combout\ & \mux_IN_ULA_4_2|Mux30~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((!\mux_IN_ULA_4_2|Mux30~0_combout\)) # (\mux_IN_ULA_4_1|Mux21~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux19~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux18~0_combout\ & ( (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux20~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux21~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	combout => \rtl~200_combout\);

-- Location: MLABCELL_X82_Y36_N0
\ULA1|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux6~2_combout\ = ( \rtl~215_combout\ & ( \rtl~200_combout\ & ( ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~231_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~223_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\) ) ) ) # ( 
-- !\rtl~215_combout\ & ( \rtl~200_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~231_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~223_combout\)))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- (\mux_IN_ULA_4_2|Mux29~0_combout\)) ) ) ) # ( \rtl~215_combout\ & ( !\rtl~200_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~231_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~223_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux28~0_combout\ & (!\mux_IN_ULA_4_2|Mux29~0_combout\)) ) ) ) # ( !\rtl~215_combout\ & ( !\rtl~200_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~231_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~223_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \ALT_INV_rtl~223_combout\,
	datad => \ALT_INV_rtl~231_combout\,
	datae => \ALT_INV_rtl~215_combout\,
	dataf => \ALT_INV_rtl~200_combout\,
	combout => \ULA1|Mux6~2_combout\);

-- Location: LABCELL_X73_Y33_N24
\rtl~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~245_combout\ = ( \mux_IN_ULA_4_1|Mux2~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux1~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux2~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_1|Mux1~0_combout\ & \mux_IN_ULA_4_2|Mux31~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110101000001010011010111110101001101011111010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	combout => \rtl~245_combout\);

-- Location: LABCELL_X75_Y34_N39
\rtl~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~23_combout\ = ( \mux_IN_ULA_4_1|Mux6~0_combout\ & ( \mux_IN_ULA_4_1|Mux5~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\) # ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux4~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux3~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux6~0_combout\ & ( \mux_IN_ULA_4_1|Mux5~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_1|Mux4~0_combout\ & \mux_IN_ULA_4_2|Mux30~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((!\mux_IN_ULA_4_2|Mux30~0_combout\)) # (\mux_IN_ULA_4_1|Mux3~0_combout\))) ) ) ) # ( \mux_IN_ULA_4_1|Mux6~0_combout\ & ( !\mux_IN_ULA_4_1|Mux5~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux4~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux3~0_combout\ & ((\mux_IN_ULA_4_2|Mux30~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux6~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux5~0_combout\ & ( (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux4~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux3~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	combout => \rtl~23_combout\);

-- Location: MLABCELL_X82_Y36_N42
\ULA1|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux6~3_combout\ = ( \ULA1|Mux29~36_combout\ & ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ ) ) ) # ( !\ULA1|Mux29~36_combout\ & ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ ) ) ) # ( 
-- \ULA1|Mux29~36_combout\ & ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~23_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~245_combout\)) ) ) ) # ( !\ULA1|Mux29~36_combout\ & ( 
-- !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000100011101110100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~245_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \ALT_INV_rtl~23_combout\,
	datae => \ULA1|ALT_INV_Mux29~36_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	combout => \ULA1|Mux6~3_combout\);

-- Location: LABCELL_X81_Y36_N57
\ULA1|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux6~4_combout\ = ( \ULA1|Mux14~9_combout\ & ( ((!\ULA1|Mux14~0_combout\ & \ULA1|Mux6~3_combout\)) # (\ULA1|Mux6~2_combout\) ) ) # ( !\ULA1|Mux14~9_combout\ & ( (!\ULA1|Mux14~0_combout\ & \ULA1|Mux6~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \ULA1|ALT_INV_Mux6~2_combout\,
	datad => \ULA1|ALT_INV_Mux6~3_combout\,
	dataf => \ULA1|ALT_INV_Mux14~9_combout\,
	combout => \ULA1|Mux6~4_combout\);

-- Location: LABCELL_X81_Y38_N0
\rtl~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~105_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux29~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux27~0_combout\ ) ) ) # 
-- ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux28~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux26~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~105_combout\);

-- Location: MLABCELL_X82_Y36_N57
\rtl~246\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~246_combout\ = ( \mux_IN_ULA_4_1|Mux30~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux31~0_combout\))) ) ) # ( !\mux_IN_ULA_4_1|Mux30~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux31~0_combout\ & \mux_IN_ULA_4_2|Mux31~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011001100000011001100110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	combout => \rtl~246_combout\);

-- Location: LABCELL_X83_Y34_N30
\rtl~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~158_combout\ = ( \mux_IN_ULA_4_1|Mux25~0_combout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (((!\mux_IN_ULA_4_2|Mux30~0_combout\)) # (\mux_IN_ULA_4_1|Mux24~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (((\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux23~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux25~0_combout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (((!\mux_IN_ULA_4_2|Mux30~0_combout\)) # 
-- (\mux_IN_ULA_4_1|Mux24~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_1|Mux23~0_combout\ & !\mux_IN_ULA_4_2|Mux30~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux25~0_combout\ & ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux24~0_combout\ & ((\mux_IN_ULA_4_2|Mux30~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux23~0_combout\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux25~0_combout\ & ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux24~0_combout\ & ((\mux_IN_ULA_4_2|Mux30~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (((\mux_IN_ULA_4_1|Mux23~0_combout\ & !\mux_IN_ULA_4_2|Mux30~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	combout => \rtl~158_combout\);

-- Location: MLABCELL_X78_Y36_N48
\rtl~270\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~270_combout\ = ( \rtl~246_combout\ & ( \rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\) # ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & \rtl~105_combout\)) ) ) ) # ( !\rtl~246_combout\ & ( \rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux29~0_combout\) # (\rtl~105_combout\))) ) ) ) # ( \rtl~246_combout\ & ( !\rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~105_combout\ & \mux_IN_ULA_4_2|Mux29~0_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux29~0_combout\))) ) ) ) # ( !\rtl~246_combout\ & ( !\rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~105_combout\ & \mux_IN_ULA_4_2|Mux29~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100001100110000110011001100000011001111111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datac => \ALT_INV_rtl~105_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datae => \ALT_INV_rtl~246_combout\,
	dataf => \ALT_INV_rtl~158_combout\,
	combout => \rtl~270_combout\);

-- Location: LABCELL_X77_Y33_N54
\rtl~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~244_combout\ = ( \ULA1|Add2~113_sumout\ & ( (\mux_IN_ULA_4_1|Mux0~0_combout\ & !\ULA1|Add2~117_sumout\) ) ) # ( !\ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux2~0_combout\)) # (\ULA1|Add2~117_sumout\ & 
-- ((\mux_IN_ULA_4_1|Mux1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datac => \ULA1|ALT_INV_Add2~117_sumout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~244_combout\);

-- Location: MLABCELL_X78_Y34_N6
\rtl~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~27_combout\ = ( \mux_IN_ULA_4_1|Mux5~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux4~0_combout\)) # (\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux3~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux5~0_combout\ & 
-- ( \ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux4~0_combout\)) # (\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux3~0_combout\))) ) ) ) # ( \mux_IN_ULA_4_1|Mux5~0_combout\ & ( !\ULA1|Add2~113_sumout\ & ( (\ULA1|Add2~117_sumout\) 
-- # (\mux_IN_ULA_4_1|Mux6~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux5~0_combout\ & ( !\ULA1|Add2~113_sumout\ & ( (\mux_IN_ULA_4_1|Mux6~0_combout\ & !\ULA1|Add2~117_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datad => \ULA1|ALT_INV_Add2~117_sumout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~27_combout\);

-- Location: LABCELL_X79_Y33_N51
\rtl~271\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~271_combout\ = ( \ULA1|Add2~125_sumout\ & ( (\rtl~244_combout\ & !\ULA1|Add2~121_sumout\) ) ) # ( !\ULA1|Add2~125_sumout\ & ( (\rtl~27_combout\ & !\ULA1|Add2~121_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~244_combout\,
	datac => \ALT_INV_rtl~27_combout\,
	datad => \ULA1|ALT_INV_Add2~121_sumout\,
	dataf => \ULA1|ALT_INV_Add2~125_sumout\,
	combout => \rtl~271_combout\);

-- Location: MLABCELL_X78_Y36_N57
\ULA1|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux6~1_combout\ = ( \ULA1|Mux14~4_combout\ & ( (\rtl~271_combout\ & \ULA1|Mux14~5_combout\) ) ) # ( !\ULA1|Mux14~4_combout\ & ( (\rtl~270_combout\ & \ULA1|Mux14~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~270_combout\,
	datac => \ALT_INV_rtl~271_combout\,
	datad => \ULA1|ALT_INV_Mux14~5_combout\,
	dataf => \ULA1|ALT_INV_Mux14~4_combout\,
	combout => \ULA1|Mux6~1_combout\);

-- Location: LABCELL_X73_Y33_N30
\ULA1|ShiftRight1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight1~0_combout\ = ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( \mux_IN_ULA_4_1|Mux1~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux2~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux31~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( \mux_IN_ULA_4_1|Mux1~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux2~0_combout\))) ) ) ) # ( 
-- \mux_IN_ULA_4_1|Mux0~0_combout\ & ( !\mux_IN_ULA_4_1|Mux1~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux2~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux1~0_combout\ & ( (\mux_IN_ULA_4_1|Mux2~0_combout\ & (!\mux_IN_ULA_4_2|Mux30~0_combout\ & !\mux_IN_ULA_4_2|Mux31~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001111110000000000110000111100000011111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	combout => \ULA1|ShiftRight1~0_combout\);

-- Location: LABCELL_X75_Y33_N3
\ULA1|ShiftRight1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight1~6_combout\ = ( \rtl~23_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\) # (\ULA1|ShiftRight1~0_combout\) ) ) # ( !\rtl~23_combout\ & ( (\ULA1|ShiftRight1~0_combout\ & \mux_IN_ULA_4_2|Mux29~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_ShiftRight1~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	dataf => \ALT_INV_rtl~23_combout\,
	combout => \ULA1|ShiftRight1~6_combout\);

-- Location: LABCELL_X80_Y33_N30
\rtl~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~102_combout\ = ( \mux_IN_ULA_4_1|Mux29~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( (\ULA1|Add2~117_sumout\) # (\mux_IN_ULA_4_1|Mux28~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux29~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( 
-- (\mux_IN_ULA_4_1|Mux28~0_combout\ & !\ULA1|Add2~117_sumout\) ) ) ) # ( \mux_IN_ULA_4_1|Mux29~0_combout\ & ( !\ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux26~0_combout\)) # (\ULA1|Add2~117_sumout\ & 
-- ((\mux_IN_ULA_4_1|Mux27~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux29~0_combout\ & ( !\ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux26~0_combout\)) # (\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux27~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datac => \ULA1|ALT_INV_Add2~117_sumout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~102_combout\);

-- Location: LABCELL_X80_Y33_N9
\rtl~243\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~243_combout\ = ( !\ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux30~0_combout\))) # (\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux31~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	datad => \ULA1|ALT_INV_Add2~117_sumout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~243_combout\);

-- Location: LABCELL_X75_Y37_N54
\rtl~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~153_combout\ = ( \ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux25~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ ) ) ) # ( \ULA1|Add2~117_sumout\ & ( 
-- !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux23~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	datae => \ULA1|ALT_INV_Add2~117_sumout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~153_combout\);

-- Location: LABCELL_X80_Y33_N21
\rtl~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~269_combout\ = ( \rtl~153_combout\ & ( (!\ULA1|Add2~125_sumout\ & (((!\ULA1|Add2~121_sumout\) # (\rtl~243_combout\)))) # (\ULA1|Add2~125_sumout\ & (\rtl~102_combout\ & ((!\ULA1|Add2~121_sumout\)))) ) ) # ( !\rtl~153_combout\ & ( 
-- (!\ULA1|Add2~125_sumout\ & (((\rtl~243_combout\ & \ULA1|Add2~121_sumout\)))) # (\ULA1|Add2~125_sumout\ & (\rtl~102_combout\ & ((!\ULA1|Add2~121_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010000101010111011000010101011101100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~125_sumout\,
	datab => \ALT_INV_rtl~102_combout\,
	datac => \ALT_INV_rtl~243_combout\,
	datad => \ULA1|ALT_INV_Add2~121_sumout\,
	dataf => \ALT_INV_rtl~153_combout\,
	combout => \rtl~269_combout\);

-- Location: LABCELL_X80_Y33_N45
\ULA1|Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux6~6_combout\ = ( \ULA1|ShiftRight1~6_combout\ & ( \rtl~269_combout\ & ( (\ULA1|Mux14~14_combout\ & (!\ULA1|Mux6~5_combout\ & ((!\mux_IN_ULA_4_2|Mux0~0_combout\) # (\ULA1|Add2~129_sumout\)))) ) ) ) # ( !\ULA1|ShiftRight1~6_combout\ & ( 
-- \rtl~269_combout\ & ( (\mux_IN_ULA_4_2|Mux0~0_combout\ & (\ULA1|Mux14~14_combout\ & (\ULA1|Add2~129_sumout\ & !\ULA1|Mux6~5_combout\))) ) ) ) # ( \ULA1|ShiftRight1~6_combout\ & ( !\rtl~269_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & 
-- (\ULA1|Mux14~14_combout\ & !\ULA1|Mux6~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100000000000000001000000000010001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datab => \ULA1|ALT_INV_Mux14~14_combout\,
	datac => \ULA1|ALT_INV_Add2~129_sumout\,
	datad => \ULA1|ALT_INV_Mux6~5_combout\,
	datae => \ULA1|ALT_INV_ShiftRight1~6_combout\,
	dataf => \ALT_INV_rtl~269_combout\,
	combout => \ULA1|Mux6~6_combout\);

-- Location: MLABCELL_X82_Y34_N48
\rtl~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~232_combout\ = ( \mux_IN_ULA_4_1|Mux9~0_combout\ & ( \ULA1|Add2~117_sumout\ & ( (\ULA1|Add2~113_sumout\) # (\mux_IN_ULA_4_1|Mux7~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux9~0_combout\ & ( \ULA1|Add2~117_sumout\ & ( (\mux_IN_ULA_4_1|Mux7~0_combout\ & 
-- !\ULA1|Add2~113_sumout\) ) ) ) # ( \mux_IN_ULA_4_1|Mux9~0_combout\ & ( !\ULA1|Add2~117_sumout\ & ( (!\ULA1|Add2~113_sumout\ & ((\mux_IN_ULA_4_1|Mux6~0_combout\))) # (\ULA1|Add2~113_sumout\ & (\mux_IN_ULA_4_1|Mux8~0_combout\)) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux9~0_combout\ & ( !\ULA1|Add2~117_sumout\ & ( (!\ULA1|Add2~113_sumout\ & ((\mux_IN_ULA_4_1|Mux6~0_combout\))) # (\ULA1|Add2~113_sumout\ & (\mux_IN_ULA_4_1|Mux8~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datad => \ULA1|ALT_INV_Add2~113_sumout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~232_combout\);

-- Location: LABCELL_X75_Y34_N42
\rtl~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~198_combout\ = ( \mux_IN_ULA_4_1|Mux20~0_combout\ & ( \ULA1|Add2~117_sumout\ & ( (!\ULA1|Add2~113_sumout\ & ((\mux_IN_ULA_4_1|Mux19~0_combout\))) # (\ULA1|Add2~113_sumout\ & (\mux_IN_ULA_4_1|Mux21~0_combout\)) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux20~0_combout\ & ( \ULA1|Add2~117_sumout\ & ( (!\ULA1|Add2~113_sumout\ & ((\mux_IN_ULA_4_1|Mux19~0_combout\))) # (\ULA1|Add2~113_sumout\ & (\mux_IN_ULA_4_1|Mux21~0_combout\)) ) ) ) # ( \mux_IN_ULA_4_1|Mux20~0_combout\ & ( 
-- !\ULA1|Add2~117_sumout\ & ( (\ULA1|Add2~113_sumout\) # (\mux_IN_ULA_4_1|Mux18~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux20~0_combout\ & ( !\ULA1|Add2~117_sumout\ & ( (\mux_IN_ULA_4_1|Mux18~0_combout\ & !\ULA1|Add2~113_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datac => \ULA1|ALT_INV_Add2~113_sumout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~198_combout\);

-- Location: LABCELL_X83_Y34_N6
\rtl~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~224_combout\ = ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( \ULA1|Add2~117_sumout\ & ( (!\ULA1|Add2~113_sumout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))) # (\ULA1|Add2~113_sumout\ & (\mux_IN_ULA_4_1|Mux13~0_combout\)) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( \ULA1|Add2~117_sumout\ & ( (!\ULA1|Add2~113_sumout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))) # (\ULA1|Add2~113_sumout\ & (\mux_IN_ULA_4_1|Mux13~0_combout\)) ) ) ) # ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( 
-- !\ULA1|Add2~117_sumout\ & ( (\mux_IN_ULA_4_1|Mux10~0_combout\) # (\ULA1|Add2~113_sumout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( !\ULA1|Add2~117_sumout\ & ( (!\ULA1|Add2~113_sumout\ & \mux_IN_ULA_4_1|Mux10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datab => \ULA1|ALT_INV_Add2~113_sumout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~224_combout\);

-- Location: MLABCELL_X82_Y34_N0
\ULA1|Mux6~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux6~7_combout\ = ( \rtl~224_combout\ & ( \ULA1|Add2~121_sumout\ & ( (!\ULA1|Add2~125_sumout\ & (\rtl~216_combout\)) # (\ULA1|Add2~125_sumout\ & ((\rtl~198_combout\))) ) ) ) # ( !\rtl~224_combout\ & ( \ULA1|Add2~121_sumout\ & ( 
-- (!\ULA1|Add2~125_sumout\ & (\rtl~216_combout\)) # (\ULA1|Add2~125_sumout\ & ((\rtl~198_combout\))) ) ) ) # ( \rtl~224_combout\ & ( !\ULA1|Add2~121_sumout\ & ( (\ULA1|Add2~125_sumout\) # (\rtl~232_combout\) ) ) ) # ( !\rtl~224_combout\ & ( 
-- !\ULA1|Add2~121_sumout\ & ( (\rtl~232_combout\ & !\ULA1|Add2~125_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~232_combout\,
	datab => \ALT_INV_rtl~216_combout\,
	datac => \ULA1|ALT_INV_Add2~125_sumout\,
	datad => \ALT_INV_rtl~198_combout\,
	datae => \ALT_INV_rtl~224_combout\,
	dataf => \ULA1|ALT_INV_Add2~121_sumout\,
	combout => \ULA1|Mux6~7_combout\);

-- Location: MLABCELL_X82_Y34_N54
\ULA1|Mux6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux6~9_combout\ = ( \mux_IN_ULA_4_1|Mux6~0_combout\ & ( (!\ULA1|Mux14~15_combout\ & (\ULA1|Mux6~8_combout\ & ((\ULA1|Mux6~7_combout\)))) # (\ULA1|Mux14~15_combout\ & ((!\mux_IN_ULA_4_2|Mux6~0_combout\) # ((\ULA1|Mux6~8_combout\ & 
-- \ULA1|Mux6~7_combout\)))) ) ) # ( !\mux_IN_ULA_4_1|Mux6~0_combout\ & ( (!\ULA1|Mux14~15_combout\ & (\ULA1|Mux6~8_combout\ & ((\ULA1|Mux6~7_combout\)))) # (\ULA1|Mux14~15_combout\ & (((\ULA1|Mux6~8_combout\ & \ULA1|Mux6~7_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux6~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011101010000011100110101000001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~15_combout\,
	datab => \ULA1|ALT_INV_Mux6~8_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux6~0_combout\,
	datad => \ULA1|ALT_INV_Mux6~7_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	combout => \ULA1|Mux6~9_combout\);

-- Location: LABCELL_X81_Y36_N30
\ULA1|Mux6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux6~10_combout\ = ( !\ULA1|Mux6~6_combout\ & ( !\ULA1|Mux6~9_combout\ & ( (!\ULA1|Mux14~7_combout\) # ((!\ULA1|Mux6~4_combout\ & !\ULA1|Mux6~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux6~4_combout\,
	datac => \ULA1|ALT_INV_Mux14~7_combout\,
	datad => \ULA1|ALT_INV_Mux6~1_combout\,
	datae => \ULA1|ALT_INV_Mux6~6_combout\,
	dataf => \ULA1|ALT_INV_Mux6~9_combout\,
	combout => \ULA1|Mux6~10_combout\);

-- Location: LABCELL_X81_Y36_N9
\ULA1|Mux6~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux6~11_combout\ = ( \ULA1|Mux14~21_combout\ & ( \ULA1|Mux6~10_combout\ & ( (!\ULA1|Mux14~20_combout\ & ((\ULA1|Add0~117_sumout\))) # (\ULA1|Mux14~20_combout\ & (\ULA1|Mux6~0_combout\)) ) ) ) # ( !\ULA1|Mux14~21_combout\ & ( \ULA1|Mux6~10_combout\ & 
-- ( (\mux_IN_ULA_4_1|Mux6~0_combout\ & \ULA1|Mux14~20_combout\) ) ) ) # ( \ULA1|Mux14~21_combout\ & ( !\ULA1|Mux6~10_combout\ & ( (!\ULA1|Mux14~20_combout\ & ((\ULA1|Add0~117_sumout\))) # (\ULA1|Mux14~20_combout\ & (\ULA1|Mux6~0_combout\)) ) ) ) # ( 
-- !\ULA1|Mux14~21_combout\ & ( !\ULA1|Mux6~10_combout\ & ( (!\ULA1|Mux14~20_combout\) # (\mux_IN_ULA_4_1|Mux6~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011000011110101010100000000001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux6~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datac => \ULA1|ALT_INV_Add0~117_sumout\,
	datad => \ULA1|ALT_INV_Mux14~20_combout\,
	datae => \ULA1|ALT_INV_Mux14~21_combout\,
	dataf => \ULA1|ALT_INV_Mux6~10_combout\,
	combout => \ULA1|Mux6~11_combout\);

-- Location: FF_X81_Y36_N8
\PIPE3|Temp[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux6~11_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(62));

-- Location: FF_X73_Y35_N56
\PIPE4|Temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(62),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(30));

-- Location: FF_X73_Y35_N40
\PIPE4|Temp[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(25),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(62));

-- Location: LABCELL_X73_Y35_N6
\muxEscReg2|X[25]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[25]~25_combout\ = ( \PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(62) ) ) # ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(30) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE4|ALT_INV_Temp\(30),
	datad => \PIPE4|ALT_INV_Temp\(62),
	dataf => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	combout => \muxEscReg2|X[25]~25_combout\);

-- Location: FF_X66_Y35_N59
\registradores|G2:7:regb|Temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[25]~25_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(25));

-- Location: FF_X66_Y35_N35
\registradores|G2:6:regb|Temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[25]~25_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(25));

-- Location: FF_X67_Y35_N2
\registradores|G2:5:regb|Temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[25]~25_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(25));

-- Location: FF_X67_Y35_N28
\registradores|G2:4:regb|Temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[25]~25_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(25));

-- Location: LABCELL_X67_Y35_N0
\registradores|outData2|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux6~0_combout\ = ( \registradores|G2:5:regb|Temp\(25) & ( \registradores|G2:4:regb|Temp\(25) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp\(16) & ((\registradores|G2:6:regb|Temp\(25)))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:7:regb|Temp\(25)))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(25) & ( \registradores|G2:4:regb|Temp\(25) & ( (!\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17)) # (\registradores|G2:6:regb|Temp\(25))))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:7:regb|Temp\(25) & (\PIPE1|Temp\(17)))) ) ) ) # ( \registradores|G2:5:regb|Temp\(25) & ( !\registradores|G2:4:regb|Temp\(25) & ( (!\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17) & \registradores|G2:6:regb|Temp\(25))))) # (\PIPE1|Temp\(16) & 
-- (((!\PIPE1|Temp\(17))) # (\registradores|G2:7:regb|Temp\(25)))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(25) & ( !\registradores|G2:4:regb|Temp\(25) & ( (\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & ((\registradores|G2:6:regb|Temp\(25)))) # (\PIPE1|Temp\(16) 
-- & (\registradores|G2:7:regb|Temp\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:7:regb|ALT_INV_Temp\(25),
	datab => \PIPE1|ALT_INV_Temp\(16),
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \registradores|G2:6:regb|ALT_INV_Temp\(25),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(25),
	dataf => \registradores|G2:4:regb|ALT_INV_Temp\(25),
	combout => \registradores|outData2|Mux6~0_combout\);

-- Location: LABCELL_X68_Y36_N42
\registradores|G2:1:regb|Temp[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[25]~feeder_combout\ = ( \muxEscReg2|X[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[25]~25_combout\,
	combout => \registradores|G2:1:regb|Temp[25]~feeder_combout\);

-- Location: FF_X68_Y36_N44
\registradores|G2:1:regb|Temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(25));

-- Location: FF_X68_Y36_N50
\registradores|G2:2:regb|Temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[25]~25_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(25));

-- Location: LABCELL_X68_Y36_N48
\registradores|outData2|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux6~1_combout\ = ( \registradores|G2:2:regb|Temp\(25) & ( \registradores|G2:3:regb|Temp\(25) & ( ((!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp\(25)))) # (\PIPE1|Temp\(16) & (\registradores|G2:1:regb|Temp\(25)))) # 
-- (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:2:regb|Temp\(25) & ( \registradores|G2:3:regb|Temp\(25) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:0:regb|Temp\(25) & !\PIPE1|Temp\(17))))) # (\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17))) # 
-- (\registradores|G2:1:regb|Temp\(25)))) ) ) ) # ( \registradores|G2:2:regb|Temp\(25) & ( !\registradores|G2:3:regb|Temp\(25) & ( (!\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17)) # (\registradores|G2:0:regb|Temp\(25))))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:1:regb|Temp\(25) & ((!\PIPE1|Temp\(17))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(25) & ( !\registradores|G2:3:regb|Temp\(25) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp\(25)))) # (\PIPE1|Temp\(16) 
-- & (\registradores|G2:1:regb|Temp\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(16),
	datab => \registradores|G2:1:regb|ALT_INV_Temp\(25),
	datac => \registradores|G2:0:regb|ALT_INV_Temp\(25),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(25),
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(25),
	combout => \registradores|outData2|Mux6~1_combout\);

-- Location: LABCELL_X73_Y35_N24
\registradores|outData2|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux6~2_combout\ = ( \registradores|outData2|Mux6~1_combout\ & ( (!\PIPE1|Temp\(18)) # (\registradores|outData2|Mux6~0_combout\) ) ) # ( !\registradores|outData2|Mux6~1_combout\ & ( (\PIPE1|Temp\(18) & 
-- \registradores|outData2|Mux6~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(18),
	datad => \registradores|outData2|ALT_INV_Mux6~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux6~1_combout\,
	combout => \registradores|outData2|Mux6~2_combout\);

-- Location: FF_X73_Y35_N26
\PIPE2|Temp[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux6~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(67));

-- Location: FF_X73_Y35_N53
\PIPE3|Temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(67),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(30));

-- Location: FF_X73_Y35_N50
\PIPE4|Temp[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(24),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(61));

-- Location: FF_X73_Y35_N23
\PIPE4|Temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(61),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(29));

-- Location: LABCELL_X73_Y35_N27
\muxEscReg2|X[24]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[24]~24_combout\ = ( \PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(61) ) ) # ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(29) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(61),
	datad => \PIPE4|ALT_INV_Temp\(29),
	dataf => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	combout => \muxEscReg2|X[24]~24_combout\);

-- Location: FF_X67_Y35_N55
\registradores|G2:4:regb|Temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[24]~24_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(24));

-- Location: LABCELL_X66_Y35_N54
\registradores|G2:7:regb|Temp[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:7:regb|Temp[24]~feeder_combout\ = ( \muxEscReg2|X[24]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[24]~24_combout\,
	combout => \registradores|G2:7:regb|Temp[24]~feeder_combout\);

-- Location: FF_X66_Y35_N55
\registradores|G2:7:regb|Temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:7:regb|Temp[24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(24));

-- Location: FF_X67_Y35_N14
\registradores|G2:5:regb|Temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[24]~24_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(24));

-- Location: FF_X66_Y35_N32
\registradores|G2:6:regb|Temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[24]~24_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(24));

-- Location: LABCELL_X67_Y35_N12
\registradores|outData2|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux7~0_combout\ = ( \registradores|G2:5:regb|Temp\(24) & ( \registradores|G2:6:regb|Temp\(24) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16))) # (\registradores|G2:4:regb|Temp\(24)))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16)) # 
-- (\registradores|G2:7:regb|Temp\(24))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(24) & ( \registradores|G2:6:regb|Temp\(24) & ( (!\PIPE1|Temp\(17) & (\registradores|G2:4:regb|Temp\(24) & (!\PIPE1|Temp\(16)))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16)) # 
-- (\registradores|G2:7:regb|Temp\(24))))) ) ) ) # ( \registradores|G2:5:regb|Temp\(24) & ( !\registradores|G2:6:regb|Temp\(24) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16))) # (\registradores|G2:4:regb|Temp\(24)))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16) 
-- & \registradores|G2:7:regb|Temp\(24))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(24) & ( !\registradores|G2:6:regb|Temp\(24) & ( (!\PIPE1|Temp\(17) & (\registradores|G2:4:regb|Temp\(24) & (!\PIPE1|Temp\(16)))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16) & 
-- \registradores|G2:7:regb|Temp\(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \registradores|G2:4:regb|ALT_INV_Temp\(24),
	datac => \PIPE1|ALT_INV_Temp\(16),
	datad => \registradores|G2:7:regb|ALT_INV_Temp\(24),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(24),
	dataf => \registradores|G2:6:regb|ALT_INV_Temp\(24),
	combout => \registradores|outData2|Mux7~0_combout\);

-- Location: LABCELL_X68_Y36_N15
\registradores|G2:1:regb|Temp[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[24]~feeder_combout\ = ( \muxEscReg2|X[24]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[24]~24_combout\,
	combout => \registradores|G2:1:regb|Temp[24]~feeder_combout\);

-- Location: FF_X68_Y36_N17
\registradores|G2:1:regb|Temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(24));

-- Location: FF_X68_Y36_N38
\registradores|G2:2:regb|Temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[24]~24_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(24));

-- Location: LABCELL_X68_Y36_N36
\registradores|outData2|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux7~1_combout\ = ( \registradores|G2:2:regb|Temp\(24) & ( \registradores|G2:3:regb|Temp\(24) & ( ((!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp\(24))) # (\PIPE1|Temp\(16) & ((\registradores|G2:1:regb|Temp\(24))))) # 
-- (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:2:regb|Temp\(24) & ( \registradores|G2:3:regb|Temp\(24) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp\(24))) # (\PIPE1|Temp\(16) & ((\registradores|G2:1:regb|Temp\(24)))))) # 
-- (\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16))))) ) ) ) # ( \registradores|G2:2:regb|Temp\(24) & ( !\registradores|G2:3:regb|Temp\(24) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp\(24))) # (\PIPE1|Temp\(16) & 
-- ((\registradores|G2:1:regb|Temp\(24)))))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(24) & ( !\registradores|G2:3:regb|Temp\(24) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & 
-- (\registradores|G2:0:regb|Temp\(24))) # (\PIPE1|Temp\(16) & ((\registradores|G2:1:regb|Temp\(24)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:0:regb|ALT_INV_Temp\(24),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \PIPE1|ALT_INV_Temp\(16),
	datad => \registradores|G2:1:regb|ALT_INV_Temp\(24),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(24),
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(24),
	combout => \registradores|outData2|Mux7~1_combout\);

-- Location: LABCELL_X73_Y35_N9
\registradores|outData2|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux7~2_combout\ = ( \registradores|outData2|Mux7~1_combout\ & ( (!\PIPE1|Temp\(18)) # (\registradores|outData2|Mux7~0_combout\) ) ) # ( !\registradores|outData2|Mux7~1_combout\ & ( (\registradores|outData2|Mux7~0_combout\ & 
-- \PIPE1|Temp\(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registradores|outData2|ALT_INV_Mux7~0_combout\,
	datac => \PIPE1|ALT_INV_Temp\(18),
	dataf => \registradores|outData2|ALT_INV_Mux7~1_combout\,
	combout => \registradores|outData2|Mux7~2_combout\);

-- Location: FF_X73_Y35_N10
\PIPE2|Temp[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux7~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(66));

-- Location: FF_X75_Y34_N14
\PIPE3|Temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(66),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(29));

-- Location: FF_X71_Y36_N38
\PIPE4|Temp[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(23),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(60));

-- Location: LABCELL_X71_Y36_N24
\muxEscReg2|X[23]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[23]~23_combout\ = ( \PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(60) ) ) # ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(28) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE4|ALT_INV_Temp\(28),
	datad => \PIPE4|ALT_INV_Temp\(60),
	dataf => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	combout => \muxEscReg2|X[23]~23_combout\);

-- Location: FF_X71_Y36_N58
\registradores|G2:1:regb|Temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[23]~23_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(23));

-- Location: FF_X71_Y36_N1
\registradores|G2:2:regb|Temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[23]~23_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(23));

-- Location: LABCELL_X70_Y34_N33
\registradores|G2:3:regb|Temp[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:3:regb|Temp[23]~feeder_combout\ = ( \muxEscReg2|X[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[23]~23_combout\,
	combout => \registradores|G2:3:regb|Temp[23]~feeder_combout\);

-- Location: FF_X70_Y34_N35
\registradores|G2:3:regb|Temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:3:regb|Temp[23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(23));

-- Location: LABCELL_X70_Y34_N39
\registradores|G2:0:regb|Temp[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[23]~feeder_combout\ = ( \muxEscReg2|X[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[23]~23_combout\,
	combout => \registradores|G2:0:regb|Temp[23]~feeder_combout\);

-- Location: FF_X70_Y34_N41
\registradores|G2:0:regb|Temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(23));

-- Location: LABCELL_X70_Y36_N18
\registradores|outData2|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux8~1_combout\ = ( \registradores|G2:3:regb|Temp\(23) & ( \registradores|G2:0:regb|Temp\(23) & ( (!\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17)) # (\registradores|G2:2:regb|Temp\(23))))) # (\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17))) # 
-- (\registradores|G2:1:regb|Temp\(23)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(23) & ( \registradores|G2:0:regb|Temp\(23) & ( (!\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17)) # (\registradores|G2:2:regb|Temp\(23))))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:1:regb|Temp\(23) & (!\PIPE1|Temp\(17)))) ) ) ) # ( \registradores|G2:3:regb|Temp\(23) & ( !\registradores|G2:0:regb|Temp\(23) & ( (!\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17) & \registradores|G2:2:regb|Temp\(23))))) # (\PIPE1|Temp\(16) & 
-- (((\PIPE1|Temp\(17))) # (\registradores|G2:1:regb|Temp\(23)))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(23) & ( !\registradores|G2:0:regb|Temp\(23) & ( (!\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17) & \registradores|G2:2:regb|Temp\(23))))) # (\PIPE1|Temp\(16) 
-- & (\registradores|G2:1:regb|Temp\(23) & (!\PIPE1|Temp\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:1:regb|ALT_INV_Temp\(23),
	datab => \PIPE1|ALT_INV_Temp\(16),
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \registradores|G2:2:regb|ALT_INV_Temp\(23),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(23),
	dataf => \registradores|G2:0:regb|ALT_INV_Temp\(23),
	combout => \registradores|outData2|Mux8~1_combout\);

-- Location: LABCELL_X67_Y35_N9
\registradores|G2:4:regb|Temp[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:4:regb|Temp[23]~feeder_combout\ = ( \muxEscReg2|X[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[23]~23_combout\,
	combout => \registradores|G2:4:regb|Temp[23]~feeder_combout\);

-- Location: FF_X67_Y35_N11
\registradores|G2:4:regb|Temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:4:regb|Temp[23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(23));

-- Location: LABCELL_X66_Y35_N33
\registradores|G2:6:regb|Temp[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:6:regb|Temp[23]~feeder_combout\ = ( \muxEscReg2|X[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[23]~23_combout\,
	combout => \registradores|G2:6:regb|Temp[23]~feeder_combout\);

-- Location: FF_X66_Y35_N34
\registradores|G2:6:regb|Temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:6:regb|Temp[23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(23));

-- Location: FF_X67_Y35_N44
\registradores|G2:5:regb|Temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[23]~23_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(23));

-- Location: LABCELL_X66_Y35_N51
\registradores|G2:7:regb|Temp[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:7:regb|Temp[23]~feeder_combout\ = ( \muxEscReg2|X[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[23]~23_combout\,
	combout => \registradores|G2:7:regb|Temp[23]~feeder_combout\);

-- Location: FF_X66_Y35_N52
\registradores|G2:7:regb|Temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:7:regb|Temp[23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(23));

-- Location: LABCELL_X67_Y35_N42
\registradores|outData2|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux8~0_combout\ = ( \registradores|G2:5:regb|Temp\(23) & ( \registradores|G2:7:regb|Temp\(23) & ( ((!\PIPE1|Temp\(17) & (\registradores|G2:4:regb|Temp\(23))) # (\PIPE1|Temp\(17) & ((\registradores|G2:6:regb|Temp\(23))))) # 
-- (\PIPE1|Temp\(16)) ) ) ) # ( !\registradores|G2:5:regb|Temp\(23) & ( \registradores|G2:7:regb|Temp\(23) & ( (!\PIPE1|Temp\(17) & (\registradores|G2:4:regb|Temp\(23) & (!\PIPE1|Temp\(16)))) # (\PIPE1|Temp\(17) & (((\registradores|G2:6:regb|Temp\(23)) # 
-- (\PIPE1|Temp\(16))))) ) ) ) # ( \registradores|G2:5:regb|Temp\(23) & ( !\registradores|G2:7:regb|Temp\(23) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16))) # (\registradores|G2:4:regb|Temp\(23)))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16) & 
-- \registradores|G2:6:regb|Temp\(23))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(23) & ( !\registradores|G2:7:regb|Temp\(23) & ( (!\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & (\registradores|G2:4:regb|Temp\(23))) # (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:6:regb|Temp\(23)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \registradores|G2:4:regb|ALT_INV_Temp\(23),
	datac => \PIPE1|ALT_INV_Temp\(16),
	datad => \registradores|G2:6:regb|ALT_INV_Temp\(23),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(23),
	dataf => \registradores|G2:7:regb|ALT_INV_Temp\(23),
	combout => \registradores|outData2|Mux8~0_combout\);

-- Location: LABCELL_X75_Y36_N51
\registradores|outData2|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux8~2_combout\ = ( \registradores|outData2|Mux8~0_combout\ & ( (\PIPE1|Temp\(18)) # (\registradores|outData2|Mux8~1_combout\) ) ) # ( !\registradores|outData2|Mux8~0_combout\ & ( (\registradores|outData2|Mux8~1_combout\ & 
-- !\PIPE1|Temp\(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|outData2|ALT_INV_Mux8~1_combout\,
	datad => \PIPE1|ALT_INV_Temp\(18),
	dataf => \registradores|outData2|ALT_INV_Mux8~0_combout\,
	combout => \registradores|outData2|Mux8~2_combout\);

-- Location: FF_X75_Y36_N53
\PIPE2|Temp[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux8~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(65));

-- Location: LABCELL_X74_Y36_N54
\mux_IN_ULA_4_2|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux8~0_combout\ = ( \muxEscReg2|X[23]~23_combout\ & ( \PIPEAUX|Temp\(1) & ( (!\PIPEAUX|Temp\(0) & (\PIPE3|Temp\(60))) # (\PIPEAUX|Temp\(0) & ((\PIPE2|Temp\(15)))) ) ) ) # ( !\muxEscReg2|X[23]~23_combout\ & ( \PIPEAUX|Temp\(1) & ( 
-- (!\PIPEAUX|Temp\(0) & (\PIPE3|Temp\(60))) # (\PIPEAUX|Temp\(0) & ((\PIPE2|Temp\(15)))) ) ) ) # ( \muxEscReg2|X[23]~23_combout\ & ( !\PIPEAUX|Temp\(1) & ( (\PIPEAUX|Temp\(0)) # (\PIPE2|Temp\(65)) ) ) ) # ( !\muxEscReg2|X[23]~23_combout\ & ( 
-- !\PIPEAUX|Temp\(1) & ( (\PIPE2|Temp\(65) & !\PIPEAUX|Temp\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(65),
	datab => \PIPE3|ALT_INV_Temp\(60),
	datac => \PIPEAUX|ALT_INV_Temp\(0),
	datad => \PIPE2|ALT_INV_Temp\(15),
	datae => \muxEscReg2|ALT_INV_X[23]~23_combout\,
	dataf => \PIPEAUX|ALT_INV_Temp\(1),
	combout => \mux_IN_ULA_4_2|Mux8~0_combout\);

-- Location: LABCELL_X71_Y36_N12
\ULA1|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux8~0_combout\ = ( \ULA1|Mux29~18_combout\ & ( (!\ULA1|Mux29~19_combout\ & ((\mux_IN_ULA_4_2|Mux8~0_combout\) # (\mux_IN_ULA_4_1|Mux8~0_combout\))) ) ) # ( !\ULA1|Mux29~18_combout\ & ( (!\mux_IN_ULA_4_1|Mux8~0_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux8~0_combout\ & !\ULA1|Mux29~19_combout\)) # (\mux_IN_ULA_4_1|Mux8~0_combout\ & (\mux_IN_ULA_4_2|Mux8~0_combout\ & \ULA1|Mux29~19_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000110000001100000011000000101110000011100000111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux8~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~19_combout\,
	dataf => \ULA1|ALT_INV_Mux29~18_combout\,
	combout => \ULA1|Mux8~0_combout\);

-- Location: LABCELL_X71_Y36_N42
\rtl~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~228_combout\ = ( \mux_IN_ULA_4_1|Mux9~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux10~0_combout\))) # (\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux11~0_combout\)) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux9~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux10~0_combout\))) # (\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux11~0_combout\)) ) ) ) # ( \mux_IN_ULA_4_1|Mux9~0_combout\ & ( 
-- !\ULA1|Add2~113_sumout\ & ( (\mux_IN_ULA_4_1|Mux8~0_combout\) # (\ULA1|Add2~117_sumout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux9~0_combout\ & ( !\ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & \mux_IN_ULA_4_1|Mux8~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~117_sumout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~228_combout\);

-- Location: LABCELL_X75_Y36_N36
\ULA1|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux8~6_combout\ = ( \rtl~209_combout\ & ( \rtl~189_combout\ & ( ((!\ULA1|Add2~125_sumout\ & (\rtl~228_combout\)) # (\ULA1|Add2~125_sumout\ & ((\rtl~220_combout\)))) # (\ULA1|Add2~121_sumout\) ) ) ) # ( !\rtl~209_combout\ & ( \rtl~189_combout\ & ( 
-- (!\ULA1|Add2~125_sumout\ & (!\ULA1|Add2~121_sumout\ & (\rtl~228_combout\))) # (\ULA1|Add2~125_sumout\ & (((\rtl~220_combout\)) # (\ULA1|Add2~121_sumout\))) ) ) ) # ( \rtl~209_combout\ & ( !\rtl~189_combout\ & ( (!\ULA1|Add2~125_sumout\ & 
-- (((\rtl~228_combout\)) # (\ULA1|Add2~121_sumout\))) # (\ULA1|Add2~125_sumout\ & (!\ULA1|Add2~121_sumout\ & ((\rtl~220_combout\)))) ) ) ) # ( !\rtl~209_combout\ & ( !\rtl~189_combout\ & ( (!\ULA1|Add2~121_sumout\ & ((!\ULA1|Add2~125_sumout\ & 
-- (\rtl~228_combout\)) # (\ULA1|Add2~125_sumout\ & ((\rtl~220_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~125_sumout\,
	datab => \ULA1|ALT_INV_Add2~121_sumout\,
	datac => \ALT_INV_rtl~228_combout\,
	datad => \ALT_INV_rtl~220_combout\,
	datae => \ALT_INV_rtl~209_combout\,
	dataf => \ALT_INV_rtl~189_combout\,
	combout => \ULA1|Mux8~6_combout\);

-- Location: LABCELL_X75_Y36_N54
\ULA1|Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux8~7_combout\ = ( \ULA1|Mux8~6_combout\ & ( \ULA1|Mux14~17_combout\ ) ) # ( !\ULA1|Mux8~6_combout\ & ( \ULA1|Mux14~17_combout\ & ( (\ULA1|Mux14~15_combout\ & (!\mux_IN_ULA_4_1|Mux8~0_combout\ $ (!\mux_IN_ULA_4_2|Mux8~0_combout\))) ) ) ) # ( 
-- \ULA1|Mux8~6_combout\ & ( !\ULA1|Mux14~17_combout\ & ( (\ULA1|Mux14~15_combout\ & (!\mux_IN_ULA_4_1|Mux8~0_combout\ $ (!\mux_IN_ULA_4_2|Mux8~0_combout\))) ) ) ) # ( !\ULA1|Mux8~6_combout\ & ( !\ULA1|Mux14~17_combout\ & ( (\ULA1|Mux14~15_combout\ & 
-- (!\mux_IN_ULA_4_1|Mux8~0_combout\ $ (!\mux_IN_ULA_4_2|Mux8~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110000000011000011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datac => \ULA1|ALT_INV_Mux14~15_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux8~0_combout\,
	datae => \ULA1|ALT_INV_Mux8~6_combout\,
	dataf => \ULA1|ALT_INV_Mux14~17_combout\,
	combout => \ULA1|Mux8~7_combout\);

-- Location: LABCELL_X74_Y33_N30
\rtl~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~227_combout\ = ( \mux_IN_ULA_4_1|Mux10~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux9~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux10~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux9~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))) ) ) ) # ( 
-- \mux_IN_ULA_4_1|Mux10~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( (\mux_IN_ULA_4_1|Mux8~0_combout\) # (\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux10~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & \mux_IN_ULA_4_1|Mux8~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~227_combout\);

-- Location: LABCELL_X75_Y33_N15
\ULA1|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux8~2_combout\ = ( \mux_IN_ULA_4_2|Mux29~0_combout\ & ( \rtl~177_combout\ & ( (\mux_IN_ULA_4_2|Mux28~0_combout\) # (\rtl~219_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux29~0_combout\ & ( \rtl~177_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- (\rtl~227_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~206_combout\))) ) ) ) # ( \mux_IN_ULA_4_2|Mux29~0_combout\ & ( !\rtl~177_combout\ & ( (\rtl~219_combout\ & !\mux_IN_ULA_4_2|Mux28~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux29~0_combout\ & ( 
-- !\rtl~177_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~227_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~206_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011000001010000010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~227_combout\,
	datab => \ALT_INV_rtl~219_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datad => \ALT_INV_rtl~206_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	dataf => \ALT_INV_rtl~177_combout\,
	combout => \ULA1|Mux8~2_combout\);

-- Location: LABCELL_X75_Y36_N0
\ULA1|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux8~3_combout\ = ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( \rtl~71_combout\ & ( (!\ULA1|Mux29~36_combout\) # (((\rtl~70_combout\) # (\mux_IN_ULA_4_2|Mux28~0_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( 
-- \rtl~71_combout\ & ( (\ULA1|Mux29~36_combout\ & (!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~70_combout\) # (\mux_IN_ULA_4_2|Mux29~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( !\rtl~71_combout\ & ( (!\ULA1|Mux29~36_combout\) # 
-- (((!\mux_IN_ULA_4_2|Mux29~0_combout\ & \rtl~70_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( !\rtl~71_combout\ & ( (\ULA1|Mux29~36_combout\ & (!\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux28~0_combout\ & \rtl~70_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000101011111110111100010000010100001011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~36_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datad => \ALT_INV_rtl~70_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	dataf => \ALT_INV_rtl~71_combout\,
	combout => \ULA1|Mux8~3_combout\);

-- Location: LABCELL_X75_Y36_N12
\ULA1|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux8~4_combout\ = ( \ULA1|Mux8~3_combout\ & ( \ULA1|Mux14~9_combout\ & ( (!\ULA1|Mux14~0_combout\) # (\ULA1|Mux8~2_combout\) ) ) ) # ( !\ULA1|Mux8~3_combout\ & ( \ULA1|Mux14~9_combout\ & ( \ULA1|Mux8~2_combout\ ) ) ) # ( \ULA1|Mux8~3_combout\ & ( 
-- !\ULA1|Mux14~9_combout\ & ( !\ULA1|Mux14~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000001010101010101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux8~2_combout\,
	datac => \ULA1|ALT_INV_Mux14~0_combout\,
	datae => \ULA1|ALT_INV_Mux8~3_combout\,
	dataf => \ULA1|ALT_INV_Mux14~9_combout\,
	combout => \ULA1|Mux8~4_combout\);

-- Location: LABCELL_X79_Y35_N0
\rtl~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~265_combout\ = ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( \rtl~75_combout\ & ( (!\ULA1|Add2~121_sumout\ & (((!\ULA1|Add2~125_sumout\)) # (\rtl~74_combout\))) # (\ULA1|Add2~121_sumout\ & (((!\ULA1|Add2~125_sumout\ & \ULA1|ShiftRight0~3_combout\)))) ) ) ) # 
-- ( !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( \rtl~75_combout\ & ( (!\ULA1|Add2~121_sumout\ & ((!\ULA1|Add2~125_sumout\) # (\rtl~74_combout\))) ) ) ) # ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( !\rtl~75_combout\ & ( (!\ULA1|Add2~121_sumout\ & (\rtl~74_combout\ & 
-- (\ULA1|Add2~125_sumout\))) # (\ULA1|Add2~121_sumout\ & (((!\ULA1|Add2~125_sumout\ & \ULA1|ShiftRight0~3_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( !\rtl~75_combout\ & ( (!\ULA1|Add2~121_sumout\ & (\rtl~74_combout\ & 
-- \ULA1|Add2~125_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100101001010100010101000101010001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~121_sumout\,
	datab => \ALT_INV_rtl~74_combout\,
	datac => \ULA1|ALT_INV_Add2~125_sumout\,
	datad => \ULA1|ALT_INV_ShiftRight0~3_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	dataf => \ALT_INV_rtl~75_combout\,
	combout => \rtl~265_combout\);

-- Location: LABCELL_X79_Y35_N36
\rtl~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~264_combout\ = ( \rtl~81_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~134_combout\) # (\mux_IN_ULA_4_2|Mux29~0_combout\))) ) ) # ( !\rtl~81_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (!\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- \rtl~134_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datac => \ALT_INV_rtl~134_combout\,
	dataf => \ALT_INV_rtl~81_combout\,
	combout => \rtl~264_combout\);

-- Location: LABCELL_X75_Y36_N21
\ULA1|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux8~1_combout\ = ( \ULA1|Mux14~4_combout\ & ( \ULA1|Mux14~5_combout\ & ( \rtl~265_combout\ ) ) ) # ( !\ULA1|Mux14~4_combout\ & ( \ULA1|Mux14~5_combout\ & ( \rtl~264_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rtl~265_combout\,
	datad => \ALT_INV_rtl~264_combout\,
	datae => \ULA1|ALT_INV_Mux14~4_combout\,
	dataf => \ULA1|ALT_INV_Mux14~5_combout\,
	combout => \ULA1|Mux8~1_combout\);

-- Location: LABCELL_X79_Y34_N24
\rtl~278\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~278_combout\ = ( !\mux_IN_ULA_4_2|Mux29~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\rtl~70_combout\)))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_1|Mux0~0_combout\ & 
-- !\mux_IN_ULA_4_2|Mux31~0_combout\))))) ) ) # ( \mux_IN_ULA_4_2|Mux29~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~71_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000101110000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datac => \ALT_INV_rtl~71_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datag => \ALT_INV_rtl~70_combout\,
	combout => \rtl~278_combout\);

-- Location: LABCELL_X80_Y37_N24
\rtl~263\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~263_combout\ = ( \ULA1|Add2~125_sumout\ & ( \rtl~131_combout\ & ( (\rtl~72_combout\ & !\ULA1|Add2~121_sumout\) ) ) ) # ( !\ULA1|Add2~125_sumout\ & ( \rtl~131_combout\ & ( !\ULA1|Add2~121_sumout\ ) ) ) # ( \ULA1|Add2~125_sumout\ & ( !\rtl~131_combout\ 
-- & ( (\rtl~72_combout\ & !\ULA1|Add2~121_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000011111111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rtl~72_combout\,
	datad => \ULA1|ALT_INV_Add2~121_sumout\,
	datae => \ULA1|ALT_INV_Add2~125_sumout\,
	dataf => \ALT_INV_rtl~131_combout\,
	combout => \rtl~263_combout\);

-- Location: LABCELL_X75_Y36_N6
\ULA1|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux8~5_combout\ = ( \ULA1|Mux14~11_combout\ & ( !\ULA1|Mux14~13_combout\ & ( (\ULA1|Mux14~14_combout\ & \rtl~263_combout\) ) ) ) # ( !\ULA1|Mux14~11_combout\ & ( !\ULA1|Mux14~13_combout\ & ( (\ULA1|Mux14~14_combout\ & \rtl~278_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux14~14_combout\,
	datac => \ALT_INV_rtl~278_combout\,
	datad => \ALT_INV_rtl~263_combout\,
	datae => \ULA1|ALT_INV_Mux14~11_combout\,
	dataf => \ULA1|ALT_INV_Mux14~13_combout\,
	combout => \ULA1|Mux8~5_combout\);

-- Location: LABCELL_X75_Y36_N24
\ULA1|Mux8~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux8~8_combout\ = ( \ULA1|Mux8~1_combout\ & ( !\ULA1|Mux8~5_combout\ & ( (!\ULA1|Mux14~7_combout\ & !\ULA1|Mux8~7_combout\) ) ) ) # ( !\ULA1|Mux8~1_combout\ & ( !\ULA1|Mux8~5_combout\ & ( (!\ULA1|Mux8~7_combout\ & ((!\ULA1|Mux14~7_combout\) # 
-- (!\ULA1|Mux8~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux14~7_combout\,
	datac => \ULA1|ALT_INV_Mux8~7_combout\,
	datad => \ULA1|ALT_INV_Mux8~4_combout\,
	datae => \ULA1|ALT_INV_Mux8~1_combout\,
	dataf => \ULA1|ALT_INV_Mux8~5_combout\,
	combout => \ULA1|Mux8~8_combout\);

-- Location: LABCELL_X75_Y36_N45
\ULA1|Mux8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux8~9_combout\ = ( \ULA1|Add0~109_sumout\ & ( \ULA1|Mux8~8_combout\ & ( (!\ULA1|Mux14~20_combout\ & (((\ULA1|Mux14~21_combout\)))) # (\ULA1|Mux14~20_combout\ & ((!\ULA1|Mux14~21_combout\ & ((\mux_IN_ULA_4_1|Mux8~0_combout\))) # 
-- (\ULA1|Mux14~21_combout\ & (\ULA1|Mux8~0_combout\)))) ) ) ) # ( !\ULA1|Add0~109_sumout\ & ( \ULA1|Mux8~8_combout\ & ( (\ULA1|Mux14~20_combout\ & ((!\ULA1|Mux14~21_combout\ & ((\mux_IN_ULA_4_1|Mux8~0_combout\))) # (\ULA1|Mux14~21_combout\ & 
-- (\ULA1|Mux8~0_combout\)))) ) ) ) # ( \ULA1|Add0~109_sumout\ & ( !\ULA1|Mux8~8_combout\ & ( (!\ULA1|Mux14~20_combout\) # ((!\ULA1|Mux14~21_combout\ & ((\mux_IN_ULA_4_1|Mux8~0_combout\))) # (\ULA1|Mux14~21_combout\ & (\ULA1|Mux8~0_combout\))) ) ) ) # ( 
-- !\ULA1|Add0~109_sumout\ & ( !\ULA1|Mux8~8_combout\ & ( (!\ULA1|Mux14~20_combout\ & (((!\ULA1|Mux14~21_combout\)))) # (\ULA1|Mux14~20_combout\ & ((!\ULA1|Mux14~21_combout\ & ((\mux_IN_ULA_4_1|Mux8~0_combout\))) # (\ULA1|Mux14~21_combout\ & 
-- (\ULA1|Mux8~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000101111100111111010100000011000001010000001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux8~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datac => \ULA1|ALT_INV_Mux14~20_combout\,
	datad => \ULA1|ALT_INV_Mux14~21_combout\,
	datae => \ULA1|ALT_INV_Add0~109_sumout\,
	dataf => \ULA1|ALT_INV_Mux8~8_combout\,
	combout => \ULA1|Mux8~9_combout\);

-- Location: FF_X75_Y36_N5
\PIPE3|Temp[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux8~9_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(60));

-- Location: LABCELL_X70_Y36_N57
\PIPE2|Temp[97]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[97]~feeder_combout\ = \registradores|G2:3:regb|Temp\(23)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|G2:3:regb|ALT_INV_Temp\(23),
	combout => \PIPE2|Temp[97]~feeder_combout\);

-- Location: FF_X70_Y36_N58
\PIPE2|Temp[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[97]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(23),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(97));

-- Location: LABCELL_X71_Y36_N54
\mux_IN_ULA_4_1|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux8~0_combout\ = ( \PIPEAUX|Temp\(3) & ( \muxEscReg2|X[23]~23_combout\ & ( (!\PIPEAUX|Temp\(2) & \PIPE3|Temp\(60)) ) ) ) # ( !\PIPEAUX|Temp\(3) & ( \muxEscReg2|X[23]~23_combout\ & ( (\PIPE2|Temp\(97)) # (\PIPEAUX|Temp\(2)) ) ) ) # ( 
-- \PIPEAUX|Temp\(3) & ( !\muxEscReg2|X[23]~23_combout\ & ( (!\PIPEAUX|Temp\(2) & \PIPE3|Temp\(60)) ) ) ) # ( !\PIPEAUX|Temp\(3) & ( !\muxEscReg2|X[23]~23_combout\ & ( (!\PIPEAUX|Temp\(2) & \PIPE2|Temp\(97)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000011000000110000110011111111110000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPEAUX|ALT_INV_Temp\(2),
	datac => \PIPE3|ALT_INV_Temp\(60),
	datad => \PIPE2|ALT_INV_Temp\(97),
	datae => \PIPEAUX|ALT_INV_Temp\(3),
	dataf => \muxEscReg2|ALT_INV_X[23]~23_combout\,
	combout => \mux_IN_ULA_4_1|Mux8~0_combout\);

-- Location: MLABCELL_X78_Y35_N36
\rtl~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~22_combout\ = ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( \mux_IN_ULA_4_1|Mux10~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_1|Mux9~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((\mux_IN_ULA_4_1|Mux8~0_combout\) # (\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( \mux_IN_ULA_4_1|Mux10~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\)) # 
-- (\mux_IN_ULA_4_1|Mux9~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((!\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_1|Mux8~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux7~0_combout\ & ( !\mux_IN_ULA_4_1|Mux10~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux9~0_combout\ & (\mux_IN_ULA_4_2|Mux31~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_1|Mux8~0_combout\) # (\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux7~0_combout\ & ( !\mux_IN_ULA_4_1|Mux10~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux9~0_combout\ & (\mux_IN_ULA_4_2|Mux31~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_1|Mux8~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	combout => \rtl~22_combout\);

-- Location: LABCELL_X70_Y35_N15
\rtl~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~20_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux16~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux18~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~20_combout\);

-- Location: MLABCELL_X87_Y35_N36
\rtl~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~21_combout\ = ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( \mux_IN_ULA_4_1|Mux14~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\) # ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux13~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux11~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( \mux_IN_ULA_4_1|Mux14~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\) # ((\mux_IN_ULA_4_1|Mux13~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux12~0_combout\ & ( !\mux_IN_ULA_4_1|Mux14~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux13~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\) # ((\mux_IN_ULA_4_1|Mux11~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux12~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux14~0_combout\ & ( (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux13~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	combout => \rtl~21_combout\);

-- Location: LABCELL_X85_Y36_N0
\ULA1|Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux18~4_combout\ = ( \mux_IN_ULA_4_2|Mux29~0_combout\ & ( \rtl~21_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\) # (\rtl~23_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux29~0_combout\ & ( \rtl~21_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- ((\rtl~20_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~22_combout\)) ) ) ) # ( \mux_IN_ULA_4_2|Mux29~0_combout\ & ( !\rtl~21_combout\ & ( (\mux_IN_ULA_4_2|Mux28~0_combout\ & \rtl~23_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux29~0_combout\ & ( 
-- !\rtl~21_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~20_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~22_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000001010000010100010001101110111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datab => \ALT_INV_rtl~22_combout\,
	datac => \ALT_INV_rtl~23_combout\,
	datad => \ALT_INV_rtl~20_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	dataf => \ALT_INV_rtl~21_combout\,
	combout => \ULA1|Mux18~4_combout\);

-- Location: LABCELL_X81_Y38_N42
\ULA1|Mux18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux18~5_combout\ = ( \ULA1|Mux29~18_combout\ & ( \mux_IN_ULA_4_1|Mux18~0_combout\ & ( ((\ULA1|Mux29~2_combout\ & !\ULA1|Mux29~19_combout\)) # (\ULA1|Mux21~0_combout\) ) ) ) # ( !\ULA1|Mux29~18_combout\ & ( \mux_IN_ULA_4_1|Mux18~0_combout\ & ( 
-- ((\ULA1|Mux29~2_combout\ & (\mux_IN_ULA_4_2|Mux18~0_combout\ & \ULA1|Mux29~19_combout\))) # (\ULA1|Mux21~0_combout\) ) ) ) # ( \ULA1|Mux29~18_combout\ & ( !\mux_IN_ULA_4_1|Mux18~0_combout\ & ( (\ULA1|Mux29~2_combout\ & (!\ULA1|Mux21~0_combout\ & 
-- (\mux_IN_ULA_4_2|Mux18~0_combout\ & !\ULA1|Mux29~19_combout\))) ) ) ) # ( !\ULA1|Mux29~18_combout\ & ( !\mux_IN_ULA_4_1|Mux18~0_combout\ & ( (\ULA1|Mux29~2_combout\ & (!\ULA1|Mux21~0_combout\ & (!\mux_IN_ULA_4_2|Mux18~0_combout\ & 
-- !\ULA1|Mux29~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000001000000000000110011001101110111011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~2_combout\,
	datab => \ULA1|ALT_INV_Mux21~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux18~0_combout\,
	datad => \ULA1|ALT_INV_Mux29~19_combout\,
	datae => \ULA1|ALT_INV_Mux29~18_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	combout => \ULA1|Mux18~5_combout\);

-- Location: MLABCELL_X84_Y36_N45
\ULA1|Mux18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux18~6_combout\ = ( !\ULA1|Mux18~5_combout\ & ( (!\ULA1|Mux27~10_combout\) # ((!\ULA1|Mux27~8_combout\ & ((!\ULA1|Add0~61_sumout\))) # (\ULA1|Mux27~8_combout\ & (!\ULA1|Mux18~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011110010111111101111001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux18~4_combout\,
	datab => \ULA1|ALT_INV_Mux27~8_combout\,
	datac => \ULA1|ALT_INV_Mux27~10_combout\,
	datad => \ULA1|ALT_INV_Add0~61_sumout\,
	dataf => \ULA1|ALT_INV_Mux18~5_combout\,
	combout => \ULA1|Mux18~6_combout\);

-- Location: LABCELL_X81_Y34_N30
\rtl~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~199_combout\ = ( \ULA1|Add2~125_sumout\ & ( \rtl~102_combout\ & ( (!\ULA1|Add2~121_sumout\ & (\rtl~153_combout\)) # (\ULA1|Add2~121_sumout\ & ((\rtl~243_combout\))) ) ) ) # ( !\ULA1|Add2~125_sumout\ & ( \rtl~102_combout\ & ( (\rtl~198_combout\) # 
-- (\ULA1|Add2~121_sumout\) ) ) ) # ( \ULA1|Add2~125_sumout\ & ( !\rtl~102_combout\ & ( (!\ULA1|Add2~121_sumout\ & (\rtl~153_combout\)) # (\ULA1|Add2~121_sumout\ & ((\rtl~243_combout\))) ) ) ) # ( !\ULA1|Add2~125_sumout\ & ( !\rtl~102_combout\ & ( 
-- (!\ULA1|Add2~121_sumout\ & \rtl~198_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001001110010011101010101111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~121_sumout\,
	datab => \ALT_INV_rtl~153_combout\,
	datac => \ALT_INV_rtl~243_combout\,
	datad => \ALT_INV_rtl~198_combout\,
	datae => \ULA1|ALT_INV_Add2~125_sumout\,
	dataf => \ALT_INV_rtl~102_combout\,
	combout => \rtl~199_combout\);

-- Location: MLABCELL_X84_Y36_N33
\ULA1|LessThan0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~13_combout\ = ( \mux_IN_ULA_4_1|Mux18~0_combout\ & ( !\mux_IN_ULA_4_2|Mux18~0_combout\ ) ) # ( !\mux_IN_ULA_4_1|Mux18~0_combout\ & ( \mux_IN_ULA_4_2|Mux18~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux18~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	combout => \ULA1|LessThan0~13_combout\);

-- Location: MLABCELL_X84_Y36_N12
\ULA1|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux18~0_combout\ = ( \ULA1|LessThan0~13_combout\ & ( \ULA1|Mux29~34_combout\ & ( (!\ULA1|Mux29~4_combout\ & (\ULA1|ShiftLeft0~0_combout\ & \ULA1|ShiftRight1~0_combout\)) ) ) ) # ( !\ULA1|LessThan0~13_combout\ & ( \ULA1|Mux29~34_combout\ & ( 
-- (!\ULA1|Mux29~4_combout\ & (\ULA1|ShiftLeft0~0_combout\ & \ULA1|ShiftRight1~0_combout\)) ) ) ) # ( \ULA1|LessThan0~13_combout\ & ( !\ULA1|Mux29~34_combout\ & ( (!\ULA1|Mux29~4_combout\) # (\rtl~199_combout\) ) ) ) # ( !\ULA1|LessThan0~13_combout\ & ( 
-- !\ULA1|Mux29~34_combout\ & ( (\rtl~199_combout\ & \ULA1|Mux29~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~199_combout\,
	datab => \ULA1|ALT_INV_Mux29~4_combout\,
	datac => \ULA1|ALT_INV_ShiftLeft0~0_combout\,
	datad => \ULA1|ALT_INV_ShiftRight1~0_combout\,
	datae => \ULA1|ALT_INV_LessThan0~13_combout\,
	dataf => \ULA1|ALT_INV_Mux29~34_combout\,
	combout => \ULA1|Mux18~0_combout\);

-- Location: LABCELL_X79_Y32_N0
\ULA1|ShiftRight2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight2~6_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( (!\ULA1|ShiftLeft0~0_combout\) # ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux2~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux1~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( (\ULA1|ShiftLeft0~0_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux2~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000000000000000010101011111110111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_ShiftLeft0~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	combout => \ULA1|ShiftRight2~6_combout\);

-- Location: MLABCELL_X82_Y36_N24
\rtl~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~201_combout\ = ( \rtl~105_combout\ & ( \rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\rtl~200_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\) # 
-- ((\rtl~246_combout\)))) ) ) ) # ( !\rtl~105_combout\ & ( \rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\rtl~200_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- ((\rtl~246_combout\)))) ) ) ) # ( \rtl~105_combout\ & ( !\rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~200_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\) # 
-- ((\rtl~246_combout\)))) ) ) ) # ( !\rtl~105_combout\ & ( !\rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~200_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- ((\rtl~246_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \ALT_INV_rtl~200_combout\,
	datad => \ALT_INV_rtl~246_combout\,
	datae => \ALT_INV_rtl~105_combout\,
	dataf => \ALT_INV_rtl~158_combout\,
	combout => \rtl~201_combout\);

-- Location: LABCELL_X73_Y36_N54
\rtl~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~26_combout\ = ( \ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux11~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ ) ) ) # ( \ULA1|Add2~117_sumout\ & ( 
-- !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux13~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux14~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datae => \ULA1|ALT_INV_Add2~117_sumout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~26_combout\);

-- Location: LABCELL_X70_Y35_N12
\rtl~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~36_combout\ = ( \ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ ) ) ) # ( \ULA1|Add2~113_sumout\ & ( 
-- !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux16~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux18~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datae => \ULA1|ALT_INV_Add2~113_sumout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~36_combout\);

-- Location: MLABCELL_X78_Y38_N51
\rtl~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~28_combout\ = ( \ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux8~0_combout\ ) ) ) # ( \ULA1|Add2~117_sumout\ & ( 
-- !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux9~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux10~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datae => \ULA1|ALT_INV_Add2~117_sumout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~28_combout\);

-- Location: MLABCELL_X84_Y34_N24
\ULA1|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux18~1_combout\ = ( \rtl~36_combout\ & ( \rtl~28_combout\ & ( (!\ULA1|Add2~125_sumout\) # ((!\ULA1|Add2~121_sumout\ & ((\rtl~26_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~27_combout\))) ) ) ) # ( !\rtl~36_combout\ & ( \rtl~28_combout\ & ( 
-- (!\ULA1|Add2~121_sumout\ & (((\rtl~26_combout\ & \ULA1|Add2~125_sumout\)))) # (\ULA1|Add2~121_sumout\ & (((!\ULA1|Add2~125_sumout\)) # (\rtl~27_combout\))) ) ) ) # ( \rtl~36_combout\ & ( !\rtl~28_combout\ & ( (!\ULA1|Add2~121_sumout\ & 
-- (((!\ULA1|Add2~125_sumout\) # (\rtl~26_combout\)))) # (\ULA1|Add2~121_sumout\ & (\rtl~27_combout\ & ((\ULA1|Add2~125_sumout\)))) ) ) ) # ( !\rtl~36_combout\ & ( !\rtl~28_combout\ & ( (\ULA1|Add2~125_sumout\ & ((!\ULA1|Add2~121_sumout\ & 
-- ((\rtl~26_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~121_sumout\,
	datab => \ALT_INV_rtl~27_combout\,
	datac => \ALT_INV_rtl~26_combout\,
	datad => \ULA1|ALT_INV_Add2~125_sumout\,
	datae => \ALT_INV_rtl~36_combout\,
	dataf => \ALT_INV_rtl~28_combout\,
	combout => \ULA1|Mux18~1_combout\);

-- Location: MLABCELL_X84_Y36_N24
\ULA1|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux18~2_combout\ = ( \ULA1|Mux27~3_combout\ & ( \ULA1|Mux27~4_combout\ & ( \rtl~201_combout\ ) ) ) # ( !\ULA1|Mux27~3_combout\ & ( \ULA1|Mux27~4_combout\ & ( \ULA1|Mux18~1_combout\ ) ) ) # ( \ULA1|Mux27~3_combout\ & ( !\ULA1|Mux27~4_combout\ & ( 
-- (\rtl~244_combout\ & \ULA1|sig_output~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~201_combout\,
	datab => \ULA1|ALT_INV_Mux18~1_combout\,
	datac => \ALT_INV_rtl~244_combout\,
	datad => \ULA1|ALT_INV_sig_output~2_combout\,
	datae => \ULA1|ALT_INV_Mux27~3_combout\,
	dataf => \ULA1|ALT_INV_Mux27~4_combout\,
	combout => \ULA1|Mux18~2_combout\);

-- Location: MLABCELL_X84_Y36_N3
\ULA1|Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux18~3_combout\ = ( \ULA1|ShiftRight2~6_combout\ & ( \ULA1|Mux18~2_combout\ & ( (!\ULA1|Mux29~35_combout\ & (((\ULA1|Mux18~0_combout\)) # (\ULA1|Mux27~6_combout\))) # (\ULA1|Mux29~35_combout\ & ((!\ULA1|Mux27~6_combout\) # 
-- ((\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) ) # ( !\ULA1|ShiftRight2~6_combout\ & ( \ULA1|Mux18~2_combout\ & ( (!\ULA1|Mux29~35_combout\ & (((\ULA1|Mux18~0_combout\)) # (\ULA1|Mux27~6_combout\))) # (\ULA1|Mux29~35_combout\ & (\ULA1|Mux27~6_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) ) # ( \ULA1|ShiftRight2~6_combout\ & ( !\ULA1|Mux18~2_combout\ & ( (!\ULA1|Mux29~35_combout\ & (!\ULA1|Mux27~6_combout\ & (\ULA1|Mux18~0_combout\))) # (\ULA1|Mux29~35_combout\ & ((!\ULA1|Mux27~6_combout\) # 
-- ((\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) ) # ( !\ULA1|ShiftRight2~6_combout\ & ( !\ULA1|Mux18~2_combout\ & ( (!\ULA1|Mux29~35_combout\ & (!\ULA1|Mux27~6_combout\ & (\ULA1|Mux18~0_combout\))) # (\ULA1|Mux29~35_combout\ & (\ULA1|Mux27~6_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~35_combout\,
	datab => \ULA1|ALT_INV_Mux27~6_combout\,
	datac => \ULA1|ALT_INV_Mux18~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datae => \ULA1|ALT_INV_ShiftRight2~6_combout\,
	dataf => \ULA1|ALT_INV_Mux18~2_combout\,
	combout => \ULA1|Mux18~3_combout\);

-- Location: MLABCELL_X84_Y36_N42
\ULA1|Mux18~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux18~7_combout\ = ( \ULA1|Mux18~3_combout\ & ( (!\ULA1|Mux18~6_combout\) # (\ULA1|Mux27~14_combout\) ) ) # ( !\ULA1|Mux18~3_combout\ & ( !\ULA1|Mux18~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux27~14_combout\,
	datad => \ULA1|ALT_INV_Mux18~6_combout\,
	dataf => \ULA1|ALT_INV_Mux18~3_combout\,
	combout => \ULA1|Mux18~7_combout\);

-- Location: FF_X84_Y36_N44
\PIPE3|Temp[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux18~7_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(50));

-- Location: FF_X72_Y37_N25
\registradores|G2:3:regb|Temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[13]~13_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(13));

-- Location: MLABCELL_X72_Y37_N39
\PIPE2|Temp[87]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[87]~feeder_combout\ = ( \registradores|G2:3:regb|Temp\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(13),
	combout => \PIPE2|Temp[87]~feeder_combout\);

-- Location: FF_X72_Y37_N41
\PIPE2|Temp[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[87]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(13),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(87));

-- Location: MLABCELL_X72_Y37_N27
\mux_IN_ULA_4_1|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux18~0_combout\ = ( \muxEscReg2|X[13]~13_combout\ & ( (!\PIPEAUX|Temp\(3) & (((\PIPEAUX|Temp\(2)) # (\PIPE2|Temp\(87))))) # (\PIPEAUX|Temp\(3) & (\PIPE3|Temp\(50) & ((!\PIPEAUX|Temp\(2))))) ) ) # ( !\muxEscReg2|X[13]~13_combout\ & ( 
-- (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & ((\PIPE2|Temp\(87)))) # (\PIPEAUX|Temp\(3) & (\PIPE3|Temp\(50))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000000011011101010100001101110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(3),
	datab => \PIPE3|ALT_INV_Temp\(50),
	datac => \PIPE2|ALT_INV_Temp\(87),
	datad => \PIPEAUX|ALT_INV_Temp\(2),
	dataf => \muxEscReg2|ALT_INV_X[13]~13_combout\,
	combout => \mux_IN_ULA_4_1|Mux18~0_combout\);

-- Location: LABCELL_X71_Y35_N36
\rtl~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~202_combout\ = ( \ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux20~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux19~0_combout\ ) ) ) # ( \ULA1|Add2~117_sumout\ & ( 
-- !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux18~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datae => \ULA1|ALT_INV_Add2~117_sumout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~202_combout\);

-- Location: MLABCELL_X82_Y34_N42
\ULA1|Mux13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux13~6_combout\ = ( \rtl~218_combout\ & ( \rtl~117_combout\ & ( (!\ULA1|Add2~121_sumout\ & (((!\ULA1|Add2~125_sumout\) # (\rtl~202_combout\)))) # (\ULA1|Add2~121_sumout\ & (((\ULA1|Add2~125_sumout\)) # (\rtl~165_combout\))) ) ) ) # ( 
-- !\rtl~218_combout\ & ( \rtl~117_combout\ & ( (!\ULA1|Add2~121_sumout\ & (((\ULA1|Add2~125_sumout\ & \rtl~202_combout\)))) # (\ULA1|Add2~121_sumout\ & (((\ULA1|Add2~125_sumout\)) # (\rtl~165_combout\))) ) ) ) # ( \rtl~218_combout\ & ( !\rtl~117_combout\ & 
-- ( (!\ULA1|Add2~121_sumout\ & (((!\ULA1|Add2~125_sumout\) # (\rtl~202_combout\)))) # (\ULA1|Add2~121_sumout\ & (\rtl~165_combout\ & (!\ULA1|Add2~125_sumout\))) ) ) ) # ( !\rtl~218_combout\ & ( !\rtl~117_combout\ & ( (!\ULA1|Add2~121_sumout\ & 
-- (((\ULA1|Add2~125_sumout\ & \rtl~202_combout\)))) # (\ULA1|Add2~121_sumout\ & (\rtl~165_combout\ & (!\ULA1|Add2~125_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~121_sumout\,
	datab => \ALT_INV_rtl~165_combout\,
	datac => \ULA1|ALT_INV_Add2~125_sumout\,
	datad => \ALT_INV_rtl~202_combout\,
	datae => \ALT_INV_rtl~218_combout\,
	dataf => \ALT_INV_rtl~117_combout\,
	combout => \ULA1|Mux13~6_combout\);

-- Location: LABCELL_X79_Y36_N24
\ULA1|Mux13~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux13~7_combout\ = ( \ULA1|Mux14~17_combout\ & ( \ULA1|Mux14~15_combout\ & ( (!\mux_IN_ULA_4_1|Mux13~0_combout\ $ (!\mux_IN_ULA_4_2|Mux13~0_combout\)) # (\ULA1|Mux13~6_combout\) ) ) ) # ( !\ULA1|Mux14~17_combout\ & ( \ULA1|Mux14~15_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux13~0_combout\ $ (!\mux_IN_ULA_4_2|Mux13~0_combout\) ) ) ) # ( \ULA1|Mux14~17_combout\ & ( !\ULA1|Mux14~15_combout\ & ( \ULA1|Mux13~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111101010101101010100101111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datac => \ULA1|ALT_INV_Mux13~6_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux13~0_combout\,
	datae => \ULA1|ALT_INV_Mux14~17_combout\,
	dataf => \ULA1|ALT_INV_Mux14~15_combout\,
	combout => \ULA1|Mux13~7_combout\);

-- Location: LABCELL_X79_Y36_N54
\ULA1|ShiftRight1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight1~2_combout\ = ( \rtl~44_combout\ & ( \rtl~247_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\) # ((\rtl~45_combout\)))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\rtl~46_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux29~0_combout\))) ) ) ) # ( !\rtl~44_combout\ & ( \rtl~247_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~45_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\rtl~46_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux29~0_combout\))) ) ) ) # ( \rtl~44_combout\ & ( !\rtl~247_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\) # ((\rtl~45_combout\)))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~46_combout\)))) ) ) ) # ( !\rtl~44_combout\ & ( !\rtl~247_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~45_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~46_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \ALT_INV_rtl~45_combout\,
	datad => \ALT_INV_rtl~46_combout\,
	datae => \ALT_INV_rtl~44_combout\,
	dataf => \ALT_INV_rtl~247_combout\,
	combout => \ULA1|ShiftRight1~2_combout\);

-- Location: LABCELL_X79_Y36_N39
\ULA1|Mux13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux13~5_combout\ = ( \ULA1|Mux14~11_combout\ & ( (\ULA1|sig_output~2_combout\ & \rtl~248_combout\) ) ) # ( !\ULA1|Mux14~11_combout\ & ( \ULA1|ShiftRight1~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_sig_output~2_combout\,
	datab => \ALT_INV_rtl~248_combout\,
	datad => \ULA1|ALT_INV_ShiftRight1~2_combout\,
	dataf => \ULA1|ALT_INV_Mux14~11_combout\,
	combout => \ULA1|Mux13~5_combout\);

-- Location: LABCELL_X79_Y36_N57
\ULA1|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux13~0_combout\ = ( \rtl~44_combout\ & ( \ULA1|ShiftRight2~2_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\) # ((\rtl~45_combout\)))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\rtl~46_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux29~0_combout\))) ) ) ) # ( !\rtl~44_combout\ & ( \ULA1|ShiftRight2~2_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~45_combout\)))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- (((\rtl~46_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\))) ) ) ) # ( \rtl~44_combout\ & ( !\ULA1|ShiftRight2~2_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\) # ((\rtl~45_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux28~0_combout\ & (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~46_combout\))) ) ) ) # ( !\rtl~44_combout\ & ( !\ULA1|ShiftRight2~2_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~45_combout\)))) 
-- # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~46_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \ALT_INV_rtl~46_combout\,
	datad => \ALT_INV_rtl~45_combout\,
	datae => \ALT_INV_rtl~44_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight2~2_combout\,
	combout => \ULA1|Mux13~0_combout\);

-- Location: LABCELL_X83_Y34_N48
\ULA1|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux13~3_combout\ = ( \rtl~217_combout\ & ( \rtl~170_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\) # ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~204_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~120_combout\))) ) ) ) # ( 
-- !\rtl~217_combout\ & ( \rtl~170_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\mux_IN_ULA_4_2|Mux28~0_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~204_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~120_combout\)))) ) ) ) # ( \rtl~217_combout\ & ( !\rtl~170_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((!\mux_IN_ULA_4_2|Mux28~0_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~204_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~120_combout\)))) ) ) ) # ( !\rtl~217_combout\ & ( !\rtl~170_combout\ & ( (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- ((\rtl~204_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~120_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datab => \ALT_INV_rtl~120_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datad => \ALT_INV_rtl~204_combout\,
	datae => \ALT_INV_rtl~217_combout\,
	dataf => \ALT_INV_rtl~170_combout\,
	combout => \ULA1|Mux13~3_combout\);

-- Location: LABCELL_X79_Y36_N12
\ULA1|Mux13~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux13~4_combout\ = ( \ULA1|Mux13~3_combout\ & ( \ULA1|Mux14~9_combout\ ) ) # ( !\ULA1|Mux13~3_combout\ & ( \ULA1|Mux14~9_combout\ & ( (!\ULA1|Mux14~0_combout\ & ((!\ULA1|Mux29~36_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)) # 
-- (\ULA1|Mux29~36_combout\ & ((\ULA1|Mux13~0_combout\))))) ) ) ) # ( \ULA1|Mux13~3_combout\ & ( !\ULA1|Mux14~9_combout\ & ( (!\ULA1|Mux14~0_combout\ & ((!\ULA1|Mux29~36_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)) # (\ULA1|Mux29~36_combout\ & 
-- ((\ULA1|Mux13~0_combout\))))) ) ) ) # ( !\ULA1|Mux13~3_combout\ & ( !\ULA1|Mux14~9_combout\ & ( (!\ULA1|Mux14~0_combout\ & ((!\ULA1|Mux29~36_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)) # (\ULA1|Mux29~36_combout\ & ((\ULA1|Mux13~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000001000010011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~36_combout\,
	datab => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_Mux13~0_combout\,
	datae => \ULA1|ALT_INV_Mux13~3_combout\,
	dataf => \ULA1|ALT_INV_Mux14~9_combout\,
	combout => \ULA1|Mux13~4_combout\);

-- Location: MLABCELL_X78_Y33_N18
\rtl~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~58_combout\ = ( \rtl~55_combout\ & ( \ULA1|Add2~125_sumout\ & ( (!\ULA1|Add2~121_sumout\) # (\rtl~249_combout\) ) ) ) # ( !\rtl~55_combout\ & ( \ULA1|Add2~125_sumout\ & ( (\ULA1|Add2~121_sumout\ & \rtl~249_combout\) ) ) ) # ( \rtl~55_combout\ & ( 
-- !\ULA1|Add2~125_sumout\ & ( (!\ULA1|Add2~121_sumout\ & ((\rtl~53_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~54_combout\)) ) ) ) # ( !\rtl~55_combout\ & ( !\ULA1|Add2~125_sumout\ & ( (!\ULA1|Add2~121_sumout\ & ((\rtl~53_combout\))) # 
-- (\ULA1|Add2~121_sumout\ & (\rtl~54_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~54_combout\,
	datab => \ULA1|ALT_INV_Add2~121_sumout\,
	datac => \ALT_INV_rtl~53_combout\,
	datad => \ALT_INV_rtl~249_combout\,
	datae => \ALT_INV_rtl~55_combout\,
	dataf => \ULA1|ALT_INV_Add2~125_sumout\,
	combout => \rtl~58_combout\);

-- Location: LABCELL_X80_Y33_N18
\ULA1|ShiftLeft0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftLeft0~2_combout\ = ( \ULA1|ShiftLeft0~0_combout\ & ( \rtl~250_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rtl~250_combout\,
	dataf => \ULA1|ALT_INV_ShiftLeft0~0_combout\,
	combout => \ULA1|ShiftLeft0~2_combout\);

-- Location: LABCELL_X79_Y36_N42
\ULA1|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux13~2_combout\ = ( \ULA1|Mux14~4_combout\ & ( (\rtl~58_combout\ & \ULA1|Mux14~5_combout\) ) ) # ( !\ULA1|Mux14~4_combout\ & ( (\ULA1|Mux14~5_combout\ & \ULA1|ShiftLeft0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~58_combout\,
	datac => \ULA1|ALT_INV_Mux14~5_combout\,
	datad => \ULA1|ALT_INV_ShiftLeft0~2_combout\,
	dataf => \ULA1|ALT_INV_Mux14~4_combout\,
	combout => \ULA1|Mux13~2_combout\);

-- Location: LABCELL_X79_Y36_N30
\ULA1|Mux13~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux13~8_combout\ = ( \ULA1|Mux7~0_combout\ & ( \ULA1|Mux13~2_combout\ & ( (!\ULA1|Mux13~7_combout\ & (!\ULA1|Mux13~5_combout\ & !\ULA1|Mux14~7_combout\)) ) ) ) # ( !\ULA1|Mux7~0_combout\ & ( \ULA1|Mux13~2_combout\ & ( (!\ULA1|Mux13~7_combout\ & 
-- !\ULA1|Mux14~7_combout\) ) ) ) # ( \ULA1|Mux7~0_combout\ & ( !\ULA1|Mux13~2_combout\ & ( (!\ULA1|Mux13~7_combout\ & (!\ULA1|Mux13~5_combout\ & ((!\ULA1|Mux14~7_combout\) # (!\ULA1|Mux13~4_combout\)))) ) ) ) # ( !\ULA1|Mux7~0_combout\ & ( 
-- !\ULA1|Mux13~2_combout\ & ( (!\ULA1|Mux13~7_combout\ & ((!\ULA1|Mux14~7_combout\) # (!\ULA1|Mux13~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000100010001000000010100000101000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux13~7_combout\,
	datab => \ULA1|ALT_INV_Mux13~5_combout\,
	datac => \ULA1|ALT_INV_Mux14~7_combout\,
	datad => \ULA1|ALT_INV_Mux13~4_combout\,
	datae => \ULA1|ALT_INV_Mux7~0_combout\,
	dataf => \ULA1|ALT_INV_Mux13~2_combout\,
	combout => \ULA1|Mux13~8_combout\);

-- Location: LABCELL_X79_Y36_N3
\ULA1|Mux13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux13~9_combout\ = ( \ULA1|Mux14~20_combout\ & ( \ULA1|Mux13~8_combout\ & ( (!\ULA1|Mux14~21_combout\ & (\mux_IN_ULA_4_1|Mux13~0_combout\)) # (\ULA1|Mux14~21_combout\ & ((\ULA1|Mux13~1_combout\))) ) ) ) # ( !\ULA1|Mux14~20_combout\ & ( 
-- \ULA1|Mux13~8_combout\ & ( (\ULA1|Add0~89_sumout\ & \ULA1|Mux14~21_combout\) ) ) ) # ( \ULA1|Mux14~20_combout\ & ( !\ULA1|Mux13~8_combout\ & ( (!\ULA1|Mux14~21_combout\ & (\mux_IN_ULA_4_1|Mux13~0_combout\)) # (\ULA1|Mux14~21_combout\ & 
-- ((\ULA1|Mux13~1_combout\))) ) ) ) # ( !\ULA1|Mux14~20_combout\ & ( !\ULA1|Mux13~8_combout\ & ( (!\ULA1|Mux14~21_combout\) # (\ULA1|Add0~89_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011010101010000111100000000001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datab => \ULA1|ALT_INV_Add0~89_sumout\,
	datac => \ULA1|ALT_INV_Mux13~1_combout\,
	datad => \ULA1|ALT_INV_Mux14~21_combout\,
	datae => \ULA1|ALT_INV_Mux14~20_combout\,
	dataf => \ULA1|ALT_INV_Mux13~8_combout\,
	combout => \ULA1|Mux13~9_combout\);

-- Location: FF_X79_Y36_N29
\PIPE3|Temp[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux13~9_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(55));

-- Location: FF_X74_Y36_N41
\PIPE4|Temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(55),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(23));

-- Location: LABCELL_X74_Y36_N45
\muxEscReg2|X[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[18]~18_combout\ = ( \PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(55) ) ) # ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE4|ALT_INV_Temp\(55),
	datac => \PIPE4|ALT_INV_Temp\(23),
	dataf => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	combout => \muxEscReg2|X[18]~18_combout\);

-- Location: FF_X68_Y36_N23
\registradores|G2:3:regb|Temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[18]~18_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(18));

-- Location: LABCELL_X73_Y36_N18
\PIPE2|Temp[92]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[92]~feeder_combout\ = ( \registradores|G2:3:regb|Temp\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(18),
	combout => \PIPE2|Temp[92]~feeder_combout\);

-- Location: FF_X73_Y36_N20
\PIPE2|Temp[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[92]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(18),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(92));

-- Location: LABCELL_X73_Y36_N12
\mux_IN_ULA_4_1|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux13~0_combout\ = ( \muxEscReg2|X[18]~18_combout\ & ( (!\PIPEAUX|Temp\(3) & (((\PIPE2|Temp\(92))) # (\PIPEAUX|Temp\(2)))) # (\PIPEAUX|Temp\(3) & (!\PIPEAUX|Temp\(2) & ((\PIPE3|Temp\(55))))) ) ) # ( !\muxEscReg2|X[18]~18_combout\ & ( 
-- (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & (\PIPE2|Temp\(92))) # (\PIPEAUX|Temp\(3) & ((\PIPE3|Temp\(55)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(3),
	datab => \PIPEAUX|ALT_INV_Temp\(2),
	datac => \PIPE2|ALT_INV_Temp\(92),
	datad => \PIPE3|ALT_INV_Temp\(55),
	dataf => \muxEscReg2|ALT_INV_X[18]~18_combout\,
	combout => \mux_IN_ULA_4_1|Mux13~0_combout\);

-- Location: LABCELL_X70_Y35_N3
\rtl~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~68_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux13~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux14~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux16~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~68_combout\);

-- Location: LABCELL_X71_Y35_N54
\ULA1|ShiftRight2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight2~8_combout\ = ( \rtl~69_combout\ & ( \rtl~70_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\mux_IN_ULA_4_2|Mux29~0_combout\)) # (\rtl~68_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((!\mux_IN_ULA_4_2|Mux29~0_combout\) # 
-- (\rtl~71_combout\)))) ) ) ) # ( !\rtl~69_combout\ & ( \rtl~70_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~68_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\)))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((!\mux_IN_ULA_4_2|Mux29~0_combout\) # 
-- (\rtl~71_combout\)))) ) ) ) # ( \rtl~69_combout\ & ( !\rtl~70_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\mux_IN_ULA_4_2|Mux29~0_combout\)) # (\rtl~68_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\rtl~71_combout\ & 
-- \mux_IN_ULA_4_2|Mux29~0_combout\)))) ) ) ) # ( !\rtl~69_combout\ & ( !\rtl~70_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~68_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\)))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\rtl~71_combout\ & 
-- \mux_IN_ULA_4_2|Mux29~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datab => \ALT_INV_rtl~68_combout\,
	datac => \ALT_INV_rtl~71_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datae => \ALT_INV_rtl~69_combout\,
	dataf => \ALT_INV_rtl~70_combout\,
	combout => \ULA1|ShiftRight2~8_combout\);

-- Location: LABCELL_X75_Y33_N9
\rtl~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~207_combout\ = ( \rtl~81_combout\ & ( \rtl~177_combout\ & ( ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~206_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~134_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\) ) ) ) # ( !\rtl~81_combout\ & ( 
-- \rtl~177_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~206_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~134_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux28~0_combout\)))) ) ) ) # ( \rtl~81_combout\ & ( !\rtl~177_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~206_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~134_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\mux_IN_ULA_4_2|Mux28~0_combout\)))) ) ) ) # ( !\rtl~81_combout\ & ( !\rtl~177_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~206_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~134_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datab => \ALT_INV_rtl~134_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datad => \ALT_INV_rtl~206_combout\,
	datae => \ALT_INV_rtl~81_combout\,
	dataf => \ALT_INV_rtl~177_combout\,
	combout => \rtl~207_combout\);

-- Location: LABCELL_X70_Y35_N0
\rtl~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~79_combout\ = ( \ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux13~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ ) ) ) # ( \ULA1|Add2~113_sumout\ & ( 
-- !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux14~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux16~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datae => \ULA1|ALT_INV_Add2~113_sumout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~79_combout\);

-- Location: LABCELL_X75_Y33_N27
\rtl~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~208_combout\ = ( \rtl~79_combout\ & ( \rtl~75_combout\ & ( (!\ULA1|Add2~125_sumout\) # ((!\ULA1|Add2~121_sumout\ & ((\rtl~73_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~74_combout\))) ) ) ) # ( !\rtl~79_combout\ & ( \rtl~75_combout\ & ( 
-- (!\ULA1|Add2~125_sumout\ & (((\ULA1|Add2~121_sumout\)))) # (\ULA1|Add2~125_sumout\ & ((!\ULA1|Add2~121_sumout\ & ((\rtl~73_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~74_combout\)))) ) ) ) # ( \rtl~79_combout\ & ( !\rtl~75_combout\ & ( 
-- (!\ULA1|Add2~125_sumout\ & (((!\ULA1|Add2~121_sumout\)))) # (\ULA1|Add2~125_sumout\ & ((!\ULA1|Add2~121_sumout\ & ((\rtl~73_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~74_combout\)))) ) ) ) # ( !\rtl~79_combout\ & ( !\rtl~75_combout\ & ( 
-- (\ULA1|Add2~125_sumout\ & ((!\ULA1|Add2~121_sumout\ & ((\rtl~73_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~74_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~125_sumout\,
	datab => \ALT_INV_rtl~74_combout\,
	datac => \ULA1|ALT_INV_Add2~121_sumout\,
	datad => \ALT_INV_rtl~73_combout\,
	datae => \ALT_INV_rtl~79_combout\,
	dataf => \ALT_INV_rtl~75_combout\,
	combout => \rtl~208_combout\);

-- Location: LABCELL_X75_Y33_N18
\ULA1|Add0~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~72_combout\ = ( \ULA1|Add2~129_sumout\ & ( \rtl~208_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (\rtl~207_combout\)) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (((\ULA1|sig_output~2_combout\ & \ULA1|ShiftRight0~6_combout\)))) ) ) ) # ( 
-- !\ULA1|Add2~129_sumout\ & ( \rtl~208_combout\ & ( (\rtl~207_combout\) # (\mux_IN_ULA_4_2|Mux0~0_combout\) ) ) ) # ( \ULA1|Add2~129_sumout\ & ( !\rtl~208_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (\rtl~207_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux0~0_combout\ & (((\ULA1|sig_output~2_combout\ & \ULA1|ShiftRight0~6_combout\)))) ) ) ) # ( !\ULA1|Add2~129_sumout\ & ( !\rtl~208_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & \rtl~207_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010011101110111011101110010001000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datab => \ALT_INV_rtl~207_combout\,
	datac => \ULA1|ALT_INV_sig_output~2_combout\,
	datad => \ULA1|ALT_INV_ShiftRight0~6_combout\,
	datae => \ULA1|ALT_INV_Add2~129_sumout\,
	dataf => \ALT_INV_rtl~208_combout\,
	combout => \ULA1|Add0~72_combout\);

-- Location: MLABCELL_X78_Y34_N27
\ULA1|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~4_combout\ = ( !\ULA1|Add2~5_sumout\ & ( (\mux_IN_ULA_4_2|Mux0~0_combout\ & (!\ULA1|Add2~1_sumout\ & (\ULA1|ShiftRight0~0_combout\ & \ULA1|ShiftRight0~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datab => \ULA1|ALT_INV_Add2~1_sumout\,
	datac => \ULA1|ALT_INV_ShiftRight0~0_combout\,
	datad => \ULA1|ALT_INV_ShiftRight0~2_combout\,
	dataf => \ULA1|ALT_INV_Add2~5_sumout\,
	combout => \ULA1|Mux3~4_combout\);

-- Location: LABCELL_X75_Y35_N24
\ULA1|sig_output~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|sig_output~6_combout\ = ( \ULA1|Mux3~4_combout\ ) # ( !\ULA1|Mux3~4_combout\ & ( \ULA1|sig_output~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_sig_output~0_combout\,
	dataf => \ULA1|ALT_INV_Mux3~4_combout\,
	combout => \ULA1|sig_output~6_combout\);

-- Location: LABCELL_X75_Y35_N6
\ULA1|Mux16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux16~6_combout\ = ( !\ULA1|Mux29~36_combout\ & ( (\ULA1|Mux31~3_combout\ & ((!\ULA1|Mux14~0_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)) # (\ULA1|Mux14~0_combout\ & (((\ULA1|Add0~72_combout\ & \ULA1|sig_output~6_combout\)))))) ) ) # ( 
-- \ULA1|Mux29~36_combout\ & ( (\ULA1|Mux31~3_combout\ & ((!\ULA1|Mux14~0_combout\ & (\ULA1|ShiftRight2~8_combout\)) # (\ULA1|Mux14~0_combout\ & (((\ULA1|Add0~72_combout\ & \ULA1|sig_output~6_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000000010000000100000101010000010000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux31~3_combout\,
	datab => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \ULA1|ALT_INV_ShiftRight2~8_combout\,
	datad => \ULA1|ALT_INV_Add0~72_combout\,
	datae => \ULA1|ALT_INV_Mux29~36_combout\,
	dataf => \ULA1|ALT_INV_sig_output~6_combout\,
	datag => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	combout => \ULA1|Mux16~6_combout\);

-- Location: MLABCELL_X78_Y34_N51
\ULA1|sig_output~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|sig_output~7_combout\ = ( !\ULA1|sig_output~3_combout\ & ( (!\ULA1|Mux3~6_combout\) # (\mux_IN_ULA_4_2|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Mux3~6_combout\,
	dataf => \ULA1|ALT_INV_sig_output~3_combout\,
	combout => \ULA1|sig_output~7_combout\);

-- Location: MLABCELL_X82_Y35_N21
\ULA1|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~73_combout\ = ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( (\mux_IN_ULA_4_2|Mux27~0_combout\ & (\ULA1|ShiftLeft0~0_combout\ & (!\mux_IN_ULA_4_2|Mux30~0_combout\ & !\mux_IN_ULA_4_2|Mux31~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datab => \ULA1|ALT_INV_ShiftLeft0~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	combout => \ULA1|Add0~73_combout\);

-- Location: LABCELL_X80_Y37_N36
\rtl~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~210_combout\ = ( \ULA1|Add2~125_sumout\ & ( \rtl~209_combout\ & ( (!\ULA1|Add2~121_sumout\ & ((\rtl~189_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~72_combout\)) ) ) ) # ( !\ULA1|Add2~125_sumout\ & ( \rtl~209_combout\ & ( (!\ULA1|Add2~121_sumout\) 
-- # (\rtl~131_combout\) ) ) ) # ( \ULA1|Add2~125_sumout\ & ( !\rtl~209_combout\ & ( (!\ULA1|Add2~121_sumout\ & ((\rtl~189_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~72_combout\)) ) ) ) # ( !\ULA1|Add2~125_sumout\ & ( !\rtl~209_combout\ & ( 
-- (\rtl~131_combout\ & \ULA1|Add2~121_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~131_combout\,
	datab => \ULA1|ALT_INV_Add2~121_sumout\,
	datac => \ALT_INV_rtl~72_combout\,
	datad => \ALT_INV_rtl~189_combout\,
	datae => \ULA1|ALT_INV_Add2~125_sumout\,
	dataf => \ALT_INV_rtl~209_combout\,
	combout => \rtl~210_combout\);

-- Location: LABCELL_X71_Y35_N48
\ULA1|Add0~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~74_combout\ = ( \mux_IN_ULA_4_2|Mux27~0_combout\ & ( \rtl~210_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & !\ULA1|Add0~73_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux27~0_combout\ & ( \rtl~210_combout\ & ( (!\ULA1|ShiftRight2~8_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux0~0_combout\ & !\ULA1|Add0~73_combout\)) ) ) ) # ( \mux_IN_ULA_4_2|Mux27~0_combout\ & ( !\rtl~210_combout\ & ( (!\ULA1|Add0~73_combout\) # (\mux_IN_ULA_4_2|Mux0~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux27~0_combout\ & ( 
-- !\rtl~210_combout\ & ( ((!\ULA1|ShiftRight2~8_combout\ & !\ULA1|Add0~73_combout\)) # (\mux_IN_ULA_4_2|Mux0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100001111111111110000111110100000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_ShiftRight2~8_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_Add0~73_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	dataf => \ALT_INV_rtl~210_combout\,
	combout => \ULA1|Add0~74_combout\);

-- Location: LABCELL_X75_Y35_N51
\ULA1|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux16~1_combout\ = ( \mux_IN_ULA_4_2|Mux16~0_combout\ & ( \ULA1|Add0~74_combout\ & ( (!\mux_IN_ULA_4_1|Mux16~0_combout\ & (\ULA1|Mux14~0_combout\ & \ULA1|Mux31~5_combout\)) ) ) ) # ( !\mux_IN_ULA_4_2|Mux16~0_combout\ & ( \ULA1|Add0~74_combout\ & ( 
-- (\mux_IN_ULA_4_1|Mux16~0_combout\ & (\ULA1|Mux14~0_combout\ & \ULA1|Mux31~5_combout\)) ) ) ) # ( \mux_IN_ULA_4_2|Mux16~0_combout\ & ( !\ULA1|Add0~74_combout\ & ( (\ULA1|Mux31~5_combout\ & ((!\ULA1|Mux14~0_combout\ & ((!\ULA1|sig_output~7_combout\))) # 
-- (\ULA1|Mux14~0_combout\ & (!\mux_IN_ULA_4_1|Mux16~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux16~0_combout\ & ( !\ULA1|Add0~74_combout\ & ( (\ULA1|Mux31~5_combout\ & ((!\ULA1|Mux14~0_combout\ & ((!\ULA1|sig_output~7_combout\))) # (\ULA1|Mux14~0_combout\ 
-- & (\mux_IN_ULA_4_1|Mux16~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011010001000000001110001000000000000100010000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	datab => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \ULA1|ALT_INV_sig_output~7_combout\,
	datad => \ULA1|ALT_INV_Mux31~5_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux16~0_combout\,
	dataf => \ULA1|ALT_INV_Add0~74_combout\,
	combout => \ULA1|Mux16~1_combout\);

-- Location: LABCELL_X83_Y36_N48
\ULA1|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~69_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux16~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux16~0_combout\ $ (((!\PIPE2|Temp[140]~DUPLICATE_q\ & ((!\operaULA|Mux1~0_combout\) # (!\PIPE2|Temp\(145)))) # (\PIPE2|Temp[140]~DUPLICATE_q\ & ((\PIPE2|Temp\(145)))))) 
-- ) + ( \ULA1|Add0~66\ ))
-- \ULA1|Add0~70\ = CARRY(( \mux_IN_ULA_4_1|Mux16~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux16~0_combout\ $ (((!\PIPE2|Temp[140]~DUPLICATE_q\ & ((!\operaULA|Mux1~0_combout\) # (!\PIPE2|Temp\(145)))) # (\PIPE2|Temp[140]~DUPLICATE_q\ & ((\PIPE2|Temp\(145)))))) ) + 
-- ( \ULA1|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010110011010000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux1~0_combout\,
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(145),
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux16~0_combout\,
	cin => \ULA1|Add0~66\,
	sumout => \ULA1|Add0~69_sumout\,
	cout => \ULA1|Add0~70\);

-- Location: MLABCELL_X82_Y35_N57
\ULA1|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux16~0_combout\ = ( \ULA1|Mux14~0_combout\ & ( \ULA1|Add0~69_sumout\ & ( (!\ULA1|Mux29~0_combout\ & (\mux_IN_ULA_4_1|Mux16~0_combout\ & ((!\operaULA|Mux5~0_combout\) # (\mux_IN_ULA_4_2|Mux16~0_combout\)))) # (\ULA1|Mux29~0_combout\ & 
-- (!\operaULA|Mux5~0_combout\ $ (((\mux_IN_ULA_4_1|Mux16~0_combout\) # (\mux_IN_ULA_4_2|Mux16~0_combout\))))) ) ) ) # ( !\ULA1|Mux14~0_combout\ & ( \ULA1|Add0~69_sumout\ & ( (!\ULA1|Mux29~0_combout\) # ((\operaULA|Mux5~0_combout\ & 
-- \mux_IN_ULA_4_1|Mux16~0_combout\)) ) ) ) # ( \ULA1|Mux14~0_combout\ & ( !\ULA1|Add0~69_sumout\ & ( (!\ULA1|Mux29~0_combout\ & (\mux_IN_ULA_4_1|Mux16~0_combout\ & ((!\operaULA|Mux5~0_combout\) # (\mux_IN_ULA_4_2|Mux16~0_combout\)))) # 
-- (\ULA1|Mux29~0_combout\ & (!\operaULA|Mux5~0_combout\ $ (((\mux_IN_ULA_4_1|Mux16~0_combout\) # (\mux_IN_ULA_4_2|Mux16~0_combout\))))) ) ) ) # ( !\ULA1|Mux14~0_combout\ & ( !\ULA1|Add0~69_sumout\ & ( (\operaULA|Mux5~0_combout\ & (\ULA1|Mux29~0_combout\ & 
-- \mux_IN_ULA_4_1|Mux16~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000010011101001111110000111100110000100111010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux16~0_combout\,
	datab => \operaULA|ALT_INV_Mux5~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	datae => \ULA1|ALT_INV_Mux14~0_combout\,
	dataf => \ULA1|ALT_INV_Add0~69_sumout\,
	combout => \ULA1|Mux16~0_combout\);

-- Location: LABCELL_X75_Y35_N12
\ULA1|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux16~2_combout\ = ( !\operaULA|Mux4~0_combout\ & ( ((((\ULA1|Mux16~1_combout\)) # (\ULA1|Mux16~0_combout\)) # (\ULA1|Mux16~6_combout\)) ) ) # ( \operaULA|Mux4~0_combout\ & ( (((\mux_IN_ULA_4_1|Mux16~0_combout\ & (!\operaULA|Mux5~0_combout\ & 
-- !\ULA1|Mux14~0_combout\))) # (\ULA1|Mux16~1_combout\)) # (\ULA1|Mux16~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011111100111111011100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	datab => \ULA1|ALT_INV_Mux16~6_combout\,
	datac => \operaULA|ALT_INV_Mux5~0_combout\,
	datad => \ULA1|ALT_INV_Mux14~0_combout\,
	datae => \operaULA|ALT_INV_Mux4~0_combout\,
	dataf => \ULA1|ALT_INV_Mux16~1_combout\,
	datag => \ULA1|ALT_INV_Mux16~0_combout\,
	combout => \ULA1|Mux16~2_combout\);

-- Location: FF_X75_Y35_N14
\PIPE3|Temp[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux16~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(52));

-- Location: LABCELL_X70_Y33_N12
\registradores|G2:3:regb|Temp[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:3:regb|Temp[15]~feeder_combout\ = ( \muxEscReg2|X[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[15]~15_combout\,
	combout => \registradores|G2:3:regb|Temp[15]~feeder_combout\);

-- Location: FF_X70_Y33_N14
\registradores|G2:3:regb|Temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:3:regb|Temp[15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(15));

-- Location: LABCELL_X70_Y33_N36
\PIPE2|Temp[89]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[89]~feeder_combout\ = ( \registradores|G2:3:regb|Temp\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(15),
	combout => \PIPE2|Temp[89]~feeder_combout\);

-- Location: LABCELL_X71_Y33_N24
\registradores|G2:0:regb|Temp[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[15]~feeder_combout\ = ( \muxEscReg2|X[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[15]~15_combout\,
	combout => \registradores|G2:0:regb|Temp[15]~feeder_combout\);

-- Location: FF_X71_Y33_N26
\registradores|G2:0:regb|Temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(15));

-- Location: FF_X70_Y33_N38
\PIPE2|Temp[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[89]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(15),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(89));

-- Location: LABCELL_X70_Y35_N48
\mux_IN_ULA_4_1|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux16~0_combout\ = ( \muxEscReg2|X[15]~15_combout\ & ( \PIPEAUX|Temp\(3) & ( (\PIPE3|Temp\(52) & !\PIPEAUX|Temp\(2)) ) ) ) # ( !\muxEscReg2|X[15]~15_combout\ & ( \PIPEAUX|Temp\(3) & ( (\PIPE3|Temp\(52) & !\PIPEAUX|Temp\(2)) ) ) ) # ( 
-- \muxEscReg2|X[15]~15_combout\ & ( !\PIPEAUX|Temp\(3) & ( (\PIPE2|Temp\(89)) # (\PIPEAUX|Temp\(2)) ) ) ) # ( !\muxEscReg2|X[15]~15_combout\ & ( !\PIPEAUX|Temp\(3) & ( (!\PIPEAUX|Temp\(2) & \PIPE2|Temp\(89)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE3|ALT_INV_Temp\(52),
	datac => \PIPEAUX|ALT_INV_Temp\(2),
	datad => \PIPE2|ALT_INV_Temp\(89),
	datae => \muxEscReg2|ALT_INV_X[15]~15_combout\,
	dataf => \PIPEAUX|ALT_INV_Temp\(3),
	combout => \mux_IN_ULA_4_1|Mux16~0_combout\);

-- Location: MLABCELL_X82_Y36_N18
\ULA1|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux15~0_combout\ = ( \ULA1|Mux14~0_combout\ & ( \ULA1|Add0~76_sumout\ & ( (!\ULA1|Mux29~0_combout\ & (\mux_IN_ULA_4_1|Mux15~0_combout\ & ((!\operaULA|Mux5~0_combout\) # (\mux_IN_ULA_4_2|Mux15~0_combout\)))) # (\ULA1|Mux29~0_combout\ & 
-- (!\operaULA|Mux5~0_combout\ $ (((\mux_IN_ULA_4_2|Mux15~0_combout\) # (\mux_IN_ULA_4_1|Mux15~0_combout\))))) ) ) ) # ( !\ULA1|Mux14~0_combout\ & ( \ULA1|Add0~76_sumout\ & ( (!\ULA1|Mux29~0_combout\) # ((\mux_IN_ULA_4_1|Mux15~0_combout\ & 
-- \operaULA|Mux5~0_combout\)) ) ) ) # ( \ULA1|Mux14~0_combout\ & ( !\ULA1|Add0~76_sumout\ & ( (!\ULA1|Mux29~0_combout\ & (\mux_IN_ULA_4_1|Mux15~0_combout\ & ((!\operaULA|Mux5~0_combout\) # (\mux_IN_ULA_4_2|Mux15~0_combout\)))) # (\ULA1|Mux29~0_combout\ & 
-- (!\operaULA|Mux5~0_combout\ $ (((\mux_IN_ULA_4_2|Mux15~0_combout\) # (\mux_IN_ULA_4_1|Mux15~0_combout\))))) ) ) ) # ( !\ULA1|Mux14~0_combout\ & ( !\ULA1|Add0~76_sumout\ & ( (\mux_IN_ULA_4_1|Mux15~0_combout\ & (\operaULA|Mux5~0_combout\ & 
-- \ULA1|Mux29~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101010100011000011111111111000001010101000110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux15~0_combout\,
	datac => \operaULA|ALT_INV_Mux5~0_combout\,
	datad => \ULA1|ALT_INV_Mux29~0_combout\,
	datae => \ULA1|ALT_INV_Mux14~0_combout\,
	dataf => \ULA1|ALT_INV_Add0~76_sumout\,
	combout => \ULA1|Mux15~0_combout\);

-- Location: MLABCELL_X82_Y36_N54
\ULA1|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux15~1_combout\ = ( \ULA1|Mux31~1_combout\ & ( (\mux_IN_ULA_4_1|Mux15~0_combout\ & !\ULA1|Mux14~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datad => \ULA1|ALT_INV_Mux14~0_combout\,
	dataf => \ULA1|ALT_INV_Mux31~1_combout\,
	combout => \ULA1|Mux15~1_combout\);

-- Location: MLABCELL_X84_Y37_N27
\rtl~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~16_combout\ = ( \mux_IN_ULA_4_1|Mux8~0_combout\ & ( \mux_IN_ULA_4_1|Mux10~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux9~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux8~0_combout\ & ( \mux_IN_ULA_4_1|Mux10~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux11~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux9~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux8~0_combout\ & ( !\mux_IN_ULA_4_1|Mux10~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (((\mux_IN_ULA_4_1|Mux11~0_combout\ & !\mux_IN_ULA_4_2|Mux31~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (((\mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_1|Mux9~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux8~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux10~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux11~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux9~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	combout => \rtl~16_combout\);

-- Location: LABCELL_X70_Y35_N9
\rtl~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~15_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux14~0_combout\ ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux13~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~15_combout\);

-- Location: MLABCELL_X82_Y37_N48
\ULA1|ShiftRight2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight2~1_combout\ = ( \rtl~16_combout\ & ( \rtl~15_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\) # ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~17_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\ULA1|ShiftRight2~0_combout\))) ) ) ) # ( 
-- !\rtl~16_combout\ & ( \rtl~15_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (!\mux_IN_ULA_4_2|Mux29~0_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~17_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- (\ULA1|ShiftRight2~0_combout\)))) ) ) ) # ( \rtl~16_combout\ & ( !\rtl~15_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\mux_IN_ULA_4_2|Mux29~0_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- ((\rtl~17_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\ULA1|ShiftRight2~0_combout\)))) ) ) ) # ( !\rtl~16_combout\ & ( !\rtl~15_combout\ & ( (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~17_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\ULA1|ShiftRight2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \ULA1|ALT_INV_ShiftRight2~0_combout\,
	datad => \ALT_INV_rtl~17_combout\,
	datae => \ALT_INV_rtl~16_combout\,
	dataf => \ALT_INV_rtl~15_combout\,
	combout => \ULA1|ShiftRight2~1_combout\);

-- Location: LABCELL_X85_Y35_N42
\rtl~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~214_combout\ = ( \rtl~213_combout\ & ( \rtl~141_combout\ & ( (!\ULA1|Add2~125_sumout\) # ((!\ULA1|Add2~121_sumout\ & ((\rtl~194_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~87_combout\))) ) ) ) # ( !\rtl~213_combout\ & ( \rtl~141_combout\ & ( 
-- (!\ULA1|Add2~121_sumout\ & (((\ULA1|Add2~125_sumout\ & \rtl~194_combout\)))) # (\ULA1|Add2~121_sumout\ & (((!\ULA1|Add2~125_sumout\)) # (\rtl~87_combout\))) ) ) ) # ( \rtl~213_combout\ & ( !\rtl~141_combout\ & ( (!\ULA1|Add2~121_sumout\ & 
-- (((!\ULA1|Add2~125_sumout\) # (\rtl~194_combout\)))) # (\ULA1|Add2~121_sumout\ & (\rtl~87_combout\ & (\ULA1|Add2~125_sumout\))) ) ) ) # ( !\rtl~213_combout\ & ( !\rtl~141_combout\ & ( (\ULA1|Add2~125_sumout\ & ((!\ULA1|Add2~121_sumout\ & 
-- ((\rtl~194_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~87_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~87_combout\,
	datab => \ULA1|ALT_INV_Add2~121_sumout\,
	datac => \ULA1|ALT_INV_Add2~125_sumout\,
	datad => \ALT_INV_rtl~194_combout\,
	datae => \ALT_INV_rtl~213_combout\,
	dataf => \ALT_INV_rtl~141_combout\,
	combout => \rtl~214_combout\);

-- Location: LABCELL_X85_Y35_N24
\ULA1|Add0~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~82_combout\ = ( \ULA1|ShiftRight2~1_combout\ & ( \rtl~214_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\) # ((!\ULA1|Add2~129_sumout\) # ((\ULA1|sig_output~2_combout\ & \ULA1|ShiftLeft1~0_combout\))) ) ) ) # ( !\ULA1|ShiftRight2~1_combout\ & ( 
-- \rtl~214_combout\ & ( (\mux_IN_ULA_4_2|Mux0~0_combout\ & ((!\ULA1|Add2~129_sumout\) # ((\ULA1|sig_output~2_combout\ & \ULA1|ShiftLeft1~0_combout\)))) ) ) ) # ( \ULA1|ShiftRight2~1_combout\ & ( !\rtl~214_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\) # 
-- ((\ULA1|sig_output~2_combout\ & (\ULA1|Add2~129_sumout\ & \ULA1|ShiftLeft1~0_combout\))) ) ) ) # ( !\ULA1|ShiftRight2~1_combout\ & ( !\rtl~214_combout\ & ( (\mux_IN_ULA_4_2|Mux0~0_combout\ & (\ULA1|sig_output~2_combout\ & (\ULA1|Add2~129_sumout\ & 
-- \ULA1|ShiftLeft1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001101010101010101101010000010100011111101011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datab => \ULA1|ALT_INV_sig_output~2_combout\,
	datac => \ULA1|ALT_INV_Add2~129_sumout\,
	datad => \ULA1|ALT_INV_ShiftLeft1~0_combout\,
	datae => \ULA1|ALT_INV_ShiftRight2~1_combout\,
	dataf => \ALT_INV_rtl~214_combout\,
	combout => \ULA1|Add0~82_combout\);

-- Location: LABCELL_X75_Y35_N57
\ULA1|Add0~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~83_combout\ = ( \ULA1|sig_output~6_combout\ & ( (!\ULA1|Mux14~0_combout\ & (((\ULA1|Add0~82_combout\)))) # (\ULA1|Mux14~0_combout\ & (!\mux_IN_ULA_4_1|Mux15~0_combout\ $ ((!\mux_IN_ULA_4_2|Mux15~0_combout\)))) ) ) # ( 
-- !\ULA1|sig_output~6_combout\ & ( (\ULA1|Mux14~0_combout\ & (!\mux_IN_ULA_4_1|Mux15~0_combout\ $ (!\mux_IN_ULA_4_2|Mux15~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000000110111101100000011011110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux15~0_combout\,
	datac => \ULA1|ALT_INV_Mux14~0_combout\,
	datad => \ULA1|ALT_INV_Add0~82_combout\,
	dataf => \ULA1|ALT_INV_sig_output~6_combout\,
	combout => \ULA1|Add0~83_combout\);

-- Location: MLABCELL_X84_Y35_N30
\rtl~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~212_combout\ = ( \rtl~196_combout\ & ( \rtl~90_combout\ & ( ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~211_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~146_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\) ) ) ) # ( !\rtl~196_combout\ & ( 
-- \rtl~90_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\rtl~211_combout\ & !\mux_IN_ULA_4_2|Mux29~0_combout\)))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\mux_IN_ULA_4_2|Mux29~0_combout\)) # (\rtl~146_combout\))) ) ) ) # ( \rtl~196_combout\ & ( 
-- !\rtl~90_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\mux_IN_ULA_4_2|Mux29~0_combout\) # (\rtl~211_combout\)))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~146_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\)))) ) ) ) # ( !\rtl~196_combout\ & ( 
-- !\rtl~90_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~211_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~146_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~146_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datac => \ALT_INV_rtl~211_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datae => \ALT_INV_rtl~196_combout\,
	dataf => \ALT_INV_rtl~90_combout\,
	combout => \rtl~212_combout\);

-- Location: MLABCELL_X82_Y35_N27
\ULA1|Add0~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~79_combout\ = ( \mux_IN_ULA_4_1|Mux31~0_combout\ & ( (\mux_IN_ULA_4_2|Mux27~0_combout\ & (\ULA1|ShiftLeft0~0_combout\ & (!\mux_IN_ULA_4_2|Mux30~0_combout\ & !\mux_IN_ULA_4_2|Mux31~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datab => \ULA1|ALT_INV_ShiftLeft0~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	combout => \ULA1|Add0~79_combout\);

-- Location: MLABCELL_X82_Y33_N9
\rtl~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~7_combout\ = ( \ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux8~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux9~0_combout\ ) ) ) # ( \ULA1|Add2~117_sumout\ & ( 
-- !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux10~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux11~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datae => \ULA1|ALT_INV_Add2~117_sumout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~7_combout\);

-- Location: LABCELL_X70_Y35_N6
\rtl~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~5_combout\ = ( \ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux12~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux14~0_combout\ ) ) ) # ( \ULA1|Add2~113_sumout\ & ( 
-- !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux13~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datae => \ULA1|ALT_INV_Add2~113_sumout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~5_combout\);

-- Location: MLABCELL_X82_Y33_N0
\rtl~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~9_combout\ = ( \rtl~5_combout\ & ( \rtl~8_combout\ & ( (!\ULA1|Add2~125_sumout\ & (((!\ULA1|Add2~121_sumout\)) # (\rtl~6_combout\))) # (\ULA1|Add2~125_sumout\ & (((\rtl~7_combout\) # (\ULA1|Add2~121_sumout\)))) ) ) ) # ( !\rtl~5_combout\ & ( 
-- \rtl~8_combout\ & ( (!\ULA1|Add2~125_sumout\ & (\rtl~6_combout\ & (\ULA1|Add2~121_sumout\))) # (\ULA1|Add2~125_sumout\ & (((\rtl~7_combout\) # (\ULA1|Add2~121_sumout\)))) ) ) ) # ( \rtl~5_combout\ & ( !\rtl~8_combout\ & ( (!\ULA1|Add2~125_sumout\ & 
-- (((!\ULA1|Add2~121_sumout\)) # (\rtl~6_combout\))) # (\ULA1|Add2~125_sumout\ & (((!\ULA1|Add2~121_sumout\ & \rtl~7_combout\)))) ) ) ) # ( !\rtl~5_combout\ & ( !\rtl~8_combout\ & ( (!\ULA1|Add2~125_sumout\ & (\rtl~6_combout\ & (\ULA1|Add2~121_sumout\))) # 
-- (\ULA1|Add2~125_sumout\ & (((!\ULA1|Add2~121_sumout\ & \rtl~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~125_sumout\,
	datab => \ALT_INV_rtl~6_combout\,
	datac => \ULA1|ALT_INV_Add2~121_sumout\,
	datad => \ALT_INV_rtl~7_combout\,
	datae => \ALT_INV_rtl~5_combout\,
	dataf => \ALT_INV_rtl~8_combout\,
	combout => \rtl~9_combout\);

-- Location: MLABCELL_X82_Y35_N9
\ULA1|Add0~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~80_combout\ = ( !\ULA1|Add0~79_combout\ & ( \rtl~9_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & ((!\rtl~212_combout\) # (\mux_IN_ULA_4_2|Mux27~0_combout\))) ) ) ) # ( \ULA1|Add0~79_combout\ & ( !\rtl~9_combout\ & ( 
-- \mux_IN_ULA_4_2|Mux0~0_combout\ ) ) ) # ( !\ULA1|Add0~79_combout\ & ( !\rtl~9_combout\ & ( ((!\rtl~212_combout\) # (\mux_IN_ULA_4_2|Mux27~0_combout\)) # (\mux_IN_ULA_4_2|Mux0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111111111001100110011001111000000110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datac => \ALT_INV_rtl~212_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datae => \ULA1|ALT_INV_Add0~79_combout\,
	dataf => \ALT_INV_rtl~9_combout\,
	combout => \ULA1|Add0~80_combout\);

-- Location: LABCELL_X75_Y35_N18
\ULA1|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~81_combout\ = ( \ULA1|ShiftRight2~1_combout\ & ( (\ULA1|Mux29~36_combout\) # (\mux_IN_ULA_4_1|Mux0~0_combout\) ) ) # ( !\ULA1|ShiftRight2~1_combout\ & ( (\mux_IN_ULA_4_1|Mux0~0_combout\ & !\ULA1|Mux29~36_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~36_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight2~1_combout\,
	combout => \ULA1|Add0~81_combout\);

-- Location: LABCELL_X75_Y35_N30
\ULA1|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux15~2_combout\ = ( \ULA1|Add0~81_combout\ & ( (\ULA1|Mux31~3_combout\ & ((!\ULA1|Mux14~0_combout\) # ((!\ULA1|sig_output~7_combout\ & !\ULA1|Add0~80_combout\)))) ) ) # ( !\ULA1|Add0~81_combout\ & ( (\ULA1|Mux31~3_combout\ & 
-- (!\ULA1|sig_output~7_combout\ & (!\ULA1|Add0~80_combout\ & \ULA1|Mux14~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000001010101010000000101010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux31~3_combout\,
	datab => \ULA1|ALT_INV_sig_output~7_combout\,
	datac => \ULA1|ALT_INV_Add0~80_combout\,
	datad => \ULA1|ALT_INV_Mux14~0_combout\,
	dataf => \ULA1|ALT_INV_Add0~81_combout\,
	combout => \ULA1|Mux15~2_combout\);

-- Location: LABCELL_X75_Y35_N0
\ULA1|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux15~3_combout\ = ( \ULA1|Add0~83_combout\ & ( \ULA1|Mux15~2_combout\ ) ) # ( !\ULA1|Add0~83_combout\ & ( \ULA1|Mux15~2_combout\ ) ) # ( \ULA1|Add0~83_combout\ & ( !\ULA1|Mux15~2_combout\ & ( (((!\operaULA|Mux4~0_combout\ & \ULA1|Mux15~0_combout\)) 
-- # (\ULA1|Mux15~1_combout\)) # (\ULA1|Mux31~5_combout\) ) ) ) # ( !\ULA1|Add0~83_combout\ & ( !\ULA1|Mux15~2_combout\ & ( ((!\operaULA|Mux4~0_combout\ & \ULA1|Mux15~0_combout\)) # (\ULA1|Mux15~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011111111010111011111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux31~5_combout\,
	datab => \operaULA|ALT_INV_Mux4~0_combout\,
	datac => \ULA1|ALT_INV_Mux15~0_combout\,
	datad => \ULA1|ALT_INV_Mux15~1_combout\,
	datae => \ULA1|ALT_INV_Add0~83_combout\,
	dataf => \ULA1|ALT_INV_Mux15~2_combout\,
	combout => \ULA1|Mux15~3_combout\);

-- Location: FF_X75_Y35_N50
\PIPE3|Temp[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux15~3_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(53));

-- Location: FF_X75_Y35_N52
\PIPE4|Temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(53),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(21));

-- Location: FF_X75_Y35_N5
\PIPE4|Temp[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(16),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(53));

-- Location: LABCELL_X75_Y35_N33
\muxEscReg2|X[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[16]~16_combout\ = ( \PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(53) ) ) # ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE4|ALT_INV_Temp\(21),
	datad => \PIPE4|ALT_INV_Temp\(53),
	dataf => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	combout => \muxEscReg2|X[16]~16_combout\);

-- Location: LABCELL_X64_Y36_N51
\registradores|G2:6:regb|Temp[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:6:regb|Temp[16]~feeder_combout\ = ( \muxEscReg2|X[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[16]~16_combout\,
	combout => \registradores|G2:6:regb|Temp[16]~feeder_combout\);

-- Location: FF_X64_Y36_N53
\registradores|G2:6:regb|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:6:regb|Temp[16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(16));

-- Location: MLABCELL_X65_Y36_N12
\registradores|G2:4:regb|Temp[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:4:regb|Temp[16]~feeder_combout\ = ( \muxEscReg2|X[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[16]~16_combout\,
	combout => \registradores|G2:4:regb|Temp[16]~feeder_combout\);

-- Location: FF_X65_Y36_N14
\registradores|G2:4:regb|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:4:regb|Temp[16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(16));

-- Location: FF_X64_Y36_N14
\registradores|G2:5:regb|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[16]~16_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(16));

-- Location: LABCELL_X64_Y36_N18
\registradores|G2:7:regb|Temp[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:7:regb|Temp[16]~feeder_combout\ = \muxEscReg2|X[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \muxEscReg2|ALT_INV_X[16]~16_combout\,
	combout => \registradores|G2:7:regb|Temp[16]~feeder_combout\);

-- Location: FF_X64_Y36_N20
\registradores|G2:7:regb|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:7:regb|Temp[16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(16));

-- Location: LABCELL_X64_Y36_N12
\registradores|outData2|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux15~0_combout\ = ( \registradores|G2:5:regb|Temp\(16) & ( \registradores|G2:7:regb|Temp\(16) & ( ((!\PIPE1|Temp\(17) & ((\registradores|G2:4:regb|Temp\(16)))) # (\PIPE1|Temp\(17) & (\registradores|G2:6:regb|Temp\(16)))) # 
-- (\PIPE1|Temp\(16)) ) ) ) # ( !\registradores|G2:5:regb|Temp\(16) & ( \registradores|G2:7:regb|Temp\(16) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16) & \registradores|G2:4:regb|Temp\(16))))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16))) # 
-- (\registradores|G2:6:regb|Temp\(16)))) ) ) ) # ( \registradores|G2:5:regb|Temp\(16) & ( !\registradores|G2:7:regb|Temp\(16) & ( (!\PIPE1|Temp\(17) & (((\registradores|G2:4:regb|Temp\(16)) # (\PIPE1|Temp\(16))))) # (\PIPE1|Temp\(17) & 
-- (\registradores|G2:6:regb|Temp\(16) & (!\PIPE1|Temp\(16)))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(16) & ( !\registradores|G2:7:regb|Temp\(16) & ( (!\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & ((\registradores|G2:4:regb|Temp\(16)))) # (\PIPE1|Temp\(17) & 
-- (\registradores|G2:6:regb|Temp\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:6:regb|ALT_INV_Temp\(16),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \PIPE1|ALT_INV_Temp\(16),
	datad => \registradores|G2:4:regb|ALT_INV_Temp\(16),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(16),
	dataf => \registradores|G2:7:regb|ALT_INV_Temp\(16),
	combout => \registradores|outData2|Mux15~0_combout\);

-- Location: FF_X75_Y37_N14
\registradores|G2:2:regb|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[16]~16_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(16));

-- Location: FF_X75_Y35_N35
\registradores|G2:1:regb|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \muxEscReg2|X[16]~16_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(16));

-- Location: LABCELL_X75_Y37_N12
\registradores|outData2|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux15~1_combout\ = ( \registradores|G2:2:regb|Temp\(16) & ( \registradores|G2:1:regb|Temp\(16) & ( (!\PIPE1|Temp\(17) & (((\registradores|G2:0:regb|Temp\(16)) # (\PIPE1|Temp\(16))))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16))) # 
-- (\registradores|G2:3:regb|Temp\(16)))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(16) & ( \registradores|G2:1:regb|Temp\(16) & ( (!\PIPE1|Temp\(17) & (((\registradores|G2:0:regb|Temp\(16)) # (\PIPE1|Temp\(16))))) # (\PIPE1|Temp\(17) & 
-- (\registradores|G2:3:regb|Temp\(16) & (\PIPE1|Temp\(16)))) ) ) ) # ( \registradores|G2:2:regb|Temp\(16) & ( !\registradores|G2:1:regb|Temp\(16) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16) & \registradores|G2:0:regb|Temp\(16))))) # (\PIPE1|Temp\(17) & 
-- (((!\PIPE1|Temp\(16))) # (\registradores|G2:3:regb|Temp\(16)))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(16) & ( !\registradores|G2:1:regb|Temp\(16) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16) & \registradores|G2:0:regb|Temp\(16))))) # 
-- (\PIPE1|Temp\(17) & (\registradores|G2:3:regb|Temp\(16) & (\PIPE1|Temp\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:3:regb|ALT_INV_Temp\(16),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \PIPE1|ALT_INV_Temp\(16),
	datad => \registradores|G2:0:regb|ALT_INV_Temp\(16),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(16),
	dataf => \registradores|G2:1:regb|ALT_INV_Temp\(16),
	combout => \registradores|outData2|Mux15~1_combout\);

-- Location: LABCELL_X75_Y35_N45
\registradores|outData2|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux15~2_combout\ = ( \PIPE1|Temp\(18) & ( \registradores|outData2|Mux15~0_combout\ ) ) # ( !\PIPE1|Temp\(18) & ( \registradores|outData2|Mux15~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|outData2|ALT_INV_Mux15~0_combout\,
	datad => \registradores|outData2|ALT_INV_Mux15~1_combout\,
	dataf => \PIPE1|ALT_INV_Temp\(18),
	combout => \registradores|outData2|Mux15~2_combout\);

-- Location: FF_X75_Y35_N47
\PIPE2|Temp[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux15~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(58));

-- Location: FF_X75_Y35_N29
\PIPE3|Temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(58),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(21));

-- Location: LABCELL_X75_Y35_N27
\PIPE4|Temp[52]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE4|Temp[52]~feeder_combout\ = ( \memD|altsyncram_component|auto_generated|q_a\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memD|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	combout => \PIPE4|Temp[52]~feeder_combout\);

-- Location: FF_X75_Y35_N28
\PIPE4|Temp[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE4|Temp[52]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(52));

-- Location: FF_X75_Y35_N7
\PIPE4|Temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(52),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(20));

-- Location: LABCELL_X75_Y35_N39
\muxEscReg2|X[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[15]~15_combout\ = ( \PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(52) ) ) # ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE4|ALT_INV_Temp\(52),
	datad => \PIPE4|ALT_INV_Temp\(20),
	dataf => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	combout => \muxEscReg2|X[15]~15_combout\);

-- Location: FF_X64_Y36_N5
\registradores|G2:7:regb|Temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[15]~15_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(15));

-- Location: MLABCELL_X65_Y36_N36
\registradores|G2:4:regb|Temp[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:4:regb|Temp[15]~feeder_combout\ = ( \muxEscReg2|X[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[15]~15_combout\,
	combout => \registradores|G2:4:regb|Temp[15]~feeder_combout\);

-- Location: FF_X65_Y36_N38
\registradores|G2:4:regb|Temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:4:regb|Temp[15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(15));

-- Location: FF_X64_Y36_N38
\registradores|G2:5:regb|Temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[15]~15_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(15));

-- Location: FF_X64_Y36_N35
\registradores|G2:6:regb|Temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[15]~15_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(15));

-- Location: LABCELL_X64_Y36_N36
\registradores|outData2|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux16~0_combout\ = ( \registradores|G2:5:regb|Temp\(15) & ( \registradores|G2:6:regb|Temp\(15) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:4:regb|Temp\(15))) # (\PIPE1|Temp\(17)))) # (\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17)) # 
-- ((\registradores|G2:7:regb|Temp\(15))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(15) & ( \registradores|G2:6:regb|Temp\(15) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:4:regb|Temp\(15))) # (\PIPE1|Temp\(17)))) # (\PIPE1|Temp\(16) & (\PIPE1|Temp\(17) & 
-- (\registradores|G2:7:regb|Temp\(15)))) ) ) ) # ( \registradores|G2:5:regb|Temp\(15) & ( !\registradores|G2:6:regb|Temp\(15) & ( (!\PIPE1|Temp\(16) & (!\PIPE1|Temp\(17) & ((\registradores|G2:4:regb|Temp\(15))))) # (\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17)) # 
-- ((\registradores|G2:7:regb|Temp\(15))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(15) & ( !\registradores|G2:6:regb|Temp\(15) & ( (!\PIPE1|Temp\(16) & (!\PIPE1|Temp\(17) & ((\registradores|G2:4:regb|Temp\(15))))) # (\PIPE1|Temp\(16) & (\PIPE1|Temp\(17) & 
-- (\registradores|G2:7:regb|Temp\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(16),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:7:regb|ALT_INV_Temp\(15),
	datad => \registradores|G2:4:regb|ALT_INV_Temp\(15),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(15),
	dataf => \registradores|G2:6:regb|ALT_INV_Temp\(15),
	combout => \registradores|outData2|Mux16~0_combout\);

-- Location: FF_X75_Y35_N41
\registradores|G2:1:regb|Temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \muxEscReg2|X[15]~15_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(15));

-- Location: FF_X70_Y33_N20
\registradores|G2:2:regb|Temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[15]~15_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(15));

-- Location: LABCELL_X70_Y33_N18
\registradores|outData2|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux16~1_combout\ = ( \registradores|G2:2:regb|Temp\(15) & ( \registradores|G2:3:regb|Temp\(15) & ( ((!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp\(15)))) # (\PIPE1|Temp\(16) & (\registradores|G2:1:regb|Temp\(15)))) # 
-- (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:2:regb|Temp\(15) & ( \registradores|G2:3:regb|Temp\(15) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp\(15)))) # (\PIPE1|Temp\(16) & (\registradores|G2:1:regb|Temp\(15))))) # 
-- (\PIPE1|Temp\(17) & (\PIPE1|Temp\(16))) ) ) ) # ( \registradores|G2:2:regb|Temp\(15) & ( !\registradores|G2:3:regb|Temp\(15) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp\(15)))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:1:regb|Temp\(15))))) # (\PIPE1|Temp\(17) & (!\PIPE1|Temp\(16))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(15) & ( !\registradores|G2:3:regb|Temp\(15) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp\(15)))) 
-- # (\PIPE1|Temp\(16) & (\registradores|G2:1:regb|Temp\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \PIPE1|ALT_INV_Temp\(16),
	datac => \registradores|G2:1:regb|ALT_INV_Temp\(15),
	datad => \registradores|G2:0:regb|ALT_INV_Temp\(15),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(15),
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(15),
	combout => \registradores|outData2|Mux16~1_combout\);

-- Location: LABCELL_X75_Y35_N54
\registradores|outData2|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux16~2_combout\ = ( \registradores|outData2|Mux16~1_combout\ & ( (!\PIPE1|Temp\(18)) # (\registradores|outData2|Mux16~0_combout\) ) ) # ( !\registradores|outData2|Mux16~1_combout\ & ( (\PIPE1|Temp\(18) & 
-- \registradores|outData2|Mux16~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(18),
	datad => \registradores|outData2|ALT_INV_Mux16~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux16~1_combout\,
	combout => \registradores|outData2|Mux16~2_combout\);

-- Location: FF_X75_Y35_N56
\PIPE2|Temp[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux16~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(57));

-- Location: FF_X75_Y35_N19
\PIPE3|Temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(57),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(20));

-- Location: FF_X74_Y35_N20
\PIPE4|Temp[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(14),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(51));

-- Location: FF_X74_Y35_N35
\PIPE4|Temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(51),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(19));

-- Location: LABCELL_X74_Y35_N36
\muxEscReg2|X[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[14]~14_combout\ = ( \PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(51) ) ) # ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(51),
	datac => \PIPE4|ALT_INV_Temp\(19),
	dataf => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	combout => \muxEscReg2|X[14]~14_combout\);

-- Location: LABCELL_X63_Y35_N54
\registradores|G2:7:regb|Temp[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:7:regb|Temp[14]~feeder_combout\ = ( \muxEscReg2|X[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[14]~14_combout\,
	combout => \registradores|G2:7:regb|Temp[14]~feeder_combout\);

-- Location: FF_X63_Y35_N56
\registradores|G2:7:regb|Temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:7:regb|Temp[14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(14));

-- Location: LABCELL_X63_Y35_N30
\registradores|G2:6:regb|Temp[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:6:regb|Temp[14]~feeder_combout\ = ( \muxEscReg2|X[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[14]~14_combout\,
	combout => \registradores|G2:6:regb|Temp[14]~feeder_combout\);

-- Location: FF_X63_Y35_N32
\registradores|G2:6:regb|Temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:6:regb|Temp[14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(14));

-- Location: FF_X63_Y35_N50
\registradores|G2:5:regb|Temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[14]~14_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(14));

-- Location: LABCELL_X64_Y35_N3
\registradores|G2:4:regb|Temp[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:4:regb|Temp[14]~feeder_combout\ = ( \muxEscReg2|X[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[14]~14_combout\,
	combout => \registradores|G2:4:regb|Temp[14]~feeder_combout\);

-- Location: FF_X64_Y35_N4
\registradores|G2:4:regb|Temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:4:regb|Temp[14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(14));

-- Location: LABCELL_X63_Y35_N48
\registradores|outData2|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux17~0_combout\ = ( \registradores|G2:5:regb|Temp\(14) & ( \registradores|G2:4:regb|Temp\(14) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp\(16) & ((\registradores|G2:6:regb|Temp\(14)))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:7:regb|Temp\(14)))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(14) & ( \registradores|G2:4:regb|Temp\(14) & ( (!\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17)) # (\registradores|G2:6:regb|Temp\(14))))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:7:regb|Temp\(14) & ((\PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:5:regb|Temp\(14) & ( !\registradores|G2:4:regb|Temp\(14) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:6:regb|Temp\(14) & \PIPE1|Temp\(17))))) # (\PIPE1|Temp\(16) & 
-- (((!\PIPE1|Temp\(17))) # (\registradores|G2:7:regb|Temp\(14)))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(14) & ( !\registradores|G2:4:regb|Temp\(14) & ( (\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & ((\registradores|G2:6:regb|Temp\(14)))) # (\PIPE1|Temp\(16) 
-- & (\registradores|G2:7:regb|Temp\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:7:regb|ALT_INV_Temp\(14),
	datab => \registradores|G2:6:regb|ALT_INV_Temp\(14),
	datac => \PIPE1|ALT_INV_Temp\(16),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(14),
	dataf => \registradores|G2:4:regb|ALT_INV_Temp\(14),
	combout => \registradores|outData2|Mux17~0_combout\);

-- Location: FF_X72_Y36_N46
\registradores|G2:1:regb|Temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[14]~14_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(14));

-- Location: FF_X73_Y36_N26
\registradores|G2:2:regb|Temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[14]~14_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(14));

-- Location: LABCELL_X73_Y36_N24
\registradores|outData2|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux17~1_combout\ = ( \registradores|G2:2:regb|Temp\(14) & ( \registradores|G2:3:regb|Temp\(14) & ( ((!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp\(14)))) # (\PIPE1|Temp\(16) & (\registradores|G2:1:regb|Temp\(14)))) # 
-- (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:2:regb|Temp\(14) & ( \registradores|G2:3:regb|Temp\(14) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:0:regb|Temp\(14) & !\PIPE1|Temp\(17))))) # (\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17))) # 
-- (\registradores|G2:1:regb|Temp\(14)))) ) ) ) # ( \registradores|G2:2:regb|Temp\(14) & ( !\registradores|G2:3:regb|Temp\(14) & ( (!\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17)) # (\registradores|G2:0:regb|Temp\(14))))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:1:regb|Temp\(14) & ((!\PIPE1|Temp\(17))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(14) & ( !\registradores|G2:3:regb|Temp\(14) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp\(14)))) # (\PIPE1|Temp\(16) 
-- & (\registradores|G2:1:regb|Temp\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:1:regb|ALT_INV_Temp\(14),
	datab => \registradores|G2:0:regb|ALT_INV_Temp\(14),
	datac => \PIPE1|ALT_INV_Temp\(16),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(14),
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(14),
	combout => \registradores|outData2|Mux17~1_combout\);

-- Location: LABCELL_X73_Y36_N15
\registradores|outData2|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux17~2_combout\ = ( \registradores|outData2|Mux17~1_combout\ & ( (!\PIPE1|Temp\(18)) # (\registradores|outData2|Mux17~0_combout\) ) ) # ( !\registradores|outData2|Mux17~1_combout\ & ( (\PIPE1|Temp\(18) & 
-- \registradores|outData2|Mux17~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(18),
	datad => \registradores|outData2|ALT_INV_Mux17~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux17~1_combout\,
	combout => \registradores|outData2|Mux17~2_combout\);

-- Location: FF_X73_Y36_N16
\PIPE2|Temp[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux17~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(56));

-- Location: FF_X74_Y35_N11
\PIPE3|Temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(56),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(19));

-- Location: FF_X73_Y37_N38
\PIPE4|Temp[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(13),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(50));

-- Location: FF_X73_Y37_N26
\PIPE4|Temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(50),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(18));

-- Location: FF_X73_Y37_N44
\PIPE4|Temp[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(103),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(70));

-- Location: LABCELL_X73_Y37_N24
\muxEscReg2|X[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[13]~13_combout\ = ( \PIPE4|Temp\(70) & ( \PIPE4|Temp\(50) ) ) # ( !\PIPE4|Temp\(70) & ( \PIPE4|Temp\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE4|ALT_INV_Temp\(50),
	datad => \PIPE4|ALT_INV_Temp\(18),
	dataf => \PIPE4|ALT_INV_Temp\(70),
	combout => \muxEscReg2|X[13]~13_combout\);

-- Location: FF_X70_Y37_N47
\registradores|G2:0:regb|Temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[13]~13_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(13));

-- Location: FF_X72_Y36_N4
\registradores|G2:1:regb|Temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[13]~13_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(13));

-- Location: FF_X72_Y36_N38
\registradores|G2:2:regb|Temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[13]~13_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(13));

-- Location: LABCELL_X71_Y36_N30
\registradores|outData2|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux18~1_combout\ = ( \registradores|G2:2:regb|Temp\(13) & ( \registradores|G2:3:regb|Temp\(13) & ( ((!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp\(13))) # (\PIPE1|Temp\(16) & ((\registradores|G2:1:regb|Temp\(13))))) # 
-- (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:2:regb|Temp\(13) & ( \registradores|G2:3:regb|Temp\(13) & ( (!\PIPE1|Temp\(16) & (!\PIPE1|Temp\(17) & (\registradores|G2:0:regb|Temp\(13)))) # (\PIPE1|Temp\(16) & (((\registradores|G2:1:regb|Temp\(13))) # 
-- (\PIPE1|Temp\(17)))) ) ) ) # ( \registradores|G2:2:regb|Temp\(13) & ( !\registradores|G2:3:regb|Temp\(13) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:0:regb|Temp\(13))) # (\PIPE1|Temp\(17)))) # (\PIPE1|Temp\(16) & (!\PIPE1|Temp\(17) & 
-- ((\registradores|G2:1:regb|Temp\(13))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(13) & ( !\registradores|G2:3:regb|Temp\(13) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp\(13))) # (\PIPE1|Temp\(16) & 
-- ((\registradores|G2:1:regb|Temp\(13)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(16),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:0:regb|ALT_INV_Temp\(13),
	datad => \registradores|G2:1:regb|ALT_INV_Temp\(13),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(13),
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(13),
	combout => \registradores|outData2|Mux18~1_combout\);

-- Location: FF_X66_Y35_N29
\registradores|G2:7:regb|Temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[13]~13_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(13));

-- Location: FF_X66_Y35_N11
\registradores|G2:6:regb|Temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[13]~13_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(13));

-- Location: FF_X66_Y35_N2
\registradores|G2:5:regb|Temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[13]~13_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(13));

-- Location: FF_X67_Y35_N40
\registradores|G2:4:regb|Temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[13]~13_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(13));

-- Location: LABCELL_X66_Y35_N0
\registradores|outData2|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux18~0_combout\ = ( \registradores|G2:5:regb|Temp\(13) & ( \registradores|G2:4:regb|Temp\(13) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp\(16) & ((\registradores|G2:6:regb|Temp\(13)))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:7:regb|Temp\(13)))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(13) & ( \registradores|G2:4:regb|Temp\(13) & ( (!\PIPE1|Temp\(17) & (!\PIPE1|Temp\(16))) # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & ((\registradores|G2:6:regb|Temp\(13)))) # 
-- (\PIPE1|Temp\(16) & (\registradores|G2:7:regb|Temp\(13))))) ) ) ) # ( \registradores|G2:5:regb|Temp\(13) & ( !\registradores|G2:4:regb|Temp\(13) & ( (!\PIPE1|Temp\(17) & (\PIPE1|Temp\(16))) # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & 
-- ((\registradores|G2:6:regb|Temp\(13)))) # (\PIPE1|Temp\(16) & (\registradores|G2:7:regb|Temp\(13))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(13) & ( !\registradores|G2:4:regb|Temp\(13) & ( (\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & 
-- ((\registradores|G2:6:regb|Temp\(13)))) # (\PIPE1|Temp\(16) & (\registradores|G2:7:regb|Temp\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \PIPE1|ALT_INV_Temp\(16),
	datac => \registradores|G2:7:regb|ALT_INV_Temp\(13),
	datad => \registradores|G2:6:regb|ALT_INV_Temp\(13),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(13),
	dataf => \registradores|G2:4:regb|ALT_INV_Temp\(13),
	combout => \registradores|outData2|Mux18~0_combout\);

-- Location: LABCELL_X75_Y37_N33
\registradores|outData2|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux18~2_combout\ = ( \registradores|outData2|Mux18~1_combout\ & ( \registradores|outData2|Mux18~0_combout\ ) ) # ( !\registradores|outData2|Mux18~1_combout\ & ( \registradores|outData2|Mux18~0_combout\ & ( \PIPE1|Temp\(18) ) ) ) # 
-- ( \registradores|outData2|Mux18~1_combout\ & ( !\registradores|outData2|Mux18~0_combout\ & ( !\PIPE1|Temp\(18) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(18),
	datae => \registradores|outData2|ALT_INV_Mux18~1_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux18~0_combout\,
	combout => \registradores|outData2|Mux18~2_combout\);

-- Location: FF_X75_Y37_N35
\PIPE2|Temp[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux18~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(55));

-- Location: FF_X74_Y35_N53
\PIPE3|Temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(55),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(18));

-- Location: FF_X74_Y36_N53
\PIPE4|Temp[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(17),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(54));

-- Location: FF_X74_Y36_N35
\PIPE4|Temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(54),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(22));

-- Location: LABCELL_X74_Y36_N0
\muxEscReg2|X[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[17]~17_combout\ = ( \PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(54) ) ) # ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(22) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(54),
	datac => \PIPE4|ALT_INV_Temp\(22),
	dataf => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	combout => \muxEscReg2|X[17]~17_combout\);

-- Location: MLABCELL_X65_Y35_N9
\registradores|G2:4:regb|Temp[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:4:regb|Temp[17]~feeder_combout\ = ( \muxEscReg2|X[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[17]~17_combout\,
	combout => \registradores|G2:4:regb|Temp[17]~feeder_combout\);

-- Location: FF_X65_Y35_N11
\registradores|G2:4:regb|Temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:4:regb|Temp[17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(17));

-- Location: MLABCELL_X65_Y35_N27
\registradores|G2:6:regb|Temp[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:6:regb|Temp[17]~feeder_combout\ = ( \muxEscReg2|X[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[17]~17_combout\,
	combout => \registradores|G2:6:regb|Temp[17]~feeder_combout\);

-- Location: FF_X65_Y35_N29
\registradores|G2:6:regb|Temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:6:regb|Temp[17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(17));

-- Location: FF_X65_Y35_N14
\registradores|G2:5:regb|Temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[17]~17_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(17));

-- Location: LABCELL_X66_Y35_N27
\registradores|G2:7:regb|Temp[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:7:regb|Temp[17]~feeder_combout\ = ( \muxEscReg2|X[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[17]~17_combout\,
	combout => \registradores|G2:7:regb|Temp[17]~feeder_combout\);

-- Location: FF_X66_Y35_N28
\registradores|G2:7:regb|Temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:7:regb|Temp[17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(17));

-- Location: MLABCELL_X65_Y35_N12
\registradores|outData2|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux14~0_combout\ = ( \registradores|G2:5:regb|Temp\(17) & ( \registradores|G2:7:regb|Temp\(17) & ( ((!\PIPE1|Temp\(17) & (\registradores|G2:4:regb|Temp\(17))) # (\PIPE1|Temp\(17) & ((\registradores|G2:6:regb|Temp\(17))))) # 
-- (\PIPE1|Temp\(16)) ) ) ) # ( !\registradores|G2:5:regb|Temp\(17) & ( \registradores|G2:7:regb|Temp\(17) & ( (!\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & (\registradores|G2:4:regb|Temp\(17))) # (\PIPE1|Temp\(17) & ((\registradores|G2:6:regb|Temp\(17)))))) # 
-- (\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:5:regb|Temp\(17) & ( !\registradores|G2:7:regb|Temp\(17) & ( (!\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & (\registradores|G2:4:regb|Temp\(17))) # (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:6:regb|Temp\(17)))))) # (\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(17) & ( !\registradores|G2:7:regb|Temp\(17) & ( (!\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & 
-- (\registradores|G2:4:regb|Temp\(17))) # (\PIPE1|Temp\(17) & ((\registradores|G2:6:regb|Temp\(17)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(16),
	datab => \registradores|G2:4:regb|ALT_INV_Temp\(17),
	datac => \registradores|G2:6:regb|ALT_INV_Temp\(17),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(17),
	dataf => \registradores|G2:7:regb|ALT_INV_Temp\(17),
	combout => \registradores|outData2|Mux14~0_combout\);

-- Location: LABCELL_X68_Y33_N54
\registradores|G2:0:regb|Temp[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[17]~feeder_combout\ = ( \muxEscReg2|X[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[17]~17_combout\,
	combout => \registradores|G2:0:regb|Temp[17]~feeder_combout\);

-- Location: FF_X68_Y33_N55
\registradores|G2:0:regb|Temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(17));

-- Location: FF_X74_Y36_N58
\registradores|G2:1:regb|Temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[17]~17_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(17));

-- Location: FF_X70_Y33_N32
\registradores|G2:2:regb|Temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[17]~17_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(17));

-- Location: LABCELL_X70_Y33_N51
\registradores|G2:3:regb|Temp[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:3:regb|Temp[17]~feeder_combout\ = ( \muxEscReg2|X[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[17]~17_combout\,
	combout => \registradores|G2:3:regb|Temp[17]~feeder_combout\);

-- Location: FF_X70_Y33_N53
\registradores|G2:3:regb|Temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:3:regb|Temp[17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(17));

-- Location: LABCELL_X70_Y33_N30
\registradores|outData2|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux14~1_combout\ = ( \registradores|G2:2:regb|Temp\(17) & ( \registradores|G2:3:regb|Temp\(17) & ( ((!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp\(17))) # (\PIPE1|Temp\(16) & ((\registradores|G2:1:regb|Temp\(17))))) # 
-- (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:2:regb|Temp\(17) & ( \registradores|G2:3:regb|Temp\(17) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp\(17))) # (\PIPE1|Temp\(16) & ((\registradores|G2:1:regb|Temp\(17)))))) # 
-- (\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16))))) ) ) ) # ( \registradores|G2:2:regb|Temp\(17) & ( !\registradores|G2:3:regb|Temp\(17) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp\(17))) # (\PIPE1|Temp\(16) & 
-- ((\registradores|G2:1:regb|Temp\(17)))))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(17) & ( !\registradores|G2:3:regb|Temp\(17) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & 
-- (\registradores|G2:0:regb|Temp\(17))) # (\PIPE1|Temp\(16) & ((\registradores|G2:1:regb|Temp\(17)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \registradores|G2:0:regb|ALT_INV_Temp\(17),
	datac => \registradores|G2:1:regb|ALT_INV_Temp\(17),
	datad => \PIPE1|ALT_INV_Temp\(16),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(17),
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(17),
	combout => \registradores|outData2|Mux14~1_combout\);

-- Location: LABCELL_X73_Y35_N30
\registradores|outData2|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux14~2_combout\ = ( \registradores|outData2|Mux14~1_combout\ & ( (!\PIPE1|Temp\(18)) # (\registradores|outData2|Mux14~0_combout\) ) ) # ( !\registradores|outData2|Mux14~1_combout\ & ( (\PIPE1|Temp\(18) & 
-- \registradores|outData2|Mux14~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(18),
	datad => \registradores|outData2|ALT_INV_Mux14~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux14~1_combout\,
	combout => \registradores|outData2|Mux14~2_combout\);

-- Location: FF_X73_Y35_N31
\PIPE2|Temp[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux14~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(59));

-- Location: LABCELL_X74_Y36_N6
\mux_IN_ULA_4_2|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux14~0_combout\ = ( \muxEscReg2|X[17]~17_combout\ & ( \PIPE2|Temp\(15) & ( ((!\PIPEAUX|Temp\(1) & ((\PIPE2|Temp\(59)))) # (\PIPEAUX|Temp\(1) & (\PIPE3|Temp\(54)))) # (\PIPEAUX|Temp\(0)) ) ) ) # ( !\muxEscReg2|X[17]~17_combout\ & ( 
-- \PIPE2|Temp\(15) & ( (!\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & ((\PIPE2|Temp\(59)))) # (\PIPEAUX|Temp\(1) & (\PIPE3|Temp\(54))))) # (\PIPEAUX|Temp\(0) & (((\PIPEAUX|Temp\(1))))) ) ) ) # ( \muxEscReg2|X[17]~17_combout\ & ( !\PIPE2|Temp\(15) & ( 
-- (!\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & ((\PIPE2|Temp\(59)))) # (\PIPEAUX|Temp\(1) & (\PIPE3|Temp\(54))))) # (\PIPEAUX|Temp\(0) & (((!\PIPEAUX|Temp\(1))))) ) ) ) # ( !\muxEscReg2|X[17]~17_combout\ & ( !\PIPE2|Temp\(15) & ( (!\PIPEAUX|Temp\(0) & 
-- ((!\PIPEAUX|Temp\(1) & ((\PIPE2|Temp\(59)))) # (\PIPEAUX|Temp\(1) & (\PIPE3|Temp\(54))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(54),
	datab => \PIPE2|ALT_INV_Temp\(59),
	datac => \PIPEAUX|ALT_INV_Temp\(0),
	datad => \PIPEAUX|ALT_INV_Temp\(1),
	datae => \muxEscReg2|ALT_INV_X[17]~17_combout\,
	dataf => \PIPE2|ALT_INV_Temp\(15),
	combout => \mux_IN_ULA_4_2|Mux14~0_combout\);

-- Location: LABCELL_X70_Y36_N24
\ULA1|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~2_combout\ = ( \ULA1|Mux29~19_combout\ & ( (\mux_IN_ULA_4_2|Mux14~0_combout\ & (!\ULA1|Mux29~18_combout\ & \mux_IN_ULA_4_1|Mux14~0_combout\)) ) ) # ( !\ULA1|Mux29~19_combout\ & ( !\ULA1|Mux29~18_combout\ $ (((\mux_IN_ULA_4_1|Mux14~0_combout\) 
-- # (\mux_IN_ULA_4_2|Mux14~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100001111110000110000111100000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux14~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~18_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~19_combout\,
	combout => \ULA1|Mux14~2_combout\);

-- Location: MLABCELL_X78_Y36_N33
\ULA1|ShiftLeft0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftLeft0~1_combout\ = ( \ULA1|ShiftLeft0~0_combout\ & ( \rtl~246_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_rtl~246_combout\,
	dataf => \ULA1|ALT_INV_ShiftLeft0~0_combout\,
	combout => \ULA1|ShiftLeft0~1_combout\);

-- Location: LABCELL_X79_Y33_N18
\rtl~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~33_combout\ = ( \ULA1|Add2~121_sumout\ & ( \rtl~28_combout\ & ( (!\ULA1|Add2~125_sumout\ & (\rtl~27_combout\)) # (\ULA1|Add2~125_sumout\ & ((\rtl~244_combout\))) ) ) ) # ( !\ULA1|Add2~121_sumout\ & ( \rtl~28_combout\ & ( (\rtl~26_combout\) # 
-- (\ULA1|Add2~125_sumout\) ) ) ) # ( \ULA1|Add2~121_sumout\ & ( !\rtl~28_combout\ & ( (!\ULA1|Add2~125_sumout\ & (\rtl~27_combout\)) # (\ULA1|Add2~125_sumout\ & ((\rtl~244_combout\))) ) ) ) # ( !\ULA1|Add2~121_sumout\ & ( !\rtl~28_combout\ & ( 
-- (!\ULA1|Add2~125_sumout\ & \rtl~26_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001001110010011101010101111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~125_sumout\,
	datab => \ALT_INV_rtl~27_combout\,
	datac => \ALT_INV_rtl~244_combout\,
	datad => \ALT_INV_rtl~26_combout\,
	datae => \ULA1|ALT_INV_Add2~121_sumout\,
	dataf => \ALT_INV_rtl~28_combout\,
	combout => \rtl~33_combout\);

-- Location: MLABCELL_X78_Y36_N27
\ULA1|Mux14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~6_combout\ = ( \ULA1|Mux14~4_combout\ & ( (\ULA1|Mux14~5_combout\ & \rtl~33_combout\) ) ) # ( !\ULA1|Mux14~4_combout\ & ( (\ULA1|ShiftLeft0~1_combout\ & \ULA1|Mux14~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_ShiftLeft0~1_combout\,
	datac => \ULA1|ALT_INV_Mux14~5_combout\,
	datad => \ALT_INV_rtl~33_combout\,
	dataf => \ULA1|ALT_INV_Mux14~4_combout\,
	combout => \ULA1|Mux14~6_combout\);

-- Location: MLABCELL_X78_Y35_N51
\ULA1|ShiftRight1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight1~1_combout\ = ( \rtl~21_combout\ & ( \ULA1|ShiftRight1~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((!\mux_IN_ULA_4_2|Mux28~0_combout\) # (\rtl~23_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- (((\mux_IN_ULA_4_2|Mux28~0_combout\)) # (\rtl~22_combout\))) ) ) ) # ( !\rtl~21_combout\ & ( \ULA1|ShiftRight1~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\rtl~23_combout\ & \mux_IN_ULA_4_2|Mux28~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\mux_IN_ULA_4_2|Mux28~0_combout\)) # (\rtl~22_combout\))) ) ) ) # ( \rtl~21_combout\ & ( !\ULA1|ShiftRight1~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((!\mux_IN_ULA_4_2|Mux28~0_combout\) # 
-- (\rtl~23_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~22_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\)))) ) ) ) # ( !\rtl~21_combout\ & ( !\ULA1|ShiftRight1~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\rtl~23_combout\ & 
-- \mux_IN_ULA_4_2|Mux28~0_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~22_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~22_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \ALT_INV_rtl~23_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datae => \ALT_INV_rtl~21_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight1~0_combout\,
	combout => \ULA1|ShiftRight1~1_combout\);

-- Location: MLABCELL_X78_Y35_N9
\ULA1|Mux14~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~12_combout\ = ( \ULA1|Mux14~11_combout\ & ( (\rtl~243_combout\ & \ULA1|sig_output~2_combout\) ) ) # ( !\ULA1|Mux14~11_combout\ & ( \ULA1|ShiftRight1~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~243_combout\,
	datac => \ULA1|ALT_INV_ShiftRight1~1_combout\,
	datad => \ULA1|ALT_INV_sig_output~2_combout\,
	dataf => \ULA1|ALT_INV_Mux14~11_combout\,
	combout => \ULA1|Mux14~12_combout\);

-- Location: LABCELL_X81_Y34_N24
\ULA1|Mux14~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~16_combout\ = ( \ULA1|Add2~125_sumout\ & ( \rtl~216_combout\ & ( (!\ULA1|Add2~121_sumout\ & ((\rtl~198_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~102_combout\)) ) ) ) # ( !\ULA1|Add2~125_sumout\ & ( \rtl~216_combout\ & ( 
-- (!\ULA1|Add2~121_sumout\) # (\rtl~153_combout\) ) ) ) # ( \ULA1|Add2~125_sumout\ & ( !\rtl~216_combout\ & ( (!\ULA1|Add2~121_sumout\ & ((\rtl~198_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~102_combout\)) ) ) ) # ( !\ULA1|Add2~125_sumout\ & ( 
-- !\rtl~216_combout\ & ( (\ULA1|Add2~121_sumout\ & \rtl~153_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~121_sumout\,
	datab => \ALT_INV_rtl~153_combout\,
	datac => \ALT_INV_rtl~102_combout\,
	datad => \ALT_INV_rtl~198_combout\,
	datae => \ULA1|ALT_INV_Add2~125_sumout\,
	dataf => \ALT_INV_rtl~216_combout\,
	combout => \ULA1|Mux14~16_combout\);

-- Location: LABCELL_X80_Y34_N6
\ULA1|Mux14~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~18_combout\ = ( \ULA1|Mux14~17_combout\ & ( ((\ULA1|Mux14~15_combout\ & (!\mux_IN_ULA_4_2|Mux14~0_combout\ $ (!\mux_IN_ULA_4_1|Mux14~0_combout\)))) # (\ULA1|Mux14~16_combout\) ) ) # ( !\ULA1|Mux14~17_combout\ & ( (\ULA1|Mux14~15_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux14~0_combout\ $ (!\mux_IN_ULA_4_1|Mux14~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101000110111001110110011011100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux14~0_combout\,
	datab => \ULA1|ALT_INV_Mux14~16_combout\,
	datac => \ULA1|ALT_INV_Mux14~15_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	dataf => \ULA1|ALT_INV_Mux14~17_combout\,
	combout => \ULA1|Mux14~18_combout\);

-- Location: MLABCELL_X78_Y35_N48
\ULA1|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~1_combout\ = ( \rtl~21_combout\ & ( \rtl~245_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((!\mux_IN_ULA_4_2|Mux28~0_combout\) # (\rtl~23_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\mux_IN_ULA_4_2|Mux28~0_combout\)) # 
-- (\rtl~22_combout\))) ) ) ) # ( !\rtl~21_combout\ & ( \rtl~245_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\mux_IN_ULA_4_2|Mux28~0_combout\ & \rtl~23_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\mux_IN_ULA_4_2|Mux28~0_combout\)) # 
-- (\rtl~22_combout\))) ) ) ) # ( \rtl~21_combout\ & ( !\rtl~245_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((!\mux_IN_ULA_4_2|Mux28~0_combout\) # (\rtl~23_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~22_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux28~0_combout\))) ) ) ) # ( !\rtl~21_combout\ & ( !\rtl~245_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\mux_IN_ULA_4_2|Mux28~0_combout\ & \rtl~23_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~22_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux28~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~22_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datad => \ALT_INV_rtl~23_combout\,
	datae => \ALT_INV_rtl~21_combout\,
	dataf => \ALT_INV_rtl~245_combout\,
	combout => \ULA1|Mux14~1_combout\);

-- Location: MLABCELL_X82_Y36_N12
\ULA1|Mux14~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~8_combout\ = ( \rtl~105_combout\ & ( \rtl~158_combout\ & ( ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~215_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~200_combout\)))) # (\mux_IN_ULA_4_2|Mux28~0_combout\) ) ) ) # ( 
-- !\rtl~105_combout\ & ( \rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~215_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~200_combout\))))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux29~0_combout\)))) ) ) ) # ( \rtl~105_combout\ & ( !\rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~215_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~200_combout\))))) 
-- # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\mux_IN_ULA_4_2|Mux29~0_combout\)))) ) ) ) # ( !\rtl~105_combout\ & ( !\rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~215_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~200_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~215_combout\,
	datab => \ALT_INV_rtl~200_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datae => \ALT_INV_rtl~105_combout\,
	dataf => \ALT_INV_rtl~158_combout\,
	combout => \ULA1|Mux14~8_combout\);

-- Location: MLABCELL_X82_Y36_N39
\ULA1|Mux14~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~10_combout\ = ( \ULA1|Mux14~1_combout\ & ( \ULA1|Mux14~8_combout\ & ( ((!\ULA1|Mux14~0_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\) # (\ULA1|Mux29~36_combout\)))) # (\ULA1|Mux14~9_combout\) ) ) ) # ( !\ULA1|Mux14~1_combout\ & ( 
-- \ULA1|Mux14~8_combout\ & ( ((!\ULA1|Mux14~0_combout\ & (!\ULA1|Mux29~36_combout\ & \mux_IN_ULA_4_1|Mux0~0_combout\))) # (\ULA1|Mux14~9_combout\) ) ) ) # ( \ULA1|Mux14~1_combout\ & ( !\ULA1|Mux14~8_combout\ & ( (!\ULA1|Mux14~0_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux0~0_combout\) # (\ULA1|Mux29~36_combout\))) ) ) ) # ( !\ULA1|Mux14~1_combout\ & ( !\ULA1|Mux14~8_combout\ & ( (!\ULA1|Mux14~0_combout\ & (!\ULA1|Mux29~36_combout\ & \mux_IN_ULA_4_1|Mux0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000001000101010101000001111100011110010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~0_combout\,
	datab => \ULA1|ALT_INV_Mux29~36_combout\,
	datac => \ULA1|ALT_INV_Mux14~9_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datae => \ULA1|ALT_INV_Mux14~1_combout\,
	dataf => \ULA1|ALT_INV_Mux14~8_combout\,
	combout => \ULA1|Mux14~10_combout\);

-- Location: MLABCELL_X78_Y36_N6
\ULA1|Mux14~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~19_combout\ = ( !\ULA1|Mux14~18_combout\ & ( \ULA1|Mux14~10_combout\ & ( (!\ULA1|Mux14~7_combout\ & ((!\ULA1|Mux7~0_combout\) # (!\ULA1|Mux14~12_combout\))) ) ) ) # ( !\ULA1|Mux14~18_combout\ & ( !\ULA1|Mux14~10_combout\ & ( 
-- (!\ULA1|Mux7~0_combout\ & ((!\ULA1|Mux14~7_combout\) # ((!\ULA1|Mux14~6_combout\)))) # (\ULA1|Mux7~0_combout\ & (!\ULA1|Mux14~12_combout\ & ((!\ULA1|Mux14~7_combout\) # (!\ULA1|Mux14~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010101000000000000000000011001100100010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux7~0_combout\,
	datab => \ULA1|ALT_INV_Mux14~7_combout\,
	datac => \ULA1|ALT_INV_Mux14~6_combout\,
	datad => \ULA1|ALT_INV_Mux14~12_combout\,
	datae => \ULA1|ALT_INV_Mux14~18_combout\,
	dataf => \ULA1|ALT_INV_Mux14~10_combout\,
	combout => \ULA1|Mux14~19_combout\);

-- Location: MLABCELL_X78_Y36_N39
\ULA1|Mux14~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux14~22_combout\ = ( \ULA1|Add0~85_sumout\ & ( \ULA1|Mux14~19_combout\ & ( (!\ULA1|Mux14~21_combout\ & (\ULA1|Mux14~20_combout\ & (\mux_IN_ULA_4_1|Mux14~0_combout\))) # (\ULA1|Mux14~21_combout\ & ((!\ULA1|Mux14~20_combout\) # 
-- ((\ULA1|Mux14~2_combout\)))) ) ) ) # ( !\ULA1|Add0~85_sumout\ & ( \ULA1|Mux14~19_combout\ & ( (\ULA1|Mux14~20_combout\ & ((!\ULA1|Mux14~21_combout\ & (\mux_IN_ULA_4_1|Mux14~0_combout\)) # (\ULA1|Mux14~21_combout\ & ((\ULA1|Mux14~2_combout\))))) ) ) ) # ( 
-- \ULA1|Add0~85_sumout\ & ( !\ULA1|Mux14~19_combout\ & ( (!\ULA1|Mux14~20_combout\) # ((!\ULA1|Mux14~21_combout\ & (\mux_IN_ULA_4_1|Mux14~0_combout\)) # (\ULA1|Mux14~21_combout\ & ((\ULA1|Mux14~2_combout\)))) ) ) ) # ( !\ULA1|Add0~85_sumout\ & ( 
-- !\ULA1|Mux14~19_combout\ & ( (!\ULA1|Mux14~21_combout\ & ((!\ULA1|Mux14~20_combout\) # ((\mux_IN_ULA_4_1|Mux14~0_combout\)))) # (\ULA1|Mux14~21_combout\ & (\ULA1|Mux14~20_combout\ & ((\ULA1|Mux14~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010011011110011101101111100000010000100110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~21_combout\,
	datab => \ULA1|ALT_INV_Mux14~20_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datad => \ULA1|ALT_INV_Mux14~2_combout\,
	datae => \ULA1|ALT_INV_Add0~85_sumout\,
	dataf => \ULA1|ALT_INV_Mux14~19_combout\,
	combout => \ULA1|Mux14~22_combout\);

-- Location: FF_X78_Y36_N17
\PIPE3|Temp[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux14~22_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(54));

-- Location: LABCELL_X70_Y33_N9
\PIPE2|Temp[91]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[91]~feeder_combout\ = ( \registradores|G2:3:regb|Temp\(17) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(17),
	combout => \PIPE2|Temp[91]~feeder_combout\);

-- Location: FF_X70_Y33_N10
\PIPE2|Temp[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[91]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(17),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(91));

-- Location: LABCELL_X70_Y35_N42
\mux_IN_ULA_4_1|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux14~0_combout\ = ( \muxEscReg2|X[17]~17_combout\ & ( (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & ((\PIPE2|Temp\(91)))) # (\PIPEAUX|Temp\(3) & (\PIPE3|Temp\(54))))) # (\PIPEAUX|Temp\(2) & (!\PIPEAUX|Temp\(3))) ) ) # ( 
-- !\muxEscReg2|X[17]~17_combout\ & ( (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & ((\PIPE2|Temp\(91)))) # (\PIPEAUX|Temp\(3) & (\PIPE3|Temp\(54))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(2),
	datab => \PIPEAUX|ALT_INV_Temp\(3),
	datac => \PIPE3|ALT_INV_Temp\(54),
	datad => \PIPE2|ALT_INV_Temp\(91),
	dataf => \muxEscReg2|ALT_INV_X[17]~17_combout\,
	combout => \mux_IN_ULA_4_1|Mux14~0_combout\);

-- Location: MLABCELL_X82_Y34_N12
\rtl~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~216_combout\ = ( \ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux15~0_combout\ ) ) ) # ( \ULA1|Add2~113_sumout\ & ( 
-- !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux16~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux14~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datae => \ULA1|ALT_INV_Add2~113_sumout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~216_combout\);

-- Location: MLABCELL_X82_Y34_N18
\ULA1|Mux10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux10~5_combout\ = ( \rtl~153_combout\ & ( \ULA1|Add2~121_sumout\ & ( (\rtl~198_combout\) # (\ULA1|Add2~125_sumout\) ) ) ) # ( !\rtl~153_combout\ & ( \ULA1|Add2~121_sumout\ & ( (!\ULA1|Add2~125_sumout\ & \rtl~198_combout\) ) ) ) # ( 
-- \rtl~153_combout\ & ( !\ULA1|Add2~121_sumout\ & ( (!\ULA1|Add2~125_sumout\ & ((\rtl~224_combout\))) # (\ULA1|Add2~125_sumout\ & (\rtl~216_combout\)) ) ) ) # ( !\rtl~153_combout\ & ( !\ULA1|Add2~121_sumout\ & ( (!\ULA1|Add2~125_sumout\ & 
-- ((\rtl~224_combout\))) # (\ULA1|Add2~125_sumout\ & (\rtl~216_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~125_sumout\,
	datab => \ALT_INV_rtl~216_combout\,
	datac => \ALT_INV_rtl~224_combout\,
	datad => \ALT_INV_rtl~198_combout\,
	datae => \ALT_INV_rtl~153_combout\,
	dataf => \ULA1|ALT_INV_Add2~121_sumout\,
	combout => \ULA1|Mux10~5_combout\);

-- Location: LABCELL_X81_Y36_N0
\ULA1|Mux10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux10~6_combout\ = ( \ULA1|Mux14~17_combout\ & ( ((\ULA1|Mux14~15_combout\ & (!\mux_IN_ULA_4_2|Mux10~0_combout\ $ (!\mux_IN_ULA_4_1|Mux10~0_combout\)))) # (\ULA1|Mux10~5_combout\) ) ) # ( !\ULA1|Mux14~17_combout\ & ( (\ULA1|Mux14~15_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux10~0_combout\ $ (!\mux_IN_ULA_4_1|Mux10~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000001111011011110000111101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux10~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datac => \ULA1|ALT_INV_Mux10~5_combout\,
	datad => \ULA1|ALT_INV_Mux14~15_combout\,
	dataf => \ULA1|ALT_INV_Mux14~17_combout\,
	combout => \ULA1|Mux10~6_combout\);

-- Location: MLABCELL_X82_Y37_N45
\rtl~255\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~255_combout\ = ( \ULA1|ShiftRight1~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~22_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~23_combout\)))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux29~0_combout\)) ) ) # ( !\ULA1|ShiftRight1~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~22_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~23_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \ALT_INV_rtl~23_combout\,
	datad => \ALT_INV_rtl~22_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight1~0_combout\,
	combout => \rtl~255_combout\);

-- Location: LABCELL_X80_Y33_N6
\rtl~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~256_combout\ = ( \rtl~102_combout\ & ( (!\ULA1|Add2~121_sumout\ & ((!\ULA1|Add2~125_sumout\) # (\rtl~243_combout\))) ) ) # ( !\rtl~102_combout\ & ( (\rtl~243_combout\ & (!\ULA1|Add2~121_sumout\ & \ULA1|Add2~125_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011110000001100001111000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rtl~243_combout\,
	datac => \ULA1|ALT_INV_Add2~121_sumout\,
	datad => \ULA1|ALT_INV_Add2~125_sumout\,
	dataf => \ALT_INV_rtl~102_combout\,
	combout => \rtl~256_combout\);

-- Location: LABCELL_X81_Y36_N48
\ULA1|Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux10~4_combout\ = ( !\ULA1|Mux14~13_combout\ & ( \ULA1|Mux14~11_combout\ & ( (\ULA1|Mux14~14_combout\ & \rtl~256_combout\) ) ) ) # ( !\ULA1|Mux14~13_combout\ & ( !\ULA1|Mux14~11_combout\ & ( (\ULA1|Mux14~14_combout\ & \rtl~255_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000000000000000000101000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~14_combout\,
	datab => \ALT_INV_rtl~255_combout\,
	datac => \ALT_INV_rtl~256_combout\,
	datae => \ULA1|ALT_INV_Mux14~13_combout\,
	dataf => \ULA1|ALT_INV_Mux14~11_combout\,
	combout => \ULA1|Mux10~4_combout\);

-- Location: MLABCELL_X78_Y35_N18
\rtl~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~97_combout\ = ( \rtl~22_combout\ & ( \rtl~245_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\) # ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~23_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( 
-- !\rtl~22_combout\ & ( \rtl~245_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\rtl~23_combout\ & \mux_IN_ULA_4_2|Mux29~0_combout\)))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((!\mux_IN_ULA_4_2|Mux29~0_combout\)) # (\mux_IN_ULA_4_1|Mux0~0_combout\))) 
-- ) ) ) # ( \rtl~22_combout\ & ( !\rtl~245_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (((!\mux_IN_ULA_4_2|Mux29~0_combout\) # (\rtl~23_combout\)))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\ & 
-- ((\mux_IN_ULA_4_2|Mux29~0_combout\)))) ) ) ) # ( !\rtl~22_combout\ & ( !\rtl~245_combout\ & ( (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~23_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datab => \ALT_INV_rtl~23_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datae => \ALT_INV_rtl~22_combout\,
	dataf => \ALT_INV_rtl~245_combout\,
	combout => \rtl~97_combout\);

-- Location: MLABCELL_X82_Y36_N30
\ULA1|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux10~2_combout\ = ( \rtl~223_combout\ & ( \rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (((!\mux_IN_ULA_4_2|Mux29~0_combout\)) # (\rtl~215_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\mux_IN_ULA_4_2|Mux29~0_combout\) # 
-- (\rtl~200_combout\)))) ) ) ) # ( !\rtl~223_combout\ & ( \rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~215_combout\ & ((\mux_IN_ULA_4_2|Mux29~0_combout\)))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\mux_IN_ULA_4_2|Mux29~0_combout\) # 
-- (\rtl~200_combout\)))) ) ) ) # ( \rtl~223_combout\ & ( !\rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (((!\mux_IN_ULA_4_2|Mux29~0_combout\)) # (\rtl~215_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\rtl~200_combout\ & 
-- !\mux_IN_ULA_4_2|Mux29~0_combout\)))) ) ) ) # ( !\rtl~223_combout\ & ( !\rtl~158_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~215_combout\ & ((\mux_IN_ULA_4_2|Mux29~0_combout\)))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\rtl~200_combout\ & 
-- !\mux_IN_ULA_4_2|Mux29~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~215_combout\,
	datab => \ALT_INV_rtl~200_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datae => \ALT_INV_rtl~223_combout\,
	dataf => \ALT_INV_rtl~158_combout\,
	combout => \ULA1|Mux10~2_combout\);

-- Location: MLABCELL_X82_Y36_N36
\ULA1|Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux10~3_combout\ = ( \rtl~97_combout\ & ( \ULA1|Mux10~2_combout\ & ( ((!\ULA1|Mux14~0_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\) # (\ULA1|Mux29~36_combout\)))) # (\ULA1|Mux14~9_combout\) ) ) ) # ( !\rtl~97_combout\ & ( \ULA1|Mux10~2_combout\ & ( 
-- ((!\ULA1|Mux14~0_combout\ & (!\ULA1|Mux29~36_combout\ & \mux_IN_ULA_4_1|Mux0~0_combout\))) # (\ULA1|Mux14~9_combout\) ) ) ) # ( \rtl~97_combout\ & ( !\ULA1|Mux10~2_combout\ & ( (!\ULA1|Mux14~0_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\) # 
-- (\ULA1|Mux29~36_combout\))) ) ) ) # ( !\rtl~97_combout\ & ( !\ULA1|Mux10~2_combout\ & ( (!\ULA1|Mux14~0_combout\ & (!\ULA1|Mux29~36_combout\ & \mux_IN_ULA_4_1|Mux0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000001010100010101000001000111111110010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~0_combout\,
	datab => \ULA1|ALT_INV_Mux29~36_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_Mux14~9_combout\,
	datae => \ALT_INV_rtl~97_combout\,
	dataf => \ULA1|ALT_INV_Mux10~2_combout\,
	combout => \ULA1|Mux10~3_combout\);

-- Location: MLABCELL_X78_Y36_N54
\rtl~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~257_combout\ = ( \mux_IN_ULA_4_2|Mux29~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & \rtl~246_combout\) ) ) # ( !\mux_IN_ULA_4_2|Mux29~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & \rtl~105_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datac => \ALT_INV_rtl~105_combout\,
	datad => \ALT_INV_rtl~246_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	combout => \rtl~257_combout\);

-- Location: LABCELL_X77_Y36_N6
\rtl~258\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~258_combout\ = ( \rtl~28_combout\ & ( \rtl~244_combout\ & ( (!\ULA1|Add2~125_sumout\) # ((!\ULA1|Add2~121_sumout\ & \rtl~27_combout\)) ) ) ) # ( !\rtl~28_combout\ & ( \rtl~244_combout\ & ( (!\ULA1|Add2~121_sumout\ & (\ULA1|Add2~125_sumout\ & 
-- \rtl~27_combout\)) # (\ULA1|Add2~121_sumout\ & (!\ULA1|Add2~125_sumout\)) ) ) ) # ( \rtl~28_combout\ & ( !\rtl~244_combout\ & ( (!\ULA1|Add2~121_sumout\ & ((!\ULA1|Add2~125_sumout\) # (\rtl~27_combout\))) ) ) ) # ( !\rtl~28_combout\ & ( !\rtl~244_combout\ 
-- & ( (!\ULA1|Add2~121_sumout\ & (\ULA1|Add2~125_sumout\ & \rtl~27_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010101000001010101001010000010110101111000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~121_sumout\,
	datac => \ULA1|ALT_INV_Add2~125_sumout\,
	datad => \ALT_INV_rtl~27_combout\,
	datae => \ALT_INV_rtl~28_combout\,
	dataf => \ALT_INV_rtl~244_combout\,
	combout => \rtl~258_combout\);

-- Location: MLABCELL_X78_Y36_N21
\ULA1|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux10~1_combout\ = ( \ULA1|Mux14~4_combout\ & ( (\rtl~258_combout\ & \ULA1|Mux14~5_combout\) ) ) # ( !\ULA1|Mux14~4_combout\ & ( (\rtl~257_combout\ & \ULA1|Mux14~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~257_combout\,
	datac => \ALT_INV_rtl~258_combout\,
	datad => \ULA1|ALT_INV_Mux14~5_combout\,
	dataf => \ULA1|ALT_INV_Mux14~4_combout\,
	combout => \ULA1|Mux10~1_combout\);

-- Location: LABCELL_X81_Y36_N12
\ULA1|Mux10~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux10~7_combout\ = ( \ULA1|Mux10~3_combout\ & ( \ULA1|Mux10~1_combout\ & ( (!\ULA1|Mux10~6_combout\ & (!\ULA1|Mux14~7_combout\ & !\ULA1|Mux10~4_combout\)) ) ) ) # ( !\ULA1|Mux10~3_combout\ & ( \ULA1|Mux10~1_combout\ & ( (!\ULA1|Mux10~6_combout\ & 
-- (!\ULA1|Mux14~7_combout\ & !\ULA1|Mux10~4_combout\)) ) ) ) # ( \ULA1|Mux10~3_combout\ & ( !\ULA1|Mux10~1_combout\ & ( (!\ULA1|Mux10~6_combout\ & (!\ULA1|Mux14~7_combout\ & !\ULA1|Mux10~4_combout\)) ) ) ) # ( !\ULA1|Mux10~3_combout\ & ( 
-- !\ULA1|Mux10~1_combout\ & ( (!\ULA1|Mux10~6_combout\ & !\ULA1|Mux10~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux10~6_combout\,
	datab => \ULA1|ALT_INV_Mux14~7_combout\,
	datac => \ULA1|ALT_INV_Mux10~4_combout\,
	datae => \ULA1|ALT_INV_Mux10~3_combout\,
	dataf => \ULA1|ALT_INV_Mux10~1_combout\,
	combout => \ULA1|Mux10~7_combout\);

-- Location: LABCELL_X81_Y36_N27
\ULA1|Mux10~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux10~8_combout\ = ( \ULA1|Mux14~20_combout\ & ( \ULA1|Mux10~7_combout\ & ( (!\ULA1|Mux14~21_combout\ & (\mux_IN_ULA_4_1|Mux10~0_combout\)) # (\ULA1|Mux14~21_combout\ & ((\ULA1|Mux10~0_combout\))) ) ) ) # ( !\ULA1|Mux14~20_combout\ & ( 
-- \ULA1|Mux10~7_combout\ & ( (\ULA1|Mux14~21_combout\ & \ULA1|Add0~101_sumout\) ) ) ) # ( \ULA1|Mux14~20_combout\ & ( !\ULA1|Mux10~7_combout\ & ( (!\ULA1|Mux14~21_combout\ & (\mux_IN_ULA_4_1|Mux10~0_combout\)) # (\ULA1|Mux14~21_combout\ & 
-- ((\ULA1|Mux10~0_combout\))) ) ) ) # ( !\ULA1|Mux14~20_combout\ & ( !\ULA1|Mux10~7_combout\ & ( (!\ULA1|Mux14~21_combout\) # (\ULA1|Add0~101_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011000010100101111100010001000100010000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~21_combout\,
	datab => \ULA1|ALT_INV_Add0~101_sumout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datad => \ULA1|ALT_INV_Mux10~0_combout\,
	datae => \ULA1|ALT_INV_Mux14~20_combout\,
	dataf => \ULA1|ALT_INV_Mux10~7_combout\,
	combout => \ULA1|Mux10~8_combout\);

-- Location: FF_X81_Y36_N26
\PIPE3|Temp[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux10~8_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(58));

-- Location: FF_X74_Y36_N14
\PIPE4|Temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(58),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(26));

-- Location: FF_X75_Y34_N28
\PIPE4|Temp[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(21),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(58));

-- Location: LABCELL_X74_Y36_N3
\muxEscReg2|X[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[21]~21_combout\ = ( \PIPE4|Temp\(58) & ( (\PIPE4|Temp[70]~DUPLICATE_q\) # (\PIPE4|Temp\(26)) ) ) # ( !\PIPE4|Temp\(58) & ( (\PIPE4|Temp\(26) & !\PIPE4|Temp[70]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE4|ALT_INV_Temp\(26),
	datac => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	dataf => \PIPE4|ALT_INV_Temp\(58),
	combout => \muxEscReg2|X[21]~21_combout\);

-- Location: FF_X70_Y36_N53
\registradores|G2:3:regb|Temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[21]~21_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(21));

-- Location: FF_X70_Y36_N47
\registradores|G2:2:regb|Temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[21]~21_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(21));

-- Location: FF_X71_Y36_N53
\registradores|G2:1:regb|Temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[21]~21_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(21));

-- Location: LABCELL_X70_Y36_N48
\registradores|outData2|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux10~1_combout\ = ( \registradores|G2:0:regb|Temp\(21) & ( \registradores|G2:1:regb|Temp\(21) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp\(16) & ((\registradores|G2:2:regb|Temp\(21)))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:3:regb|Temp\(21)))) ) ) ) # ( !\registradores|G2:0:regb|Temp\(21) & ( \registradores|G2:1:regb|Temp\(21) & ( (!\PIPE1|Temp\(17) & (\PIPE1|Temp\(16))) # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & ((\registradores|G2:2:regb|Temp\(21)))) # 
-- (\PIPE1|Temp\(16) & (\registradores|G2:3:regb|Temp\(21))))) ) ) ) # ( \registradores|G2:0:regb|Temp\(21) & ( !\registradores|G2:1:regb|Temp\(21) & ( (!\PIPE1|Temp\(17) & (!\PIPE1|Temp\(16))) # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & 
-- ((\registradores|G2:2:regb|Temp\(21)))) # (\PIPE1|Temp\(16) & (\registradores|G2:3:regb|Temp\(21))))) ) ) ) # ( !\registradores|G2:0:regb|Temp\(21) & ( !\registradores|G2:1:regb|Temp\(21) & ( (\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & 
-- ((\registradores|G2:2:regb|Temp\(21)))) # (\PIPE1|Temp\(16) & (\registradores|G2:3:regb|Temp\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \PIPE1|ALT_INV_Temp\(16),
	datac => \registradores|G2:3:regb|ALT_INV_Temp\(21),
	datad => \registradores|G2:2:regb|ALT_INV_Temp\(21),
	datae => \registradores|G2:0:regb|ALT_INV_Temp\(21),
	dataf => \registradores|G2:1:regb|ALT_INV_Temp\(21),
	combout => \registradores|outData2|Mux10~1_combout\);

-- Location: LABCELL_X67_Y35_N48
\registradores|G2:5:regb|Temp[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:5:regb|Temp[21]~feeder_combout\ = ( \muxEscReg2|X[21]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[21]~21_combout\,
	combout => \registradores|G2:5:regb|Temp[21]~feeder_combout\);

-- Location: FF_X67_Y35_N50
\registradores|G2:5:regb|Temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:5:regb|Temp[21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(21));

-- Location: LABCELL_X67_Y35_N6
\registradores|G2:4:regb|Temp[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:4:regb|Temp[21]~feeder_combout\ = ( \muxEscReg2|X[21]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[21]~21_combout\,
	combout => \registradores|G2:4:regb|Temp[21]~feeder_combout\);

-- Location: FF_X67_Y35_N8
\registradores|G2:4:regb|Temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:4:regb|Temp[21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(21));

-- Location: FF_X66_Y35_N49
\registradores|G2:7:regb|Temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[21]~21_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(21));

-- Location: FF_X70_Y35_N52
\registradores|G2:6:regb|Temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[21]~21_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(21));

-- Location: LABCELL_X67_Y35_N36
\registradores|outData2|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux10~0_combout\ = ( \registradores|G2:7:regb|Temp\(21) & ( \registradores|G2:6:regb|Temp\(21) & ( ((!\PIPE1|Temp\(16) & ((\registradores|G2:4:regb|Temp\(21)))) # (\PIPE1|Temp\(16) & (\registradores|G2:5:regb|Temp\(21)))) # 
-- (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:7:regb|Temp\(21) & ( \registradores|G2:6:regb|Temp\(21) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:4:regb|Temp\(21)) # (\PIPE1|Temp\(17))))) # (\PIPE1|Temp\(16) & (\registradores|G2:5:regb|Temp\(21) & 
-- (!\PIPE1|Temp\(17)))) ) ) ) # ( \registradores|G2:7:regb|Temp\(21) & ( !\registradores|G2:6:regb|Temp\(21) & ( (!\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17) & \registradores|G2:4:regb|Temp\(21))))) # (\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17))) # 
-- (\registradores|G2:5:regb|Temp\(21)))) ) ) ) # ( !\registradores|G2:7:regb|Temp\(21) & ( !\registradores|G2:6:regb|Temp\(21) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & ((\registradores|G2:4:regb|Temp\(21)))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:5:regb|Temp\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:5:regb|ALT_INV_Temp\(21),
	datab => \PIPE1|ALT_INV_Temp\(16),
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \registradores|G2:4:regb|ALT_INV_Temp\(21),
	datae => \registradores|G2:7:regb|ALT_INV_Temp\(21),
	dataf => \registradores|G2:6:regb|ALT_INV_Temp\(21),
	combout => \registradores|outData2|Mux10~0_combout\);

-- Location: MLABCELL_X72_Y36_N9
\registradores|outData2|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux10~2_combout\ = ( \registradores|outData2|Mux10~1_combout\ & ( \registradores|outData2|Mux10~0_combout\ ) ) # ( !\registradores|outData2|Mux10~1_combout\ & ( \registradores|outData2|Mux10~0_combout\ & ( \PIPE1|Temp\(18) ) ) ) # 
-- ( \registradores|outData2|Mux10~1_combout\ & ( !\registradores|outData2|Mux10~0_combout\ & ( !\PIPE1|Temp\(18) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(18),
	datae => \registradores|outData2|ALT_INV_Mux10~1_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux10~0_combout\,
	combout => \registradores|outData2|Mux10~2_combout\);

-- Location: FF_X74_Y36_N38
\PIPE2|Temp[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \registradores|outData2|Mux10~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(63));

-- Location: FF_X75_Y34_N2
\PIPE3|Temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(63),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(26));

-- Location: FF_X73_Y36_N2
\PIPE4|Temp[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(22),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(59));

-- Location: LABCELL_X73_Y36_N6
\muxEscReg2|X[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[22]~22_combout\ = ( \PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(59) ) ) # ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(27) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE4|ALT_INV_Temp\(27),
	datad => \PIPE4|ALT_INV_Temp\(59),
	dataf => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	combout => \muxEscReg2|X[22]~22_combout\);

-- Location: FF_X72_Y35_N52
\registradores|G2:3:regb|Temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[22]~22_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(22));

-- Location: LABCELL_X73_Y36_N45
\PIPE2|Temp[96]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[96]~feeder_combout\ = \registradores|G2:3:regb|Temp\(22)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|G2:3:regb|ALT_INV_Temp\(22),
	combout => \PIPE2|Temp[96]~feeder_combout\);

-- Location: FF_X73_Y36_N46
\PIPE2|Temp[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[96]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(22),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(96));

-- Location: LABCELL_X77_Y36_N18
\mux_IN_ULA_4_1|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux9~0_combout\ = ( !\PIPEAUX|Temp\(3) & ( \PIPEAUX|Temp\(2) & ( \muxEscReg2|X[22]~22_combout\ ) ) ) # ( \PIPEAUX|Temp\(3) & ( !\PIPEAUX|Temp\(2) & ( \PIPE3|Temp\(59) ) ) ) # ( !\PIPEAUX|Temp\(3) & ( !\PIPEAUX|Temp\(2) & ( \PIPE2|Temp\(96) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE3|ALT_INV_Temp\(59),
	datac => \PIPE2|ALT_INV_Temp\(96),
	datad => \muxEscReg2|ALT_INV_X[22]~22_combout\,
	datae => \PIPEAUX|ALT_INV_Temp\(3),
	dataf => \PIPEAUX|ALT_INV_Temp\(2),
	combout => \mux_IN_ULA_4_1|Mux9~0_combout\);

-- Location: LABCELL_X71_Y36_N27
\ULA1|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux9~0_combout\ = ( \ULA1|Mux29~18_combout\ & ( (!\ULA1|Mux29~19_combout\ & ((\mux_IN_ULA_4_2|Mux9~0_combout\) # (\mux_IN_ULA_4_1|Mux9~0_combout\))) ) ) # ( !\ULA1|Mux29~18_combout\ & ( (!\mux_IN_ULA_4_1|Mux9~0_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux9~0_combout\ & !\ULA1|Mux29~19_combout\)) # (\mux_IN_ULA_4_1|Mux9~0_combout\ & (\mux_IN_ULA_4_2|Mux9~0_combout\ & \ULA1|Mux29~19_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000011110000000000001100111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux9~0_combout\,
	datad => \ULA1|ALT_INV_Mux29~19_combout\,
	dataf => \ULA1|ALT_INV_Mux29~18_combout\,
	combout => \ULA1|Mux9~0_combout\);

-- Location: LABCELL_X77_Y36_N0
\ULA1|Mux9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux9~5_combout\ = ( \ULA1|Add2~121_sumout\ & ( \rtl~202_combout\ & ( (!\ULA1|Add2~125_sumout\) # (\rtl~165_combout\) ) ) ) # ( !\ULA1|Add2~121_sumout\ & ( \rtl~202_combout\ & ( (!\ULA1|Add2~125_sumout\ & (\rtl~226_combout\)) # 
-- (\ULA1|Add2~125_sumout\ & ((\rtl~218_combout\))) ) ) ) # ( \ULA1|Add2~121_sumout\ & ( !\rtl~202_combout\ & ( (\ULA1|Add2~125_sumout\ & \rtl~165_combout\) ) ) ) # ( !\ULA1|Add2~121_sumout\ & ( !\rtl~202_combout\ & ( (!\ULA1|Add2~125_sumout\ & 
-- (\rtl~226_combout\)) # (\ULA1|Add2~125_sumout\ & ((\rtl~218_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000001010000010100100010011101111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~125_sumout\,
	datab => \ALT_INV_rtl~226_combout\,
	datac => \ALT_INV_rtl~165_combout\,
	datad => \ALT_INV_rtl~218_combout\,
	datae => \ULA1|ALT_INV_Add2~121_sumout\,
	dataf => \ALT_INV_rtl~202_combout\,
	combout => \ULA1|Mux9~5_combout\);

-- Location: LABCELL_X77_Y36_N48
\ULA1|Mux9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux9~6_combout\ = ( \ULA1|Mux9~5_combout\ & ( \ULA1|Mux14~17_combout\ ) ) # ( !\ULA1|Mux9~5_combout\ & ( \ULA1|Mux14~17_combout\ & ( (\ULA1|Mux14~15_combout\ & (!\mux_IN_ULA_4_2|Mux9~0_combout\ $ (!\mux_IN_ULA_4_1|Mux9~0_combout\))) ) ) ) # ( 
-- \ULA1|Mux9~5_combout\ & ( !\ULA1|Mux14~17_combout\ & ( (\ULA1|Mux14~15_combout\ & (!\mux_IN_ULA_4_2|Mux9~0_combout\ $ (!\mux_IN_ULA_4_1|Mux9~0_combout\))) ) ) ) # ( !\ULA1|Mux9~5_combout\ & ( !\ULA1|Mux14~17_combout\ & ( (\ULA1|Mux14~15_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux9~0_combout\ $ (!\mux_IN_ULA_4_1|Mux9~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000000000001111001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux9~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datad => \ULA1|ALT_INV_Mux14~15_combout\,
	datae => \ULA1|ALT_INV_Mux9~5_combout\,
	dataf => \ULA1|ALT_INV_Mux14~17_combout\,
	combout => \ULA1|Mux9~6_combout\);

-- Location: LABCELL_X75_Y36_N33
\rtl~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~112_combout\ = ( \rtl~46_combout\ & ( \rtl~45_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\) # ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\ULA1|ShiftRight2~2_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) ) # 
-- ( !\rtl~46_combout\ & ( \rtl~45_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (!\mux_IN_ULA_4_2|Mux29~0_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\ULA1|ShiftRight2~2_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))))) ) ) ) # ( \rtl~46_combout\ & ( !\rtl~45_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\mux_IN_ULA_4_2|Mux29~0_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\ULA1|ShiftRight2~2_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))))) ) ) ) # ( !\rtl~46_combout\ & ( !\rtl~45_combout\ & ( (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\ULA1|ShiftRight2~2_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \ULA1|ALT_INV_ShiftRight2~2_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datae => \ALT_INV_rtl~46_combout\,
	dataf => \ALT_INV_rtl~45_combout\,
	combout => \rtl~112_combout\);

-- Location: LABCELL_X83_Y34_N54
\ULA1|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux9~2_combout\ = ( \rtl~225_combout\ & ( \rtl~170_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((!\mux_IN_ULA_4_2|Mux28~0_combout\) # (\rtl~204_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\mux_IN_ULA_4_2|Mux28~0_combout\)) # 
-- (\rtl~217_combout\))) ) ) ) # ( !\rtl~225_combout\ & ( \rtl~170_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\mux_IN_ULA_4_2|Mux28~0_combout\ & \rtl~204_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\mux_IN_ULA_4_2|Mux28~0_combout\)) # 
-- (\rtl~217_combout\))) ) ) ) # ( \rtl~225_combout\ & ( !\rtl~170_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((!\mux_IN_ULA_4_2|Mux28~0_combout\) # (\rtl~204_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~217_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux28~0_combout\))) ) ) ) # ( !\rtl~225_combout\ & ( !\rtl~170_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\mux_IN_ULA_4_2|Mux28~0_combout\ & \rtl~204_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~217_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux28~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datab => \ALT_INV_rtl~217_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datad => \ALT_INV_rtl~204_combout\,
	datae => \ALT_INV_rtl~225_combout\,
	dataf => \ALT_INV_rtl~170_combout\,
	combout => \ULA1|Mux9~2_combout\);

-- Location: LABCELL_X77_Y36_N36
\ULA1|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux9~3_combout\ = ( \ULA1|Mux9~2_combout\ & ( \ULA1|Mux14~9_combout\ ) ) # ( !\ULA1|Mux9~2_combout\ & ( \ULA1|Mux14~9_combout\ & ( (!\ULA1|Mux14~0_combout\ & ((!\ULA1|Mux29~36_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)) # (\ULA1|Mux29~36_combout\ 
-- & ((\rtl~112_combout\))))) ) ) ) # ( \ULA1|Mux9~2_combout\ & ( !\ULA1|Mux14~9_combout\ & ( (!\ULA1|Mux14~0_combout\ & ((!\ULA1|Mux29~36_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)) # (\ULA1|Mux29~36_combout\ & ((\rtl~112_combout\))))) ) ) ) # ( 
-- !\ULA1|Mux9~2_combout\ & ( !\ULA1|Mux14~9_combout\ & ( (!\ULA1|Mux14~0_combout\ & ((!\ULA1|Mux29~36_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)) # (\ULA1|Mux29~36_combout\ & ((\rtl~112_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001000000111000000100000011100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~36_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Mux14~0_combout\,
	datad => \ALT_INV_rtl~112_combout\,
	datae => \ULA1|ALT_INV_Mux9~2_combout\,
	dataf => \ULA1|ALT_INV_Mux14~9_combout\,
	combout => \ULA1|Mux9~3_combout\);

-- Location: LABCELL_X80_Y35_N12
\rtl~262\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~262_combout\ = ( \rtl~55_combout\ & ( (!\ULA1|Add2~121_sumout\ & ((!\ULA1|Add2~125_sumout\) # ((\rtl~54_combout\)))) # (\ULA1|Add2~121_sumout\ & (!\ULA1|Add2~125_sumout\ & ((\rtl~249_combout\)))) ) ) # ( !\rtl~55_combout\ & ( (!\ULA1|Add2~121_sumout\ 
-- & (\ULA1|Add2~125_sumout\ & (\rtl~54_combout\))) # (\ULA1|Add2~121_sumout\ & (!\ULA1|Add2~125_sumout\ & ((\rtl~249_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010001010110011101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~121_sumout\,
	datab => \ULA1|ALT_INV_Add2~125_sumout\,
	datac => \ALT_INV_rtl~54_combout\,
	datad => \ALT_INV_rtl~249_combout\,
	dataf => \ALT_INV_rtl~55_combout\,
	combout => \rtl~262_combout\);

-- Location: LABCELL_X80_Y33_N54
\rtl~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~261_combout\ = ( \rtl~120_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\) # (\rtl~250_combout\))) ) ) # ( !\rtl~120_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- \rtl~250_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001010001000101010101000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datad => \ALT_INV_rtl~250_combout\,
	dataf => \ALT_INV_rtl~120_combout\,
	combout => \rtl~261_combout\);

-- Location: LABCELL_X77_Y36_N54
\ULA1|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux9~1_combout\ = ( \ULA1|Mux14~5_combout\ & ( \ULA1|Mux14~4_combout\ & ( \rtl~262_combout\ ) ) ) # ( \ULA1|Mux14~5_combout\ & ( !\ULA1|Mux14~4_combout\ & ( \rtl~261_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~262_combout\,
	datac => \ALT_INV_rtl~261_combout\,
	datae => \ULA1|ALT_INV_Mux14~5_combout\,
	dataf => \ULA1|ALT_INV_Mux14~4_combout\,
	combout => \ULA1|Mux9~1_combout\);

-- Location: MLABCELL_X78_Y36_N18
\rtl~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~260_combout\ = ( \rtl~248_combout\ & ( (!\ULA1|Add2~121_sumout\ & ((\ULA1|Add2~125_sumout\) # (\rtl~117_combout\))) ) ) # ( !\rtl~248_combout\ & ( (!\ULA1|Add2~121_sumout\ & (\rtl~117_combout\ & !\ULA1|Add2~125_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Add2~121_sumout\,
	datac => \ALT_INV_rtl~117_combout\,
	datad => \ULA1|ALT_INV_Add2~125_sumout\,
	dataf => \ALT_INV_rtl~248_combout\,
	combout => \rtl~260_combout\);

-- Location: LABCELL_X73_Y33_N9
\rtl~259\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~259_combout\ = ( \rtl~247_combout\ & ( \rtl~45_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\) # ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & \rtl~46_combout\)) ) ) ) # ( !\rtl~247_combout\ & ( \rtl~45_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux29~0_combout\) # (\rtl~46_combout\))) ) ) ) # ( \rtl~247_combout\ & ( !\rtl~45_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\mux_IN_ULA_4_2|Mux28~0_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux28~0_combout\ & \rtl~46_combout\)) ) ) ) # ( !\rtl~247_combout\ & ( !\rtl~45_combout\ & ( (\mux_IN_ULA_4_2|Mux29~0_combout\ & (!\mux_IN_ULA_4_2|Mux28~0_combout\ & \rtl~46_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000011000011110011000000111100001100110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datad => \ALT_INV_rtl~46_combout\,
	datae => \ALT_INV_rtl~247_combout\,
	dataf => \ALT_INV_rtl~45_combout\,
	combout => \rtl~259_combout\);

-- Location: LABCELL_X79_Y37_N21
\ULA1|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux9~4_combout\ = ( \ULA1|Mux14~11_combout\ & ( (!\ULA1|Mux14~13_combout\ & (\ULA1|Mux14~14_combout\ & \rtl~260_combout\)) ) ) # ( !\ULA1|Mux14~11_combout\ & ( (!\ULA1|Mux14~13_combout\ & (\ULA1|Mux14~14_combout\ & \rtl~259_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~13_combout\,
	datab => \ULA1|ALT_INV_Mux14~14_combout\,
	datac => \ALT_INV_rtl~260_combout\,
	datad => \ALT_INV_rtl~259_combout\,
	dataf => \ULA1|ALT_INV_Mux14~11_combout\,
	combout => \ULA1|Mux9~4_combout\);

-- Location: LABCELL_X77_Y36_N24
\ULA1|Mux9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux9~7_combout\ = ( \ULA1|Mux9~1_combout\ & ( !\ULA1|Mux9~4_combout\ & ( (!\ULA1|Mux9~6_combout\ & !\ULA1|Mux14~7_combout\) ) ) ) # ( !\ULA1|Mux9~1_combout\ & ( !\ULA1|Mux9~4_combout\ & ( (!\ULA1|Mux9~6_combout\ & ((!\ULA1|Mux14~7_combout\) # 
-- (!\ULA1|Mux9~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux9~6_combout\,
	datab => \ULA1|ALT_INV_Mux14~7_combout\,
	datac => \ULA1|ALT_INV_Mux9~3_combout\,
	datae => \ULA1|ALT_INV_Mux9~1_combout\,
	dataf => \ULA1|ALT_INV_Mux9~4_combout\,
	combout => \ULA1|Mux9~7_combout\);

-- Location: LABCELL_X77_Y36_N12
\ULA1|Mux9~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux9~8_combout\ = ( \ULA1|Mux9~0_combout\ & ( \ULA1|Mux9~7_combout\ & ( (!\ULA1|Mux14~21_combout\ & (\mux_IN_ULA_4_1|Mux9~0_combout\ & ((\ULA1|Mux14~20_combout\)))) # (\ULA1|Mux14~21_combout\ & (((\ULA1|Mux14~20_combout\) # 
-- (\ULA1|Add0~105_sumout\)))) ) ) ) # ( !\ULA1|Mux9~0_combout\ & ( \ULA1|Mux9~7_combout\ & ( (!\ULA1|Mux14~21_combout\ & (\mux_IN_ULA_4_1|Mux9~0_combout\ & ((\ULA1|Mux14~20_combout\)))) # (\ULA1|Mux14~21_combout\ & (((\ULA1|Add0~105_sumout\ & 
-- !\ULA1|Mux14~20_combout\)))) ) ) ) # ( \ULA1|Mux9~0_combout\ & ( !\ULA1|Mux9~7_combout\ & ( (!\ULA1|Mux14~21_combout\ & (((!\ULA1|Mux14~20_combout\)) # (\mux_IN_ULA_4_1|Mux9~0_combout\))) # (\ULA1|Mux14~21_combout\ & (((\ULA1|Mux14~20_combout\) # 
-- (\ULA1|Add0~105_sumout\)))) ) ) ) # ( !\ULA1|Mux9~0_combout\ & ( !\ULA1|Mux9~7_combout\ & ( (!\ULA1|Mux14~21_combout\ & (((!\ULA1|Mux14~20_combout\)) # (\mux_IN_ULA_4_1|Mux9~0_combout\))) # (\ULA1|Mux14~21_combout\ & (((\ULA1|Add0~105_sumout\ & 
-- !\ULA1|Mux14~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111101000100110011110111011100000011010001000000001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datab => \ULA1|ALT_INV_Mux14~21_combout\,
	datac => \ULA1|ALT_INV_Add0~105_sumout\,
	datad => \ULA1|ALT_INV_Mux14~20_combout\,
	datae => \ULA1|ALT_INV_Mux9~0_combout\,
	dataf => \ULA1|ALT_INV_Mux9~7_combout\,
	combout => \ULA1|Mux9~8_combout\);

-- Location: FF_X77_Y36_N44
\PIPE3|Temp[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux9~8_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(59));

-- Location: LABCELL_X77_Y36_N30
\mux_IN_ULA_4_2|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux9~0_combout\ = ( \PIPEAUX|Temp\(1) & ( \muxEscReg2|X[22]~22_combout\ & ( (!\PIPEAUX|Temp\(0) & (\PIPE3|Temp\(59))) # (\PIPEAUX|Temp\(0) & ((\PIPE2|Temp\(15)))) ) ) ) # ( !\PIPEAUX|Temp\(1) & ( \muxEscReg2|X[22]~22_combout\ & ( 
-- (\PIPE2|Temp\(64)) # (\PIPEAUX|Temp\(0)) ) ) ) # ( \PIPEAUX|Temp\(1) & ( !\muxEscReg2|X[22]~22_combout\ & ( (!\PIPEAUX|Temp\(0) & (\PIPE3|Temp\(59))) # (\PIPEAUX|Temp\(0) & ((\PIPE2|Temp\(15)))) ) ) ) # ( !\PIPEAUX|Temp\(1) & ( 
-- !\muxEscReg2|X[22]~22_combout\ & ( (!\PIPEAUX|Temp\(0) & \PIPE2|Temp\(64)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100111011101011111010111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(0),
	datab => \PIPE3|ALT_INV_Temp\(59),
	datac => \PIPE2|ALT_INV_Temp\(64),
	datad => \PIPE2|ALT_INV_Temp\(15),
	datae => \PIPEAUX|ALT_INV_Temp\(1),
	dataf => \muxEscReg2|ALT_INV_X[22]~22_combout\,
	combout => \mux_IN_ULA_4_2|Mux9~0_combout\);

-- Location: LABCELL_X73_Y35_N12
\ULA1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~0_combout\ = ( !\mux_IN_ULA_4_2|Mux5~0_combout\ & ( !\mux_IN_ULA_4_2|Mux8~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux7~0_combout\ & (!\mux_IN_ULA_4_2|Mux6~0_combout\ & !\mux_IN_ULA_4_2|Mux4~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux7~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux6~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux4~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux5~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux8~0_combout\,
	combout => \ULA1|Mux3~0_combout\);

-- Location: LABCELL_X74_Y35_N21
\ULA1|Mux3~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~28_combout\ = ( !\mux_IN_ULA_4_2|Mux24~0_combout\ & ( !\mux_IN_ULA_4_2|Mux23~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux25~0_combout\ & (!\mux_IN_ULA_4_2|Mux15~0_combout\ & (!\mux_IN_ULA_4_2|Mux26~0_combout\ & !\mux_IN_ULA_4_2|Mux16~0_combout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux25~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux15~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux26~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux16~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux24~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux23~0_combout\,
	combout => \ULA1|Mux3~28_combout\);

-- Location: LABCELL_X74_Y35_N12
\ULA1|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~1_combout\ = ( \ULA1|Mux3~28_combout\ & ( !\mux_IN_ULA_4_2|Mux18~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux21~0_combout\ & (!\mux_IN_ULA_4_2|Mux20~0_combout\ & (!\mux_IN_ULA_4_2|Mux19~0_combout\ & !\mux_IN_ULA_4_2|Mux22~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux21~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux20~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux19~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux22~0_combout\,
	datae => \ULA1|ALT_INV_Mux3~28_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux18~0_combout\,
	combout => \ULA1|Mux3~1_combout\);

-- Location: LABCELL_X74_Y36_N27
\ULA1|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~2_combout\ = ( !\mux_IN_ULA_4_2|Mux11~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux13~0_combout\ & (!\mux_IN_ULA_4_2|Mux10~0_combout\ & (!\mux_IN_ULA_4_2|Mux14~0_combout\ & !\mux_IN_ULA_4_2|Mux12~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux13~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux10~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux14~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux12~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux11~0_combout\,
	combout => \ULA1|Mux3~2_combout\);

-- Location: LABCELL_X74_Y35_N48
\ULA1|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~3_combout\ = ( \ULA1|Mux3~2_combout\ & ( !\mux_IN_ULA_4_2|Mux3~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux9~0_combout\ & (!\mux_IN_ULA_4_2|Mux17~0_combout\ & (\ULA1|Mux3~0_combout\ & \ULA1|Mux3~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux9~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux17~0_combout\,
	datac => \ULA1|ALT_INV_Mux3~0_combout\,
	datad => \ULA1|ALT_INV_Mux3~1_combout\,
	datae => \ULA1|ALT_INV_Mux3~2_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux3~0_combout\,
	combout => \ULA1|Mux3~3_combout\);

-- Location: LABCELL_X74_Y35_N45
\ULA1|Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~4_combout\ = ( \mux_IN_ULA_4_2|Mux0~0_combout\ & ( !\ULA1|Mux14~0_combout\ ) ) # ( !\mux_IN_ULA_4_2|Mux0~0_combout\ & ( (!\ULA1|Mux14~0_combout\ & (((!\ULA1|Mux3~3_combout\) # (\mux_IN_ULA_4_2|Mux2~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100000000111101110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux1~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux2~0_combout\,
	datac => \ULA1|ALT_INV_Mux3~3_combout\,
	datad => \ULA1|ALT_INV_Mux14~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	combout => \ULA1|Mux29~4_combout\);

-- Location: LABCELL_X75_Y34_N57
\ULA1|LessThan0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~14_combout\ = ( \mux_IN_ULA_4_2|Mux19~0_combout\ & ( !\mux_IN_ULA_4_1|Mux19~0_combout\ ) ) # ( !\mux_IN_ULA_4_2|Mux19~0_combout\ & ( \mux_IN_ULA_4_1|Mux19~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux19~0_combout\,
	combout => \ULA1|LessThan0~14_combout\);

-- Location: LABCELL_X85_Y35_N21
\rtl~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~195_combout\ = ( \rtl~87_combout\ & ( \ULA1|ShiftLeft1~0_combout\ & ( ((!\ULA1|Add2~125_sumout\ & ((\rtl~194_combout\))) # (\ULA1|Add2~125_sumout\ & (\rtl~141_combout\))) # (\ULA1|Add2~121_sumout\) ) ) ) # ( !\rtl~87_combout\ & ( 
-- \ULA1|ShiftLeft1~0_combout\ & ( (!\ULA1|Add2~125_sumout\ & (((\rtl~194_combout\ & !\ULA1|Add2~121_sumout\)))) # (\ULA1|Add2~125_sumout\ & (((\ULA1|Add2~121_sumout\)) # (\rtl~141_combout\))) ) ) ) # ( \rtl~87_combout\ & ( !\ULA1|ShiftLeft1~0_combout\ & ( 
-- (!\ULA1|Add2~125_sumout\ & (((\ULA1|Add2~121_sumout\) # (\rtl~194_combout\)))) # (\ULA1|Add2~125_sumout\ & (\rtl~141_combout\ & ((!\ULA1|Add2~121_sumout\)))) ) ) ) # ( !\rtl~87_combout\ & ( !\ULA1|ShiftLeft1~0_combout\ & ( (!\ULA1|Add2~121_sumout\ & 
-- ((!\ULA1|Add2~125_sumout\ & ((\rtl~194_combout\))) # (\ULA1|Add2~125_sumout\ & (\rtl~141_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~125_sumout\,
	datab => \ALT_INV_rtl~141_combout\,
	datac => \ALT_INV_rtl~194_combout\,
	datad => \ULA1|ALT_INV_Add2~121_sumout\,
	datae => \ALT_INV_rtl~87_combout\,
	dataf => \ULA1|ALT_INV_ShiftLeft1~0_combout\,
	combout => \rtl~195_combout\);

-- Location: LABCELL_X77_Y37_N0
\ULA1|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~0_combout\ = ( \rtl~195_combout\ & ( \ULA1|Mux29~34_combout\ & ( (\ULA1|ShiftRight2~0_combout\ & (\ULA1|ShiftLeft0~0_combout\ & !\ULA1|Mux29~4_combout\)) ) ) ) # ( !\rtl~195_combout\ & ( \ULA1|Mux29~34_combout\ & ( 
-- (\ULA1|ShiftRight2~0_combout\ & (\ULA1|ShiftLeft0~0_combout\ & !\ULA1|Mux29~4_combout\)) ) ) ) # ( \rtl~195_combout\ & ( !\ULA1|Mux29~34_combout\ & ( (\ULA1|LessThan0~14_combout\) # (\ULA1|Mux29~4_combout\) ) ) ) # ( !\rtl~195_combout\ & ( 
-- !\ULA1|Mux29~34_combout\ & ( (!\ULA1|Mux29~4_combout\ & \ULA1|LessThan0~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_ShiftRight2~0_combout\,
	datab => \ULA1|ALT_INV_ShiftLeft0~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~4_combout\,
	datad => \ULA1|ALT_INV_LessThan0~14_combout\,
	datae => \ALT_INV_rtl~195_combout\,
	dataf => \ULA1|ALT_INV_Mux29~34_combout\,
	combout => \ULA1|Mux19~0_combout\);

-- Location: MLABCELL_X82_Y33_N33
\rtl~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~3_combout\ = ( \ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux16~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ ) ) ) # ( \ULA1|Add2~117_sumout\ & ( 
-- !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux18~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux19~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datae => \ULA1|ALT_INV_Add2~117_sumout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~3_combout\);

-- Location: MLABCELL_X82_Y33_N42
\ULA1|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~1_combout\ = ( \rtl~5_combout\ & ( \ULA1|Add2~125_sumout\ & ( (!\ULA1|Add2~121_sumout\) # (\rtl~6_combout\) ) ) ) # ( !\rtl~5_combout\ & ( \ULA1|Add2~125_sumout\ & ( (\ULA1|Add2~121_sumout\ & \rtl~6_combout\) ) ) ) # ( \rtl~5_combout\ & ( 
-- !\ULA1|Add2~125_sumout\ & ( (!\ULA1|Add2~121_sumout\ & (\rtl~3_combout\)) # (\ULA1|Add2~121_sumout\ & ((\rtl~7_combout\))) ) ) ) # ( !\rtl~5_combout\ & ( !\ULA1|Add2~125_sumout\ & ( (!\ULA1|Add2~121_sumout\ & (\rtl~3_combout\)) # (\ULA1|Add2~121_sumout\ & 
-- ((\rtl~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~3_combout\,
	datab => \ALT_INV_rtl~7_combout\,
	datac => \ULA1|ALT_INV_Add2~121_sumout\,
	datad => \ALT_INV_rtl~6_combout\,
	datae => \ALT_INV_rtl~5_combout\,
	dataf => \ULA1|ALT_INV_Add2~125_sumout\,
	combout => \ULA1|Mux19~1_combout\);

-- Location: MLABCELL_X84_Y37_N18
\rtl~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~197_combout\ = ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( \rtl~196_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~90_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\ULA1|ShiftLeft0~4_combout\)) ) ) ) # ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- ( \rtl~196_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\) # (\rtl~146_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( !\rtl~196_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~90_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- (\ULA1|ShiftLeft0~4_combout\)) ) ) ) # ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( !\rtl~196_combout\ & ( (\mux_IN_ULA_4_2|Mux29~0_combout\ & \rtl~146_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datab => \ALT_INV_rtl~146_combout\,
	datac => \ULA1|ALT_INV_ShiftLeft0~4_combout\,
	datad => \ALT_INV_rtl~90_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	dataf => \ALT_INV_rtl~196_combout\,
	combout => \rtl~197_combout\);

-- Location: LABCELL_X77_Y37_N12
\ULA1|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~2_combout\ = ( \ULA1|sig_output~2_combout\ & ( \ULA1|Mux27~3_combout\ & ( (!\ULA1|Mux27~4_combout\ & (\rtl~8_combout\)) # (\ULA1|Mux27~4_combout\ & ((\rtl~197_combout\))) ) ) ) # ( !\ULA1|sig_output~2_combout\ & ( \ULA1|Mux27~3_combout\ & ( 
-- (\ULA1|Mux27~4_combout\ & \rtl~197_combout\) ) ) ) # ( \ULA1|sig_output~2_combout\ & ( !\ULA1|Mux27~3_combout\ & ( (\ULA1|Mux19~1_combout\ & \ULA1|Mux27~4_combout\) ) ) ) # ( !\ULA1|sig_output~2_combout\ & ( !\ULA1|Mux27~3_combout\ & ( 
-- (\ULA1|Mux19~1_combout\ & \ULA1|Mux27~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000000011110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~8_combout\,
	datab => \ULA1|ALT_INV_Mux19~1_combout\,
	datac => \ULA1|ALT_INV_Mux27~4_combout\,
	datad => \ALT_INV_rtl~197_combout\,
	datae => \ULA1|ALT_INV_sig_output~2_combout\,
	dataf => \ULA1|ALT_INV_Mux27~3_combout\,
	combout => \ULA1|Mux19~2_combout\);

-- Location: LABCELL_X77_Y37_N24
\ULA1|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~3_combout\ = ( \ULA1|Mux19~0_combout\ & ( \ULA1|Mux19~2_combout\ & ( (!\ULA1|Mux29~35_combout\) # ((!\ULA1|Mux27~6_combout\ & ((\ULA1|ShiftRight2~5_combout\))) # (\ULA1|Mux27~6_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( 
-- !\ULA1|Mux19~0_combout\ & ( \ULA1|Mux19~2_combout\ & ( (!\ULA1|Mux27~6_combout\ & (((\ULA1|ShiftRight2~5_combout\ & \ULA1|Mux29~35_combout\)))) # (\ULA1|Mux27~6_combout\ & (((!\ULA1|Mux29~35_combout\)) # (\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( 
-- \ULA1|Mux19~0_combout\ & ( !\ULA1|Mux19~2_combout\ & ( (!\ULA1|Mux27~6_combout\ & (((!\ULA1|Mux29~35_combout\) # (\ULA1|ShiftRight2~5_combout\)))) # (\ULA1|Mux27~6_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\ & ((\ULA1|Mux29~35_combout\)))) ) ) ) # ( 
-- !\ULA1|Mux19~0_combout\ & ( !\ULA1|Mux19~2_combout\ & ( (\ULA1|Mux29~35_combout\ & ((!\ULA1|Mux27~6_combout\ & ((\ULA1|ShiftRight2~5_combout\))) # (\ULA1|Mux27~6_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux27~6_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_ShiftRight2~5_combout\,
	datad => \ULA1|ALT_INV_Mux29~35_combout\,
	datae => \ULA1|ALT_INV_Mux19~0_combout\,
	dataf => \ULA1|ALT_INV_Mux19~2_combout\,
	combout => \ULA1|Mux19~3_combout\);

-- Location: LABCELL_X83_Y37_N48
\rtl~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~13_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux16~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux18~0_combout\ ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux19~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~13_combout\);

-- Location: LABCELL_X83_Y37_N30
\ULA1|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~4_combout\ = ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( \rtl~13_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~16_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~17_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( 
-- \rtl~13_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\) # (\rtl~15_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( !\rtl~13_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~16_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- ((\rtl~17_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( !\rtl~13_combout\ & ( (\mux_IN_ULA_4_2|Mux29~0_combout\ & \rtl~15_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~16_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \ALT_INV_rtl~17_combout\,
	datad => \ALT_INV_rtl~15_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	dataf => \ALT_INV_rtl~13_combout\,
	combout => \ULA1|Mux19~4_combout\);

-- Location: LABCELL_X83_Y37_N36
\ULA1|Mux19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~5_combout\ = ( \mux_IN_ULA_4_1|Mux19~0_combout\ & ( \mux_IN_ULA_4_2|Mux19~0_combout\ & ( ((\ULA1|Mux29~2_combout\ & (!\ULA1|Mux29~19_combout\ $ (!\ULA1|Mux29~18_combout\)))) # (\ULA1|Mux21~0_combout\) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux19~0_combout\ & ( \mux_IN_ULA_4_2|Mux19~0_combout\ & ( (!\ULA1|Mux21~0_combout\ & (!\ULA1|Mux29~19_combout\ & (\ULA1|Mux29~2_combout\ & \ULA1|Mux29~18_combout\))) ) ) ) # ( \mux_IN_ULA_4_1|Mux19~0_combout\ & ( 
-- !\mux_IN_ULA_4_2|Mux19~0_combout\ & ( ((!\ULA1|Mux29~19_combout\ & (\ULA1|Mux29~2_combout\ & \ULA1|Mux29~18_combout\))) # (\ULA1|Mux21~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux19~0_combout\ & ( !\mux_IN_ULA_4_2|Mux19~0_combout\ & ( 
-- (!\ULA1|Mux21~0_combout\ & (!\ULA1|Mux29~19_combout\ & (\ULA1|Mux29~2_combout\ & !\ULA1|Mux29~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000010101010101110100000000000010000101011101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux21~0_combout\,
	datab => \ULA1|ALT_INV_Mux29~19_combout\,
	datac => \ULA1|ALT_INV_Mux29~2_combout\,
	datad => \ULA1|ALT_INV_Mux29~18_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux19~0_combout\,
	combout => \ULA1|Mux19~5_combout\);

-- Location: LABCELL_X83_Y37_N9
\ULA1|Mux19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~6_combout\ = ( \ULA1|Add0~57_sumout\ & ( (!\ULA1|Mux19~5_combout\ & ((!\ULA1|Mux27~10_combout\) # ((\ULA1|Mux27~8_combout\ & !\ULA1|Mux19~4_combout\)))) ) ) # ( !\ULA1|Add0~57_sumout\ & ( (!\ULA1|Mux19~5_combout\ & ((!\ULA1|Mux27~10_combout\) 
-- # ((!\ULA1|Mux27~8_combout\) # (!\ULA1|Mux19~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000000000111111100000000010111010000000001011101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux27~10_combout\,
	datab => \ULA1|ALT_INV_Mux27~8_combout\,
	datac => \ULA1|ALT_INV_Mux19~4_combout\,
	datad => \ULA1|ALT_INV_Mux19~5_combout\,
	dataf => \ULA1|ALT_INV_Add0~57_sumout\,
	combout => \ULA1|Mux19~6_combout\);

-- Location: LABCELL_X77_Y37_N51
\ULA1|Mux19~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux19~7_combout\ = (!\ULA1|Mux19~6_combout\) # ((\ULA1|Mux19~3_combout\ & \ULA1|Mux27~14_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000101111111110000010111111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux19~3_combout\,
	datac => \ULA1|ALT_INV_Mux27~14_combout\,
	datad => \ULA1|ALT_INV_Mux19~6_combout\,
	combout => \ULA1|Mux19~7_combout\);

-- Location: FF_X77_Y37_N53
\PIPE3|Temp[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux19~7_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(49));

-- Location: FF_X75_Y34_N37
\PIPE4|Temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(49),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(17));

-- Location: FF_X75_Y37_N52
\PIPE4|Temp[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(12),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(49));

-- Location: LABCELL_X75_Y34_N9
\muxEscReg2|X[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[12]~12_combout\ = ( \PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(49) ) ) # ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(17) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE4|ALT_INV_Temp\(17),
	datad => \PIPE4|ALT_INV_Temp\(49),
	dataf => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	combout => \muxEscReg2|X[12]~12_combout\);

-- Location: FF_X75_Y34_N10
\registradores|G2:1:regb|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \muxEscReg2|X[12]~12_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(12));

-- Location: FF_X75_Y34_N50
\registradores|G2:2:regb|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[12]~12_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(12));

-- Location: LABCELL_X75_Y34_N24
\registradores|outData2|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux19~1_combout\ = ( \registradores|G2:3:regb|Temp\(12) & ( \PIPE1|Temp\(17) & ( (\registradores|G2:2:regb|Temp\(12)) # (\PIPE1|Temp\(16)) ) ) ) # ( !\registradores|G2:3:regb|Temp\(12) & ( \PIPE1|Temp\(17) & ( (!\PIPE1|Temp\(16) & 
-- \registradores|G2:2:regb|Temp\(12)) ) ) ) # ( \registradores|G2:3:regb|Temp\(12) & ( !\PIPE1|Temp\(17) & ( (!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp\(12)))) # (\PIPE1|Temp\(16) & (\registradores|G2:1:regb|Temp\(12))) ) ) ) # ( 
-- !\registradores|G2:3:regb|Temp\(12) & ( !\PIPE1|Temp\(17) & ( (!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp\(12)))) # (\PIPE1|Temp\(16) & (\registradores|G2:1:regb|Temp\(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(16),
	datab => \registradores|G2:1:regb|ALT_INV_Temp\(12),
	datac => \registradores|G2:2:regb|ALT_INV_Temp\(12),
	datad => \registradores|G2:0:regb|ALT_INV_Temp\(12),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(12),
	dataf => \PIPE1|ALT_INV_Temp\(17),
	combout => \registradores|outData2|Mux19~1_combout\);

-- Location: LABCELL_X63_Y35_N3
\registradores|G2:7:regb|Temp[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:7:regb|Temp[12]~feeder_combout\ = ( \muxEscReg2|X[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[12]~12_combout\,
	combout => \registradores|G2:7:regb|Temp[12]~feeder_combout\);

-- Location: FF_X63_Y35_N5
\registradores|G2:7:regb|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:7:regb|Temp[12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(12));

-- Location: LABCELL_X63_Y35_N6
\registradores|G2:6:regb|Temp[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:6:regb|Temp[12]~feeder_combout\ = ( \muxEscReg2|X[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[12]~12_combout\,
	combout => \registradores|G2:6:regb|Temp[12]~feeder_combout\);

-- Location: FF_X63_Y35_N8
\registradores|G2:6:regb|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:6:regb|Temp[12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(12));

-- Location: FF_X63_Y35_N38
\registradores|G2:5:regb|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[12]~12_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(12));

-- Location: LABCELL_X68_Y35_N33
\registradores|G2:4:regb|Temp[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:4:regb|Temp[12]~feeder_combout\ = ( \muxEscReg2|X[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[12]~12_combout\,
	combout => \registradores|G2:4:regb|Temp[12]~feeder_combout\);

-- Location: FF_X68_Y35_N35
\registradores|G2:4:regb|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:4:regb|Temp[12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(12));

-- Location: LABCELL_X63_Y35_N36
\registradores|outData2|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux19~0_combout\ = ( \registradores|G2:5:regb|Temp\(12) & ( \registradores|G2:4:regb|Temp\(12) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp\(16) & ((\registradores|G2:6:regb|Temp\(12)))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:7:regb|Temp\(12)))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(12) & ( \registradores|G2:4:regb|Temp\(12) & ( (!\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17)) # (\registradores|G2:6:regb|Temp\(12))))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:7:regb|Temp\(12) & (\PIPE1|Temp\(17)))) ) ) ) # ( \registradores|G2:5:regb|Temp\(12) & ( !\registradores|G2:4:regb|Temp\(12) & ( (!\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17) & \registradores|G2:6:regb|Temp\(12))))) # (\PIPE1|Temp\(16) & 
-- (((!\PIPE1|Temp\(17))) # (\registradores|G2:7:regb|Temp\(12)))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(12) & ( !\registradores|G2:4:regb|Temp\(12) & ( (\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & ((\registradores|G2:6:regb|Temp\(12)))) # (\PIPE1|Temp\(16) 
-- & (\registradores|G2:7:regb|Temp\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:7:regb|ALT_INV_Temp\(12),
	datab => \PIPE1|ALT_INV_Temp\(16),
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \registradores|G2:6:regb|ALT_INV_Temp\(12),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(12),
	dataf => \registradores|G2:4:regb|ALT_INV_Temp\(12),
	combout => \registradores|outData2|Mux19~0_combout\);

-- Location: LABCELL_X75_Y34_N3
\registradores|outData2|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux19~2_combout\ = ( \registradores|outData2|Mux19~0_combout\ & ( (\registradores|outData2|Mux19~1_combout\) # (\PIPE1|Temp\(18)) ) ) # ( !\registradores|outData2|Mux19~0_combout\ & ( (!\PIPE1|Temp\(18) & 
-- \registradores|outData2|Mux19~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(18),
	datad => \registradores|outData2|ALT_INV_Mux19~1_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux19~0_combout\,
	combout => \registradores|outData2|Mux19~2_combout\);

-- Location: FF_X75_Y34_N5
\PIPE2|Temp[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux19~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(54));

-- Location: FF_X75_Y34_N47
\PIPE3|Temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(54),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(17));

-- Location: FF_X72_Y35_N59
\PIPE4|Temp[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(11),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(48));

-- Location: FF_X72_Y35_N23
\PIPE4|Temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(48),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(16));

-- Location: MLABCELL_X72_Y35_N39
\muxEscReg2|X[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[11]~11_combout\ = ( \PIPE4|Temp\(70) & ( \PIPE4|Temp\(48) ) ) # ( !\PIPE4|Temp\(70) & ( \PIPE4|Temp\(16) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE4|ALT_INV_Temp\(48),
	datad => \PIPE4|ALT_INV_Temp\(16),
	dataf => \PIPE4|ALT_INV_Temp\(70),
	combout => \muxEscReg2|X[11]~11_combout\);

-- Location: FF_X72_Y35_N11
\registradores|G2:3:regb|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[11]~11_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(11));

-- Location: LABCELL_X71_Y35_N27
\PIPE2|Temp[85]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[85]~feeder_combout\ = ( \registradores|G2:3:regb|Temp\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(11),
	combout => \PIPE2|Temp[85]~feeder_combout\);

-- Location: FF_X71_Y35_N29
\PIPE2|Temp[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[85]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(11),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(85));

-- Location: LABCELL_X71_Y35_N24
\mux_IN_ULA_4_1|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux20~0_combout\ = ( \muxEscReg2|X[11]~11_combout\ & ( (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & ((\PIPE2|Temp\(85)))) # (\PIPEAUX|Temp\(3) & (\PIPE3|Temp\(48))))) # (\PIPEAUX|Temp\(2) & (((!\PIPEAUX|Temp\(3))))) ) ) # ( 
-- !\muxEscReg2|X[11]~11_combout\ & ( (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & ((\PIPE2|Temp\(85)))) # (\PIPEAUX|Temp\(3) & (\PIPE3|Temp\(48))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100010001001011111001000100101111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(2),
	datab => \PIPE3|ALT_INV_Temp\(48),
	datac => \PIPE2|ALT_INV_Temp\(85),
	datad => \PIPEAUX|ALT_INV_Temp\(3),
	dataf => \muxEscReg2|ALT_INV_X[11]~11_combout\,
	combout => \mux_IN_ULA_4_1|Mux20~0_combout\);

-- Location: LABCELL_X80_Y37_N12
\rtl~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~189_combout\ = ( \mux_IN_ULA_4_1|Mux23~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( (\mux_IN_ULA_4_1|Mux22~0_combout\) # (\ULA1|Add2~117_sumout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux23~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & 
-- \mux_IN_ULA_4_1|Mux22~0_combout\) ) ) ) # ( \mux_IN_ULA_4_1|Mux23~0_combout\ & ( !\ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux20~0_combout\))) # (\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux21~0_combout\)) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux23~0_combout\ & ( !\ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux20~0_combout\))) # (\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux21~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datac => \ULA1|ALT_INV_Add2~117_sumout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~189_combout\);

-- Location: LABCELL_X81_Y37_N9
\rtl~277\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~277_combout\ = ( \ULA1|Add2~121_sumout\ & ( \rtl~131_combout\ & ( (\rtl~72_combout\ & !\ULA1|Add2~125_sumout\) ) ) ) # ( !\ULA1|Add2~121_sumout\ & ( \rtl~131_combout\ & ( (\rtl~189_combout\) # (\ULA1|Add2~125_sumout\) ) ) ) # ( \ULA1|Add2~121_sumout\ 
-- & ( !\rtl~131_combout\ & ( (\rtl~72_combout\ & !\ULA1|Add2~125_sumout\) ) ) ) # ( !\ULA1|Add2~121_sumout\ & ( !\rtl~131_combout\ & ( (!\ULA1|Add2~125_sumout\ & \rtl~189_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010001000100010000110011111111110100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~72_combout\,
	datab => \ULA1|ALT_INV_Add2~125_sumout\,
	datad => \ALT_INV_rtl~189_combout\,
	datae => \ULA1|ALT_INV_Add2~121_sumout\,
	dataf => \ALT_INV_rtl~131_combout\,
	combout => \rtl~277_combout\);

-- Location: LABCELL_X75_Y34_N15
\rtl~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~237_combout\ = ( \ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux5~0_combout\ ) ) ) # ( \ULA1|Add2~113_sumout\ & ( 
-- !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux6~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux4~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datae => \ULA1|ALT_INV_Add2~113_sumout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~237_combout\);

-- Location: LABCELL_X70_Y35_N30
\rtl~238\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~238_combout\ = ( \rtl~209_combout\ & ( \rtl~237_combout\ & ( (!\ULA1|Add2~125_sumout\ & ((!\ULA1|Add2~121_sumout\) # ((\rtl~220_combout\)))) # (\ULA1|Add2~125_sumout\ & (((\rtl~228_combout\)) # (\ULA1|Add2~121_sumout\))) ) ) ) # ( !\rtl~209_combout\ 
-- & ( \rtl~237_combout\ & ( (!\ULA1|Add2~125_sumout\ & ((!\ULA1|Add2~121_sumout\) # ((\rtl~220_combout\)))) # (\ULA1|Add2~125_sumout\ & (!\ULA1|Add2~121_sumout\ & ((\rtl~228_combout\)))) ) ) ) # ( \rtl~209_combout\ & ( !\rtl~237_combout\ & ( 
-- (!\ULA1|Add2~125_sumout\ & (\ULA1|Add2~121_sumout\ & (\rtl~220_combout\))) # (\ULA1|Add2~125_sumout\ & (((\rtl~228_combout\)) # (\ULA1|Add2~121_sumout\))) ) ) ) # ( !\rtl~209_combout\ & ( !\rtl~237_combout\ & ( (!\ULA1|Add2~125_sumout\ & 
-- (\ULA1|Add2~121_sumout\ & (\rtl~220_combout\))) # (\ULA1|Add2~125_sumout\ & (!\ULA1|Add2~121_sumout\ & ((\rtl~228_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~125_sumout\,
	datab => \ULA1|ALT_INV_Add2~121_sumout\,
	datac => \ALT_INV_rtl~220_combout\,
	datad => \ALT_INV_rtl~228_combout\,
	datae => \ALT_INV_rtl~209_combout\,
	dataf => \ALT_INV_rtl~237_combout\,
	combout => \rtl~238_combout\);

-- Location: MLABCELL_X82_Y35_N51
\ULA1|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux4~1_combout\ = ( \rtl~238_combout\ & ( (!\ULA1|Mux14~0_combout\ & ((!\ULA1|Add2~129_sumout\) # (\rtl~277_combout\))) ) ) # ( !\rtl~238_combout\ & ( (!\ULA1|Mux14~0_combout\ & (\ULA1|Add2~129_sumout\ & \rtl~277_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \ULA1|ALT_INV_Add2~129_sumout\,
	datad => \ALT_INV_rtl~277_combout\,
	dataf => \ALT_INV_rtl~238_combout\,
	combout => \ULA1|Mux4~1_combout\);

-- Location: MLABCELL_X78_Y35_N15
\ULA1|ShiftRight1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight1~11_combout\ = ( !\ULA1|ShiftRight1~3_combout\ & ( (!\rtl~71_combout\) # (\mux_IN_ULA_4_2|Mux29~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datad => \ALT_INV_rtl~71_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight1~3_combout\,
	combout => \ULA1|ShiftRight1~11_combout\);

-- Location: LABCELL_X75_Y34_N30
\ULA1|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux4~2_combout\ = ( \ULA1|ShiftRight1~11_combout\ & ( \ULA1|sig_output~0_combout\ & ( (\ULA1|Mux14~0_combout\ & (!\mux_IN_ULA_4_1|Mux4~0_combout\ $ (!\mux_IN_ULA_4_2|Mux4~0_combout\))) ) ) ) # ( !\ULA1|ShiftRight1~11_combout\ & ( 
-- \ULA1|sig_output~0_combout\ & ( (!\ULA1|Mux14~0_combout\ & (!\mux_IN_ULA_4_2|Mux28~0_combout\)) # (\ULA1|Mux14~0_combout\ & ((!\mux_IN_ULA_4_1|Mux4~0_combout\ $ (!\mux_IN_ULA_4_2|Mux4~0_combout\)))) ) ) ) # ( \ULA1|ShiftRight1~11_combout\ & ( 
-- !\ULA1|sig_output~0_combout\ & ( (\ULA1|Mux14~0_combout\ & (!\mux_IN_ULA_4_1|Mux4~0_combout\ $ (!\mux_IN_ULA_4_2|Mux4~0_combout\))) ) ) ) # ( !\ULA1|ShiftRight1~11_combout\ & ( !\ULA1|sig_output~0_combout\ & ( (\ULA1|Mux14~0_combout\ & 
-- (!\mux_IN_ULA_4_1|Mux4~0_combout\ $ (!\mux_IN_ULA_4_2|Mux4~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110010100011101011000000001100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datac => \ULA1|ALT_INV_Mux14~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux4~0_combout\,
	datae => \ULA1|ALT_INV_ShiftRight1~11_combout\,
	dataf => \ULA1|ALT_INV_sig_output~0_combout\,
	combout => \ULA1|Mux4~2_combout\);

-- Location: LABCELL_X81_Y35_N6
\ULA1|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux4~3_combout\ = ( \ULA1|Mux3~4_combout\ & ( (!\ULA1|Mux29~0_combout\ & ((\ULA1|Mux4~2_combout\) # (\ULA1|Mux4~1_combout\))) ) ) # ( !\ULA1|Mux3~4_combout\ & ( (!\ULA1|Mux29~0_combout\ & \ULA1|Mux4~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~0_combout\,
	datac => \ULA1|ALT_INV_Mux4~1_combout\,
	datad => \ULA1|ALT_INV_Mux4~2_combout\,
	dataf => \ULA1|ALT_INV_Mux3~4_combout\,
	combout => \ULA1|Mux4~3_combout\);

-- Location: LABCELL_X83_Y35_N24
\ULA1|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~125_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux4~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux4~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) 
-- + ( \ULA1|Add0~122\ ))
-- \ULA1|Add0~126\ = CARRY(( \mux_IN_ULA_4_1|Mux4~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux4~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( 
-- \ULA1|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110010010011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux4~0_combout\,
	cin => \ULA1|Add0~122\,
	sumout => \ULA1|Add0~125_sumout\,
	cout => \ULA1|Add0~126\);

-- Location: LABCELL_X83_Y35_N42
\ULA1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux4~0_combout\ = ( \mux_IN_ULA_4_2|Mux4~0_combout\ & ( \ULA1|Add0~125_sumout\ & ( (!\ULA1|Mux29~0_combout\ & (((!\ULA1|Mux14~0_combout\) # (\mux_IN_ULA_4_1|Mux4~0_combout\)))) # (\ULA1|Mux29~0_combout\ & (\operaULA|Mux5~0_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux4~0_combout\) # (\ULA1|Mux14~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux4~0_combout\ & ( \ULA1|Add0~125_sumout\ & ( (!\operaULA|Mux5~0_combout\ & (!\ULA1|Mux29~0_combout\ $ (((\ULA1|Mux14~0_combout\ & 
-- !\mux_IN_ULA_4_1|Mux4~0_combout\))))) # (\operaULA|Mux5~0_combout\ & ((!\ULA1|Mux29~0_combout\ & (!\ULA1|Mux14~0_combout\)) # (\ULA1|Mux29~0_combout\ & ((\mux_IN_ULA_4_1|Mux4~0_combout\))))) ) ) ) # ( \mux_IN_ULA_4_2|Mux4~0_combout\ & ( 
-- !\ULA1|Add0~125_sumout\ & ( (!\ULA1|Mux29~0_combout\ & (((\ULA1|Mux14~0_combout\ & \mux_IN_ULA_4_1|Mux4~0_combout\)))) # (\ULA1|Mux29~0_combout\ & (\operaULA|Mux5~0_combout\ & ((\mux_IN_ULA_4_1|Mux4~0_combout\) # (\ULA1|Mux14~0_combout\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux4~0_combout\ & ( !\ULA1|Add0~125_sumout\ & ( (!\operaULA|Mux5~0_combout\ & (\ULA1|Mux14~0_combout\ & (!\ULA1|Mux29~0_combout\ $ (!\mux_IN_ULA_4_1|Mux4~0_combout\)))) # (\operaULA|Mux5~0_combout\ & (((\ULA1|Mux29~0_combout\ & 
-- \mux_IN_ULA_4_1|Mux4~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100101000000010011010111000010111001011100000111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux5~0_combout\,
	datab => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux4~0_combout\,
	dataf => \ULA1|ALT_INV_Add0~125_sumout\,
	combout => \ULA1|Mux4~0_combout\);

-- Location: LABCELL_X75_Y33_N0
\rtl~276\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~276_combout\ = ( \ULA1|ShiftRight0~6_combout\ & ( (!\ULA1|Add2~121_sumout\ & ((\ULA1|Add2~125_sumout\) # (\rtl~74_combout\))) ) ) # ( !\ULA1|ShiftRight0~6_combout\ & ( (\rtl~74_combout\ & (!\ULA1|Add2~125_sumout\ & !\ULA1|Add2~121_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rtl~74_combout\,
	datac => \ULA1|ALT_INV_Add2~125_sumout\,
	datad => \ULA1|ALT_INV_Add2~121_sumout\,
	dataf => \ULA1|ALT_INV_ShiftRight0~6_combout\,
	combout => \rtl~276_combout\);

-- Location: LABCELL_X81_Y33_N48
\rtl~275\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~275_combout\ = ( \rtl~177_combout\ & ( \rtl~81_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\) # ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & \rtl~134_combout\)) ) ) ) # ( !\rtl~177_combout\ & ( \rtl~81_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- (\mux_IN_ULA_4_2|Mux29~0_combout\ & \rtl~134_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (!\mux_IN_ULA_4_2|Mux29~0_combout\)) ) ) ) # ( \rtl~177_combout\ & ( !\rtl~81_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux29~0_combout\) # (\rtl~134_combout\))) ) ) ) # ( !\rtl~177_combout\ & ( !\rtl~81_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\mux_IN_ULA_4_2|Mux29~0_combout\ & \rtl~134_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100110000001100110000110000001111001111000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datad => \ALT_INV_rtl~134_combout\,
	datae => \ALT_INV_rtl~177_combout\,
	dataf => \ALT_INV_rtl~81_combout\,
	combout => \rtl~275_combout\);

-- Location: LABCELL_X74_Y33_N0
\rtl~235\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~235_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux7~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux5~0_combout\ ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux6~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux4~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~235_combout\);

-- Location: MLABCELL_X72_Y33_N15
\rtl~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~236_combout\ = ( \rtl~206_combout\ & ( \rtl~227_combout\ & ( ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~235_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~219_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\) ) ) ) # ( !\rtl~206_combout\ & 
-- ( \rtl~227_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\mux_IN_ULA_4_2|Mux29~0_combout\)) # (\rtl~235_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((!\mux_IN_ULA_4_2|Mux29~0_combout\ & \rtl~219_combout\)))) ) ) ) # ( \rtl~206_combout\ & ( 
-- !\rtl~227_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~235_combout\ & (!\mux_IN_ULA_4_2|Mux29~0_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\rtl~219_combout\) # (\mux_IN_ULA_4_2|Mux29~0_combout\)))) ) ) ) # ( !\rtl~206_combout\ & ( 
-- !\rtl~227_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~235_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~219_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datab => \ALT_INV_rtl~235_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datad => \ALT_INV_rtl~219_combout\,
	datae => \ALT_INV_rtl~206_combout\,
	dataf => \ALT_INV_rtl~227_combout\,
	combout => \rtl~236_combout\);

-- Location: MLABCELL_X82_Y35_N3
\ULA1|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux4~4_combout\ = ( \rtl~236_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & ((!\mux_IN_ULA_4_2|Mux27~0_combout\) # ((\rtl~275_combout\)))) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (((\rtl~276_combout\)))) ) ) # ( !\rtl~236_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (\mux_IN_ULA_4_2|Mux27~0_combout\ & ((\rtl~275_combout\)))) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (((\rtl~276_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010011000000110101001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datab => \ALT_INV_rtl~276_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datad => \ALT_INV_rtl~275_combout\,
	dataf => \ALT_INV_rtl~236_combout\,
	combout => \ULA1|Mux4~4_combout\);

-- Location: MLABCELL_X82_Y35_N24
\ULA1|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux4~5_combout\ = ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( ((!\ULA1|ShiftLeft0~0_combout\) # ((!\ULA1|Mux3~5_combout\) # (\rtl~71_combout\))) # (\mux_IN_ULA_4_2|Mux27~0_combout\) ) ) # ( !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux27~0_combout\ & (\ULA1|ShiftLeft0~0_combout\ & (\ULA1|Mux3~5_combout\ & \rtl~71_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001011111101111111111111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datab => \ULA1|ALT_INV_ShiftLeft0~0_combout\,
	datac => \ULA1|ALT_INV_Mux3~5_combout\,
	datad => \ALT_INV_rtl~71_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	combout => \ULA1|Mux4~5_combout\);

-- Location: LABCELL_X81_Y35_N9
\ULA1|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux4~6_combout\ = ( \ULA1|Mux4~5_combout\ & ( (\ULA1|Mux29~0_combout\ & ((!\ULA1|Mux14~0_combout\) # ((!\ULA1|sig_output~7_combout\ & \ULA1|Mux4~4_combout\)))) ) ) # ( !\ULA1|Mux4~5_combout\ & ( (\ULA1|Mux29~0_combout\ & (\ULA1|Mux14~0_combout\ & 
-- (!\ULA1|sig_output~7_combout\ & \ULA1|Mux4~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000001000100010101000100010001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~0_combout\,
	datab => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \ULA1|ALT_INV_sig_output~7_combout\,
	datad => \ULA1|ALT_INV_Mux4~4_combout\,
	dataf => \ULA1|ALT_INV_Mux4~5_combout\,
	combout => \ULA1|Mux4~6_combout\);

-- Location: LABCELL_X81_Y35_N36
\ULA1|Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux4~7_combout\ = ( !\operaULA|Mux5~0_combout\ & ( (!\operaULA|Mux4~0_combout\ & ((((\ULA1|Mux4~0_combout\))))) # (\operaULA|Mux4~0_combout\ & (!\ULA1|Mux14~0_combout\ & (\mux_IN_ULA_4_1|Mux4~0_combout\))) ) ) # ( \operaULA|Mux5~0_combout\ & ( 
-- (!\operaULA|Mux4~0_combout\ & ((((\ULA1|Mux4~0_combout\))))) # (\operaULA|Mux4~0_combout\ & ((((\ULA1|Mux4~6_combout\)) # (\ULA1|Mux4~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010010101110000001011010111100000100101011100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux4~0_combout\,
	datab => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \ULA1|ALT_INV_Mux4~3_combout\,
	datad => \ULA1|ALT_INV_Mux4~0_combout\,
	datae => \operaULA|ALT_INV_Mux5~0_combout\,
	dataf => \ULA1|ALT_INV_Mux4~6_combout\,
	datag => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	combout => \ULA1|Mux4~7_combout\);

-- Location: FF_X81_Y35_N29
\PIPE3|Temp[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux4~7_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(64));

-- Location: FF_X73_Y36_N53
\PIPE4|Temp[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(64),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(32));

-- Location: FF_X73_Y36_N44
\PIPE4|Temp[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(27),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(64));

-- Location: LABCELL_X73_Y36_N39
\muxEscReg2|X[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[27]~27_combout\ = ( \PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(64) ) ) # ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(32) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(32),
	datac => \PIPE4|ALT_INV_Temp\(64),
	dataf => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	combout => \muxEscReg2|X[27]~27_combout\);

-- Location: MLABCELL_X72_Y36_N30
\PIPE2|Temp[101]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[101]~feeder_combout\ = ( \registradores|G2:3:regb|Temp\(27) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(27),
	combout => \PIPE2|Temp[101]~feeder_combout\);

-- Location: FF_X72_Y36_N32
\PIPE2|Temp[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[101]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(27),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(101));

-- Location: LABCELL_X73_Y34_N18
\mux_IN_ULA_4_1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux4~0_combout\ = ( \PIPEAUX|Temp\(3) & ( (!\PIPEAUX|Temp\(2) & \PIPE3|Temp\(64)) ) ) # ( !\PIPEAUX|Temp\(3) & ( (!\PIPEAUX|Temp\(2) & ((\PIPE2|Temp\(101)))) # (\PIPEAUX|Temp\(2) & (\muxEscReg2|X[27]~27_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \muxEscReg2|ALT_INV_X[27]~27_combout\,
	datab => \PIPE2|ALT_INV_Temp\(101),
	datac => \PIPEAUX|ALT_INV_Temp\(2),
	datad => \PIPE3|ALT_INV_Temp\(64),
	dataf => \PIPEAUX|ALT_INV_Temp\(3),
	combout => \mux_IN_ULA_4_1|Mux4~0_combout\);

-- Location: LABCELL_X83_Y35_N27
\ULA1|Add0~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~129_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux3~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux3~0_combout\ ) 
-- + ( \ULA1|Add0~126\ ))
-- \ULA1|Add0~130\ = CARRY(( !\mux_IN_ULA_4_2|Mux3~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux3~0_combout\ ) + ( 
-- \ULA1|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010011011011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux3~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	cin => \ULA1|Add0~126\,
	sumout => \ULA1|Add0~129_sumout\,
	cout => \ULA1|Add0~130\);

-- Location: LABCELL_X83_Y35_N30
\ULA1|Add0~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~133_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux2~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux2~0_combout\ ) 
-- + ( \ULA1|Add0~130\ ))
-- \ULA1|Add0~134\ = CARRY(( !\mux_IN_ULA_4_2|Mux2~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux2~0_combout\ ) + ( 
-- \ULA1|Add0~130\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010011011011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux2~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	cin => \ULA1|Add0~130\,
	sumout => \ULA1|Add0~133_sumout\,
	cout => \ULA1|Add0~134\);

-- Location: LABCELL_X83_Y35_N33
\ULA1|Add0~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~137_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux1~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux1~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) 
-- + ( \ULA1|Add0~134\ ))
-- \ULA1|Add0~138\ = CARRY(( \mux_IN_ULA_4_1|Mux1~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux1~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( 
-- \ULA1|Add0~134\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110010010011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \operaULA|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux1~0_combout\,
	cin => \ULA1|Add0~134\,
	sumout => \ULA1|Add0~137_sumout\,
	cout => \ULA1|Add0~138\);

-- Location: LABCELL_X80_Y34_N51
\ULA1|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~7_combout\ = ( \mux_IN_ULA_4_1|Mux1~0_combout\ & ( \ULA1|Add0~137_sumout\ & ( (((\ULA1|Mux3~11_combout\ & \operaULA|Mux4~0_combout\)) # (\ULA1|Mux27~0_combout\)) # (\ULA1|Mux29~23_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux1~0_combout\ & ( 
-- \ULA1|Add0~137_sumout\ & ( (\ULA1|Mux29~23_combout\ & (!\ULA1|Mux27~0_combout\ & ((!\ULA1|Mux3~11_combout\) # (!\operaULA|Mux4~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux1~0_combout\ & ( !\ULA1|Add0~137_sumout\ & ( ((\ULA1|Mux3~11_combout\ & 
-- \operaULA|Mux4~0_combout\)) # (\ULA1|Mux27~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000111111111101010100000000000101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~23_combout\,
	datab => \ULA1|ALT_INV_Mux3~11_combout\,
	datac => \operaULA|ALT_INV_Mux4~0_combout\,
	datad => \ULA1|ALT_INV_Mux27~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	dataf => \ULA1|ALT_INV_Add0~137_sumout\,
	combout => \ULA1|Mux1~7_combout\);

-- Location: LABCELL_X83_Y34_N12
\ULA1|Mux3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~21_combout\ = ( !\mux_IN_ULA_4_2|Mux27~0_combout\ & ( \mux_IN_ULA_4_2|Mux29~0_combout\ & ( \mux_IN_ULA_4_2|Mux28~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux27~0_combout\ & ( !\mux_IN_ULA_4_2|Mux29~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	combout => \ULA1|Mux3~21_combout\);

-- Location: MLABCELL_X84_Y35_N0
\ULA1|Mux3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~22_combout\ = (\mux_IN_ULA_4_2|Mux29~0_combout\ & !\mux_IN_ULA_4_2|Mux27~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	combout => \ULA1|Mux3~22_combout\);

-- Location: LABCELL_X83_Y34_N18
\ULA1|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~4_combout\ = ( \ULA1|Mux3~22_combout\ & ( \rtl~205_combout\ & ( (!\ULA1|Mux3~21_combout\ & (\rtl~233_combout\)) # (\ULA1|Mux3~21_combout\ & ((\rtl~217_combout\))) ) ) ) # ( !\ULA1|Mux3~22_combout\ & ( \rtl~205_combout\ & ( 
-- (!\ULA1|Mux3~21_combout\) # (\rtl~225_combout\) ) ) ) # ( \ULA1|Mux3~22_combout\ & ( !\rtl~205_combout\ & ( (!\ULA1|Mux3~21_combout\ & (\rtl~233_combout\)) # (\ULA1|Mux3~21_combout\ & ((\rtl~217_combout\))) ) ) ) # ( !\ULA1|Mux3~22_combout\ & ( 
-- !\rtl~205_combout\ & ( (\rtl~225_combout\ & \ULA1|Mux3~21_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~225_combout\,
	datab => \ULA1|ALT_INV_Mux3~21_combout\,
	datac => \ALT_INV_rtl~233_combout\,
	datad => \ALT_INV_rtl~217_combout\,
	datae => \ULA1|ALT_INV_Mux3~22_combout\,
	dataf => \ALT_INV_rtl~205_combout\,
	combout => \ULA1|Mux1~4_combout\);

-- Location: LABCELL_X80_Y34_N9
\ULA1|Mux3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~25_combout\ = ( \ULA1|Mux29~0_combout\ & ( !\ULA1|Mux3~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ULA1|ALT_INV_Mux3~7_combout\,
	dataf => \ULA1|ALT_INV_Mux29~0_combout\,
	combout => \ULA1|Mux3~25_combout\);

-- Location: LABCELL_X80_Y34_N18
\ULA1|sig_output~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|sig_output~4_combout\ = ( \ULA1|sig_output~3_combout\ & ( \ULA1|sig_output~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_sig_output~2_combout\,
	dataf => \ULA1|ALT_INV_sig_output~3_combout\,
	combout => \ULA1|sig_output~4_combout\);

-- Location: LABCELL_X80_Y34_N21
\ULA1|Mux3~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~24_combout\ = ( \ULA1|sig_output~4_combout\ & ( (!\ULA1|Mux3~7_combout\ & ((!\ULA1|Mux29~0_combout\) # ((\operaULA|Mux2~0_combout\ & \ULA1|Mux3~6_combout\)))) ) ) # ( !\ULA1|sig_output~4_combout\ & ( (!\ULA1|Mux29~0_combout\) # 
-- ((\operaULA|Mux2~0_combout\ & (\ULA1|Mux3~6_combout\ & !\ULA1|Mux3~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000111110000111100011111000011110001000000001111000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux2~0_combout\,
	datab => \ULA1|ALT_INV_Mux3~6_combout\,
	datac => \ULA1|ALT_INV_Mux29~0_combout\,
	datad => \ULA1|ALT_INV_Mux3~7_combout\,
	dataf => \ULA1|ALT_INV_sig_output~4_combout\,
	combout => \ULA1|Mux3~24_combout\);

-- Location: LABCELL_X77_Y33_N33
\ULA1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~0_combout\ = ( \mux_IN_ULA_4_1|Mux3~0_combout\ & ( (!\ULA1|Mux3~8_combout\) # ((!\ULA1|Mux3~9_combout\ & (\mux_IN_ULA_4_1|Mux2~0_combout\)) # (\ULA1|Mux3~9_combout\ & ((\mux_IN_ULA_4_1|Mux4~0_combout\)))) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux3~0_combout\ & ( (\ULA1|Mux3~8_combout\ & ((!\ULA1|Mux3~9_combout\ & (\mux_IN_ULA_4_1|Mux2~0_combout\)) # (\ULA1|Mux3~9_combout\ & ((\mux_IN_ULA_4_1|Mux4~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux3~9_combout\,
	datab => \ULA1|ALT_INV_Mux3~8_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	combout => \ULA1|Mux1~0_combout\);

-- Location: LABCELL_X79_Y32_N12
\ULA1|LessThan0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~30_combout\ = ( !\mux_IN_ULA_4_2|Mux1~0_combout\ & ( \mux_IN_ULA_4_1|Mux1~0_combout\ ) ) # ( \mux_IN_ULA_4_2|Mux1~0_combout\ & ( !\mux_IN_ULA_4_1|Mux1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux1~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	combout => \ULA1|LessThan0~30_combout\);

-- Location: MLABCELL_X82_Y35_N18
\ULA1|Mux29~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~6_combout\ = ( !\ULA1|Add2~129_sumout\ & ( (!\ULA1|Add2~125_sumout\) # (\ULA1|Add2~121_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Add2~125_sumout\,
	datad => \ULA1|ALT_INV_Add2~121_sumout\,
	dataf => \ULA1|ALT_INV_Add2~129_sumout\,
	combout => \ULA1|Mux29~6_combout\);

-- Location: LABCELL_X80_Y35_N51
\ULA1|Mux29~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~7_combout\ = ( \ULA1|Add2~125_sumout\ & ( !\ULA1|Add2~129_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ULA1|ALT_INV_Add2~129_sumout\,
	dataf => \ULA1|ALT_INV_Add2~125_sumout\,
	combout => \ULA1|Mux29~7_combout\);

-- Location: MLABCELL_X82_Y34_N24
\ULA1|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~1_combout\ = ( \ULA1|Mux29~7_combout\ & ( \rtl~203_combout\ & ( (!\ULA1|Mux29~6_combout\ & (\rtl~234_combout\)) # (\ULA1|Mux29~6_combout\ & ((\rtl~218_combout\))) ) ) ) # ( !\ULA1|Mux29~7_combout\ & ( \rtl~203_combout\ & ( 
-- (!\ULA1|Mux29~6_combout\) # (\rtl~226_combout\) ) ) ) # ( \ULA1|Mux29~7_combout\ & ( !\rtl~203_combout\ & ( (!\ULA1|Mux29~6_combout\ & (\rtl~234_combout\)) # (\ULA1|Mux29~6_combout\ & ((\rtl~218_combout\))) ) ) ) # ( !\ULA1|Mux29~7_combout\ & ( 
-- !\rtl~203_combout\ & ( (\ULA1|Mux29~6_combout\ & \rtl~226_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~234_combout\,
	datab => \ULA1|ALT_INV_Mux29~6_combout\,
	datac => \ALT_INV_rtl~218_combout\,
	datad => \ALT_INV_rtl~226_combout\,
	datae => \ULA1|ALT_INV_Mux29~7_combout\,
	dataf => \ALT_INV_rtl~203_combout\,
	combout => \ULA1|Mux1~1_combout\);

-- Location: LABCELL_X74_Y34_N39
\ULA1|Mux3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~14_combout\ = (!\ULA1|Mux14~0_combout\ & !\ULA1|Mux29~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~1_combout\,
	combout => \ULA1|Mux3~14_combout\);

-- Location: MLABCELL_X78_Y34_N24
\ULA1|Mux3~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~15_combout\ = ( !\ULA1|Mux3~4_combout\ & ( !\ULA1|Mux14~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux14~0_combout\,
	dataf => \ULA1|ALT_INV_Mux3~4_combout\,
	combout => \ULA1|Mux3~15_combout\);

-- Location: LABCELL_X81_Y34_N0
\ULA1|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~2_combout\ = ( !\ULA1|Mux3~14_combout\ & ( \ULA1|Mux3~15_combout\ & ( (\rtl~247_combout\ & \ULA1|ShiftLeft0~0_combout\) ) ) ) # ( \ULA1|Mux3~14_combout\ & ( !\ULA1|Mux3~15_combout\ & ( \ULA1|Mux1~1_combout\ ) ) ) # ( !\ULA1|Mux3~14_combout\ & ( 
-- !\ULA1|Mux3~15_combout\ & ( \ULA1|LessThan0~30_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100000101000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~247_combout\,
	datab => \ULA1|ALT_INV_LessThan0~30_combout\,
	datac => \ULA1|ALT_INV_ShiftLeft0~0_combout\,
	datad => \ULA1|ALT_INV_Mux1~1_combout\,
	datae => \ULA1|ALT_INV_Mux3~14_combout\,
	dataf => \ULA1|ALT_INV_Mux3~15_combout\,
	combout => \ULA1|Mux1~2_combout\);

-- Location: LABCELL_X74_Y34_N0
\ULA1|Mux3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~18_combout\ = ( \ULA1|Add2~129_sumout\ & ( \ULA1|Mux14~3_combout\ & ( (!\ULA1|Mux14~0_combout\ & (\ULA1|Mux3~5_combout\ & !\mux_IN_ULA_4_2|Mux27~0_combout\)) ) ) ) # ( !\ULA1|Add2~129_sumout\ & ( \ULA1|Mux14~3_combout\ & ( 
-- (!\ULA1|Mux14~0_combout\ & (\ULA1|Mux3~5_combout\ & !\mux_IN_ULA_4_2|Mux27~0_combout\)) ) ) ) # ( \ULA1|Add2~129_sumout\ & ( !\ULA1|Mux14~3_combout\ & ( (\ULA1|Mux3~5_combout\ & ((!\ULA1|Mux14~0_combout\ & (!\mux_IN_ULA_4_2|Mux27~0_combout\)) # 
-- (\ULA1|Mux14~0_combout\ & ((!\mux_IN_ULA_4_2|Mux0~0_combout\))))) ) ) ) # ( !\ULA1|Add2~129_sumout\ & ( !\ULA1|Mux14~3_combout\ & ( (!\ULA1|Mux14~0_combout\ & (\ULA1|Mux3~5_combout\ & (!\mux_IN_ULA_4_2|Mux27~0_combout\))) # (\ULA1|Mux14~0_combout\ & 
-- (((\mux_IN_ULA_4_2|Mux0~0_combout\)) # (\ULA1|Mux3~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000101110101001100010010000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~0_combout\,
	datab => \ULA1|ALT_INV_Mux3~5_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datae => \ULA1|ALT_INV_Add2~129_sumout\,
	dataf => \ULA1|ALT_INV_Mux14~3_combout\,
	combout => \ULA1|Mux3~18_combout\);

-- Location: LABCELL_X74_Y34_N6
\ULA1|Mux3~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~19_combout\ = ( \ULA1|Add2~129_sumout\ & ( \ULA1|Mux14~3_combout\ & ( ((!\mux_IN_ULA_4_2|Mux27~0_combout\ & \ULA1|Mux3~5_combout\)) # (\ULA1|Mux14~0_combout\) ) ) ) # ( !\ULA1|Add2~129_sumout\ & ( \ULA1|Mux14~3_combout\ & ( 
-- ((!\mux_IN_ULA_4_2|Mux27~0_combout\ & \ULA1|Mux3~5_combout\)) # (\ULA1|Mux14~0_combout\) ) ) ) # ( \ULA1|Add2~129_sumout\ & ( !\ULA1|Mux14~3_combout\ & ( (!\ULA1|Mux3~5_combout\ & (((\ULA1|Mux14~0_combout\)))) # (\ULA1|Mux3~5_combout\ & 
-- ((!\ULA1|Mux14~0_combout\ & (!\mux_IN_ULA_4_2|Mux27~0_combout\)) # (\ULA1|Mux14~0_combout\ & ((\mux_IN_ULA_4_2|Mux0~0_combout\))))) ) ) ) # ( !\ULA1|Add2~129_sumout\ & ( !\ULA1|Mux14~3_combout\ & ( (!\ULA1|Mux3~5_combout\ & (((\ULA1|Mux14~0_combout\ & 
-- !\mux_IN_ULA_4_2|Mux0~0_combout\)))) # (\ULA1|Mux3~5_combout\ & (!\mux_IN_ULA_4_2|Mux27~0_combout\ & (!\ULA1|Mux14~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110000100000001011000010111100101111001011110010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datab => \ULA1|ALT_INV_Mux3~5_combout\,
	datac => \ULA1|ALT_INV_Mux14~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datae => \ULA1|ALT_INV_Add2~129_sumout\,
	dataf => \ULA1|ALT_INV_Mux14~3_combout\,
	combout => \ULA1|Mux3~19_combout\);

-- Location: LABCELL_X74_Y34_N24
\ULA1|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~3_combout\ = ( \rtl~249_combout\ & ( \ULA1|ShiftRight2~7_combout\ & ( (!\ULA1|Mux3~18_combout\ & (!\ULA1|Mux3~19_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\)))) # (\ULA1|Mux3~18_combout\ & (((\ULA1|sig_output~2_combout\)) # 
-- (\ULA1|Mux3~19_combout\))) ) ) ) # ( !\rtl~249_combout\ & ( \ULA1|ShiftRight2~7_combout\ & ( (!\ULA1|Mux3~18_combout\ & (!\ULA1|Mux3~19_combout\ & \mux_IN_ULA_4_1|Mux0~0_combout\)) # (\ULA1|Mux3~18_combout\ & (\ULA1|Mux3~19_combout\)) ) ) ) # ( 
-- \rtl~249_combout\ & ( !\ULA1|ShiftRight2~7_combout\ & ( (!\ULA1|Mux3~19_combout\ & ((!\ULA1|Mux3~18_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) # (\ULA1|Mux3~18_combout\ & (\ULA1|sig_output~2_combout\)))) ) ) ) # ( !\rtl~249_combout\ & ( 
-- !\ULA1|ShiftRight2~7_combout\ & ( (!\ULA1|Mux3~18_combout\ & (!\ULA1|Mux3~19_combout\ & \mux_IN_ULA_4_1|Mux0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000001001000110000010001100110010001010110011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux3~18_combout\,
	datab => \ULA1|ALT_INV_Mux3~19_combout\,
	datac => \ULA1|ALT_INV_sig_output~2_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datae => \ALT_INV_rtl~249_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight2~7_combout\,
	combout => \ULA1|Mux1~3_combout\);

-- Location: LABCELL_X81_Y34_N54
\ULA1|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~5_combout\ = ( \ULA1|Mux1~2_combout\ & ( \ULA1|Mux1~3_combout\ & ( (!\ULA1|Mux3~25_combout\ & (((\ULA1|Mux1~0_combout\) # (\ULA1|Mux3~24_combout\)))) # (\ULA1|Mux3~25_combout\ & (((!\ULA1|Mux3~24_combout\)) # (\ULA1|Mux1~4_combout\))) ) ) ) # ( 
-- !\ULA1|Mux1~2_combout\ & ( \ULA1|Mux1~3_combout\ & ( (!\ULA1|Mux3~25_combout\ & (((!\ULA1|Mux3~24_combout\ & \ULA1|Mux1~0_combout\)))) # (\ULA1|Mux3~25_combout\ & (((!\ULA1|Mux3~24_combout\)) # (\ULA1|Mux1~4_combout\))) ) ) ) # ( \ULA1|Mux1~2_combout\ & ( 
-- !\ULA1|Mux1~3_combout\ & ( (!\ULA1|Mux3~25_combout\ & (((\ULA1|Mux1~0_combout\) # (\ULA1|Mux3~24_combout\)))) # (\ULA1|Mux3~25_combout\ & (\ULA1|Mux1~4_combout\ & (\ULA1|Mux3~24_combout\))) ) ) ) # ( !\ULA1|Mux1~2_combout\ & ( !\ULA1|Mux1~3_combout\ & ( 
-- (!\ULA1|Mux3~25_combout\ & (((!\ULA1|Mux3~24_combout\ & \ULA1|Mux1~0_combout\)))) # (\ULA1|Mux3~25_combout\ & (\ULA1|Mux1~4_combout\ & (\ULA1|Mux3~24_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux1~4_combout\,
	datab => \ULA1|ALT_INV_Mux3~25_combout\,
	datac => \ULA1|ALT_INV_Mux3~24_combout\,
	datad => \ULA1|ALT_INV_Mux1~0_combout\,
	datae => \ULA1|ALT_INV_Mux1~2_combout\,
	dataf => \ULA1|ALT_INV_Mux1~3_combout\,
	combout => \ULA1|Mux1~5_combout\);

-- Location: LABCELL_X80_Y34_N45
\ULA1|Mux3~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~12_combout\ = ( \ULA1|Mux3~11_combout\ & ( (\operaULA|Mux4~0_combout\) # (\ULA1|Mux27~0_combout\) ) ) # ( !\ULA1|Mux3~11_combout\ & ( \ULA1|Mux27~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux27~0_combout\,
	datad => \operaULA|ALT_INV_Mux4~0_combout\,
	dataf => \ULA1|ALT_INV_Mux3~11_combout\,
	combout => \ULA1|Mux3~12_combout\);

-- Location: LABCELL_X81_Y34_N9
\ULA1|Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux1~8_combout\ = ( \ULA1|Mux1~5_combout\ & ( \ULA1|Mux3~12_combout\ & ( \ULA1|Mux1~7_combout\ ) ) ) # ( !\ULA1|Mux1~5_combout\ & ( \ULA1|Mux3~12_combout\ & ( \ULA1|Mux1~7_combout\ ) ) ) # ( \ULA1|Mux1~5_combout\ & ( !\ULA1|Mux3~12_combout\ & ( 
-- ((\ULA1|Mux29~22_combout\ & ((!\ULA1|Mux29~3_combout\) # (\ULA1|Mux1~6_combout\)))) # (\ULA1|Mux1~7_combout\) ) ) ) # ( !\ULA1|Mux1~5_combout\ & ( !\ULA1|Mux3~12_combout\ & ( ((\ULA1|Mux29~3_combout\ & (\ULA1|Mux1~6_combout\ & \ULA1|Mux29~22_combout\))) # 
-- (\ULA1|Mux1~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111111000010111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~3_combout\,
	datab => \ULA1|ALT_INV_Mux1~6_combout\,
	datac => \ULA1|ALT_INV_Mux29~22_combout\,
	datad => \ULA1|ALT_INV_Mux1~7_combout\,
	datae => \ULA1|ALT_INV_Mux1~5_combout\,
	dataf => \ULA1|ALT_INV_Mux3~12_combout\,
	combout => \ULA1|Mux1~8_combout\);

-- Location: FF_X81_Y34_N29
\PIPE3|Temp[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux1~8_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(67));

-- Location: LABCELL_X73_Y34_N51
\mux_IN_ULA_4_2|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux1~0_combout\ = ( \PIPE2|Temp\(72) & ( \muxEscReg2|X[30]~30_combout\ & ( (!\PIPEAUX|Temp\(1)) # ((!\PIPEAUX|Temp\(0) & ((\PIPE3|Temp\(67)))) # (\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(15)))) ) ) ) # ( !\PIPE2|Temp\(72) & ( 
-- \muxEscReg2|X[30]~30_combout\ & ( (!\PIPEAUX|Temp\(1) & (((\PIPEAUX|Temp\(0))))) # (\PIPEAUX|Temp\(1) & ((!\PIPEAUX|Temp\(0) & ((\PIPE3|Temp\(67)))) # (\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(15))))) ) ) ) # ( \PIPE2|Temp\(72) & ( !\muxEscReg2|X[30]~30_combout\ 
-- & ( (!\PIPEAUX|Temp\(1) & (((!\PIPEAUX|Temp\(0))))) # (\PIPEAUX|Temp\(1) & ((!\PIPEAUX|Temp\(0) & ((\PIPE3|Temp\(67)))) # (\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(15))))) ) ) ) # ( !\PIPE2|Temp\(72) & ( !\muxEscReg2|X[30]~30_combout\ & ( (\PIPEAUX|Temp\(1) & 
-- ((!\PIPEAUX|Temp\(0) & ((\PIPE3|Temp\(67)))) # (\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(15),
	datab => \PIPEAUX|ALT_INV_Temp\(1),
	datac => \PIPEAUX|ALT_INV_Temp\(0),
	datad => \PIPE3|ALT_INV_Temp\(67),
	datae => \PIPE2|ALT_INV_Temp\(72),
	dataf => \muxEscReg2|ALT_INV_X[30]~30_combout\,
	combout => \mux_IN_ULA_4_2|Mux1~0_combout\);

-- Location: LABCELL_X74_Y35_N3
\ULA1|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~1_combout\ = ( \ULA1|Mux3~3_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (!\mux_IN_ULA_4_2|Mux27~0_combout\ & (!\mux_IN_ULA_4_2|Mux2~0_combout\ & !\mux_IN_ULA_4_2|Mux1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux2~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux1~0_combout\,
	dataf => \ULA1|ALT_INV_Mux3~3_combout\,
	combout => \ULA1|Mux29~1_combout\);

-- Location: LABCELL_X74_Y35_N6
\ULA1|sig_output~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|sig_output~0_combout\ = (!\mux_IN_ULA_4_2|Mux0~0_combout\ & \ULA1|Mux29~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~1_combout\,
	combout => \ULA1|sig_output~0_combout\);

-- Location: LABCELL_X81_Y34_N42
\ULA1|Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~7_combout\ = ( \ULA1|sig_output~0_combout\ & ( (!\ULA1|Mux29~0_combout\ & ((!\ULA1|Mux14~0_combout\))) # (\ULA1|Mux29~0_combout\ & (\ULA1|ShiftLeft0~0_combout\ & \ULA1|Mux14~0_combout\)) ) ) # ( !\ULA1|sig_output~0_combout\ & ( 
-- (!\ULA1|Mux29~0_combout\ & !\ULA1|Mux14~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010101010000001011010101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~0_combout\,
	datac => \ULA1|ALT_INV_ShiftLeft0~0_combout\,
	datad => \ULA1|ALT_INV_Mux14~0_combout\,
	dataf => \ULA1|ALT_INV_sig_output~0_combout\,
	combout => \ULA1|Mux3~7_combout\);

-- Location: LABCELL_X80_Y34_N30
\ULA1|Mux3~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~11_combout\ = ( \ULA1|Mux3~7_combout\ & ( \ULA1|sig_output~4_combout\ & ( ((!\operaULA|Mux5~0_combout\ & !\ULA1|Mux14~0_combout\)) # (\ULA1|Mux3~10_combout\) ) ) ) # ( !\ULA1|Mux3~7_combout\ & ( \ULA1|sig_output~4_combout\ & ( 
-- (!\operaULA|Mux5~0_combout\ & !\ULA1|Mux14~0_combout\) ) ) ) # ( \ULA1|Mux3~7_combout\ & ( !\ULA1|sig_output~4_combout\ & ( (!\operaULA|Mux5~0_combout\ & ((!\ULA1|Mux14~0_combout\) # ((\ULA1|Mux3~10_combout\ & \ULA1|Mux29~0_combout\)))) # 
-- (\operaULA|Mux5~0_combout\ & (((\ULA1|Mux3~10_combout\ & \ULA1|Mux29~0_combout\)))) ) ) ) # ( !\ULA1|Mux3~7_combout\ & ( !\ULA1|sig_output~4_combout\ & ( (!\operaULA|Mux5~0_combout\ & !\ULA1|Mux14~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000111110001000100010001000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux5~0_combout\,
	datab => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \ULA1|ALT_INV_Mux3~10_combout\,
	datad => \ULA1|ALT_INV_Mux29~0_combout\,
	datae => \ULA1|ALT_INV_Mux3~7_combout\,
	dataf => \ULA1|ALT_INV_sig_output~4_combout\,
	combout => \ULA1|Mux3~11_combout\);

-- Location: LABCELL_X80_Y34_N48
\ULA1|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux2~7_combout\ = ( \mux_IN_ULA_4_1|Mux2~0_combout\ & ( \ULA1|Add0~133_sumout\ & ( (((\ULA1|Mux3~11_combout\ & \operaULA|Mux4~0_combout\)) # (\ULA1|Mux27~0_combout\)) # (\ULA1|Mux29~23_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux2~0_combout\ & ( 
-- \ULA1|Add0~133_sumout\ & ( (\ULA1|Mux29~23_combout\ & (!\ULA1|Mux27~0_combout\ & ((!\ULA1|Mux3~11_combout\) # (!\operaULA|Mux4~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux2~0_combout\ & ( !\ULA1|Add0~133_sumout\ & ( ((\ULA1|Mux3~11_combout\ & 
-- \operaULA|Mux4~0_combout\)) # (\ULA1|Mux27~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110011111101010000010000000101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~23_combout\,
	datab => \ULA1|ALT_INV_Mux3~11_combout\,
	datac => \ULA1|ALT_INV_Mux27~0_combout\,
	datad => \operaULA|ALT_INV_Mux4~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	dataf => \ULA1|ALT_INV_Add0~133_sumout\,
	combout => \ULA1|Mux2~7_combout\);

-- Location: LABCELL_X79_Y32_N18
\ULA1|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux2~6_combout\ = ( !\ULA1|Mux29~18_combout\ & ( \ULA1|Mux29~19_combout\ & ( (\mux_IN_ULA_4_1|Mux2~0_combout\ & \mux_IN_ULA_4_2|Mux2~0_combout\) ) ) ) # ( \ULA1|Mux29~18_combout\ & ( !\ULA1|Mux29~19_combout\ & ( (\mux_IN_ULA_4_2|Mux2~0_combout\) # 
-- (\mux_IN_ULA_4_1|Mux2~0_combout\) ) ) ) # ( !\ULA1|Mux29~18_combout\ & ( !\ULA1|Mux29~19_combout\ & ( (!\mux_IN_ULA_4_1|Mux2~0_combout\ & !\mux_IN_ULA_4_2|Mux2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000001100111111111100000000001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux2~0_combout\,
	datae => \ULA1|ALT_INV_Mux29~18_combout\,
	dataf => \ULA1|ALT_INV_Mux29~19_combout\,
	combout => \ULA1|Mux2~6_combout\);

-- Location: MLABCELL_X82_Y36_N51
\ULA1|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux2~4_combout\ = ( \rtl~215_combout\ & ( \rtl~201_combout\ & ( (!\ULA1|Mux3~22_combout\ & ((!\ULA1|Mux3~21_combout\) # ((\rtl~223_combout\)))) # (\ULA1|Mux3~22_combout\ & (((\rtl~231_combout\)) # (\ULA1|Mux3~21_combout\))) ) ) ) # ( 
-- !\rtl~215_combout\ & ( \rtl~201_combout\ & ( (!\ULA1|Mux3~22_combout\ & ((!\ULA1|Mux3~21_combout\) # ((\rtl~223_combout\)))) # (\ULA1|Mux3~22_combout\ & (!\ULA1|Mux3~21_combout\ & (\rtl~231_combout\))) ) ) ) # ( \rtl~215_combout\ & ( !\rtl~201_combout\ & 
-- ( (!\ULA1|Mux3~22_combout\ & (\ULA1|Mux3~21_combout\ & ((\rtl~223_combout\)))) # (\ULA1|Mux3~22_combout\ & (((\rtl~231_combout\)) # (\ULA1|Mux3~21_combout\))) ) ) ) # ( !\rtl~215_combout\ & ( !\rtl~201_combout\ & ( (!\ULA1|Mux3~22_combout\ & 
-- (\ULA1|Mux3~21_combout\ & ((\rtl~223_combout\)))) # (\ULA1|Mux3~22_combout\ & (!\ULA1|Mux3~21_combout\ & (\rtl~231_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux3~22_combout\,
	datab => \ULA1|ALT_INV_Mux3~21_combout\,
	datac => \ALT_INV_rtl~231_combout\,
	datad => \ALT_INV_rtl~223_combout\,
	datae => \ALT_INV_rtl~215_combout\,
	dataf => \ALT_INV_rtl~201_combout\,
	combout => \ULA1|Mux2~4_combout\);

-- Location: LABCELL_X77_Y33_N24
\ULA1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux2~0_combout\ = ( \mux_IN_ULA_4_1|Mux3~0_combout\ & ( (!\ULA1|Mux3~8_combout\ & (((\mux_IN_ULA_4_1|Mux4~0_combout\)))) # (\ULA1|Mux3~8_combout\ & ((!\ULA1|Mux3~9_combout\) # ((\mux_IN_ULA_4_1|Mux5~0_combout\)))) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux3~0_combout\ & ( (!\ULA1|Mux3~8_combout\ & (((\mux_IN_ULA_4_1|Mux4~0_combout\)))) # (\ULA1|Mux3~8_combout\ & (\ULA1|Mux3~9_combout\ & (\mux_IN_ULA_4_1|Mux5~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux3~9_combout\,
	datab => \ULA1|ALT_INV_Mux3~8_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	combout => \ULA1|Mux2~0_combout\);

-- Location: LABCELL_X74_Y34_N15
\ULA1|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux2~3_combout\ = ( \ULA1|Mux3~18_combout\ & ( \ULA1|Mux3~19_combout\ & ( \ULA1|ShiftRight2~6_combout\ ) ) ) # ( \ULA1|Mux3~18_combout\ & ( !\ULA1|Mux3~19_combout\ & ( (\ULA1|sig_output~2_combout\ & \rtl~244_combout\) ) ) ) # ( 
-- !\ULA1|Mux3~18_combout\ & ( !\ULA1|Mux3~19_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000101010100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_sig_output~2_combout\,
	datab => \ULA1|ALT_INV_ShiftRight2~6_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \ALT_INV_rtl~244_combout\,
	datae => \ULA1|ALT_INV_Mux3~18_combout\,
	dataf => \ULA1|ALT_INV_Mux3~19_combout\,
	combout => \ULA1|Mux2~3_combout\);

-- Location: LABCELL_X81_Y34_N48
\ULA1|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux2~1_combout\ = ( \ULA1|Mux29~7_combout\ & ( \ULA1|Mux29~6_combout\ & ( \rtl~216_combout\ ) ) ) # ( !\ULA1|Mux29~7_combout\ & ( \ULA1|Mux29~6_combout\ & ( \rtl~224_combout\ ) ) ) # ( \ULA1|Mux29~7_combout\ & ( !\ULA1|Mux29~6_combout\ & ( 
-- \rtl~232_combout\ ) ) ) # ( !\ULA1|Mux29~7_combout\ & ( !\ULA1|Mux29~6_combout\ & ( \rtl~199_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~224_combout\,
	datab => \ALT_INV_rtl~216_combout\,
	datac => \ALT_INV_rtl~199_combout\,
	datad => \ALT_INV_rtl~232_combout\,
	datae => \ULA1|ALT_INV_Mux29~7_combout\,
	dataf => \ULA1|ALT_INV_Mux29~6_combout\,
	combout => \ULA1|Mux2~1_combout\);

-- Location: LABCELL_X79_Y32_N39
\ULA1|LessThan0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~31_combout\ = ( !\mux_IN_ULA_4_2|Mux2~0_combout\ & ( \mux_IN_ULA_4_1|Mux2~0_combout\ ) ) # ( \mux_IN_ULA_4_2|Mux2~0_combout\ & ( !\mux_IN_ULA_4_1|Mux2~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux2~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	combout => \ULA1|LessThan0~31_combout\);

-- Location: LABCELL_X81_Y34_N12
\ULA1|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux2~2_combout\ = ( \ULA1|ShiftLeft0~0_combout\ & ( \ULA1|Mux3~15_combout\ & ( (\ULA1|ShiftRight1~0_combout\ & !\ULA1|Mux3~14_combout\) ) ) ) # ( \ULA1|ShiftLeft0~0_combout\ & ( !\ULA1|Mux3~15_combout\ & ( (!\ULA1|Mux3~14_combout\ & 
-- ((\ULA1|LessThan0~31_combout\))) # (\ULA1|Mux3~14_combout\ & (\ULA1|Mux2~1_combout\)) ) ) ) # ( !\ULA1|ShiftLeft0~0_combout\ & ( !\ULA1|Mux3~15_combout\ & ( (!\ULA1|Mux3~14_combout\ & ((\ULA1|LessThan0~31_combout\))) # (\ULA1|Mux3~14_combout\ & 
-- (\ULA1|Mux2~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux2~1_combout\,
	datab => \ULA1|ALT_INV_ShiftRight1~0_combout\,
	datac => \ULA1|ALT_INV_LessThan0~31_combout\,
	datad => \ULA1|ALT_INV_Mux3~14_combout\,
	datae => \ULA1|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \ULA1|ALT_INV_Mux3~15_combout\,
	combout => \ULA1|Mux2~2_combout\);

-- Location: LABCELL_X81_Y34_N36
\ULA1|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux2~5_combout\ = ( \ULA1|Mux2~3_combout\ & ( \ULA1|Mux2~2_combout\ & ( (!\ULA1|Mux3~24_combout\ & (((\ULA1|Mux3~25_combout\) # (\ULA1|Mux2~0_combout\)))) # (\ULA1|Mux3~24_combout\ & (((!\ULA1|Mux3~25_combout\)) # (\ULA1|Mux2~4_combout\))) ) ) ) # ( 
-- !\ULA1|Mux2~3_combout\ & ( \ULA1|Mux2~2_combout\ & ( (!\ULA1|Mux3~24_combout\ & (((\ULA1|Mux2~0_combout\ & !\ULA1|Mux3~25_combout\)))) # (\ULA1|Mux3~24_combout\ & (((!\ULA1|Mux3~25_combout\)) # (\ULA1|Mux2~4_combout\))) ) ) ) # ( \ULA1|Mux2~3_combout\ & ( 
-- !\ULA1|Mux2~2_combout\ & ( (!\ULA1|Mux3~24_combout\ & (((\ULA1|Mux3~25_combout\) # (\ULA1|Mux2~0_combout\)))) # (\ULA1|Mux3~24_combout\ & (\ULA1|Mux2~4_combout\ & ((\ULA1|Mux3~25_combout\)))) ) ) ) # ( !\ULA1|Mux2~3_combout\ & ( !\ULA1|Mux2~2_combout\ & ( 
-- (!\ULA1|Mux3~24_combout\ & (((\ULA1|Mux2~0_combout\ & !\ULA1|Mux3~25_combout\)))) # (\ULA1|Mux3~24_combout\ & (\ULA1|Mux2~4_combout\ & ((\ULA1|Mux3~25_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux2~4_combout\,
	datab => \ULA1|ALT_INV_Mux2~0_combout\,
	datac => \ULA1|ALT_INV_Mux3~24_combout\,
	datad => \ULA1|ALT_INV_Mux3~25_combout\,
	datae => \ULA1|ALT_INV_Mux2~3_combout\,
	dataf => \ULA1|ALT_INV_Mux2~2_combout\,
	combout => \ULA1|Mux2~5_combout\);

-- Location: LABCELL_X81_Y34_N21
\ULA1|Mux2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux2~8_combout\ = ( \ULA1|Mux2~5_combout\ & ( \ULA1|Mux3~12_combout\ & ( \ULA1|Mux2~7_combout\ ) ) ) # ( !\ULA1|Mux2~5_combout\ & ( \ULA1|Mux3~12_combout\ & ( \ULA1|Mux2~7_combout\ ) ) ) # ( \ULA1|Mux2~5_combout\ & ( !\ULA1|Mux3~12_combout\ & ( 
-- ((\ULA1|Mux29~22_combout\ & ((!\ULA1|Mux29~3_combout\) # (\ULA1|Mux2~6_combout\)))) # (\ULA1|Mux2~7_combout\) ) ) ) # ( !\ULA1|Mux2~5_combout\ & ( !\ULA1|Mux3~12_combout\ & ( ((\ULA1|Mux29~3_combout\ & (\ULA1|Mux29~22_combout\ & \ULA1|Mux2~6_combout\))) # 
-- (\ULA1|Mux2~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011111001011110011111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~3_combout\,
	datab => \ULA1|ALT_INV_Mux29~22_combout\,
	datac => \ULA1|ALT_INV_Mux2~7_combout\,
	datad => \ULA1|ALT_INV_Mux2~6_combout\,
	datae => \ULA1|ALT_INV_Mux2~5_combout\,
	dataf => \ULA1|ALT_INV_Mux3~12_combout\,
	combout => \ULA1|Mux2~8_combout\);

-- Location: FF_X81_Y34_N35
\PIPE3|Temp[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux2~8_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(66));

-- Location: FF_X72_Y34_N44
\PIPE4|Temp[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(66),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(34));

-- Location: FF_X72_Y34_N47
\PIPE4|Temp[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(29),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(66));

-- Location: MLABCELL_X72_Y34_N39
\muxEscReg2|X[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[29]~29_combout\ = ( \PIPE4|Temp\(66) & ( \PIPE4|Temp[70]~DUPLICATE_q\ ) ) # ( \PIPE4|Temp\(66) & ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(34) ) ) ) # ( !\PIPE4|Temp\(66) & ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(34) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE4|ALT_INV_Temp\(34),
	datae => \PIPE4|ALT_INV_Temp\(66),
	dataf => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	combout => \muxEscReg2|X[29]~29_combout\);

-- Location: LABCELL_X73_Y34_N42
\mux_IN_ULA_4_2|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux2~0_combout\ = ( \PIPE3|Temp\(66) & ( \PIPE2|Temp\(71) & ( (!\PIPEAUX|Temp\(0)) # ((!\PIPEAUX|Temp\(1) & ((\muxEscReg2|X[29]~29_combout\))) # (\PIPEAUX|Temp\(1) & (\PIPE2|Temp\(15)))) ) ) ) # ( !\PIPE3|Temp\(66) & ( \PIPE2|Temp\(71) & ( 
-- (!\PIPEAUX|Temp\(0) & (((!\PIPEAUX|Temp\(1))))) # (\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & ((\muxEscReg2|X[29]~29_combout\))) # (\PIPEAUX|Temp\(1) & (\PIPE2|Temp\(15))))) ) ) ) # ( \PIPE3|Temp\(66) & ( !\PIPE2|Temp\(71) & ( (!\PIPEAUX|Temp\(0) & 
-- (((\PIPEAUX|Temp\(1))))) # (\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & ((\muxEscReg2|X[29]~29_combout\))) # (\PIPEAUX|Temp\(1) & (\PIPE2|Temp\(15))))) ) ) ) # ( !\PIPE3|Temp\(66) & ( !\PIPE2|Temp\(71) & ( (\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & 
-- ((\muxEscReg2|X[29]~29_combout\))) # (\PIPEAUX|Temp\(1) & (\PIPE2|Temp\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(15),
	datab => \PIPEAUX|ALT_INV_Temp\(0),
	datac => \muxEscReg2|ALT_INV_X[29]~29_combout\,
	datad => \PIPEAUX|ALT_INV_Temp\(1),
	datae => \PIPE3|ALT_INV_Temp\(66),
	dataf => \PIPE2|ALT_INV_Temp\(71),
	combout => \mux_IN_ULA_4_2|Mux2~0_combout\);

-- Location: LABCELL_X74_Y35_N42
\ULA1|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~5_combout\ = ( \ULA1|Mux3~3_combout\ & ( (!\mux_IN_ULA_4_2|Mux2~0_combout\ & !\mux_IN_ULA_4_2|Mux1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux2~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux1~0_combout\,
	dataf => \ULA1|ALT_INV_Mux3~3_combout\,
	combout => \ULA1|Mux3~5_combout\);

-- Location: LABCELL_X80_Y34_N27
\ULA1|Mux29~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~12_combout\ = ( \ULA1|Mux3~5_combout\ & ( (\ULA1|Mux29~11_combout\ & ((!\mux_IN_ULA_4_2|Mux0~0_combout\) # (\ULA1|Mux29~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100110000000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux29~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_Mux29~11_combout\,
	dataf => \ULA1|ALT_INV_Mux3~5_combout\,
	combout => \ULA1|Mux29~12_combout\);

-- Location: LABCELL_X77_Y33_N9
\ULA1|Mux29~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~13_combout\ = ( \ULA1|Mux29~0_combout\ & ( \operaULA|Mux2~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \operaULA|ALT_INV_Mux2~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~0_combout\,
	combout => \ULA1|Mux29~13_combout\);

-- Location: LABCELL_X77_Y33_N48
\ULA1|Mux29~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~14_combout\ = ( \ULA1|Mux29~13_combout\ & ( (\ULA1|Add2~113_sumout\ & !\ULA1|Add2~121_sumout\) ) ) # ( !\ULA1|Mux29~13_combout\ & ( (\mux_IN_ULA_4_2|Mux30~0_combout\ & !\mux_IN_ULA_4_2|Mux29~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \ULA1|ALT_INV_Add2~113_sumout\,
	datac => \ULA1|ALT_INV_Add2~121_sumout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~13_combout\,
	combout => \ULA1|Mux29~14_combout\);

-- Location: LABCELL_X80_Y34_N0
\ULA1|Mux29~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~16_combout\ = ( \ULA1|Mux29~15_combout\ & ( \ULA1|sig_output~4_combout\ & ( (\ULA1|Mux29~14_combout\ & (((\ULA1|Mux14~0_combout\ & \ULA1|Mux29~0_combout\)) # (\ULA1|Mux29~12_combout\))) ) ) ) # ( !\ULA1|Mux29~15_combout\ & ( 
-- \ULA1|sig_output~4_combout\ & ( ((\ULA1|Mux14~0_combout\ & \ULA1|Mux29~0_combout\)) # (\ULA1|Mux29~12_combout\) ) ) ) # ( \ULA1|Mux29~15_combout\ & ( !\ULA1|sig_output~4_combout\ & ( (\ULA1|Mux29~12_combout\ & \ULA1|Mux29~14_combout\) ) ) ) # ( 
-- !\ULA1|Mux29~15_combout\ & ( !\ULA1|sig_output~4_combout\ & ( \ULA1|Mux29~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000111100011111000111110000000000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~0_combout\,
	datab => \ULA1|ALT_INV_Mux29~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~12_combout\,
	datad => \ULA1|ALT_INV_Mux29~14_combout\,
	datae => \ULA1|ALT_INV_Mux29~15_combout\,
	dataf => \ULA1|ALT_INV_sig_output~4_combout\,
	combout => \ULA1|Mux29~16_combout\);

-- Location: LABCELL_X80_Y34_N24
\ULA1|Mux29~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~17_combout\ = ( \ULA1|sig_output~4_combout\ & ( (\ULA1|Mux29~15_combout\ & (((\ULA1|Mux14~0_combout\ & \ULA1|Mux29~0_combout\)) # (\ULA1|Mux29~12_combout\))) ) ) # ( !\ULA1|sig_output~4_combout\ & ( (\ULA1|Mux29~12_combout\ & 
-- \ULA1|Mux29~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000111110000000000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~0_combout\,
	datab => \ULA1|ALT_INV_Mux29~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~12_combout\,
	datad => \ULA1|ALT_INV_Mux29~15_combout\,
	dataf => \ULA1|ALT_INV_sig_output~4_combout\,
	combout => \ULA1|Mux29~17_combout\);

-- Location: LABCELL_X85_Y35_N30
\rtl~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~18_combout\ = ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux25~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\) # (\mux_IN_ULA_4_1|Mux23~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux25~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux26~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux24~0_combout\))) ) ) ) # ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux25~0_combout\ & ( 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & \mux_IN_ULA_4_1|Mux23~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux25~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux26~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux24~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000000011001101000111010001111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	combout => \rtl~18_combout\);

-- Location: MLABCELL_X84_Y35_N12
\rtl~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~19_combout\ = ( \mux_IN_ULA_4_1|Mux20~0_combout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\) # ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux21~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux19~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux20~0_combout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\) # ((\mux_IN_ULA_4_1|Mux21~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux19~0_combout\))) ) ) ) # ( \mux_IN_ULA_4_1|Mux20~0_combout\ & ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux21~0_combout\)))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & ((!\mux_IN_ULA_4_2|Mux31~0_combout\) # ((\mux_IN_ULA_4_1|Mux19~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux20~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux21~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux19~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	combout => \rtl~19_combout\);

-- Location: MLABCELL_X84_Y35_N45
\ULA1|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux30~0_combout\ = ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( \rtl~20_combout\ & ( (\mux_IN_ULA_4_2|Mux29~0_combout\) # (\rtl~19_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( \rtl~20_combout\ & ( \rtl~18_combout\ ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux28~0_combout\ & ( !\rtl~20_combout\ & ( (\rtl~19_combout\ & !\mux_IN_ULA_4_2|Mux29~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( !\rtl~20_combout\ & ( \rtl~18_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000000001010101010101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~18_combout\,
	datac => \ALT_INV_rtl~19_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	dataf => \ALT_INV_rtl~20_combout\,
	combout => \ULA1|Mux30~0_combout\);

-- Location: MLABCELL_X78_Y35_N54
\ULA1|Mux29~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~9_combout\ = ( !\ULA1|Mux29~8_combout\ & ( (!\ULA1|Mux29~0_combout\) # ((\operaULA|Mux2~0_combout\ & \ULA1|Mux29~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001111110011001100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux29~0_combout\,
	datac => \operaULA|ALT_INV_Mux2~0_combout\,
	datad => \ULA1|ALT_INV_Mux29~1_combout\,
	dataf => \ULA1|ALT_INV_Mux29~8_combout\,
	combout => \ULA1|Mux29~9_combout\);

-- Location: LABCELL_X80_Y35_N15
\ULA1|Mux29~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~10_combout\ = ( !\ULA1|Mux29~8_combout\ & ( \ULA1|Mux29~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux29~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~8_combout\,
	combout => \ULA1|Mux29~10_combout\);

-- Location: MLABCELL_X78_Y35_N12
\ULA1|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux30~1_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( (!\ULA1|Mux29~4_combout\ & (((!\mux_IN_ULA_4_1|Mux30~0_combout\)))) # (\ULA1|Mux29~4_combout\ & (\rtl~243_combout\ & ((\ULA1|sig_output~2_combout\)))) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( (!\ULA1|Mux29~4_combout\ & (((\mux_IN_ULA_4_1|Mux30~0_combout\)))) # (\ULA1|Mux29~4_combout\ & (\rtl~243_combout\ & ((\ULA1|sig_output~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110101001100000011010111000000110001011100000011000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~243_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~4_combout\,
	datad => \ULA1|ALT_INV_sig_output~2_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	combout => \ULA1|Mux30~1_combout\);

-- Location: MLABCELL_X78_Y35_N0
\ULA1|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux30~2_combout\ = ( \ULA1|Mux30~1_combout\ & ( (((\ULA1|Mux3~6_combout\ & \ULA1|ShiftRight1~1_combout\)) # (\ULA1|sig_output~3_combout\)) # (\ULA1|Mux14~0_combout\) ) ) # ( !\ULA1|Mux30~1_combout\ & ( (\ULA1|Mux3~6_combout\ & 
-- (\ULA1|ShiftRight1~1_combout\ & (!\ULA1|Mux14~0_combout\ & !\ULA1|sig_output~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000011111111111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux3~6_combout\,
	datab => \ULA1|ALT_INV_ShiftRight1~1_combout\,
	datac => \ULA1|ALT_INV_Mux14~0_combout\,
	datad => \ULA1|ALT_INV_sig_output~3_combout\,
	dataf => \ULA1|ALT_INV_Mux30~1_combout\,
	combout => \ULA1|Mux30~2_combout\);

-- Location: LABCELL_X80_Y35_N30
\rtl~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~35_combout\ = ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\ULA1|Add2~113_sumout\ & (\mux_IN_ULA_4_1|Mux25~0_combout\)) # (\ULA1|Add2~113_sumout\ & ((\mux_IN_ULA_4_1|Mux23~0_combout\))) ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( 
-- \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (\ULA1|Add2~113_sumout\) # (\mux_IN_ULA_4_1|Mux26~0_combout\) ) ) ) # ( \ULA1|Add2~117_sumout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\ULA1|Add2~113_sumout\ & (\mux_IN_ULA_4_1|Mux25~0_combout\)) # 
-- (\ULA1|Add2~113_sumout\ & ((\mux_IN_ULA_4_1|Mux23~0_combout\))) ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( (\mux_IN_ULA_4_1|Mux26~0_combout\ & !\ULA1|Add2~113_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datac => \ULA1|ALT_INV_Add2~113_sumout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datae => \ULA1|ALT_INV_Add2~117_sumout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	combout => \rtl~35_combout\);

-- Location: LABCELL_X77_Y33_N36
\rtl~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~34_combout\ = ( \ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux19~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux20~0_combout\ ) ) ) # ( \ULA1|Add2~117_sumout\ & ( 
-- !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux21~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datae => \ULA1|ALT_INV_Add2~117_sumout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~34_combout\);

-- Location: MLABCELL_X78_Y35_N42
\ULA1|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux30~3_combout\ = ( \ULA1|Mux29~7_combout\ & ( \rtl~33_combout\ & ( (!\ULA1|Mux29~6_combout\ & (\rtl~35_combout\)) # (\ULA1|Mux29~6_combout\ & ((\rtl~36_combout\))) ) ) ) # ( !\ULA1|Mux29~7_combout\ & ( \rtl~33_combout\ & ( 
-- (!\ULA1|Mux29~6_combout\) # (\rtl~34_combout\) ) ) ) # ( \ULA1|Mux29~7_combout\ & ( !\rtl~33_combout\ & ( (!\ULA1|Mux29~6_combout\ & (\rtl~35_combout\)) # (\ULA1|Mux29~6_combout\ & ((\rtl~36_combout\))) ) ) ) # ( !\ULA1|Mux29~7_combout\ & ( 
-- !\rtl~33_combout\ & ( (\ULA1|Mux29~6_combout\ & \rtl~34_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~35_combout\,
	datab => \ULA1|ALT_INV_Mux29~6_combout\,
	datac => \ALT_INV_rtl~36_combout\,
	datad => \ALT_INV_rtl~34_combout\,
	datae => \ULA1|ALT_INV_Mux29~7_combout\,
	dataf => \ALT_INV_rtl~33_combout\,
	combout => \ULA1|Mux30~3_combout\);

-- Location: MLABCELL_X78_Y35_N24
\ULA1|Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux30~4_combout\ = ( \ULA1|Mux30~3_combout\ & ( \ULA1|Mux29~5_combout\ & ( ((!\ULA1|Mux3~5_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) # (\ULA1|Mux3~5_combout\ & (\ULA1|Mux14~1_combout\))) # (\ULA1|Mux14~0_combout\) ) ) ) # ( 
-- !\ULA1|Mux30~3_combout\ & ( \ULA1|Mux29~5_combout\ & ( (!\ULA1|Mux14~0_combout\ & ((!\ULA1|Mux3~5_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) # (\ULA1|Mux3~5_combout\ & (\ULA1|Mux14~1_combout\)))) ) ) ) # ( \ULA1|Mux30~3_combout\ & ( 
-- !\ULA1|Mux29~5_combout\ & ( (!\ULA1|Mux14~0_combout\ & ((!\ULA1|Mux3~5_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) # (\ULA1|Mux3~5_combout\ & (\ULA1|Mux14~1_combout\)))) ) ) ) # ( !\ULA1|Mux30~3_combout\ & ( !\ULA1|Mux29~5_combout\ & ( 
-- (!\ULA1|Mux14~0_combout\ & ((!\ULA1|Mux3~5_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) # (\ULA1|Mux3~5_combout\ & (\ULA1|Mux14~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000000010100010100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~0_combout\,
	datab => \ULA1|ALT_INV_Mux3~5_combout\,
	datac => \ULA1|ALT_INV_Mux14~1_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datae => \ULA1|ALT_INV_Mux30~3_combout\,
	dataf => \ULA1|ALT_INV_Mux29~5_combout\,
	combout => \ULA1|Mux30~4_combout\);

-- Location: MLABCELL_X78_Y35_N30
\ULA1|Mux30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux30~5_combout\ = ( \ULA1|Mux30~2_combout\ & ( \ULA1|Mux30~4_combout\ & ( (!\ULA1|Mux29~9_combout\ & (((\ULA1|Mux29~10_combout\)) # (\ULA1|Mux30~0_combout\))) # (\ULA1|Mux29~9_combout\ & (((!\ULA1|Mux29~10_combout\) # 
-- (\ULA1|ShiftLeft0~1_combout\)))) ) ) ) # ( !\ULA1|Mux30~2_combout\ & ( \ULA1|Mux30~4_combout\ & ( (!\ULA1|Mux29~9_combout\ & (((\ULA1|Mux29~10_combout\)) # (\ULA1|Mux30~0_combout\))) # (\ULA1|Mux29~9_combout\ & (((\ULA1|ShiftLeft0~1_combout\ & 
-- \ULA1|Mux29~10_combout\)))) ) ) ) # ( \ULA1|Mux30~2_combout\ & ( !\ULA1|Mux30~4_combout\ & ( (!\ULA1|Mux29~9_combout\ & (\ULA1|Mux30~0_combout\ & ((!\ULA1|Mux29~10_combout\)))) # (\ULA1|Mux29~9_combout\ & (((!\ULA1|Mux29~10_combout\) # 
-- (\ULA1|ShiftLeft0~1_combout\)))) ) ) ) # ( !\ULA1|Mux30~2_combout\ & ( !\ULA1|Mux30~4_combout\ & ( (!\ULA1|Mux29~9_combout\ & (\ULA1|Mux30~0_combout\ & ((!\ULA1|Mux29~10_combout\)))) # (\ULA1|Mux29~9_combout\ & (((\ULA1|ShiftLeft0~1_combout\ & 
-- \ULA1|Mux29~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux30~0_combout\,
	datab => \ULA1|ALT_INV_ShiftLeft0~1_combout\,
	datac => \ULA1|ALT_INV_Mux29~9_combout\,
	datad => \ULA1|ALT_INV_Mux29~10_combout\,
	datae => \ULA1|ALT_INV_Mux30~2_combout\,
	dataf => \ULA1|ALT_INV_Mux30~4_combout\,
	combout => \ULA1|Mux30~5_combout\);

-- Location: LABCELL_X79_Y35_N18
\ULA1|Mux30~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux30~6_combout\ = ( \ULA1|Mux29~17_combout\ & ( \ULA1|Mux30~5_combout\ & ( (!\ULA1|Mux29~16_combout\ & ((\mux_IN_ULA_4_1|Mux29~0_combout\))) # (\ULA1|Mux29~16_combout\ & (\mux_IN_ULA_4_1|Mux27~0_combout\)) ) ) ) # ( !\ULA1|Mux29~17_combout\ & ( 
-- \ULA1|Mux30~5_combout\ & ( (!\ULA1|Mux29~16_combout\) # (\mux_IN_ULA_4_1|Mux28~0_combout\) ) ) ) # ( \ULA1|Mux29~17_combout\ & ( !\ULA1|Mux30~5_combout\ & ( (!\ULA1|Mux29~16_combout\ & ((\mux_IN_ULA_4_1|Mux29~0_combout\))) # (\ULA1|Mux29~16_combout\ & 
-- (\mux_IN_ULA_4_1|Mux27~0_combout\)) ) ) ) # ( !\ULA1|Mux29~17_combout\ & ( !\ULA1|Mux30~5_combout\ & ( (\mux_IN_ULA_4_1|Mux28~0_combout\ & \ULA1|Mux29~16_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datad => \ULA1|ALT_INV_Mux29~16_combout\,
	datae => \ULA1|ALT_INV_Mux29~17_combout\,
	dataf => \ULA1|ALT_INV_Mux30~5_combout\,
	combout => \ULA1|Mux30~6_combout\);

-- Location: LABCELL_X79_Y35_N33
\ULA1|Mux30~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux30~10_combout\ = ( \ULA1|Mux30~6_combout\ & ( ((\ULA1|Mux30~8_combout\ & ((!\ULA1|Mux29~3_combout\) # (\ULA1|Mux30~7_combout\)))) # (\ULA1|Mux30~9_combout\) ) ) # ( !\ULA1|Mux30~6_combout\ & ( ((\ULA1|Mux29~3_combout\ & (\ULA1|Mux30~7_combout\ & 
-- \ULA1|Mux30~8_combout\))) # (\ULA1|Mux30~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011111000011110001111100001111101111110000111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~3_combout\,
	datab => \ULA1|ALT_INV_Mux30~7_combout\,
	datac => \ULA1|ALT_INV_Mux30~9_combout\,
	datad => \ULA1|ALT_INV_Mux30~8_combout\,
	dataf => \ULA1|ALT_INV_Mux30~6_combout\,
	combout => \ULA1|Mux30~10_combout\);

-- Location: FF_X79_Y35_N29
\PIPE3|Temp[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux30~10_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(38));

-- Location: LABCELL_X79_Y35_N12
\mux_IN_ULA_4_2|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux30~0_combout\ = ( \muxEscReg2|X[1]~1_combout\ & ( (!\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & ((\PIPE2|Temp\(43)))) # (\PIPEAUX|Temp\(1) & (\PIPE3|Temp\(38))))) # (\PIPEAUX|Temp\(0) & (((!\PIPEAUX|Temp\(1))))) ) ) # ( 
-- !\muxEscReg2|X[1]~1_combout\ & ( (!\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & ((\PIPE2|Temp\(43)))) # (\PIPEAUX|Temp\(1) & (\PIPE3|Temp\(38))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000100010000111111010001000011111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(38),
	datab => \PIPEAUX|ALT_INV_Temp\(0),
	datac => \PIPE2|ALT_INV_Temp\(43),
	datad => \PIPEAUX|ALT_INV_Temp\(1),
	dataf => \muxEscReg2|ALT_INV_X[1]~1_combout\,
	combout => \mux_IN_ULA_4_2|Mux30~0_combout\);

-- Location: LABCELL_X75_Y34_N48
\rtl~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~77_combout\ = ( \mux_IN_ULA_4_1|Mux20~0_combout\ & ( \ULA1|Add2~117_sumout\ & ( (!\ULA1|Add2~113_sumout\ & ((\mux_IN_ULA_4_1|Mux19~0_combout\))) # (\ULA1|Add2~113_sumout\ & (\mux_IN_ULA_4_1|Mux17~0_combout\)) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux20~0_combout\ & ( \ULA1|Add2~117_sumout\ & ( (!\ULA1|Add2~113_sumout\ & ((\mux_IN_ULA_4_1|Mux19~0_combout\))) # (\ULA1|Add2~113_sumout\ & (\mux_IN_ULA_4_1|Mux17~0_combout\)) ) ) ) # ( \mux_IN_ULA_4_1|Mux20~0_combout\ & ( 
-- !\ULA1|Add2~117_sumout\ & ( (!\ULA1|Add2~113_sumout\) # (\mux_IN_ULA_4_1|Mux18~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux20~0_combout\ & ( !\ULA1|Add2~117_sumout\ & ( (\ULA1|Add2~113_sumout\ & \mux_IN_ULA_4_1|Mux18~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datac => \ULA1|ALT_INV_Add2~113_sumout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~77_combout\);

-- Location: LABCELL_X75_Y33_N42
\rtl~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~182_combout\ = ( \rtl~79_combout\ & ( \rtl~75_combout\ & ( ((!\ULA1|Add2~121_sumout\ & ((\rtl~77_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~73_combout\))) # (\ULA1|Add2~125_sumout\) ) ) ) # ( !\rtl~79_combout\ & ( \rtl~75_combout\ & ( 
-- (!\ULA1|Add2~125_sumout\ & ((!\ULA1|Add2~121_sumout\ & ((\rtl~77_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~73_combout\)))) # (\ULA1|Add2~125_sumout\ & (((\ULA1|Add2~121_sumout\)))) ) ) ) # ( \rtl~79_combout\ & ( !\rtl~75_combout\ & ( 
-- (!\ULA1|Add2~125_sumout\ & ((!\ULA1|Add2~121_sumout\ & ((\rtl~77_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~73_combout\)))) # (\ULA1|Add2~125_sumout\ & (((!\ULA1|Add2~121_sumout\)))) ) ) ) # ( !\rtl~79_combout\ & ( !\rtl~75_combout\ & ( 
-- (!\ULA1|Add2~125_sumout\ & ((!\ULA1|Add2~121_sumout\ & ((\rtl~77_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~73_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~73_combout\,
	datab => \ALT_INV_rtl~77_combout\,
	datac => \ULA1|ALT_INV_Add2~125_sumout\,
	datad => \ULA1|ALT_INV_Add2~121_sumout\,
	datae => \ALT_INV_rtl~79_combout\,
	dataf => \ALT_INV_rtl~75_combout\,
	combout => \rtl~182_combout\);

-- Location: LABCELL_X75_Y33_N51
\ULA1|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux20~0_combout\ = ( \rtl~276_combout\ & ( \rtl~182_combout\ & ( (\ULA1|Mux29~0_combout\ & ((\rtl~275_combout\) # (\mux_IN_ULA_4_2|Mux0~0_combout\))) ) ) ) # ( !\rtl~276_combout\ & ( \rtl~182_combout\ & ( (\ULA1|Mux29~0_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux0~0_combout\ & ((\rtl~275_combout\))) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (!\ULA1|Add2~129_sumout\)))) ) ) ) # ( \rtl~276_combout\ & ( !\rtl~182_combout\ & ( (\ULA1|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux0~0_combout\ & 
-- ((\rtl~275_combout\))) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (\ULA1|Add2~129_sumout\)))) ) ) ) # ( !\rtl~276_combout\ & ( !\rtl~182_combout\ & ( (\ULA1|Mux29~0_combout\ & (!\mux_IN_ULA_4_2|Mux0~0_combout\ & \rtl~275_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000010100010100010000010101000001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Add2~129_sumout\,
	datad => \ALT_INV_rtl~275_combout\,
	datae => \ALT_INV_rtl~276_combout\,
	dataf => \ALT_INV_rtl~182_combout\,
	combout => \ULA1|Mux20~0_combout\);

-- Location: MLABCELL_X72_Y35_N54
\ULA1|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~5_combout\ = ( \PIPE2|Temp\(85) & ( \muxEscReg2|X[11]~11_combout\ & ( !\mux_IN_ULA_4_2|Mux20~0_combout\ $ (((\PIPEAUX|Temp\(3) & ((!\PIPE3|Temp\(48)) # (\PIPEAUX|Temp\(2)))))) ) ) ) # ( !\PIPE2|Temp\(85) & ( \muxEscReg2|X[11]~11_combout\ & 
-- ( !\mux_IN_ULA_4_2|Mux20~0_combout\ $ (((!\PIPEAUX|Temp\(2) & ((!\PIPE3|Temp\(48)) # (!\PIPEAUX|Temp\(3)))) # (\PIPEAUX|Temp\(2) & ((\PIPEAUX|Temp\(3)))))) ) ) ) # ( \PIPE2|Temp\(85) & ( !\muxEscReg2|X[11]~11_combout\ & ( !\mux_IN_ULA_4_2|Mux20~0_combout\ 
-- $ ((((!\PIPE3|Temp\(48) & \PIPEAUX|Temp\(3))) # (\PIPEAUX|Temp\(2)))) ) ) ) # ( !\PIPE2|Temp\(85) & ( !\muxEscReg2|X[11]~11_combout\ & ( !\mux_IN_ULA_4_2|Mux20~0_combout\ $ (((!\PIPE3|Temp\(48)) # ((!\PIPEAUX|Temp\(3)) # (\PIPEAUX|Temp\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011111011110001000011101100110100110010111111010000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(48),
	datab => \PIPEAUX|ALT_INV_Temp\(2),
	datac => \PIPEAUX|ALT_INV_Temp\(3),
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux20~0_combout\,
	datae => \PIPE2|ALT_INV_Temp\(85),
	dataf => \muxEscReg2|ALT_INV_X[11]~11_combout\,
	combout => \ULA1|LessThan0~5_combout\);

-- Location: LABCELL_X75_Y35_N21
\ULA1|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux20~1_combout\ = ( \ULA1|sig_output~6_combout\ & ( ((\ULA1|LessThan0~5_combout\ & !\ULA1|Mux29~0_combout\)) # (\ULA1|Mux20~0_combout\) ) ) # ( !\ULA1|sig_output~6_combout\ & ( (\ULA1|LessThan0~5_combout\ & !\ULA1|Mux29~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000111111001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux20~0_combout\,
	datac => \ULA1|ALT_INV_LessThan0~5_combout\,
	datad => \ULA1|ALT_INV_Mux29~0_combout\,
	dataf => \ULA1|ALT_INV_sig_output~6_combout\,
	combout => \ULA1|Mux20~1_combout\);

-- Location: MLABCELL_X82_Y36_N6
\ULA1|Mux20~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux20~7_combout\ = ( \operaULA|Mux5~0_combout\ & ( \ULA1|Add0~53_sumout\ & ( (!\mux_IN_ULA_4_2|Mux20~0_combout\ & ((!\ULA1|Mux29~0_combout\ & (!\ULA1|Mux14~0_combout\)) # (\ULA1|Mux29~0_combout\ & ((\mux_IN_ULA_4_1|Mux20~0_combout\))))) # 
-- (\mux_IN_ULA_4_2|Mux20~0_combout\ & ((!\ULA1|Mux14~0_combout\ $ (\ULA1|Mux29~0_combout\)) # (\mux_IN_ULA_4_1|Mux20~0_combout\))) ) ) ) # ( !\operaULA|Mux5~0_combout\ & ( \ULA1|Add0~53_sumout\ & ( (!\ULA1|Mux14~0_combout\ & (((!\ULA1|Mux29~0_combout\)))) # 
-- (\ULA1|Mux14~0_combout\ & ((!\mux_IN_ULA_4_1|Mux20~0_combout\ & (!\mux_IN_ULA_4_2|Mux20~0_combout\ & \ULA1|Mux29~0_combout\)) # (\mux_IN_ULA_4_1|Mux20~0_combout\ & ((!\ULA1|Mux29~0_combout\))))) ) ) ) # ( \operaULA|Mux5~0_combout\ & ( 
-- !\ULA1|Add0~53_sumout\ & ( (!\mux_IN_ULA_4_1|Mux20~0_combout\ & (\ULA1|Mux14~0_combout\ & (\mux_IN_ULA_4_2|Mux20~0_combout\ & \ULA1|Mux29~0_combout\))) # (\mux_IN_ULA_4_1|Mux20~0_combout\ & (((\ULA1|Mux14~0_combout\ & \mux_IN_ULA_4_2|Mux20~0_combout\)) # 
-- (\ULA1|Mux29~0_combout\))) ) ) ) # ( !\operaULA|Mux5~0_combout\ & ( !\ULA1|Add0~53_sumout\ & ( (\ULA1|Mux14~0_combout\ & ((!\mux_IN_ULA_4_1|Mux20~0_combout\ & (!\mux_IN_ULA_4_2|Mux20~0_combout\ & \ULA1|Mux29~0_combout\)) # 
-- (\mux_IN_ULA_4_1|Mux20~0_combout\ & ((!\ULA1|Mux29~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000000000000010011011110111011010000001010101100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux20~0_combout\,
	datad => \ULA1|ALT_INV_Mux29~0_combout\,
	datae => \operaULA|ALT_INV_Mux5~0_combout\,
	dataf => \ULA1|ALT_INV_Add0~53_sumout\,
	combout => \ULA1|Mux20~7_combout\);

-- Location: MLABCELL_X84_Y35_N3
\ULA1|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux20~3_combout\ = ( \rtl~277_combout\ & ( ((\mux_IN_ULA_4_2|Mux27~0_combout\ & (!\mux_IN_ULA_4_2|Mux28~0_combout\ & !\ULA1|ShiftRight1~11_combout\))) # (\mux_IN_ULA_4_2|Mux0~0_combout\) ) ) # ( !\rtl~277_combout\ & ( 
-- (\mux_IN_ULA_4_2|Mux27~0_combout\ & (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (!\mux_IN_ULA_4_2|Mux0~0_combout\ & !\ULA1|ShiftRight1~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000001001111000011110100111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_ShiftRight1~11_combout\,
	dataf => \ALT_INV_rtl~277_combout\,
	combout => \ULA1|Mux20~3_combout\);

-- Location: MLABCELL_X82_Y33_N24
\ULA1|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux20~2_combout\ = ( \ULA1|Mux3~5_combout\ & ( (\mux_IN_ULA_4_2|Mux27~0_combout\ & ((!\ULA1|ShiftLeft0~0_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)) # (\ULA1|ShiftLeft0~0_combout\ & ((\rtl~71_combout\))))) ) ) # ( !\ULA1|Mux3~5_combout\ & ( 
-- \mux_IN_ULA_4_1|Mux0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100010001000000110001000100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datac => \ALT_INV_rtl~71_combout\,
	datad => \ULA1|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \ULA1|ALT_INV_Mux3~5_combout\,
	combout => \ULA1|Mux20~2_combout\);

-- Location: MLABCELL_X84_Y34_N48
\rtl~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~67_combout\ = ( \mux_IN_ULA_4_1|Mux19~0_combout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux20~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux18~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux19~0_combout\ & ( \mux_IN_ULA_4_1|Mux17~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux20~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux18~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_2|Mux30~0_combout\)) ) ) ) # ( \mux_IN_ULA_4_1|Mux19~0_combout\ & ( !\mux_IN_ULA_4_1|Mux17~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux20~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux18~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_1|Mux19~0_combout\ & ( !\mux_IN_ULA_4_1|Mux17~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux20~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux18~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	combout => \rtl~67_combout\);

-- Location: LABCELL_X83_Y33_N18
\ULA1|Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux20~4_combout\ = ( \rtl~69_combout\ & ( \rtl~67_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\) # ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~68_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~70_combout\)))) ) ) ) # ( !\rtl~69_combout\ & 
-- ( \rtl~67_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((!\mux_IN_ULA_4_2|Mux28~0_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~68_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- ((\rtl~70_combout\))))) ) ) ) # ( \rtl~69_combout\ & ( !\rtl~67_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\mux_IN_ULA_4_2|Mux28~0_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~68_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~70_combout\))))) ) ) ) # ( !\rtl~69_combout\ & ( !\rtl~67_combout\ & ( (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~68_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- ((\rtl~70_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datab => \ALT_INV_rtl~68_combout\,
	datac => \ALT_INV_rtl~70_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datae => \ALT_INV_rtl~69_combout\,
	dataf => \ALT_INV_rtl~67_combout\,
	combout => \ULA1|Mux20~4_combout\);

-- Location: MLABCELL_X82_Y35_N15
\ULA1|Mux20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux20~5_combout\ = ( \ULA1|Mux29~0_combout\ & ( \ULA1|sig_output~3_combout\ & ( (\ULA1|Mux3~5_combout\ & (\ULA1|Mux20~4_combout\ & !\mux_IN_ULA_4_2|Mux27~0_combout\)) ) ) ) # ( !\ULA1|Mux29~0_combout\ & ( \ULA1|sig_output~3_combout\ & ( 
-- (\ULA1|Mux20~4_combout\ & (!\mux_IN_ULA_4_2|Mux0~0_combout\ & !\mux_IN_ULA_4_2|Mux27~0_combout\)) ) ) ) # ( \ULA1|Mux29~0_combout\ & ( !\ULA1|sig_output~3_combout\ & ( (\ULA1|Mux3~5_combout\ & (\ULA1|Mux20~4_combout\ & !\mux_IN_ULA_4_2|Mux27~0_combout\)) 
-- ) ) ) # ( !\ULA1|Mux29~0_combout\ & ( !\ULA1|sig_output~3_combout\ & ( (\ULA1|Mux3~5_combout\ & (\ULA1|Mux20~4_combout\ & (!\mux_IN_ULA_4_2|Mux0~0_combout\ & !\mux_IN_ULA_4_2|Mux27~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100010000000000110000000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux3~5_combout\,
	datab => \ULA1|ALT_INV_Mux20~4_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datae => \ULA1|ALT_INV_Mux29~0_combout\,
	dataf => \ULA1|ALT_INV_sig_output~3_combout\,
	combout => \ULA1|Mux20~5_combout\);

-- Location: LABCELL_X81_Y35_N42
\ULA1|Mux20~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux20~6_combout\ = ( \ULA1|sig_output~7_combout\ & ( ((\ULA1|Mux29~0_combout\ & \ULA1|Mux20~2_combout\)) # (\ULA1|Mux20~5_combout\) ) ) # ( !\ULA1|sig_output~7_combout\ & ( ((!\ULA1|Mux29~0_combout\ & (\ULA1|Mux20~3_combout\)) # 
-- (\ULA1|Mux29~0_combout\ & ((\ULA1|Mux20~2_combout\)))) # (\ULA1|Mux20~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011111111111001001111111111100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~0_combout\,
	datab => \ULA1|ALT_INV_Mux20~3_combout\,
	datac => \ULA1|ALT_INV_Mux20~2_combout\,
	datad => \ULA1|ALT_INV_Mux20~5_combout\,
	dataf => \ULA1|ALT_INV_sig_output~7_combout\,
	combout => \ULA1|Mux20~6_combout\);

-- Location: LABCELL_X81_Y35_N48
\ULA1|Mux20~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux20~8_combout\ = ( !\operaULA|Mux5~0_combout\ & ( (!\operaULA|Mux4~0_combout\ & ((((\ULA1|Mux20~7_combout\))))) # (\operaULA|Mux4~0_combout\ & (!\ULA1|Mux14~0_combout\ & (\mux_IN_ULA_4_1|Mux20~0_combout\))) ) ) # ( \operaULA|Mux5~0_combout\ & ( 
-- (!\operaULA|Mux4~0_combout\ & ((((\ULA1|Mux20~7_combout\))))) # (\operaULA|Mux4~0_combout\ & ((!\ULA1|Mux14~0_combout\ & (((\ULA1|Mux20~6_combout\)))) # (\ULA1|Mux14~0_combout\ & (\ULA1|Mux20~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010010101110000000011010101100000100101011100100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux4~0_combout\,
	datab => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \ULA1|ALT_INV_Mux20~1_combout\,
	datad => \ULA1|ALT_INV_Mux20~7_combout\,
	datae => \operaULA|ALT_INV_Mux5~0_combout\,
	dataf => \ULA1|ALT_INV_Mux20~6_combout\,
	datag => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	combout => \ULA1|Mux20~8_combout\);

-- Location: FF_X81_Y35_N17
\PIPE3|Temp[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux20~8_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(48));

-- Location: FF_X78_Y37_N59
\PIPE4|Temp[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(4),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(41));

-- Location: MLABCELL_X78_Y37_N15
\muxEscReg2|X[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[4]~4_combout\ = ( \PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(41) ) ) # ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE4|ALT_INV_Temp\(9),
	datad => \PIPE4|ALT_INV_Temp\(41),
	dataf => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	combout => \muxEscReg2|X[4]~4_combout\);

-- Location: FF_X77_Y35_N20
\registradores|G2:3:regb|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[4]~4_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(4));

-- Location: LABCELL_X75_Y37_N3
\PIPE2|Temp[78]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[78]~feeder_combout\ = ( \registradores|G2:3:regb|Temp\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(4),
	combout => \PIPE2|Temp[78]~feeder_combout\);

-- Location: FF_X75_Y37_N4
\PIPE2|Temp[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[78]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(4),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(78));

-- Location: MLABCELL_X78_Y37_N30
\mux_IN_ULA_4_1|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux27~0_combout\ = ( \muxEscReg2|X[4]~4_combout\ & ( (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & (\PIPE2|Temp\(78))) # (\PIPEAUX|Temp\(3) & ((\PIPE3|Temp\(41)))))) # (\PIPEAUX|Temp\(2) & (!\PIPEAUX|Temp\(3))) ) ) # ( 
-- !\muxEscReg2|X[4]~4_combout\ & ( (!\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3) & (\PIPE2|Temp\(78))) # (\PIPEAUX|Temp\(3) & ((\PIPE3|Temp\(41)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(2),
	datab => \PIPEAUX|ALT_INV_Temp\(3),
	datac => \PIPE2|ALT_INV_Temp\(78),
	datad => \PIPE3|ALT_INV_Temp\(41),
	dataf => \muxEscReg2|ALT_INV_X[4]~4_combout\,
	combout => \mux_IN_ULA_4_1|Mux27~0_combout\);

-- Location: LABCELL_X83_Y36_N9
\ULA1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~17_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux29~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux29~0_combout\ ) 
-- + ( \ULA1|Add0~14\ ))
-- \ULA1|Add0~18\ = CARRY(( !\mux_IN_ULA_4_2|Mux29~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux29~0_combout\ ) + ( 
-- \ULA1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010110101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datad => \operaULA|ALT_INV_Mux1~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	cin => \ULA1|Add0~14\,
	sumout => \ULA1|Add0~17_sumout\,
	cout => \ULA1|Add0~18\);

-- Location: LABCELL_X83_Y36_N12
\ULA1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~21_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux28~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux28~0_combout\ ) 
-- + ( \ULA1|Add0~18\ ))
-- \ULA1|Add0~22\ = CARRY(( !\mux_IN_ULA_4_2|Mux28~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux28~0_combout\ ) + ( 
-- \ULA1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010110101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datad => \operaULA|ALT_INV_Mux1~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	cin => \ULA1|Add0~18\,
	sumout => \ULA1|Add0~21_sumout\,
	cout => \ULA1|Add0~22\);

-- Location: LABCELL_X83_Y36_N15
\ULA1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~25_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux27~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux27~0_combout\ ) 
-- + ( \ULA1|Add0~22\ ))
-- \ULA1|Add0~26\ = CARRY(( !\mux_IN_ULA_4_2|Mux27~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux27~0_combout\ ) + ( 
-- \ULA1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010110101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datad => \operaULA|ALT_INV_Mux1~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	cin => \ULA1|Add0~22\,
	sumout => \ULA1|Add0~25_sumout\,
	cout => \ULA1|Add0~26\);

-- Location: LABCELL_X83_Y36_N18
\ULA1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~29_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux26~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux26~0_combout\ ) 
-- + ( \ULA1|Add0~26\ ))
-- \ULA1|Add0~30\ = CARRY(( !\mux_IN_ULA_4_2|Mux26~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux26~0_combout\ ) + ( 
-- \ULA1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010110101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux26~0_combout\,
	datad => \operaULA|ALT_INV_Mux1~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	cin => \ULA1|Add0~26\,
	sumout => \ULA1|Add0~29_sumout\,
	cout => \ULA1|Add0~30\);

-- Location: LABCELL_X83_Y36_N21
\ULA1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~33_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux25~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux25~0_combout\ ) 
-- + ( \ULA1|Add0~30\ ))
-- \ULA1|Add0~34\ = CARRY(( !\mux_IN_ULA_4_2|Mux25~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux25~0_combout\ ) + ( 
-- \ULA1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010110101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux25~0_combout\,
	datad => \operaULA|ALT_INV_Mux1~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	cin => \ULA1|Add0~30\,
	sumout => \ULA1|Add0~33_sumout\,
	cout => \ULA1|Add0~34\);

-- Location: LABCELL_X83_Y36_N24
\ULA1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~37_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux24~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux24~0_combout\ ) 
-- + ( \ULA1|Add0~34\ ))
-- \ULA1|Add0~38\ = CARRY(( !\mux_IN_ULA_4_2|Mux24~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux24~0_combout\ ) + ( 
-- \ULA1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010110101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux24~0_combout\,
	datad => \operaULA|ALT_INV_Mux1~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	cin => \ULA1|Add0~34\,
	sumout => \ULA1|Add0~37_sumout\,
	cout => \ULA1|Add0~38\);

-- Location: LABCELL_X83_Y36_N27
\ULA1|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~41_sumout\ = SUM(( !\mux_IN_ULA_4_2|Mux23~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux23~0_combout\ ) 
-- + ( \ULA1|Add0~38\ ))
-- \ULA1|Add0~42\ = CARRY(( !\mux_IN_ULA_4_2|Mux23~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( \mux_IN_ULA_4_1|Mux23~0_combout\ ) + ( 
-- \ULA1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010110101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux23~0_combout\,
	datad => \operaULA|ALT_INV_Mux1~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	cin => \ULA1|Add0~38\,
	sumout => \ULA1|Add0~41_sumout\,
	cout => \ULA1|Add0~42\);

-- Location: LABCELL_X83_Y36_N30
\ULA1|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~45_sumout\ = SUM(( \mux_IN_ULA_4_1|Mux22~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux22~0_combout\ $ (((!\PIPE2|Temp[140]~DUPLICATE_q\ & ((!\operaULA|Mux1~0_combout\) # (!\PIPE2|Temp\(145)))) # (\PIPE2|Temp[140]~DUPLICATE_q\ & ((\PIPE2|Temp\(145)))))) 
-- ) + ( \ULA1|Add0~42\ ))
-- \ULA1|Add0~46\ = CARRY(( \mux_IN_ULA_4_1|Mux22~0_combout\ ) + ( !\mux_IN_ULA_4_2|Mux22~0_combout\ $ (((!\PIPE2|Temp[140]~DUPLICATE_q\ & ((!\operaULA|Mux1~0_combout\) # (!\PIPE2|Temp\(145)))) # (\PIPE2|Temp[140]~DUPLICATE_q\ & ((\PIPE2|Temp\(145)))))) ) + 
-- ( \ULA1|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010110011010000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux1~0_combout\,
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \PIPE2|ALT_INV_Temp\(145),
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux22~0_combout\,
	cin => \ULA1|Add0~42\,
	sumout => \ULA1|Add0~45_sumout\,
	cout => \ULA1|Add0~46\);

-- Location: LABCELL_X81_Y33_N54
\ULA1|ShiftRight1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight1~10_combout\ = ( \rtl~44_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\) # (\rtl~45_combout\) ) ) # ( !\rtl~44_combout\ & ( (\mux_IN_ULA_4_2|Mux29~0_combout\ & \rtl~45_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \ALT_INV_rtl~45_combout\,
	dataf => \ALT_INV_rtl~44_combout\,
	combout => \ULA1|ShiftRight1~10_combout\);

-- Location: LABCELL_X80_Y35_N48
\ULA1|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~4_combout\ = ( \ULA1|sig_output~0_combout\ & ( (!\ULA1|Mux14~0_combout\ & (!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\ULA1|Mux29~0_combout\) # (\ULA1|Mux29~36_combout\)))) ) ) # ( !\ULA1|sig_output~0_combout\ & ( (!\ULA1|Mux14~0_combout\ & 
-- (\ULA1|Mux29~0_combout\ & (!\mux_IN_ULA_4_2|Mux28~0_combout\ & \ULA1|Mux29~36_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000010000000101000001000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~0_combout\,
	datab => \ULA1|ALT_INV_Mux29~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datad => \ULA1|ALT_INV_Mux29~36_combout\,
	dataf => \ULA1|ALT_INV_sig_output~0_combout\,
	combout => \ULA1|Mux21~4_combout\);

-- Location: LABCELL_X80_Y33_N3
\ULA1|Mux21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~5_combout\ = ( \ULA1|Mux21~4_combout\ & ( \mux_IN_ULA_4_2|Mux29~0_combout\ ) ) # ( !\ULA1|Mux21~4_combout\ & ( \ULA1|Mux29~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux29~8_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	dataf => \ULA1|ALT_INV_Mux21~4_combout\,
	combout => \ULA1|Mux21~5_combout\);

-- Location: LABCELL_X85_Y35_N3
\rtl~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~42_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux18~0_combout\ & ( (\mux_IN_ULA_4_1|Mux19~0_combout\) # (\mux_IN_ULA_4_2|Mux31~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux18~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux21~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux20~0_combout\)) ) ) ) # ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux18~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_1|Mux19~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux18~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux21~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux20~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000101101011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	combout => \rtl~42_combout\);

-- Location: LABCELL_X81_Y33_N3
\ULA1|ShiftRight1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight1~8_combout\ = (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~46_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\ULA1|ShiftRight2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_ShiftRight2~2_combout\,
	datac => \ALT_INV_rtl~46_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	combout => \ULA1|ShiftRight1~8_combout\);

-- Location: LABCELL_X80_Y33_N57
\ULA1|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~3_combout\ = ( \ULA1|Mux29~0_combout\ & ( ((!\ULA1|Mux3~5_combout\) # (\ULA1|Mux14~0_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datac => \ULA1|ALT_INV_Mux3~5_combout\,
	datad => \ULA1|ALT_INV_Mux14~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~0_combout\,
	combout => \ULA1|Mux21~3_combout\);

-- Location: MLABCELL_X72_Y35_N9
\ULA1|LessThan0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~9_combout\ = ( \mux_IN_ULA_4_1|Mux21~0_combout\ & ( !\mux_IN_ULA_4_2|Mux21~0_combout\ ) ) # ( !\mux_IN_ULA_4_1|Mux21~0_combout\ & ( \mux_IN_ULA_4_2|Mux21~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux21~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	combout => \ULA1|LessThan0~9_combout\);

-- Location: LABCELL_X79_Y33_N6
\ULA1|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~2_combout\ = ( \ULA1|Mux3~5_combout\ & ( (!\ULA1|Mux14~0_combout\ & ((\mux_IN_ULA_4_2|Mux0~0_combout\) # (\mux_IN_ULA_4_2|Mux28~0_combout\))) ) ) # ( !\ULA1|Mux3~5_combout\ & ( !\ULA1|Mux14~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	dataf => \ULA1|ALT_INV_Mux3~5_combout\,
	combout => \ULA1|Mux21~2_combout\);

-- Location: LABCELL_X81_Y33_N21
\ULA1|Mux21~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~6_combout\ = ( \ULA1|Mux21~2_combout\ & ( \ULA1|sig_output~3_combout\ & ( \rtl~272_combout\ ) ) ) # ( !\ULA1|Mux21~2_combout\ & ( \ULA1|sig_output~3_combout\ & ( \ULA1|LessThan0~9_combout\ ) ) ) # ( \ULA1|Mux21~2_combout\ & ( 
-- !\ULA1|sig_output~3_combout\ & ( (\ULA1|Mux14~0_combout\ & \rtl~272_combout\) ) ) ) # ( !\ULA1|Mux21~2_combout\ & ( !\ULA1|sig_output~3_combout\ & ( (!\ULA1|Mux14~0_combout\ & ((\ULA1|ShiftRight1~9_combout\))) # (\ULA1|Mux14~0_combout\ & 
-- (\ULA1|LessThan0~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_LessThan0~9_combout\,
	datab => \ULA1|ALT_INV_ShiftRight1~9_combout\,
	datac => \ULA1|ALT_INV_Mux14~0_combout\,
	datad => \ALT_INV_rtl~272_combout\,
	datae => \ULA1|ALT_INV_Mux21~2_combout\,
	dataf => \ULA1|ALT_INV_sig_output~3_combout\,
	combout => \ULA1|Mux21~6_combout\);

-- Location: MLABCELL_X78_Y33_N33
\rtl~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~59_combout\ = ( \mux_IN_ULA_4_1|Mux19~0_combout\ & ( \ULA1|Add2~117_sumout\ & ( (!\ULA1|Add2~113_sumout\ & ((\mux_IN_ULA_4_1|Mux20~0_combout\))) # (\ULA1|Add2~113_sumout\ & (\mux_IN_ULA_4_1|Mux18~0_combout\)) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux19~0_combout\ & ( \ULA1|Add2~117_sumout\ & ( (!\ULA1|Add2~113_sumout\ & ((\mux_IN_ULA_4_1|Mux20~0_combout\))) # (\ULA1|Add2~113_sumout\ & (\mux_IN_ULA_4_1|Mux18~0_combout\)) ) ) ) # ( \mux_IN_ULA_4_1|Mux19~0_combout\ & ( 
-- !\ULA1|Add2~117_sumout\ & ( (\ULA1|Add2~113_sumout\) # (\mux_IN_ULA_4_1|Mux21~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux19~0_combout\ & ( !\ULA1|Add2~117_sumout\ & ( (\mux_IN_ULA_4_1|Mux21~0_combout\ & !\ULA1|Add2~113_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datad => \ULA1|ALT_INV_Add2~113_sumout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~59_combout\);

-- Location: MLABCELL_X78_Y33_N6
\ULA1|Mux21~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~7_combout\ = ( \rtl~55_combout\ & ( \rtl~61_combout\ & ( ((!\ULA1|Add2~121_sumout\ & (\rtl~59_combout\)) # (\ULA1|Add2~121_sumout\ & ((\rtl~53_combout\)))) # (\ULA1|Add2~125_sumout\) ) ) ) # ( !\rtl~55_combout\ & ( \rtl~61_combout\ & ( 
-- (!\ULA1|Add2~125_sumout\ & ((!\ULA1|Add2~121_sumout\ & (\rtl~59_combout\)) # (\ULA1|Add2~121_sumout\ & ((\rtl~53_combout\))))) # (\ULA1|Add2~125_sumout\ & (((!\ULA1|Add2~121_sumout\)))) ) ) ) # ( \rtl~55_combout\ & ( !\rtl~61_combout\ & ( 
-- (!\ULA1|Add2~125_sumout\ & ((!\ULA1|Add2~121_sumout\ & (\rtl~59_combout\)) # (\ULA1|Add2~121_sumout\ & ((\rtl~53_combout\))))) # (\ULA1|Add2~125_sumout\ & (((\ULA1|Add2~121_sumout\)))) ) ) ) # ( !\rtl~55_combout\ & ( !\rtl~61_combout\ & ( 
-- (!\ULA1|Add2~125_sumout\ & ((!\ULA1|Add2~121_sumout\ & (\rtl~59_combout\)) # (\ULA1|Add2~121_sumout\ & ((\rtl~53_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~59_combout\,
	datab => \ULA1|ALT_INV_Add2~125_sumout\,
	datac => \ALT_INV_rtl~53_combout\,
	datad => \ULA1|ALT_INV_Add2~121_sumout\,
	datae => \ALT_INV_rtl~55_combout\,
	dataf => \ALT_INV_rtl~61_combout\,
	combout => \ULA1|Mux21~7_combout\);

-- Location: MLABCELL_X78_Y33_N48
\ULA1|Mux21~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~8_combout\ = ( \rtl~273_combout\ & ( \ULA1|Mux29~5_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\) # ((!\ULA1|Add2~129_sumout\ & ((\ULA1|Mux21~7_combout\))) # (\ULA1|Add2~129_sumout\ & (\rtl~274_combout\))) ) ) ) # ( !\rtl~273_combout\ & ( 
-- \ULA1|Mux29~5_combout\ & ( (\mux_IN_ULA_4_2|Mux0~0_combout\ & ((!\ULA1|Add2~129_sumout\ & ((\ULA1|Mux21~7_combout\))) # (\ULA1|Add2~129_sumout\ & (\rtl~274_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~129_sumout\,
	datab => \ALT_INV_rtl~274_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_Mux21~7_combout\,
	datae => \ALT_INV_rtl~273_combout\,
	dataf => \ULA1|ALT_INV_Mux29~5_combout\,
	combout => \ULA1|Mux21~8_combout\);

-- Location: LABCELL_X81_Y33_N6
\ULA1|Mux21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~9_combout\ = ( \ULA1|Mux21~6_combout\ & ( \ULA1|Mux21~8_combout\ & ( (!\ULA1|Mux29~35_combout\) # ((!\ULA1|Mux21~3_combout\ & (\ULA1|ShiftRight1~8_combout\)) # (\ULA1|Mux21~3_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) ) # ( 
-- !\ULA1|Mux21~6_combout\ & ( \ULA1|Mux21~8_combout\ & ( (!\ULA1|Mux29~35_combout\ & (((\ULA1|Mux21~3_combout\)))) # (\ULA1|Mux29~35_combout\ & ((!\ULA1|Mux21~3_combout\ & (\ULA1|ShiftRight1~8_combout\)) # (\ULA1|Mux21~3_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux0~0_combout\))))) ) ) ) # ( \ULA1|Mux21~6_combout\ & ( !\ULA1|Mux21~8_combout\ & ( (!\ULA1|Mux29~35_combout\ & (((!\ULA1|Mux21~3_combout\)))) # (\ULA1|Mux29~35_combout\ & ((!\ULA1|Mux21~3_combout\ & (\ULA1|ShiftRight1~8_combout\)) # 
-- (\ULA1|Mux21~3_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))))) ) ) ) # ( !\ULA1|Mux21~6_combout\ & ( !\ULA1|Mux21~8_combout\ & ( (\ULA1|Mux29~35_combout\ & ((!\ULA1|Mux21~3_combout\ & (\ULA1|ShiftRight1~8_combout\)) # (\ULA1|Mux21~3_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux0~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_ShiftRight1~8_combout\,
	datab => \ULA1|ALT_INV_Mux29~35_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_Mux21~3_combout\,
	datae => \ULA1|ALT_INV_Mux21~6_combout\,
	dataf => \ULA1|ALT_INV_Mux21~8_combout\,
	combout => \ULA1|Mux21~9_combout\);

-- Location: LABCELL_X81_Y33_N42
\ULA1|Mux21~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~10_combout\ = ( \rtl~42_combout\ & ( \ULA1|Mux21~9_combout\ & ( (!\ULA1|Mux21~5_combout\) # ((!\ULA1|Mux21~4_combout\ & (\ULA1|ShiftRight1~10_combout\)) # (\ULA1|Mux21~4_combout\ & ((\rtl~43_combout\)))) ) ) ) # ( !\rtl~42_combout\ & ( 
-- \ULA1|Mux21~9_combout\ & ( (!\ULA1|Mux21~4_combout\ & (((!\ULA1|Mux21~5_combout\)) # (\ULA1|ShiftRight1~10_combout\))) # (\ULA1|Mux21~4_combout\ & (((\rtl~43_combout\ & \ULA1|Mux21~5_combout\)))) ) ) ) # ( \rtl~42_combout\ & ( !\ULA1|Mux21~9_combout\ & ( 
-- (!\ULA1|Mux21~4_combout\ & (\ULA1|ShiftRight1~10_combout\ & ((\ULA1|Mux21~5_combout\)))) # (\ULA1|Mux21~4_combout\ & (((!\ULA1|Mux21~5_combout\) # (\rtl~43_combout\)))) ) ) ) # ( !\rtl~42_combout\ & ( !\ULA1|Mux21~9_combout\ & ( (\ULA1|Mux21~5_combout\ & 
-- ((!\ULA1|Mux21~4_combout\ & (\ULA1|ShiftRight1~10_combout\)) # (\ULA1|Mux21~4_combout\ & ((\rtl~43_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_ShiftRight1~10_combout\,
	datab => \ALT_INV_rtl~43_combout\,
	datac => \ULA1|ALT_INV_Mux21~4_combout\,
	datad => \ULA1|ALT_INV_Mux21~5_combout\,
	datae => \ALT_INV_rtl~42_combout\,
	dataf => \ULA1|ALT_INV_Mux21~9_combout\,
	combout => \ULA1|Mux21~10_combout\);

-- Location: LABCELL_X81_Y33_N15
\ULA1|Mux21~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux21~12_combout\ = ( !\ULA1|Mux21~1_combout\ & ( (!\ULA1|Mux21~0_combout\ & (((!\ULA1|Mux29~22_combout\ & ((\ULA1|Add0~49_sumout\))) # (\ULA1|Mux29~22_combout\ & (\ULA1|Mux21~10_combout\))))) # (\ULA1|Mux21~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux21~0_combout\)) ) ) # ( \ULA1|Mux21~1_combout\ & ( (!\ULA1|Mux21~0_combout\ & (((\ULA1|Mux21~11_combout\ & (\ULA1|Mux29~22_combout\))))) # (\ULA1|Mux21~0_combout\ & (\mux_IN_ULA_4_1|Mux21~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100011101000100010001110111011101000111010001000100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datab => \ULA1|ALT_INV_Mux21~0_combout\,
	datac => \ULA1|ALT_INV_Mux21~11_combout\,
	datad => \ULA1|ALT_INV_Mux29~22_combout\,
	datae => \ULA1|ALT_INV_Mux21~1_combout\,
	dataf => \ULA1|ALT_INV_Add0~49_sumout\,
	datag => \ULA1|ALT_INV_Mux21~10_combout\,
	combout => \ULA1|Mux21~12_combout\);

-- Location: FF_X81_Y33_N2
\PIPE3|Temp[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux21~12_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(47));

-- Location: FF_X79_Y33_N47
\PIPE4|Temp[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(9),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(46));

-- Location: LABCELL_X79_Y33_N48
\muxEscReg2|X[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[9]~9_combout\ = ( \PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(46) ) ) # ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE4|ALT_INV_Temp\(14),
	datad => \PIPE4|ALT_INV_Temp\(46),
	dataf => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	combout => \muxEscReg2|X[9]~9_combout\);

-- Location: LABCELL_X70_Y33_N42
\registradores|G2:3:regb|Temp[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:3:regb|Temp[9]~feeder_combout\ = ( \muxEscReg2|X[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[9]~9_combout\,
	combout => \registradores|G2:3:regb|Temp[9]~feeder_combout\);

-- Location: FF_X70_Y33_N44
\registradores|G2:3:regb|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:3:regb|Temp[9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(9));

-- Location: LABCELL_X70_Y33_N3
\PIPE2|Temp[83]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[83]~feeder_combout\ = ( \registradores|G2:3:regb|Temp\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(9),
	combout => \PIPE2|Temp[83]~feeder_combout\);

-- Location: FF_X70_Y33_N4
\PIPE2|Temp[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[83]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(9),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(83));

-- Location: LABCELL_X71_Y35_N21
\mux_IN_ULA_4_1|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux22~0_combout\ = ( \PIPE3|Temp\(46) & ( \muxEscReg2|X[9]~9_combout\ & ( (!\PIPEAUX|Temp\(3) & ((\PIPEAUX|Temp\(2)) # (\PIPE2|Temp\(83)))) # (\PIPEAUX|Temp\(3) & ((!\PIPEAUX|Temp\(2)))) ) ) ) # ( !\PIPE3|Temp\(46) & ( 
-- \muxEscReg2|X[9]~9_combout\ & ( (!\PIPEAUX|Temp\(3) & ((\PIPEAUX|Temp\(2)) # (\PIPE2|Temp\(83)))) ) ) ) # ( \PIPE3|Temp\(46) & ( !\muxEscReg2|X[9]~9_combout\ & ( (!\PIPEAUX|Temp\(2) & ((\PIPE2|Temp\(83)) # (\PIPEAUX|Temp\(3)))) ) ) ) # ( !\PIPE3|Temp\(46) 
-- & ( !\muxEscReg2|X[9]~9_combout\ & ( (!\PIPEAUX|Temp\(3) & (\PIPE2|Temp\(83) & !\PIPEAUX|Temp\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000010111110000000000001010101010100101111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(3),
	datac => \PIPE2|ALT_INV_Temp\(83),
	datad => \PIPEAUX|ALT_INV_Temp\(2),
	datae => \PIPE3|ALT_INV_Temp\(46),
	dataf => \muxEscReg2|ALT_INV_X[9]~9_combout\,
	combout => \mux_IN_ULA_4_1|Mux22~0_combout\);

-- Location: LABCELL_X83_Y33_N12
\ULA1|Mux22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux22~5_combout\ = ( \mux_IN_ULA_4_2|Mux22~0_combout\ & ( \ULA1|Mux29~19_combout\ & ( (!\ULA1|Mux29~18_combout\ & \mux_IN_ULA_4_1|Mux22~0_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux22~0_combout\ & ( !\ULA1|Mux29~19_combout\ & ( \ULA1|Mux29~18_combout\ ) 
-- ) ) # ( !\mux_IN_ULA_4_2|Mux22~0_combout\ & ( !\ULA1|Mux29~19_combout\ & ( !\ULA1|Mux29~18_combout\ $ (\mux_IN_ULA_4_1|Mux22~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011001100110011001100000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux29~18_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux22~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~19_combout\,
	combout => \ULA1|Mux22~5_combout\);

-- Location: MLABCELL_X78_Y35_N3
\ULA1|ShiftRight1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight1~7_combout\ = ( \mux_IN_ULA_4_2|Mux29~0_combout\ & ( \rtl~22_combout\ ) ) # ( !\mux_IN_ULA_4_2|Mux29~0_combout\ & ( \rtl~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rtl~22_combout\,
	datad => \ALT_INV_rtl~21_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	combout => \ULA1|ShiftRight1~7_combout\);

-- Location: LABCELL_X75_Y33_N39
\ULA1|ShiftRight1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight1~5_combout\ = ( \rtl~23_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\) # (\rtl~245_combout\) ) ) # ( !\rtl~23_combout\ & ( (\rtl~245_combout\ & \mux_IN_ULA_4_2|Mux29~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~245_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	dataf => \ALT_INV_rtl~23_combout\,
	combout => \ULA1|ShiftRight1~5_combout\);

-- Location: LABCELL_X79_Y33_N42
\ULA1|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux22~1_combout\ = ( \ULA1|Add2~121_sumout\ & ( \rtl~36_combout\ & ( (!\ULA1|Add2~125_sumout\ & ((\rtl~26_combout\))) # (\ULA1|Add2~125_sumout\ & (\rtl~28_combout\)) ) ) ) # ( !\ULA1|Add2~121_sumout\ & ( \rtl~36_combout\ & ( (\rtl~34_combout\) # 
-- (\ULA1|Add2~125_sumout\) ) ) ) # ( \ULA1|Add2~121_sumout\ & ( !\rtl~36_combout\ & ( (!\ULA1|Add2~125_sumout\ & ((\rtl~26_combout\))) # (\ULA1|Add2~125_sumout\ & (\rtl~28_combout\)) ) ) ) # ( !\ULA1|Add2~121_sumout\ & ( !\rtl~36_combout\ & ( 
-- (!\ULA1|Add2~125_sumout\ & \rtl~34_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~125_sumout\,
	datab => \ALT_INV_rtl~28_combout\,
	datac => \ALT_INV_rtl~34_combout\,
	datad => \ALT_INV_rtl~26_combout\,
	datae => \ULA1|ALT_INV_Add2~121_sumout\,
	dataf => \ALT_INV_rtl~36_combout\,
	combout => \ULA1|Mux22~1_combout\);

-- Location: LABCELL_X79_Y33_N36
\ULA1|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux22~2_combout\ = ( \ULA1|Mux22~1_combout\ & ( \ULA1|Mux29~5_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (\rtl~270_combout\)) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (((!\ULA1|Add2~129_sumout\) # (\rtl~271_combout\)))) ) ) ) # ( 
-- !\ULA1|Mux22~1_combout\ & ( \ULA1|Mux29~5_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (\rtl~270_combout\)) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (((\rtl~271_combout\ & \ULA1|Add2~129_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010001001110111011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datab => \ALT_INV_rtl~270_combout\,
	datac => \ALT_INV_rtl~271_combout\,
	datad => \ULA1|ALT_INV_Add2~129_sumout\,
	datae => \ULA1|ALT_INV_Mux22~1_combout\,
	dataf => \ULA1|ALT_INV_Mux29~5_combout\,
	combout => \ULA1|Mux22~2_combout\);

-- Location: LABCELL_X71_Y35_N0
\ULA1|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~6_combout\ = ( \PIPEAUX|Temp\(3) & ( \mux_IN_ULA_4_2|Mux22~0_combout\ & ( (!\PIPE3|Temp\(46)) # (\PIPEAUX|Temp\(2)) ) ) ) # ( !\PIPEAUX|Temp\(3) & ( \mux_IN_ULA_4_2|Mux22~0_combout\ & ( (!\PIPEAUX|Temp\(2) & (!\PIPE2|Temp\(83))) # 
-- (\PIPEAUX|Temp\(2) & ((!\muxEscReg2|X[9]~9_combout\))) ) ) ) # ( \PIPEAUX|Temp\(3) & ( !\mux_IN_ULA_4_2|Mux22~0_combout\ & ( (!\PIPEAUX|Temp\(2) & \PIPE3|Temp\(46)) ) ) ) # ( !\PIPEAUX|Temp\(3) & ( !\mux_IN_ULA_4_2|Mux22~0_combout\ & ( (!\PIPEAUX|Temp\(2) 
-- & (\PIPE2|Temp\(83))) # (\PIPEAUX|Temp\(2) & ((\muxEscReg2|X[9]~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000010100000101011011101100010001111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(2),
	datab => \PIPE2|ALT_INV_Temp\(83),
	datac => \PIPE3|ALT_INV_Temp\(46),
	datad => \muxEscReg2|ALT_INV_X[9]~9_combout\,
	datae => \PIPEAUX|ALT_INV_Temp\(3),
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux22~0_combout\,
	combout => \ULA1|LessThan0~6_combout\);

-- Location: LABCELL_X79_Y33_N24
\ULA1|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux22~0_combout\ = ( \ULA1|LessThan0~6_combout\ & ( \ULA1|sig_output~3_combout\ & ( (!\ULA1|Mux21~2_combout\) # (\rtl~269_combout\) ) ) ) # ( !\ULA1|LessThan0~6_combout\ & ( \ULA1|sig_output~3_combout\ & ( (\rtl~269_combout\ & 
-- \ULA1|Mux21~2_combout\) ) ) ) # ( \ULA1|LessThan0~6_combout\ & ( !\ULA1|sig_output~3_combout\ & ( (!\ULA1|Mux14~0_combout\ & (((\ULA1|ShiftRight1~6_combout\ & !\ULA1|Mux21~2_combout\)))) # (\ULA1|Mux14~0_combout\ & (((!\ULA1|Mux21~2_combout\)) # 
-- (\rtl~269_combout\))) ) ) ) # ( !\ULA1|LessThan0~6_combout\ & ( !\ULA1|sig_output~3_combout\ & ( (!\ULA1|Mux14~0_combout\ & (((\ULA1|ShiftRight1~6_combout\ & !\ULA1|Mux21~2_combout\)))) # (\ULA1|Mux14~0_combout\ & (\rtl~269_combout\ & 
-- ((\ULA1|Mux21~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~269_combout\,
	datab => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \ULA1|ALT_INV_ShiftRight1~6_combout\,
	datad => \ULA1|ALT_INV_Mux21~2_combout\,
	datae => \ULA1|ALT_INV_LessThan0~6_combout\,
	dataf => \ULA1|ALT_INV_sig_output~3_combout\,
	combout => \ULA1|Mux22~0_combout\);

-- Location: LABCELL_X79_Y33_N30
\ULA1|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux22~3_combout\ = ( \ULA1|Mux22~2_combout\ & ( \ULA1|Mux22~0_combout\ & ( (!\ULA1|Mux29~35_combout\) # ((!\ULA1|Mux21~3_combout\ & (\ULA1|ShiftRight1~5_combout\)) # (\ULA1|Mux21~3_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) ) # ( 
-- !\ULA1|Mux22~2_combout\ & ( \ULA1|Mux22~0_combout\ & ( (!\ULA1|Mux29~35_combout\ & (!\ULA1|Mux21~3_combout\)) # (\ULA1|Mux29~35_combout\ & ((!\ULA1|Mux21~3_combout\ & (\ULA1|ShiftRight1~5_combout\)) # (\ULA1|Mux21~3_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux0~0_combout\))))) ) ) ) # ( \ULA1|Mux22~2_combout\ & ( !\ULA1|Mux22~0_combout\ & ( (!\ULA1|Mux29~35_combout\ & (\ULA1|Mux21~3_combout\)) # (\ULA1|Mux29~35_combout\ & ((!\ULA1|Mux21~3_combout\ & (\ULA1|ShiftRight1~5_combout\)) # 
-- (\ULA1|Mux21~3_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))))) ) ) ) # ( !\ULA1|Mux22~2_combout\ & ( !\ULA1|Mux22~0_combout\ & ( (\ULA1|Mux29~35_combout\ & ((!\ULA1|Mux21~3_combout\ & (\ULA1|ShiftRight1~5_combout\)) # (\ULA1|Mux21~3_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux0~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~35_combout\,
	datab => \ULA1|ALT_INV_Mux21~3_combout\,
	datac => \ULA1|ALT_INV_ShiftRight1~5_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datae => \ULA1|ALT_INV_Mux22~2_combout\,
	dataf => \ULA1|ALT_INV_Mux22~0_combout\,
	combout => \ULA1|Mux22~3_combout\);

-- Location: LABCELL_X79_Y33_N0
\ULA1|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux22~4_combout\ = ( \ULA1|Mux21~5_combout\ & ( \ULA1|Mux22~3_combout\ & ( (!\ULA1|Mux21~4_combout\ & (\ULA1|ShiftRight1~7_combout\)) # (\ULA1|Mux21~4_combout\ & ((\rtl~20_combout\))) ) ) ) # ( !\ULA1|Mux21~5_combout\ & ( \ULA1|Mux22~3_combout\ & ( 
-- (!\ULA1|Mux21~4_combout\) # (\rtl~19_combout\) ) ) ) # ( \ULA1|Mux21~5_combout\ & ( !\ULA1|Mux22~3_combout\ & ( (!\ULA1|Mux21~4_combout\ & (\ULA1|ShiftRight1~7_combout\)) # (\ULA1|Mux21~4_combout\ & ((\rtl~20_combout\))) ) ) ) # ( !\ULA1|Mux21~5_combout\ 
-- & ( !\ULA1|Mux22~3_combout\ & ( (\ULA1|Mux21~4_combout\ & \rtl~19_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_ShiftRight1~7_combout\,
	datab => \ALT_INV_rtl~20_combout\,
	datac => \ULA1|ALT_INV_Mux21~4_combout\,
	datad => \ALT_INV_rtl~19_combout\,
	datae => \ULA1|ALT_INV_Mux21~5_combout\,
	dataf => \ULA1|ALT_INV_Mux22~3_combout\,
	combout => \ULA1|Mux22~4_combout\);

-- Location: LABCELL_X79_Y33_N12
\ULA1|Mux22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux22~6_combout\ = ( !\ULA1|Mux21~1_combout\ & ( (!\ULA1|Mux21~0_combout\ & ((!\ULA1|Mux29~22_combout\ & (((\ULA1|Add0~45_sumout\)))) # (\ULA1|Mux29~22_combout\ & (\ULA1|Mux22~4_combout\)))) # (\ULA1|Mux21~0_combout\ & 
-- ((((\mux_IN_ULA_4_1|Mux22~0_combout\))))) ) ) # ( \ULA1|Mux21~1_combout\ & ( (!\ULA1|Mux21~0_combout\ & (\ULA1|Mux29~22_combout\ & (\ULA1|Mux22~5_combout\))) # (\ULA1|Mux21~0_combout\ & ((((\mux_IN_ULA_4_1|Mux22~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001001010111000000100101011110001010110111110000001001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux21~0_combout\,
	datab => \ULA1|ALT_INV_Mux29~22_combout\,
	datac => \ULA1|ALT_INV_Mux22~5_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	datae => \ULA1|ALT_INV_Mux21~1_combout\,
	dataf => \ULA1|ALT_INV_Add0~45_sumout\,
	datag => \ULA1|ALT_INV_Mux22~4_combout\,
	combout => \ULA1|Mux22~6_combout\);

-- Location: FF_X79_Y33_N5
\PIPE3|Temp[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux22~6_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(46));

-- Location: FF_X77_Y37_N17
\PIPE4|Temp[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(8),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(45));

-- Location: FF_X77_Y37_N20
\PIPE4|Temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(45),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(13));

-- Location: LABCELL_X77_Y37_N39
\muxEscReg2|X[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[8]~8_combout\ = ( \PIPE4|Temp\(70) & ( \PIPE4|Temp\(45) ) ) # ( !\PIPE4|Temp\(70) & ( \PIPE4|Temp\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE4|ALT_INV_Temp\(45),
	datad => \PIPE4|ALT_INV_Temp\(13),
	dataf => \PIPE4|ALT_INV_Temp\(70),
	combout => \muxEscReg2|X[8]~8_combout\);

-- Location: LABCELL_X66_Y35_N21
\registradores|G2:7:regb|Temp[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:7:regb|Temp[8]~feeder_combout\ = ( \muxEscReg2|X[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[8]~8_combout\,
	combout => \registradores|G2:7:regb|Temp[8]~feeder_combout\);

-- Location: FF_X66_Y35_N22
\registradores|G2:7:regb|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:7:regb|Temp[8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(8));

-- Location: LABCELL_X67_Y35_N24
\registradores|G2:4:regb|Temp[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:4:regb|Temp[8]~feeder_combout\ = ( \muxEscReg2|X[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[8]~8_combout\,
	combout => \registradores|G2:4:regb|Temp[8]~feeder_combout\);

-- Location: FF_X67_Y35_N25
\registradores|G2:4:regb|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:4:regb|Temp[8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(8));

-- Location: FF_X67_Y35_N20
\registradores|G2:5:regb|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[8]~8_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(8));

-- Location: LABCELL_X66_Y35_N30
\registradores|G2:6:regb|Temp[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:6:regb|Temp[8]~feeder_combout\ = ( \muxEscReg2|X[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[8]~8_combout\,
	combout => \registradores|G2:6:regb|Temp[8]~feeder_combout\);

-- Location: FF_X66_Y35_N31
\registradores|G2:6:regb|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:6:regb|Temp[8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(8));

-- Location: LABCELL_X67_Y35_N18
\registradores|outData2|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux23~0_combout\ = ( \registradores|G2:5:regb|Temp\(8) & ( \registradores|G2:6:regb|Temp\(8) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:4:regb|Temp\(8)) # (\PIPE1|Temp\(17))))) # (\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17))) # 
-- (\registradores|G2:7:regb|Temp\(8)))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(8) & ( \registradores|G2:6:regb|Temp\(8) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:4:regb|Temp\(8)) # (\PIPE1|Temp\(17))))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:7:regb|Temp\(8) & (\PIPE1|Temp\(17)))) ) ) ) # ( \registradores|G2:5:regb|Temp\(8) & ( !\registradores|G2:6:regb|Temp\(8) & ( (!\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17) & \registradores|G2:4:regb|Temp\(8))))) # (\PIPE1|Temp\(16) & 
-- (((!\PIPE1|Temp\(17))) # (\registradores|G2:7:regb|Temp\(8)))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(8) & ( !\registradores|G2:6:regb|Temp\(8) & ( (!\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17) & \registradores|G2:4:regb|Temp\(8))))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:7:regb|Temp\(8) & (\PIPE1|Temp\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:7:regb|ALT_INV_Temp\(8),
	datab => \PIPE1|ALT_INV_Temp\(16),
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \registradores|G2:4:regb|ALT_INV_Temp\(8),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(8),
	dataf => \registradores|G2:6:regb|ALT_INV_Temp\(8),
	combout => \registradores|outData2|Mux23~0_combout\);

-- Location: FF_X77_Y37_N46
\registradores|G2:0:regb|Temp[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[8]~8_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp[8]~DUPLICATE_q\);

-- Location: FF_X75_Y37_N8
\registradores|G2:2:regb|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[8]~8_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(8));

-- Location: FF_X74_Y37_N4
\registradores|G2:1:regb|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[8]~8_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(8));

-- Location: LABCELL_X75_Y37_N6
\registradores|outData2|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux23~1_combout\ = ( \registradores|G2:2:regb|Temp\(8) & ( \registradores|G2:1:regb|Temp\(8) & ( (!\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17))) # (\registradores|G2:0:regb|Temp[8]~DUPLICATE_q\))) # (\PIPE1|Temp\(16) & 
-- (((!\PIPE1|Temp\(17)) # (\registradores|G2:3:regb|Temp\(8))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(8) & ( \registradores|G2:1:regb|Temp\(8) & ( (!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp[8]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17))))) # 
-- (\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17)) # (\registradores|G2:3:regb|Temp\(8))))) ) ) ) # ( \registradores|G2:2:regb|Temp\(8) & ( !\registradores|G2:1:regb|Temp\(8) & ( (!\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17))) # 
-- (\registradores|G2:0:regb|Temp[8]~DUPLICATE_q\))) # (\PIPE1|Temp\(16) & (((\registradores|G2:3:regb|Temp\(8) & \PIPE1|Temp\(17))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(8) & ( !\registradores|G2:1:regb|Temp\(8) & ( (!\PIPE1|Temp\(16) & 
-- (\registradores|G2:0:regb|Temp[8]~DUPLICATE_q\ & ((!\PIPE1|Temp\(17))))) # (\PIPE1|Temp\(16) & (((\registradores|G2:3:regb|Temp\(8) & \PIPE1|Temp\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(16),
	datab => \registradores|G2:0:regb|ALT_INV_Temp[8]~DUPLICATE_q\,
	datac => \registradores|G2:3:regb|ALT_INV_Temp\(8),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(8),
	dataf => \registradores|G2:1:regb|ALT_INV_Temp\(8),
	combout => \registradores|outData2|Mux23~1_combout\);

-- Location: LABCELL_X77_Y37_N9
\registradores|outData2|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux23~2_combout\ = ( \PIPE1|Temp\(18) & ( \registradores|outData2|Mux23~0_combout\ ) ) # ( !\PIPE1|Temp\(18) & ( \registradores|outData2|Mux23~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|outData2|ALT_INV_Mux23~0_combout\,
	datad => \registradores|outData2|ALT_INV_Mux23~1_combout\,
	dataf => \PIPE1|ALT_INV_Temp\(18),
	combout => \registradores|outData2|Mux23~2_combout\);

-- Location: FF_X77_Y37_N10
\PIPE2|Temp[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux23~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(50));

-- Location: LABCELL_X77_Y37_N30
\mux_IN_ULA_4_2|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux23~0_combout\ = ( \muxEscReg2|X[8]~8_combout\ & ( (!\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & ((\PIPE2|Temp\(50)))) # (\PIPEAUX|Temp\(1) & (\PIPE3|Temp\(45))))) # (\PIPEAUX|Temp\(0) & (((!\PIPEAUX|Temp\(1))))) ) ) # ( 
-- !\muxEscReg2|X[8]~8_combout\ & ( (!\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & ((\PIPE2|Temp\(50)))) # (\PIPEAUX|Temp\(1) & (\PIPE3|Temp\(45))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000100010000111111010001000011111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(45),
	datab => \PIPEAUX|ALT_INV_Temp\(0),
	datac => \PIPE2|ALT_INV_Temp\(50),
	datad => \PIPEAUX|ALT_INV_Temp\(1),
	dataf => \muxEscReg2|ALT_INV_X[8]~8_combout\,
	combout => \mux_IN_ULA_4_2|Mux23~0_combout\);

-- Location: LABCELL_X83_Y37_N42
\rtl~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~12_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux21~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux20~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( (\mux_IN_ULA_4_1|Mux23~0_combout\) # (\mux_IN_ULA_4_2|Mux31~0_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux21~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux20~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_1|Mux23~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010001110100011100110011111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	combout => \rtl~12_combout\);

-- Location: LABCELL_X83_Y37_N54
\ULA1|Mux23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux23~5_combout\ = ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( \rtl~12_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~15_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~16_combout\)) ) ) ) # ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( 
-- \rtl~12_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\) # (\rtl~13_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( !\rtl~12_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~15_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- (\rtl~16_combout\)) ) ) ) # ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( !\rtl~12_combout\ & ( (\mux_IN_ULA_4_2|Mux29~0_combout\ & \rtl~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~16_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \ALT_INV_rtl~13_combout\,
	datad => \ALT_INV_rtl~15_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	dataf => \ALT_INV_rtl~12_combout\,
	combout => \ULA1|Mux23~5_combout\);

-- Location: LABCELL_X83_Y37_N39
\ULA1|Mux23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux23~6_combout\ = ( \mux_IN_ULA_4_1|Mux23~0_combout\ & ( \mux_IN_ULA_4_2|Mux23~0_combout\ & ( ((\ULA1|Mux29~2_combout\ & (!\ULA1|Mux29~19_combout\ $ (!\ULA1|Mux29~18_combout\)))) # (\ULA1|Mux21~0_combout\) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux23~0_combout\ & ( \mux_IN_ULA_4_2|Mux23~0_combout\ & ( (!\ULA1|Mux21~0_combout\ & (!\ULA1|Mux29~19_combout\ & (\ULA1|Mux29~18_combout\ & \ULA1|Mux29~2_combout\))) ) ) ) # ( \mux_IN_ULA_4_1|Mux23~0_combout\ & ( 
-- !\mux_IN_ULA_4_2|Mux23~0_combout\ & ( ((!\ULA1|Mux29~19_combout\ & (\ULA1|Mux29~18_combout\ & \ULA1|Mux29~2_combout\))) # (\ULA1|Mux21~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux23~0_combout\ & ( !\mux_IN_ULA_4_2|Mux23~0_combout\ & ( 
-- (!\ULA1|Mux21~0_combout\ & (!\ULA1|Mux29~19_combout\ & (!\ULA1|Mux29~18_combout\ & \ULA1|Mux29~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000010101010101110100000000000010000101010101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux21~0_combout\,
	datab => \ULA1|ALT_INV_Mux29~19_combout\,
	datac => \ULA1|ALT_INV_Mux29~18_combout\,
	datad => \ULA1|ALT_INV_Mux29~2_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux23~0_combout\,
	combout => \ULA1|Mux23~6_combout\);

-- Location: LABCELL_X83_Y37_N0
\ULA1|Mux23~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux23~7_combout\ = ( !\ULA1|Mux23~6_combout\ & ( (!\ULA1|Mux27~10_combout\) # ((!\ULA1|Mux27~8_combout\ & (!\ULA1|Add0~41_sumout\)) # (\ULA1|Mux27~8_combout\ & ((!\ULA1|Mux23~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111101010111110111110101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux27~10_combout\,
	datab => \ULA1|ALT_INV_Mux27~8_combout\,
	datac => \ULA1|ALT_INV_Add0~41_sumout\,
	datad => \ULA1|ALT_INV_Mux23~5_combout\,
	dataf => \ULA1|ALT_INV_Mux23~6_combout\,
	combout => \ULA1|Mux23~7_combout\);

-- Location: LABCELL_X80_Y38_N18
\ULA1|ShiftRight2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight2~4_combout\ = ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux0~0_combout\ & !\ULA1|Mux23~0_combout\) ) ) # ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( !\ULA1|Mux23~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_Mux23~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	combout => \ULA1|ShiftRight2~4_combout\);

-- Location: LABCELL_X77_Y37_N54
\ULA1|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux23~1_combout\ = ( \ULA1|Mux23~0_combout\ & ( \ULA1|Mux29~4_combout\ & ( (\rtl~266_combout\ & !\ULA1|Mux29~34_combout\) ) ) ) # ( !\ULA1|Mux23~0_combout\ & ( \ULA1|Mux29~4_combout\ & ( (\rtl~266_combout\ & !\ULA1|Mux29~34_combout\) ) ) ) # ( 
-- \ULA1|Mux23~0_combout\ & ( !\ULA1|Mux29~4_combout\ & ( (!\mux_IN_ULA_4_1|Mux23~0_combout\ $ (!\mux_IN_ULA_4_2|Mux23~0_combout\)) # (\ULA1|Mux29~34_combout\) ) ) ) # ( !\ULA1|Mux23~0_combout\ & ( !\ULA1|Mux29~4_combout\ & ( (!\ULA1|Mux29~34_combout\ & 
-- (!\mux_IN_ULA_4_1|Mux23~0_combout\ $ (!\mux_IN_ULA_4_2|Mux23~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000010100000010111111010111100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datab => \ALT_INV_rtl~266_combout\,
	datac => \ULA1|ALT_INV_Mux29~34_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux23~0_combout\,
	datae => \ULA1|ALT_INV_Mux23~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~4_combout\,
	combout => \ULA1|Mux23~1_combout\);

-- Location: LABCELL_X77_Y34_N51
\rtl~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~1_combout\ = ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux21~0_combout\))) # (\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux20~0_combout\)) ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( 
-- \mux_IN_ULA_4_1|Mux22~0_combout\ & ( (\ULA1|Add2~117_sumout\) # (\mux_IN_ULA_4_1|Mux23~0_combout\) ) ) ) # ( \ULA1|Add2~113_sumout\ & ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux21~0_combout\))) # 
-- (\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux20~0_combout\)) ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( (\mux_IN_ULA_4_1|Mux23~0_combout\ & !\ULA1|Add2~117_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000111100111101110111011101110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datab => \ULA1|ALT_INV_Add2~117_sumout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datae => \ULA1|ALT_INV_Add2~113_sumout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	combout => \rtl~1_combout\);

-- Location: LABCELL_X79_Y37_N45
\ULA1|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux23~2_combout\ = ( \rtl~1_combout\ & ( \rtl~3_combout\ & ( (!\ULA1|Add2~121_sumout\) # ((!\ULA1|Add2~125_sumout\ & ((\rtl~5_combout\))) # (\ULA1|Add2~125_sumout\ & (\rtl~7_combout\))) ) ) ) # ( !\rtl~1_combout\ & ( \rtl~3_combout\ & ( 
-- (!\ULA1|Add2~125_sumout\ & (\ULA1|Add2~121_sumout\ & ((\rtl~5_combout\)))) # (\ULA1|Add2~125_sumout\ & ((!\ULA1|Add2~121_sumout\) # ((\rtl~7_combout\)))) ) ) ) # ( \rtl~1_combout\ & ( !\rtl~3_combout\ & ( (!\ULA1|Add2~125_sumout\ & 
-- ((!\ULA1|Add2~121_sumout\) # ((\rtl~5_combout\)))) # (\ULA1|Add2~125_sumout\ & (\ULA1|Add2~121_sumout\ & (\rtl~7_combout\))) ) ) ) # ( !\rtl~1_combout\ & ( !\rtl~3_combout\ & ( (\ULA1|Add2~121_sumout\ & ((!\ULA1|Add2~125_sumout\ & ((\rtl~5_combout\))) # 
-- (\ULA1|Add2~125_sumout\ & (\rtl~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~125_sumout\,
	datab => \ULA1|ALT_INV_Add2~121_sumout\,
	datac => \ALT_INV_rtl~7_combout\,
	datad => \ALT_INV_rtl~5_combout\,
	datae => \ALT_INV_rtl~1_combout\,
	dataf => \ALT_INV_rtl~3_combout\,
	combout => \ULA1|Mux23~2_combout\);

-- Location: MLABCELL_X78_Y37_N18
\ULA1|Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux23~3_combout\ = ( \ULA1|Mux27~3_combout\ & ( (!\ULA1|Mux27~4_combout\ & (\rtl~268_combout\)) # (\ULA1|Mux27~4_combout\ & ((\rtl~267_combout\))) ) ) # ( !\ULA1|Mux27~3_combout\ & ( (\ULA1|Mux23~2_combout\ & \ULA1|Mux27~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux23~2_combout\,
	datab => \ALT_INV_rtl~268_combout\,
	datac => \ULA1|ALT_INV_Mux27~4_combout\,
	datad => \ALT_INV_rtl~267_combout\,
	dataf => \ULA1|ALT_INV_Mux27~3_combout\,
	combout => \ULA1|Mux23~3_combout\);

-- Location: LABCELL_X77_Y37_N42
\ULA1|Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux23~4_combout\ = ( \ULA1|Mux23~1_combout\ & ( \ULA1|Mux23~3_combout\ & ( (!\ULA1|Mux29~35_combout\) # ((!\ULA1|Mux27~6_combout\ & ((!\ULA1|ShiftRight2~4_combout\))) # (\ULA1|Mux27~6_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( 
-- !\ULA1|Mux23~1_combout\ & ( \ULA1|Mux23~3_combout\ & ( (!\ULA1|Mux27~6_combout\ & (((!\ULA1|ShiftRight2~4_combout\ & \ULA1|Mux29~35_combout\)))) # (\ULA1|Mux27~6_combout\ & (((!\ULA1|Mux29~35_combout\)) # (\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( 
-- \ULA1|Mux23~1_combout\ & ( !\ULA1|Mux23~3_combout\ & ( (!\ULA1|Mux27~6_combout\ & (((!\ULA1|ShiftRight2~4_combout\) # (!\ULA1|Mux29~35_combout\)))) # (\ULA1|Mux27~6_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\ & ((\ULA1|Mux29~35_combout\)))) ) ) ) # ( 
-- !\ULA1|Mux23~1_combout\ & ( !\ULA1|Mux23~3_combout\ & ( (\ULA1|Mux29~35_combout\ & ((!\ULA1|Mux27~6_combout\ & ((!\ULA1|ShiftRight2~4_combout\))) # (\ULA1|Mux27~6_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110001101010101011000101010101101100011111111110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux27~6_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_ShiftRight2~4_combout\,
	datad => \ULA1|ALT_INV_Mux29~35_combout\,
	datae => \ULA1|ALT_INV_Mux23~1_combout\,
	dataf => \ULA1|ALT_INV_Mux23~3_combout\,
	combout => \ULA1|Mux23~4_combout\);

-- Location: LABCELL_X77_Y37_N21
\ULA1|Mux23~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux23~8_combout\ = ( \ULA1|Mux23~4_combout\ & ( (!\ULA1|Mux23~7_combout\) # (\ULA1|Mux27~14_combout\) ) ) # ( !\ULA1|Mux23~4_combout\ & ( !\ULA1|Mux23~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux27~14_combout\,
	datad => \ULA1|ALT_INV_Mux23~7_combout\,
	dataf => \ULA1|ALT_INV_Mux23~4_combout\,
	combout => \ULA1|Mux23~8_combout\);

-- Location: FF_X77_Y37_N23
\PIPE3|Temp[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux23~8_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(45));

-- Location: FF_X73_Y37_N8
\PIPE4|Temp[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(7),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(44));

-- Location: FF_X73_Y37_N5
\PIPE4|Temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(44),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(12));

-- Location: LABCELL_X73_Y37_N33
\muxEscReg2|X[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[7]~7_combout\ = ( \PIPE4|Temp\(70) & ( \PIPE4|Temp\(44) ) ) # ( !\PIPE4|Temp\(70) & ( \PIPE4|Temp\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE4|ALT_INV_Temp\(44),
	datad => \PIPE4|ALT_INV_Temp\(12),
	dataf => \PIPE4|ALT_INV_Temp\(70),
	combout => \muxEscReg2|X[7]~7_combout\);

-- Location: FF_X64_Y35_N26
\registradores|G2:7:regb|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[7]~7_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(7));

-- Location: LABCELL_X64_Y35_N12
\registradores|G2:4:regb|Temp[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:4:regb|Temp[7]~feeder_combout\ = ( \muxEscReg2|X[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[7]~7_combout\,
	combout => \registradores|G2:4:regb|Temp[7]~feeder_combout\);

-- Location: FF_X64_Y35_N14
\registradores|G2:4:regb|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:4:regb|Temp[7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(7));

-- Location: FF_X64_Y35_N56
\registradores|G2:5:regb|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[7]~7_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(7));

-- Location: MLABCELL_X65_Y35_N30
\registradores|G2:6:regb|Temp[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:6:regb|Temp[7]~feeder_combout\ = ( \muxEscReg2|X[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[7]~7_combout\,
	combout => \registradores|G2:6:regb|Temp[7]~feeder_combout\);

-- Location: FF_X65_Y35_N32
\registradores|G2:6:regb|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:6:regb|Temp[7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(7));

-- Location: LABCELL_X64_Y35_N54
\registradores|outData2|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux24~0_combout\ = ( \registradores|G2:5:regb|Temp\(7) & ( \registradores|G2:6:regb|Temp\(7) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:4:regb|Temp\(7))) # (\PIPE1|Temp\(17)))) # (\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17)) # 
-- ((\registradores|G2:7:regb|Temp\(7))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(7) & ( \registradores|G2:6:regb|Temp\(7) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:4:regb|Temp\(7))) # (\PIPE1|Temp\(17)))) # (\PIPE1|Temp\(16) & (\PIPE1|Temp\(17) & 
-- (\registradores|G2:7:regb|Temp\(7)))) ) ) ) # ( \registradores|G2:5:regb|Temp\(7) & ( !\registradores|G2:6:regb|Temp\(7) & ( (!\PIPE1|Temp\(16) & (!\PIPE1|Temp\(17) & ((\registradores|G2:4:regb|Temp\(7))))) # (\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17)) # 
-- ((\registradores|G2:7:regb|Temp\(7))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(7) & ( !\registradores|G2:6:regb|Temp\(7) & ( (!\PIPE1|Temp\(16) & (!\PIPE1|Temp\(17) & ((\registradores|G2:4:regb|Temp\(7))))) # (\PIPE1|Temp\(16) & (\PIPE1|Temp\(17) & 
-- (\registradores|G2:7:regb|Temp\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(16),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:7:regb|ALT_INV_Temp\(7),
	datad => \registradores|G2:4:regb|ALT_INV_Temp\(7),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(7),
	dataf => \registradores|G2:6:regb|ALT_INV_Temp\(7),
	combout => \registradores|outData2|Mux24~0_combout\);

-- Location: FF_X74_Y37_N29
\registradores|G2:1:regb|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[7]~7_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(7));

-- Location: FF_X75_Y37_N44
\registradores|G2:2:regb|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[7]~7_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(7));

-- Location: LABCELL_X75_Y37_N42
\registradores|outData2|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux24~1_combout\ = ( \registradores|G2:2:regb|Temp\(7) & ( \registradores|G2:3:regb|Temp\(7) & ( ((!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp\(7)))) # (\PIPE1|Temp\(16) & (\registradores|G2:1:regb|Temp\(7)))) # 
-- (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:2:regb|Temp\(7) & ( \registradores|G2:3:regb|Temp\(7) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:0:regb|Temp\(7) & !\PIPE1|Temp\(17))))) # (\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17))) # 
-- (\registradores|G2:1:regb|Temp\(7)))) ) ) ) # ( \registradores|G2:2:regb|Temp\(7) & ( !\registradores|G2:3:regb|Temp\(7) & ( (!\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17)) # (\registradores|G2:0:regb|Temp\(7))))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:1:regb|Temp\(7) & ((!\PIPE1|Temp\(17))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(7) & ( !\registradores|G2:3:regb|Temp\(7) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp\(7)))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:1:regb|Temp\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(16),
	datab => \registradores|G2:1:regb|ALT_INV_Temp\(7),
	datac => \registradores|G2:0:regb|ALT_INV_Temp\(7),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(7),
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(7),
	combout => \registradores|outData2|Mux24~1_combout\);

-- Location: LABCELL_X74_Y37_N45
\registradores|outData2|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux24~2_combout\ = (!\PIPE1|Temp\(18) & ((\registradores|outData2|Mux24~1_combout\))) # (\PIPE1|Temp\(18) & (\registradores|outData2|Mux24~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(18),
	datab => \registradores|outData2|ALT_INV_Mux24~0_combout\,
	datac => \registradores|outData2|ALT_INV_Mux24~1_combout\,
	combout => \registradores|outData2|Mux24~2_combout\);

-- Location: FF_X74_Y37_N44
\PIPE2|Temp[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \registradores|outData2|Mux24~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(49));

-- Location: LABCELL_X74_Y37_N27
\mux_IN_ULA_4_2|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux24~0_combout\ = ( \muxEscReg2|X[7]~7_combout\ & ( \PIPE3|Temp\(44) & ( (!\PIPEAUX|Temp\(1) & (((\PIPE2|Temp\(49)) # (\PIPEAUX|Temp\(0))))) # (\PIPEAUX|Temp\(1) & (((!\PIPEAUX|Temp\(0))) # (\PIPE2|Temp\(15)))) ) ) ) # ( 
-- !\muxEscReg2|X[7]~7_combout\ & ( \PIPE3|Temp\(44) & ( (!\PIPEAUX|Temp\(1) & (((!\PIPEAUX|Temp\(0) & \PIPE2|Temp\(49))))) # (\PIPEAUX|Temp\(1) & (((!\PIPEAUX|Temp\(0))) # (\PIPE2|Temp\(15)))) ) ) ) # ( \muxEscReg2|X[7]~7_combout\ & ( !\PIPE3|Temp\(44) & ( 
-- (!\PIPEAUX|Temp\(1) & (((\PIPE2|Temp\(49)) # (\PIPEAUX|Temp\(0))))) # (\PIPEAUX|Temp\(1) & (\PIPE2|Temp\(15) & (\PIPEAUX|Temp\(0)))) ) ) ) # ( !\muxEscReg2|X[7]~7_combout\ & ( !\PIPE3|Temp\(44) & ( (!\PIPEAUX|Temp\(1) & (((!\PIPEAUX|Temp\(0) & 
-- \PIPE2|Temp\(49))))) # (\PIPEAUX|Temp\(1) & (\PIPE2|Temp\(15) & (\PIPEAUX|Temp\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(15),
	datab => \PIPEAUX|ALT_INV_Temp\(1),
	datac => \PIPEAUX|ALT_INV_Temp\(0),
	datad => \PIPE2|ALT_INV_Temp\(49),
	datae => \muxEscReg2|ALT_INV_X[7]~7_combout\,
	dataf => \PIPE3|ALT_INV_Temp\(44),
	combout => \mux_IN_ULA_4_2|Mux24~0_combout\);

-- Location: MLABCELL_X82_Y37_N12
\ULA1|Mux24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux24~5_combout\ = ( \mux_IN_ULA_4_2|Mux24~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( ((\ULA1|Mux29~2_combout\ & (!\ULA1|Mux29~18_combout\ $ (!\ULA1|Mux29~19_combout\)))) # (\ULA1|Mux21~0_combout\) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux24~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( ((\ULA1|Mux29~2_combout\ & (\ULA1|Mux29~18_combout\ & !\ULA1|Mux29~19_combout\))) # (\ULA1|Mux21~0_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux24~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\ULA1|Mux21~0_combout\ & (\ULA1|Mux29~2_combout\ & (\ULA1|Mux29~18_combout\ & !\ULA1|Mux29~19_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux24~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( 
-- (!\ULA1|Mux21~0_combout\ & (\ULA1|Mux29~2_combout\ & (!\ULA1|Mux29~18_combout\ & !\ULA1|Mux29~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000100000000001010111010101010101011101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux21~0_combout\,
	datab => \ULA1|ALT_INV_Mux29~2_combout\,
	datac => \ULA1|ALT_INV_Mux29~18_combout\,
	datad => \ULA1|ALT_INV_Mux29~19_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux24~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	combout => \ULA1|Mux24~5_combout\);

-- Location: MLABCELL_X84_Y35_N51
\rtl~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~66_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux21~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux23~0_combout\ ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	combout => \rtl~66_combout\);

-- Location: MLABCELL_X84_Y34_N36
\ULA1|Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux24~4_combout\ = ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( \rtl~66_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~68_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~69_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( 
-- \rtl~66_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\) # (\rtl~67_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( !\rtl~66_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~68_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- ((\rtl~69_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( !\rtl~66_combout\ & ( (\rtl~67_combout\ & \mux_IN_ULA_4_2|Mux29~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~67_combout\,
	datab => \ALT_INV_rtl~68_combout\,
	datac => \ALT_INV_rtl~69_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	dataf => \ALT_INV_rtl~66_combout\,
	combout => \ULA1|Mux24~4_combout\);

-- Location: LABCELL_X83_Y37_N3
\ULA1|Mux24~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux24~6_combout\ = ( \ULA1|Mux24~4_combout\ & ( (!\ULA1|Mux24~5_combout\ & ((!\ULA1|Mux27~10_combout\) # ((!\ULA1|Mux27~8_combout\ & !\ULA1|Add0~37_sumout\)))) ) ) # ( !\ULA1|Mux24~4_combout\ & ( (!\ULA1|Mux24~5_combout\ & 
-- ((!\ULA1|Mux27~10_combout\) # ((!\ULA1|Add0~37_sumout\) # (\ULA1|Mux27~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101100000000111110110000000011101010000000001110101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux27~10_combout\,
	datab => \ULA1|ALT_INV_Mux27~8_combout\,
	datac => \ULA1|ALT_INV_Add0~37_sumout\,
	datad => \ULA1|ALT_INV_Mux24~5_combout\,
	dataf => \ULA1|ALT_INV_Mux24~4_combout\,
	combout => \ULA1|Mux24~6_combout\);

-- Location: LABCELL_X75_Y36_N48
\ULA1|ShiftRight2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ShiftRight2~3_combout\ = ( \rtl~71_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\rtl~70_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) # ( !\rtl~71_combout\ 
-- & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~70_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \ALT_INV_rtl~70_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	dataf => \ALT_INV_rtl~71_combout\,
	combout => \ULA1|ShiftRight2~3_combout\);

-- Location: LABCELL_X74_Y37_N54
\ULA1|LessThan0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~33_combout\ = ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( !\mux_IN_ULA_4_2|Mux24~0_combout\ ) ) # ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( \mux_IN_ULA_4_2|Mux24~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux24~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	combout => \ULA1|LessThan0~33_combout\);

-- Location: LABCELL_X79_Y34_N6
\ULA1|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux24~0_combout\ = ( \ULA1|LessThan0~33_combout\ & ( \ULA1|sig_output~3_combout\ & ( ((\rtl~263_combout\) # (\ULA1|Mux14~0_combout\)) # (\ULA1|Mux3~6_combout\) ) ) ) # ( !\ULA1|LessThan0~33_combout\ & ( \ULA1|sig_output~3_combout\ & ( 
-- (!\ULA1|Mux3~6_combout\ & (!\ULA1|Mux14~0_combout\ & \rtl~263_combout\)) ) ) ) # ( \ULA1|LessThan0~33_combout\ & ( !\ULA1|sig_output~3_combout\ & ( ((\rtl~278_combout\ & \ULA1|Mux3~6_combout\)) # (\ULA1|Mux14~0_combout\) ) ) ) # ( 
-- !\ULA1|LessThan0~33_combout\ & ( !\ULA1|sig_output~3_combout\ & ( (\rtl~278_combout\ & (\ULA1|Mux3~6_combout\ & !\ULA1|Mux14~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000111110001111100000000110000000011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~278_combout\,
	datab => \ULA1|ALT_INV_Mux3~6_combout\,
	datac => \ULA1|ALT_INV_Mux14~0_combout\,
	datad => \ALT_INV_rtl~263_combout\,
	datae => \ULA1|ALT_INV_LessThan0~33_combout\,
	dataf => \ULA1|ALT_INV_sig_output~3_combout\,
	combout => \ULA1|Mux24~0_combout\);

-- Location: MLABCELL_X84_Y35_N48
\rtl~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~78_combout\ = ( \ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux21~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux23~0_combout\ ) ) ) # ( \ULA1|Add2~113_sumout\ & ( 
-- !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datae => \ULA1|ALT_INV_Add2~113_sumout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~78_combout\);

-- Location: LABCELL_X79_Y35_N6
\ULA1|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux24~1_combout\ = ( \rtl~77_combout\ & ( \rtl~73_combout\ & ( ((!\ULA1|Add2~121_sumout\ & ((\rtl~78_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~79_combout\))) # (\ULA1|Add2~125_sumout\) ) ) ) # ( !\rtl~77_combout\ & ( \rtl~73_combout\ & ( 
-- (!\ULA1|Add2~121_sumout\ & (((!\ULA1|Add2~125_sumout\ & \rtl~78_combout\)))) # (\ULA1|Add2~121_sumout\ & (((\ULA1|Add2~125_sumout\)) # (\rtl~79_combout\))) ) ) ) # ( \rtl~77_combout\ & ( !\rtl~73_combout\ & ( (!\ULA1|Add2~121_sumout\ & 
-- (((\rtl~78_combout\) # (\ULA1|Add2~125_sumout\)))) # (\ULA1|Add2~121_sumout\ & (\rtl~79_combout\ & (!\ULA1|Add2~125_sumout\))) ) ) ) # ( !\rtl~77_combout\ & ( !\rtl~73_combout\ & ( (!\ULA1|Add2~125_sumout\ & ((!\ULA1|Add2~121_sumout\ & 
-- ((\rtl~78_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~79_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~121_sumout\,
	datab => \ALT_INV_rtl~79_combout\,
	datac => \ULA1|ALT_INV_Add2~125_sumout\,
	datad => \ALT_INV_rtl~78_combout\,
	datae => \ALT_INV_rtl~77_combout\,
	dataf => \ALT_INV_rtl~73_combout\,
	combout => \ULA1|Mux24~1_combout\);

-- Location: LABCELL_X79_Y35_N51
\ULA1|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux24~2_combout\ = ( \ULA1|Mux29~5_combout\ & ( \ULA1|Mux24~1_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (((\rtl~264_combout\)))) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (((!\ULA1|Add2~129_sumout\)) # (\rtl~265_combout\))) ) ) ) # ( 
-- \ULA1|Mux29~5_combout\ & ( !\ULA1|Mux24~1_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (((\rtl~264_combout\)))) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (\rtl~265_combout\ & ((\ULA1|Add2~129_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011010100000000000000000011111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~265_combout\,
	datab => \ALT_INV_rtl~264_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_Add2~129_sumout\,
	datae => \ULA1|ALT_INV_Mux29~5_combout\,
	dataf => \ULA1|ALT_INV_Mux24~1_combout\,
	combout => \ULA1|Mux24~2_combout\);

-- Location: LABCELL_X80_Y36_N24
\ULA1|Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux24~3_combout\ = ( \ULA1|Mux24~0_combout\ & ( \ULA1|Mux24~2_combout\ & ( (!\ULA1|Mux29~35_combout\) # ((!\ULA1|Mux27~6_combout\ & ((\ULA1|ShiftRight2~3_combout\))) # (\ULA1|Mux27~6_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( 
-- !\ULA1|Mux24~0_combout\ & ( \ULA1|Mux24~2_combout\ & ( (!\ULA1|Mux27~6_combout\ & (((\ULA1|Mux29~35_combout\ & \ULA1|ShiftRight2~3_combout\)))) # (\ULA1|Mux27~6_combout\ & (((!\ULA1|Mux29~35_combout\)) # (\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( 
-- \ULA1|Mux24~0_combout\ & ( !\ULA1|Mux24~2_combout\ & ( (!\ULA1|Mux27~6_combout\ & (((!\ULA1|Mux29~35_combout\) # (\ULA1|ShiftRight2~3_combout\)))) # (\ULA1|Mux27~6_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\ & (\ULA1|Mux29~35_combout\))) ) ) ) # ( 
-- !\ULA1|Mux24~0_combout\ & ( !\ULA1|Mux24~2_combout\ & ( (\ULA1|Mux29~35_combout\ & ((!\ULA1|Mux27~6_combout\ & ((\ULA1|ShiftRight2~3_combout\))) # (\ULA1|Mux27~6_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux27~6_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~35_combout\,
	datad => \ULA1|ALT_INV_ShiftRight2~3_combout\,
	datae => \ULA1|ALT_INV_Mux24~0_combout\,
	dataf => \ULA1|ALT_INV_Mux24~2_combout\,
	combout => \ULA1|Mux24~3_combout\);

-- Location: LABCELL_X80_Y36_N57
\ULA1|Mux24~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux24~7_combout\ = ( \ULA1|Mux24~3_combout\ & ( (!\ULA1|Mux24~6_combout\) # (\ULA1|Mux27~14_combout\) ) ) # ( !\ULA1|Mux24~3_combout\ & ( !\ULA1|Mux24~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux27~14_combout\,
	datad => \ULA1|ALT_INV_Mux24~6_combout\,
	dataf => \ULA1|ALT_INV_Mux24~3_combout\,
	combout => \ULA1|Mux24~7_combout\);

-- Location: FF_X80_Y36_N59
\PIPE3|Temp[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux24~7_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(44));

-- Location: FF_X74_Y37_N41
\PIPE4|Temp[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(6),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(43));

-- Location: LABCELL_X74_Y37_N33
\muxEscReg2|X[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[6]~6_combout\ = ( \PIPE4|Temp\(43) & ( (\PIPE4|Temp[70]~DUPLICATE_q\) # (\PIPE4|Temp\(11)) ) ) # ( !\PIPE4|Temp\(43) & ( (\PIPE4|Temp\(11) & !\PIPE4|Temp[70]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE4|ALT_INV_Temp\(11),
	datad => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	dataf => \PIPE4|ALT_INV_Temp\(43),
	combout => \muxEscReg2|X[6]~6_combout\);

-- Location: LABCELL_X68_Y37_N27
\registradores|G2:3:regb|Temp[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:3:regb|Temp[6]~feeder_combout\ = ( \muxEscReg2|X[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[6]~6_combout\,
	combout => \registradores|G2:3:regb|Temp[6]~feeder_combout\);

-- Location: FF_X68_Y37_N28
\registradores|G2:3:regb|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:3:regb|Temp[6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(6));

-- Location: FF_X70_Y37_N38
\registradores|G2:0:regb|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(6));

-- Location: FF_X70_Y37_N17
\registradores|G2:2:regb|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[6]~6_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(6));

-- Location: MLABCELL_X65_Y37_N48
\registradores|G2:1:regb|Temp[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[6]~feeder_combout\ = ( \muxEscReg2|X[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[6]~6_combout\,
	combout => \registradores|G2:1:regb|Temp[6]~feeder_combout\);

-- Location: FF_X65_Y37_N49
\registradores|G2:1:regb|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(6));

-- Location: LABCELL_X70_Y37_N15
\registradores|outData2|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux25~1_combout\ = ( \registradores|G2:2:regb|Temp\(6) & ( \registradores|G2:1:regb|Temp\(6) & ( (!\PIPE1|Temp\(17) & (((\registradores|G2:0:regb|Temp\(6)) # (\PIPE1|Temp\(16))))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16))) # 
-- (\registradores|G2:3:regb|Temp\(6)))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(6) & ( \registradores|G2:1:regb|Temp\(6) & ( (!\PIPE1|Temp\(17) & (((\registradores|G2:0:regb|Temp\(6)) # (\PIPE1|Temp\(16))))) # (\PIPE1|Temp\(17) & 
-- (\registradores|G2:3:regb|Temp\(6) & (\PIPE1|Temp\(16)))) ) ) ) # ( \registradores|G2:2:regb|Temp\(6) & ( !\registradores|G2:1:regb|Temp\(6) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16) & \registradores|G2:0:regb|Temp\(6))))) # (\PIPE1|Temp\(17) & 
-- (((!\PIPE1|Temp\(16))) # (\registradores|G2:3:regb|Temp\(6)))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(6) & ( !\registradores|G2:1:regb|Temp\(6) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16) & \registradores|G2:0:regb|Temp\(6))))) # (\PIPE1|Temp\(17) & 
-- (\registradores|G2:3:regb|Temp\(6) & (\PIPE1|Temp\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \registradores|G2:3:regb|ALT_INV_Temp\(6),
	datac => \PIPE1|ALT_INV_Temp\(16),
	datad => \registradores|G2:0:regb|ALT_INV_Temp\(6),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(6),
	dataf => \registradores|G2:1:regb|ALT_INV_Temp\(6),
	combout => \registradores|outData2|Mux25~1_combout\);

-- Location: FF_X64_Y36_N17
\registradores|G2:5:regb|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[6]~6_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(6));

-- Location: FF_X64_Y36_N2
\registradores|G2:7:regb|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[6]~6_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(6));

-- Location: MLABCELL_X65_Y36_N42
\registradores|G2:4:regb|Temp[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:4:regb|Temp[6]~feeder_combout\ = ( \muxEscReg2|X[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[6]~6_combout\,
	combout => \registradores|G2:4:regb|Temp[6]~feeder_combout\);

-- Location: FF_X65_Y36_N44
\registradores|G2:4:regb|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:4:regb|Temp[6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(6));

-- Location: FF_X64_Y36_N11
\registradores|G2:6:regb|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[6]~6_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(6));

-- Location: LABCELL_X64_Y36_N57
\registradores|outData2|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux25~0_combout\ = ( \registradores|G2:4:regb|Temp\(6) & ( \registradores|G2:6:regb|Temp\(6) & ( (!\PIPE1|Temp\(16)) # ((!\PIPE1|Temp\(17) & (\registradores|G2:5:regb|Temp\(6))) # (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:7:regb|Temp\(6))))) ) ) ) # ( !\registradores|G2:4:regb|Temp\(6) & ( \registradores|G2:6:regb|Temp\(6) & ( (!\PIPE1|Temp\(16) & (\PIPE1|Temp\(17))) # (\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & (\registradores|G2:5:regb|Temp\(6))) # 
-- (\PIPE1|Temp\(17) & ((\registradores|G2:7:regb|Temp\(6)))))) ) ) ) # ( \registradores|G2:4:regb|Temp\(6) & ( !\registradores|G2:6:regb|Temp\(6) & ( (!\PIPE1|Temp\(16) & (!\PIPE1|Temp\(17))) # (\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & 
-- (\registradores|G2:5:regb|Temp\(6))) # (\PIPE1|Temp\(17) & ((\registradores|G2:7:regb|Temp\(6)))))) ) ) ) # ( !\registradores|G2:4:regb|Temp\(6) & ( !\registradores|G2:6:regb|Temp\(6) & ( (\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & 
-- (\registradores|G2:5:regb|Temp\(6))) # (\PIPE1|Temp\(17) & ((\registradores|G2:7:regb|Temp\(6)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(16),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:5:regb|ALT_INV_Temp\(6),
	datad => \registradores|G2:7:regb|ALT_INV_Temp\(6),
	datae => \registradores|G2:4:regb|ALT_INV_Temp\(6),
	dataf => \registradores|G2:6:regb|ALT_INV_Temp\(6),
	combout => \registradores|outData2|Mux25~0_combout\);

-- Location: LABCELL_X73_Y37_N15
\registradores|outData2|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux25~2_combout\ = ( \registradores|outData2|Mux25~0_combout\ & ( (\registradores|outData2|Mux25~1_combout\) # (\PIPE1|Temp\(18)) ) ) # ( !\registradores|outData2|Mux25~0_combout\ & ( (!\PIPE1|Temp\(18) & 
-- \registradores|outData2|Mux25~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(18),
	datac => \registradores|outData2|ALT_INV_Mux25~1_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux25~0_combout\,
	combout => \registradores|outData2|Mux25~2_combout\);

-- Location: FF_X74_Y37_N23
\PIPE2|Temp[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \registradores|outData2|Mux25~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(48));

-- Location: LABCELL_X74_Y37_N48
\mux_IN_ULA_4_2|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux25~0_combout\ = ( \PIPE3|Temp\(43) & ( (!\PIPEAUX|Temp\(0) & (((\PIPEAUX|Temp\(1))) # (\PIPE2|Temp\(48)))) # (\PIPEAUX|Temp\(0) & (((\muxEscReg2|X[6]~6_combout\ & !\PIPEAUX|Temp\(1))))) ) ) # ( !\PIPE3|Temp\(43) & ( (!\PIPEAUX|Temp\(1) 
-- & ((!\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(48))) # (\PIPEAUX|Temp\(0) & ((\muxEscReg2|X[6]~6_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110000000001000111110011000100011111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(48),
	datab => \PIPEAUX|ALT_INV_Temp\(0),
	datac => \muxEscReg2|ALT_INV_X[6]~6_combout\,
	datad => \PIPEAUX|ALT_INV_Temp\(1),
	dataf => \PIPE3|ALT_INV_Temp\(43),
	combout => \mux_IN_ULA_4_2|Mux25~0_combout\);

-- Location: LABCELL_X81_Y37_N42
\ULA1|Mux25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux25~5_combout\ = ( \ULA1|Mux21~0_combout\ & ( \ULA1|Mux29~19_combout\ & ( \mux_IN_ULA_4_1|Mux25~0_combout\ ) ) ) # ( !\ULA1|Mux21~0_combout\ & ( \ULA1|Mux29~19_combout\ & ( (\ULA1|Mux29~2_combout\ & (!\ULA1|Mux29~18_combout\ & 
-- (\mux_IN_ULA_4_2|Mux25~0_combout\ & \mux_IN_ULA_4_1|Mux25~0_combout\))) ) ) ) # ( \ULA1|Mux21~0_combout\ & ( !\ULA1|Mux29~19_combout\ & ( \mux_IN_ULA_4_1|Mux25~0_combout\ ) ) ) # ( !\ULA1|Mux21~0_combout\ & ( !\ULA1|Mux29~19_combout\ & ( 
-- (\ULA1|Mux29~2_combout\ & (!\ULA1|Mux29~18_combout\ $ (((\mux_IN_ULA_4_1|Mux25~0_combout\) # (\mux_IN_ULA_4_2|Mux25~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010001000000001111111100000000000001000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~2_combout\,
	datab => \ULA1|ALT_INV_Mux29~18_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux25~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datae => \ULA1|ALT_INV_Mux21~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~19_combout\,
	combout => \ULA1|Mux25~5_combout\);

-- Location: MLABCELL_X84_Y37_N9
\rtl~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~41_combout\ = ( \mux_IN_ULA_4_1|Mux25~0_combout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\) # ((\mux_IN_ULA_4_1|Mux23~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (((\mux_IN_ULA_4_1|Mux24~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux25~0_combout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_2|Mux30~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux23~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (((\mux_IN_ULA_4_1|Mux24~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\))) ) ) ) # ( \mux_IN_ULA_4_1|Mux25~0_combout\ & ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((!\mux_IN_ULA_4_2|Mux30~0_combout\) # ((\mux_IN_ULA_4_1|Mux23~0_combout\)))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux24~0_combout\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux25~0_combout\ & ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux23~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux24~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	combout => \rtl~41_combout\);

-- Location: MLABCELL_X84_Y37_N45
\ULA1|Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux25~4_combout\ = ( \rtl~42_combout\ & ( \rtl~43_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\rtl~41_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\) # 
-- ((\rtl~44_combout\)))) ) ) ) # ( !\rtl~42_combout\ & ( \rtl~43_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\rtl~41_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- ((\rtl~44_combout\)))) ) ) ) # ( \rtl~42_combout\ & ( !\rtl~43_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~41_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\) # 
-- ((\rtl~44_combout\)))) ) ) ) # ( !\rtl~42_combout\ & ( !\rtl~43_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~41_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- ((\rtl~44_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datac => \ALT_INV_rtl~41_combout\,
	datad => \ALT_INV_rtl~44_combout\,
	datae => \ALT_INV_rtl~42_combout\,
	dataf => \ALT_INV_rtl~43_combout\,
	combout => \ULA1|Mux25~4_combout\);

-- Location: LABCELL_X83_Y37_N6
\ULA1|Mux25~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux25~6_combout\ = ( \ULA1|Mux25~4_combout\ & ( (!\ULA1|Mux25~5_combout\ & ((!\ULA1|Mux27~10_combout\) # ((!\ULA1|Mux27~8_combout\ & !\ULA1|Add0~33_sumout\)))) ) ) # ( !\ULA1|Mux25~4_combout\ & ( (!\ULA1|Mux25~5_combout\ & 
-- ((!\ULA1|Mux27~10_combout\) # ((!\ULA1|Add0~33_sumout\) # (\ULA1|Mux27~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010110000111100001011000011100000101000001110000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux27~10_combout\,
	datab => \ULA1|ALT_INV_Mux27~8_combout\,
	datac => \ULA1|ALT_INV_Mux25~5_combout\,
	datad => \ULA1|ALT_INV_Add0~33_sumout\,
	dataf => \ULA1|ALT_INV_Mux25~4_combout\,
	combout => \ULA1|Mux25~6_combout\);

-- Location: LABCELL_X80_Y35_N24
\rtl~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~60_combout\ = ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( (\mux_IN_ULA_4_1|Mux24~0_combout\) # (\ULA1|Add2~113_sumout\) ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\ULA1|Add2~113_sumout\ & 
-- (\mux_IN_ULA_4_1|Mux25~0_combout\)) # (\ULA1|Add2~113_sumout\ & ((\mux_IN_ULA_4_1|Mux23~0_combout\))) ) ) ) # ( \ULA1|Add2~117_sumout\ & ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\ULA1|Add2~113_sumout\ & \mux_IN_ULA_4_1|Mux24~0_combout\) ) ) ) # ( 
-- !\ULA1|Add2~117_sumout\ & ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( (!\ULA1|Add2~113_sumout\ & (\mux_IN_ULA_4_1|Mux25~0_combout\)) # (\ULA1|Add2~113_sumout\ & ((\mux_IN_ULA_4_1|Mux23~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datac => \ULA1|ALT_INV_Add2~113_sumout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	datae => \ULA1|ALT_INV_Add2~117_sumout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	combout => \rtl~60_combout\);

-- Location: LABCELL_X80_Y35_N54
\ULA1|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux25~1_combout\ = ( \rtl~53_combout\ & ( \ULA1|Add2~125_sumout\ & ( (\rtl~59_combout\) # (\ULA1|Add2~121_sumout\) ) ) ) # ( !\rtl~53_combout\ & ( \ULA1|Add2~125_sumout\ & ( (!\ULA1|Add2~121_sumout\ & \rtl~59_combout\) ) ) ) # ( \rtl~53_combout\ & ( 
-- !\ULA1|Add2~125_sumout\ & ( (!\ULA1|Add2~121_sumout\ & ((\rtl~60_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~61_combout\)) ) ) ) # ( !\rtl~53_combout\ & ( !\ULA1|Add2~125_sumout\ & ( (!\ULA1|Add2~121_sumout\ & ((\rtl~60_combout\))) # 
-- (\ULA1|Add2~121_sumout\ & (\rtl~61_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~121_sumout\,
	datab => \ALT_INV_rtl~61_combout\,
	datac => \ALT_INV_rtl~60_combout\,
	datad => \ALT_INV_rtl~59_combout\,
	datae => \ALT_INV_rtl~53_combout\,
	dataf => \ULA1|ALT_INV_Add2~125_sumout\,
	combout => \ULA1|Mux25~1_combout\);

-- Location: LABCELL_X80_Y35_N0
\ULA1|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux25~2_combout\ = ( \ULA1|Mux25~1_combout\ & ( \ULA1|Mux29~5_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (((\rtl~261_combout\)))) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & ((!\ULA1|Add2~129_sumout\) # ((\rtl~262_combout\)))) ) ) ) # ( 
-- !\ULA1|Mux25~1_combout\ & ( \ULA1|Mux29~5_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (((\rtl~261_combout\)))) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (\ULA1|Add2~129_sumout\ & (\rtl~262_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001111100010000101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~129_sumout\,
	datab => \ALT_INV_rtl~262_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datad => \ALT_INV_rtl~261_combout\,
	datae => \ULA1|ALT_INV_Mux25~1_combout\,
	dataf => \ULA1|ALT_INV_Mux29~5_combout\,
	combout => \ULA1|Mux25~2_combout\);

-- Location: LABCELL_X74_Y37_N18
\ULA1|LessThan0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~32_combout\ = !\mux_IN_ULA_4_1|Mux25~0_combout\ $ (!\mux_IN_ULA_4_2|Mux25~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux25~0_combout\,
	combout => \ULA1|LessThan0~32_combout\);

-- Location: LABCELL_X80_Y36_N18
\ULA1|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux25~0_combout\ = ( \rtl~260_combout\ & ( \ULA1|sig_output~3_combout\ & ( ((!\ULA1|Mux3~6_combout\ & !\ULA1|Mux14~0_combout\)) # (\ULA1|LessThan0~32_combout\) ) ) ) # ( !\rtl~260_combout\ & ( \ULA1|sig_output~3_combout\ & ( 
-- (\ULA1|LessThan0~32_combout\ & ((\ULA1|Mux14~0_combout\) # (\ULA1|Mux3~6_combout\))) ) ) ) # ( \rtl~260_combout\ & ( !\ULA1|sig_output~3_combout\ & ( (!\ULA1|Mux14~0_combout\ & (\ULA1|Mux3~6_combout\ & ((\rtl~259_combout\)))) # (\ULA1|Mux14~0_combout\ & 
-- (((\ULA1|LessThan0~32_combout\)))) ) ) ) # ( !\rtl~260_combout\ & ( !\ULA1|sig_output~3_combout\ & ( (!\ULA1|Mux14~0_combout\ & (\ULA1|Mux3~6_combout\ & ((\rtl~259_combout\)))) # (\ULA1|Mux14~0_combout\ & (((\ULA1|LessThan0~32_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010011000000110101001100010011000100111011001110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux3~6_combout\,
	datab => \ULA1|ALT_INV_LessThan0~32_combout\,
	datac => \ULA1|ALT_INV_Mux14~0_combout\,
	datad => \ALT_INV_rtl~259_combout\,
	datae => \ALT_INV_rtl~260_combout\,
	dataf => \ULA1|ALT_INV_sig_output~3_combout\,
	combout => \ULA1|Mux25~0_combout\);

-- Location: LABCELL_X80_Y36_N48
\ULA1|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux25~3_combout\ = ( \ULA1|Mux29~35_combout\ & ( \ULA1|Mux25~0_combout\ & ( (!\ULA1|Mux27~6_combout\ & (\rtl~112_combout\)) # (\ULA1|Mux27~6_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( !\ULA1|Mux29~35_combout\ & ( 
-- \ULA1|Mux25~0_combout\ & ( (!\ULA1|Mux27~6_combout\) # (\ULA1|Mux25~2_combout\) ) ) ) # ( \ULA1|Mux29~35_combout\ & ( !\ULA1|Mux25~0_combout\ & ( (!\ULA1|Mux27~6_combout\ & (\rtl~112_combout\)) # (\ULA1|Mux27~6_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( !\ULA1|Mux29~35_combout\ & ( !\ULA1|Mux25~0_combout\ & ( (\ULA1|Mux27~6_combout\ & \ULA1|Mux25~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~112_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Mux27~6_combout\,
	datad => \ULA1|ALT_INV_Mux25~2_combout\,
	datae => \ULA1|ALT_INV_Mux29~35_combout\,
	dataf => \ULA1|ALT_INV_Mux25~0_combout\,
	combout => \ULA1|Mux25~3_combout\);

-- Location: LABCELL_X80_Y36_N33
\ULA1|Mux25~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux25~7_combout\ = ( \ULA1|Mux25~3_combout\ & ( (!\ULA1|Mux25~6_combout\) # (\ULA1|Mux27~14_combout\) ) ) # ( !\ULA1|Mux25~3_combout\ & ( !\ULA1|Mux25~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux27~14_combout\,
	datad => \ULA1|ALT_INV_Mux25~6_combout\,
	dataf => \ULA1|ALT_INV_Mux25~3_combout\,
	combout => \ULA1|Mux25~7_combout\);

-- Location: FF_X80_Y36_N35
\PIPE3|Temp[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux25~7_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(43));

-- Location: FF_X74_Y37_N38
\PIPE4|Temp[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(5),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(42));

-- Location: FF_X74_Y37_N8
\PIPE4|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(42),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(10));

-- Location: LABCELL_X74_Y37_N42
\muxEscReg2|X[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[5]~5_combout\ = ( \PIPE4|Temp\(10) & ( (!\PIPE4|Temp[70]~DUPLICATE_q\) # (\PIPE4|Temp\(42)) ) ) # ( !\PIPE4|Temp\(10) & ( (\PIPE4|Temp\(42) & \PIPE4|Temp[70]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE4|ALT_INV_Temp\(42),
	datad => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	dataf => \PIPE4|ALT_INV_Temp\(10),
	combout => \muxEscReg2|X[5]~5_combout\);

-- Location: LABCELL_X63_Y35_N33
\registradores|G2:6:regb|Temp[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:6:regb|Temp[5]~feeder_combout\ = ( \muxEscReg2|X[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[5]~5_combout\,
	combout => \registradores|G2:6:regb|Temp[5]~feeder_combout\);

-- Location: FF_X63_Y35_N35
\registradores|G2:6:regb|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:6:regb|Temp[5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(5));

-- Location: FF_X64_Y35_N17
\registradores|G2:4:regb|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[5]~5_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(5));

-- Location: FF_X63_Y35_N26
\registradores|G2:5:regb|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[5]~5_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(5));

-- Location: LABCELL_X64_Y35_N27
\registradores|G2:7:regb|Temp[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:7:regb|Temp[5]~feeder_combout\ = \muxEscReg2|X[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \muxEscReg2|ALT_INV_X[5]~5_combout\,
	combout => \registradores|G2:7:regb|Temp[5]~feeder_combout\);

-- Location: FF_X64_Y35_N28
\registradores|G2:7:regb|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:7:regb|Temp[5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(5));

-- Location: LABCELL_X63_Y35_N24
\registradores|outData2|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux26~0_combout\ = ( \registradores|G2:5:regb|Temp\(5) & ( \registradores|G2:7:regb|Temp\(5) & ( ((!\PIPE1|Temp\(17) & ((\registradores|G2:4:regb|Temp\(5)))) # (\PIPE1|Temp\(17) & (\registradores|G2:6:regb|Temp\(5)))) # 
-- (\PIPE1|Temp\(16)) ) ) ) # ( !\registradores|G2:5:regb|Temp\(5) & ( \registradores|G2:7:regb|Temp\(5) & ( (!\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & ((\registradores|G2:4:regb|Temp\(5)))) # (\PIPE1|Temp\(17) & (\registradores|G2:6:regb|Temp\(5))))) # 
-- (\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:5:regb|Temp\(5) & ( !\registradores|G2:7:regb|Temp\(5) & ( (!\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & ((\registradores|G2:4:regb|Temp\(5)))) # (\PIPE1|Temp\(17) & 
-- (\registradores|G2:6:regb|Temp\(5))))) # (\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(5) & ( !\registradores|G2:7:regb|Temp\(5) & ( (!\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & ((\registradores|G2:4:regb|Temp\(5)))) 
-- # (\PIPE1|Temp\(17) & (\registradores|G2:6:regb|Temp\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:6:regb|ALT_INV_Temp\(5),
	datab => \PIPE1|ALT_INV_Temp\(16),
	datac => \registradores|G2:4:regb|ALT_INV_Temp\(5),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(5),
	dataf => \registradores|G2:7:regb|ALT_INV_Temp\(5),
	combout => \registradores|outData2|Mux26~0_combout\);

-- Location: FF_X74_Y37_N14
\registradores|G2:2:regb|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[5]~5_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(5));

-- Location: FF_X74_Y37_N56
\registradores|G2:1:regb|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[5]~5_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(5));

-- Location: LABCELL_X74_Y37_N39
\registradores|outData2|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux26~1_combout\ = ( \PIPE1|Temp\(17) & ( \registradores|G2:3:regb|Temp\(5) & ( (\PIPE1|Temp\(16)) # (\registradores|G2:2:regb|Temp\(5)) ) ) ) # ( !\PIPE1|Temp\(17) & ( \registradores|G2:3:regb|Temp\(5) & ( (!\PIPE1|Temp\(16) & 
-- (\registradores|G2:0:regb|Temp\(5))) # (\PIPE1|Temp\(16) & ((\registradores|G2:1:regb|Temp\(5)))) ) ) ) # ( \PIPE1|Temp\(17) & ( !\registradores|G2:3:regb|Temp\(5) & ( (\registradores|G2:2:regb|Temp\(5) & !\PIPE1|Temp\(16)) ) ) ) # ( !\PIPE1|Temp\(17) & ( 
-- !\registradores|G2:3:regb|Temp\(5) & ( (!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp\(5))) # (\PIPE1|Temp\(16) & ((\registradores|G2:1:regb|Temp\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011000001010000010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:0:regb|ALT_INV_Temp\(5),
	datab => \registradores|G2:2:regb|ALT_INV_Temp\(5),
	datac => \PIPE1|ALT_INV_Temp\(16),
	datad => \registradores|G2:1:regb|ALT_INV_Temp\(5),
	datae => \PIPE1|ALT_INV_Temp\(17),
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(5),
	combout => \registradores|outData2|Mux26~1_combout\);

-- Location: LABCELL_X74_Y37_N9
\registradores|outData2|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux26~2_combout\ = ( \registradores|outData2|Mux26~1_combout\ & ( (!\PIPE1|Temp\(18)) # (\registradores|outData2|Mux26~0_combout\) ) ) # ( !\registradores|outData2|Mux26~1_combout\ & ( (\PIPE1|Temp\(18) & 
-- \registradores|outData2|Mux26~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(18),
	datad => \registradores|outData2|ALT_INV_Mux26~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux26~1_combout\,
	combout => \registradores|outData2|Mux26~2_combout\);

-- Location: FF_X74_Y37_N11
\PIPE2|Temp[47]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux26~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp[47]~DUPLICATE_q\);

-- Location: LABCELL_X74_Y37_N57
\mux_IN_ULA_4_2|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux26~0_combout\ = ( \muxEscReg2|X[5]~5_combout\ & ( (!\PIPEAUX|Temp\(1) & (((\PIPEAUX|Temp\(0))) # (\PIPE2|Temp[47]~DUPLICATE_q\))) # (\PIPEAUX|Temp\(1) & (((!\PIPEAUX|Temp\(0) & \PIPE3|Temp\(42))))) ) ) # ( !\muxEscReg2|X[5]~5_combout\ & 
-- ( (!\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & (\PIPE2|Temp[47]~DUPLICATE_q\)) # (\PIPEAUX|Temp\(1) & ((\PIPE3|Temp\(42)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001000000111000000101010011110100010101001111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(1),
	datab => \PIPE2|ALT_INV_Temp[47]~DUPLICATE_q\,
	datac => \PIPEAUX|ALT_INV_Temp\(0),
	datad => \PIPE3|ALT_INV_Temp\(42),
	dataf => \muxEscReg2|ALT_INV_X[5]~5_combout\,
	combout => \mux_IN_ULA_4_2|Mux26~0_combout\);

-- Location: MLABCELL_X82_Y37_N15
\ULA1|Mux26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux26~5_combout\ = ( \mux_IN_ULA_4_2|Mux26~0_combout\ & ( \mux_IN_ULA_4_1|Mux26~0_combout\ & ( ((\ULA1|Mux29~2_combout\ & (!\ULA1|Mux29~19_combout\ $ (!\ULA1|Mux29~18_combout\)))) # (\ULA1|Mux21~0_combout\) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux26~0_combout\ & ( \mux_IN_ULA_4_1|Mux26~0_combout\ & ( ((\ULA1|Mux29~2_combout\ & (!\ULA1|Mux29~19_combout\ & \ULA1|Mux29~18_combout\))) # (\ULA1|Mux21~0_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux26~0_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux26~0_combout\ & ( (!\ULA1|Mux21~0_combout\ & (\ULA1|Mux29~2_combout\ & (!\ULA1|Mux29~19_combout\ & \ULA1|Mux29~18_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux26~0_combout\ & ( !\mux_IN_ULA_4_1|Mux26~0_combout\ & ( 
-- (!\ULA1|Mux21~0_combout\ & (\ULA1|Mux29~2_combout\ & (!\ULA1|Mux29~19_combout\ & !\ULA1|Mux29~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000010000001010101011101010101011101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux21~0_combout\,
	datab => \ULA1|ALT_INV_Mux29~2_combout\,
	datac => \ULA1|ALT_INV_Mux29~19_combout\,
	datad => \ULA1|ALT_INV_Mux29~18_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux26~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	combout => \ULA1|Mux26~5_combout\);

-- Location: MLABCELL_X84_Y35_N36
\ULA1|Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux26~4_combout\ = ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( \rtl~20_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\) # (\rtl~21_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( \rtl~20_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- ((\rtl~18_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~19_combout\)) ) ) ) # ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( !\rtl~20_combout\ & ( (\rtl~21_combout\ & \mux_IN_ULA_4_2|Mux29~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( 
-- !\rtl~20_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~18_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~19_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000101010100001111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~21_combout\,
	datab => \ALT_INV_rtl~19_combout\,
	datac => \ALT_INV_rtl~18_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	dataf => \ALT_INV_rtl~20_combout\,
	combout => \ULA1|Mux26~4_combout\);

-- Location: MLABCELL_X82_Y37_N54
\ULA1|Mux26~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux26~6_combout\ = ( \ULA1|Mux27~8_combout\ & ( \ULA1|Mux27~10_combout\ & ( (!\ULA1|Mux26~5_combout\ & !\ULA1|Mux26~4_combout\) ) ) ) # ( !\ULA1|Mux27~8_combout\ & ( \ULA1|Mux27~10_combout\ & ( (!\ULA1|Mux26~5_combout\ & !\ULA1|Add0~29_sumout\) ) ) 
-- ) # ( \ULA1|Mux27~8_combout\ & ( !\ULA1|Mux27~10_combout\ & ( !\ULA1|Mux26~5_combout\ ) ) ) # ( !\ULA1|Mux27~8_combout\ & ( !\ULA1|Mux27~10_combout\ & ( !\ULA1|Mux26~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux26~5_combout\,
	datac => \ULA1|ALT_INV_Mux26~4_combout\,
	datad => \ULA1|ALT_INV_Add0~29_sumout\,
	datae => \ULA1|ALT_INV_Mux27~8_combout\,
	dataf => \ULA1|ALT_INV_Mux27~10_combout\,
	combout => \ULA1|Mux26~6_combout\);

-- Location: LABCELL_X81_Y37_N27
\ULA1|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux26~0_combout\ = ( !\ULA1|Mux29~34_combout\ & ( \ULA1|Mux29~4_combout\ & ( \rtl~256_combout\ ) ) ) # ( \ULA1|Mux29~34_combout\ & ( !\ULA1|Mux29~4_combout\ & ( \rtl~255_combout\ ) ) ) # ( !\ULA1|Mux29~34_combout\ & ( !\ULA1|Mux29~4_combout\ & ( 
-- !\mux_IN_ULA_4_1|Mux26~0_combout\ $ (!\mux_IN_ULA_4_2|Mux26~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110000000001111111100001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux26~0_combout\,
	datac => \ALT_INV_rtl~256_combout\,
	datad => \ALT_INV_rtl~255_combout\,
	datae => \ULA1|ALT_INV_Mux29~34_combout\,
	dataf => \ULA1|ALT_INV_Mux29~4_combout\,
	combout => \ULA1|Mux26~0_combout\);

-- Location: MLABCELL_X78_Y36_N12
\ULA1|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux26~1_combout\ = ( \rtl~36_combout\ & ( \rtl~35_combout\ & ( (!\ULA1|Add2~125_sumout\) # ((!\ULA1|Add2~121_sumout\ & ((\rtl~34_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~26_combout\))) ) ) ) # ( !\rtl~36_combout\ & ( \rtl~35_combout\ & ( 
-- (!\ULA1|Add2~125_sumout\ & (((!\ULA1|Add2~121_sumout\)))) # (\ULA1|Add2~125_sumout\ & ((!\ULA1|Add2~121_sumout\ & ((\rtl~34_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~26_combout\)))) ) ) ) # ( \rtl~36_combout\ & ( !\rtl~35_combout\ & ( 
-- (!\ULA1|Add2~125_sumout\ & (((\ULA1|Add2~121_sumout\)))) # (\ULA1|Add2~125_sumout\ & ((!\ULA1|Add2~121_sumout\ & ((\rtl~34_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~26_combout\)))) ) ) ) # ( !\rtl~36_combout\ & ( !\rtl~35_combout\ & ( 
-- (\ULA1|Add2~125_sumout\ & ((!\ULA1|Add2~121_sumout\ & ((\rtl~34_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~26_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~26_combout\,
	datab => \ULA1|ALT_INV_Add2~125_sumout\,
	datac => \ALT_INV_rtl~34_combout\,
	datad => \ULA1|ALT_INV_Add2~121_sumout\,
	datae => \ALT_INV_rtl~36_combout\,
	dataf => \ALT_INV_rtl~35_combout\,
	combout => \ULA1|Mux26~1_combout\);

-- Location: MLABCELL_X78_Y36_N0
\ULA1|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux26~2_combout\ = ( \ULA1|Mux27~3_combout\ & ( (!\ULA1|Mux27~4_combout\ & ((\rtl~258_combout\))) # (\ULA1|Mux27~4_combout\ & (\rtl~257_combout\)) ) ) # ( !\ULA1|Mux27~3_combout\ & ( (\ULA1|Mux26~1_combout\ & \ULA1|Mux27~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~257_combout\,
	datab => \ULA1|ALT_INV_Mux26~1_combout\,
	datac => \ULA1|ALT_INV_Mux27~4_combout\,
	datad => \ALT_INV_rtl~258_combout\,
	dataf => \ULA1|ALT_INV_Mux27~3_combout\,
	combout => \ULA1|Mux26~2_combout\);

-- Location: MLABCELL_X78_Y37_N54
\ULA1|Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux26~3_combout\ = ( \ULA1|Mux26~0_combout\ & ( \ULA1|Mux26~2_combout\ & ( (!\ULA1|Mux29~35_combout\) # ((!\ULA1|Mux27~6_combout\ & ((\rtl~97_combout\))) # (\ULA1|Mux27~6_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( 
-- !\ULA1|Mux26~0_combout\ & ( \ULA1|Mux26~2_combout\ & ( (!\ULA1|Mux27~6_combout\ & (((\ULA1|Mux29~35_combout\ & \rtl~97_combout\)))) # (\ULA1|Mux27~6_combout\ & (((!\ULA1|Mux29~35_combout\)) # (\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( 
-- \ULA1|Mux26~0_combout\ & ( !\ULA1|Mux26~2_combout\ & ( (!\ULA1|Mux27~6_combout\ & (((!\ULA1|Mux29~35_combout\) # (\rtl~97_combout\)))) # (\ULA1|Mux27~6_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\ & (\ULA1|Mux29~35_combout\))) ) ) ) # ( 
-- !\ULA1|Mux26~0_combout\ & ( !\ULA1|Mux26~2_combout\ & ( (\ULA1|Mux29~35_combout\ & ((!\ULA1|Mux27~6_combout\ & ((\rtl~97_combout\))) # (\ULA1|Mux27~6_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datab => \ULA1|ALT_INV_Mux27~6_combout\,
	datac => \ULA1|ALT_INV_Mux29~35_combout\,
	datad => \ALT_INV_rtl~97_combout\,
	datae => \ULA1|ALT_INV_Mux26~0_combout\,
	dataf => \ULA1|ALT_INV_Mux26~2_combout\,
	combout => \ULA1|Mux26~3_combout\);

-- Location: MLABCELL_X78_Y37_N0
\ULA1|Mux26~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux26~7_combout\ = ( \ULA1|Mux26~3_combout\ & ( (!\ULA1|Mux26~6_combout\) # (\ULA1|Mux27~14_combout\) ) ) # ( !\ULA1|Mux26~3_combout\ & ( !\ULA1|Mux26~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux27~14_combout\,
	datac => \ULA1|ALT_INV_Mux26~6_combout\,
	dataf => \ULA1|ALT_INV_Mux26~3_combout\,
	combout => \ULA1|Mux26~7_combout\);

-- Location: FF_X78_Y37_N2
\PIPE3|Temp[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux26~7_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(42));

-- Location: FF_X78_Y37_N41
\PIPE4|Temp[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(3),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(40));

-- Location: FF_X78_Y37_N50
\PIPE4|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(40),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(8));

-- Location: MLABCELL_X78_Y37_N48
\muxEscReg2|X[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[3]~3_combout\ = ( \PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(40) ) ) # ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE4|ALT_INV_Temp\(40),
	datad => \PIPE4|ALT_INV_Temp\(8),
	dataf => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	combout => \muxEscReg2|X[3]~3_combout\);

-- Location: MLABCELL_X65_Y36_N3
\registradores|G2:4:regb|Temp[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:4:regb|Temp[3]~feeder_combout\ = ( \muxEscReg2|X[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[3]~3_combout\,
	combout => \registradores|G2:4:regb|Temp[3]~feeder_combout\);

-- Location: FF_X65_Y36_N5
\registradores|G2:4:regb|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:4:regb|Temp[3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(3));

-- Location: LABCELL_X67_Y36_N3
\registradores|G2:7:regb|Temp[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:7:regb|Temp[3]~feeder_combout\ = ( \muxEscReg2|X[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[3]~3_combout\,
	combout => \registradores|G2:7:regb|Temp[3]~feeder_combout\);

-- Location: FF_X67_Y36_N4
\registradores|G2:7:regb|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:7:regb|Temp[3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(3));

-- Location: FF_X65_Y36_N8
\registradores|G2:5:regb|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[3]~3_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(3));

-- Location: MLABCELL_X65_Y36_N51
\registradores|G2:6:regb|Temp[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:6:regb|Temp[3]~feeder_combout\ = ( \muxEscReg2|X[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[3]~3_combout\,
	combout => \registradores|G2:6:regb|Temp[3]~feeder_combout\);

-- Location: FF_X65_Y36_N53
\registradores|G2:6:regb|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:6:regb|Temp[3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(3));

-- Location: MLABCELL_X65_Y36_N6
\registradores|outData2|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux28~0_combout\ = ( \registradores|G2:5:regb|Temp\(3) & ( \registradores|G2:6:regb|Temp\(3) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:4:regb|Temp\(3))) # (\PIPE1|Temp\(17)))) # (\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17)) # 
-- ((\registradores|G2:7:regb|Temp\(3))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(3) & ( \registradores|G2:6:regb|Temp\(3) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:4:regb|Temp\(3))) # (\PIPE1|Temp\(17)))) # (\PIPE1|Temp\(16) & (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:7:regb|Temp\(3))))) ) ) ) # ( \registradores|G2:5:regb|Temp\(3) & ( !\registradores|G2:6:regb|Temp\(3) & ( (!\PIPE1|Temp\(16) & (!\PIPE1|Temp\(17) & (\registradores|G2:4:regb|Temp\(3)))) # (\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17)) # 
-- ((\registradores|G2:7:regb|Temp\(3))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(3) & ( !\registradores|G2:6:regb|Temp\(3) & ( (!\PIPE1|Temp\(16) & (!\PIPE1|Temp\(17) & (\registradores|G2:4:regb|Temp\(3)))) # (\PIPE1|Temp\(16) & (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:7:regb|Temp\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(16),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:4:regb|ALT_INV_Temp\(3),
	datad => \registradores|G2:7:regb|ALT_INV_Temp\(3),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(3),
	dataf => \registradores|G2:6:regb|ALT_INV_Temp\(3),
	combout => \registradores|outData2|Mux28~0_combout\);

-- Location: FF_X70_Y37_N7
\registradores|G2:0:regb|Temp[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp[3]~DUPLICATE_q\);

-- Location: LABCELL_X68_Y37_N57
\registradores|G2:1:regb|Temp[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:1:regb|Temp[3]~feeder_combout\ = ( \muxEscReg2|X[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[3]~3_combout\,
	combout => \registradores|G2:1:regb|Temp[3]~feeder_combout\);

-- Location: FF_X68_Y37_N59
\registradores|G2:1:regb|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:1:regb|Temp[3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(3));

-- Location: FF_X68_Y37_N20
\registradores|G2:2:regb|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[3]~3_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(3));

-- Location: LABCELL_X68_Y37_N18
\registradores|outData2|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux28~1_combout\ = ( \registradores|G2:2:regb|Temp\(3) & ( \registradores|G2:3:regb|Temp\(3) & ( ((!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp[3]~DUPLICATE_q\)) # (\PIPE1|Temp\(16) & ((\registradores|G2:1:regb|Temp\(3))))) # 
-- (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:2:regb|Temp\(3) & ( \registradores|G2:3:regb|Temp\(3) & ( (!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp[3]~DUPLICATE_q\ & (!\PIPE1|Temp\(17)))) # (\PIPE1|Temp\(16) & 
-- (((\registradores|G2:1:regb|Temp\(3)) # (\PIPE1|Temp\(17))))) ) ) ) # ( \registradores|G2:2:regb|Temp\(3) & ( !\registradores|G2:3:regb|Temp\(3) & ( (!\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17))) # (\registradores|G2:0:regb|Temp[3]~DUPLICATE_q\))) # 
-- (\PIPE1|Temp\(16) & (((!\PIPE1|Temp\(17) & \registradores|G2:1:regb|Temp\(3))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(3) & ( !\registradores|G2:3:regb|Temp\(3) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & 
-- (\registradores|G2:0:regb|Temp[3]~DUPLICATE_q\)) # (\PIPE1|Temp\(16) & ((\registradores|G2:1:regb|Temp\(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:0:regb|ALT_INV_Temp[3]~DUPLICATE_q\,
	datab => \PIPE1|ALT_INV_Temp\(16),
	datac => \PIPE1|ALT_INV_Temp\(17),
	datad => \registradores|G2:1:regb|ALT_INV_Temp\(3),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(3),
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(3),
	combout => \registradores|outData2|Mux28~1_combout\);

-- Location: MLABCELL_X78_Y37_N3
\registradores|outData2|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux28~2_combout\ = ( \registradores|outData2|Mux28~1_combout\ & ( (!\PIPE1|Temp\(18)) # (\registradores|outData2|Mux28~0_combout\) ) ) # ( !\registradores|outData2|Mux28~1_combout\ & ( (\PIPE1|Temp\(18) & 
-- \registradores|outData2|Mux28~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE1|ALT_INV_Temp\(18),
	datad => \registradores|outData2|ALT_INV_Mux28~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux28~1_combout\,
	combout => \registradores|outData2|Mux28~2_combout\);

-- Location: FF_X78_Y37_N5
\PIPE2|Temp[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux28~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(45));

-- Location: FF_X78_Y37_N28
\PIPE2|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(1),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(11));

-- Location: MLABCELL_X78_Y37_N36
\mux_IN_ULA_4_2|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux28~0_combout\ = ( \PIPE3|Temp\(40) & ( \PIPEAUX|Temp\(0) & ( (!\PIPEAUX|Temp\(1) & ((\muxEscReg2|X[3]~3_combout\))) # (\PIPEAUX|Temp\(1) & (\PIPE2|Temp\(11))) ) ) ) # ( !\PIPE3|Temp\(40) & ( \PIPEAUX|Temp\(0) & ( (!\PIPEAUX|Temp\(1) & 
-- ((\muxEscReg2|X[3]~3_combout\))) # (\PIPEAUX|Temp\(1) & (\PIPE2|Temp\(11))) ) ) ) # ( \PIPE3|Temp\(40) & ( !\PIPEAUX|Temp\(0) & ( (\PIPEAUX|Temp\(1)) # (\PIPE2|Temp\(45)) ) ) ) # ( !\PIPE3|Temp\(40) & ( !\PIPEAUX|Temp\(0) & ( (\PIPE2|Temp\(45) & 
-- !\PIPEAUX|Temp\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(45),
	datab => \PIPE2|ALT_INV_Temp\(11),
	datac => \muxEscReg2|ALT_INV_X[3]~3_combout\,
	datad => \PIPEAUX|ALT_INV_Temp\(1),
	datae => \PIPE3|ALT_INV_Temp\(40),
	dataf => \PIPEAUX|ALT_INV_Temp\(0),
	combout => \mux_IN_ULA_4_2|Mux28~0_combout\);

-- Location: MLABCELL_X84_Y34_N21
\ULA1|Mux28~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~7_combout\ = ( \ULA1|Mux29~18_combout\ & ( (!\ULA1|Mux29~19_combout\ & ((\mux_IN_ULA_4_1|Mux28~0_combout\) # (\mux_IN_ULA_4_2|Mux28~0_combout\))) ) ) # ( !\ULA1|Mux29~18_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- (!\mux_IN_ULA_4_1|Mux28~0_combout\ & !\ULA1|Mux29~19_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\mux_IN_ULA_4_1|Mux28~0_combout\ & \ULA1|Mux29~19_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000101101000000000010101011111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datad => \ULA1|ALT_INV_Mux29~19_combout\,
	dataf => \ULA1|ALT_INV_Mux29~18_combout\,
	combout => \ULA1|Mux28~7_combout\);

-- Location: LABCELL_X79_Y32_N9
\ULA1|Mux28~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~8_combout\ = ( \ULA1|Add0~21_sumout\ & ( \ULA1|Mux29~21_combout\ & ( (!\operaULA|Mux4~0_combout\ & ((!\ULA1|Mux27~0_combout\ & ((\ULA1|Mux29~23_combout\))) # (\ULA1|Mux27~0_combout\ & (\mux_IN_ULA_4_1|Mux28~0_combout\)))) # 
-- (\operaULA|Mux4~0_combout\ & (\mux_IN_ULA_4_1|Mux28~0_combout\)) ) ) ) # ( !\ULA1|Add0~21_sumout\ & ( \ULA1|Mux29~21_combout\ & ( (\mux_IN_ULA_4_1|Mux28~0_combout\ & ((\ULA1|Mux27~0_combout\) # (\operaULA|Mux4~0_combout\))) ) ) ) # ( \ULA1|Add0~21_sumout\ 
-- & ( !\ULA1|Mux29~21_combout\ & ( (!\ULA1|Mux27~0_combout\ & ((\ULA1|Mux29~23_combout\))) # (\ULA1|Mux27~0_combout\ & (\mux_IN_ULA_4_1|Mux28~0_combout\)) ) ) ) # ( !\ULA1|Add0~21_sumout\ & ( !\ULA1|Mux29~21_combout\ & ( (\mux_IN_ULA_4_1|Mux28~0_combout\ & 
-- \ULA1|Mux27~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000111111001100010011000100110001001110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux4~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datac => \ULA1|ALT_INV_Mux27~0_combout\,
	datad => \ULA1|ALT_INV_Mux29~23_combout\,
	datae => \ULA1|ALT_INV_Add0~21_sumout\,
	dataf => \ULA1|ALT_INV_Mux29~21_combout\,
	combout => \ULA1|Mux28~8_combout\);

-- Location: MLABCELL_X84_Y34_N18
\ULA1|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~0_combout\ = ( \rtl~66_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\) # ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~67_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~68_combout\))) ) ) # ( !\rtl~66_combout\ & ( 
-- (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\rtl~67_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~68_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001010001000110101111101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datab => \ALT_INV_rtl~68_combout\,
	datac => \ALT_INV_rtl~67_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	dataf => \ALT_INV_rtl~66_combout\,
	combout => \ULA1|Mux28~0_combout\);

-- Location: LABCELL_X79_Y34_N54
\ULA1|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~3_combout\ = ( \ULA1|Mux29~6_combout\ & ( \rtl~76_combout\ & ( (!\ULA1|Mux29~7_combout\ & (\rtl~77_combout\)) # (\ULA1|Mux29~7_combout\ & ((\rtl~79_combout\))) ) ) ) # ( !\ULA1|Mux29~6_combout\ & ( \rtl~76_combout\ & ( 
-- (!\ULA1|Mux29~7_combout\) # (\rtl~78_combout\) ) ) ) # ( \ULA1|Mux29~6_combout\ & ( !\rtl~76_combout\ & ( (!\ULA1|Mux29~7_combout\ & (\rtl~77_combout\)) # (\ULA1|Mux29~7_combout\ & ((\rtl~79_combout\))) ) ) ) # ( !\ULA1|Mux29~6_combout\ & ( 
-- !\rtl~76_combout\ & ( (\ULA1|Mux29~7_combout\ & \rtl~78_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~7_combout\,
	datab => \ALT_INV_rtl~77_combout\,
	datac => \ALT_INV_rtl~79_combout\,
	datad => \ALT_INV_rtl~78_combout\,
	datae => \ULA1|ALT_INV_Mux29~6_combout\,
	dataf => \ALT_INV_rtl~76_combout\,
	combout => \ULA1|Mux28~3_combout\);

-- Location: LABCELL_X79_Y34_N0
\ULA1|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~4_combout\ = ( \ULA1|Mux28~3_combout\ & ( \ULA1|Mux29~5_combout\ & ( ((!\ULA1|Mux3~5_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)) # (\ULA1|Mux3~5_combout\ & ((\rtl~80_combout\)))) # (\ULA1|Mux14~0_combout\) ) ) ) # ( !\ULA1|Mux28~3_combout\ & 
-- ( \ULA1|Mux29~5_combout\ & ( (!\ULA1|Mux14~0_combout\ & ((!\ULA1|Mux3~5_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)) # (\ULA1|Mux3~5_combout\ & ((\rtl~80_combout\))))) ) ) ) # ( \ULA1|Mux28~3_combout\ & ( !\ULA1|Mux29~5_combout\ & ( 
-- (!\ULA1|Mux14~0_combout\ & ((!\ULA1|Mux3~5_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)) # (\ULA1|Mux3~5_combout\ & ((\rtl~80_combout\))))) ) ) ) # ( !\ULA1|Mux28~3_combout\ & ( !\ULA1|Mux29~5_combout\ & ( (!\ULA1|Mux14~0_combout\ & 
-- ((!\ULA1|Mux3~5_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)) # (\ULA1|Mux3~5_combout\ & ((\rtl~80_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101000001000001010100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~0_combout\,
	datab => \ULA1|ALT_INV_Mux3~5_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \ALT_INV_rtl~80_combout\,
	datae => \ULA1|ALT_INV_Mux28~3_combout\,
	dataf => \ULA1|ALT_INV_Mux29~5_combout\,
	combout => \ULA1|Mux28~4_combout\);

-- Location: LABCELL_X79_Y34_N36
\ULA1|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~1_combout\ = ( \ULA1|Mux29~4_combout\ & ( (\ULA1|sig_output~2_combout\ & \rtl~72_combout\) ) ) # ( !\ULA1|Mux29~4_combout\ & ( !\mux_IN_ULA_4_1|Mux28~0_combout\ $ (!\mux_IN_ULA_4_2|Mux28~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_sig_output~2_combout\,
	datab => \ALT_INV_rtl~72_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~4_combout\,
	combout => \ULA1|Mux28~1_combout\);

-- Location: LABCELL_X79_Y34_N18
\ULA1|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~2_combout\ = ( \ULA1|Mux28~1_combout\ & ( \ULA1|sig_output~3_combout\ ) ) # ( \ULA1|Mux28~1_combout\ & ( !\ULA1|sig_output~3_combout\ & ( ((!\ULA1|ShiftRight1~4_combout\ & \ULA1|Mux3~6_combout\)) # (\ULA1|Mux14~0_combout\) ) ) ) # ( 
-- !\ULA1|Mux28~1_combout\ & ( !\ULA1|sig_output~3_combout\ & ( (!\ULA1|ShiftRight1~4_combout\ & (!\ULA1|Mux14~0_combout\ & \ULA1|Mux3~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000011111100111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_ShiftRight1~4_combout\,
	datac => \ULA1|ALT_INV_Mux14~0_combout\,
	datad => \ULA1|ALT_INV_Mux3~6_combout\,
	datae => \ULA1|ALT_INV_Mux28~1_combout\,
	dataf => \ULA1|ALT_INV_sig_output~3_combout\,
	combout => \ULA1|Mux28~2_combout\);

-- Location: LABCELL_X79_Y34_N48
\ULA1|Mux28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~5_combout\ = ( \ULA1|Mux28~4_combout\ & ( \ULA1|Mux28~2_combout\ & ( (!\ULA1|Mux29~10_combout\ & (((\ULA1|Mux29~9_combout\)) # (\ULA1|Mux28~0_combout\))) # (\ULA1|Mux29~10_combout\ & (((!\ULA1|Mux29~9_combout\) # 
-- (\ULA1|ShiftLeft0~3_combout\)))) ) ) ) # ( !\ULA1|Mux28~4_combout\ & ( \ULA1|Mux28~2_combout\ & ( (!\ULA1|Mux29~10_combout\ & (((\ULA1|Mux29~9_combout\)) # (\ULA1|Mux28~0_combout\))) # (\ULA1|Mux29~10_combout\ & (((\ULA1|Mux29~9_combout\ & 
-- \ULA1|ShiftLeft0~3_combout\)))) ) ) ) # ( \ULA1|Mux28~4_combout\ & ( !\ULA1|Mux28~2_combout\ & ( (!\ULA1|Mux29~10_combout\ & (\ULA1|Mux28~0_combout\ & (!\ULA1|Mux29~9_combout\))) # (\ULA1|Mux29~10_combout\ & (((!\ULA1|Mux29~9_combout\) # 
-- (\ULA1|ShiftLeft0~3_combout\)))) ) ) ) # ( !\ULA1|Mux28~4_combout\ & ( !\ULA1|Mux28~2_combout\ & ( (!\ULA1|Mux29~10_combout\ & (\ULA1|Mux28~0_combout\ & (!\ULA1|Mux29~9_combout\))) # (\ULA1|Mux29~10_combout\ & (((\ULA1|Mux29~9_combout\ & 
-- \ULA1|ShiftLeft0~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~0_combout\,
	datab => \ULA1|ALT_INV_Mux29~10_combout\,
	datac => \ULA1|ALT_INV_Mux29~9_combout\,
	datad => \ULA1|ALT_INV_ShiftLeft0~3_combout\,
	datae => \ULA1|ALT_INV_Mux28~4_combout\,
	dataf => \ULA1|ALT_INV_Mux28~2_combout\,
	combout => \ULA1|Mux28~5_combout\);

-- Location: LABCELL_X79_Y34_N12
\ULA1|Mux28~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~6_combout\ = ( \ULA1|Mux29~16_combout\ & ( \ULA1|Mux28~5_combout\ & ( (!\ULA1|Mux29~17_combout\ & ((\mux_IN_ULA_4_1|Mux26~0_combout\))) # (\ULA1|Mux29~17_combout\ & (\mux_IN_ULA_4_1|Mux25~0_combout\)) ) ) ) # ( !\ULA1|Mux29~16_combout\ & ( 
-- \ULA1|Mux28~5_combout\ & ( (!\ULA1|Mux29~17_combout\) # (\mux_IN_ULA_4_1|Mux27~0_combout\) ) ) ) # ( \ULA1|Mux29~16_combout\ & ( !\ULA1|Mux28~5_combout\ & ( (!\ULA1|Mux29~17_combout\ & ((\mux_IN_ULA_4_1|Mux26~0_combout\))) # (\ULA1|Mux29~17_combout\ & 
-- (\mux_IN_ULA_4_1|Mux25~0_combout\)) ) ) ) # ( !\ULA1|Mux29~16_combout\ & ( !\ULA1|Mux28~5_combout\ & ( (\mux_IN_ULA_4_1|Mux27~0_combout\ & \ULA1|Mux29~17_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datad => \ULA1|ALT_INV_Mux29~17_combout\,
	datae => \ULA1|ALT_INV_Mux29~16_combout\,
	dataf => \ULA1|ALT_INV_Mux28~5_combout\,
	combout => \ULA1|Mux28~6_combout\);

-- Location: LABCELL_X80_Y36_N3
\ULA1|Mux28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux28~9_combout\ = ( \ULA1|Mux28~6_combout\ & ( ((\ULA1|Mux30~8_combout\ & ((!\ULA1|Mux29~3_combout\) # (\ULA1|Mux28~7_combout\)))) # (\ULA1|Mux28~8_combout\) ) ) # ( !\ULA1|Mux28~6_combout\ & ( ((\ULA1|Mux28~7_combout\ & (\ULA1|Mux30~8_combout\ & 
-- \ULA1|Mux29~3_combout\))) # (\ULA1|Mux28~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011111000011110001111100111111000111110011111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux28~7_combout\,
	datab => \ULA1|ALT_INV_Mux30~8_combout\,
	datac => \ULA1|ALT_INV_Mux28~8_combout\,
	datad => \ULA1|ALT_INV_Mux29~3_combout\,
	dataf => \ULA1|ALT_INV_Mux28~6_combout\,
	combout => \ULA1|Mux28~9_combout\);

-- Location: FF_X80_Y36_N17
\PIPE3|Temp[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux28~9_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(40));

-- Location: FF_X72_Y35_N43
\PIPE4|Temp[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(2),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(39));

-- Location: MLABCELL_X72_Y35_N30
\muxEscReg2|X[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[2]~2_combout\ = ( \PIPE4|Temp\(70) & ( \PIPE4|Temp\(39) ) ) # ( !\PIPE4|Temp\(70) & ( \PIPE4|Temp\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE4|ALT_INV_Temp\(7),
	datad => \PIPE4|ALT_INV_Temp\(39),
	dataf => \PIPE4|ALT_INV_Temp\(70),
	combout => \muxEscReg2|X[2]~2_combout\);

-- Location: FF_X64_Y35_N2
\registradores|G2:4:regb|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[2]~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(2));

-- Location: FF_X65_Y35_N22
\registradores|G2:6:regb|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[2]~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(2));

-- Location: FF_X64_Y35_N8
\registradores|G2:5:regb|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[2]~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(2));

-- Location: FF_X64_Y35_N20
\registradores|G2:7:regb|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[2]~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(2));

-- Location: LABCELL_X64_Y35_N6
\registradores|outData2|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux29~0_combout\ = ( \registradores|G2:5:regb|Temp\(2) & ( \registradores|G2:7:regb|Temp\(2) & ( ((!\PIPE1|Temp\(17) & (\registradores|G2:4:regb|Temp\(2))) # (\PIPE1|Temp\(17) & ((\registradores|G2:6:regb|Temp\(2))))) # 
-- (\PIPE1|Temp\(16)) ) ) ) # ( !\registradores|G2:5:regb|Temp\(2) & ( \registradores|G2:7:regb|Temp\(2) & ( (!\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & (\registradores|G2:4:regb|Temp\(2))) # (\PIPE1|Temp\(17) & ((\registradores|G2:6:regb|Temp\(2)))))) # 
-- (\PIPE1|Temp\(16) & (\PIPE1|Temp\(17))) ) ) ) # ( \registradores|G2:5:regb|Temp\(2) & ( !\registradores|G2:7:regb|Temp\(2) & ( (!\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & (\registradores|G2:4:regb|Temp\(2))) # (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:6:regb|Temp\(2)))))) # (\PIPE1|Temp\(16) & (!\PIPE1|Temp\(17))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(2) & ( !\registradores|G2:7:regb|Temp\(2) & ( (!\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & (\registradores|G2:4:regb|Temp\(2))) # 
-- (\PIPE1|Temp\(17) & ((\registradores|G2:6:regb|Temp\(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(16),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:4:regb|ALT_INV_Temp\(2),
	datad => \registradores|G2:6:regb|ALT_INV_Temp\(2),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(2),
	dataf => \registradores|G2:7:regb|ALT_INV_Temp\(2),
	combout => \registradores|outData2|Mux29~0_combout\);

-- Location: FF_X68_Y37_N17
\registradores|G2:1:regb|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[2]~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(2));

-- Location: FF_X75_Y37_N58
\registradores|G2:0:regb|Temp[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[2]~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp[2]~DUPLICATE_q\);

-- Location: FF_X68_Y37_N11
\registradores|G2:2:regb|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[2]~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(2));

-- Location: LABCELL_X68_Y37_N9
\registradores|outData2|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux29~1_combout\ = ( \registradores|G2:2:regb|Temp\(2) & ( \registradores|G2:3:regb|Temp\(2) & ( ((!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp[2]~DUPLICATE_q\))) # (\PIPE1|Temp\(16) & (\registradores|G2:1:regb|Temp\(2)))) # 
-- (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:2:regb|Temp\(2) & ( \registradores|G2:3:regb|Temp\(2) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp[2]~DUPLICATE_q\))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:1:regb|Temp\(2))))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16))))) ) ) ) # ( \registradores|G2:2:regb|Temp\(2) & ( !\registradores|G2:3:regb|Temp\(2) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & 
-- ((\registradores|G2:0:regb|Temp[2]~DUPLICATE_q\))) # (\PIPE1|Temp\(16) & (\registradores|G2:1:regb|Temp\(2))))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(2) & ( !\registradores|G2:3:regb|Temp\(2) & ( 
-- (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp[2]~DUPLICATE_q\))) # (\PIPE1|Temp\(16) & (\registradores|G2:1:regb|Temp\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \registradores|G2:1:regb|ALT_INV_Temp\(2),
	datac => \PIPE1|ALT_INV_Temp\(16),
	datad => \registradores|G2:0:regb|ALT_INV_Temp[2]~DUPLICATE_q\,
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(2),
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(2),
	combout => \registradores|outData2|Mux29~1_combout\);

-- Location: MLABCELL_X72_Y35_N27
\registradores|outData2|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux29~2_combout\ = ( \registradores|outData2|Mux29~1_combout\ & ( (!\PIPE1|Temp\(18)) # (\registradores|outData2|Mux29~0_combout\) ) ) # ( !\registradores|outData2|Mux29~1_combout\ & ( (\registradores|outData2|Mux29~0_combout\ & 
-- \PIPE1|Temp\(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \registradores|outData2|ALT_INV_Mux29~0_combout\,
	datac => \PIPE1|ALT_INV_Temp\(18),
	dataf => \registradores|outData2|ALT_INV_Mux29~1_combout\,
	combout => \registradores|outData2|Mux29~2_combout\);

-- Location: FF_X72_Y35_N28
\PIPE2|Temp[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux29~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(44));

-- Location: MLABCELL_X72_Y35_N12
\mux_IN_ULA_4_2|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux29~0_combout\ = ( \PIPE3|Temp\(39) & ( \muxEscReg2|X[2]~2_combout\ & ( (!\PIPEAUX|Temp\(0) & (((\PIPEAUX|Temp\(1)) # (\PIPE2|Temp\(44))))) # (\PIPEAUX|Temp\(0) & (((!\PIPEAUX|Temp\(1))) # (\PIPE2|Temp\(10)))) ) ) ) # ( !\PIPE3|Temp\(39) 
-- & ( \muxEscReg2|X[2]~2_combout\ & ( (!\PIPEAUX|Temp\(0) & (((\PIPE2|Temp\(44) & !\PIPEAUX|Temp\(1))))) # (\PIPEAUX|Temp\(0) & (((!\PIPEAUX|Temp\(1))) # (\PIPE2|Temp\(10)))) ) ) ) # ( \PIPE3|Temp\(39) & ( !\muxEscReg2|X[2]~2_combout\ & ( 
-- (!\PIPEAUX|Temp\(0) & (((\PIPEAUX|Temp\(1)) # (\PIPE2|Temp\(44))))) # (\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(10) & ((\PIPEAUX|Temp\(1))))) ) ) ) # ( !\PIPE3|Temp\(39) & ( !\muxEscReg2|X[2]~2_combout\ & ( (!\PIPEAUX|Temp\(0) & (((\PIPE2|Temp\(44) & 
-- !\PIPEAUX|Temp\(1))))) # (\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(10) & ((\PIPEAUX|Temp\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(10),
	datab => \PIPE2|ALT_INV_Temp\(44),
	datac => \PIPEAUX|ALT_INV_Temp\(0),
	datad => \PIPEAUX|ALT_INV_Temp\(1),
	datae => \PIPE3|ALT_INV_Temp\(39),
	dataf => \muxEscReg2|ALT_INV_X[2]~2_combout\,
	combout => \mux_IN_ULA_4_2|Mux29~0_combout\);

-- Location: LABCELL_X77_Y33_N18
\rtl~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~241_combout\ = ( \mux_IN_ULA_4_1|Mux1~0_combout\ & ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux2~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux3~0_combout\)) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux1~0_combout\ & ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux2~0_combout\))) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux3~0_combout\)) ) ) ) # ( 
-- \mux_IN_ULA_4_1|Mux1~0_combout\ & ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( (\mux_IN_ULA_4_2|Mux31~0_combout\) # (\mux_IN_ULA_4_1|Mux0~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux1~0_combout\ & ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( 
-- (\mux_IN_ULA_4_1|Mux0~0_combout\ & !\mux_IN_ULA_4_2|Mux31~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	combout => \rtl~241_combout\);

-- Location: LABCELL_X74_Y33_N54
\rtl~242\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~242_combout\ = ( \rtl~241_combout\ & ( \rtl~219_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\) # ((\rtl~227_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\rtl~235_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux28~0_combout\))) ) ) ) # ( !\rtl~241_combout\ & ( \rtl~219_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~227_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\rtl~235_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux28~0_combout\))) ) ) ) # ( \rtl~241_combout\ & ( !\rtl~219_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\) # ((\rtl~227_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~235_combout\))) ) ) ) # ( !\rtl~241_combout\ & ( !\rtl~219_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~227_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~235_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datac => \ALT_INV_rtl~235_combout\,
	datad => \ALT_INV_rtl~227_combout\,
	datae => \ALT_INV_rtl~241_combout\,
	dataf => \ALT_INV_rtl~219_combout\,
	combout => \rtl~242_combout\);

-- Location: LABCELL_X75_Y33_N54
\ULA1|Add0~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~147_combout\ = ( \rtl~207_combout\ & ( (\rtl~242_combout\) # (\mux_IN_ULA_4_2|Mux27~0_combout\) ) ) # ( !\rtl~207_combout\ & ( (!\mux_IN_ULA_4_2|Mux27~0_combout\ & \rtl~242_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datac => \ALT_INV_rtl~242_combout\,
	dataf => \ALT_INV_rtl~207_combout\,
	combout => \ULA1|Add0~147_combout\);

-- Location: LABCELL_X80_Y34_N39
\ULA1|sig_output~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|sig_output~5_combout\ = ( \ULA1|sig_output~4_combout\ & ( ((\ULA1|Mux3~6_combout\ & !\mux_IN_ULA_4_2|Mux0~0_combout\)) # (\ULA1|ShiftRight0~3_combout\) ) ) # ( !\ULA1|sig_output~4_combout\ & ( (\ULA1|Mux3~6_combout\ & 
-- !\mux_IN_ULA_4_2|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000001011111010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_ShiftRight0~3_combout\,
	datac => \ULA1|ALT_INV_Mux3~6_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	dataf => \ULA1|ALT_INV_sig_output~4_combout\,
	combout => \ULA1|sig_output~5_combout\);

-- Location: LABCELL_X80_Y34_N42
\ULA1|Add0~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~148_combout\ = ( \ULA1|sig_output~5_combout\ & ( (\operaULA|Mux5~0_combout\ & ((!\mux_IN_ULA_4_2|Mux0~0_combout\ & ((\ULA1|Add0~147_combout\))) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000100010000010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux5~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Add0~147_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	dataf => \ULA1|ALT_INV_sig_output~5_combout\,
	combout => \ULA1|Add0~148_combout\);

-- Location: LABCELL_X85_Y35_N12
\ULA1|Add0~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~153_combout\ = ( !\ULA1|Mux29~0_combout\ & ( !\ULA1|Mux14~0_combout\ & ( (\mux_IN_ULA_4_1|Mux0~0_combout\ & !\operaULA|Mux4~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datac => \operaULA|ALT_INV_Mux4~0_combout\,
	datae => \ULA1|ALT_INV_Mux29~0_combout\,
	dataf => \ULA1|ALT_INV_Mux14~0_combout\,
	combout => \ULA1|Add0~153_combout\);

-- Location: LABCELL_X83_Y35_N36
\ULA1|Add0~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~150_sumout\ = SUM(( \ULA1|Add0~153_combout\ ) + ( !\mux_IN_ULA_4_2|Mux0~0_combout\ $ (((!\PIPE2|Temp\(145) & (!\PIPE2|Temp[140]~DUPLICATE_q\)) # (\PIPE2|Temp\(145) & ((!\operaULA|Mux1~0_combout\) # (\PIPE2|Temp[140]~DUPLICATE_q\))))) ) + ( 
-- \ULA1|Add0~138\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100101001011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(145),
	datab => \PIPE2|ALT_INV_Temp[140]~DUPLICATE_q\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_Add0~153_combout\,
	dataf => \operaULA|ALT_INV_Mux1~0_combout\,
	cin => \ULA1|Add0~138\,
	sumout => \ULA1|Add0~150_sumout\);

-- Location: LABCELL_X83_Y35_N54
\ULA1|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux0~4_combout\ = ( !\ULA1|Mux14~0_combout\ & ( (!\operaULA|Mux4~0_combout\ & ((!\ULA1|Mux29~0_combout\ & (((\ULA1|Add0~150_sumout\)))) # (\ULA1|Mux29~0_combout\ & (\operaULA|Mux5~0_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\)))))) # 
-- (\operaULA|Mux4~0_combout\ & ((((!\ULA1|Mux29~0_combout\))))) ) ) # ( \ULA1|Mux14~0_combout\ & ( (!\operaULA|Mux4~0_combout\ & ((!\ULA1|Mux29~0_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\ & ((!\operaULA|Mux5~0_combout\) # 
-- (\mux_IN_ULA_4_2|Mux0~0_combout\)))) # (\ULA1|Mux29~0_combout\ & (!\operaULA|Mux5~0_combout\ $ (((\mux_IN_ULA_4_1|Mux0~0_combout\) # (\mux_IN_ULA_4_2|Mux0~0_combout\))))))) # (\operaULA|Mux4~0_combout\ & ((((!\ULA1|Mux29~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011111100111111001100111011111100000000010001001000010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux5~0_combout\,
	datab => \operaULA|ALT_INV_Mux4~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datae => \ULA1|ALT_INV_Mux14~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~0_combout\,
	datag => \ULA1|ALT_INV_Add0~150_sumout\,
	combout => \ULA1|Mux0~4_combout\);

-- Location: MLABCELL_X82_Y35_N30
\ULA1|sig_output~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|sig_output~1_combout\ = ( \ULA1|ShiftLeft0~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & (\ULA1|sig_output~0_combout\ & !\mux_IN_ULA_4_2|Mux31~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \ULA1|ALT_INV_sig_output~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \ULA1|ALT_INV_ShiftLeft0~0_combout\,
	combout => \ULA1|sig_output~1_combout\);

-- Location: LABCELL_X73_Y37_N54
\rtl~239\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~239_combout\ = ( \ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux3~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( \ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux1~0_combout\ ) ) ) # ( \ULA1|Add2~113_sumout\ & ( 
-- !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux2~0_combout\ ) ) ) # ( !\ULA1|Add2~113_sumout\ & ( !\ULA1|Add2~117_sumout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	datae => \ULA1|ALT_INV_Add2~113_sumout\,
	dataf => \ULA1|ALT_INV_Add2~117_sumout\,
	combout => \rtl~239_combout\);

-- Location: LABCELL_X81_Y37_N39
\rtl~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~240_combout\ = ( \rtl~237_combout\ & ( \rtl~228_combout\ & ( (!\ULA1|Add2~121_sumout\ & (((\rtl~239_combout\)) # (\ULA1|Add2~125_sumout\))) # (\ULA1|Add2~121_sumout\ & ((!\ULA1|Add2~125_sumout\) # ((\rtl~220_combout\)))) ) ) ) # ( !\rtl~237_combout\ 
-- & ( \rtl~228_combout\ & ( (!\ULA1|Add2~121_sumout\ & (!\ULA1|Add2~125_sumout\ & (\rtl~239_combout\))) # (\ULA1|Add2~121_sumout\ & ((!\ULA1|Add2~125_sumout\) # ((\rtl~220_combout\)))) ) ) ) # ( \rtl~237_combout\ & ( !\rtl~228_combout\ & ( 
-- (!\ULA1|Add2~121_sumout\ & (((\rtl~239_combout\)) # (\ULA1|Add2~125_sumout\))) # (\ULA1|Add2~121_sumout\ & (\ULA1|Add2~125_sumout\ & ((\rtl~220_combout\)))) ) ) ) # ( !\rtl~237_combout\ & ( !\rtl~228_combout\ & ( (!\ULA1|Add2~121_sumout\ & 
-- (!\ULA1|Add2~125_sumout\ & (\rtl~239_combout\))) # (\ULA1|Add2~121_sumout\ & (\ULA1|Add2~125_sumout\ & ((\rtl~220_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~121_sumout\,
	datab => \ULA1|ALT_INV_Add2~125_sumout\,
	datac => \ALT_INV_rtl~239_combout\,
	datad => \ALT_INV_rtl~220_combout\,
	datae => \ALT_INV_rtl~237_combout\,
	dataf => \ALT_INV_rtl~228_combout\,
	combout => \rtl~240_combout\);

-- Location: LABCELL_X81_Y37_N3
\ULA1|Add0~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~145_combout\ = ( \rtl~210_combout\ & ( (\ULA1|Add2~129_sumout\) # (\rtl~240_combout\) ) ) # ( !\rtl~210_combout\ & ( (\rtl~240_combout\ & !\ULA1|Add2~129_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rtl~240_combout\,
	datad => \ULA1|ALT_INV_Add2~129_sumout\,
	dataf => \ALT_INV_rtl~210_combout\,
	combout => \ULA1|Add0~145_combout\);

-- Location: LABCELL_X81_Y35_N24
\ULA1|Add0~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~146_combout\ = ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( \ULA1|Add0~145_combout\ & ( ((!\operaULA|Mux5~0_combout\) # (\ULA1|Mux3~4_combout\)) # (\ULA1|sig_output~1_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( \ULA1|Add0~145_combout\ & ( 
-- (\mux_IN_ULA_4_2|Mux0~0_combout\ & (\operaULA|Mux5~0_combout\ & ((\ULA1|Mux3~4_combout\) # (\ULA1|sig_output~1_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( !\ULA1|Add0~145_combout\ & ( (!\operaULA|Mux5~0_combout\) # 
-- ((!\mux_IN_ULA_4_2|Mux0~0_combout\ & ((\ULA1|Mux3~4_combout\) # (\ULA1|sig_output~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110100110000000000000100111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_sig_output~1_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Mux3~4_combout\,
	datad => \operaULA|ALT_INV_Mux5~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	dataf => \ULA1|ALT_INV_Add0~145_combout\,
	combout => \ULA1|Add0~146_combout\);

-- Location: LABCELL_X81_Y35_N54
\ULA1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux0~0_combout\ = ( !\ULA1|Mux14~0_combout\ & ( (!\operaULA|Mux4~0_combout\ & ((((\ULA1|Mux0~4_combout\))))) # (\operaULA|Mux4~0_combout\ & (((!\ULA1|Mux0~4_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)) # (\ULA1|Mux0~4_combout\ & 
-- ((\ULA1|Add0~146_combout\)))))) ) ) # ( \ULA1|Mux14~0_combout\ & ( (!\operaULA|Mux4~0_combout\ & ((((\ULA1|Mux0~4_combout\))))) # (\operaULA|Mux4~0_combout\ & ((!\ULA1|Mux0~4_combout\ & (((\ULA1|Add0~148_combout\)))) # (\ULA1|Mux0~4_combout\ & 
-- (\ULA1|Add0~144_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110101010000001011011101100000101111111110000010110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux4~0_combout\,
	datab => \ULA1|ALT_INV_Add0~144_combout\,
	datac => \ULA1|ALT_INV_Add0~148_combout\,
	datad => \ULA1|ALT_INV_Mux0~4_combout\,
	datae => \ULA1|ALT_INV_Mux14~0_combout\,
	dataf => \ULA1|ALT_INV_Add0~146_combout\,
	datag => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	combout => \ULA1|Mux0~0_combout\);

-- Location: FF_X81_Y35_N23
\PIPE3|Temp[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux0~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(68));

-- Location: LABCELL_X74_Y38_N21
\PIPE4|Temp[36]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE4|Temp[36]~feeder_combout\ = ( \PIPE3|Temp\(68) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PIPE3|ALT_INV_Temp\(68),
	combout => \PIPE4|Temp[36]~feeder_combout\);

-- Location: FF_X74_Y38_N23
\PIPE4|Temp[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE4|Temp[36]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(36));

-- Location: LABCELL_X74_Y38_N27
\PIPE4|Temp[68]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE4|Temp[68]~feeder_combout\ = ( \memD|altsyncram_component|auto_generated|q_a\(31) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memD|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	combout => \PIPE4|Temp[68]~feeder_combout\);

-- Location: FF_X74_Y38_N29
\PIPE4|Temp[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE4|Temp[68]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(68));

-- Location: LABCELL_X74_Y38_N3
\muxEscReg2|X[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[31]~31_combout\ = ( \PIPE4|Temp\(68) & ( \PIPE4|Temp\(70) ) ) # ( \PIPE4|Temp\(68) & ( !\PIPE4|Temp\(70) & ( \PIPE4|Temp\(36) ) ) ) # ( !\PIPE4|Temp\(68) & ( !\PIPE4|Temp\(70) & ( \PIPE4|Temp\(36) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PIPE4|ALT_INV_Temp\(36),
	datae => \PIPE4|ALT_INV_Temp\(68),
	dataf => \PIPE4|ALT_INV_Temp\(70),
	combout => \muxEscReg2|X[31]~31_combout\);

-- Location: FF_X66_Y35_N56
\registradores|G2:7:regb|Temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[31]~31_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(31));

-- Location: FF_X66_Y35_N7
\registradores|G2:6:regb|Temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[31]~31_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(31));

-- Location: FF_X66_Y35_N14
\registradores|G2:5:regb|Temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[31]~31_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(31));

-- Location: LABCELL_X67_Y36_N42
\registradores|G2:4:regb|Temp[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:4:regb|Temp[31]~feeder_combout\ = ( \muxEscReg2|X[31]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[31]~31_combout\,
	combout => \registradores|G2:4:regb|Temp[31]~feeder_combout\);

-- Location: FF_X67_Y36_N43
\registradores|G2:4:regb|Temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:4:regb|Temp[31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(31));

-- Location: LABCELL_X66_Y35_N12
\registradores|outData2|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux0~0_combout\ = ( \registradores|G2:5:regb|Temp\(31) & ( \registradores|G2:4:regb|Temp\(31) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp\(16) & ((\registradores|G2:6:regb|Temp\(31)))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:7:regb|Temp\(31)))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(31) & ( \registradores|G2:4:regb|Temp\(31) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16))))) # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & 
-- ((\registradores|G2:6:regb|Temp\(31)))) # (\PIPE1|Temp\(16) & (\registradores|G2:7:regb|Temp\(31))))) ) ) ) # ( \registradores|G2:5:regb|Temp\(31) & ( !\registradores|G2:4:regb|Temp\(31) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16))))) # (\PIPE1|Temp\(17) 
-- & ((!\PIPE1|Temp\(16) & ((\registradores|G2:6:regb|Temp\(31)))) # (\PIPE1|Temp\(16) & (\registradores|G2:7:regb|Temp\(31))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(31) & ( !\registradores|G2:4:regb|Temp\(31) & ( (\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) 
-- & ((\registradores|G2:6:regb|Temp\(31)))) # (\PIPE1|Temp\(16) & (\registradores|G2:7:regb|Temp\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:7:regb|ALT_INV_Temp\(31),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:6:regb|ALT_INV_Temp\(31),
	datad => \PIPE1|ALT_INV_Temp\(16),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(31),
	dataf => \registradores|G2:4:regb|ALT_INV_Temp\(31),
	combout => \registradores|outData2|Mux0~0_combout\);

-- Location: FF_X74_Y38_N11
\registradores|G2:1:regb|Temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[31]~31_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(31));

-- Location: FF_X68_Y36_N56
\registradores|G2:2:regb|Temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[31]~31_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(31));

-- Location: LABCELL_X68_Y36_N54
\registradores|outData2|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux0~1_combout\ = ( \registradores|G2:2:regb|Temp\(31) & ( \registradores|G2:3:regb|Temp\(31) & ( ((!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp\(31))) # (\PIPE1|Temp\(16) & ((\registradores|G2:1:regb|Temp\(31))))) # 
-- (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:2:regb|Temp\(31) & ( \registradores|G2:3:regb|Temp\(31) & ( (!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp\(31) & ((!\PIPE1|Temp\(17))))) # (\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17)) # 
-- (\registradores|G2:1:regb|Temp\(31))))) ) ) ) # ( \registradores|G2:2:regb|Temp\(31) & ( !\registradores|G2:3:regb|Temp\(31) & ( (!\PIPE1|Temp\(16) & (((\PIPE1|Temp\(17))) # (\registradores|G2:0:regb|Temp\(31)))) # (\PIPE1|Temp\(16) & 
-- (((\registradores|G2:1:regb|Temp\(31) & !\PIPE1|Temp\(17))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(31) & ( !\registradores|G2:3:regb|Temp\(31) & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & (\registradores|G2:0:regb|Temp\(31))) # (\PIPE1|Temp\(16) & 
-- ((\registradores|G2:1:regb|Temp\(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:0:regb|ALT_INV_Temp\(31),
	datab => \PIPE1|ALT_INV_Temp\(16),
	datac => \registradores|G2:1:regb|ALT_INV_Temp\(31),
	datad => \PIPE1|ALT_INV_Temp\(17),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(31),
	dataf => \registradores|G2:3:regb|ALT_INV_Temp\(31),
	combout => \registradores|outData2|Mux0~1_combout\);

-- Location: LABCELL_X75_Y38_N51
\registradores|outData2|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux0~2_combout\ = ( \registradores|outData2|Mux0~0_combout\ & ( \registradores|outData2|Mux0~1_combout\ ) ) # ( !\registradores|outData2|Mux0~0_combout\ & ( \registradores|outData2|Mux0~1_combout\ & ( !\PIPE1|Temp\(18) ) ) ) # ( 
-- \registradores|outData2|Mux0~0_combout\ & ( !\registradores|outData2|Mux0~1_combout\ & ( \PIPE1|Temp\(18) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(18),
	datae => \registradores|outData2|ALT_INV_Mux0~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux0~1_combout\,
	combout => \registradores|outData2|Mux0~2_combout\);

-- Location: FF_X75_Y38_N52
\PIPE2|Temp[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux0~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(73));

-- Location: LABCELL_X75_Y38_N57
\mux_IN_ULA_4_2|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux0~0_combout\ = ( \PIPE2|Temp\(15) & ( \PIPE3|Temp\(68) & ( ((!\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(73))) # (\PIPEAUX|Temp\(0) & ((\muxEscReg2|X[31]~31_combout\)))) # (\PIPEAUX|Temp\(1)) ) ) ) # ( !\PIPE2|Temp\(15) & ( \PIPE3|Temp\(68) & ( 
-- (!\PIPEAUX|Temp\(0) & (((\PIPEAUX|Temp\(1))) # (\PIPE2|Temp\(73)))) # (\PIPEAUX|Temp\(0) & (((\muxEscReg2|X[31]~31_combout\ & !\PIPEAUX|Temp\(1))))) ) ) ) # ( \PIPE2|Temp\(15) & ( !\PIPE3|Temp\(68) & ( (!\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(73) & 
-- ((!\PIPEAUX|Temp\(1))))) # (\PIPEAUX|Temp\(0) & (((\PIPEAUX|Temp\(1)) # (\muxEscReg2|X[31]~31_combout\)))) ) ) ) # ( !\PIPE2|Temp\(15) & ( !\PIPE3|Temp\(68) & ( (!\PIPEAUX|Temp\(1) & ((!\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(73))) # (\PIPEAUX|Temp\(0) & 
-- ((\muxEscReg2|X[31]~31_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(0),
	datab => \PIPE2|ALT_INV_Temp\(73),
	datac => \muxEscReg2|ALT_INV_X[31]~31_combout\,
	datad => \PIPEAUX|ALT_INV_Temp\(1),
	datae => \PIPE2|ALT_INV_Temp\(15),
	dataf => \PIPE3|ALT_INV_Temp\(68),
	combout => \mux_IN_ULA_4_2|Mux0~0_combout\);

-- Location: LABCELL_X74_Y35_N9
\ULA1|Mux29~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~8_combout\ = ( \ULA1|Mux3~5_combout\ & ( (!\mux_IN_ULA_4_2|Mux27~0_combout\ & (!\ULA1|Mux14~0_combout\ & ((!\mux_IN_ULA_4_2|Mux0~0_combout\) # (\ULA1|Mux29~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010110000000000001011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datab => \ULA1|ALT_INV_Mux29~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datad => \ULA1|ALT_INV_Mux14~0_combout\,
	dataf => \ULA1|ALT_INV_Mux3~5_combout\,
	combout => \ULA1|Mux29~8_combout\);

-- Location: LABCELL_X77_Y38_N42
\ULA1|Mux27~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~14_combout\ = ( \operaULA|Mux5~0_combout\ & ( (\operaULA|Mux0~0_combout\ & (!\ULA1|Mux29~8_combout\ & \operaULA|Mux7~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux0~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~8_combout\,
	datad => \operaULA|ALT_INV_Mux7~0_combout\,
	dataf => \operaULA|ALT_INV_Mux5~0_combout\,
	combout => \ULA1|Mux27~14_combout\);

-- Location: LABCELL_X83_Y37_N24
\rtl~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~11_combout\ = ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (\mux_IN_ULA_4_1|Mux25~0_combout\) # (\mux_IN_ULA_4_2|Mux31~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux27~0_combout\)) # (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux26~0_combout\))) ) ) ) # ( \mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_1|Mux25~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_2|Mux30~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux31~0_combout\ & (\mux_IN_ULA_4_1|Mux27~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux31~0_combout\ & ((\mux_IN_ULA_4_1|Mux26~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000011000000110001000100011101110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	combout => \rtl~11_combout\);

-- Location: MLABCELL_X82_Y37_N0
\ULA1|Mux27~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~9_combout\ = ( \rtl~11_combout\ & ( \rtl~15_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((!\mux_IN_ULA_4_2|Mux28~0_combout\) # (\rtl~13_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\mux_IN_ULA_4_2|Mux28~0_combout\)) # 
-- (\rtl~12_combout\))) ) ) ) # ( !\rtl~11_combout\ & ( \rtl~15_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\mux_IN_ULA_4_2|Mux28~0_combout\ & \rtl~13_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\mux_IN_ULA_4_2|Mux28~0_combout\)) # 
-- (\rtl~12_combout\))) ) ) ) # ( \rtl~11_combout\ & ( !\rtl~15_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((!\mux_IN_ULA_4_2|Mux28~0_combout\) # (\rtl~13_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~12_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux28~0_combout\))) ) ) ) # ( !\rtl~11_combout\ & ( !\rtl~15_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\mux_IN_ULA_4_2|Mux28~0_combout\ & \rtl~13_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~12_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux28~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~12_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datad => \ALT_INV_rtl~13_combout\,
	datae => \ALT_INV_rtl~11_combout\,
	dataf => \ALT_INV_rtl~15_combout\,
	combout => \ULA1|Mux27~9_combout\);

-- Location: LABCELL_X81_Y37_N51
\ULA1|Mux27~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~11_combout\ = ( \ULA1|Mux21~0_combout\ & ( \ULA1|Mux29~19_combout\ & ( \mux_IN_ULA_4_1|Mux27~0_combout\ ) ) ) # ( !\ULA1|Mux21~0_combout\ & ( \ULA1|Mux29~19_combout\ & ( (\mux_IN_ULA_4_2|Mux27~0_combout\ & (\ULA1|Mux29~2_combout\ & 
-- (!\ULA1|Mux29~18_combout\ & \mux_IN_ULA_4_1|Mux27~0_combout\))) ) ) ) # ( \ULA1|Mux21~0_combout\ & ( !\ULA1|Mux29~19_combout\ & ( \mux_IN_ULA_4_1|Mux27~0_combout\ ) ) ) # ( !\ULA1|Mux21~0_combout\ & ( !\ULA1|Mux29~19_combout\ & ( (\ULA1|Mux29~2_combout\ & 
-- (!\ULA1|Mux29~18_combout\ $ (((\mux_IN_ULA_4_1|Mux27~0_combout\) # (\mux_IN_ULA_4_2|Mux27~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100000011000000001111111100000000000100000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datab => \ULA1|ALT_INV_Mux29~2_combout\,
	datac => \ULA1|ALT_INV_Mux29~18_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	datae => \ULA1|ALT_INV_Mux21~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~19_combout\,
	combout => \ULA1|Mux27~11_combout\);

-- Location: MLABCELL_X82_Y37_N18
\ULA1|Mux27~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~12_combout\ = ( \ULA1|Mux27~8_combout\ & ( \ULA1|Mux27~10_combout\ & ( (!\ULA1|Mux27~9_combout\ & !\ULA1|Mux27~11_combout\) ) ) ) # ( !\ULA1|Mux27~8_combout\ & ( \ULA1|Mux27~10_combout\ & ( (!\ULA1|Mux27~11_combout\ & !\ULA1|Add0~25_sumout\) ) 
-- ) ) # ( \ULA1|Mux27~8_combout\ & ( !\ULA1|Mux27~10_combout\ & ( !\ULA1|Mux27~11_combout\ ) ) ) # ( !\ULA1|Mux27~8_combout\ & ( !\ULA1|Mux27~10_combout\ & ( !\ULA1|Mux27~11_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux27~9_combout\,
	datac => \ULA1|ALT_INV_Mux27~11_combout\,
	datad => \ULA1|ALT_INV_Add0~25_sumout\,
	datae => \ULA1|ALT_INV_Mux27~8_combout\,
	dataf => \ULA1|ALT_INV_Mux27~10_combout\,
	combout => \ULA1|Mux27~12_combout\);

-- Location: MLABCELL_X82_Y37_N36
\rtl~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~82_combout\ = ( \rtl~16_combout\ & ( \rtl~17_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\) # ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\ULA1|ShiftRight2~0_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) ) # 
-- ( !\rtl~16_combout\ & ( \rtl~17_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\mux_IN_ULA_4_2|Mux29~0_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\ULA1|ShiftRight2~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))))) ) ) ) # ( \rtl~16_combout\ & ( !\rtl~17_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (!\mux_IN_ULA_4_2|Mux29~0_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\ULA1|ShiftRight2~0_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))))) ) ) ) # ( !\rtl~16_combout\ & ( !\rtl~17_combout\ & ( (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- ((!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\ULA1|ShiftRight2~0_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \ULA1|ALT_INV_ShiftRight2~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datae => \ALT_INV_rtl~16_combout\,
	dataf => \ALT_INV_rtl~17_combout\,
	combout => \rtl~82_combout\);

-- Location: LABCELL_X81_Y37_N54
\rtl~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~2_combout\ = ( \mux_IN_ULA_4_1|Mux26~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux25~0_combout\))) # (\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux24~0_combout\)) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux26~0_combout\ & ( \ULA1|Add2~113_sumout\ & ( (!\ULA1|Add2~117_sumout\ & ((\mux_IN_ULA_4_1|Mux25~0_combout\))) # (\ULA1|Add2~117_sumout\ & (\mux_IN_ULA_4_1|Mux24~0_combout\)) ) ) ) # ( \mux_IN_ULA_4_1|Mux26~0_combout\ & ( 
-- !\ULA1|Add2~113_sumout\ & ( (\ULA1|Add2~117_sumout\) # (\mux_IN_ULA_4_1|Mux27~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux26~0_combout\ & ( !\ULA1|Add2~113_sumout\ & ( (\mux_IN_ULA_4_1|Mux27~0_combout\ & !\ULA1|Add2~117_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	datab => \ULA1|ALT_INV_Add2~117_sumout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~2_combout\);

-- Location: LABCELL_X79_Y37_N6
\ULA1|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~2_combout\ = ( \rtl~5_combout\ & ( \rtl~3_combout\ & ( ((!\ULA1|Add2~125_sumout\ & ((\rtl~2_combout\))) # (\ULA1|Add2~125_sumout\ & (\rtl~1_combout\))) # (\ULA1|Add2~121_sumout\) ) ) ) # ( !\rtl~5_combout\ & ( \rtl~3_combout\ & ( 
-- (!\ULA1|Add2~121_sumout\ & ((!\ULA1|Add2~125_sumout\ & ((\rtl~2_combout\))) # (\ULA1|Add2~125_sumout\ & (\rtl~1_combout\)))) # (\ULA1|Add2~121_sumout\ & (((!\ULA1|Add2~125_sumout\)))) ) ) ) # ( \rtl~5_combout\ & ( !\rtl~3_combout\ & ( 
-- (!\ULA1|Add2~121_sumout\ & ((!\ULA1|Add2~125_sumout\ & ((\rtl~2_combout\))) # (\ULA1|Add2~125_sumout\ & (\rtl~1_combout\)))) # (\ULA1|Add2~121_sumout\ & (((\ULA1|Add2~125_sumout\)))) ) ) ) # ( !\rtl~5_combout\ & ( !\rtl~3_combout\ & ( 
-- (!\ULA1|Add2~121_sumout\ & ((!\ULA1|Add2~125_sumout\ & ((\rtl~2_combout\))) # (\ULA1|Add2~125_sumout\ & (\rtl~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~1_combout\,
	datab => \ULA1|ALT_INV_Add2~121_sumout\,
	datac => \ULA1|ALT_INV_Add2~125_sumout\,
	datad => \ALT_INV_rtl~2_combout\,
	datae => \ALT_INV_rtl~5_combout\,
	dataf => \ALT_INV_rtl~3_combout\,
	combout => \ULA1|Mux27~2_combout\);

-- Location: MLABCELL_X84_Y37_N0
\rtl~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~253_combout\ = ( \ULA1|ShiftLeft0~4_combout\ & ( \rtl~90_combout\ & ( !\mux_IN_ULA_4_2|Mux28~0_combout\ ) ) ) # ( !\ULA1|ShiftLeft0~4_combout\ & ( \rtl~90_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & !\mux_IN_ULA_4_2|Mux29~0_combout\) ) ) ) # ( 
-- \ULA1|ShiftLeft0~4_combout\ & ( !\rtl~90_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & \mux_IN_ULA_4_2|Mux29~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110011000000110000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datae => \ULA1|ALT_INV_ShiftLeft0~4_combout\,
	dataf => \ALT_INV_rtl~90_combout\,
	combout => \rtl~253_combout\);

-- Location: LABCELL_X79_Y37_N36
\rtl~254\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~254_combout\ = ( \rtl~7_combout\ & ( (!\ULA1|Add2~121_sumout\ & (((!\ULA1|Add2~125_sumout\) # (\rtl~6_combout\)))) # (\ULA1|Add2~121_sumout\ & (\rtl~8_combout\ & ((!\ULA1|Add2~125_sumout\)))) ) ) # ( !\rtl~7_combout\ & ( (!\ULA1|Add2~121_sumout\ & 
-- (((\rtl~6_combout\ & \ULA1|Add2~125_sumout\)))) # (\ULA1|Add2~121_sumout\ & (\rtl~8_combout\ & ((!\ULA1|Add2~125_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011000011110101001100001111010100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~8_combout\,
	datab => \ALT_INV_rtl~6_combout\,
	datac => \ULA1|ALT_INV_Add2~121_sumout\,
	datad => \ULA1|ALT_INV_Add2~125_sumout\,
	dataf => \ALT_INV_rtl~7_combout\,
	combout => \rtl~254_combout\);

-- Location: LABCELL_X79_Y37_N0
\ULA1|Mux27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~5_combout\ = ( \ULA1|Mux27~3_combout\ & ( (!\ULA1|Mux27~4_combout\ & ((\rtl~254_combout\))) # (\ULA1|Mux27~4_combout\ & (\rtl~253_combout\)) ) ) # ( !\ULA1|Mux27~3_combout\ & ( (\ULA1|Mux27~2_combout\ & \ULA1|Mux27~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux27~2_combout\,
	datab => \ALT_INV_rtl~253_combout\,
	datac => \ALT_INV_rtl~254_combout\,
	datad => \ULA1|ALT_INV_Mux27~4_combout\,
	dataf => \ULA1|ALT_INV_Mux27~3_combout\,
	combout => \ULA1|Mux27~5_combout\);

-- Location: MLABCELL_X84_Y35_N54
\rtl~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~252_combout\ = ( \ULA1|ShiftLeft1~0_combout\ & ( (!\ULA1|Add2~121_sumout\ & ((\rtl~87_combout\) # (\ULA1|Add2~125_sumout\))) ) ) # ( !\ULA1|ShiftLeft1~0_combout\ & ( (!\ULA1|Add2~125_sumout\ & (!\ULA1|Add2~121_sumout\ & \rtl~87_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000110000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Add2~125_sumout\,
	datac => \ULA1|ALT_INV_Add2~121_sumout\,
	datad => \ALT_INV_rtl~87_combout\,
	dataf => \ULA1|ALT_INV_ShiftLeft1~0_combout\,
	combout => \rtl~252_combout\);

-- Location: MLABCELL_X82_Y37_N42
\rtl~251\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~251_combout\ = ( \rtl~17_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\rtl~16_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (\ULA1|ShiftRight2~0_combout\))) ) ) # 
-- ( !\rtl~17_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~16_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\ULA1|ShiftRight2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \ULA1|ALT_INV_ShiftRight2~0_combout\,
	datad => \ALT_INV_rtl~16_combout\,
	dataf => \ALT_INV_rtl~17_combout\,
	combout => \rtl~251_combout\);

-- Location: LABCELL_X81_Y37_N18
\ULA1|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~1_combout\ = ( \rtl~251_combout\ & ( \ULA1|Mux29~34_combout\ & ( !\ULA1|Mux29~4_combout\ ) ) ) # ( \rtl~251_combout\ & ( !\ULA1|Mux29~34_combout\ & ( (!\ULA1|Mux29~4_combout\ & (!\mux_IN_ULA_4_1|Mux27~0_combout\ $ 
-- ((!\mux_IN_ULA_4_2|Mux27~0_combout\)))) # (\ULA1|Mux29~4_combout\ & (((\rtl~252_combout\)))) ) ) ) # ( !\rtl~251_combout\ & ( !\ULA1|Mux29~34_combout\ & ( (!\ULA1|Mux29~4_combout\ & (!\mux_IN_ULA_4_1|Mux27~0_combout\ $ 
-- ((!\mux_IN_ULA_4_2|Mux27~0_combout\)))) # (\ULA1|Mux29~4_combout\ & (((\rtl~252_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100001111011010010000111101100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	datab => \ULA1|ALT_INV_Mux29~4_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datad => \ALT_INV_rtl~252_combout\,
	datae => \ALT_INV_rtl~251_combout\,
	dataf => \ULA1|ALT_INV_Mux29~34_combout\,
	combout => \ULA1|Mux27~1_combout\);

-- Location: MLABCELL_X78_Y37_N24
\ULA1|Mux27~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~7_combout\ = ( \ULA1|Mux27~5_combout\ & ( \ULA1|Mux27~1_combout\ & ( (!\ULA1|Mux29~35_combout\) # ((!\ULA1|Mux27~6_combout\ & ((\rtl~82_combout\))) # (\ULA1|Mux27~6_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( 
-- !\ULA1|Mux27~5_combout\ & ( \ULA1|Mux27~1_combout\ & ( (!\ULA1|Mux27~6_combout\ & (((!\ULA1|Mux29~35_combout\) # (\rtl~82_combout\)))) # (\ULA1|Mux27~6_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\ & (\ULA1|Mux29~35_combout\))) ) ) ) # ( 
-- \ULA1|Mux27~5_combout\ & ( !\ULA1|Mux27~1_combout\ & ( (!\ULA1|Mux27~6_combout\ & (((\ULA1|Mux29~35_combout\ & \rtl~82_combout\)))) # (\ULA1|Mux27~6_combout\ & (((!\ULA1|Mux29~35_combout\)) # (\mux_IN_ULA_4_1|Mux0~0_combout\))) ) ) ) # ( 
-- !\ULA1|Mux27~5_combout\ & ( !\ULA1|Mux27~1_combout\ & ( (\ULA1|Mux29~35_combout\ & ((!\ULA1|Mux27~6_combout\ & ((\rtl~82_combout\))) # (\ULA1|Mux27~6_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datab => \ULA1|ALT_INV_Mux27~6_combout\,
	datac => \ULA1|ALT_INV_Mux29~35_combout\,
	datad => \ALT_INV_rtl~82_combout\,
	datae => \ULA1|ALT_INV_Mux27~5_combout\,
	dataf => \ULA1|ALT_INV_Mux27~1_combout\,
	combout => \ULA1|Mux27~7_combout\);

-- Location: MLABCELL_X78_Y37_N21
\ULA1|Mux27~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux27~13_combout\ = ( \ULA1|Mux27~7_combout\ & ( (!\ULA1|Mux27~12_combout\) # (\ULA1|Mux27~14_combout\) ) ) # ( !\ULA1|Mux27~7_combout\ & ( !\ULA1|Mux27~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux27~14_combout\,
	datad => \ULA1|ALT_INV_Mux27~12_combout\,
	dataf => \ULA1|ALT_INV_Mux27~7_combout\,
	combout => \ULA1|Mux27~13_combout\);

-- Location: FF_X78_Y37_N23
\PIPE3|Temp[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux27~13_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(41));

-- Location: MLABCELL_X78_Y37_N42
\mux_IN_ULA_4_2|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux27~0_combout\ = ( \PIPE2|Temp\(12) & ( \PIPEAUX|Temp\(0) & ( (\muxEscReg2|X[4]~4_combout\) # (\PIPEAUX|Temp\(1)) ) ) ) # ( !\PIPE2|Temp\(12) & ( \PIPEAUX|Temp\(0) & ( (!\PIPEAUX|Temp\(1) & \muxEscReg2|X[4]~4_combout\) ) ) ) # ( 
-- \PIPE2|Temp\(12) & ( !\PIPEAUX|Temp\(0) & ( (!\PIPEAUX|Temp\(1) & ((\PIPE2|Temp\(46)))) # (\PIPEAUX|Temp\(1) & (\PIPE3|Temp\(41))) ) ) ) # ( !\PIPE2|Temp\(12) & ( !\PIPEAUX|Temp\(0) & ( (!\PIPEAUX|Temp\(1) & ((\PIPE2|Temp\(46)))) # (\PIPEAUX|Temp\(1) & 
-- (\PIPE3|Temp\(41))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE3|ALT_INV_Temp\(41),
	datab => \PIPEAUX|ALT_INV_Temp\(1),
	datac => \PIPE2|ALT_INV_Temp\(46),
	datad => \muxEscReg2|ALT_INV_X[4]~4_combout\,
	datae => \PIPE2|ALT_INV_Temp\(12),
	dataf => \PIPEAUX|ALT_INV_Temp\(0),
	combout => \mux_IN_ULA_4_2|Mux27~0_combout\);

-- Location: LABCELL_X85_Y37_N9
\rtl~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~10_combout\ = ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux29~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux30~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux28~0_combout\)) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \mux_IN_ULA_4_1|Mux29~0_combout\ & ( (\mux_IN_ULA_4_1|Mux31~0_combout\) # (\mux_IN_ULA_4_2|Mux30~0_combout\) ) ) ) # ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux29~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & ((\mux_IN_ULA_4_1|Mux30~0_combout\))) # (\mux_IN_ULA_4_2|Mux30~0_combout\ & (\mux_IN_ULA_4_1|Mux28~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\mux_IN_ULA_4_1|Mux29~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux30~0_combout\ & \mux_IN_ULA_4_1|Mux31~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	combout => \rtl~10_combout\);

-- Location: LABCELL_X83_Y37_N18
\rtl~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~14_combout\ = ( \rtl~10_combout\ & ( \rtl~12_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\) # ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~11_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~13_combout\)))) ) ) ) # ( !\rtl~10_combout\ & ( 
-- \rtl~12_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~11_combout\ & ((\mux_IN_ULA_4_2|Mux29~0_combout\)))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((!\mux_IN_ULA_4_2|Mux29~0_combout\) # (\rtl~13_combout\)))) ) ) ) # ( \rtl~10_combout\ & ( 
-- !\rtl~12_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & (((!\mux_IN_ULA_4_2|Mux29~0_combout\)) # (\rtl~11_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & (((\rtl~13_combout\ & \mux_IN_ULA_4_2|Mux29~0_combout\)))) ) ) ) # ( !\rtl~10_combout\ & ( 
-- !\rtl~12_combout\ & ( (\mux_IN_ULA_4_2|Mux29~0_combout\ & ((!\mux_IN_ULA_4_2|Mux28~0_combout\ & (\rtl~11_combout\)) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~13_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~11_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datac => \ALT_INV_rtl~13_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datae => \ALT_INV_rtl~10_combout\,
	dataf => \ALT_INV_rtl~12_combout\,
	combout => \rtl~14_combout\);

-- Location: MLABCELL_X82_Y37_N9
\ULA1|Add0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~11_combout\ = ( \mux_IN_ULA_4_1|Mux31~0_combout\ & ( ((!\mux_IN_ULA_4_2|Mux27~0_combout\ & (\rtl~14_combout\)) # (\mux_IN_ULA_4_2|Mux27~0_combout\ & ((\ULA1|ShiftRight2~1_combout\)))) # (\mux_IN_ULA_4_2|Mux0~0_combout\) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux31~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & ((!\mux_IN_ULA_4_2|Mux27~0_combout\ & (\rtl~14_combout\)) # (\mux_IN_ULA_4_2|Mux27~0_combout\ & ((\ULA1|ShiftRight2~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110000000000100111111111110010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datab => \ALT_INV_rtl~14_combout\,
	datac => \ULA1|ALT_INV_ShiftRight2~1_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	combout => \ULA1|Add0~11_combout\);

-- Location: LABCELL_X81_Y35_N0
\ULA1|Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux31~6_combout\ = ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \ULA1|sig_output~5_combout\ & ( (\ULA1|Mux31~5_combout\ & ((!\ULA1|Mux14~0_combout\ & ((\ULA1|Add0~11_combout\))) # (\ULA1|Mux14~0_combout\ & (!\mux_IN_ULA_4_1|Mux31~0_combout\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \ULA1|sig_output~5_combout\ & ( (\ULA1|Mux31~5_combout\ & ((!\ULA1|Mux14~0_combout\ & ((\ULA1|Add0~11_combout\))) # (\ULA1|Mux14~0_combout\ & (\mux_IN_ULA_4_1|Mux31~0_combout\)))) ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\ULA1|sig_output~5_combout\ & ( (\ULA1|Mux31~5_combout\ & (\ULA1|Mux14~0_combout\ & !\mux_IN_ULA_4_1|Mux31~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\ULA1|sig_output~5_combout\ & ( 
-- (\ULA1|Mux31~5_combout\ & (\ULA1|Mux14~0_combout\ & \mux_IN_ULA_4_1|Mux31~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000100000001000000000001010001010001000001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux31~5_combout\,
	datab => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	datad => \ULA1|ALT_INV_Add0~11_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \ULA1|ALT_INV_sig_output~5_combout\,
	combout => \ULA1|Mux31~6_combout\);

-- Location: LABCELL_X73_Y34_N57
\ULA1|LessThan0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~27_combout\ = ( \mux_IN_ULA_4_2|Mux3~0_combout\ & ( \mux_IN_ULA_4_1|Mux4~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux3~0_combout\) # ((\mux_IN_ULA_4_2|Mux5~0_combout\ & (!\mux_IN_ULA_4_1|Mux5~0_combout\ & \mux_IN_ULA_4_2|Mux4~0_combout\))) ) ) ) # 
-- ( !\mux_IN_ULA_4_2|Mux3~0_combout\ & ( \mux_IN_ULA_4_1|Mux4~0_combout\ & ( (\mux_IN_ULA_4_2|Mux5~0_combout\ & (!\mux_IN_ULA_4_1|Mux5~0_combout\ & (!\mux_IN_ULA_4_1|Mux3~0_combout\ & \mux_IN_ULA_4_2|Mux4~0_combout\))) ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux3~0_combout\ & ( !\mux_IN_ULA_4_1|Mux4~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux3~0_combout\) # (((\mux_IN_ULA_4_2|Mux5~0_combout\ & !\mux_IN_ULA_4_1|Mux5~0_combout\)) # (\mux_IN_ULA_4_2|Mux4~0_combout\)) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux3~0_combout\ & ( !\mux_IN_ULA_4_1|Mux4~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux3~0_combout\ & (((\mux_IN_ULA_4_2|Mux5~0_combout\ & !\mux_IN_ULA_4_1|Mux5~0_combout\)) # (\mux_IN_ULA_4_2|Mux4~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011110000111101001111111100000000010000001111000011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux5~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux4~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux3~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	combout => \ULA1|LessThan0~27_combout\);

-- Location: MLABCELL_X72_Y34_N6
\ULA1|LessThan0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~24_combout\ = ( \mux_IN_ULA_4_2|Mux4~0_combout\ & ( \mux_IN_ULA_4_1|Mux4~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux3~0_combout\ & (!\mux_IN_ULA_4_1|Mux3~0_combout\ & (!\mux_IN_ULA_4_2|Mux5~0_combout\ $ (\mux_IN_ULA_4_1|Mux5~0_combout\)))) # 
-- (\mux_IN_ULA_4_2|Mux3~0_combout\ & (\mux_IN_ULA_4_1|Mux3~0_combout\ & (!\mux_IN_ULA_4_2|Mux5~0_combout\ $ (\mux_IN_ULA_4_1|Mux5~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux4~0_combout\ & ( !\mux_IN_ULA_4_1|Mux4~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux3~0_combout\ & (!\mux_IN_ULA_4_1|Mux3~0_combout\ & (!\mux_IN_ULA_4_2|Mux5~0_combout\ $ (\mux_IN_ULA_4_1|Mux5~0_combout\)))) # (\mux_IN_ULA_4_2|Mux3~0_combout\ & (\mux_IN_ULA_4_1|Mux3~0_combout\ & (!\mux_IN_ULA_4_2|Mux5~0_combout\ $ 
-- (\mux_IN_ULA_4_1|Mux5~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001000000000000000000000000000000001000010000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux3~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux5~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux4~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	combout => \ULA1|LessThan0~24_combout\);

-- Location: MLABCELL_X72_Y34_N18
\ULA1|LessThan0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~28_combout\ = ( \mux_IN_ULA_4_1|Mux6~0_combout\ & ( \ULA1|LessThan0~24_combout\ & ( (!\ULA1|LessThan0~27_combout\ & (((!\mux_IN_ULA_4_2|Mux6~0_combout\) # (!\mux_IN_ULA_4_2|Mux7~0_combout\)) # (\mux_IN_ULA_4_1|Mux7~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux6~0_combout\ & ( \ULA1|LessThan0~24_combout\ & ( (!\ULA1|LessThan0~27_combout\ & (!\mux_IN_ULA_4_2|Mux6~0_combout\ & ((!\mux_IN_ULA_4_2|Mux7~0_combout\) # (\mux_IN_ULA_4_1|Mux7~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux6~0_combout\ & 
-- ( !\ULA1|LessThan0~24_combout\ & ( !\ULA1|LessThan0~27_combout\ ) ) ) # ( !\mux_IN_ULA_4_1|Mux6~0_combout\ & ( !\ULA1|LessThan0~24_combout\ & ( !\ULA1|LessThan0~27_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010100000001000001010101010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_LessThan0~27_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux6~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux7~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	dataf => \ULA1|ALT_INV_LessThan0~24_combout\,
	combout => \ULA1|LessThan0~28_combout\);

-- Location: MLABCELL_X72_Y34_N15
\ULA1|LessThan0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~25_combout\ = ( \ULA1|LessThan0~24_combout\ & ( (!\mux_IN_ULA_4_2|Mux6~0_combout\ & (!\mux_IN_ULA_4_1|Mux6~0_combout\ & (!\mux_IN_ULA_4_2|Mux7~0_combout\ $ (\mux_IN_ULA_4_1|Mux7~0_combout\)))) # (\mux_IN_ULA_4_2|Mux6~0_combout\ & 
-- (\mux_IN_ULA_4_1|Mux6~0_combout\ & (!\mux_IN_ULA_4_2|Mux7~0_combout\ $ (\mux_IN_ULA_4_1|Mux7~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000010010000011000001001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux6~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux7~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux7~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	dataf => \ULA1|ALT_INV_LessThan0~24_combout\,
	combout => \ULA1|LessThan0~25_combout\);

-- Location: LABCELL_X71_Y36_N9
\ULA1|LessThan0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~29_combout\ = ( \ULA1|LessThan0~28_combout\ & ( \ULA1|LessThan0~25_combout\ & ( (!\mux_IN_ULA_4_1|Mux8~0_combout\ & (!\mux_IN_ULA_4_2|Mux8~0_combout\ & ((!\mux_IN_ULA_4_2|Mux9~0_combout\) # (\mux_IN_ULA_4_1|Mux9~0_combout\)))) # 
-- (\mux_IN_ULA_4_1|Mux8~0_combout\ & ((!\mux_IN_ULA_4_2|Mux9~0_combout\) # ((!\mux_IN_ULA_4_2|Mux8~0_combout\) # (\mux_IN_ULA_4_1|Mux9~0_combout\)))) ) ) ) # ( \ULA1|LessThan0~28_combout\ & ( !\ULA1|LessThan0~25_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001101111101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux9~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux8~0_combout\,
	datae => \ULA1|ALT_INV_LessThan0~28_combout\,
	dataf => \ULA1|ALT_INV_LessThan0~25_combout\,
	combout => \ULA1|LessThan0~29_combout\);

-- Location: MLABCELL_X82_Y35_N48
\ULA1|Add0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~4_combout\ = ( \mux_IN_ULA_4_2|Mux0~0_combout\ & ( (\ULA1|Mux14~0_combout\ & \mux_IN_ULA_4_1|Mux0~0_combout\) ) ) # ( !\mux_IN_ULA_4_2|Mux0~0_combout\ & ( (\ULA1|Mux14~0_combout\ & !\mux_IN_ULA_4_1|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	combout => \ULA1|Add0~4_combout\);

-- Location: MLABCELL_X82_Y35_N45
\ULA1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~5_combout\ = ( \ULA1|Add0~4_combout\ & ( (!\ULA1|LessThan0~31_combout\ & !\ULA1|LessThan0~30_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_LessThan0~31_combout\,
	datad => \ULA1|ALT_INV_LessThan0~30_combout\,
	dataf => \ULA1|ALT_INV_Add0~4_combout\,
	combout => \ULA1|Add0~5_combout\);

-- Location: LABCELL_X71_Y36_N48
\ULA1|LessThan0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~23_combout\ = ( \mux_IN_ULA_4_2|Mux10~0_combout\ & ( \mux_IN_ULA_4_2|Mux11~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux10~0_combout\) # ((!\mux_IN_ULA_4_1|Mux11~0_combout\) # ((\mux_IN_ULA_4_2|Mux12~0_combout\ & 
-- !\mux_IN_ULA_4_1|Mux12~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux10~0_combout\ & ( \mux_IN_ULA_4_2|Mux11~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux10~0_combout\ & ((!\mux_IN_ULA_4_1|Mux11~0_combout\) # ((\mux_IN_ULA_4_2|Mux12~0_combout\ & 
-- !\mux_IN_ULA_4_1|Mux12~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_2|Mux10~0_combout\ & ( !\mux_IN_ULA_4_2|Mux11~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux10~0_combout\) # ((\mux_IN_ULA_4_2|Mux12~0_combout\ & (!\mux_IN_ULA_4_1|Mux12~0_combout\ & 
-- !\mux_IN_ULA_4_1|Mux11~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux10~0_combout\ & ( !\mux_IN_ULA_4_2|Mux11~0_combout\ & ( (\mux_IN_ULA_4_2|Mux12~0_combout\ & (!\mux_IN_ULA_4_1|Mux10~0_combout\ & (!\mux_IN_ULA_4_1|Mux12~0_combout\ & 
-- !\mux_IN_ULA_4_1|Mux11~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000110111001100110011001100010000001111111111011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux12~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux10~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux11~0_combout\,
	combout => \ULA1|LessThan0~23_combout\);

-- Location: LABCELL_X71_Y36_N39
\ULA1|LessThan0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~22_combout\ = ( \mux_IN_ULA_4_2|Mux10~0_combout\ & ( \mux_IN_ULA_4_2|Mux12~0_combout\ & ( (\mux_IN_ULA_4_1|Mux10~0_combout\ & (\mux_IN_ULA_4_1|Mux12~0_combout\ & (!\mux_IN_ULA_4_2|Mux11~0_combout\ $ (\mux_IN_ULA_4_1|Mux11~0_combout\)))) ) 
-- ) ) # ( !\mux_IN_ULA_4_2|Mux10~0_combout\ & ( \mux_IN_ULA_4_2|Mux12~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux10~0_combout\ & (\mux_IN_ULA_4_1|Mux12~0_combout\ & (!\mux_IN_ULA_4_2|Mux11~0_combout\ $ (\mux_IN_ULA_4_1|Mux11~0_combout\)))) ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux10~0_combout\ & ( !\mux_IN_ULA_4_2|Mux12~0_combout\ & ( (\mux_IN_ULA_4_1|Mux10~0_combout\ & (!\mux_IN_ULA_4_1|Mux12~0_combout\ & (!\mux_IN_ULA_4_2|Mux11~0_combout\ $ (\mux_IN_ULA_4_1|Mux11~0_combout\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux10~0_combout\ & ( !\mux_IN_ULA_4_2|Mux12~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux10~0_combout\ & (!\mux_IN_ULA_4_1|Mux12~0_combout\ & (!\mux_IN_ULA_4_2|Mux11~0_combout\ $ (\mux_IN_ULA_4_1|Mux11~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000000000000010010000000000000000100100000000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux11~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux10~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux12~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux10~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux12~0_combout\,
	combout => \ULA1|LessThan0~22_combout\);

-- Location: LABCELL_X71_Y36_N15
\ULA1|LessThan0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~26_combout\ = ( \ULA1|LessThan0~25_combout\ & ( (!\mux_IN_ULA_4_1|Mux8~0_combout\ & (!\mux_IN_ULA_4_2|Mux8~0_combout\ & (!\mux_IN_ULA_4_1|Mux9~0_combout\ $ (\mux_IN_ULA_4_2|Mux9~0_combout\)))) # (\mux_IN_ULA_4_1|Mux8~0_combout\ & 
-- (\mux_IN_ULA_4_2|Mux8~0_combout\ & (!\mux_IN_ULA_4_1|Mux9~0_combout\ $ (\mux_IN_ULA_4_2|Mux9~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010010000000010011001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux8~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux8~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux9~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux9~0_combout\,
	dataf => \ULA1|ALT_INV_LessThan0~25_combout\,
	combout => \ULA1|LessThan0~26_combout\);

-- Location: LABCELL_X70_Y36_N39
\ULA1|LessThan0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~17_combout\ = ( \mux_IN_ULA_4_1|Mux14~0_combout\ & ( \mux_IN_ULA_4_2|Mux14~0_combout\ & ( !\mux_IN_ULA_4_1|Mux13~0_combout\ $ (\mux_IN_ULA_4_2|Mux13~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux14~0_combout\ & ( 
-- !\mux_IN_ULA_4_2|Mux14~0_combout\ & ( !\mux_IN_ULA_4_1|Mux13~0_combout\ $ (\mux_IN_ULA_4_2|Mux13~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101000000000000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux13~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux14~0_combout\,
	combout => \ULA1|LessThan0~17_combout\);

-- Location: LABCELL_X70_Y36_N9
\ULA1|LessThan0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~18_combout\ = ( \mux_IN_ULA_4_2|Mux16~0_combout\ & ( (\ULA1|LessThan0~17_combout\ & (\mux_IN_ULA_4_1|Mux16~0_combout\ & (!\mux_IN_ULA_4_1|Mux15~0_combout\ $ (\mux_IN_ULA_4_2|Mux15~0_combout\)))) ) ) # ( !\mux_IN_ULA_4_2|Mux16~0_combout\ & 
-- ( (\ULA1|LessThan0~17_combout\ & (!\mux_IN_ULA_4_1|Mux16~0_combout\ & (!\mux_IN_ULA_4_1|Mux15~0_combout\ $ (\mux_IN_ULA_4_2|Mux15~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000010000000000100000000100100000000100000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datab => \ULA1|ALT_INV_LessThan0~17_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux15~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux16~0_combout\,
	combout => \ULA1|LessThan0~18_combout\);

-- Location: LABCELL_X70_Y35_N39
\ULA1|LessThan0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~16_combout\ = ( \mux_IN_ULA_4_1|Mux19~0_combout\ & ( \mux_IN_ULA_4_2|Mux17~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux17~0_combout\) # ((\mux_IN_ULA_4_2|Mux18~0_combout\ & !\mux_IN_ULA_4_1|Mux18~0_combout\)) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux19~0_combout\ & ( \mux_IN_ULA_4_2|Mux17~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux17~0_combout\) # ((!\mux_IN_ULA_4_2|Mux18~0_combout\ & (\mux_IN_ULA_4_2|Mux19~0_combout\ & !\mux_IN_ULA_4_1|Mux18~0_combout\)) # 
-- (\mux_IN_ULA_4_2|Mux18~0_combout\ & ((!\mux_IN_ULA_4_1|Mux18~0_combout\) # (\mux_IN_ULA_4_2|Mux19~0_combout\)))) ) ) ) # ( \mux_IN_ULA_4_1|Mux19~0_combout\ & ( !\mux_IN_ULA_4_2|Mux17~0_combout\ & ( (\mux_IN_ULA_4_2|Mux18~0_combout\ & 
-- (!\mux_IN_ULA_4_1|Mux17~0_combout\ & !\mux_IN_ULA_4_1|Mux18~0_combout\)) ) ) ) # ( !\mux_IN_ULA_4_1|Mux19~0_combout\ & ( !\mux_IN_ULA_4_2|Mux17~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux17~0_combout\ & ((!\mux_IN_ULA_4_2|Mux18~0_combout\ & 
-- (\mux_IN_ULA_4_2|Mux19~0_combout\ & !\mux_IN_ULA_4_1|Mux18~0_combout\)) # (\mux_IN_ULA_4_2|Mux18~0_combout\ & ((!\mux_IN_ULA_4_1|Mux18~0_combout\) # (\mux_IN_ULA_4_2|Mux19~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110000000100010001000000000011011111110011011101110111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux18~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux17~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux19~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux18~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux19~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux17~0_combout\,
	combout => \ULA1|LessThan0~16_combout\);

-- Location: MLABCELL_X72_Y35_N36
\ULA1|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~2_combout\ = ( \mux_IN_ULA_4_1|Mux27~0_combout\ & ( (\mux_IN_ULA_4_2|Mux28~0_combout\ & (!\mux_IN_ULA_4_1|Mux28~0_combout\ & \mux_IN_ULA_4_2|Mux27~0_combout\)) ) ) # ( !\mux_IN_ULA_4_1|Mux27~0_combout\ & ( 
-- ((\mux_IN_ULA_4_2|Mux28~0_combout\ & !\mux_IN_ULA_4_1|Mux28~0_combout\)) # (\mux_IN_ULA_4_2|Mux27~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011111111001100001111111100000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	combout => \ULA1|LessThan0~2_combout\);

-- Location: LABCELL_X74_Y37_N12
\ULA1|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~3_combout\ = ( \mux_IN_ULA_4_2|Mux24~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux26~0_combout\ & (!\mux_IN_ULA_4_2|Mux26~0_combout\ & (!\mux_IN_ULA_4_1|Mux25~0_combout\ $ (\mux_IN_ULA_4_2|Mux25~0_combout\)))) # 
-- (\mux_IN_ULA_4_1|Mux26~0_combout\ & (\mux_IN_ULA_4_2|Mux26~0_combout\ & (!\mux_IN_ULA_4_1|Mux25~0_combout\ $ (\mux_IN_ULA_4_2|Mux25~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux24~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( 
-- (!\mux_IN_ULA_4_1|Mux26~0_combout\ & (!\mux_IN_ULA_4_2|Mux26~0_combout\ & (!\mux_IN_ULA_4_1|Mux25~0_combout\ $ (\mux_IN_ULA_4_2|Mux25~0_combout\)))) # (\mux_IN_ULA_4_1|Mux26~0_combout\ & (\mux_IN_ULA_4_2|Mux26~0_combout\ & 
-- (!\mux_IN_ULA_4_1|Mux25~0_combout\ $ (\mux_IN_ULA_4_2|Mux25~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001001000001000000000000000000000000000000001000001001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux25~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux26~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux24~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	combout => \ULA1|LessThan0~3_combout\);

-- Location: LABCELL_X74_Y37_N0
\ULA1|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~4_combout\ = ( \mux_IN_ULA_4_2|Mux24~0_combout\ & ( \mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux25~0_combout\ & (((!\mux_IN_ULA_4_1|Mux26~0_combout\ & \mux_IN_ULA_4_2|Mux26~0_combout\)) # (\mux_IN_ULA_4_2|Mux25~0_combout\))) 
-- # (\mux_IN_ULA_4_1|Mux25~0_combout\ & (!\mux_IN_ULA_4_1|Mux26~0_combout\ & (\mux_IN_ULA_4_2|Mux25~0_combout\ & \mux_IN_ULA_4_2|Mux26~0_combout\))) ) ) ) # ( \mux_IN_ULA_4_2|Mux24~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux24~0_combout\ & ( !\mux_IN_ULA_4_1|Mux24~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux25~0_combout\ & (((!\mux_IN_ULA_4_1|Mux26~0_combout\ & \mux_IN_ULA_4_2|Mux26~0_combout\)) # (\mux_IN_ULA_4_2|Mux25~0_combout\))) # 
-- (\mux_IN_ULA_4_1|Mux25~0_combout\ & (!\mux_IN_ULA_4_1|Mux26~0_combout\ & (\mux_IN_ULA_4_2|Mux25~0_combout\ & \mux_IN_ULA_4_2|Mux26~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110010001110111111111111111100000000000000000000110010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux25~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux25~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux26~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux24~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux24~0_combout\,
	combout => \ULA1|LessThan0~4_combout\);

-- Location: MLABCELL_X72_Y35_N24
\ULA1|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~1_combout\ = ( \mux_IN_ULA_4_2|Mux28~0_combout\ & ( (\mux_IN_ULA_4_1|Mux28~0_combout\ & (!\mux_IN_ULA_4_1|Mux27~0_combout\ $ (\mux_IN_ULA_4_2|Mux27~0_combout\))) ) ) # ( !\mux_IN_ULA_4_2|Mux28~0_combout\ & ( 
-- (!\mux_IN_ULA_4_1|Mux28~0_combout\ & (!\mux_IN_ULA_4_1|Mux27~0_combout\ $ (\mux_IN_ULA_4_2|Mux27~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	combout => \ULA1|LessThan0~1_combout\);

-- Location: MLABCELL_X72_Y35_N45
\ULA1|LessThan0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~7_combout\ = ( \mux_IN_ULA_4_2|Mux21~0_combout\ & ( !\ULA1|LessThan0~6_combout\ & ( (\mux_IN_ULA_4_1|Mux21~0_combout\ & (!\ULA1|LessThan0~5_combout\ & (!\mux_IN_ULA_4_1|Mux23~0_combout\ $ (\mux_IN_ULA_4_2|Mux23~0_combout\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_2|Mux21~0_combout\ & ( !\ULA1|LessThan0~6_combout\ & ( (!\mux_IN_ULA_4_1|Mux21~0_combout\ & (!\ULA1|LessThan0~5_combout\ & (!\mux_IN_ULA_4_1|Mux23~0_combout\ $ (\mux_IN_ULA_4_2|Mux23~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000010000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datab => \ULA1|ALT_INV_LessThan0~5_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux23~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux21~0_combout\,
	dataf => \ULA1|ALT_INV_LessThan0~6_combout\,
	combout => \ULA1|LessThan0~7_combout\);

-- Location: LABCELL_X85_Y35_N48
\ULA1|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~0_combout\ = ( \mux_IN_ULA_4_1|Mux29~0_combout\ & ( \mux_IN_ULA_4_1|Mux30~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux31~0_combout\ & (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_2|Mux30~0_combout\))) ) ) ) 
-- # ( !\mux_IN_ULA_4_1|Mux29~0_combout\ & ( \mux_IN_ULA_4_1|Mux30~0_combout\ & ( ((!\mux_IN_ULA_4_1|Mux31~0_combout\ & (\mux_IN_ULA_4_2|Mux31~0_combout\ & \mux_IN_ULA_4_2|Mux30~0_combout\))) # (\mux_IN_ULA_4_2|Mux29~0_combout\) ) ) ) # ( 
-- \mux_IN_ULA_4_1|Mux29~0_combout\ & ( !\mux_IN_ULA_4_1|Mux30~0_combout\ & ( (\mux_IN_ULA_4_2|Mux29~0_combout\ & (((!\mux_IN_ULA_4_1|Mux31~0_combout\ & \mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux29~0_combout\ & ( !\mux_IN_ULA_4_1|Mux30~0_combout\ & ( (((!\mux_IN_ULA_4_1|Mux31~0_combout\ & \mux_IN_ULA_4_2|Mux31~0_combout\)) # (\mux_IN_ULA_4_2|Mux30~0_combout\)) # (\mux_IN_ULA_4_2|Mux29~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101111111111000000100011001100110011001110110000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux30~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	combout => \ULA1|LessThan0~0_combout\);

-- Location: MLABCELL_X72_Y35_N18
\ULA1|LessThan0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~8_combout\ = ( \ULA1|LessThan0~7_combout\ & ( \ULA1|LessThan0~0_combout\ & ( ((\ULA1|LessThan0~3_combout\ & ((\ULA1|LessThan0~1_combout\) # (\ULA1|LessThan0~2_combout\)))) # (\ULA1|LessThan0~4_combout\) ) ) ) # ( \ULA1|LessThan0~7_combout\ 
-- & ( !\ULA1|LessThan0~0_combout\ & ( ((\ULA1|LessThan0~2_combout\ & \ULA1|LessThan0~3_combout\)) # (\ULA1|LessThan0~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000111110001111100000000000000000001111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_LessThan0~2_combout\,
	datab => \ULA1|ALT_INV_LessThan0~3_combout\,
	datac => \ULA1|ALT_INV_LessThan0~4_combout\,
	datad => \ULA1|ALT_INV_LessThan0~1_combout\,
	datae => \ULA1|ALT_INV_LessThan0~7_combout\,
	dataf => \ULA1|ALT_INV_LessThan0~0_combout\,
	combout => \ULA1|LessThan0~8_combout\);

-- Location: LABCELL_X70_Y36_N15
\ULA1|LessThan0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~19_combout\ = ( \mux_IN_ULA_4_1|Mux14~0_combout\ & ( \mux_IN_ULA_4_2|Mux14~0_combout\ & ( (\mux_IN_ULA_4_2|Mux13~0_combout\ & !\mux_IN_ULA_4_1|Mux13~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux14~0_combout\ & ( 
-- \mux_IN_ULA_4_2|Mux14~0_combout\ & ( (!\mux_IN_ULA_4_1|Mux13~0_combout\) # (\mux_IN_ULA_4_2|Mux13~0_combout\) ) ) ) # ( \mux_IN_ULA_4_1|Mux14~0_combout\ & ( !\mux_IN_ULA_4_2|Mux14~0_combout\ & ( (\mux_IN_ULA_4_2|Mux13~0_combout\ & 
-- !\mux_IN_ULA_4_1|Mux13~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux14~0_combout\ & ( !\mux_IN_ULA_4_2|Mux14~0_combout\ & ( (\mux_IN_ULA_4_2|Mux13~0_combout\ & !\mux_IN_ULA_4_1|Mux13~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000011110000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux13~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux13~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux14~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux14~0_combout\,
	combout => \ULA1|LessThan0~19_combout\);

-- Location: LABCELL_X70_Y36_N33
\ULA1|LessThan0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~20_combout\ = ( \mux_IN_ULA_4_2|Mux16~0_combout\ & ( !\ULA1|LessThan0~19_combout\ & ( (!\ULA1|LessThan0~17_combout\) # ((!\mux_IN_ULA_4_2|Mux15~0_combout\ & ((\mux_IN_ULA_4_1|Mux15~0_combout\) # (\mux_IN_ULA_4_1|Mux16~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux15~0_combout\ & (\mux_IN_ULA_4_1|Mux16~0_combout\ & \mux_IN_ULA_4_1|Mux15~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux16~0_combout\ & ( !\ULA1|LessThan0~19_combout\ & ( (!\mux_IN_ULA_4_2|Mux15~0_combout\) # 
-- ((!\ULA1|LessThan0~17_combout\) # (\mux_IN_ULA_4_1|Mux15~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111111111100101111101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux15~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux16~0_combout\,
	datac => \ULA1|ALT_INV_LessThan0~17_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux15~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux16~0_combout\,
	dataf => \ULA1|ALT_INV_LessThan0~19_combout\,
	combout => \ULA1|LessThan0~20_combout\);

-- Location: LABCELL_X71_Y35_N12
\ULA1|LessThan0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~10_combout\ = ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( \mux_IN_ULA_4_2|Mux22~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux20~0_combout\ & (\mux_IN_ULA_4_2|Mux21~0_combout\ & (!\mux_IN_ULA_4_1|Mux20~0_combout\ & !\mux_IN_ULA_4_1|Mux21~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux20~0_combout\ & ((!\mux_IN_ULA_4_1|Mux20~0_combout\) # ((\mux_IN_ULA_4_2|Mux21~0_combout\ & !\mux_IN_ULA_4_1|Mux21~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( \mux_IN_ULA_4_2|Mux22~0_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux20~0_combout\ & (!\mux_IN_ULA_4_1|Mux20~0_combout\ & ((!\mux_IN_ULA_4_1|Mux21~0_combout\) # (\mux_IN_ULA_4_2|Mux21~0_combout\)))) # (\mux_IN_ULA_4_2|Mux20~0_combout\ & (((!\mux_IN_ULA_4_1|Mux20~0_combout\) # 
-- (!\mux_IN_ULA_4_1|Mux21~0_combout\)) # (\mux_IN_ULA_4_2|Mux21~0_combout\))) ) ) ) # ( \mux_IN_ULA_4_1|Mux22~0_combout\ & ( !\mux_IN_ULA_4_2|Mux22~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux20~0_combout\ & (\mux_IN_ULA_4_2|Mux21~0_combout\ & 
-- (!\mux_IN_ULA_4_1|Mux20~0_combout\ & !\mux_IN_ULA_4_1|Mux21~0_combout\))) # (\mux_IN_ULA_4_2|Mux20~0_combout\ & ((!\mux_IN_ULA_4_1|Mux20~0_combout\) # ((\mux_IN_ULA_4_2|Mux21~0_combout\ & !\mux_IN_ULA_4_1|Mux21~0_combout\)))) ) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux22~0_combout\ & ( !\mux_IN_ULA_4_2|Mux22~0_combout\ & ( (!\mux_IN_ULA_4_2|Mux20~0_combout\ & (\mux_IN_ULA_4_2|Mux21~0_combout\ & (!\mux_IN_ULA_4_1|Mux20~0_combout\ & !\mux_IN_ULA_4_1|Mux21~0_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux20~0_combout\ & ((!\mux_IN_ULA_4_1|Mux20~0_combout\) # ((\mux_IN_ULA_4_2|Mux21~0_combout\ & !\mux_IN_ULA_4_1|Mux21~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000101010000011100010101000011110101011100010111000101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux20~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux21~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux20~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux21~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux22~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux22~0_combout\,
	combout => \ULA1|LessThan0~10_combout\);

-- Location: MLABCELL_X72_Y35_N0
\ULA1|LessThan0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~11_combout\ = ( \ULA1|LessThan0~5_combout\ & ( \ULA1|LessThan0~6_combout\ & ( !\ULA1|LessThan0~10_combout\ ) ) ) # ( !\ULA1|LessThan0~5_combout\ & ( \ULA1|LessThan0~6_combout\ & ( !\ULA1|LessThan0~10_combout\ ) ) ) # ( 
-- \ULA1|LessThan0~5_combout\ & ( !\ULA1|LessThan0~6_combout\ & ( !\ULA1|LessThan0~10_combout\ ) ) ) # ( !\ULA1|LessThan0~5_combout\ & ( !\ULA1|LessThan0~6_combout\ & ( (!\ULA1|LessThan0~10_combout\ & (((!\mux_IN_ULA_4_2|Mux23~0_combout\) # 
-- (\ULA1|LessThan0~9_combout\)) # (\mux_IN_ULA_4_1|Mux23~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_LessThan0~10_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux23~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux23~0_combout\,
	datad => \ULA1|ALT_INV_LessThan0~9_combout\,
	datae => \ULA1|ALT_INV_LessThan0~5_combout\,
	dataf => \ULA1|ALT_INV_LessThan0~6_combout\,
	combout => \ULA1|LessThan0~11_combout\);

-- Location: MLABCELL_X84_Y36_N39
\ULA1|LessThan0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~15_combout\ = ( !\ULA1|LessThan0~13_combout\ & ( (!\ULA1|LessThan0~14_combout\ & !\ULA1|LessThan0~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_LessThan0~14_combout\,
	datad => \ULA1|ALT_INV_LessThan0~12_combout\,
	dataf => \ULA1|ALT_INV_LessThan0~13_combout\,
	combout => \ULA1|LessThan0~15_combout\);

-- Location: MLABCELL_X72_Y35_N48
\ULA1|LessThan0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~21_combout\ = ( \ULA1|LessThan0~11_combout\ & ( \ULA1|LessThan0~15_combout\ & ( (\ULA1|LessThan0~20_combout\ & ((!\ULA1|LessThan0~18_combout\) # ((!\ULA1|LessThan0~16_combout\ & !\ULA1|LessThan0~8_combout\)))) ) ) ) # ( 
-- !\ULA1|LessThan0~11_combout\ & ( \ULA1|LessThan0~15_combout\ & ( (!\ULA1|LessThan0~18_combout\ & \ULA1|LessThan0~20_combout\) ) ) ) # ( \ULA1|LessThan0~11_combout\ & ( !\ULA1|LessThan0~15_combout\ & ( (\ULA1|LessThan0~20_combout\ & 
-- ((!\ULA1|LessThan0~18_combout\) # (!\ULA1|LessThan0~16_combout\))) ) ) ) # ( !\ULA1|LessThan0~11_combout\ & ( !\ULA1|LessThan0~15_combout\ & ( (\ULA1|LessThan0~20_combout\ & ((!\ULA1|LessThan0~18_combout\) # (!\ULA1|LessThan0~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111000000000101010100000000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_LessThan0~18_combout\,
	datab => \ULA1|ALT_INV_LessThan0~16_combout\,
	datac => \ULA1|ALT_INV_LessThan0~8_combout\,
	datad => \ULA1|ALT_INV_LessThan0~20_combout\,
	datae => \ULA1|ALT_INV_LessThan0~11_combout\,
	dataf => \ULA1|ALT_INV_LessThan0~15_combout\,
	combout => \ULA1|LessThan0~21_combout\);

-- Location: MLABCELL_X82_Y35_N36
\ULA1|Add0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~6_combout\ = ( \ULA1|LessThan0~26_combout\ & ( \ULA1|LessThan0~21_combout\ & ( (\ULA1|Add0~5_combout\ & ((!\ULA1|LessThan0~29_combout\) # (\ULA1|LessThan0~23_combout\))) ) ) ) # ( !\ULA1|LessThan0~26_combout\ & ( \ULA1|LessThan0~21_combout\ & ( 
-- (!\ULA1|LessThan0~29_combout\ & \ULA1|Add0~5_combout\) ) ) ) # ( \ULA1|LessThan0~26_combout\ & ( !\ULA1|LessThan0~21_combout\ & ( (\ULA1|Add0~5_combout\ & ((!\ULA1|LessThan0~29_combout\) # ((\ULA1|LessThan0~22_combout\) # (\ULA1|LessThan0~23_combout\)))) 
-- ) ) ) # ( !\ULA1|LessThan0~26_combout\ & ( !\ULA1|LessThan0~21_combout\ & ( (!\ULA1|LessThan0~29_combout\ & \ULA1|Add0~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000110011001100100010001000100010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_LessThan0~29_combout\,
	datab => \ULA1|ALT_INV_Add0~5_combout\,
	datac => \ULA1|ALT_INV_LessThan0~23_combout\,
	datad => \ULA1|ALT_INV_LessThan0~22_combout\,
	datae => \ULA1|ALT_INV_LessThan0~26_combout\,
	dataf => \ULA1|ALT_INV_LessThan0~21_combout\,
	combout => \ULA1|Add0~6_combout\);

-- Location: LABCELL_X81_Y33_N0
\ULA1|Add0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~7_combout\ = ( \mux_IN_ULA_4_1|Mux31~0_combout\ & ( (!\ULA1|Mux14~0_combout\) # ((\mux_IN_ULA_4_2|Mux0~0_combout\ & !\mux_IN_ULA_4_1|Mux0~0_combout\)) ) ) # ( !\mux_IN_ULA_4_1|Mux31~0_combout\ & ( (\ULA1|Mux14~0_combout\ & 
-- (\mux_IN_ULA_4_2|Mux0~0_combout\ & !\mux_IN_ULA_4_1|Mux0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011001111110011001100111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	combout => \ULA1|Add0~7_combout\);

-- Location: MLABCELL_X82_Y32_N39
\ULA1|Add0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~8_combout\ = ( \mux_IN_ULA_4_1|Mux2~0_combout\ & ( \ULA1|Add0~4_combout\ & ( ((\mux_IN_ULA_4_2|Mux1~0_combout\ & !\mux_IN_ULA_4_1|Mux1~0_combout\)) # (\ULA1|Add0~7_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux2~0_combout\ & ( \ULA1|Add0~4_combout\ & 
-- ( ((!\mux_IN_ULA_4_2|Mux1~0_combout\ & (\mux_IN_ULA_4_2|Mux2~0_combout\ & !\mux_IN_ULA_4_1|Mux1~0_combout\)) # (\mux_IN_ULA_4_2|Mux1~0_combout\ & ((!\mux_IN_ULA_4_1|Mux1~0_combout\) # (\mux_IN_ULA_4_2|Mux2~0_combout\)))) # (\ULA1|Add0~7_combout\) ) ) ) # 
-- ( \mux_IN_ULA_4_1|Mux2~0_combout\ & ( !\ULA1|Add0~4_combout\ & ( \ULA1|Add0~7_combout\ ) ) ) # ( !\mux_IN_ULA_4_1|Mux2~0_combout\ & ( !\ULA1|Add0~4_combout\ & ( \ULA1|Add0~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101111111001101110111011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux1~0_combout\,
	datab => \ULA1|ALT_INV_Add0~7_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux2~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux1~0_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux2~0_combout\,
	dataf => \ULA1|ALT_INV_Add0~4_combout\,
	combout => \ULA1|Add0~8_combout\);

-- Location: LABCELL_X80_Y37_N0
\rtl~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~0_combout\ = ( \ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux28~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( \ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux29~0_combout\ ) ) ) # ( \ULA1|Add2~117_sumout\ & ( 
-- !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux30~0_combout\ ) ) ) # ( !\ULA1|Add2~117_sumout\ & ( !\ULA1|Add2~113_sumout\ & ( \mux_IN_ULA_4_1|Mux31~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux30~0_combout\,
	datae => \ULA1|ALT_INV_Add2~117_sumout\,
	dataf => \ULA1|ALT_INV_Add2~113_sumout\,
	combout => \rtl~0_combout\);

-- Location: LABCELL_X81_Y37_N15
\rtl~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~4_combout\ = ( \ULA1|Add2~121_sumout\ & ( \rtl~1_combout\ & ( (!\ULA1|Add2~125_sumout\) # (\rtl~3_combout\) ) ) ) # ( !\ULA1|Add2~121_sumout\ & ( \rtl~1_combout\ & ( (!\ULA1|Add2~125_sumout\ & ((\rtl~0_combout\))) # (\ULA1|Add2~125_sumout\ & 
-- (\rtl~2_combout\)) ) ) ) # ( \ULA1|Add2~121_sumout\ & ( !\rtl~1_combout\ & ( (\ULA1|Add2~125_sumout\ & \rtl~3_combout\) ) ) ) # ( !\ULA1|Add2~121_sumout\ & ( !\rtl~1_combout\ & ( (!\ULA1|Add2~125_sumout\ & ((\rtl~0_combout\))) # (\ULA1|Add2~125_sumout\ & 
-- (\rtl~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000000110000001100010001110111011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~2_combout\,
	datab => \ULA1|ALT_INV_Add2~125_sumout\,
	datac => \ALT_INV_rtl~3_combout\,
	datad => \ALT_INV_rtl~0_combout\,
	datae => \ULA1|ALT_INV_Add2~121_sumout\,
	dataf => \ALT_INV_rtl~1_combout\,
	combout => \rtl~4_combout\);

-- Location: MLABCELL_X82_Y35_N42
\ULA1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~9_combout\ = ( \rtl~9_combout\ & ( (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (\mux_IN_ULA_4_1|Mux31~0_combout\)) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (((\rtl~4_combout\) # (\ULA1|Add2~129_sumout\)))) ) ) # ( !\rtl~9_combout\ & ( 
-- (!\mux_IN_ULA_4_2|Mux0~0_combout\ & (\mux_IN_ULA_4_1|Mux31~0_combout\)) # (\mux_IN_ULA_4_2|Mux0~0_combout\ & (((!\ULA1|Add2~129_sumout\ & \rtl~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011100010100000101110001010011010111110101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	datab => \ULA1|ALT_INV_Add2~129_sumout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux0~0_combout\,
	datad => \ALT_INV_rtl~4_combout\,
	dataf => \ALT_INV_rtl~9_combout\,
	combout => \ULA1|Add0~9_combout\);

-- Location: MLABCELL_X82_Y37_N6
\ULA1|Add0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Add0~10_combout\ = ( \ULA1|Mux3~5_combout\ & ( (!\mux_IN_ULA_4_2|Mux27~0_combout\ & (\rtl~14_combout\)) # (\mux_IN_ULA_4_2|Mux27~0_combout\ & ((\ULA1|ShiftRight2~1_combout\))) ) ) # ( !\ULA1|Mux3~5_combout\ & ( \mux_IN_ULA_4_1|Mux0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux27~0_combout\,
	datab => \ALT_INV_rtl~14_combout\,
	datac => \ULA1|ALT_INV_ShiftRight2~1_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	dataf => \ULA1|ALT_INV_Mux3~5_combout\,
	combout => \ULA1|Add0~10_combout\);

-- Location: LABCELL_X81_Y35_N18
\ULA1|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux31~4_combout\ = ( \ULA1|Mux31~3_combout\ & ( \ULA1|sig_output~1_combout\ & ( (!\ULA1|Mux14~0_combout\ & ((\ULA1|Add0~10_combout\))) # (\ULA1|Mux14~0_combout\ & (\ULA1|Add0~9_combout\)) ) ) ) # ( \ULA1|Mux31~3_combout\ & ( 
-- !\ULA1|sig_output~1_combout\ & ( (!\ULA1|Mux14~0_combout\ & (((\ULA1|Add0~10_combout\)))) # (\ULA1|Mux14~0_combout\ & (\ULA1|Mux3~4_combout\ & (\ULA1|Add0~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110001000100000000000000000000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux3~4_combout\,
	datab => \ULA1|ALT_INV_Add0~9_combout\,
	datac => \ULA1|ALT_INV_Add0~10_combout\,
	datad => \ULA1|ALT_INV_Mux14~0_combout\,
	datae => \ULA1|ALT_INV_Mux31~3_combout\,
	dataf => \ULA1|ALT_INV_sig_output~1_combout\,
	combout => \ULA1|Mux31~4_combout\);

-- Location: LABCELL_X85_Y37_N51
\ULA1|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux31~0_combout\ = ( \mux_IN_ULA_4_2|Mux31~0_combout\ & ( \ULA1|Add0~1_sumout\ & ( (!\operaULA|Mux5~0_combout\ & ((!\ULA1|Mux14~0_combout\) # ((\mux_IN_ULA_4_1|Mux31~0_combout\ & !\ULA1|Mux29~0_combout\)))) # (\operaULA|Mux5~0_combout\ & 
-- ((!\ULA1|Mux14~0_combout\ $ (\ULA1|Mux29~0_combout\)) # (\mux_IN_ULA_4_1|Mux31~0_combout\))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( \ULA1|Add0~1_sumout\ & ( (!\operaULA|Mux5~0_combout\ & ((!\ULA1|Mux14~0_combout\) # 
-- (!\mux_IN_ULA_4_1|Mux31~0_combout\ $ (!\ULA1|Mux29~0_combout\)))) # (\operaULA|Mux5~0_combout\ & ((!\ULA1|Mux29~0_combout\ & (!\ULA1|Mux14~0_combout\)) # (\ULA1|Mux29~0_combout\ & ((\mux_IN_ULA_4_1|Mux31~0_combout\))))) ) ) ) # ( 
-- \mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\ULA1|Add0~1_sumout\ & ( (!\ULA1|Mux14~0_combout\ & (\ULA1|Mux29~0_combout\ & ((!\operaULA|Mux5~0_combout\) # (\mux_IN_ULA_4_1|Mux31~0_combout\)))) # (\ULA1|Mux14~0_combout\ & ((!\ULA1|Mux29~0_combout\ & 
-- ((\mux_IN_ULA_4_1|Mux31~0_combout\))) # (\ULA1|Mux29~0_combout\ & (\operaULA|Mux5~0_combout\)))) ) ) ) # ( !\mux_IN_ULA_4_2|Mux31~0_combout\ & ( !\ULA1|Add0~1_sumout\ & ( (!\operaULA|Mux5~0_combout\ & (!\ULA1|Mux29~0_combout\ $ (((!\ULA1|Mux14~0_combout\) 
-- # (!\mux_IN_ULA_4_1|Mux31~0_combout\))))) # (\operaULA|Mux5~0_combout\ & (((\mux_IN_ULA_4_1|Mux31~0_combout\ & \ULA1|Mux29~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010101101000000111001110111001110101011011100111110011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \operaULA|ALT_INV_Mux5~0_combout\,
	datab => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux31~0_combout\,
	datad => \ULA1|ALT_INV_Mux29~0_combout\,
	datae => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	dataf => \ULA1|ALT_INV_Add0~1_sumout\,
	combout => \ULA1|Mux31~0_combout\);

-- Location: LABCELL_X81_Y35_N30
\ULA1|Mux31~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux31~7_combout\ = ( !\operaULA|Mux4~0_combout\ & ( ((((\ULA1|Mux31~4_combout\)) # (\ULA1|Mux31~0_combout\))) # (\ULA1|Mux31~6_combout\) ) ) # ( \operaULA|Mux4~0_combout\ & ( (((!\operaULA|Mux5~0_combout\ & ((\ULA1|Add0~8_combout\) # 
-- (\ULA1|Add0~6_combout\)))) # (\ULA1|Mux31~4_combout\)) # (\ULA1|Mux31~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101111101011111011101011111010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux31~6_combout\,
	datab => \ULA1|ALT_INV_Add0~6_combout\,
	datac => \operaULA|ALT_INV_Mux5~0_combout\,
	datad => \ULA1|ALT_INV_Add0~8_combout\,
	datae => \operaULA|ALT_INV_Mux4~0_combout\,
	dataf => \ULA1|ALT_INV_Mux31~4_combout\,
	datag => \ULA1|ALT_INV_Mux31~0_combout\,
	combout => \ULA1|Mux31~7_combout\);

-- Location: FF_X81_Y35_N5
\PIPE3|Temp[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux31~7_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(37));

-- Location: LABCELL_X74_Y35_N54
\mux_IN_ULA_4_2|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux31~0_combout\ = ( \muxEscReg2|X[0]~0_combout\ & ( (!\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & (\PIPE2|Temp\(42))) # (\PIPEAUX|Temp\(1) & ((\PIPE3|Temp\(37)))))) # (\PIPEAUX|Temp\(0) & (((!\PIPEAUX|Temp\(1))))) ) ) # ( 
-- !\muxEscReg2|X[0]~0_combout\ & ( (!\PIPEAUX|Temp\(0) & ((!\PIPEAUX|Temp\(1) & (\PIPE2|Temp\(42))) # (\PIPEAUX|Temp\(1) & ((\PIPE3|Temp\(37)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100000101001110111000010100111011100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPEAUX|ALT_INV_Temp\(0),
	datab => \PIPE2|ALT_INV_Temp\(42),
	datac => \PIPE3|ALT_INV_Temp\(37),
	datad => \PIPEAUX|ALT_INV_Temp\(1),
	dataf => \muxEscReg2|ALT_INV_X[0]~0_combout\,
	combout => \mux_IN_ULA_4_2|Mux31~0_combout\);

-- Location: LABCELL_X77_Y33_N6
\ULA1|Mux29~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~15_combout\ = ( \ULA1|Mux29~13_combout\ & ( (!\ULA1|Add2~121_sumout\ & \ULA1|Add2~117_sumout\) ) ) # ( !\ULA1|Mux29~13_combout\ & ( (\mux_IN_ULA_4_2|Mux31~0_combout\ & !\mux_IN_ULA_4_2|Mux29~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux31~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datac => \ULA1|ALT_INV_Add2~121_sumout\,
	datad => \ULA1|ALT_INV_Add2~117_sumout\,
	dataf => \ULA1|ALT_INV_Mux29~13_combout\,
	combout => \ULA1|Mux29~15_combout\);

-- Location: LABCELL_X77_Y33_N57
\ULA1|Mux29~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~20_combout\ = ( !\ULA1|Mux29~14_combout\ & ( (!\ULA1|Mux29~15_combout\ & \operaULA|Mux5~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ULA1|ALT_INV_Mux29~15_combout\,
	datad => \operaULA|ALT_INV_Mux5~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~14_combout\,
	combout => \ULA1|Mux29~20_combout\);

-- Location: LABCELL_X80_Y34_N12
\ULA1|Mux29~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~21_combout\ = ( \ULA1|Mux29~12_combout\ & ( \ULA1|sig_output~4_combout\ & ( ((!\ULA1|Mux14~0_combout\ & !\operaULA|Mux5~0_combout\)) # (\ULA1|Mux29~20_combout\) ) ) ) # ( !\ULA1|Mux29~12_combout\ & ( \ULA1|sig_output~4_combout\ & ( 
-- (!\ULA1|Mux14~0_combout\ & (((!\operaULA|Mux5~0_combout\)))) # (\ULA1|Mux14~0_combout\ & (\ULA1|Mux29~20_combout\ & ((\ULA1|Mux29~0_combout\)))) ) ) ) # ( \ULA1|Mux29~12_combout\ & ( !\ULA1|sig_output~4_combout\ & ( ((!\ULA1|Mux14~0_combout\ & 
-- !\operaULA|Mux5~0_combout\)) # (\ULA1|Mux29~20_combout\) ) ) ) # ( !\ULA1|Mux29~12_combout\ & ( !\ULA1|sig_output~4_combout\ & ( (!\ULA1|Mux14~0_combout\ & !\operaULA|Mux5~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110101011101010111000000110100011101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~20_combout\,
	datab => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \operaULA|ALT_INV_Mux5~0_combout\,
	datad => \ULA1|ALT_INV_Mux29~0_combout\,
	datae => \ULA1|ALT_INV_Mux29~12_combout\,
	dataf => \ULA1|ALT_INV_sig_output~4_combout\,
	combout => \ULA1|Mux29~21_combout\);

-- Location: LABCELL_X80_Y34_N36
\ULA1|Mux30~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux30~8_combout\ = ( \ULA1|Mux29~21_combout\ & ( (!\operaULA|Mux4~0_combout\ & (\ULA1|Mux29~22_combout\ & !\ULA1|Mux27~0_combout\)) ) ) # ( !\ULA1|Mux29~21_combout\ & ( (\ULA1|Mux29~22_combout\ & !\ULA1|Mux27~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \operaULA|ALT_INV_Mux4~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~22_combout\,
	datad => \ULA1|ALT_INV_Mux27~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~21_combout\,
	combout => \ULA1|Mux30~8_combout\);

-- Location: MLABCELL_X84_Y37_N51
\ULA1|Mux29~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~24_combout\ = ( \rtl~42_combout\ & ( \rtl~43_combout\ & ( (\rtl~41_combout\) # (\mux_IN_ULA_4_2|Mux28~0_combout\) ) ) ) # ( !\rtl~42_combout\ & ( \rtl~43_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~41_combout\))) # 
-- (\mux_IN_ULA_4_2|Mux28~0_combout\ & (\mux_IN_ULA_4_2|Mux29~0_combout\)) ) ) ) # ( \rtl~42_combout\ & ( !\rtl~43_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & ((\rtl~41_combout\))) # (\mux_IN_ULA_4_2|Mux28~0_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux29~0_combout\)) ) ) ) # ( !\rtl~42_combout\ & ( !\rtl~43_combout\ & ( (!\mux_IN_ULA_4_2|Mux28~0_combout\ & \rtl~41_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001011100010111000011101000111010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datab => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datac => \ALT_INV_rtl~41_combout\,
	datae => \ALT_INV_rtl~42_combout\,
	dataf => \ALT_INV_rtl~43_combout\,
	combout => \ULA1|Mux29~24_combout\);

-- Location: LABCELL_X79_Y36_N36
\ULA1|Mux29~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~25_combout\ = ( \mux_IN_ULA_4_2|Mux29~0_combout\ & ( (!\ULA1|Mux29~4_combout\ & (((!\mux_IN_ULA_4_1|Mux29~0_combout\)))) # (\ULA1|Mux29~4_combout\ & (\ULA1|sig_output~2_combout\ & (\rtl~248_combout\))) ) ) # ( !\mux_IN_ULA_4_2|Mux29~0_combout\ 
-- & ( (!\ULA1|Mux29~4_combout\ & (((\mux_IN_ULA_4_1|Mux29~0_combout\)))) # (\ULA1|Mux29~4_combout\ & (\ULA1|sig_output~2_combout\ & (\rtl~248_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100010001000011110001000111110000000100011111000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_sig_output~2_combout\,
	datab => \ALT_INV_rtl~248_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	datad => \ULA1|ALT_INV_Mux29~4_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	combout => \ULA1|Mux29~25_combout\);

-- Location: LABCELL_X79_Y36_N6
\ULA1|Mux29~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~26_combout\ = ( \ULA1|Mux29~25_combout\ & ( \ULA1|sig_output~3_combout\ ) ) # ( \ULA1|Mux29~25_combout\ & ( !\ULA1|sig_output~3_combout\ & ( ((\ULA1|ShiftRight1~2_combout\ & \ULA1|Mux3~6_combout\)) # (\ULA1|Mux14~0_combout\) ) ) ) # ( 
-- !\ULA1|Mux29~25_combout\ & ( !\ULA1|sig_output~3_combout\ & ( (!\ULA1|Mux14~0_combout\ & (\ULA1|ShiftRight1~2_combout\ & \ULA1|Mux3~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100001100110011111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux14~0_combout\,
	datac => \ULA1|ALT_INV_ShiftRight1~2_combout\,
	datad => \ULA1|ALT_INV_Mux3~6_combout\,
	datae => \ULA1|ALT_INV_Mux29~25_combout\,
	dataf => \ULA1|ALT_INV_sig_output~3_combout\,
	combout => \ULA1|Mux29~26_combout\);

-- Location: LABCELL_X80_Y35_N42
\ULA1|Mux29~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~27_combout\ = ( \rtl~58_combout\ & ( \ULA1|Mux29~7_combout\ & ( (!\ULA1|Mux29~6_combout\ & (\rtl~60_combout\)) # (\ULA1|Mux29~6_combout\ & ((\rtl~61_combout\))) ) ) ) # ( !\rtl~58_combout\ & ( \ULA1|Mux29~7_combout\ & ( 
-- (!\ULA1|Mux29~6_combout\ & (\rtl~60_combout\)) # (\ULA1|Mux29~6_combout\ & ((\rtl~61_combout\))) ) ) ) # ( \rtl~58_combout\ & ( !\ULA1|Mux29~7_combout\ & ( (!\ULA1|Mux29~6_combout\) # (\rtl~59_combout\) ) ) ) # ( !\rtl~58_combout\ & ( 
-- !\ULA1|Mux29~7_combout\ & ( (\ULA1|Mux29~6_combout\ & \rtl~59_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~60_combout\,
	datab => \ALT_INV_rtl~61_combout\,
	datac => \ULA1|ALT_INV_Mux29~6_combout\,
	datad => \ALT_INV_rtl~59_combout\,
	datae => \ALT_INV_rtl~58_combout\,
	dataf => \ULA1|ALT_INV_Mux29~7_combout\,
	combout => \ULA1|Mux29~27_combout\);

-- Location: LABCELL_X80_Y35_N6
\ULA1|Mux29~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~28_combout\ = ( \ULA1|Mux14~0_combout\ & ( \ULA1|Mux29~5_combout\ & ( \ULA1|Mux29~27_combout\ ) ) ) # ( !\ULA1|Mux14~0_combout\ & ( \ULA1|Mux29~5_combout\ & ( (!\ULA1|Mux3~5_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) # 
-- (\ULA1|Mux3~5_combout\ & (\ULA1|Mux13~0_combout\)) ) ) ) # ( !\ULA1|Mux14~0_combout\ & ( !\ULA1|Mux29~5_combout\ & ( (!\ULA1|Mux3~5_combout\ & ((\mux_IN_ULA_4_1|Mux0~0_combout\))) # (\ULA1|Mux3~5_combout\ & (\ULA1|Mux13~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000000000000011101000111010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux13~0_combout\,
	datab => \ULA1|ALT_INV_Mux3~5_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_Mux29~27_combout\,
	datae => \ULA1|ALT_INV_Mux14~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~5_combout\,
	combout => \ULA1|Mux29~28_combout\);

-- Location: LABCELL_X80_Y35_N18
\ULA1|Mux29~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~29_combout\ = ( \ULA1|Mux29~9_combout\ & ( \ULA1|Mux29~28_combout\ & ( (!\ULA1|Mux29~10_combout\ & ((\ULA1|Mux29~26_combout\))) # (\ULA1|Mux29~10_combout\ & (\ULA1|ShiftLeft0~2_combout\)) ) ) ) # ( !\ULA1|Mux29~9_combout\ & ( 
-- \ULA1|Mux29~28_combout\ & ( (\ULA1|Mux29~10_combout\) # (\ULA1|Mux29~24_combout\) ) ) ) # ( \ULA1|Mux29~9_combout\ & ( !\ULA1|Mux29~28_combout\ & ( (!\ULA1|Mux29~10_combout\ & ((\ULA1|Mux29~26_combout\))) # (\ULA1|Mux29~10_combout\ & 
-- (\ULA1|ShiftLeft0~2_combout\)) ) ) ) # ( !\ULA1|Mux29~9_combout\ & ( !\ULA1|Mux29~28_combout\ & ( (\ULA1|Mux29~24_combout\ & !\ULA1|Mux29~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000111100111101110111011101110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~24_combout\,
	datab => \ULA1|ALT_INV_Mux29~10_combout\,
	datac => \ULA1|ALT_INV_ShiftLeft0~2_combout\,
	datad => \ULA1|ALT_INV_Mux29~26_combout\,
	datae => \ULA1|ALT_INV_Mux29~9_combout\,
	dataf => \ULA1|ALT_INV_Mux29~28_combout\,
	combout => \ULA1|Mux29~29_combout\);

-- Location: LABCELL_X80_Y35_N36
\ULA1|Mux29~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~30_combout\ = ( \ULA1|Mux29~17_combout\ & ( \ULA1|Mux29~29_combout\ & ( (!\ULA1|Mux29~16_combout\ & ((\mux_IN_ULA_4_1|Mux28~0_combout\))) # (\ULA1|Mux29~16_combout\ & (\mux_IN_ULA_4_1|Mux26~0_combout\)) ) ) ) # ( !\ULA1|Mux29~17_combout\ & ( 
-- \ULA1|Mux29~29_combout\ & ( (!\ULA1|Mux29~16_combout\) # (\mux_IN_ULA_4_1|Mux27~0_combout\) ) ) ) # ( \ULA1|Mux29~17_combout\ & ( !\ULA1|Mux29~29_combout\ & ( (!\ULA1|Mux29~16_combout\ & ((\mux_IN_ULA_4_1|Mux28~0_combout\))) # (\ULA1|Mux29~16_combout\ & 
-- (\mux_IN_ULA_4_1|Mux26~0_combout\)) ) ) ) # ( !\ULA1|Mux29~17_combout\ & ( !\ULA1|Mux29~29_combout\ & ( (\mux_IN_ULA_4_1|Mux27~0_combout\ & \ULA1|Mux29~16_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux27~0_combout\,
	datab => \mux_IN_ULA_4_1|ALT_INV_Mux26~0_combout\,
	datac => \ULA1|ALT_INV_Mux29~16_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux28~0_combout\,
	datae => \ULA1|ALT_INV_Mux29~17_combout\,
	dataf => \ULA1|ALT_INV_Mux29~29_combout\,
	combout => \ULA1|Mux29~30_combout\);

-- Location: LABCELL_X81_Y38_N36
\ULA1|Mux29~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~31_combout\ = ( \mux_IN_ULA_4_1|Mux29~0_combout\ & ( (!\ULA1|Mux29~18_combout\ & (\mux_IN_ULA_4_2|Mux29~0_combout\ & \ULA1|Mux29~19_combout\)) # (\ULA1|Mux29~18_combout\ & ((!\ULA1|Mux29~19_combout\))) ) ) # ( !\mux_IN_ULA_4_1|Mux29~0_combout\ 
-- & ( (!\ULA1|Mux29~19_combout\ & (!\ULA1|Mux29~18_combout\ $ (\mux_IN_ULA_4_2|Mux29~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000110011000011000011001100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux29~18_combout\,
	datac => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datad => \ULA1|ALT_INV_Mux29~19_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	combout => \ULA1|Mux29~31_combout\);

-- Location: LABCELL_X79_Y32_N42
\ULA1|Mux29~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~32_combout\ = ( \mux_IN_ULA_4_1|Mux29~0_combout\ & ( \ULA1|Mux29~21_combout\ & ( (((\ULA1|Mux29~23_combout\ & \ULA1|Add0~17_sumout\)) # (\operaULA|Mux4~0_combout\)) # (\ULA1|Mux27~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux29~0_combout\ & ( 
-- \ULA1|Mux29~21_combout\ & ( (\ULA1|Mux29~23_combout\ & (!\ULA1|Mux27~0_combout\ & (!\operaULA|Mux4~0_combout\ & \ULA1|Add0~17_sumout\))) ) ) ) # ( \mux_IN_ULA_4_1|Mux29~0_combout\ & ( !\ULA1|Mux29~21_combout\ & ( ((\ULA1|Mux29~23_combout\ & 
-- \ULA1|Add0~17_sumout\)) # (\ULA1|Mux27~0_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux29~0_combout\ & ( !\ULA1|Mux29~21_combout\ & ( (\ULA1|Mux29~23_combout\ & (!\ULA1|Mux27~0_combout\ & \ULA1|Add0~17_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100001100110111011100000000010000000011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~23_combout\,
	datab => \ULA1|ALT_INV_Mux27~0_combout\,
	datac => \operaULA|ALT_INV_Mux4~0_combout\,
	datad => \ULA1|ALT_INV_Add0~17_sumout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux29~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~21_combout\,
	combout => \ULA1|Mux29~32_combout\);

-- Location: LABCELL_X80_Y36_N30
\ULA1|Mux29~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux29~33_combout\ = ( \ULA1|Mux29~32_combout\ ) # ( !\ULA1|Mux29~32_combout\ & ( (\ULA1|Mux30~8_combout\ & ((!\ULA1|Mux29~3_combout\ & (\ULA1|Mux29~30_combout\)) # (\ULA1|Mux29~3_combout\ & ((\ULA1|Mux29~31_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~3_combout\,
	datab => \ULA1|ALT_INV_Mux30~8_combout\,
	datac => \ULA1|ALT_INV_Mux29~30_combout\,
	datad => \ULA1|ALT_INV_Mux29~31_combout\,
	dataf => \ULA1|ALT_INV_Mux29~32_combout\,
	combout => \ULA1|Mux29~33_combout\);

-- Location: FF_X80_Y36_N32
\PIPE3|Temp[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Mux29~33_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(39));

-- Location: FF_X73_Y35_N20
\PIPE4|Temp[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(10),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(47));

-- Location: FF_X73_Y35_N5
\PIPE4|Temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(47),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(15));

-- Location: LABCELL_X73_Y35_N39
\muxEscReg2|X[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[10]~10_combout\ = ( \PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(47) ) ) # ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE4|ALT_INV_Temp\(47),
	datad => \PIPE4|ALT_INV_Temp\(15),
	dataf => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	combout => \muxEscReg2|X[10]~10_combout\);

-- Location: FF_X68_Y36_N2
\registradores|G2:1:regb|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[10]~10_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(10));

-- Location: FF_X68_Y36_N8
\registradores|G2:2:regb|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[10]~10_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(10));

-- Location: FF_X68_Y36_N26
\registradores|G2:3:regb|Temp[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[10]~10_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp[10]~DUPLICATE_q\);

-- Location: LABCELL_X68_Y36_N6
\registradores|outData2|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux21~1_combout\ = ( \registradores|G2:2:regb|Temp\(10) & ( \registradores|G2:3:regb|Temp[10]~DUPLICATE_q\ & ( ((!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp\(10)))) # (\PIPE1|Temp\(16) & 
-- (\registradores|G2:1:regb|Temp\(10)))) # (\PIPE1|Temp\(17)) ) ) ) # ( !\registradores|G2:2:regb|Temp\(10) & ( \registradores|G2:3:regb|Temp[10]~DUPLICATE_q\ & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp\(10)))) # 
-- (\PIPE1|Temp\(16) & (\registradores|G2:1:regb|Temp\(10))))) # (\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16))))) ) ) ) # ( \registradores|G2:2:regb|Temp\(10) & ( !\registradores|G2:3:regb|Temp[10]~DUPLICATE_q\ & ( (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & 
-- ((\registradores|G2:0:regb|Temp\(10)))) # (\PIPE1|Temp\(16) & (\registradores|G2:1:regb|Temp\(10))))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16))))) ) ) ) # ( !\registradores|G2:2:regb|Temp\(10) & ( !\registradores|G2:3:regb|Temp[10]~DUPLICATE_q\ & ( 
-- (!\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & ((\registradores|G2:0:regb|Temp\(10)))) # (\PIPE1|Temp\(16) & (\registradores|G2:1:regb|Temp\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:1:regb|ALT_INV_Temp\(10),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \PIPE1|ALT_INV_Temp\(16),
	datad => \registradores|G2:0:regb|ALT_INV_Temp\(10),
	datae => \registradores|G2:2:regb|ALT_INV_Temp\(10),
	dataf => \registradores|G2:3:regb|ALT_INV_Temp[10]~DUPLICATE_q\,
	combout => \registradores|outData2|Mux21~1_combout\);

-- Location: FF_X70_Y35_N29
\registradores|G2:6:regb|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[10]~10_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(10));

-- Location: LABCELL_X66_Y35_N18
\registradores|G2:7:regb|Temp[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:7:regb|Temp[10]~feeder_combout\ = ( \muxEscReg2|X[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[10]~10_combout\,
	combout => \registradores|G2:7:regb|Temp[10]~feeder_combout\);

-- Location: FF_X66_Y35_N20
\registradores|G2:7:regb|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:7:regb|Temp[10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(10));

-- Location: FF_X66_Y35_N38
\registradores|G2:5:regb|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[10]~10_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(10));

-- Location: LABCELL_X66_Y36_N48
\registradores|G2:4:regb|Temp[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:4:regb|Temp[10]~feeder_combout\ = ( \muxEscReg2|X[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[10]~10_combout\,
	combout => \registradores|G2:4:regb|Temp[10]~feeder_combout\);

-- Location: FF_X66_Y36_N50
\registradores|G2:4:regb|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:4:regb|Temp[10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(10));

-- Location: LABCELL_X66_Y35_N36
\registradores|outData2|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux21~0_combout\ = ( \registradores|G2:5:regb|Temp\(10) & ( \registradores|G2:4:regb|Temp\(10) & ( (!\PIPE1|Temp\(17)) # ((!\PIPE1|Temp\(16) & (\registradores|G2:6:regb|Temp\(10))) # (\PIPE1|Temp\(16) & 
-- ((\registradores|G2:7:regb|Temp\(10))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(10) & ( \registradores|G2:4:regb|Temp\(10) & ( (!\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16))))) # (\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) & 
-- (\registradores|G2:6:regb|Temp\(10))) # (\PIPE1|Temp\(16) & ((\registradores|G2:7:regb|Temp\(10)))))) ) ) ) # ( \registradores|G2:5:regb|Temp\(10) & ( !\registradores|G2:4:regb|Temp\(10) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16))))) # (\PIPE1|Temp\(17) 
-- & ((!\PIPE1|Temp\(16) & (\registradores|G2:6:regb|Temp\(10))) # (\PIPE1|Temp\(16) & ((\registradores|G2:7:regb|Temp\(10)))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(10) & ( !\registradores|G2:4:regb|Temp\(10) & ( (\PIPE1|Temp\(17) & ((!\PIPE1|Temp\(16) 
-- & (\registradores|G2:6:regb|Temp\(10))) # (\PIPE1|Temp\(16) & ((\registradores|G2:7:regb|Temp\(10)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \registradores|G2:6:regb|ALT_INV_Temp\(10),
	datac => \registradores|G2:7:regb|ALT_INV_Temp\(10),
	datad => \PIPE1|ALT_INV_Temp\(16),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(10),
	dataf => \registradores|G2:4:regb|ALT_INV_Temp\(10),
	combout => \registradores|outData2|Mux21~0_combout\);

-- Location: LABCELL_X73_Y35_N36
\registradores|outData2|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux21~2_combout\ = (!\PIPE1|Temp\(18) & (\registradores|outData2|Mux21~1_combout\)) # (\PIPE1|Temp\(18) & ((\registradores|outData2|Mux21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE1|ALT_INV_Temp\(18),
	datac => \registradores|outData2|ALT_INV_Mux21~1_combout\,
	datad => \registradores|outData2|ALT_INV_Mux21~0_combout\,
	combout => \registradores|outData2|Mux21~2_combout\);

-- Location: FF_X73_Y35_N37
\PIPE2|Temp[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux21~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(52));

-- Location: FF_X74_Y35_N23
\PIPE3|Temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(52),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(15));

-- Location: FF_X74_Y36_N11
\PIPE4|Temp[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(19),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(56));

-- Location: FF_X74_Y36_N17
\PIPE4|Temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(56),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(24));

-- Location: LABCELL_X74_Y36_N33
\muxEscReg2|X[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[19]~19_combout\ = ( \PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(56) ) ) # ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE4|ALT_INV_Temp\(56),
	datac => \PIPE4|ALT_INV_Temp\(24),
	dataf => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	combout => \muxEscReg2|X[19]~19_combout\);

-- Location: FF_X70_Y36_N23
\registradores|G2:3:regb|Temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[19]~19_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:3:regb|Temp\(19));

-- Location: LABCELL_X70_Y36_N0
\PIPE2|Temp[93]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PIPE2|Temp[93]~feeder_combout\ = \registradores|G2:3:regb|Temp\(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \registradores|G2:3:regb|ALT_INV_Temp\(19),
	combout => \PIPE2|Temp[93]~feeder_combout\);

-- Location: FF_X70_Y36_N1
\PIPE2|Temp[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PIPE2|Temp[93]~feeder_combout\,
	asdata => \registradores|G2:0:regb|Temp\(19),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \PIPE1|ALT_INV_Temp\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(93));

-- Location: LABCELL_X71_Y36_N21
\mux_IN_ULA_4_1|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_1|Mux12~0_combout\ = ( \PIPE3|Temp\(56) & ( \muxEscReg2|X[19]~19_combout\ & ( (!\PIPEAUX|Temp\(2) & ((\PIPEAUX|Temp\(3)) # (\PIPE2|Temp\(93)))) # (\PIPEAUX|Temp\(2) & ((!\PIPEAUX|Temp\(3)))) ) ) ) # ( !\PIPE3|Temp\(56) & ( 
-- \muxEscReg2|X[19]~19_combout\ & ( (!\PIPEAUX|Temp\(3) & ((\PIPEAUX|Temp\(2)) # (\PIPE2|Temp\(93)))) ) ) ) # ( \PIPE3|Temp\(56) & ( !\muxEscReg2|X[19]~19_combout\ & ( (!\PIPEAUX|Temp\(2) & ((\PIPEAUX|Temp\(3)) # (\PIPE2|Temp\(93)))) ) ) ) # ( 
-- !\PIPE3|Temp\(56) & ( !\muxEscReg2|X[19]~19_combout\ & ( (\PIPE2|Temp\(93) & (!\PIPEAUX|Temp\(2) & !\PIPEAUX|Temp\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100001111000000111111000000000011111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PIPE2|ALT_INV_Temp\(93),
	datac => \PIPEAUX|ALT_INV_Temp\(2),
	datad => \PIPEAUX|ALT_INV_Temp\(3),
	datae => \PIPE3|ALT_INV_Temp\(56),
	dataf => \muxEscReg2|ALT_INV_X[19]~19_combout\,
	combout => \mux_IN_ULA_4_1|Mux12~0_combout\);

-- Location: LABCELL_X79_Y37_N18
\ULA1|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux11~4_combout\ = ( \ULA1|Mux14~11_combout\ & ( (!\ULA1|Mux14~13_combout\ & (\ULA1|Mux14~14_combout\ & \rtl~252_combout\)) ) ) # ( !\ULA1|Mux14~11_combout\ & ( (!\ULA1|Mux14~13_combout\ & (\ULA1|Mux14~14_combout\ & \rtl~251_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~13_combout\,
	datab => \ULA1|ALT_INV_Mux14~14_combout\,
	datac => \ALT_INV_rtl~252_combout\,
	datad => \ALT_INV_rtl~251_combout\,
	dataf => \ULA1|ALT_INV_Mux14~11_combout\,
	combout => \ULA1|Mux11~4_combout\);

-- Location: LABCELL_X85_Y35_N54
\ULA1|Mux11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux11~5_combout\ = ( \rtl~213_combout\ & ( \rtl~141_combout\ & ( ((!\ULA1|Add2~121_sumout\ & ((\rtl~222_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~194_combout\))) # (\ULA1|Add2~125_sumout\) ) ) ) # ( !\rtl~213_combout\ & ( \rtl~141_combout\ & ( 
-- (!\ULA1|Add2~121_sumout\ & (((!\ULA1|Add2~125_sumout\ & \rtl~222_combout\)))) # (\ULA1|Add2~121_sumout\ & (((\ULA1|Add2~125_sumout\)) # (\rtl~194_combout\))) ) ) ) # ( \rtl~213_combout\ & ( !\rtl~141_combout\ & ( (!\ULA1|Add2~121_sumout\ & 
-- (((\rtl~222_combout\) # (\ULA1|Add2~125_sumout\)))) # (\ULA1|Add2~121_sumout\ & (\rtl~194_combout\ & (!\ULA1|Add2~125_sumout\))) ) ) ) # ( !\rtl~213_combout\ & ( !\rtl~141_combout\ & ( (!\ULA1|Add2~125_sumout\ & ((!\ULA1|Add2~121_sumout\ & 
-- ((\rtl~222_combout\))) # (\ULA1|Add2~121_sumout\ & (\rtl~194_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Add2~121_sumout\,
	datab => \ALT_INV_rtl~194_combout\,
	datac => \ULA1|ALT_INV_Add2~125_sumout\,
	datad => \ALT_INV_rtl~222_combout\,
	datae => \ALT_INV_rtl~213_combout\,
	dataf => \ALT_INV_rtl~141_combout\,
	combout => \ULA1|Mux11~5_combout\);

-- Location: LABCELL_X79_Y37_N30
\ULA1|Mux11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux11~6_combout\ = ( \ULA1|Mux11~5_combout\ & ( \ULA1|Mux14~17_combout\ ) ) # ( !\ULA1|Mux11~5_combout\ & ( \ULA1|Mux14~17_combout\ & ( (\ULA1|Mux14~15_combout\ & (!\mux_IN_ULA_4_2|Mux11~0_combout\ $ (!\mux_IN_ULA_4_1|Mux11~0_combout\))) ) ) ) # ( 
-- \ULA1|Mux11~5_combout\ & ( !\ULA1|Mux14~17_combout\ & ( (\ULA1|Mux14~15_combout\ & (!\mux_IN_ULA_4_2|Mux11~0_combout\ $ (!\mux_IN_ULA_4_1|Mux11~0_combout\))) ) ) ) # ( !\ULA1|Mux11~5_combout\ & ( !\ULA1|Mux14~17_combout\ & ( (\ULA1|Mux14~15_combout\ & 
-- (!\mux_IN_ULA_4_2|Mux11~0_combout\ $ (!\mux_IN_ULA_4_1|Mux11~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101000000101000010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux11~0_combout\,
	datac => \ULA1|ALT_INV_Mux14~15_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datae => \ULA1|ALT_INV_Mux11~5_combout\,
	dataf => \ULA1|ALT_INV_Mux14~17_combout\,
	combout => \ULA1|Mux11~6_combout\);

-- Location: MLABCELL_X84_Y37_N36
\ULA1|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux11~2_combout\ = ( \rtl~211_combout\ & ( \rtl~196_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\mux_IN_ULA_4_2|Mux28~0_combout\) # (\rtl~221_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (((!\mux_IN_ULA_4_2|Mux28~0_combout\)) # 
-- (\rtl~146_combout\))) ) ) ) # ( !\rtl~211_combout\ & ( \rtl~196_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\mux_IN_ULA_4_2|Mux28~0_combout\) # (\rtl~221_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & (\rtl~146_combout\ & 
-- ((\mux_IN_ULA_4_2|Mux28~0_combout\)))) ) ) ) # ( \rtl~211_combout\ & ( !\rtl~196_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\rtl~221_combout\ & !\mux_IN_ULA_4_2|Mux28~0_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- (((!\mux_IN_ULA_4_2|Mux28~0_combout\)) # (\rtl~146_combout\))) ) ) ) # ( !\rtl~211_combout\ & ( !\rtl~196_combout\ & ( (!\mux_IN_ULA_4_2|Mux29~0_combout\ & (((\rtl~221_combout\ & !\mux_IN_ULA_4_2|Mux28~0_combout\)))) # (\mux_IN_ULA_4_2|Mux29~0_combout\ & 
-- (\rtl~146_combout\ & ((\mux_IN_ULA_4_2|Mux28~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux29~0_combout\,
	datab => \ALT_INV_rtl~146_combout\,
	datac => \ALT_INV_rtl~221_combout\,
	datad => \mux_IN_ULA_4_2|ALT_INV_Mux28~0_combout\,
	datae => \ALT_INV_rtl~211_combout\,
	dataf => \ALT_INV_rtl~196_combout\,
	combout => \ULA1|Mux11~2_combout\);

-- Location: LABCELL_X79_Y37_N54
\ULA1|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux11~3_combout\ = ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( \ULA1|Mux14~9_combout\ & ( ((!\ULA1|Mux14~0_combout\ & ((!\ULA1|Mux29~36_combout\) # (\rtl~82_combout\)))) # (\ULA1|Mux11~2_combout\) ) ) ) # ( !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( 
-- \ULA1|Mux14~9_combout\ & ( ((!\ULA1|Mux14~0_combout\ & (\rtl~82_combout\ & \ULA1|Mux29~36_combout\))) # (\ULA1|Mux11~2_combout\) ) ) ) # ( \mux_IN_ULA_4_1|Mux0~0_combout\ & ( !\ULA1|Mux14~9_combout\ & ( (!\ULA1|Mux14~0_combout\ & 
-- ((!\ULA1|Mux29~36_combout\) # (\rtl~82_combout\))) ) ) ) # ( !\mux_IN_ULA_4_1|Mux0~0_combout\ & ( !\ULA1|Mux14~9_combout\ & ( (!\ULA1|Mux14~0_combout\ & (\rtl~82_combout\ & \ULA1|Mux29~36_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010101010100010001000001111001011111010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~0_combout\,
	datab => \ALT_INV_rtl~82_combout\,
	datac => \ULA1|ALT_INV_Mux11~2_combout\,
	datad => \ULA1|ALT_INV_Mux29~36_combout\,
	datae => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	dataf => \ULA1|ALT_INV_Mux14~9_combout\,
	combout => \ULA1|Mux11~3_combout\);

-- Location: LABCELL_X79_Y37_N51
\ULA1|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux11~1_combout\ = ( \ULA1|Mux14~4_combout\ & ( (\ULA1|Mux14~5_combout\ & \rtl~254_combout\) ) ) # ( !\ULA1|Mux14~4_combout\ & ( (\ULA1|Mux14~5_combout\ & \rtl~253_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux14~5_combout\,
	datac => \ALT_INV_rtl~253_combout\,
	datad => \ALT_INV_rtl~254_combout\,
	dataf => \ULA1|ALT_INV_Mux14~4_combout\,
	combout => \ULA1|Mux11~1_combout\);

-- Location: LABCELL_X79_Y37_N24
\ULA1|Mux11~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux11~7_combout\ = ( \ULA1|Mux11~3_combout\ & ( \ULA1|Mux11~1_combout\ & ( (!\ULA1|Mux14~7_combout\ & (!\ULA1|Mux11~4_combout\ & !\ULA1|Mux11~6_combout\)) ) ) ) # ( !\ULA1|Mux11~3_combout\ & ( \ULA1|Mux11~1_combout\ & ( (!\ULA1|Mux14~7_combout\ & 
-- (!\ULA1|Mux11~4_combout\ & !\ULA1|Mux11~6_combout\)) ) ) ) # ( \ULA1|Mux11~3_combout\ & ( !\ULA1|Mux11~1_combout\ & ( (!\ULA1|Mux14~7_combout\ & (!\ULA1|Mux11~4_combout\ & !\ULA1|Mux11~6_combout\)) ) ) ) # ( !\ULA1|Mux11~3_combout\ & ( 
-- !\ULA1|Mux11~1_combout\ & ( (!\ULA1|Mux11~4_combout\ & !\ULA1|Mux11~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000110000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|ALT_INV_Mux14~7_combout\,
	datac => \ULA1|ALT_INV_Mux11~4_combout\,
	datad => \ULA1|ALT_INV_Mux11~6_combout\,
	datae => \ULA1|ALT_INV_Mux11~3_combout\,
	dataf => \ULA1|ALT_INV_Mux11~1_combout\,
	combout => \ULA1|Mux11~7_combout\);

-- Location: LABCELL_X79_Y37_N15
\ULA1|Mux11~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux11~8_combout\ = ( \ULA1|Add0~97_sumout\ & ( \ULA1|Mux11~7_combout\ & ( (!\ULA1|Mux14~20_combout\ & (((\ULA1|Mux14~21_combout\)))) # (\ULA1|Mux14~20_combout\ & ((!\ULA1|Mux14~21_combout\ & (\mux_IN_ULA_4_1|Mux11~0_combout\)) # 
-- (\ULA1|Mux14~21_combout\ & ((\ULA1|Mux11~0_combout\))))) ) ) ) # ( !\ULA1|Add0~97_sumout\ & ( \ULA1|Mux11~7_combout\ & ( (\ULA1|Mux14~20_combout\ & ((!\ULA1|Mux14~21_combout\ & (\mux_IN_ULA_4_1|Mux11~0_combout\)) # (\ULA1|Mux14~21_combout\ & 
-- ((\ULA1|Mux11~0_combout\))))) ) ) ) # ( \ULA1|Add0~97_sumout\ & ( !\ULA1|Mux11~7_combout\ & ( (!\ULA1|Mux14~20_combout\) # ((!\ULA1|Mux14~21_combout\ & (\mux_IN_ULA_4_1|Mux11~0_combout\)) # (\ULA1|Mux14~21_combout\ & ((\ULA1|Mux11~0_combout\)))) ) ) ) # ( 
-- !\ULA1|Add0~97_sumout\ & ( !\ULA1|Mux11~7_combout\ & ( (!\ULA1|Mux14~20_combout\ & (((!\ULA1|Mux14~21_combout\)))) # (\ULA1|Mux14~20_combout\ & ((!\ULA1|Mux14~21_combout\ & (\mux_IN_ULA_4_1|Mux11~0_combout\)) # (\ULA1|Mux14~21_combout\ & 
-- ((\ULA1|Mux11~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100000011110111011100111100010001000000110001000111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_1|ALT_INV_Mux11~0_combout\,
	datab => \ULA1|ALT_INV_Mux14~20_combout\,
	datac => \ULA1|ALT_INV_Mux11~0_combout\,
	datad => \ULA1|ALT_INV_Mux14~21_combout\,
	datae => \ULA1|ALT_INV_Add0~97_sumout\,
	dataf => \ULA1|ALT_INV_Mux11~7_combout\,
	combout => \ULA1|Mux11~8_combout\);

-- Location: FF_X79_Y37_N44
\PIPE3|Temp[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \ULA1|Mux11~8_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(57));

-- Location: FF_X74_Y36_N50
\PIPE4|Temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(57),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(25));

-- Location: FF_X74_Y36_N23
\PIPE4|Temp[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(20),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(57));

-- Location: LABCELL_X74_Y36_N30
\muxEscReg2|X[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[20]~20_combout\ = ( \PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(57) ) ) # ( !\PIPE4|Temp[70]~DUPLICATE_q\ & ( \PIPE4|Temp\(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE4|ALT_INV_Temp\(25),
	datad => \PIPE4|ALT_INV_Temp\(57),
	dataf => \PIPE4|ALT_INV_Temp[70]~DUPLICATE_q\,
	combout => \muxEscReg2|X[20]~20_combout\);

-- Location: FF_X64_Y36_N23
\registradores|G2:7:regb|Temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[20]~20_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(20));

-- Location: FF_X65_Y36_N19
\registradores|G2:4:regb|Temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[20]~20_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(20));

-- Location: FF_X64_Y36_N26
\registradores|G2:5:regb|Temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[20]~20_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(20));

-- Location: FF_X64_Y36_N50
\registradores|G2:6:regb|Temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[20]~20_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(20));

-- Location: LABCELL_X64_Y36_N24
\registradores|outData2|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux11~0_combout\ = ( \registradores|G2:5:regb|Temp\(20) & ( \registradores|G2:6:regb|Temp\(20) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:4:regb|Temp\(20))) # (\PIPE1|Temp\(17)))) # (\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17)) # 
-- ((\registradores|G2:7:regb|Temp\(20))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(20) & ( \registradores|G2:6:regb|Temp\(20) & ( (!\PIPE1|Temp\(16) & (((\registradores|G2:4:regb|Temp\(20))) # (\PIPE1|Temp\(17)))) # (\PIPE1|Temp\(16) & (\PIPE1|Temp\(17) & 
-- (\registradores|G2:7:regb|Temp\(20)))) ) ) ) # ( \registradores|G2:5:regb|Temp\(20) & ( !\registradores|G2:6:regb|Temp\(20) & ( (!\PIPE1|Temp\(16) & (!\PIPE1|Temp\(17) & ((\registradores|G2:4:regb|Temp\(20))))) # (\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17)) # 
-- ((\registradores|G2:7:regb|Temp\(20))))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(20) & ( !\registradores|G2:6:regb|Temp\(20) & ( (!\PIPE1|Temp\(16) & (!\PIPE1|Temp\(17) & ((\registradores|G2:4:regb|Temp\(20))))) # (\PIPE1|Temp\(16) & (\PIPE1|Temp\(17) & 
-- (\registradores|G2:7:regb|Temp\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(16),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:7:regb|ALT_INV_Temp\(20),
	datad => \registradores|G2:4:regb|ALT_INV_Temp\(20),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(20),
	dataf => \registradores|G2:6:regb|ALT_INV_Temp\(20),
	combout => \registradores|outData2|Mux11~0_combout\);

-- Location: FF_X74_Y36_N1
\registradores|G2:1:regb|Temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[20]~20_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(20));

-- Location: FF_X73_Y36_N56
\registradores|G2:2:regb|Temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[20]~20_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(20));

-- Location: LABCELL_X73_Y36_N48
\registradores|outData2|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux11~1_combout\ = ( \registradores|G2:3:regb|Temp\(20) & ( \PIPE1|Temp\(16) & ( (\PIPE1|Temp\(17)) # (\registradores|G2:1:regb|Temp\(20)) ) ) ) # ( !\registradores|G2:3:regb|Temp\(20) & ( \PIPE1|Temp\(16) & ( 
-- (\registradores|G2:1:regb|Temp\(20) & !\PIPE1|Temp\(17)) ) ) ) # ( \registradores|G2:3:regb|Temp\(20) & ( !\PIPE1|Temp\(16) & ( (!\PIPE1|Temp\(17) & ((\registradores|G2:0:regb|Temp\(20)))) # (\PIPE1|Temp\(17) & (\registradores|G2:2:regb|Temp\(20))) ) ) ) 
-- # ( !\registradores|G2:3:regb|Temp\(20) & ( !\PIPE1|Temp\(16) & ( (!\PIPE1|Temp\(17) & ((\registradores|G2:0:regb|Temp\(20)))) # (\PIPE1|Temp\(17) & (\registradores|G2:2:regb|Temp\(20))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|G2:1:regb|ALT_INV_Temp\(20),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:2:regb|ALT_INV_Temp\(20),
	datad => \registradores|G2:0:regb|ALT_INV_Temp\(20),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(20),
	dataf => \PIPE1|ALT_INV_Temp\(16),
	combout => \registradores|outData2|Mux11~1_combout\);

-- Location: LABCELL_X74_Y36_N24
\registradores|outData2|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux11~2_combout\ = ( \registradores|outData2|Mux11~1_combout\ & ( (!\PIPE1|Temp\(18)) # (\registradores|outData2|Mux11~0_combout\) ) ) # ( !\registradores|outData2|Mux11~1_combout\ & ( (\PIPE1|Temp\(18) & 
-- \registradores|outData2|Mux11~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(18),
	datad => \registradores|outData2|ALT_INV_Mux11~0_combout\,
	dataf => \registradores|outData2|ALT_INV_Mux11~1_combout\,
	combout => \registradores|outData2|Mux11~2_combout\);

-- Location: FF_X74_Y36_N25
\PIPE2|Temp[62]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux11~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp[62]~DUPLICATE_q\);

-- Location: FF_X77_Y34_N41
\PIPE3|Temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp[62]~DUPLICATE_q\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(25));

-- Location: FF_X74_Y34_N38
\PIPE4|Temp[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(28),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(65));

-- Location: LABCELL_X74_Y34_N42
\muxEscReg2|X[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[28]~28_combout\ = ( \PIPE4|Temp\(70) & ( \PIPE4|Temp\(65) ) ) # ( !\PIPE4|Temp\(70) & ( \PIPE4|Temp\(33) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE4|ALT_INV_Temp\(33),
	datad => \PIPE4|ALT_INV_Temp\(65),
	dataf => \PIPE4|ALT_INV_Temp\(70),
	combout => \muxEscReg2|X[28]~28_combout\);

-- Location: LABCELL_X68_Y34_N51
\registradores|G2:0:regb|Temp[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:0:regb|Temp[28]~feeder_combout\ = ( \muxEscReg2|X[28]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[28]~28_combout\,
	combout => \registradores|G2:0:regb|Temp[28]~feeder_combout\);

-- Location: FF_X68_Y34_N52
\registradores|G2:0:regb|Temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:0:regb|Temp[28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:0:regb|Temp\(28));

-- Location: FF_X71_Y35_N10
\registradores|G2:2:regb|Temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[28]~28_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:2:regb|Temp\(28));

-- Location: FF_X71_Y35_N4
\registradores|G2:1:regb|Temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[28]~28_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:1:regb|Temp\(28));

-- Location: LABCELL_X68_Y35_N42
\registradores|outData2|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux3~1_combout\ = ( \registradores|G2:3:regb|Temp\(28) & ( \registradores|G2:1:regb|Temp\(28) & ( ((!\PIPE1|Temp\(17) & (\registradores|G2:0:regb|Temp\(28))) # (\PIPE1|Temp\(17) & ((\registradores|G2:2:regb|Temp\(28))))) # 
-- (\PIPE1|Temp\(16)) ) ) ) # ( !\registradores|G2:3:regb|Temp\(28) & ( \registradores|G2:1:regb|Temp\(28) & ( (!\PIPE1|Temp\(17) & (((\PIPE1|Temp\(16))) # (\registradores|G2:0:regb|Temp\(28)))) # (\PIPE1|Temp\(17) & (((!\PIPE1|Temp\(16) & 
-- \registradores|G2:2:regb|Temp\(28))))) ) ) ) # ( \registradores|G2:3:regb|Temp\(28) & ( !\registradores|G2:1:regb|Temp\(28) & ( (!\PIPE1|Temp\(17) & (\registradores|G2:0:regb|Temp\(28) & (!\PIPE1|Temp\(16)))) # (\PIPE1|Temp\(17) & 
-- (((\registradores|G2:2:regb|Temp\(28)) # (\PIPE1|Temp\(16))))) ) ) ) # ( !\registradores|G2:3:regb|Temp\(28) & ( !\registradores|G2:1:regb|Temp\(28) & ( (!\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & (\registradores|G2:0:regb|Temp\(28))) # (\PIPE1|Temp\(17) & 
-- ((\registradores|G2:2:regb|Temp\(28)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(17),
	datab => \registradores|G2:0:regb|ALT_INV_Temp\(28),
	datac => \PIPE1|ALT_INV_Temp\(16),
	datad => \registradores|G2:2:regb|ALT_INV_Temp\(28),
	datae => \registradores|G2:3:regb|ALT_INV_Temp\(28),
	dataf => \registradores|G2:1:regb|ALT_INV_Temp\(28),
	combout => \registradores|outData2|Mux3~1_combout\);

-- Location: MLABCELL_X65_Y35_N18
\registradores|G2:6:regb|Temp[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:6:regb|Temp[28]~feeder_combout\ = ( \muxEscReg2|X[28]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[28]~28_combout\,
	combout => \registradores|G2:6:regb|Temp[28]~feeder_combout\);

-- Location: FF_X65_Y35_N20
\registradores|G2:6:regb|Temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:6:regb|Temp[28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:6:regb|Temp\(28));

-- Location: MLABCELL_X65_Y35_N6
\registradores|G2:4:regb|Temp[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:4:regb|Temp[28]~feeder_combout\ = ( \muxEscReg2|X[28]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[28]~28_combout\,
	combout => \registradores|G2:4:regb|Temp[28]~feeder_combout\);

-- Location: FF_X65_Y35_N8
\registradores|G2:4:regb|Temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:4:regb|Temp[28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:4:regb|Temp\(28));

-- Location: FF_X65_Y35_N56
\registradores|G2:5:regb|Temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	asdata => \muxEscReg2|X[28]~28_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \registradores|Ien\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:5:regb|Temp\(28));

-- Location: LABCELL_X64_Y36_N0
\registradores|G2:7:regb|Temp[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|G2:7:regb|Temp[28]~feeder_combout\ = ( \muxEscReg2|X[28]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \muxEscReg2|ALT_INV_X[28]~28_combout\,
	combout => \registradores|G2:7:regb|Temp[28]~feeder_combout\);

-- Location: FF_X64_Y36_N1
\registradores|G2:7:regb|Temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \registradores|G2:7:regb|Temp[28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	ena => \registradores|Ien\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradores|G2:7:regb|Temp\(28));

-- Location: MLABCELL_X65_Y35_N54
\registradores|outData2|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux3~0_combout\ = ( \registradores|G2:5:regb|Temp\(28) & ( \registradores|G2:7:regb|Temp\(28) & ( ((!\PIPE1|Temp\(17) & ((\registradores|G2:4:regb|Temp\(28)))) # (\PIPE1|Temp\(17) & (\registradores|G2:6:regb|Temp\(28)))) # 
-- (\PIPE1|Temp\(16)) ) ) ) # ( !\registradores|G2:5:regb|Temp\(28) & ( \registradores|G2:7:regb|Temp\(28) & ( (!\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & ((\registradores|G2:4:regb|Temp\(28)))) # (\PIPE1|Temp\(17) & (\registradores|G2:6:regb|Temp\(28))))) # 
-- (\PIPE1|Temp\(16) & (\PIPE1|Temp\(17))) ) ) ) # ( \registradores|G2:5:regb|Temp\(28) & ( !\registradores|G2:7:regb|Temp\(28) & ( (!\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & ((\registradores|G2:4:regb|Temp\(28)))) # (\PIPE1|Temp\(17) & 
-- (\registradores|G2:6:regb|Temp\(28))))) # (\PIPE1|Temp\(16) & (!\PIPE1|Temp\(17))) ) ) ) # ( !\registradores|G2:5:regb|Temp\(28) & ( !\registradores|G2:7:regb|Temp\(28) & ( (!\PIPE1|Temp\(16) & ((!\PIPE1|Temp\(17) & ((\registradores|G2:4:regb|Temp\(28)))) 
-- # (\PIPE1|Temp\(17) & (\registradores|G2:6:regb|Temp\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE1|ALT_INV_Temp\(16),
	datab => \PIPE1|ALT_INV_Temp\(17),
	datac => \registradores|G2:6:regb|ALT_INV_Temp\(28),
	datad => \registradores|G2:4:regb|ALT_INV_Temp\(28),
	datae => \registradores|G2:5:regb|ALT_INV_Temp\(28),
	dataf => \registradores|G2:7:regb|ALT_INV_Temp\(28),
	combout => \registradores|outData2|Mux3~0_combout\);

-- Location: MLABCELL_X72_Y34_N0
\registradores|outData2|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \registradores|outData2|Mux3~2_combout\ = (!\PIPE1|Temp\(18) & (\registradores|outData2|Mux3~1_combout\)) # (\PIPE1|Temp\(18) & ((\registradores|outData2|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \registradores|outData2|ALT_INV_Mux3~1_combout\,
	datab => \PIPE1|ALT_INV_Temp\(18),
	datac => \registradores|outData2|ALT_INV_Mux3~0_combout\,
	combout => \registradores|outData2|Mux3~2_combout\);

-- Location: FF_X72_Y34_N1
\PIPE2|Temp[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \registradores|outData2|Mux3~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(70));

-- Location: LABCELL_X74_Y34_N51
\mux_IN_ULA_4_2|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_IN_ULA_4_2|Mux3~0_combout\ = ( \PIPE2|Temp\(70) & ( \muxEscReg2|X[28]~28_combout\ & ( (!\PIPEAUX|Temp\(1)) # ((!\PIPEAUX|Temp\(0) & ((\PIPE3|Temp\(65)))) # (\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(15)))) ) ) ) # ( !\PIPE2|Temp\(70) & ( 
-- \muxEscReg2|X[28]~28_combout\ & ( (!\PIPEAUX|Temp\(1) & (((\PIPEAUX|Temp\(0))))) # (\PIPEAUX|Temp\(1) & ((!\PIPEAUX|Temp\(0) & ((\PIPE3|Temp\(65)))) # (\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(15))))) ) ) ) # ( \PIPE2|Temp\(70) & ( !\muxEscReg2|X[28]~28_combout\ 
-- & ( (!\PIPEAUX|Temp\(1) & (((!\PIPEAUX|Temp\(0))))) # (\PIPEAUX|Temp\(1) & ((!\PIPEAUX|Temp\(0) & ((\PIPE3|Temp\(65)))) # (\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(15))))) ) ) ) # ( !\PIPE2|Temp\(70) & ( !\muxEscReg2|X[28]~28_combout\ & ( (\PIPEAUX|Temp\(1) & 
-- ((!\PIPEAUX|Temp\(0) & ((\PIPE3|Temp\(65)))) # (\PIPEAUX|Temp\(0) & (\PIPE2|Temp\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(15),
	datab => \PIPEAUX|ALT_INV_Temp\(1),
	datac => \PIPEAUX|ALT_INV_Temp\(0),
	datad => \PIPE3|ALT_INV_Temp\(65),
	datae => \PIPE2|ALT_INV_Temp\(70),
	dataf => \muxEscReg2|ALT_INV_X[28]~28_combout\,
	combout => \mux_IN_ULA_4_2|Mux3~0_combout\);

-- Location: LABCELL_X79_Y32_N51
\ULA1|Mux3~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~27_combout\ = ( \ULA1|Mux29~19_combout\ & ( (\mux_IN_ULA_4_2|Mux3~0_combout\ & (!\ULA1|Mux29~18_combout\ & \mux_IN_ULA_4_1|Mux3~0_combout\)) ) ) # ( !\ULA1|Mux29~19_combout\ & ( !\ULA1|Mux29~18_combout\ $ (((\mux_IN_ULA_4_1|Mux3~0_combout\) # 
-- (\mux_IN_ULA_4_2|Mux3~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001001110010011100100111001001100000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_IN_ULA_4_2|ALT_INV_Mux3~0_combout\,
	datab => \ULA1|ALT_INV_Mux29~18_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	dataf => \ULA1|ALT_INV_Mux29~19_combout\,
	combout => \ULA1|Mux3~27_combout\);

-- Location: MLABCELL_X84_Y37_N54
\ULA1|Mux3~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~23_combout\ = ( \ULA1|Mux3~22_combout\ & ( \rtl~197_combout\ & ( (!\ULA1|Mux3~21_combout\ & (\rtl~229_combout\)) # (\ULA1|Mux3~21_combout\ & ((\rtl~211_combout\))) ) ) ) # ( !\ULA1|Mux3~22_combout\ & ( \rtl~197_combout\ & ( 
-- (!\ULA1|Mux3~21_combout\) # (\rtl~221_combout\) ) ) ) # ( \ULA1|Mux3~22_combout\ & ( !\rtl~197_combout\ & ( (!\ULA1|Mux3~21_combout\ & (\rtl~229_combout\)) # (\ULA1|Mux3~21_combout\ & ((\rtl~211_combout\))) ) ) ) # ( !\ULA1|Mux3~22_combout\ & ( 
-- !\rtl~197_combout\ & ( (\rtl~221_combout\ & \ULA1|Mux3~21_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~221_combout\,
	datab => \ALT_INV_rtl~229_combout\,
	datac => \ULA1|ALT_INV_Mux3~21_combout\,
	datad => \ALT_INV_rtl~211_combout\,
	datae => \ULA1|ALT_INV_Mux3~22_combout\,
	dataf => \ALT_INV_rtl~197_combout\,
	combout => \ULA1|Mux3~23_combout\);

-- Location: LABCELL_X74_Y34_N27
\ULA1|Mux3~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~20_combout\ = ( \rtl~8_combout\ & ( \ULA1|ShiftRight2~5_combout\ & ( (!\ULA1|Mux3~18_combout\ & (!\ULA1|Mux3~19_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\))) # (\ULA1|Mux3~18_combout\ & (((\ULA1|sig_output~2_combout\)) # 
-- (\ULA1|Mux3~19_combout\))) ) ) ) # ( !\rtl~8_combout\ & ( \ULA1|ShiftRight2~5_combout\ & ( (!\ULA1|Mux3~18_combout\ & (!\ULA1|Mux3~19_combout\ & \mux_IN_ULA_4_1|Mux0~0_combout\)) # (\ULA1|Mux3~18_combout\ & (\ULA1|Mux3~19_combout\)) ) ) ) # ( 
-- \rtl~8_combout\ & ( !\ULA1|ShiftRight2~5_combout\ & ( (!\ULA1|Mux3~19_combout\ & ((!\ULA1|Mux3~18_combout\ & (\mux_IN_ULA_4_1|Mux0~0_combout\)) # (\ULA1|Mux3~18_combout\ & ((\ULA1|sig_output~2_combout\))))) ) ) ) # ( !\rtl~8_combout\ & ( 
-- !\ULA1|ShiftRight2~5_combout\ & ( (!\ULA1|Mux3~18_combout\ & (!\ULA1|Mux3~19_combout\ & \mux_IN_ULA_4_1|Mux0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000100110000011001000110010001100101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux3~18_combout\,
	datab => \ULA1|ALT_INV_Mux3~19_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux0~0_combout\,
	datad => \ULA1|ALT_INV_sig_output~2_combout\,
	datae => \ALT_INV_rtl~8_combout\,
	dataf => \ULA1|ALT_INV_ShiftRight2~5_combout\,
	combout => \ULA1|Mux3~20_combout\);

-- Location: LABCELL_X77_Y33_N27
\ULA1|Mux3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~13_combout\ = ( \mux_IN_ULA_4_1|Mux6~0_combout\ & ( (!\ULA1|Mux3~8_combout\ & (((\mux_IN_ULA_4_1|Mux5~0_combout\)))) # (\ULA1|Mux3~8_combout\ & (((\mux_IN_ULA_4_1|Mux4~0_combout\)) # (\ULA1|Mux3~9_combout\))) ) ) # ( 
-- !\mux_IN_ULA_4_1|Mux6~0_combout\ & ( (!\ULA1|Mux3~8_combout\ & (((\mux_IN_ULA_4_1|Mux5~0_combout\)))) # (\ULA1|Mux3~8_combout\ & (!\ULA1|Mux3~9_combout\ & (\mux_IN_ULA_4_1|Mux4~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux3~9_combout\,
	datab => \ULA1|ALT_INV_Mux3~8_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux4~0_combout\,
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux5~0_combout\,
	dataf => \mux_IN_ULA_4_1|ALT_INV_Mux6~0_combout\,
	combout => \ULA1|Mux3~13_combout\);

-- Location: LABCELL_X74_Y34_N36
\ULA1|LessThan0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|LessThan0~34_combout\ = ( \mux_IN_ULA_4_2|Mux3~0_combout\ & ( !\mux_IN_ULA_4_1|Mux3~0_combout\ ) ) # ( !\mux_IN_ULA_4_2|Mux3~0_combout\ & ( \mux_IN_ULA_4_1|Mux3~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	dataf => \mux_IN_ULA_4_2|ALT_INV_Mux3~0_combout\,
	combout => \ULA1|LessThan0~34_combout\);

-- Location: MLABCELL_X84_Y34_N0
\ULA1|Mux3~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~16_combout\ = ( \ULA1|Mux29~7_combout\ & ( \rtl~195_combout\ & ( (!\ULA1|Mux29~6_combout\ & (\rtl~230_combout\)) # (\ULA1|Mux29~6_combout\ & ((\rtl~213_combout\))) ) ) ) # ( !\ULA1|Mux29~7_combout\ & ( \rtl~195_combout\ & ( 
-- (!\ULA1|Mux29~6_combout\) # (\rtl~222_combout\) ) ) ) # ( \ULA1|Mux29~7_combout\ & ( !\rtl~195_combout\ & ( (!\ULA1|Mux29~6_combout\ & (\rtl~230_combout\)) # (\ULA1|Mux29~6_combout\ & ((\rtl~213_combout\))) ) ) ) # ( !\ULA1|Mux29~7_combout\ & ( 
-- !\rtl~195_combout\ & ( (\ULA1|Mux29~6_combout\ & \rtl~222_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100111011110101111101011110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~6_combout\,
	datab => \ALT_INV_rtl~230_combout\,
	datac => \ALT_INV_rtl~222_combout\,
	datad => \ALT_INV_rtl~213_combout\,
	datae => \ULA1|ALT_INV_Mux29~7_combout\,
	dataf => \ALT_INV_rtl~195_combout\,
	combout => \ULA1|Mux3~16_combout\);

-- Location: LABCELL_X74_Y34_N30
\ULA1|Mux3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~17_combout\ = ( !\ULA1|Mux3~15_combout\ & ( \ULA1|Mux3~14_combout\ & ( \ULA1|Mux3~16_combout\ ) ) ) # ( \ULA1|Mux3~15_combout\ & ( !\ULA1|Mux3~14_combout\ & ( (\ULA1|ShiftLeft0~0_combout\ & \ULA1|ShiftRight2~0_combout\) ) ) ) # ( 
-- !\ULA1|Mux3~15_combout\ & ( !\ULA1|Mux3~14_combout\ & ( \ULA1|LessThan0~34_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000011001100001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_LessThan0~34_combout\,
	datab => \ULA1|ALT_INV_ShiftLeft0~0_combout\,
	datac => \ULA1|ALT_INV_Mux3~16_combout\,
	datad => \ULA1|ALT_INV_ShiftRight2~0_combout\,
	datae => \ULA1|ALT_INV_Mux3~15_combout\,
	dataf => \ULA1|ALT_INV_Mux3~14_combout\,
	combout => \ULA1|Mux3~17_combout\);

-- Location: LABCELL_X74_Y34_N18
\ULA1|Mux3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~26_combout\ = ( \ULA1|Mux3~24_combout\ & ( \ULA1|Mux3~17_combout\ & ( (!\ULA1|Mux3~25_combout\) # (\ULA1|Mux3~23_combout\) ) ) ) # ( !\ULA1|Mux3~24_combout\ & ( \ULA1|Mux3~17_combout\ & ( (!\ULA1|Mux3~25_combout\ & ((\ULA1|Mux3~13_combout\))) # 
-- (\ULA1|Mux3~25_combout\ & (\ULA1|Mux3~20_combout\)) ) ) ) # ( \ULA1|Mux3~24_combout\ & ( !\ULA1|Mux3~17_combout\ & ( (\ULA1|Mux3~23_combout\ & \ULA1|Mux3~25_combout\) ) ) ) # ( !\ULA1|Mux3~24_combout\ & ( !\ULA1|Mux3~17_combout\ & ( 
-- (!\ULA1|Mux3~25_combout\ & ((\ULA1|Mux3~13_combout\))) # (\ULA1|Mux3~25_combout\ & (\ULA1|Mux3~20_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000100010001000100000011110011111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux3~23_combout\,
	datab => \ULA1|ALT_INV_Mux3~25_combout\,
	datac => \ULA1|ALT_INV_Mux3~20_combout\,
	datad => \ULA1|ALT_INV_Mux3~13_combout\,
	datae => \ULA1|ALT_INV_Mux3~24_combout\,
	dataf => \ULA1|ALT_INV_Mux3~17_combout\,
	combout => \ULA1|Mux3~26_combout\);

-- Location: LABCELL_X74_Y34_N54
\ULA1|Mux3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Mux3~29_combout\ = ( !\ULA1|Mux3~12_combout\ & ( (!\ULA1|Mux29~3_combout\ & (((!\ULA1|Mux29~22_combout\ & (\ULA1|Add0~129_sumout\)) # (\ULA1|Mux29~22_combout\ & ((\ULA1|Mux3~26_combout\)))))) # (\ULA1|Mux29~3_combout\ & (\ULA1|Mux3~27_combout\ & 
-- (\ULA1|Mux29~22_combout\))) ) ) # ( \ULA1|Mux3~12_combout\ & ( (((\mux_IN_ULA_4_1|Mux3~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000110100001000011110000111100001011101010110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~3_combout\,
	datab => \ULA1|ALT_INV_Mux3~27_combout\,
	datac => \mux_IN_ULA_4_1|ALT_INV_Mux3~0_combout\,
	datad => \ULA1|ALT_INV_Add0~129_sumout\,
	datae => \ULA1|ALT_INV_Mux3~12_combout\,
	dataf => \ULA1|ALT_INV_Mux3~26_combout\,
	datag => \ULA1|ALT_INV_Mux29~22_combout\,
	combout => \ULA1|Mux3~29_combout\);

-- Location: MLABCELL_X84_Y36_N30
\ULA1|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~2_combout\ = ( \ULA1|Mux17~3_combout\ & ( (!\ULA1|Mux27~14_combout\ & (\ULA1|Mux18~6_combout\ & \ULA1|Mux17~6_combout\)) ) ) # ( !\ULA1|Mux17~3_combout\ & ( (\ULA1|Mux18~6_combout\ & (\ULA1|Mux17~6_combout\ & ((!\ULA1|Mux27~14_combout\) # 
-- (!\ULA1|Mux18~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110010000000000011001000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux27~14_combout\,
	datab => \ULA1|ALT_INV_Mux18~6_combout\,
	datac => \ULA1|ALT_INV_Mux18~3_combout\,
	datad => \ULA1|ALT_INV_Mux17~6_combout\,
	dataf => \ULA1|ALT_INV_Mux17~3_combout\,
	combout => \ULA1|Equal0~2_combout\);

-- Location: LABCELL_X77_Y37_N6
\ULA1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~1_combout\ = ( \ULA1|Mux23~4_combout\ & ( (\ULA1|Mux23~7_combout\ & (!\ULA1|Mux27~14_combout\ & \ULA1|Mux19~6_combout\)) ) ) # ( !\ULA1|Mux23~4_combout\ & ( (\ULA1|Mux23~7_combout\ & (\ULA1|Mux19~6_combout\ & ((!\ULA1|Mux27~14_combout\) # 
-- (!\ULA1|Mux19~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010100000000000101010000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux23~7_combout\,
	datab => \ULA1|ALT_INV_Mux27~14_combout\,
	datac => \ULA1|ALT_INV_Mux19~3_combout\,
	datad => \ULA1|ALT_INV_Mux19~6_combout\,
	dataf => \ULA1|ALT_INV_Mux23~4_combout\,
	combout => \ULA1|Equal0~1_combout\);

-- Location: LABCELL_X80_Y36_N6
\ULA1|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~3_combout\ = ( !\ULA1|Mux14~22_combout\ & ( !\ULA1|Mux13~9_combout\ & ( (\ULA1|Equal0~2_combout\ & (!\ULA1|Mux11~8_combout\ & (\ULA1|Equal0~1_combout\ & !\ULA1|Mux12~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Equal0~2_combout\,
	datab => \ULA1|ALT_INV_Mux11~8_combout\,
	datac => \ULA1|ALT_INV_Equal0~1_combout\,
	datad => \ULA1|ALT_INV_Mux12~8_combout\,
	datae => \ULA1|ALT_INV_Mux14~22_combout\,
	dataf => \ULA1|ALT_INV_Mux13~9_combout\,
	combout => \ULA1|Equal0~3_combout\);

-- Location: LABCELL_X81_Y35_N12
\ULA1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~0_combout\ = ( !\ULA1|Mux0~0_combout\ & ( !\ULA1|Mux20~8_combout\ & ( (!\ULA1|Mux4~7_combout\ & (!\ULA1|Mux31~7_combout\ & (!\ULA1|Mux16~2_combout\ & !\ULA1|Mux15~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux4~7_combout\,
	datab => \ULA1|ALT_INV_Mux31~7_combout\,
	datac => \ULA1|ALT_INV_Mux16~2_combout\,
	datad => \ULA1|ALT_INV_Mux15~3_combout\,
	datae => \ULA1|ALT_INV_Mux0~0_combout\,
	dataf => \ULA1|ALT_INV_Mux20~8_combout\,
	combout => \ULA1|Equal0~0_combout\);

-- Location: LABCELL_X81_Y34_N45
\ULA1|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~5_combout\ = ( !\ULA1|Mux1~8_combout\ & ( !\ULA1|Mux2~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ULA1|ALT_INV_Mux2~8_combout\,
	dataf => \ULA1|ALT_INV_Mux1~8_combout\,
	combout => \ULA1|Equal0~5_combout\);

-- Location: LABCELL_X81_Y36_N36
\ULA1|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~4_combout\ = ( !\ULA1|Mux7~11_combout\ & ( !\ULA1|Mux8~9_combout\ & ( (!\ULA1|Mux9~8_combout\ & (!\ULA1|Mux5~9_combout\ & (!\ULA1|Mux10~8_combout\ & !\ULA1|Mux6~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux9~8_combout\,
	datab => \ULA1|ALT_INV_Mux5~9_combout\,
	datac => \ULA1|ALT_INV_Mux10~8_combout\,
	datad => \ULA1|ALT_INV_Mux6~11_combout\,
	datae => \ULA1|ALT_INV_Mux7~11_combout\,
	dataf => \ULA1|ALT_INV_Mux8~9_combout\,
	combout => \ULA1|Equal0~4_combout\);

-- Location: LABCELL_X80_Y36_N54
\ULA1|Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~7_combout\ = ( \ULA1|Mux25~3_combout\ & ( (\ULA1|Mux24~6_combout\ & (!\ULA1|Mux27~14_combout\ & \ULA1|Mux25~6_combout\)) ) ) # ( !\ULA1|Mux25~3_combout\ & ( (\ULA1|Mux24~6_combout\ & (\ULA1|Mux25~6_combout\ & ((!\ULA1|Mux27~14_combout\) # 
-- (!\ULA1|Mux24~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010100000000000101010000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux24~6_combout\,
	datab => \ULA1|ALT_INV_Mux27~14_combout\,
	datac => \ULA1|ALT_INV_Mux24~3_combout\,
	datad => \ULA1|ALT_INV_Mux25~6_combout\,
	dataf => \ULA1|ALT_INV_Mux25~3_combout\,
	combout => \ULA1|Equal0~7_combout\);

-- Location: LABCELL_X80_Y36_N36
\ULA1|Equal0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~8_combout\ = ( \ULA1|Equal0~7_combout\ & ( !\ULA1|Mux29~32_combout\ & ( (!\ULA1|Mux30~8_combout\) # ((!\ULA1|Mux29~3_combout\ & (!\ULA1|Mux29~30_combout\)) # (\ULA1|Mux29~3_combout\ & ((!\ULA1|Mux29~31_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111011110110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux29~3_combout\,
	datab => \ULA1|ALT_INV_Mux30~8_combout\,
	datac => \ULA1|ALT_INV_Mux29~30_combout\,
	datad => \ULA1|ALT_INV_Mux29~31_combout\,
	datae => \ULA1|ALT_INV_Equal0~7_combout\,
	dataf => \ULA1|ALT_INV_Mux29~32_combout\,
	combout => \ULA1|Equal0~8_combout\);

-- Location: MLABCELL_X78_Y37_N6
\ULA1|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~6_combout\ = ( \ULA1|Mux26~3_combout\ & ( (!\ULA1|Mux27~14_combout\ & (\ULA1|Mux27~12_combout\ & \ULA1|Mux26~6_combout\)) ) ) # ( !\ULA1|Mux26~3_combout\ & ( (\ULA1|Mux27~12_combout\ & (\ULA1|Mux26~6_combout\ & ((!\ULA1|Mux27~14_combout\) # 
-- (!\ULA1|Mux27~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110010000000000011001000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux27~14_combout\,
	datab => \ULA1|ALT_INV_Mux27~12_combout\,
	datac => \ULA1|ALT_INV_Mux27~7_combout\,
	datad => \ULA1|ALT_INV_Mux26~6_combout\,
	dataf => \ULA1|ALT_INV_Mux26~3_combout\,
	combout => \ULA1|Equal0~6_combout\);

-- Location: LABCELL_X80_Y36_N42
\ULA1|Equal0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~9_combout\ = ( \ULA1|Equal0~8_combout\ & ( \ULA1|Equal0~6_combout\ & ( (!\ULA1|Mux21~12_combout\ & (!\ULA1|Mux30~10_combout\ & (!\ULA1|Mux28~9_combout\ & !\ULA1|Mux22~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux21~12_combout\,
	datab => \ULA1|ALT_INV_Mux30~10_combout\,
	datac => \ULA1|ALT_INV_Mux28~9_combout\,
	datad => \ULA1|ALT_INV_Mux22~6_combout\,
	datae => \ULA1|ALT_INV_Equal0~8_combout\,
	dataf => \ULA1|ALT_INV_Equal0~6_combout\,
	combout => \ULA1|Equal0~9_combout\);

-- Location: LABCELL_X80_Y36_N12
\ULA1|Equal0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~10_combout\ = ( \ULA1|Equal0~4_combout\ & ( \ULA1|Equal0~9_combout\ & ( (!\ULA1|Mux3~29_combout\ & (\ULA1|Equal0~3_combout\ & (\ULA1|Equal0~0_combout\ & \ULA1|Equal0~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Mux3~29_combout\,
	datab => \ULA1|ALT_INV_Equal0~3_combout\,
	datac => \ULA1|ALT_INV_Equal0~0_combout\,
	datad => \ULA1|ALT_INV_Equal0~5_combout\,
	datae => \ULA1|ALT_INV_Equal0~4_combout\,
	dataf => \ULA1|ALT_INV_Equal0~9_combout\,
	combout => \ULA1|Equal0~10_combout\);

-- Location: FF_X80_Y36_N13
\PIPE3|Temp[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ULA1|Equal0~10_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(69));

-- Location: LABCELL_X81_Y39_N0
sig_fontePC : cyclonev_lcell_comb
-- Equation(s):
-- \sig_fontePC~combout\ = ( \PIPE3|Temp\(104) & ( \PIPE3|Temp\(69) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \PIPE3|ALT_INV_Temp\(104),
	dataf => \PIPE3|ALT_INV_Temp\(69),
	combout => \sig_fontePC~combout\);

-- Location: FF_X82_Y39_N58
\PC1|Temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \PC1|Temp[8]~feeder_combout\,
	asdata => \PIPE3|Temp\(78),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \sig_fontePC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp\(8));

-- Location: MLABCELL_X82_Y39_N24
\PCP4|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \PCP4|Add0~25_sumout\ = SUM(( \PC1|Temp\(10) ) + ( GND ) + ( \PCP4|Add0~30\ ))
-- \PCP4|Add0~26\ = CARRY(( \PC1|Temp\(10) ) + ( GND ) + ( \PCP4|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC1|ALT_INV_Temp\(10),
	cin => \PCP4|Add0~30\,
	sumout => \PCP4|Add0~25_sumout\,
	cout => \PCP4|Add0~26\);

-- Location: MLABCELL_X82_Y39_N27
\PCP4|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \PCP4|Add0~21_sumout\ = SUM(( \PC1|Temp\(11) ) + ( GND ) + ( \PCP4|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC1|ALT_INV_Temp\(11),
	cin => \PCP4|Add0~26\,
	sumout => \PCP4|Add0~21_sumout\);

-- Location: MLABCELL_X82_Y39_N45
\PC1|Temp[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC1|Temp[11]~feeder_combout\ = ( \PCP4|Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PCP4|ALT_INV_Add0~21_sumout\,
	combout => \PC1|Temp[11]~feeder_combout\);

-- Location: FF_X82_Y39_N29
\PIPE1|Temp[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PCP4|Add0~21_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(43));

-- Location: FF_X83_Y39_N17
\PIPE2|Temp[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(43),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(117));

-- Location: FF_X82_Y39_N34
\PIPE1|Temp[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PCP4|Add0~25_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(42));

-- Location: FF_X83_Y39_N2
\PIPE2|Temp[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(42),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(116));

-- Location: FF_X82_Y39_N22
\PIPE1|Temp[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \PCP4|Add0~29_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(41));

-- Location: FF_X83_Y39_N5
\PIPE2|Temp[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(41),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(115));

-- Location: LABCELL_X83_Y39_N51
\inPC|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inPC|Add0~29_sumout\ = SUM(( \PIPE2|Temp\(115) ) + ( GND ) + ( \inPC|Add0~34\ ))
-- \inPC|Add0~30\ = CARRY(( \PIPE2|Temp\(115) ) + ( GND ) + ( \inPC|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PIPE2|ALT_INV_Temp\(115),
	cin => \inPC|Add0~34\,
	sumout => \inPC|Add0~29_sumout\,
	cout => \inPC|Add0~30\);

-- Location: LABCELL_X83_Y39_N54
\inPC|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inPC|Add0~25_sumout\ = SUM(( \PIPE2|Temp\(116) ) + ( GND ) + ( \inPC|Add0~30\ ))
-- \inPC|Add0~26\ = CARRY(( \PIPE2|Temp\(116) ) + ( GND ) + ( \inPC|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE2|ALT_INV_Temp\(116),
	cin => \inPC|Add0~30\,
	sumout => \inPC|Add0~25_sumout\,
	cout => \inPC|Add0~26\);

-- Location: LABCELL_X83_Y39_N57
\inPC|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inPC|Add0~21_sumout\ = SUM(( \PIPE2|Temp\(117) ) + ( GND ) + ( \inPC|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE2|ALT_INV_Temp\(117),
	cin => \inPC|Add0~26\,
	sumout => \inPC|Add0~21_sumout\);

-- Location: FF_X83_Y39_N59
\PIPE3|Temp[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inPC|Add0~21_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(81));

-- Location: FF_X82_Y39_N47
\PC1|Temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \PC1|Temp[11]~feeder_combout\,
	asdata => \PIPE3|Temp\(81),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \sig_fontePC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp\(11));

-- Location: MLABCELL_X82_Y39_N30
\memI|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux2~0_combout\ = ( !\PC1|Temp\(11) & ( !\PC1|Temp\(10) & ( (!\PC1|Temp\(8) & (!\PC1|Temp\(9) & (!\PC1|Temp\(6) & !\PC1|Temp[7]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(8),
	datab => \PC1|ALT_INV_Temp\(9),
	datac => \PC1|ALT_INV_Temp\(6),
	datad => \PC1|ALT_INV_Temp[7]~DUPLICATE_q\,
	datae => \PC1|ALT_INV_Temp\(11),
	dataf => \PC1|ALT_INV_Temp\(10),
	combout => \memI|Mux2~0_combout\);

-- Location: LABCELL_X71_Y37_N39
\memI|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux16~0_combout\ = ( \memI|Mux2~0_combout\ & ( \PC1|Temp\(3) & ( (!\PC1|Temp\(5) & (!\PC1|Temp\(2) & !\PC1|Temp\(4))) ) ) ) # ( \memI|Mux2~0_combout\ & ( !\PC1|Temp\(3) & ( (!\PC1|Temp\(5) & !\PC1|Temp\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000000000000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(5),
	datac => \PC1|ALT_INV_Temp\(2),
	datad => \PC1|ALT_INV_Temp\(4),
	datae => \memI|ALT_INV_Mux2~0_combout\,
	dataf => \PC1|ALT_INV_Temp\(3),
	combout => \memI|Mux16~0_combout\);

-- Location: FF_X71_Y37_N41
\PIPE1|Temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux16~0_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(0));

-- Location: FF_X72_Y35_N56
\PIPE2|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE1|Temp\(0),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(10));

-- Location: FF_X83_Y39_N31
\PIPE3|Temp[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inPC|Add0~5_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(72));

-- Location: FF_X82_Y39_N56
\PC1|Temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \PC1|Temp[2]~feeder_combout\,
	asdata => \PIPE3|Temp\(72),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \sig_fontePC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp\(2));

-- Location: MLABCELL_X82_Y39_N3
\PCP4|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \PCP4|Add0~9_sumout\ = SUM(( \PC1|Temp\(3) ) + ( GND ) + ( \PCP4|Add0~6\ ))
-- \PCP4|Add0~10\ = CARRY(( \PC1|Temp\(3) ) + ( GND ) + ( \PCP4|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC1|ALT_INV_Temp\(3),
	cin => \PCP4|Add0~6\,
	sumout => \PCP4|Add0~9_sumout\,
	cout => \PCP4|Add0~10\);

-- Location: FF_X83_Y39_N35
\PIPE3|Temp[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inPC|Add0~9_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(73));

-- Location: FF_X82_Y39_N5
\PC1|Temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \PCP4|Add0~9_sumout\,
	asdata => \PIPE3|Temp\(73),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \sig_fontePC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp\(3));

-- Location: MLABCELL_X82_Y39_N6
\PCP4|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \PCP4|Add0~13_sumout\ = SUM(( \PC1|Temp\(4) ) + ( GND ) + ( \PCP4|Add0~10\ ))
-- \PCP4|Add0~14\ = CARRY(( \PC1|Temp\(4) ) + ( GND ) + ( \PCP4|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC1|ALT_INV_Temp\(4),
	cin => \PCP4|Add0~10\,
	sumout => \PCP4|Add0~13_sumout\,
	cout => \PCP4|Add0~14\);

-- Location: FF_X83_Y39_N38
\PIPE3|Temp[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inPC|Add0~13_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(74));

-- Location: FF_X82_Y39_N8
\PC1|Temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \PCP4|Add0~13_sumout\,
	asdata => \PIPE3|Temp\(74),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \sig_fontePC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp\(4));

-- Location: MLABCELL_X82_Y39_N9
\PCP4|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \PCP4|Add0~1_sumout\ = SUM(( \PC1|Temp\(5) ) + ( GND ) + ( \PCP4|Add0~14\ ))
-- \PCP4|Add0~2\ = CARRY(( \PC1|Temp\(5) ) + ( GND ) + ( \PCP4|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC1|ALT_INV_Temp\(5),
	cin => \PCP4|Add0~14\,
	sumout => \PCP4|Add0~1_sumout\,
	cout => \PCP4|Add0~2\);

-- Location: FF_X83_Y39_N41
\PIPE3|Temp[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inPC|Add0~1_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(75));

-- Location: FF_X82_Y39_N11
\PC1|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \PCP4|Add0~1_sumout\,
	asdata => \PIPE3|Temp\(75),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \sig_fontePC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp\(5));

-- Location: MLABCELL_X82_Y39_N12
\PCP4|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \PCP4|Add0~17_sumout\ = SUM(( \PC1|Temp\(6) ) + ( GND ) + ( \PCP4|Add0~2\ ))
-- \PCP4|Add0~18\ = CARRY(( \PC1|Temp\(6) ) + ( GND ) + ( \PCP4|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC1|ALT_INV_Temp\(6),
	cin => \PCP4|Add0~2\,
	sumout => \PCP4|Add0~17_sumout\,
	cout => \PCP4|Add0~18\);

-- Location: MLABCELL_X82_Y39_N51
\PC1|Temp[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC1|Temp[6]~feeder_combout\ = \PCP4|Add0~17_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCP4|ALT_INV_Add0~17_sumout\,
	combout => \PC1|Temp[6]~feeder_combout\);

-- Location: FF_X83_Y39_N43
\PIPE3|Temp[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inPC|Add0~17_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(76));

-- Location: FF_X82_Y39_N53
\PC1|Temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \PC1|Temp[6]~feeder_combout\,
	asdata => \PIPE3|Temp\(76),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \sig_fontePC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp\(6));

-- Location: MLABCELL_X82_Y39_N15
\PCP4|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \PCP4|Add0~37_sumout\ = SUM(( \PC1|Temp[7]~DUPLICATE_q\ ) + ( GND ) + ( \PCP4|Add0~18\ ))
-- \PCP4|Add0~38\ = CARRY(( \PC1|Temp[7]~DUPLICATE_q\ ) + ( GND ) + ( \PCP4|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC1|ALT_INV_Temp[7]~DUPLICATE_q\,
	cin => \PCP4|Add0~18\,
	sumout => \PCP4|Add0~37_sumout\,
	cout => \PCP4|Add0~38\);

-- Location: MLABCELL_X82_Y39_N42
\PC1|Temp[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC1|Temp[7]~feeder_combout\ = ( \PCP4|Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PCP4|ALT_INV_Add0~37_sumout\,
	combout => \PC1|Temp[7]~feeder_combout\);

-- Location: FF_X83_Y39_N46
\PIPE3|Temp[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inPC|Add0~37_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(77));

-- Location: FF_X82_Y39_N44
\PC1|Temp[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \PC1|Temp[7]~feeder_combout\,
	asdata => \PIPE3|Temp\(77),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \sig_fontePC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp[7]~DUPLICATE_q\);

-- Location: MLABCELL_X82_Y39_N18
\PCP4|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \PCP4|Add0~33_sumout\ = SUM(( \PC1|Temp[8]~DUPLICATE_q\ ) + ( GND ) + ( \PCP4|Add0~38\ ))
-- \PCP4|Add0~34\ = CARRY(( \PC1|Temp[8]~DUPLICATE_q\ ) + ( GND ) + ( \PCP4|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC1|ALT_INV_Temp[8]~DUPLICATE_q\,
	cin => \PCP4|Add0~38\,
	sumout => \PCP4|Add0~33_sumout\,
	cout => \PCP4|Add0~34\);

-- Location: MLABCELL_X82_Y39_N57
\PC1|Temp[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC1|Temp[8]~feeder_combout\ = ( \PCP4|Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PCP4|ALT_INV_Add0~33_sumout\,
	combout => \PC1|Temp[8]~feeder_combout\);

-- Location: FF_X82_Y39_N59
\PC1|Temp[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \PC1|Temp[8]~feeder_combout\,
	asdata => \PIPE3|Temp\(78),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \sig_fontePC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp[8]~DUPLICATE_q\);

-- Location: MLABCELL_X82_Y39_N21
\PCP4|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \PCP4|Add0~29_sumout\ = SUM(( \PC1|Temp\(9) ) + ( GND ) + ( \PCP4|Add0~34\ ))
-- \PCP4|Add0~30\ = CARRY(( \PC1|Temp\(9) ) + ( GND ) + ( \PCP4|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC1|ALT_INV_Temp\(9),
	cin => \PCP4|Add0~34\,
	sumout => \PCP4|Add0~29_sumout\,
	cout => \PCP4|Add0~30\);

-- Location: MLABCELL_X82_Y39_N48
\PC1|Temp[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC1|Temp[9]~feeder_combout\ = \PCP4|Add0~29_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PCP4|ALT_INV_Add0~29_sumout\,
	combout => \PC1|Temp[9]~feeder_combout\);

-- Location: FF_X83_Y39_N53
\PIPE3|Temp[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inPC|Add0~29_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(79));

-- Location: FF_X82_Y39_N49
\PC1|Temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \PC1|Temp[9]~feeder_combout\,
	asdata => \PIPE3|Temp\(79),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \sig_fontePC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp\(9));

-- Location: MLABCELL_X82_Y39_N39
\PC1|Temp[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC1|Temp[10]~feeder_combout\ = ( \PCP4|Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PCP4|ALT_INV_Add0~25_sumout\,
	combout => \PC1|Temp[10]~feeder_combout\);

-- Location: FF_X83_Y39_N55
\PIPE3|Temp[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \inPC|Add0~25_sumout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(80));

-- Location: FF_X82_Y39_N41
\PC1|Temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \PC1|Temp[10]~feeder_combout\,
	asdata => \PIPE3|Temp\(80),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \sig_fontePC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp\(10));

-- Location: FF_X82_Y39_N43
\PC1|Temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \PC1|Temp[7]~feeder_combout\,
	asdata => \PIPE3|Temp\(77),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => \sig_fontePC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC1|Temp\(7));

-- Location: LABCELL_X71_Y37_N24
\memI|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux1~0_combout\ = ( \PC1|Temp\(3) & ( (!\PC1|Temp\(6) & (!\PC1|Temp\(5) & !\PC1|Temp\(4))) ) ) # ( !\PC1|Temp\(3) & ( (!\PC1|Temp\(6) & !\PC1|Temp\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(6),
	datac => \PC1|ALT_INV_Temp\(5),
	datad => \PC1|ALT_INV_Temp\(4),
	dataf => \PC1|ALT_INV_Temp\(3),
	combout => \memI|Mux1~0_combout\);

-- Location: LABCELL_X71_Y37_N15
\memI|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \memI|Mux1~1_combout\ = ( !\PC1|Temp\(7) & ( \memI|Mux1~0_combout\ & ( (!\PC1|Temp\(10) & (!\PC1|Temp\(9) & (!\PC1|Temp\(8) & !\PC1|Temp\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC1|ALT_INV_Temp\(10),
	datab => \PC1|ALT_INV_Temp\(9),
	datac => \PC1|ALT_INV_Temp\(8),
	datad => \PC1|ALT_INV_Temp\(11),
	datae => \PC1|ALT_INV_Temp\(7),
	dataf => \memI|ALT_INV_Mux1~0_combout\,
	combout => \memI|Mux1~1_combout\);

-- Location: FF_X71_Y37_N17
\PIPE1|Temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \memI|Mux1~1_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE1|Temp\(29));

-- Location: LABCELL_X71_Y37_N57
\controle|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \controle|Mux0~2_combout\ = (\PIPE1|Temp\(29) & \controle|Mux1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE1|ALT_INV_Temp\(29),
	datad => \controle|ALT_INV_Mux1~0_combout\,
	combout => \controle|Mux0~2_combout\);

-- Location: FF_X71_Y37_N59
\PIPE2|Temp[142]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \controle|Mux0~2_combout\,
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE2|Temp\(142));

-- Location: FF_X71_Y37_N32
\PIPE3|Temp[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE2|Temp\(142),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE3|Temp\(106));

-- Location: FF_X73_Y37_N17
\PIPE4|Temp[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \memD|altsyncram_component|auto_generated|q_a\(0),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(37));

-- Location: FF_X73_Y37_N59
\PIPE4|Temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \PIPE3|Temp\(37),
	clrn => \ALT_INV_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PIPE4|Temp\(5));

-- Location: LABCELL_X73_Y37_N21
\muxEscReg2|X[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxEscReg2|X[0]~0_combout\ = ( \PIPE4|Temp\(70) & ( \PIPE4|Temp\(37) ) ) # ( !\PIPE4|Temp\(70) & ( \PIPE4|Temp\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PIPE4|ALT_INV_Temp\(37),
	datad => \PIPE4|ALT_INV_Temp\(5),
	dataf => \PIPE4|ALT_INV_Temp\(70),
	combout => \muxEscReg2|X[0]~0_combout\);

-- Location: LABCELL_X80_Y28_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


