#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14bea7330 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14be99db0 .scope module, "tb_e2e_simple" "tb_e2e_simple" 3 2;
 .timescale -9 -12;
P_0x14be6ad60 .param/l "ARRAY_SIZE" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x14be6ada0 .param/l "CLK" 0 3 3, +C4<00000000000000000000000000001010>;
P_0x14be6ade0 .param/l "OP_HALT" 1 3 55, C4<11111111>;
P_0x14be6ae20 .param/l "OP_TENSOR" 1 3 54, C4<00000001>;
P_0x14be6ae60 .param/l "SRAM_WIDTH" 0 3 5, +C4<00000000000000000000000100000000>;
v0x600002cb2c70_0 .net "axi_araddr", 39 0, L_0x6000035e8d90;  1 drivers
v0x600002cb2d00_0 .net "axi_arlen", 7 0, L_0x6000035e8e00;  1 drivers
v0x600002cb2d90_0 .var "axi_arready", 0 0;
v0x600002cb2e20_0 .net "axi_arvalid", 0 0, L_0x6000035e8ee0;  1 drivers
v0x600002cb2eb0_0 .net "axi_awaddr", 39 0, L_0x6000035e8af0;  1 drivers
v0x600002cb2f40_0 .net "axi_awlen", 7 0, L_0x6000035e8b60;  1 drivers
v0x600002cb2fd0_0 .var "axi_awready", 0 0;
v0x600002cb3060_0 .net "axi_awvalid", 0 0, L_0x6000035e8bd0;  1 drivers
L_0x15008a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002cb30f0_0 .net "axi_bready", 0 0, L_0x15008a968;  1 drivers
v0x600002cb3180_0 .var "axi_bresp", 1 0;
v0x600002cb3210_0 .var "axi_bvalid", 0 0;
v0x600002cb32a0_0 .var "axi_rdata", 255 0;
v0x600002cb3330_0 .var "axi_rlast", 0 0;
v0x600002cb33c0_0 .net "axi_rready", 0 0, L_0x6000035e8f50;  1 drivers
v0x600002cb3450_0 .var "axi_rvalid", 0 0;
v0x600002cb34e0_0 .net "axi_wdata", 255 0, L_0x6000035e8c40;  1 drivers
v0x600002cb3570_0 .net "axi_wlast", 0 0, L_0x6000035e8cb0;  1 drivers
v0x600002cb3600_0 .var "axi_wready", 0 0;
v0x600002cb3690_0 .net "axi_wvalid", 0 0, L_0x6000035e8d20;  1 drivers
v0x600002cb3720_0 .var "clk", 0 0;
v0x600002cb37b0_0 .var "global_sync_in", 0 0;
v0x600002cb3840_0 .var/i "i", 31 0;
v0x600002cb38d0_0 .var "noc_rx_addr", 19 0;
v0x600002cb3960_0 .var "noc_rx_data", 255 0;
v0x600002cb39f0_0 .var "noc_rx_is_instr", 0 0;
v0x600002cb3a80_0 .net "noc_rx_ready", 0 0, L_0x600002ffae40;  1 drivers
v0x600002cb3b10_0 .var "noc_rx_valid", 0 0;
L_0x15008a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cb3ba0_0 .net "noc_tx_addr", 19 0, L_0x15008a9f8;  1 drivers
L_0x15008a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cb3c30_0 .net "noc_tx_data", 255 0, L_0x15008a9b0;  1 drivers
v0x600002cb3cc0_0 .var "noc_tx_ready", 0 0;
L_0x15008aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002cb3d50_0 .net "noc_tx_valid", 0 0, L_0x15008aa40;  1 drivers
v0x600002cb3de0_0 .var "row0", 255 0;
v0x600002cb3e70_0 .var "row1", 255 0;
v0x600002cb3f00_0 .var "row2", 255 0;
v0x600002cbc000_0 .var "row3", 255 0;
v0x600002cbc090_0 .var "rst_n", 0 0;
v0x600002cbc120_0 .var "sync_grant", 0 0;
v0x600002cbc1b0_0 .net "sync_request", 0 0, L_0x6000035eccb0;  1 drivers
v0x600002cbc240_0 .net "tpc_busy", 0 0, L_0x6000035ece70;  1 drivers
v0x600002cbc2d0_0 .net "tpc_done", 0 0, L_0x6000035ecd20;  1 drivers
v0x600002cbc360_0 .net "tpc_error", 0 0, L_0x6000035ecc40;  1 drivers
v0x600002cbc3f0_0 .var "tpc_start", 0 0;
v0x600002cbc480_0 .var "tpc_start_pc", 19 0;
E_0x600000ba98c0 .event negedge, v0x600002cd4090_0;
S_0x14be94bc0 .scope module, "dut" "tensor_processing_cluster" 3 38, 4 15 0, S_0x14be99db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x15c810000 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x15c810040 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x15c810080 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x15c8100c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x15c810100 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x15c810140 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x15c810180 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x15c8101c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x15c810200 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x15c810240 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x15c810280 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x15c8102c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x15c810300 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x15c810340 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x15c810380 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x15c8103c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x15c810400 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x6000035edc00 .functor BUFZ 1, v0x600002cb03f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000035e83f0 .functor OR 1, L_0x600002fffca0, L_0x600002fffe80, C4<0>, C4<0>;
L_0x6000035e8460 .functor AND 1, L_0x6000035e8380, L_0x6000035e83f0, C4<1>, C4<1>;
L_0x6000035e84d0 .functor BUFZ 1, v0x600002cb1440_0, C4<0>, C4<0>, C4<0>;
L_0x6000035e8540 .functor BUFZ 1, v0x600002cb0f30_0, C4<0>, C4<0>, C4<0>;
L_0x6000035e9110 .functor AND 1, v0x600002cb3b10_0, L_0x600002ffae40, C4<1>, C4<1>;
L_0x6000035e9180 .functor AND 1, L_0x6000035e9110, L_0x600002ffaee0, C4<1>, C4<1>;
v0x600002cb6370_0 .net *"_ivl_24", 19 0, L_0x600002fff5c0;  1 drivers
L_0x15008a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002cb6400_0 .net *"_ivl_27", 3 0, L_0x15008a530;  1 drivers
v0x600002cb6490_0 .net *"_ivl_28", 19 0, L_0x600002fff660;  1 drivers
L_0x15008a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cb6520_0 .net *"_ivl_31", 14 0, L_0x15008a578;  1 drivers
L_0x15008a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002cb65b0_0 .net/2u *"_ivl_34", 2 0, L_0x15008a5c0;  1 drivers
v0x600002cb6640_0 .net *"_ivl_38", 19 0, L_0x600002fff840;  1 drivers
L_0x15008a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002cb66d0_0 .net *"_ivl_41", 3 0, L_0x15008a608;  1 drivers
v0x600002cb6760_0 .net *"_ivl_42", 19 0, L_0x600002fff8e0;  1 drivers
L_0x15008a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002cb67f0_0 .net *"_ivl_45", 3 0, L_0x15008a650;  1 drivers
L_0x15008a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002cb6880_0 .net/2u *"_ivl_48", 2 0, L_0x15008a698;  1 drivers
v0x600002cb6910_0 .net *"_ivl_52", 19 0, L_0x600002fffac0;  1 drivers
L_0x15008a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002cb69a0_0 .net *"_ivl_55", 3 0, L_0x15008a6e0;  1 drivers
v0x600002cb6a30_0 .net *"_ivl_56", 19 0, L_0x600002fffb60;  1 drivers
L_0x15008a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002cb6ac0_0 .net *"_ivl_59", 3 0, L_0x15008a728;  1 drivers
L_0x15008a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600002cb6b50_0 .net *"_ivl_63", 127 0, L_0x15008a770;  1 drivers
v0x600002cb6be0_0 .net *"_ivl_65", 127 0, L_0x600002fffd40;  1 drivers
L_0x15008a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002cb6c70_0 .net/2u *"_ivl_68", 2 0, L_0x15008a7b8;  1 drivers
v0x600002cb6d00_0 .net *"_ivl_70", 0 0, L_0x600002fffca0;  1 drivers
L_0x15008a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002cb6d90_0 .net/2u *"_ivl_72", 2 0, L_0x15008a800;  1 drivers
v0x600002cb6e20_0 .net *"_ivl_74", 0 0, L_0x600002fffe80;  1 drivers
v0x600002cb6eb0_0 .net *"_ivl_77", 0 0, L_0x6000035e83f0;  1 drivers
v0x600002cb6f40_0 .net *"_ivl_87", 0 0, L_0x6000035e9110;  1 drivers
v0x600002cb6fd0_0 .net *"_ivl_89", 0 0, L_0x600002ffaee0;  1 drivers
v0x600002cb7060_0 .var "act_data_d", 31 0;
v0x600002cb70f0_0 .var "act_valid_d", 0 0;
v0x600002cb7180_0 .var "act_valid_d2", 0 0;
v0x600002cb7210_0 .net "axi_araddr", 39 0, L_0x6000035e8d90;  alias, 1 drivers
v0x600002cb72a0_0 .net "axi_arlen", 7 0, L_0x6000035e8e00;  alias, 1 drivers
v0x600002cb7330_0 .net "axi_arready", 0 0, v0x600002cb2d90_0;  1 drivers
v0x600002cb73c0_0 .net "axi_arvalid", 0 0, L_0x6000035e8ee0;  alias, 1 drivers
v0x600002cb7450_0 .net "axi_awaddr", 39 0, L_0x6000035e8af0;  alias, 1 drivers
v0x600002cb74e0_0 .net "axi_awlen", 7 0, L_0x6000035e8b60;  alias, 1 drivers
v0x600002cb7570_0 .net "axi_awready", 0 0, v0x600002cb2fd0_0;  1 drivers
v0x600002cb7600_0 .net "axi_awvalid", 0 0, L_0x6000035e8bd0;  alias, 1 drivers
v0x600002cb7690_0 .net "axi_bready", 0 0, L_0x15008a968;  alias, 1 drivers
v0x600002cb7720_0 .net "axi_bresp", 1 0, v0x600002cb3180_0;  1 drivers
v0x600002cb77b0_0 .net "axi_bvalid", 0 0, v0x600002cb3210_0;  1 drivers
v0x600002cb7840_0 .net "axi_rdata", 255 0, v0x600002cb32a0_0;  1 drivers
v0x600002cb78d0_0 .net "axi_rlast", 0 0, v0x600002cb3330_0;  1 drivers
v0x600002cb7960_0 .net "axi_rready", 0 0, L_0x6000035e8f50;  alias, 1 drivers
v0x600002cb79f0_0 .net "axi_rvalid", 0 0, v0x600002cb3450_0;  1 drivers
v0x600002cb7a80_0 .net "axi_wdata", 255 0, L_0x6000035e8c40;  alias, 1 drivers
v0x600002cb7b10_0 .net "axi_wlast", 0 0, L_0x6000035e8cb0;  alias, 1 drivers
v0x600002cb7ba0_0 .net "axi_wready", 0 0, v0x600002cb3600_0;  1 drivers
v0x600002cb7c30_0 .net "axi_wvalid", 0 0, L_0x6000035e8d20;  alias, 1 drivers
v0x600002cb7cc0_0 .net "clk", 0 0, v0x600002cb3720_0;  1 drivers
v0x600002cb7d50_0 .net "dma_lcp_done", 0 0, L_0x6000035e88c0;  1 drivers
v0x600002cb7de0_0 .net "dma_lcp_ready", 0 0, L_0x600002ff9f40;  1 drivers
v0x600002cb7e70_0 .net "dma_sram_addr", 19 0, v0x600002cd4e10_0;  1 drivers
v0x600002cb7f00_0 .net "dma_sram_rdata", 255 0, L_0x6000035e90a0;  1 drivers
v0x600002cb0000_0 .net "dma_sram_re", 0 0, L_0x6000035e8a80;  1 drivers
v0x600002cb0090_0 .net "dma_sram_ready", 0 0, L_0x600002ffada0;  1 drivers
v0x600002cb0120_0 .net "dma_sram_wdata", 255 0, L_0x6000035e89a0;  1 drivers
v0x600002cb01b0_0 .net "dma_sram_we", 0 0, L_0x6000035e8a10;  1 drivers
v0x600002cb0240_0 .net "global_sync_in", 0 0, v0x600002cb37b0_0;  1 drivers
v0x600002cb02d0 .array "instr_mem", 4095 0, 127 0;
v0x600002cb0360_0 .var "instr_rdata_reg", 127 0;
v0x600002cb03f0_0 .var "instr_valid_reg", 0 0;
v0x600002cb0480_0 .net "lcp_dma_cmd", 127 0, v0x600002cd6910_0;  1 drivers
v0x600002cb0510_0 .net "lcp_dma_valid", 0 0, L_0x6000035ecf50;  1 drivers
v0x600002cb05a0_0 .net "lcp_imem_addr", 19 0, L_0x6000035ed9d0;  1 drivers
v0x600002cb0630_0 .net "lcp_imem_data", 127 0, v0x600002cb0360_0;  1 drivers
v0x600002cb06c0_0 .net "lcp_imem_re", 0 0, L_0x6000035eda40;  1 drivers
v0x600002cb0750_0 .net "lcp_imem_valid", 0 0, L_0x6000035edc00;  1 drivers
v0x600002cb07e0_0 .net "lcp_mxu_cmd", 127 0, v0x600002cd7600_0;  1 drivers
v0x600002cb0870_0 .net "lcp_mxu_valid", 0 0, L_0x6000035ed1f0;  1 drivers
v0x600002cb0900_0 .net "lcp_vpu_cmd", 127 0, v0x600002cd0240_0;  1 drivers
v0x600002cb0990_0 .net "lcp_vpu_valid", 0 0, L_0x6000035ed030;  1 drivers
v0x600002cb0a20_0 .net "mxu_a_addr", 19 0, L_0x600002fff980;  1 drivers
v0x600002cb0ab0_0 .net "mxu_a_rdata", 255 0, L_0x6000035e8fc0;  1 drivers
v0x600002cb0b40_0 .net "mxu_a_re", 0 0, L_0x600002fffa20;  1 drivers
v0x600002cb0bd0_0 .net "mxu_a_ready", 0 0, L_0x600002ffac60;  1 drivers
v0x600002cb0c60_0 .net "mxu_cfg_k", 15 0, L_0x600002ff1900;  1 drivers
v0x600002cb0cf0_0 .net "mxu_cfg_m", 15 0, L_0x600002ff17c0;  1 drivers
v0x600002cb0d80_0 .net "mxu_cfg_n", 15 0, L_0x600002ff1860;  1 drivers
v0x600002cb0e10_0 .var "mxu_col_cnt", 4 0;
v0x600002cb0ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600002cb0f30_0 .var "mxu_done_reg", 0 0;
v0x600002cb0fc0_0 .net "mxu_dst_addr", 15 0, L_0x600002ff15e0;  1 drivers
v0x600002cb1050_0 .net "mxu_lcp_done", 0 0, L_0x6000035e8540;  1 drivers
v0x600002cb10e0_0 .net "mxu_lcp_ready", 0 0, L_0x6000035e84d0;  1 drivers
v0x600002cb1170_0 .net "mxu_o_addr", 19 0, L_0x600002fffc00;  1 drivers
v0x600002cb1200_0 .net "mxu_o_ready", 0 0, L_0x600002ffad00;  1 drivers
v0x600002cb1290_0 .net "mxu_o_wdata", 255 0, L_0x600002fffde0;  1 drivers
v0x600002cb1320_0 .net "mxu_o_we", 0 0, L_0x6000035e8460;  1 drivers
v0x600002cb13b0_0 .var "mxu_out_cnt", 15 0;
v0x600002cb1440_0 .var "mxu_ready_reg", 0 0;
v0x600002cb14d0_0 .net "mxu_src0_addr", 15 0, L_0x600002ff1680;  1 drivers
v0x600002cb1560_0 .net "mxu_src1_addr", 15 0, L_0x600002ff1720;  1 drivers
v0x600002cb15f0_0 .var "mxu_start_array", 0 0;
v0x600002cb1680_0 .var "mxu_start_array_d", 0 0;
v0x600002cb1710_0 .var "mxu_state", 2 0;
v0x600002cb17a0_0 .net "mxu_subop", 7 0, L_0x600002ff1540;  1 drivers
v0x600002cb1830_0 .net "mxu_w_addr", 19 0, L_0x600002fff700;  1 drivers
v0x600002cb18c0_0 .net "mxu_w_rdata", 255 0, v0x600002ccb8d0_0;  1 drivers
v0x600002cb1950_0 .net "mxu_w_re", 0 0, L_0x600002fff7a0;  1 drivers
v0x600002cb19e0_0 .net "mxu_w_ready", 0 0, L_0x600002ffab20;  1 drivers
v0x600002cb1a70_0 .net "noc_data_write", 0 0, L_0x6000035e9180;  1 drivers
v0x600002cb1b00_0 .net "noc_rx_addr", 19 0, v0x600002cb38d0_0;  1 drivers
v0x600002cb1b90_0 .net "noc_rx_data", 255 0, v0x600002cb3960_0;  1 drivers
v0x600002cb1c20_0 .net "noc_rx_is_instr", 0 0, v0x600002cb39f0_0;  1 drivers
v0x600002cb1cb0_0 .net "noc_rx_ready", 0 0, L_0x600002ffae40;  alias, 1 drivers
v0x600002cb1d40_0 .net "noc_rx_valid", 0 0, v0x600002cb3b10_0;  1 drivers
v0x600002cb1dd0_0 .net "noc_tx_addr", 19 0, L_0x15008a9f8;  alias, 1 drivers
v0x600002cb1e60_0 .net "noc_tx_data", 255 0, L_0x15008a9b0;  alias, 1 drivers
v0x600002cb1ef0_0 .net "noc_tx_ready", 0 0, v0x600002cb3cc0_0;  1 drivers
v0x600002cb1f80_0 .net "noc_tx_valid", 0 0, L_0x15008aa40;  alias, 1 drivers
v0x600002cb2010_0 .net "rst_n", 0 0, v0x600002cbc090_0;  1 drivers
v0x600002cb20a0_0 .net "sync_grant", 0 0, v0x600002cbc120_0;  1 drivers
v0x600002cb2130_0 .net "sync_request", 0 0, L_0x6000035eccb0;  alias, 1 drivers
v0x600002cb21c0_0 .net "systolic_busy", 0 0, L_0x6000035e82a0;  1 drivers
v0x600002cb2250_0 .net "systolic_done", 0 0, L_0x600002fff0c0;  1 drivers
v0x600002cb22e0_0 .net "systolic_result", 127 0, L_0x600002ffec60;  1 drivers
v0x600002cb2370_0 .net "systolic_result_valid", 0 0, L_0x6000035e8380;  1 drivers
v0x600002cb2400_0 .net "tpc_busy", 0 0, L_0x6000035ece70;  alias, 1 drivers
v0x600002cb2490_0 .net "tpc_done", 0 0, L_0x6000035ecd20;  alias, 1 drivers
v0x600002cb2520_0 .net "tpc_error", 0 0, L_0x6000035ecc40;  alias, 1 drivers
v0x600002cb25b0_0 .net "tpc_start", 0 0, v0x600002cbc3f0_0;  1 drivers
v0x600002cb2640_0 .net "tpc_start_pc", 19 0, v0x600002cbc480_0;  1 drivers
v0x600002cb26d0_0 .net "vpu_lcp_done", 0 0, L_0x6000035e8690;  1 drivers
v0x600002cb2760_0 .net "vpu_lcp_ready", 0 0, L_0x600002ff9a40;  1 drivers
v0x600002cb27f0_0 .net "vpu_sram_addr", 19 0, v0x600002cb5710_0;  1 drivers
v0x600002cb2880_0 .net "vpu_sram_rdata", 255 0, L_0x6000035e9030;  1 drivers
v0x600002cb2910_0 .net "vpu_sram_re", 0 0, L_0x6000035e8850;  1 drivers
v0x600002cb29a0_0 .net "vpu_sram_ready", 0 0, L_0x600002ffabc0;  1 drivers
v0x600002cb2a30_0 .net "vpu_sram_wdata", 255 0, L_0x6000035e8770;  1 drivers
v0x600002cb2ac0_0 .net "vpu_sram_we", 0 0, L_0x6000035e87e0;  1 drivers
v0x600002cb2b50_0 .var "weight_load_col_d", 1 0;
v0x600002cb2be0_0 .var "weight_load_en_d", 0 0;
L_0x600002ff1540 .part v0x600002cd7600_0, 112, 8;
L_0x600002ff15e0 .part v0x600002cd7600_0, 96, 16;
L_0x600002ff1680 .part v0x600002cd7600_0, 80, 16;
L_0x600002ff1720 .part v0x600002cd7600_0, 64, 16;
L_0x600002ff17c0 .part v0x600002cd7600_0, 48, 16;
L_0x600002ff1860 .part v0x600002cd7600_0, 32, 16;
L_0x600002ff1900 .part v0x600002cd7600_0, 16, 16;
L_0x600002fff520 .part v0x600002ccb8d0_0, 0, 32;
L_0x600002fff5c0 .concat [ 16 4 0 0], L_0x600002ff1720, L_0x15008a530;
L_0x600002fff660 .concat [ 5 15 0 0], v0x600002cb0e10_0, L_0x15008a578;
L_0x600002fff700 .arith/sum 20, L_0x600002fff5c0, L_0x600002fff660;
L_0x600002fff7a0 .cmp/eq 3, v0x600002cb1710_0, L_0x15008a5c0;
L_0x600002fff840 .concat [ 16 4 0 0], L_0x600002ff1680, L_0x15008a608;
L_0x600002fff8e0 .concat [ 16 4 0 0], v0x600002cb0ea0_0, L_0x15008a650;
L_0x600002fff980 .arith/sum 20, L_0x600002fff840, L_0x600002fff8e0;
L_0x600002fffa20 .cmp/eq 3, v0x600002cb1710_0, L_0x15008a698;
L_0x600002fffac0 .concat [ 16 4 0 0], L_0x600002ff15e0, L_0x15008a6e0;
L_0x600002fffb60 .concat [ 16 4 0 0], v0x600002cb13b0_0, L_0x15008a728;
L_0x600002fffc00 .arith/sum 20, L_0x600002fffac0, L_0x600002fffb60;
L_0x600002fffd40 .part L_0x600002ffec60, 0, 128;
L_0x600002fffde0 .concat [ 128 128 0 0], L_0x600002fffd40, L_0x15008a770;
L_0x600002fffca0 .cmp/eq 3, v0x600002cb1710_0, L_0x15008a7b8;
L_0x600002fffe80 .cmp/eq 3, v0x600002cb1710_0, L_0x15008a800;
L_0x600002ffae40 .reduce/nor L_0x6000035ece70;
L_0x600002ffaee0 .reduce/nor v0x600002cb39f0_0;
S_0x14be6a920 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x14be94bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x15c817800 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x15c817840 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x15c817880 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x15c8178c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x15c817900 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x15c817940 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x15c817980 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x15c8179c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x15c817a00 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x15c817a40 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x15c817a80 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x15c817ac0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x15c817b00 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x15c817b40 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x15c817b80 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x15c817bc0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x15c817c00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x15c817c40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x15c817c80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x15c817cc0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x15c817d00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x6000035e88c0 .functor BUFZ 1, v0x600002cd4510_0, C4<0>, C4<0>, C4<0>;
L_0x6000035e89a0 .functor BUFZ 256, v0x600002cd5170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000035e8a10 .functor BUFZ 1, v0x600002cd5290_0, C4<0>, C4<0>, C4<0>;
L_0x6000035e8a80 .functor BUFZ 1, v0x600002cd4fc0_0, C4<0>, C4<0>, C4<0>;
L_0x6000035e8af0 .functor BUFZ 40, v0x600002ceb450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000035e8b60 .functor BUFZ 8, v0x600002ceb570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000035e8bd0 .functor BUFZ 1, v0x600002ceb720_0, C4<0>, C4<0>, C4<0>;
L_0x6000035e8c40 .functor BUFZ 256, v0x600002cebcc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000035e8cb0 .functor BUFZ 1, v0x600002cebde0_0, C4<0>, C4<0>, C4<0>;
L_0x6000035e8d20 .functor BUFZ 1, v0x600002cec6c0_0, C4<0>, C4<0>, C4<0>;
L_0x6000035e8d90 .functor BUFZ 40, v0x600002ceb060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000035e8e00 .functor BUFZ 8, v0x600002ceb180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000035e8ee0 .functor BUFZ 1, v0x600002ceb330_0, C4<0>, C4<0>, C4<0>;
L_0x6000035e8f50 .functor BUFZ 1, v0x600002cebb10_0, C4<0>, C4<0>, C4<0>;
L_0x15008a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002ceaf40_0 .net/2u *"_ivl_14", 3 0, L_0x15008a920;  1 drivers
v0x600002ceafd0_0 .net "axi_araddr", 39 0, L_0x6000035e8d90;  alias, 1 drivers
v0x600002ceb060_0 .var "axi_araddr_reg", 39 0;
v0x600002ceb0f0_0 .net "axi_arlen", 7 0, L_0x6000035e8e00;  alias, 1 drivers
v0x600002ceb180_0 .var "axi_arlen_reg", 7 0;
v0x600002ceb210_0 .net "axi_arready", 0 0, v0x600002cb2d90_0;  alias, 1 drivers
v0x600002ceb2a0_0 .net "axi_arvalid", 0 0, L_0x6000035e8ee0;  alias, 1 drivers
v0x600002ceb330_0 .var "axi_arvalid_reg", 0 0;
v0x600002ceb3c0_0 .net "axi_awaddr", 39 0, L_0x6000035e8af0;  alias, 1 drivers
v0x600002ceb450_0 .var "axi_awaddr_reg", 39 0;
v0x600002ceb4e0_0 .net "axi_awlen", 7 0, L_0x6000035e8b60;  alias, 1 drivers
v0x600002ceb570_0 .var "axi_awlen_reg", 7 0;
v0x600002ceb600_0 .net "axi_awready", 0 0, v0x600002cb2fd0_0;  alias, 1 drivers
v0x600002ceb690_0 .net "axi_awvalid", 0 0, L_0x6000035e8bd0;  alias, 1 drivers
v0x600002ceb720_0 .var "axi_awvalid_reg", 0 0;
v0x600002ceb7b0_0 .net "axi_bready", 0 0, L_0x15008a968;  alias, 1 drivers
v0x600002ceb840_0 .net "axi_bresp", 1 0, v0x600002cb3180_0;  alias, 1 drivers
v0x600002ceb8d0_0 .net "axi_bvalid", 0 0, v0x600002cb3210_0;  alias, 1 drivers
v0x600002ceb960_0 .net "axi_rdata", 255 0, v0x600002cb32a0_0;  alias, 1 drivers
v0x600002ceb9f0_0 .net "axi_rlast", 0 0, v0x600002cb3330_0;  alias, 1 drivers
v0x600002ceba80_0 .net "axi_rready", 0 0, L_0x6000035e8f50;  alias, 1 drivers
v0x600002cebb10_0 .var "axi_rready_reg", 0 0;
v0x600002cebba0_0 .net "axi_rvalid", 0 0, v0x600002cb3450_0;  alias, 1 drivers
v0x600002cebc30_0 .net "axi_wdata", 255 0, L_0x6000035e8c40;  alias, 1 drivers
v0x600002cebcc0_0 .var "axi_wdata_reg", 255 0;
v0x600002cebd50_0 .net "axi_wlast", 0 0, L_0x6000035e8cb0;  alias, 1 drivers
v0x600002cebde0_0 .var "axi_wlast_reg", 0 0;
v0x600002cebe70_0 .net "axi_wready", 0 0, v0x600002cb3600_0;  alias, 1 drivers
v0x600002cebf00_0 .net "axi_wvalid", 0 0, L_0x6000035e8d20;  alias, 1 drivers
v0x600002cec6c0_0 .var "axi_wvalid_reg", 0 0;
v0x600002cec630_0 .net "cfg_cols", 11 0, L_0x600002ff9d60;  1 drivers
v0x600002cd4000_0 .net "cfg_rows", 11 0, L_0x600002ff9cc0;  1 drivers
v0x600002cd4090_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cd4120_0 .net "cmd", 127 0, v0x600002cd6910_0;  alias, 1 drivers
v0x600002cd41b0_0 .net "cmd_done", 0 0, L_0x6000035e88c0;  alias, 1 drivers
v0x600002cd4240_0 .net "cmd_ready", 0 0, L_0x600002ff9f40;  alias, 1 drivers
v0x600002cd42d0_0 .net "cmd_valid", 0 0, L_0x6000035ecf50;  alias, 1 drivers
v0x600002cd4360_0 .var "col_count", 11 0;
v0x600002cd43f0_0 .var "cols_cfg", 11 0;
v0x600002cd4480_0 .var "data_buf", 255 0;
v0x600002cd4510_0 .var "done_reg", 0 0;
v0x600002cd45a0_0 .net "ext_addr", 39 0, L_0x600002ff9b80;  1 drivers
v0x600002cd4630_0 .var "ext_base", 39 0;
v0x600002cd46c0_0 .var "ext_ptr", 39 0;
v0x600002cd4750_0 .net "ext_stride", 11 0, L_0x600002ff9e00;  1 drivers
v0x600002cd47e0_0 .var "ext_stride_cfg", 11 0;
v0x600002cd4870_0 .net "int_addr", 19 0, L_0x600002ff9c20;  1 drivers
v0x600002cd4900_0 .var "int_base", 19 0;
v0x600002cd4990_0 .var "int_ptr", 19 0;
v0x600002cd4a20_0 .net "int_stride", 11 0, L_0x600002ff9ea0;  1 drivers
v0x600002cd4ab0_0 .var "int_stride_cfg", 11 0;
v0x600002cd4b40_0 .var "op_type", 7 0;
v0x600002cd4bd0_0 .var "row_count", 11 0;
v0x600002cd4c60_0 .var "rows_cfg", 11 0;
v0x600002cd4cf0_0 .net "rst_n", 0 0, v0x600002cbc090_0;  alias, 1 drivers
v0x600002cd4d80_0 .net "sram_addr", 19 0, v0x600002cd4e10_0;  alias, 1 drivers
v0x600002cd4e10_0 .var "sram_addr_reg", 19 0;
v0x600002cd4ea0_0 .net "sram_rdata", 255 0, L_0x6000035e90a0;  alias, 1 drivers
v0x600002cd4f30_0 .net "sram_re", 0 0, L_0x6000035e8a80;  alias, 1 drivers
v0x600002cd4fc0_0 .var "sram_re_reg", 0 0;
v0x600002cd5050_0 .net "sram_ready", 0 0, L_0x600002ffada0;  alias, 1 drivers
v0x600002cd50e0_0 .net "sram_wdata", 255 0, L_0x6000035e89a0;  alias, 1 drivers
v0x600002cd5170_0 .var "sram_wdata_reg", 255 0;
v0x600002cd5200_0 .net "sram_we", 0 0, L_0x6000035e8a10;  alias, 1 drivers
v0x600002cd5290_0 .var "sram_we_reg", 0 0;
v0x600002cd5320_0 .var "state", 3 0;
v0x600002cd53b0_0 .net "subop", 7 0, L_0x600002ff9ae0;  1 drivers
E_0x600000baa280/0 .event negedge, v0x600002cd4cf0_0;
E_0x600000baa280/1 .event posedge, v0x600002cd4090_0;
E_0x600000baa280 .event/or E_0x600000baa280/0, E_0x600000baa280/1;
L_0x600002ff9ae0 .part v0x600002cd6910_0, 112, 8;
L_0x600002ff9b80 .part v0x600002cd6910_0, 72, 40;
L_0x600002ff9c20 .part v0x600002cd6910_0, 52, 20;
L_0x600002ff9cc0 .part v0x600002cd6910_0, 40, 12;
L_0x600002ff9d60 .part v0x600002cd6910_0, 28, 12;
L_0x600002ff9e00 .part v0x600002cd6910_0, 16, 12;
L_0x600002ff9ea0 .part v0x600002cd6910_0, 4, 12;
L_0x600002ff9f40 .cmp/eq 4, v0x600002cd5320_0, L_0x15008a920;
S_0x14be6a4e0 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x14be94bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x15c818400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x15c818440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x15c818480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x15c8184c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x15c818500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x15c818540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x15c818580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x15c8185c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x15c818600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x15c818640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x15c818680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x15c8186c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x15c818700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x15c818740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x15c818780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x15c8187c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x15c818800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x15c818840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x15c818880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x15c8188c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x15c818900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x15c818940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x15c818980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x15c8189c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x15c818a00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x15c818a40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x15c818a80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x6000035edce0 .functor AND 1, L_0x600002ff0b40, L_0x600002ff0c80, C4<1>, C4<1>;
L_0x6000035ed960 .functor AND 1, L_0x6000035edce0, L_0x600002ff0820, C4<1>, C4<1>;
L_0x6000035ed9d0 .functor BUFZ 20, v0x600002cd6f40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000035eda40 .functor BUFZ 1, v0x600002cd70f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000035ed1f0 .functor BUFZ 1, v0x600002cd7840_0, C4<0>, C4<0>, C4<0>;
L_0x6000035ed030 .functor BUFZ 1, v0x600002cd0480_0, C4<0>, C4<0>, C4<0>;
L_0x6000035ecf50 .functor BUFZ 1, v0x600002cd6b50_0, C4<0>, C4<0>, C4<0>;
L_0x6000035ece00 .functor AND 1, L_0x600002ff12c0, L_0x600002ff1360, C4<1>, C4<1>;
L_0x6000035ece70 .functor AND 1, L_0x6000035ece00, L_0x600002ff1400, C4<1>, C4<1>;
L_0x6000035ecd20 .functor BUFZ 1, v0x600002cd6c70_0, C4<0>, C4<0>, C4<0>;
L_0x6000035ecc40 .functor BUFZ 1, v0x600002cd6d90_0, C4<0>, C4<0>, C4<0>;
L_0x6000035eccb0 .functor BUFZ 1, v0x600002cd0090_0, C4<0>, C4<0>, C4<0>;
L_0x150088010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cd54d0_0 .net *"_ivl_11", 23 0, L_0x150088010;  1 drivers
L_0x150088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cd5560_0 .net/2u *"_ivl_12", 31 0, L_0x150088058;  1 drivers
v0x600002cd55f0_0 .net *"_ivl_14", 0 0, L_0x600002ff0b40;  1 drivers
v0x600002cd5680_0 .net *"_ivl_16", 31 0, L_0x600002ff0be0;  1 drivers
L_0x1500880a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cd5710_0 .net *"_ivl_19", 23 0, L_0x1500880a0;  1 drivers
L_0x1500880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cd57a0_0 .net/2u *"_ivl_20", 31 0, L_0x1500880e8;  1 drivers
v0x600002cd5830_0 .net *"_ivl_22", 0 0, L_0x600002ff0c80;  1 drivers
v0x600002cd58c0_0 .net *"_ivl_25", 0 0, L_0x6000035edce0;  1 drivers
v0x600002cd5950_0 .net *"_ivl_26", 31 0, L_0x600002ff0d20;  1 drivers
L_0x150088130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cd59e0_0 .net *"_ivl_29", 23 0, L_0x150088130;  1 drivers
L_0x150088178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cd5a70_0 .net/2u *"_ivl_30", 31 0, L_0x150088178;  1 drivers
v0x600002cd5b00_0 .net *"_ivl_32", 0 0, L_0x600002ff0820;  1 drivers
v0x600002cd5b90_0 .net *"_ivl_36", 31 0, L_0x600002ff0640;  1 drivers
L_0x1500881c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cd5c20_0 .net *"_ivl_39", 23 0, L_0x1500881c0;  1 drivers
L_0x150088208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cd5cb0_0 .net/2u *"_ivl_40", 31 0, L_0x150088208;  1 drivers
v0x600002cd5d40_0 .net *"_ivl_44", 31 0, L_0x600002ff0500;  1 drivers
L_0x150088250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cd5dd0_0 .net *"_ivl_47", 23 0, L_0x150088250;  1 drivers
L_0x150088298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cd5e60_0 .net/2u *"_ivl_48", 31 0, L_0x150088298;  1 drivers
v0x600002cd5ef0_0 .net *"_ivl_52", 31 0, L_0x600002ff1180;  1 drivers
L_0x1500882e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cd5f80_0 .net *"_ivl_55", 23 0, L_0x1500882e0;  1 drivers
L_0x150088328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cd6010_0 .net/2u *"_ivl_56", 31 0, L_0x150088328;  1 drivers
L_0x150088370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002cd60a0_0 .net/2u *"_ivl_76", 3 0, L_0x150088370;  1 drivers
v0x600002cd6130_0 .net *"_ivl_78", 0 0, L_0x600002ff12c0;  1 drivers
v0x600002cd61c0_0 .net *"_ivl_8", 31 0, L_0x600002ff0aa0;  1 drivers
L_0x1500883b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600002cd6250_0 .net/2u *"_ivl_80", 3 0, L_0x1500883b8;  1 drivers
v0x600002cd62e0_0 .net *"_ivl_82", 0 0, L_0x600002ff1360;  1 drivers
v0x600002cd6370_0 .net *"_ivl_85", 0 0, L_0x6000035ece00;  1 drivers
L_0x150088400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600002cd6400_0 .net/2u *"_ivl_86", 3 0, L_0x150088400;  1 drivers
v0x600002cd6490_0 .net *"_ivl_88", 0 0, L_0x600002ff1400;  1 drivers
v0x600002cd6520_0 .net "all_done", 0 0, L_0x6000035ed960;  1 drivers
v0x600002cd65b0_0 .net "busy", 0 0, L_0x6000035ece70;  alias, 1 drivers
v0x600002cd6640_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cd66d0_0 .var "decoded_opcode", 7 0;
v0x600002cd6760_0 .var "decoded_subop", 7 0;
v0x600002cd67f0_0 .net "dma_clear", 0 0, L_0x600002ff1220;  1 drivers
v0x600002cd6880_0 .net "dma_cmd", 127 0, v0x600002cd6910_0;  alias, 1 drivers
v0x600002cd6910_0 .var "dma_cmd_reg", 127 0;
v0x600002cd69a0_0 .net "dma_done", 0 0, L_0x6000035e88c0;  alias, 1 drivers
v0x600002cd6a30_0 .net "dma_ready", 0 0, L_0x600002ff9f40;  alias, 1 drivers
v0x600002cd6ac0_0 .net "dma_valid", 0 0, L_0x6000035ecf50;  alias, 1 drivers
v0x600002cd6b50_0 .var "dma_valid_reg", 0 0;
v0x600002cd6be0_0 .net "done", 0 0, L_0x6000035ecd20;  alias, 1 drivers
v0x600002cd6c70_0 .var "done_reg", 0 0;
v0x600002cd6d00_0 .net "error", 0 0, L_0x6000035ecc40;  alias, 1 drivers
v0x600002cd6d90_0 .var "error_reg", 0 0;
v0x600002cd6e20_0 .net "global_sync_in", 0 0, v0x600002cb37b0_0;  alias, 1 drivers
v0x600002cd6eb0_0 .net "imem_addr", 19 0, L_0x6000035ed9d0;  alias, 1 drivers
v0x600002cd6f40_0 .var "imem_addr_reg", 19 0;
v0x600002cd6fd0_0 .net "imem_data", 127 0, v0x600002cb0360_0;  alias, 1 drivers
v0x600002cd7060_0 .net "imem_re", 0 0, L_0x6000035eda40;  alias, 1 drivers
v0x600002cd70f0_0 .var "imem_re_reg", 0 0;
v0x600002cd7180_0 .net "imem_valid", 0 0, L_0x6000035edc00;  alias, 1 drivers
v0x600002cd7210_0 .var "instr_reg", 127 0;
v0x600002cd72a0_0 .net "loop_count", 15 0, L_0x600002ff0960;  1 drivers
v0x600002cd7330 .array "loop_counter", 3 0, 15 0;
v0x600002cd73c0_0 .var "loop_sp", 1 0;
v0x600002cd7450 .array "loop_start_addr", 3 0, 19 0;
v0x600002cd74e0_0 .net "mxu_clear", 0 0, L_0x600002ff05a0;  1 drivers
v0x600002cd7570_0 .net "mxu_cmd", 127 0, v0x600002cd7600_0;  alias, 1 drivers
v0x600002cd7600_0 .var "mxu_cmd_reg", 127 0;
v0x600002cd7690_0 .net "mxu_done", 0 0, L_0x6000035e8540;  alias, 1 drivers
v0x600002cd7720_0 .net "mxu_ready", 0 0, L_0x6000035e84d0;  alias, 1 drivers
v0x600002cd77b0_0 .net "mxu_valid", 0 0, L_0x6000035ed1f0;  alias, 1 drivers
v0x600002cd7840_0 .var "mxu_valid_reg", 0 0;
v0x600002cd78d0_0 .net "opcode", 7 0, L_0x600002ff0f00;  1 drivers
v0x600002cd7960_0 .var "pc", 19 0;
v0x600002cd79f0_0 .var "pending_dma", 7 0;
v0x600002cd7a80_0 .var "pending_mxu", 7 0;
v0x600002cd7b10_0 .var "pending_vpu", 7 0;
v0x600002cd7ba0_0 .net "rst_n", 0 0, v0x600002cbc090_0;  alias, 1 drivers
v0x600002cd7c30_0 .net "start", 0 0, v0x600002cbc3f0_0;  alias, 1 drivers
v0x600002cd7cc0_0 .net "start_pc", 19 0, v0x600002cbc480_0;  alias, 1 drivers
v0x600002cd7d50_0 .var "state", 3 0;
v0x600002cd7de0_0 .net "subop", 7 0, L_0x600002ff1040;  1 drivers
v0x600002cd7e70_0 .net "sync_grant", 0 0, v0x600002cbc120_0;  alias, 1 drivers
v0x600002cd7f00_0 .net "sync_mask", 7 0, L_0x600002ff0a00;  1 drivers
v0x600002cd0000_0 .net "sync_request", 0 0, L_0x6000035eccb0;  alias, 1 drivers
v0x600002cd0090_0 .var "sync_request_reg", 0 0;
v0x600002cd0120_0 .net "vpu_clear", 0 0, L_0x600002ff10e0;  1 drivers
v0x600002cd01b0_0 .net "vpu_cmd", 127 0, v0x600002cd0240_0;  alias, 1 drivers
v0x600002cd0240_0 .var "vpu_cmd_reg", 127 0;
v0x600002cd02d0_0 .net "vpu_done", 0 0, L_0x6000035e8690;  alias, 1 drivers
v0x600002cd0360_0 .net "vpu_ready", 0 0, L_0x600002ff9a40;  alias, 1 drivers
v0x600002cd03f0_0 .net "vpu_valid", 0 0, L_0x6000035ed030;  alias, 1 drivers
v0x600002cd0480_0 .var "vpu_valid_reg", 0 0;
L_0x600002ff0f00 .part v0x600002cb0360_0, 120, 8;
L_0x600002ff1040 .part v0x600002cb0360_0, 112, 8;
L_0x600002ff0960 .part v0x600002cb0360_0, 32, 16;
L_0x600002ff0a00 .part v0x600002cb0360_0, 104, 8;
L_0x600002ff0aa0 .concat [ 8 24 0 0], v0x600002cd7a80_0, L_0x150088010;
L_0x600002ff0b40 .cmp/eq 32, L_0x600002ff0aa0, L_0x150088058;
L_0x600002ff0be0 .concat [ 8 24 0 0], v0x600002cd7b10_0, L_0x1500880a0;
L_0x600002ff0c80 .cmp/eq 32, L_0x600002ff0be0, L_0x1500880e8;
L_0x600002ff0d20 .concat [ 8 24 0 0], v0x600002cd79f0_0, L_0x150088130;
L_0x600002ff0820 .cmp/eq 32, L_0x600002ff0d20, L_0x150088178;
L_0x600002ff0640 .concat [ 8 24 0 0], v0x600002cd7a80_0, L_0x1500881c0;
L_0x600002ff05a0 .cmp/eq 32, L_0x600002ff0640, L_0x150088208;
L_0x600002ff0500 .concat [ 8 24 0 0], v0x600002cd7b10_0, L_0x150088250;
L_0x600002ff10e0 .cmp/eq 32, L_0x600002ff0500, L_0x150088298;
L_0x600002ff1180 .concat [ 8 24 0 0], v0x600002cd79f0_0, L_0x1500882e0;
L_0x600002ff1220 .cmp/eq 32, L_0x600002ff1180, L_0x150088328;
L_0x600002ff12c0 .cmp/ne 4, v0x600002cd7d50_0, L_0x150088370;
L_0x600002ff1360 .cmp/ne 4, v0x600002cd7d50_0, L_0x1500883b8;
L_0x600002ff1400 .cmp/ne 4, v0x600002cd7d50_0, L_0x150088400;
S_0x14be90370 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x14be6a4e0;
 .timescale 0 0;
v0x600002cd5440_0 .var/i "i", 31 0;
S_0x14be8dd20 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x14be94bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x14be8b6d0 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x14be8b710 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x14be8b750 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x14be8b790 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x14be8b7d0 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x14be8b810 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x14be8b850 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x14be8b890 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x6000035e8070 .functor OR 1, L_0x600002ffed00, L_0x600002ffeda0, C4<0>, C4<0>;
L_0x6000035e80e0 .functor AND 1, L_0x600002ffee40, v0x600002cb1680_0, C4<1>, C4<1>;
L_0x6000035e8150 .functor AND 1, L_0x6000035e80e0, L_0x600002ffeee0, C4<1>, C4<1>;
L_0x6000035e81c0 .functor OR 1, L_0x6000035e8070, L_0x6000035e8150, C4<0>, C4<0>;
L_0x6000035e8230 .functor BUFZ 1, L_0x6000035e81c0, C4<0>, C4<0>, C4<0>;
L_0x6000035e82a0 .functor AND 1, L_0x600002ffef80, L_0x600002fff020, C4<1>, C4<1>;
L_0x6000035e8310 .functor AND 1, L_0x600002fff200, L_0x600002fff2a0, C4<1>, C4<1>;
L_0x6000035e8380 .functor AND 1, L_0x6000035e8310, L_0x600002fff480, C4<1>, C4<1>;
v0x600002cced00_0 .net *"_ivl_101", 0 0, L_0x600002fff480;  1 drivers
L_0x15008a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002cced90_0 .net/2u *"_ivl_37", 2 0, L_0x15008a188;  1 drivers
v0x600002ccee20_0 .net *"_ivl_39", 0 0, L_0x600002ffed00;  1 drivers
L_0x15008a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002cceeb0_0 .net/2u *"_ivl_41", 2 0, L_0x15008a1d0;  1 drivers
v0x600002ccef40_0 .net *"_ivl_43", 0 0, L_0x600002ffeda0;  1 drivers
v0x600002ccefd0_0 .net *"_ivl_46", 0 0, L_0x6000035e8070;  1 drivers
L_0x15008a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002ccf060_0 .net/2u *"_ivl_47", 2 0, L_0x15008a218;  1 drivers
v0x600002ccf0f0_0 .net *"_ivl_49", 0 0, L_0x600002ffee40;  1 drivers
v0x600002ccf180_0 .net *"_ivl_52", 0 0, L_0x6000035e80e0;  1 drivers
v0x600002ccf210_0 .net *"_ivl_54", 0 0, L_0x600002ffeee0;  1 drivers
v0x600002ccf2a0_0 .net *"_ivl_56", 0 0, L_0x6000035e8150;  1 drivers
L_0x15008a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002ccf330_0 .net/2u *"_ivl_61", 2 0, L_0x15008a260;  1 drivers
v0x600002ccf3c0_0 .net *"_ivl_63", 0 0, L_0x600002ffef80;  1 drivers
L_0x15008a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002ccf450_0 .net/2u *"_ivl_65", 2 0, L_0x15008a2a8;  1 drivers
v0x600002ccf4e0_0 .net *"_ivl_67", 0 0, L_0x600002fff020;  1 drivers
L_0x15008a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002ccf570_0 .net/2u *"_ivl_71", 2 0, L_0x15008a2f0;  1 drivers
L_0x15008a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002ccf600_0 .net/2u *"_ivl_75", 2 0, L_0x15008a338;  1 drivers
L_0x15008a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002ccf690_0 .net/2u *"_ivl_81", 2 0, L_0x15008a3c8;  1 drivers
v0x600002ccf720_0 .net *"_ivl_83", 0 0, L_0x600002fff200;  1 drivers
v0x600002ccf7b0_0 .net *"_ivl_85", 0 0, L_0x600002fff2a0;  1 drivers
v0x600002ccf840_0 .net *"_ivl_88", 0 0, L_0x6000035e8310;  1 drivers
v0x600002ccf8d0_0 .net *"_ivl_89", 31 0, L_0x600002fff340;  1 drivers
L_0x15008a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ccf960_0 .net *"_ivl_92", 15 0, L_0x15008a410;  1 drivers
L_0x15008aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002ccf9f0_0 .net *"_ivl_93", 31 0, L_0x15008aa88;  1 drivers
L_0x15008a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600002ccfa80_0 .net/2u *"_ivl_97", 31 0, L_0x15008a458;  1 drivers
v0x600002ccfb10_0 .net *"_ivl_99", 31 0, L_0x600002fff3e0;  1 drivers
v0x600002ccfba0_0 .net "act_data", 31 0, v0x600002cb7060_0;  1 drivers
v0x600002ccfc30 .array "act_h", 19 0;
v0x600002ccfc30_0 .net v0x600002ccfc30 0, 7 0, L_0x6000035ecaf0; 1 drivers
v0x600002ccfc30_1 .net v0x600002ccfc30 1, 7 0, v0x600002cd15f0_0; 1 drivers
v0x600002ccfc30_2 .net v0x600002ccfc30 2, 7 0, v0x600002cd2b50_0; 1 drivers
v0x600002ccfc30_3 .net v0x600002ccfc30 3, 7 0, v0x600002cdc120_0; 1 drivers
v0x600002ccfc30_4 .net v0x600002ccfc30 4, 7 0, v0x600002cdd680_0; 1 drivers
v0x600002ccfc30_5 .net v0x600002ccfc30 5, 7 0, L_0x6000035ec9a0; 1 drivers
v0x600002ccfc30_6 .net v0x600002ccfc30 6, 7 0, v0x600002cdebe0_0; 1 drivers
v0x600002ccfc30_7 .net v0x600002ccfc30 7, 7 0, v0x600002cd81b0_0; 1 drivers
v0x600002ccfc30_8 .net v0x600002ccfc30 8, 7 0, v0x600002cd9710_0; 1 drivers
v0x600002ccfc30_9 .net v0x600002ccfc30 9, 7 0, v0x600002cdac70_0; 1 drivers
v0x600002ccfc30_10 .net v0x600002ccfc30 10, 7 0, L_0x6000035eca10; 1 drivers
v0x600002ccfc30_11 .net v0x600002ccfc30 11, 7 0, v0x600002cc4240_0; 1 drivers
v0x600002ccfc30_12 .net v0x600002ccfc30 12, 7 0, v0x600002cc57a0_0; 1 drivers
v0x600002ccfc30_13 .net v0x600002ccfc30 13, 7 0, v0x600002cc6d00_0; 1 drivers
v0x600002ccfc30_14 .net v0x600002ccfc30 14, 7 0, v0x600002cc02d0_0; 1 drivers
v0x600002ccfc30_15 .net v0x600002ccfc30 15, 7 0, L_0x6000035ec8c0; 1 drivers
v0x600002ccfc30_16 .net v0x600002ccfc30 16, 7 0, v0x600002cc1830_0; 1 drivers
v0x600002ccfc30_17 .net v0x600002ccfc30 17, 7 0, v0x600002cc2d90_0; 1 drivers
v0x600002ccfc30_18 .net v0x600002ccfc30 18, 7 0, v0x600002ccc360_0; 1 drivers
v0x600002ccfc30_19 .net v0x600002ccfc30 19, 7 0, v0x600002ccd8c0_0; 1 drivers
v0x600002ccfcc0_0 .net "act_ready", 0 0, L_0x600002fff160;  1 drivers
v0x600002ccfd50_0 .net "act_valid", 0 0, v0x600002cb7180_0;  1 drivers
v0x600002ccfde0_0 .net "busy", 0 0, L_0x6000035e82a0;  alias, 1 drivers
v0x600002ccfe70_0 .net "cfg_k_tiles", 15 0, L_0x600002ff1900;  alias, 1 drivers
L_0x15008a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002ccff00_0 .net "clear_acc", 0 0, L_0x15008a4a0;  1 drivers
v0x600002cc8000_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cc8090_0 .var "cycle_count", 15 0;
v0x600002cc8120_0 .var "cycle_count_next", 15 0;
v0x600002cd0510_5 .array/port v0x600002cd0510, 5;
v0x600002cc81b0 .array "deskew_output", 3 0;
v0x600002cc81b0_0 .net v0x600002cc81b0 0, 31 0, v0x600002cd0510_5; 1 drivers
v0x600002cd0630_3 .array/port v0x600002cd0630, 3;
v0x600002cc81b0_1 .net v0x600002cc81b0 1, 31 0, v0x600002cd0630_3; 1 drivers
v0x600002cd0750_1 .array/port v0x600002cd0750, 1;
v0x600002cc81b0_2 .net v0x600002cc81b0 2, 31 0, v0x600002cd0750_1; 1 drivers
v0x600002cc81b0_3 .net v0x600002cc81b0 3, 31 0, L_0x6000035e7100; 1 drivers
v0x600002cc8240_0 .net "done", 0 0, L_0x600002fff0c0;  alias, 1 drivers
L_0x15008a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002cc82d0_0 .net "drain_delay", 15 0, L_0x15008a380;  1 drivers
v0x600002cc8360_0 .net "pe_enable", 0 0, L_0x6000035e81c0;  1 drivers
v0x600002cc83f0 .array "psum_bottom", 3 0;
v0x600002cc83f0_0 .net v0x600002cc83f0 0, 31 0, L_0x6000035e3870; 1 drivers
v0x600002cc83f0_1 .net v0x600002cc83f0 1, 31 0, L_0x6000035e7f00; 1 drivers
v0x600002cc83f0_2 .net v0x600002cc83f0 2, 31 0, L_0x6000035e7640; 1 drivers
v0x600002cc83f0_3 .net v0x600002cc83f0 3, 31 0, L_0x6000035e7170; 1 drivers
L_0x150088568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cc8480 .array "psum_v", 19 0;
v0x600002cc8480_0 .net v0x600002cc8480 0, 31 0, L_0x150088568; 1 drivers
L_0x1500885b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cc8480_1 .net v0x600002cc8480 1, 31 0, L_0x1500885b0; 1 drivers
L_0x1500885f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cc8480_2 .net v0x600002cc8480 2, 31 0, L_0x1500885f8; 1 drivers
L_0x150088640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cc8480_3 .net v0x600002cc8480 3, 31 0, L_0x150088640; 1 drivers
v0x600002cc8480_4 .net v0x600002cc8480 4, 31 0, v0x600002cd1b00_0; 1 drivers
v0x600002cc8480_5 .net v0x600002cc8480 5, 31 0, v0x600002cd3060_0; 1 drivers
v0x600002cc8480_6 .net v0x600002cc8480 6, 31 0, v0x600002cdc630_0; 1 drivers
v0x600002cc8480_7 .net v0x600002cc8480 7, 31 0, v0x600002cddb90_0; 1 drivers
v0x600002cc8480_8 .net v0x600002cc8480 8, 31 0, v0x600002cdf0f0_0; 1 drivers
v0x600002cc8480_9 .net v0x600002cc8480 9, 31 0, v0x600002cd86c0_0; 1 drivers
v0x600002cc8480_10 .net v0x600002cc8480 10, 31 0, v0x600002cd9c20_0; 1 drivers
v0x600002cc8480_11 .net v0x600002cc8480 11, 31 0, v0x600002cdb180_0; 1 drivers
v0x600002cc8480_12 .net v0x600002cc8480 12, 31 0, v0x600002cc4750_0; 1 drivers
v0x600002cc8480_13 .net v0x600002cc8480 13, 31 0, v0x600002cc5cb0_0; 1 drivers
v0x600002cc8480_14 .net v0x600002cc8480 14, 31 0, v0x600002cc7210_0; 1 drivers
v0x600002cc8480_15 .net v0x600002cc8480 15, 31 0, v0x600002cc07e0_0; 1 drivers
v0x600002cc8480_16 .net v0x600002cc8480 16, 31 0, v0x600002cc1d40_0; 1 drivers
v0x600002cc8480_17 .net v0x600002cc8480 17, 31 0, v0x600002cc32a0_0; 1 drivers
v0x600002cc8480_18 .net v0x600002cc8480 18, 31 0, v0x600002ccc870_0; 1 drivers
v0x600002cc8480_19 .net v0x600002cc8480 19, 31 0, v0x600002ccddd0_0; 1 drivers
v0x600002cc8510_0 .net "result_data", 127 0, L_0x600002ffec60;  alias, 1 drivers
L_0x15008a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002cc85a0_0 .net "result_ready", 0 0, L_0x15008a4e8;  1 drivers
v0x600002cc8630_0 .net "result_valid", 0 0, L_0x6000035e8380;  alias, 1 drivers
v0x600002cc86c0_0 .net "rst_n", 0 0, v0x600002cbc090_0;  alias, 1 drivers
v0x600002cc8750_0 .net "skew_enable", 0 0, L_0x6000035e8230;  1 drivers
v0x600002cc87e0 .array "skew_input", 3 0;
v0x600002cc87e0_0 .net v0x600002cc87e0 0, 7 0, L_0x600002ff1a40; 1 drivers
v0x600002cc87e0_1 .net v0x600002cc87e0 1, 7 0, L_0x600002ff1b80; 1 drivers
v0x600002cc87e0_2 .net v0x600002cc87e0 2, 7 0, L_0x600002ff1cc0; 1 drivers
v0x600002cc87e0_3 .net v0x600002cc87e0 3, 7 0, L_0x600002ff1e00; 1 drivers
v0x600002cc8870 .array "skew_output", 3 0;
v0x600002cc8870_0 .net v0x600002cc8870 0, 7 0, v0x600002cd0870_0; 1 drivers
v0x600002cc8870_1 .net v0x600002cc8870 1, 7 0, v0x600002cd0b40_0; 1 drivers
v0x600002cc8870_2 .net v0x600002cc8870 2, 7 0, v0x600002cd0e10_0; 1 drivers
v0x600002cc8870_3 .net v0x600002cc8870 3, 7 0, v0x600002cd10e0_0; 1 drivers
v0x600002cc8900_0 .net "start", 0 0, v0x600002cb1680_0;  1 drivers
v0x600002cc8990_0 .var "state", 2 0;
v0x600002cc8a20_0 .var "state_next", 2 0;
v0x600002cc8ab0_0 .net "weight_load_col", 1 0, v0x600002cb2b50_0;  1 drivers
v0x600002cc8b40_0 .net "weight_load_data", 31 0, L_0x600002fff520;  1 drivers
v0x600002cc8bd0_0 .net "weight_load_en", 0 0, v0x600002cb2be0_0;  1 drivers
E_0x600000baab80/0 .event anyedge, v0x600002cc8990_0, v0x600002cc8090_0, v0x600002cc8900_0, v0x600002cc8bd0_0;
E_0x600000baab80/1 .event anyedge, v0x600002ccfe70_0, v0x600002cc82d0_0;
E_0x600000baab80 .event/or E_0x600000baab80/0, E_0x600000baab80/1;
L_0x600002ff19a0 .part v0x600002cb7060_0, 0, 8;
L_0x150088448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002ff1a40 .functor MUXZ 8, L_0x150088448, L_0x600002ff19a0, v0x600002cb7180_0, C4<>;
L_0x600002ff1ae0 .part v0x600002cb7060_0, 8, 8;
L_0x150088490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002ff1b80 .functor MUXZ 8, L_0x150088490, L_0x600002ff1ae0, v0x600002cb7180_0, C4<>;
L_0x600002ff1c20 .part v0x600002cb7060_0, 16, 8;
L_0x1500884d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002ff1cc0 .functor MUXZ 8, L_0x1500884d8, L_0x600002ff1c20, v0x600002cb7180_0, C4<>;
L_0x600002ff1d60 .part v0x600002cb7060_0, 24, 8;
L_0x150088520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002ff1e00 .functor MUXZ 8, L_0x150088520, L_0x600002ff1d60, v0x600002cb7180_0, C4<>;
L_0x600002ff1fe0 .part L_0x600002fff520, 0, 8;
L_0x600002ff2800 .part L_0x600002fff520, 0, 8;
L_0x600002ff3020 .part L_0x600002fff520, 0, 8;
L_0x600002ff3840 .part L_0x600002fff520, 0, 8;
L_0x600002ff7a20 .part L_0x600002fff520, 8, 8;
L_0x600002ff73e0 .part L_0x600002fff520, 8, 8;
L_0x600002ff6c60 .part L_0x600002fff520, 8, 8;
L_0x600002ff5d60 .part L_0x600002fff520, 8, 8;
L_0x600002ff5680 .part L_0x600002fff520, 16, 8;
L_0x600002ff4d20 .part L_0x600002fff520, 16, 8;
L_0x600002ff6300 .part L_0x600002fff520, 16, 8;
L_0x600002ffc500 .part L_0x600002fff520, 16, 8;
L_0x600002ffcd20 .part L_0x600002fff520, 24, 8;
L_0x600002ffd540 .part L_0x600002fff520, 24, 8;
L_0x600002ffdd60 .part L_0x600002fff520, 24, 8;
L_0x600002ffe580 .part L_0x600002fff520, 24, 8;
L_0x600002ffec60 .concat8 [ 32 32 32 32], L_0x6000035e7090, L_0x6000035e6fb0, L_0x6000035e7020, L_0x6000035e8000;
L_0x600002ffed00 .cmp/eq 3, v0x600002cc8990_0, L_0x15008a188;
L_0x600002ffeda0 .cmp/eq 3, v0x600002cc8990_0, L_0x15008a1d0;
L_0x600002ffee40 .cmp/eq 3, v0x600002cc8990_0, L_0x15008a218;
L_0x600002ffeee0 .reduce/nor v0x600002cb2be0_0;
L_0x600002ffef80 .cmp/ne 3, v0x600002cc8990_0, L_0x15008a260;
L_0x600002fff020 .cmp/ne 3, v0x600002cc8990_0, L_0x15008a2a8;
L_0x600002fff0c0 .cmp/eq 3, v0x600002cc8990_0, L_0x15008a2f0;
L_0x600002fff160 .cmp/eq 3, v0x600002cc8990_0, L_0x15008a338;
L_0x600002fff200 .cmp/eq 3, v0x600002cc8990_0, L_0x15008a3c8;
L_0x600002fff2a0 .cmp/ge 16, v0x600002cc8090_0, L_0x15008a380;
L_0x600002fff340 .concat [ 16 16 0 0], v0x600002cc8090_0, L_0x15008a410;
L_0x600002fff3e0 .arith/sum 32, L_0x15008aa88, L_0x15008a458;
L_0x600002fff480 .cmp/gt 32, L_0x600002fff3e0, L_0x600002fff340;
S_0x14be86a30 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x6000030e9980 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000030e99c0 .param/l "col" 1 7 248, +C4<00>;
L_0x6000035e3870 .functor BUFZ 32, v0x600002cc1d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14be843e0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14be86a30;
 .timescale 0 0;
v0x600002cd0510 .array "delay_stages", 5 0, 31 0;
v0x600002cd05a0_0 .var/i "i", 31 0;
S_0x14be81d90 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x6000030e9a00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000030e9a40 .param/l "col" 1 7 248, +C4<01>;
L_0x6000035e7f00 .functor BUFZ 32, v0x600002cc32a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14be7f740 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14be81d90;
 .timescale 0 0;
v0x600002cd0630 .array "delay_stages", 3 0, 31 0;
v0x600002cd06c0_0 .var/i "i", 31 0;
S_0x14be7d0f0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x6000030e9a80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000030e9ac0 .param/l "col" 1 7 248, +C4<010>;
L_0x6000035e7640 .functor BUFZ 32, v0x600002ccc870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14be7aaa0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14be7d0f0;
 .timescale 0 0;
v0x600002cd0750 .array "delay_stages", 1 0, 31 0;
v0x600002cd07e0_0 .var/i "i", 31 0;
S_0x14be78450 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x6000030e9b00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000030e9b40 .param/l "col" 1 7 248, +C4<011>;
L_0x6000035e7170 .functor BUFZ 32, v0x600002ccddd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14be75e00 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x14be78450;
 .timescale 0 0;
L_0x6000035e7100 .functor BUFZ 32, L_0x6000035e7170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14be737b0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x600000baae00 .param/l "row" 1 7 142, +C4<00>;
v0x600002cd0900_0 .net *"_ivl_1", 7 0, L_0x600002ff19a0;  1 drivers
v0x600002cd0990_0 .net/2u *"_ivl_2", 7 0, L_0x150088448;  1 drivers
S_0x14be71160 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x14be737b0;
 .timescale 0 0;
v0x600002cd0870_0 .var "out_reg", 7 0;
S_0x14be6eb10 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x600000baae80 .param/l "row" 1 7 142, +C4<01>;
v0x600002cd0bd0_0 .net *"_ivl_1", 7 0, L_0x600002ff1ae0;  1 drivers
v0x600002cd0c60_0 .net/2u *"_ivl_2", 7 0, L_0x150088490;  1 drivers
S_0x14be6c4c0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14be6eb10;
 .timescale 0 0;
v0x600002cd0a20 .array "delay_stages", 0 0, 7 0;
v0x600002cd0ab0_0 .var/i "i", 31 0;
v0x600002cd0b40_0 .var "out_reg", 7 0;
S_0x14be1c4e0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x600000baaf00 .param/l "row" 1 7 142, +C4<010>;
v0x600002cd0ea0_0 .net *"_ivl_1", 7 0, L_0x600002ff1c20;  1 drivers
v0x600002cd0f30_0 .net/2u *"_ivl_2", 7 0, L_0x1500884d8;  1 drivers
S_0x14be1c650 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14be1c4e0;
 .timescale 0 0;
v0x600002cd0cf0 .array "delay_stages", 1 0, 7 0;
v0x600002cd0d80_0 .var/i "i", 31 0;
v0x600002cd0e10_0 .var "out_reg", 7 0;
S_0x14be20010 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x600000baaf80 .param/l "row" 1 7 142, +C4<011>;
v0x600002cd1170_0 .net *"_ivl_1", 7 0, L_0x600002ff1d60;  1 drivers
v0x600002cd1200_0 .net/2u *"_ivl_2", 7 0, L_0x150088520;  1 drivers
S_0x14be20180 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14be20010;
 .timescale 0 0;
v0x600002cd0fc0 .array "delay_stages", 2 0, 7 0;
v0x600002cd1050_0 .var/i "i", 31 0;
v0x600002cd10e0_0 .var "out_reg", 7 0;
S_0x14be0b220 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x600000baadc0 .param/l "row" 1 7 213, +C4<00>;
S_0x14be0b390 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14be0b220;
 .timescale 0 0;
P_0x600000bab040 .param/l "col" 1 7 214, +C4<00>;
L_0x6000035ec930 .functor AND 1, v0x600002cb2be0_0, L_0x600002ff1f40, C4<1>, C4<1>;
L_0x6000035ec7e0 .functor AND 1, L_0x600002ff2120, v0x600002cb1680_0, C4<1>, C4<1>;
L_0x6000035ec850 .functor OR 1, L_0x600002ff2080, L_0x6000035ec7e0, C4<0>, C4<0>;
L_0x6000035ec700 .functor AND 1, L_0x15008a4a0, L_0x6000035ec850, C4<1>, C4<1>;
L_0x6000035ec770 .functor AND 1, L_0x6000035ec700, L_0x600002ff2260, C4<1>, C4<1>;
v0x600002cd1dd0_0 .net *"_ivl_0", 2 0, L_0x600002ff1ea0;  1 drivers
L_0x150088718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002cd1e60_0 .net/2u *"_ivl_11", 2 0, L_0x150088718;  1 drivers
v0x600002cd1ef0_0 .net *"_ivl_13", 0 0, L_0x600002ff2080;  1 drivers
L_0x150088760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002cd1f80_0 .net/2u *"_ivl_15", 2 0, L_0x150088760;  1 drivers
v0x600002cd2010_0 .net *"_ivl_17", 0 0, L_0x600002ff2120;  1 drivers
v0x600002cd20a0_0 .net *"_ivl_20", 0 0, L_0x6000035ec7e0;  1 drivers
v0x600002cd2130_0 .net *"_ivl_22", 0 0, L_0x6000035ec850;  1 drivers
v0x600002cd21c0_0 .net *"_ivl_24", 0 0, L_0x6000035ec700;  1 drivers
v0x600002cd2250_0 .net *"_ivl_25", 31 0, L_0x600002ff21c0;  1 drivers
L_0x1500887a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cd22e0_0 .net *"_ivl_28", 15 0, L_0x1500887a8;  1 drivers
L_0x1500887f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cd2370_0 .net/2u *"_ivl_29", 31 0, L_0x1500887f0;  1 drivers
L_0x150088688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002cd2400_0 .net *"_ivl_3", 0 0, L_0x150088688;  1 drivers
v0x600002cd2490_0 .net *"_ivl_31", 0 0, L_0x600002ff2260;  1 drivers
L_0x1500886d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002cd2520_0 .net/2u *"_ivl_4", 2 0, L_0x1500886d0;  1 drivers
v0x600002cd25b0_0 .net *"_ivl_6", 0 0, L_0x600002ff1f40;  1 drivers
v0x600002cd2640_0 .net "do_clear", 0 0, L_0x6000035ec770;  1 drivers
v0x600002cd26d0_0 .net "load_weight", 0 0, L_0x6000035ec930;  1 drivers
v0x600002cd2760_0 .net "weight_in", 7 0, L_0x600002ff1fe0;  1 drivers
L_0x600002ff1ea0 .concat [ 2 1 0 0], v0x600002cb2b50_0, L_0x150088688;
L_0x600002ff1f40 .cmp/eq 3, L_0x600002ff1ea0, L_0x1500886d0;
L_0x600002ff2080 .cmp/eq 3, v0x600002cc8990_0, L_0x150088718;
L_0x600002ff2120 .cmp/eq 3, v0x600002cc8990_0, L_0x150088760;
L_0x600002ff21c0 .concat [ 16 16 0 0], v0x600002cc8090_0, L_0x1500887a8;
L_0x600002ff2260 .cmp/eq 32, L_0x600002ff21c0, L_0x1500887f0;
S_0x14be193c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14be0b390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000030e9c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030e9c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002cd1290_0 .net *"_ivl_11", 0 0, L_0x600002ff24e0;  1 drivers
v0x600002cd1320_0 .net *"_ivl_12", 15 0, L_0x600002ff2580;  1 drivers
v0x600002cd13b0_0 .net/s *"_ivl_4", 15 0, L_0x600002ff2300;  1 drivers
v0x600002cd1440_0 .net/s *"_ivl_6", 15 0, L_0x600002ff23a0;  1 drivers
v0x600002cd14d0_0 .net/s "a_signed", 7 0, v0x600002cd1680_0;  1 drivers
v0x600002cd1560_0 .net "act_in", 7 0, L_0x6000035ecaf0;  alias, 1 drivers
v0x600002cd15f0_0 .var "act_out", 7 0;
v0x600002cd1680_0 .var "act_reg", 7 0;
v0x600002cd1710_0 .net "clear_acc", 0 0, L_0x6000035ec770;  alias, 1 drivers
v0x600002cd17a0_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cd1830_0 .net "enable", 0 0, L_0x6000035e81c0;  alias, 1 drivers
v0x600002cd18c0_0 .net "load_weight", 0 0, L_0x6000035ec930;  alias, 1 drivers
v0x600002cd1950_0 .net/s "product", 15 0, L_0x600002ff2440;  1 drivers
v0x600002cd19e0_0 .net/s "product_ext", 31 0, L_0x600002ff2620;  1 drivers
v0x600002cd1a70_0 .net "psum_in", 31 0, L_0x150088568;  alias, 1 drivers
v0x600002cd1b00_0 .var "psum_out", 31 0;
v0x600002cd1b90_0 .net "rst_n", 0 0, v0x600002cbc090_0;  alias, 1 drivers
v0x600002cd1c20_0 .net/s "w_signed", 7 0, v0x600002cd1d40_0;  1 drivers
v0x600002cd1cb0_0 .net "weight_in", 7 0, L_0x600002ff1fe0;  alias, 1 drivers
v0x600002cd1d40_0 .var "weight_reg", 7 0;
L_0x600002ff2300 .extend/s 16, v0x600002cd1680_0;
L_0x600002ff23a0 .extend/s 16, v0x600002cd1d40_0;
L_0x600002ff2440 .arith/mult 16, L_0x600002ff2300, L_0x600002ff23a0;
L_0x600002ff24e0 .part L_0x600002ff2440, 15, 1;
LS_0x600002ff2580_0_0 .concat [ 1 1 1 1], L_0x600002ff24e0, L_0x600002ff24e0, L_0x600002ff24e0, L_0x600002ff24e0;
LS_0x600002ff2580_0_4 .concat [ 1 1 1 1], L_0x600002ff24e0, L_0x600002ff24e0, L_0x600002ff24e0, L_0x600002ff24e0;
LS_0x600002ff2580_0_8 .concat [ 1 1 1 1], L_0x600002ff24e0, L_0x600002ff24e0, L_0x600002ff24e0, L_0x600002ff24e0;
LS_0x600002ff2580_0_12 .concat [ 1 1 1 1], L_0x600002ff24e0, L_0x600002ff24e0, L_0x600002ff24e0, L_0x600002ff24e0;
L_0x600002ff2580 .concat [ 4 4 4 4], LS_0x600002ff2580_0_0, LS_0x600002ff2580_0_4, LS_0x600002ff2580_0_8, LS_0x600002ff2580_0_12;
L_0x600002ff2620 .concat [ 16 16 0 0], L_0x600002ff2440, L_0x600002ff2580;
S_0x14be19530 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14be0b220;
 .timescale 0 0;
P_0x600000bab1c0 .param/l "col" 1 7 214, +C4<01>;
L_0x6000035ec540 .functor AND 1, v0x600002cb2be0_0, L_0x600002ff2760, C4<1>, C4<1>;
L_0x6000035ec5b0 .functor AND 1, L_0x600002ff2940, v0x600002cb1680_0, C4<1>, C4<1>;
L_0x6000035ec460 .functor OR 1, L_0x600002ff28a0, L_0x6000035ec5b0, C4<0>, C4<0>;
L_0x6000035ec4d0 .functor AND 1, L_0x15008a4a0, L_0x6000035ec460, C4<1>, C4<1>;
L_0x6000035ec380 .functor AND 1, L_0x6000035ec4d0, L_0x600002ff2a80, C4<1>, C4<1>;
v0x600002cd3330_0 .net *"_ivl_0", 2 0, L_0x600002ff26c0;  1 drivers
L_0x1500888c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002cd33c0_0 .net/2u *"_ivl_11", 2 0, L_0x1500888c8;  1 drivers
v0x600002cd3450_0 .net *"_ivl_13", 0 0, L_0x600002ff28a0;  1 drivers
L_0x150088910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002cd34e0_0 .net/2u *"_ivl_15", 2 0, L_0x150088910;  1 drivers
v0x600002cd3570_0 .net *"_ivl_17", 0 0, L_0x600002ff2940;  1 drivers
v0x600002cd3600_0 .net *"_ivl_20", 0 0, L_0x6000035ec5b0;  1 drivers
v0x600002cd3690_0 .net *"_ivl_22", 0 0, L_0x6000035ec460;  1 drivers
v0x600002cd3720_0 .net *"_ivl_24", 0 0, L_0x6000035ec4d0;  1 drivers
v0x600002cd37b0_0 .net *"_ivl_25", 31 0, L_0x600002ff29e0;  1 drivers
L_0x150088958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cd3840_0 .net *"_ivl_28", 15 0, L_0x150088958;  1 drivers
L_0x1500889a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cd38d0_0 .net/2u *"_ivl_29", 31 0, L_0x1500889a0;  1 drivers
L_0x150088838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002cd3960_0 .net *"_ivl_3", 0 0, L_0x150088838;  1 drivers
v0x600002cd39f0_0 .net *"_ivl_31", 0 0, L_0x600002ff2a80;  1 drivers
L_0x150088880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002cd3a80_0 .net/2u *"_ivl_4", 2 0, L_0x150088880;  1 drivers
v0x600002cd3b10_0 .net *"_ivl_6", 0 0, L_0x600002ff2760;  1 drivers
v0x600002cd3ba0_0 .net "do_clear", 0 0, L_0x6000035ec380;  1 drivers
v0x600002cd3c30_0 .net "load_weight", 0 0, L_0x6000035ec540;  1 drivers
v0x600002cd3cc0_0 .net "weight_in", 7 0, L_0x600002ff2800;  1 drivers
L_0x600002ff26c0 .concat [ 2 1 0 0], v0x600002cb2b50_0, L_0x150088838;
L_0x600002ff2760 .cmp/eq 3, L_0x600002ff26c0, L_0x150088880;
L_0x600002ff28a0 .cmp/eq 3, v0x600002cc8990_0, L_0x1500888c8;
L_0x600002ff2940 .cmp/eq 3, v0x600002cc8990_0, L_0x150088910;
L_0x600002ff29e0 .concat [ 16 16 0 0], v0x600002cc8090_0, L_0x150088958;
L_0x600002ff2a80 .cmp/eq 32, L_0x600002ff29e0, L_0x1500889a0;
S_0x14be1b820 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14be19530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000030e9c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030e9cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002cd27f0_0 .net *"_ivl_11", 0 0, L_0x600002ff2d00;  1 drivers
v0x600002cd2880_0 .net *"_ivl_12", 15 0, L_0x600002ff2da0;  1 drivers
v0x600002cd2910_0 .net/s *"_ivl_4", 15 0, L_0x600002ff2b20;  1 drivers
v0x600002cd29a0_0 .net/s *"_ivl_6", 15 0, L_0x600002ff2bc0;  1 drivers
v0x600002cd2a30_0 .net/s "a_signed", 7 0, v0x600002cd2be0_0;  1 drivers
v0x600002cd2ac0_0 .net "act_in", 7 0, v0x600002cd15f0_0;  alias, 1 drivers
v0x600002cd2b50_0 .var "act_out", 7 0;
v0x600002cd2be0_0 .var "act_reg", 7 0;
v0x600002cd2c70_0 .net "clear_acc", 0 0, L_0x6000035ec380;  alias, 1 drivers
v0x600002cd2d00_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cd2d90_0 .net "enable", 0 0, L_0x6000035e81c0;  alias, 1 drivers
v0x600002cd2e20_0 .net "load_weight", 0 0, L_0x6000035ec540;  alias, 1 drivers
v0x600002cd2eb0_0 .net/s "product", 15 0, L_0x600002ff2c60;  1 drivers
v0x600002cd2f40_0 .net/s "product_ext", 31 0, L_0x600002ff2e40;  1 drivers
v0x600002cd2fd0_0 .net "psum_in", 31 0, L_0x1500885b0;  alias, 1 drivers
v0x600002cd3060_0 .var "psum_out", 31 0;
v0x600002cd30f0_0 .net "rst_n", 0 0, v0x600002cbc090_0;  alias, 1 drivers
v0x600002cd3180_0 .net/s "w_signed", 7 0, v0x600002cd32a0_0;  1 drivers
v0x600002cd3210_0 .net "weight_in", 7 0, L_0x600002ff2800;  alias, 1 drivers
v0x600002cd32a0_0 .var "weight_reg", 7 0;
L_0x600002ff2b20 .extend/s 16, v0x600002cd2be0_0;
L_0x600002ff2bc0 .extend/s 16, v0x600002cd32a0_0;
L_0x600002ff2c60 .arith/mult 16, L_0x600002ff2b20, L_0x600002ff2bc0;
L_0x600002ff2d00 .part L_0x600002ff2c60, 15, 1;
LS_0x600002ff2da0_0_0 .concat [ 1 1 1 1], L_0x600002ff2d00, L_0x600002ff2d00, L_0x600002ff2d00, L_0x600002ff2d00;
LS_0x600002ff2da0_0_4 .concat [ 1 1 1 1], L_0x600002ff2d00, L_0x600002ff2d00, L_0x600002ff2d00, L_0x600002ff2d00;
LS_0x600002ff2da0_0_8 .concat [ 1 1 1 1], L_0x600002ff2d00, L_0x600002ff2d00, L_0x600002ff2d00, L_0x600002ff2d00;
LS_0x600002ff2da0_0_12 .concat [ 1 1 1 1], L_0x600002ff2d00, L_0x600002ff2d00, L_0x600002ff2d00, L_0x600002ff2d00;
L_0x600002ff2da0 .concat [ 4 4 4 4], LS_0x600002ff2da0_0_0, LS_0x600002ff2da0_0_4, LS_0x600002ff2da0_0_8, LS_0x600002ff2da0_0_12;
L_0x600002ff2e40 .concat [ 16 16 0 0], L_0x600002ff2c60, L_0x600002ff2da0;
S_0x14be1b990 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14be0b220;
 .timescale 0 0;
P_0x600000bab2c0 .param/l "col" 1 7 214, +C4<010>;
L_0x6000035ed420 .functor AND 1, v0x600002cb2be0_0, L_0x600002ff2f80, C4<1>, C4<1>;
L_0x6000035ed3b0 .functor AND 1, L_0x600002ff3160, v0x600002cb1680_0, C4<1>, C4<1>;
L_0x6000035ed340 .functor OR 1, L_0x600002ff30c0, L_0x6000035ed3b0, C4<0>, C4<0>;
L_0x6000035edd50 .functor AND 1, L_0x15008a4a0, L_0x6000035ed340, C4<1>, C4<1>;
L_0x6000035eddc0 .functor AND 1, L_0x6000035edd50, L_0x600002ff32a0, C4<1>, C4<1>;
v0x600002cdc900_0 .net *"_ivl_0", 3 0, L_0x600002ff2ee0;  1 drivers
L_0x150088a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002cdc990_0 .net/2u *"_ivl_11", 2 0, L_0x150088a78;  1 drivers
v0x600002cdca20_0 .net *"_ivl_13", 0 0, L_0x600002ff30c0;  1 drivers
L_0x150088ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002cdcab0_0 .net/2u *"_ivl_15", 2 0, L_0x150088ac0;  1 drivers
v0x600002cdcb40_0 .net *"_ivl_17", 0 0, L_0x600002ff3160;  1 drivers
v0x600002cdcbd0_0 .net *"_ivl_20", 0 0, L_0x6000035ed3b0;  1 drivers
v0x600002cdcc60_0 .net *"_ivl_22", 0 0, L_0x6000035ed340;  1 drivers
v0x600002cdccf0_0 .net *"_ivl_24", 0 0, L_0x6000035edd50;  1 drivers
v0x600002cdcd80_0 .net *"_ivl_25", 31 0, L_0x600002ff3200;  1 drivers
L_0x150088b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cdce10_0 .net *"_ivl_28", 15 0, L_0x150088b08;  1 drivers
L_0x150088b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cdcea0_0 .net/2u *"_ivl_29", 31 0, L_0x150088b50;  1 drivers
L_0x1500889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002cdcf30_0 .net *"_ivl_3", 1 0, L_0x1500889e8;  1 drivers
v0x600002cdcfc0_0 .net *"_ivl_31", 0 0, L_0x600002ff32a0;  1 drivers
L_0x150088a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002cdd050_0 .net/2u *"_ivl_4", 3 0, L_0x150088a30;  1 drivers
v0x600002cdd0e0_0 .net *"_ivl_6", 0 0, L_0x600002ff2f80;  1 drivers
v0x600002cdd170_0 .net "do_clear", 0 0, L_0x6000035eddc0;  1 drivers
v0x600002cdd200_0 .net "load_weight", 0 0, L_0x6000035ed420;  1 drivers
v0x600002cdd290_0 .net "weight_in", 7 0, L_0x600002ff3020;  1 drivers
L_0x600002ff2ee0 .concat [ 2 2 0 0], v0x600002cb2b50_0, L_0x1500889e8;
L_0x600002ff2f80 .cmp/eq 4, L_0x600002ff2ee0, L_0x150088a30;
L_0x600002ff30c0 .cmp/eq 3, v0x600002cc8990_0, L_0x150088a78;
L_0x600002ff3160 .cmp/eq 3, v0x600002cc8990_0, L_0x150088ac0;
L_0x600002ff3200 .concat [ 16 16 0 0], v0x600002cc8090_0, L_0x150088b08;
L_0x600002ff32a0 .cmp/eq 32, L_0x600002ff3200, L_0x150088b50;
S_0x14be0f6c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14be1b990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000030e9d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030e9d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002cd3d50_0 .net *"_ivl_11", 0 0, L_0x600002ff3520;  1 drivers
v0x600002cd3de0_0 .net *"_ivl_12", 15 0, L_0x600002ff35c0;  1 drivers
v0x600002cd3e70_0 .net/s *"_ivl_4", 15 0, L_0x600002ff3340;  1 drivers
v0x600002cd3f00_0 .net/s *"_ivl_6", 15 0, L_0x600002ff33e0;  1 drivers
v0x600002cdc000_0 .net/s "a_signed", 7 0, v0x600002cdc1b0_0;  1 drivers
v0x600002cdc090_0 .net "act_in", 7 0, v0x600002cd2b50_0;  alias, 1 drivers
v0x600002cdc120_0 .var "act_out", 7 0;
v0x600002cdc1b0_0 .var "act_reg", 7 0;
v0x600002cdc240_0 .net "clear_acc", 0 0, L_0x6000035eddc0;  alias, 1 drivers
v0x600002cdc2d0_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cdc360_0 .net "enable", 0 0, L_0x6000035e81c0;  alias, 1 drivers
v0x600002cdc3f0_0 .net "load_weight", 0 0, L_0x6000035ed420;  alias, 1 drivers
v0x600002cdc480_0 .net/s "product", 15 0, L_0x600002ff3480;  1 drivers
v0x600002cdc510_0 .net/s "product_ext", 31 0, L_0x600002ff3660;  1 drivers
v0x600002cdc5a0_0 .net "psum_in", 31 0, L_0x1500885f8;  alias, 1 drivers
v0x600002cdc630_0 .var "psum_out", 31 0;
v0x600002cdc6c0_0 .net "rst_n", 0 0, v0x600002cbc090_0;  alias, 1 drivers
v0x600002cdc750_0 .net/s "w_signed", 7 0, v0x600002cdc870_0;  1 drivers
v0x600002cdc7e0_0 .net "weight_in", 7 0, L_0x600002ff3020;  alias, 1 drivers
v0x600002cdc870_0 .var "weight_reg", 7 0;
L_0x600002ff3340 .extend/s 16, v0x600002cdc1b0_0;
L_0x600002ff33e0 .extend/s 16, v0x600002cdc870_0;
L_0x600002ff3480 .arith/mult 16, L_0x600002ff3340, L_0x600002ff33e0;
L_0x600002ff3520 .part L_0x600002ff3480, 15, 1;
LS_0x600002ff35c0_0_0 .concat [ 1 1 1 1], L_0x600002ff3520, L_0x600002ff3520, L_0x600002ff3520, L_0x600002ff3520;
LS_0x600002ff35c0_0_4 .concat [ 1 1 1 1], L_0x600002ff3520, L_0x600002ff3520, L_0x600002ff3520, L_0x600002ff3520;
LS_0x600002ff35c0_0_8 .concat [ 1 1 1 1], L_0x600002ff3520, L_0x600002ff3520, L_0x600002ff3520, L_0x600002ff3520;
LS_0x600002ff35c0_0_12 .concat [ 1 1 1 1], L_0x600002ff3520, L_0x600002ff3520, L_0x600002ff3520, L_0x600002ff3520;
L_0x600002ff35c0 .concat [ 4 4 4 4], LS_0x600002ff35c0_0_0, LS_0x600002ff35c0_0_4, LS_0x600002ff35c0_0_8, LS_0x600002ff35c0_0_12;
L_0x600002ff3660 .concat [ 16 16 0 0], L_0x600002ff3480, L_0x600002ff35c0;
S_0x14be0f830 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14be0b220;
 .timescale 0 0;
P_0x600000bab180 .param/l "col" 1 7 214, +C4<011>;
L_0x6000035edf10 .functor AND 1, v0x600002cb2be0_0, L_0x600002ff37a0, C4<1>, C4<1>;
L_0x6000035edf80 .functor AND 1, L_0x600002ff3980, v0x600002cb1680_0, C4<1>, C4<1>;
L_0x6000035edff0 .functor OR 1, L_0x600002ff38e0, L_0x6000035edf80, C4<0>, C4<0>;
L_0x6000035ee060 .functor AND 1, L_0x15008a4a0, L_0x6000035edff0, C4<1>, C4<1>;
L_0x6000035ee0d0 .functor AND 1, L_0x6000035ee060, L_0x600002ff3ac0, C4<1>, C4<1>;
v0x600002cdde60_0 .net *"_ivl_0", 3 0, L_0x600002ff3700;  1 drivers
L_0x150088c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002cddef0_0 .net/2u *"_ivl_11", 2 0, L_0x150088c28;  1 drivers
v0x600002cddf80_0 .net *"_ivl_13", 0 0, L_0x600002ff38e0;  1 drivers
L_0x150088c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002cde010_0 .net/2u *"_ivl_15", 2 0, L_0x150088c70;  1 drivers
v0x600002cde0a0_0 .net *"_ivl_17", 0 0, L_0x600002ff3980;  1 drivers
v0x600002cde130_0 .net *"_ivl_20", 0 0, L_0x6000035edf80;  1 drivers
v0x600002cde1c0_0 .net *"_ivl_22", 0 0, L_0x6000035edff0;  1 drivers
v0x600002cde250_0 .net *"_ivl_24", 0 0, L_0x6000035ee060;  1 drivers
v0x600002cde2e0_0 .net *"_ivl_25", 31 0, L_0x600002ff3a20;  1 drivers
L_0x150088cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cde370_0 .net *"_ivl_28", 15 0, L_0x150088cb8;  1 drivers
L_0x150088d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cde400_0 .net/2u *"_ivl_29", 31 0, L_0x150088d00;  1 drivers
L_0x150088b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002cde490_0 .net *"_ivl_3", 1 0, L_0x150088b98;  1 drivers
v0x600002cde520_0 .net *"_ivl_31", 0 0, L_0x600002ff3ac0;  1 drivers
L_0x150088be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002cde5b0_0 .net/2u *"_ivl_4", 3 0, L_0x150088be0;  1 drivers
v0x600002cde640_0 .net *"_ivl_6", 0 0, L_0x600002ff37a0;  1 drivers
v0x600002cde6d0_0 .net "do_clear", 0 0, L_0x6000035ee0d0;  1 drivers
v0x600002cde760_0 .net "load_weight", 0 0, L_0x6000035edf10;  1 drivers
v0x600002cde7f0_0 .net "weight_in", 7 0, L_0x600002ff3840;  1 drivers
L_0x600002ff3700 .concat [ 2 2 0 0], v0x600002cb2b50_0, L_0x150088b98;
L_0x600002ff37a0 .cmp/eq 4, L_0x600002ff3700, L_0x150088be0;
L_0x600002ff38e0 .cmp/eq 3, v0x600002cc8990_0, L_0x150088c28;
L_0x600002ff3980 .cmp/eq 3, v0x600002cc8990_0, L_0x150088c70;
L_0x600002ff3a20 .concat [ 16 16 0 0], v0x600002cc8090_0, L_0x150088cb8;
L_0x600002ff3ac0 .cmp/eq 32, L_0x600002ff3a20, L_0x150088d00;
S_0x14be04290 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14be0f830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000030e9e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030e9ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002cdd320_0 .net *"_ivl_11", 0 0, L_0x600002ff3d40;  1 drivers
v0x600002cdd3b0_0 .net *"_ivl_12", 15 0, L_0x600002ff3de0;  1 drivers
v0x600002cdd440_0 .net/s *"_ivl_4", 15 0, L_0x600002ff3b60;  1 drivers
v0x600002cdd4d0_0 .net/s *"_ivl_6", 15 0, L_0x600002ff3c00;  1 drivers
v0x600002cdd560_0 .net/s "a_signed", 7 0, v0x600002cdd710_0;  1 drivers
v0x600002cdd5f0_0 .net "act_in", 7 0, v0x600002cdc120_0;  alias, 1 drivers
v0x600002cdd680_0 .var "act_out", 7 0;
v0x600002cdd710_0 .var "act_reg", 7 0;
v0x600002cdd7a0_0 .net "clear_acc", 0 0, L_0x6000035ee0d0;  alias, 1 drivers
v0x600002cdd830_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cdd8c0_0 .net "enable", 0 0, L_0x6000035e81c0;  alias, 1 drivers
v0x600002cdd950_0 .net "load_weight", 0 0, L_0x6000035edf10;  alias, 1 drivers
v0x600002cdd9e0_0 .net/s "product", 15 0, L_0x600002ff3ca0;  1 drivers
v0x600002cdda70_0 .net/s "product_ext", 31 0, L_0x600002ff3e80;  1 drivers
v0x600002cddb00_0 .net "psum_in", 31 0, L_0x150088640;  alias, 1 drivers
v0x600002cddb90_0 .var "psum_out", 31 0;
v0x600002cddc20_0 .net "rst_n", 0 0, v0x600002cbc090_0;  alias, 1 drivers
v0x600002cddcb0_0 .net/s "w_signed", 7 0, v0x600002cdddd0_0;  1 drivers
v0x600002cddd40_0 .net "weight_in", 7 0, L_0x600002ff3840;  alias, 1 drivers
v0x600002cdddd0_0 .var "weight_reg", 7 0;
L_0x600002ff3b60 .extend/s 16, v0x600002cdd710_0;
L_0x600002ff3c00 .extend/s 16, v0x600002cdddd0_0;
L_0x600002ff3ca0 .arith/mult 16, L_0x600002ff3b60, L_0x600002ff3c00;
L_0x600002ff3d40 .part L_0x600002ff3ca0, 15, 1;
LS_0x600002ff3de0_0_0 .concat [ 1 1 1 1], L_0x600002ff3d40, L_0x600002ff3d40, L_0x600002ff3d40, L_0x600002ff3d40;
LS_0x600002ff3de0_0_4 .concat [ 1 1 1 1], L_0x600002ff3d40, L_0x600002ff3d40, L_0x600002ff3d40, L_0x600002ff3d40;
LS_0x600002ff3de0_0_8 .concat [ 1 1 1 1], L_0x600002ff3d40, L_0x600002ff3d40, L_0x600002ff3d40, L_0x600002ff3d40;
LS_0x600002ff3de0_0_12 .concat [ 1 1 1 1], L_0x600002ff3d40, L_0x600002ff3d40, L_0x600002ff3d40, L_0x600002ff3d40;
L_0x600002ff3de0 .concat [ 4 4 4 4], LS_0x600002ff3de0_0_0, LS_0x600002ff3de0_0_4, LS_0x600002ff3de0_0_8, LS_0x600002ff3de0_0_12;
L_0x600002ff3e80 .concat [ 16 16 0 0], L_0x600002ff3ca0, L_0x600002ff3de0;
S_0x14be04400 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x600000bab480 .param/l "row" 1 7 213, +C4<01>;
S_0x14be15880 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14be04400;
 .timescale 0 0;
P_0x600000bab500 .param/l "col" 1 7 214, +C4<00>;
L_0x6000035ee220 .functor AND 1, v0x600002cb2be0_0, L_0x600002ff7b60, C4<1>, C4<1>;
L_0x6000035ee300 .functor AND 1, L_0x600002ff7e80, v0x600002cb1680_0, C4<1>, C4<1>;
L_0x6000035ee370 .functor OR 1, L_0x600002ff77a0, L_0x6000035ee300, C4<0>, C4<0>;
L_0x6000035ee3e0 .functor AND 1, L_0x15008a4a0, L_0x6000035ee370, C4<1>, C4<1>;
L_0x6000035ee450 .functor AND 1, L_0x6000035ee3e0, L_0x600002ff7d40, C4<1>, C4<1>;
v0x600002cdf3c0_0 .net *"_ivl_0", 2 0, L_0x600002ff3f20;  1 drivers
L_0x150088dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002cdf450_0 .net/2u *"_ivl_11", 2 0, L_0x150088dd8;  1 drivers
v0x600002cdf4e0_0 .net *"_ivl_13", 0 0, L_0x600002ff77a0;  1 drivers
L_0x150088e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002cdf570_0 .net/2u *"_ivl_15", 2 0, L_0x150088e20;  1 drivers
v0x600002cdf600_0 .net *"_ivl_17", 0 0, L_0x600002ff7e80;  1 drivers
v0x600002cdf690_0 .net *"_ivl_20", 0 0, L_0x6000035ee300;  1 drivers
v0x600002cdf720_0 .net *"_ivl_22", 0 0, L_0x6000035ee370;  1 drivers
v0x600002cdf7b0_0 .net *"_ivl_24", 0 0, L_0x6000035ee3e0;  1 drivers
v0x600002cdf840_0 .net *"_ivl_25", 31 0, L_0x600002ff7660;  1 drivers
L_0x150088e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cdf8d0_0 .net *"_ivl_28", 15 0, L_0x150088e68;  1 drivers
L_0x150088eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cdf960_0 .net/2u *"_ivl_29", 31 0, L_0x150088eb0;  1 drivers
L_0x150088d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002cdf9f0_0 .net *"_ivl_3", 0 0, L_0x150088d48;  1 drivers
v0x600002cdfa80_0 .net *"_ivl_31", 0 0, L_0x600002ff7d40;  1 drivers
L_0x150088d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002cdfb10_0 .net/2u *"_ivl_4", 2 0, L_0x150088d90;  1 drivers
v0x600002cdfba0_0 .net *"_ivl_6", 0 0, L_0x600002ff7b60;  1 drivers
v0x600002cdfc30_0 .net "do_clear", 0 0, L_0x6000035ee450;  1 drivers
v0x600002cdfcc0_0 .net "load_weight", 0 0, L_0x6000035ee220;  1 drivers
v0x600002cdfd50_0 .net "weight_in", 7 0, L_0x600002ff7a20;  1 drivers
L_0x600002ff3f20 .concat [ 2 1 0 0], v0x600002cb2b50_0, L_0x150088d48;
L_0x600002ff7b60 .cmp/eq 3, L_0x600002ff3f20, L_0x150088d90;
L_0x600002ff77a0 .cmp/eq 3, v0x600002cc8990_0, L_0x150088dd8;
L_0x600002ff7e80 .cmp/eq 3, v0x600002cc8990_0, L_0x150088e20;
L_0x600002ff7660 .concat [ 16 16 0 0], v0x600002cc8090_0, L_0x150088e68;
L_0x600002ff7d40 .cmp/eq 32, L_0x600002ff7660, L_0x150088eb0;
S_0x14be159f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14be15880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000030e9f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030e9f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002cde880_0 .net *"_ivl_11", 0 0, L_0x600002ff7ac0;  1 drivers
v0x600002cde910_0 .net *"_ivl_12", 15 0, L_0x600002ff72a0;  1 drivers
v0x600002cde9a0_0 .net/s *"_ivl_4", 15 0, L_0x600002ff7520;  1 drivers
v0x600002cdea30_0 .net/s *"_ivl_6", 15 0, L_0x600002ff7c00;  1 drivers
v0x600002cdeac0_0 .net/s "a_signed", 7 0, v0x600002cdec70_0;  1 drivers
v0x600002cdeb50_0 .net "act_in", 7 0, L_0x6000035ec9a0;  alias, 1 drivers
v0x600002cdebe0_0 .var "act_out", 7 0;
v0x600002cdec70_0 .var "act_reg", 7 0;
v0x600002cded00_0 .net "clear_acc", 0 0, L_0x6000035ee450;  alias, 1 drivers
v0x600002cded90_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cdee20_0 .net "enable", 0 0, L_0x6000035e81c0;  alias, 1 drivers
v0x600002cdeeb0_0 .net "load_weight", 0 0, L_0x6000035ee220;  alias, 1 drivers
v0x600002cdef40_0 .net/s "product", 15 0, L_0x600002ff7200;  1 drivers
v0x600002cdefd0_0 .net/s "product_ext", 31 0, L_0x600002ff7980;  1 drivers
v0x600002cdf060_0 .net "psum_in", 31 0, v0x600002cd1b00_0;  alias, 1 drivers
v0x600002cdf0f0_0 .var "psum_out", 31 0;
v0x600002cdf180_0 .net "rst_n", 0 0, v0x600002cbc090_0;  alias, 1 drivers
v0x600002cdf210_0 .net/s "w_signed", 7 0, v0x600002cdf330_0;  1 drivers
v0x600002cdf2a0_0 .net "weight_in", 7 0, L_0x600002ff7a20;  alias, 1 drivers
v0x600002cdf330_0 .var "weight_reg", 7 0;
L_0x600002ff7520 .extend/s 16, v0x600002cdec70_0;
L_0x600002ff7c00 .extend/s 16, v0x600002cdf330_0;
L_0x600002ff7200 .arith/mult 16, L_0x600002ff7520, L_0x600002ff7c00;
L_0x600002ff7ac0 .part L_0x600002ff7200, 15, 1;
LS_0x600002ff72a0_0_0 .concat [ 1 1 1 1], L_0x600002ff7ac0, L_0x600002ff7ac0, L_0x600002ff7ac0, L_0x600002ff7ac0;
LS_0x600002ff72a0_0_4 .concat [ 1 1 1 1], L_0x600002ff7ac0, L_0x600002ff7ac0, L_0x600002ff7ac0, L_0x600002ff7ac0;
LS_0x600002ff72a0_0_8 .concat [ 1 1 1 1], L_0x600002ff7ac0, L_0x600002ff7ac0, L_0x600002ff7ac0, L_0x600002ff7ac0;
LS_0x600002ff72a0_0_12 .concat [ 1 1 1 1], L_0x600002ff7ac0, L_0x600002ff7ac0, L_0x600002ff7ac0, L_0x600002ff7ac0;
L_0x600002ff72a0 .concat [ 4 4 4 4], LS_0x600002ff72a0_0_0, LS_0x600002ff72a0_0_4, LS_0x600002ff72a0_0_8, LS_0x600002ff72a0_0_12;
L_0x600002ff7980 .concat [ 16 16 0 0], L_0x600002ff7200, L_0x600002ff72a0;
S_0x14be96e30 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14be04400;
 .timescale 0 0;
P_0x600000bab140 .param/l "col" 1 7 214, +C4<01>;
L_0x6000035ee5a0 .functor AND 1, v0x600002cb2be0_0, L_0x600002ff7840, C4<1>, C4<1>;
L_0x6000035ee610 .functor AND 1, L_0x600002ff7480, v0x600002cb1680_0, C4<1>, C4<1>;
L_0x6000035ee680 .functor OR 1, L_0x600002ff7700, L_0x6000035ee610, C4<0>, C4<0>;
L_0x6000035ee6f0 .functor AND 1, L_0x15008a4a0, L_0x6000035ee680, C4<1>, C4<1>;
L_0x6000035ee760 .functor AND 1, L_0x6000035ee6f0, L_0x600002ff70c0, C4<1>, C4<1>;
v0x600002cd8990_0 .net *"_ivl_0", 2 0, L_0x600002ff7340;  1 drivers
L_0x150088f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002cd8a20_0 .net/2u *"_ivl_11", 2 0, L_0x150088f88;  1 drivers
v0x600002cd8ab0_0 .net *"_ivl_13", 0 0, L_0x600002ff7700;  1 drivers
L_0x150088fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002cd8b40_0 .net/2u *"_ivl_15", 2 0, L_0x150088fd0;  1 drivers
v0x600002cd8bd0_0 .net *"_ivl_17", 0 0, L_0x600002ff7480;  1 drivers
v0x600002cd8c60_0 .net *"_ivl_20", 0 0, L_0x6000035ee610;  1 drivers
v0x600002cd8cf0_0 .net *"_ivl_22", 0 0, L_0x6000035ee680;  1 drivers
v0x600002cd8d80_0 .net *"_ivl_24", 0 0, L_0x6000035ee6f0;  1 drivers
v0x600002cd8e10_0 .net *"_ivl_25", 31 0, L_0x600002ff75c0;  1 drivers
L_0x150089018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cd8ea0_0 .net *"_ivl_28", 15 0, L_0x150089018;  1 drivers
L_0x150089060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cd8f30_0 .net/2u *"_ivl_29", 31 0, L_0x150089060;  1 drivers
L_0x150088ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002cd8fc0_0 .net *"_ivl_3", 0 0, L_0x150088ef8;  1 drivers
v0x600002cd9050_0 .net *"_ivl_31", 0 0, L_0x600002ff70c0;  1 drivers
L_0x150088f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002cd90e0_0 .net/2u *"_ivl_4", 2 0, L_0x150088f40;  1 drivers
v0x600002cd9170_0 .net *"_ivl_6", 0 0, L_0x600002ff7840;  1 drivers
v0x600002cd9200_0 .net "do_clear", 0 0, L_0x6000035ee760;  1 drivers
v0x600002cd9290_0 .net "load_weight", 0 0, L_0x6000035ee5a0;  1 drivers
v0x600002cd9320_0 .net "weight_in", 7 0, L_0x600002ff73e0;  1 drivers
L_0x600002ff7340 .concat [ 2 1 0 0], v0x600002cb2b50_0, L_0x150088ef8;
L_0x600002ff7840 .cmp/eq 3, L_0x600002ff7340, L_0x150088f40;
L_0x600002ff7700 .cmp/eq 3, v0x600002cc8990_0, L_0x150088f88;
L_0x600002ff7480 .cmp/eq 3, v0x600002cc8990_0, L_0x150088fd0;
L_0x600002ff75c0 .concat [ 16 16 0 0], v0x600002cc8090_0, L_0x150089018;
L_0x600002ff70c0 .cmp/eq 32, L_0x600002ff75c0, L_0x150089060;
S_0x14be96fa0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14be96e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000030e9f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030e9fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002cdfde0_0 .net *"_ivl_11", 0 0, L_0x600002ff6e40;  1 drivers
v0x600002cdfe70_0 .net *"_ivl_12", 15 0, L_0x600002ff6ee0;  1 drivers
v0x600002cdff00_0 .net/s *"_ivl_4", 15 0, L_0x600002ff7160;  1 drivers
v0x600002cd8000_0 .net/s *"_ivl_6", 15 0, L_0x600002ff6f80;  1 drivers
v0x600002cd8090_0 .net/s "a_signed", 7 0, v0x600002cd8240_0;  1 drivers
v0x600002cd8120_0 .net "act_in", 7 0, v0x600002cdebe0_0;  alias, 1 drivers
v0x600002cd81b0_0 .var "act_out", 7 0;
v0x600002cd8240_0 .var "act_reg", 7 0;
v0x600002cd82d0_0 .net "clear_acc", 0 0, L_0x6000035ee760;  alias, 1 drivers
v0x600002cd8360_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cd83f0_0 .net "enable", 0 0, L_0x6000035e81c0;  alias, 1 drivers
v0x600002cd8480_0 .net "load_weight", 0 0, L_0x6000035ee5a0;  alias, 1 drivers
v0x600002cd8510_0 .net/s "product", 15 0, L_0x600002ff7020;  1 drivers
v0x600002cd85a0_0 .net/s "product_ext", 31 0, L_0x600002ff6d00;  1 drivers
v0x600002cd8630_0 .net "psum_in", 31 0, v0x600002cd3060_0;  alias, 1 drivers
v0x600002cd86c0_0 .var "psum_out", 31 0;
v0x600002cd8750_0 .net "rst_n", 0 0, v0x600002cbc090_0;  alias, 1 drivers
v0x600002cd87e0_0 .net/s "w_signed", 7 0, v0x600002cd8900_0;  1 drivers
v0x600002cd8870_0 .net "weight_in", 7 0, L_0x600002ff73e0;  alias, 1 drivers
v0x600002cd8900_0 .var "weight_reg", 7 0;
L_0x600002ff7160 .extend/s 16, v0x600002cd8240_0;
L_0x600002ff6f80 .extend/s 16, v0x600002cd8900_0;
L_0x600002ff7020 .arith/mult 16, L_0x600002ff7160, L_0x600002ff6f80;
L_0x600002ff6e40 .part L_0x600002ff7020, 15, 1;
LS_0x600002ff6ee0_0_0 .concat [ 1 1 1 1], L_0x600002ff6e40, L_0x600002ff6e40, L_0x600002ff6e40, L_0x600002ff6e40;
LS_0x600002ff6ee0_0_4 .concat [ 1 1 1 1], L_0x600002ff6e40, L_0x600002ff6e40, L_0x600002ff6e40, L_0x600002ff6e40;
LS_0x600002ff6ee0_0_8 .concat [ 1 1 1 1], L_0x600002ff6e40, L_0x600002ff6e40, L_0x600002ff6e40, L_0x600002ff6e40;
LS_0x600002ff6ee0_0_12 .concat [ 1 1 1 1], L_0x600002ff6e40, L_0x600002ff6e40, L_0x600002ff6e40, L_0x600002ff6e40;
L_0x600002ff6ee0 .concat [ 4 4 4 4], LS_0x600002ff6ee0_0_0, LS_0x600002ff6ee0_0_4, LS_0x600002ff6ee0_0_8, LS_0x600002ff6ee0_0_12;
L_0x600002ff6d00 .concat [ 16 16 0 0], L_0x600002ff7020, L_0x600002ff6ee0;
S_0x14be91470 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14be04400;
 .timescale 0 0;
P_0x600000bab6c0 .param/l "col" 1 7 214, +C4<010>;
L_0x6000035ee8b0 .functor AND 1, v0x600002cb2be0_0, L_0x600002ff6bc0, C4<1>, C4<1>;
L_0x6000035ee290 .functor AND 1, L_0x600002ff6b20, v0x600002cb1680_0, C4<1>, C4<1>;
L_0x6000035ee920 .functor OR 1, L_0x600002ff6a80, L_0x6000035ee290, C4<0>, C4<0>;
L_0x6000035ee990 .functor AND 1, L_0x15008a4a0, L_0x6000035ee920, C4<1>, C4<1>;
L_0x6000035eea00 .functor AND 1, L_0x6000035ee990, L_0x600002ff69e0, C4<1>, C4<1>;
v0x600002cd9ef0_0 .net *"_ivl_0", 3 0, L_0x600002ff6da0;  1 drivers
L_0x150089138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002cd9f80_0 .net/2u *"_ivl_11", 2 0, L_0x150089138;  1 drivers
v0x600002cda010_0 .net *"_ivl_13", 0 0, L_0x600002ff6a80;  1 drivers
L_0x150089180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002cda0a0_0 .net/2u *"_ivl_15", 2 0, L_0x150089180;  1 drivers
v0x600002cda130_0 .net *"_ivl_17", 0 0, L_0x600002ff6b20;  1 drivers
v0x600002cda1c0_0 .net *"_ivl_20", 0 0, L_0x6000035ee290;  1 drivers
v0x600002cda250_0 .net *"_ivl_22", 0 0, L_0x6000035ee920;  1 drivers
v0x600002cda2e0_0 .net *"_ivl_24", 0 0, L_0x6000035ee990;  1 drivers
v0x600002cda370_0 .net *"_ivl_25", 31 0, L_0x600002ff6940;  1 drivers
L_0x1500891c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cda400_0 .net *"_ivl_28", 15 0, L_0x1500891c8;  1 drivers
L_0x150089210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cda490_0 .net/2u *"_ivl_29", 31 0, L_0x150089210;  1 drivers
L_0x1500890a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002cda520_0 .net *"_ivl_3", 1 0, L_0x1500890a8;  1 drivers
v0x600002cda5b0_0 .net *"_ivl_31", 0 0, L_0x600002ff69e0;  1 drivers
L_0x1500890f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002cda640_0 .net/2u *"_ivl_4", 3 0, L_0x1500890f0;  1 drivers
v0x600002cda6d0_0 .net *"_ivl_6", 0 0, L_0x600002ff6bc0;  1 drivers
v0x600002cda760_0 .net "do_clear", 0 0, L_0x6000035eea00;  1 drivers
v0x600002cda7f0_0 .net "load_weight", 0 0, L_0x6000035ee8b0;  1 drivers
v0x600002cda880_0 .net "weight_in", 7 0, L_0x600002ff6c60;  1 drivers
L_0x600002ff6da0 .concat [ 2 2 0 0], v0x600002cb2b50_0, L_0x1500890a8;
L_0x600002ff6bc0 .cmp/eq 4, L_0x600002ff6da0, L_0x1500890f0;
L_0x600002ff6a80 .cmp/eq 3, v0x600002cc8990_0, L_0x150089138;
L_0x600002ff6b20 .cmp/eq 3, v0x600002cc8990_0, L_0x150089180;
L_0x600002ff6940 .concat [ 16 16 0 0], v0x600002cc8090_0, L_0x1500891c8;
L_0x600002ff69e0 .cmp/eq 32, L_0x600002ff6940, L_0x150089210;
S_0x14be915e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14be91470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000030ea080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030ea0c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002cd93b0_0 .net *"_ivl_11", 0 0, L_0x600002ff61c0;  1 drivers
v0x600002cd9440_0 .net *"_ivl_12", 15 0, L_0x600002ff5fe0;  1 drivers
v0x600002cd94d0_0 .net/s *"_ivl_4", 15 0, L_0x600002ff6620;  1 drivers
v0x600002cd9560_0 .net/s *"_ivl_6", 15 0, L_0x600002ff66c0;  1 drivers
v0x600002cd95f0_0 .net/s "a_signed", 7 0, v0x600002cd97a0_0;  1 drivers
v0x600002cd9680_0 .net "act_in", 7 0, v0x600002cd81b0_0;  alias, 1 drivers
v0x600002cd9710_0 .var "act_out", 7 0;
v0x600002cd97a0_0 .var "act_reg", 7 0;
v0x600002cd9830_0 .net "clear_acc", 0 0, L_0x6000035eea00;  alias, 1 drivers
v0x600002cd98c0_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cd9950_0 .net "enable", 0 0, L_0x6000035e81c0;  alias, 1 drivers
v0x600002cd99e0_0 .net "load_weight", 0 0, L_0x6000035ee8b0;  alias, 1 drivers
v0x600002cd9a70_0 .net/s "product", 15 0, L_0x600002ff6120;  1 drivers
v0x600002cd9b00_0 .net/s "product_ext", 31 0, L_0x600002ff6080;  1 drivers
v0x600002cd9b90_0 .net "psum_in", 31 0, v0x600002cdc630_0;  alias, 1 drivers
v0x600002cd9c20_0 .var "psum_out", 31 0;
v0x600002cd9cb0_0 .net "rst_n", 0 0, v0x600002cbc090_0;  alias, 1 drivers
v0x600002cd9d40_0 .net/s "w_signed", 7 0, v0x600002cd9e60_0;  1 drivers
v0x600002cd9dd0_0 .net "weight_in", 7 0, L_0x600002ff6c60;  alias, 1 drivers
v0x600002cd9e60_0 .var "weight_reg", 7 0;
L_0x600002ff6620 .extend/s 16, v0x600002cd97a0_0;
L_0x600002ff66c0 .extend/s 16, v0x600002cd9e60_0;
L_0x600002ff6120 .arith/mult 16, L_0x600002ff6620, L_0x600002ff66c0;
L_0x600002ff61c0 .part L_0x600002ff6120, 15, 1;
LS_0x600002ff5fe0_0_0 .concat [ 1 1 1 1], L_0x600002ff61c0, L_0x600002ff61c0, L_0x600002ff61c0, L_0x600002ff61c0;
LS_0x600002ff5fe0_0_4 .concat [ 1 1 1 1], L_0x600002ff61c0, L_0x600002ff61c0, L_0x600002ff61c0, L_0x600002ff61c0;
LS_0x600002ff5fe0_0_8 .concat [ 1 1 1 1], L_0x600002ff61c0, L_0x600002ff61c0, L_0x600002ff61c0, L_0x600002ff61c0;
LS_0x600002ff5fe0_0_12 .concat [ 1 1 1 1], L_0x600002ff61c0, L_0x600002ff61c0, L_0x600002ff61c0, L_0x600002ff61c0;
L_0x600002ff5fe0 .concat [ 4 4 4 4], LS_0x600002ff5fe0_0_0, LS_0x600002ff5fe0_0_4, LS_0x600002ff5fe0_0_8, LS_0x600002ff5fe0_0_12;
L_0x600002ff6080 .concat [ 16 16 0 0], L_0x600002ff6120, L_0x600002ff5fe0;
S_0x14be8ee20 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14be04400;
 .timescale 0 0;
P_0x600000bab7c0 .param/l "col" 1 7 214, +C4<011>;
L_0x6000035eeb50 .functor AND 1, v0x600002cb2be0_0, L_0x600002ff5f40, C4<1>, C4<1>;
L_0x6000035eebc0 .functor AND 1, L_0x600002ff5c20, v0x600002cb1680_0, C4<1>, C4<1>;
L_0x6000035eec30 .functor OR 1, L_0x600002ff5e00, L_0x6000035eebc0, C4<0>, C4<0>;
L_0x6000035eeca0 .functor AND 1, L_0x15008a4a0, L_0x6000035eec30, C4<1>, C4<1>;
L_0x6000035eed10 .functor AND 1, L_0x6000035eeca0, L_0x600002ff5ae0, C4<1>, C4<1>;
v0x600002cdb450_0 .net *"_ivl_0", 3 0, L_0x600002ff5ea0;  1 drivers
L_0x1500892e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002cdb4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1500892e8;  1 drivers
v0x600002cdb570_0 .net *"_ivl_13", 0 0, L_0x600002ff5e00;  1 drivers
L_0x150089330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002cdb600_0 .net/2u *"_ivl_15", 2 0, L_0x150089330;  1 drivers
v0x600002cdb690_0 .net *"_ivl_17", 0 0, L_0x600002ff5c20;  1 drivers
v0x600002cdb720_0 .net *"_ivl_20", 0 0, L_0x6000035eebc0;  1 drivers
v0x600002cdb7b0_0 .net *"_ivl_22", 0 0, L_0x6000035eec30;  1 drivers
v0x600002cdb840_0 .net *"_ivl_24", 0 0, L_0x6000035eeca0;  1 drivers
v0x600002cdb8d0_0 .net *"_ivl_25", 31 0, L_0x600002ff5cc0;  1 drivers
L_0x150089378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cdb960_0 .net *"_ivl_28", 15 0, L_0x150089378;  1 drivers
L_0x1500893c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cdb9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1500893c0;  1 drivers
L_0x150089258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002cdba80_0 .net *"_ivl_3", 1 0, L_0x150089258;  1 drivers
v0x600002cdbb10_0 .net *"_ivl_31", 0 0, L_0x600002ff5ae0;  1 drivers
L_0x1500892a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002cdbba0_0 .net/2u *"_ivl_4", 3 0, L_0x1500892a0;  1 drivers
v0x600002cdbc30_0 .net *"_ivl_6", 0 0, L_0x600002ff5f40;  1 drivers
v0x600002cdbcc0_0 .net "do_clear", 0 0, L_0x6000035eed10;  1 drivers
v0x600002cdbd50_0 .net "load_weight", 0 0, L_0x6000035eeb50;  1 drivers
v0x600002cdbde0_0 .net "weight_in", 7 0, L_0x600002ff5d60;  1 drivers
L_0x600002ff5ea0 .concat [ 2 2 0 0], v0x600002cb2b50_0, L_0x150089258;
L_0x600002ff5f40 .cmp/eq 4, L_0x600002ff5ea0, L_0x1500892a0;
L_0x600002ff5e00 .cmp/eq 3, v0x600002cc8990_0, L_0x1500892e8;
L_0x600002ff5c20 .cmp/eq 3, v0x600002cc8990_0, L_0x150089330;
L_0x600002ff5cc0 .concat [ 16 16 0 0], v0x600002cc8090_0, L_0x150089378;
L_0x600002ff5ae0 .cmp/eq 32, L_0x600002ff5cc0, L_0x1500893c0;
S_0x14be8ef90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14be8ee20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000030e9d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030e9dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002cda910_0 .net *"_ivl_11", 0 0, L_0x600002ff5860;  1 drivers
v0x600002cda9a0_0 .net *"_ivl_12", 15 0, L_0x600002ff5900;  1 drivers
v0x600002cdaa30_0 .net/s *"_ivl_4", 15 0, L_0x600002ff5b80;  1 drivers
v0x600002cdaac0_0 .net/s *"_ivl_6", 15 0, L_0x600002ff59a0;  1 drivers
v0x600002cdab50_0 .net/s "a_signed", 7 0, v0x600002cdad00_0;  1 drivers
v0x600002cdabe0_0 .net "act_in", 7 0, v0x600002cd9710_0;  alias, 1 drivers
v0x600002cdac70_0 .var "act_out", 7 0;
v0x600002cdad00_0 .var "act_reg", 7 0;
v0x600002cdad90_0 .net "clear_acc", 0 0, L_0x6000035eed10;  alias, 1 drivers
v0x600002cdae20_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cdaeb0_0 .net "enable", 0 0, L_0x6000035e81c0;  alias, 1 drivers
v0x600002cdaf40_0 .net "load_weight", 0 0, L_0x6000035eeb50;  alias, 1 drivers
v0x600002cdafd0_0 .net/s "product", 15 0, L_0x600002ff5a40;  1 drivers
v0x600002cdb060_0 .net/s "product_ext", 31 0, L_0x600002ff5720;  1 drivers
v0x600002cdb0f0_0 .net "psum_in", 31 0, v0x600002cddb90_0;  alias, 1 drivers
v0x600002cdb180_0 .var "psum_out", 31 0;
v0x600002cdb210_0 .net "rst_n", 0 0, v0x600002cbc090_0;  alias, 1 drivers
v0x600002cdb2a0_0 .net/s "w_signed", 7 0, v0x600002cdb3c0_0;  1 drivers
v0x600002cdb330_0 .net "weight_in", 7 0, L_0x600002ff5d60;  alias, 1 drivers
v0x600002cdb3c0_0 .var "weight_reg", 7 0;
L_0x600002ff5b80 .extend/s 16, v0x600002cdad00_0;
L_0x600002ff59a0 .extend/s 16, v0x600002cdb3c0_0;
L_0x600002ff5a40 .arith/mult 16, L_0x600002ff5b80, L_0x600002ff59a0;
L_0x600002ff5860 .part L_0x600002ff5a40, 15, 1;
LS_0x600002ff5900_0_0 .concat [ 1 1 1 1], L_0x600002ff5860, L_0x600002ff5860, L_0x600002ff5860, L_0x600002ff5860;
LS_0x600002ff5900_0_4 .concat [ 1 1 1 1], L_0x600002ff5860, L_0x600002ff5860, L_0x600002ff5860, L_0x600002ff5860;
LS_0x600002ff5900_0_8 .concat [ 1 1 1 1], L_0x600002ff5860, L_0x600002ff5860, L_0x600002ff5860, L_0x600002ff5860;
LS_0x600002ff5900_0_12 .concat [ 1 1 1 1], L_0x600002ff5860, L_0x600002ff5860, L_0x600002ff5860, L_0x600002ff5860;
L_0x600002ff5900 .concat [ 4 4 4 4], LS_0x600002ff5900_0_0, LS_0x600002ff5900_0_4, LS_0x600002ff5900_0_8, LS_0x600002ff5900_0_12;
L_0x600002ff5720 .concat [ 16 16 0 0], L_0x600002ff5a40, L_0x600002ff5900;
S_0x14be8c7d0 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x600000bab8c0 .param/l "row" 1 7 213, +C4<010>;
S_0x14be8c940 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14be8c7d0;
 .timescale 0 0;
P_0x600000bab940 .param/l "col" 1 7 214, +C4<00>;
L_0x6000035eee60 .functor AND 1, v0x600002cb2be0_0, L_0x600002ff55e0, C4<1>, C4<1>;
L_0x6000035eeed0 .functor AND 1, L_0x600002ff5540, v0x600002cb1680_0, C4<1>, C4<1>;
L_0x6000035eef40 .functor OR 1, L_0x600002ff54a0, L_0x6000035eeed0, C4<0>, C4<0>;
L_0x6000035eefb0 .functor AND 1, L_0x15008a4a0, L_0x6000035eef40, C4<1>, C4<1>;
L_0x6000035ef020 .functor AND 1, L_0x6000035eefb0, L_0x600002ff5400, C4<1>, C4<1>;
v0x600002cc4a20_0 .net *"_ivl_0", 2 0, L_0x600002ff57c0;  1 drivers
L_0x150089498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002cc4ab0_0 .net/2u *"_ivl_11", 2 0, L_0x150089498;  1 drivers
v0x600002cc4b40_0 .net *"_ivl_13", 0 0, L_0x600002ff54a0;  1 drivers
L_0x1500894e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002cc4bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1500894e0;  1 drivers
v0x600002cc4c60_0 .net *"_ivl_17", 0 0, L_0x600002ff5540;  1 drivers
v0x600002cc4cf0_0 .net *"_ivl_20", 0 0, L_0x6000035eeed0;  1 drivers
v0x600002cc4d80_0 .net *"_ivl_22", 0 0, L_0x6000035eef40;  1 drivers
v0x600002cc4e10_0 .net *"_ivl_24", 0 0, L_0x6000035eefb0;  1 drivers
v0x600002cc4ea0_0 .net *"_ivl_25", 31 0, L_0x600002ff5360;  1 drivers
L_0x150089528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cc4f30_0 .net *"_ivl_28", 15 0, L_0x150089528;  1 drivers
L_0x150089570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cc4fc0_0 .net/2u *"_ivl_29", 31 0, L_0x150089570;  1 drivers
L_0x150089408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002cc5050_0 .net *"_ivl_3", 0 0, L_0x150089408;  1 drivers
v0x600002cc50e0_0 .net *"_ivl_31", 0 0, L_0x600002ff5400;  1 drivers
L_0x150089450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002cc5170_0 .net/2u *"_ivl_4", 2 0, L_0x150089450;  1 drivers
v0x600002cc5200_0 .net *"_ivl_6", 0 0, L_0x600002ff55e0;  1 drivers
v0x600002cc5290_0 .net "do_clear", 0 0, L_0x6000035ef020;  1 drivers
v0x600002cc5320_0 .net "load_weight", 0 0, L_0x6000035eee60;  1 drivers
v0x600002cc53b0_0 .net "weight_in", 7 0, L_0x600002ff5680;  1 drivers
L_0x600002ff57c0 .concat [ 2 1 0 0], v0x600002cb2b50_0, L_0x150089408;
L_0x600002ff55e0 .cmp/eq 3, L_0x600002ff57c0, L_0x150089450;
L_0x600002ff54a0 .cmp/eq 3, v0x600002cc8990_0, L_0x150089498;
L_0x600002ff5540 .cmp/eq 3, v0x600002cc8990_0, L_0x1500894e0;
L_0x600002ff5360 .concat [ 16 16 0 0], v0x600002cc8090_0, L_0x150089528;
L_0x600002ff5400 .cmp/eq 32, L_0x600002ff5360, L_0x150089570;
S_0x14be8a180 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14be8c940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000030ea100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030ea140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002cdbe70_0 .net *"_ivl_11", 0 0, L_0x600002ff5180;  1 drivers
v0x600002cdbf00_0 .net *"_ivl_12", 15 0, L_0x600002ff4fa0;  1 drivers
v0x600002cc4000_0 .net/s *"_ivl_4", 15 0, L_0x600002ff5220;  1 drivers
v0x600002cc4090_0 .net/s *"_ivl_6", 15 0, L_0x600002ff52c0;  1 drivers
v0x600002cc4120_0 .net/s "a_signed", 7 0, v0x600002cc42d0_0;  1 drivers
v0x600002cc41b0_0 .net "act_in", 7 0, L_0x6000035eca10;  alias, 1 drivers
v0x600002cc4240_0 .var "act_out", 7 0;
v0x600002cc42d0_0 .var "act_reg", 7 0;
v0x600002cc4360_0 .net "clear_acc", 0 0, L_0x6000035ef020;  alias, 1 drivers
v0x600002cc43f0_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cc4480_0 .net "enable", 0 0, L_0x6000035e81c0;  alias, 1 drivers
v0x600002cc4510_0 .net "load_weight", 0 0, L_0x6000035eee60;  alias, 1 drivers
v0x600002cc45a0_0 .net/s "product", 15 0, L_0x600002ff50e0;  1 drivers
v0x600002cc4630_0 .net/s "product_ext", 31 0, L_0x600002ff5040;  1 drivers
v0x600002cc46c0_0 .net "psum_in", 31 0, v0x600002cdf0f0_0;  alias, 1 drivers
v0x600002cc4750_0 .var "psum_out", 31 0;
v0x600002cc47e0_0 .net "rst_n", 0 0, v0x600002cbc090_0;  alias, 1 drivers
v0x600002cc4870_0 .net/s "w_signed", 7 0, v0x600002cc4990_0;  1 drivers
v0x600002cc4900_0 .net "weight_in", 7 0, L_0x600002ff5680;  alias, 1 drivers
v0x600002cc4990_0 .var "weight_reg", 7 0;
L_0x600002ff5220 .extend/s 16, v0x600002cc42d0_0;
L_0x600002ff52c0 .extend/s 16, v0x600002cc4990_0;
L_0x600002ff50e0 .arith/mult 16, L_0x600002ff5220, L_0x600002ff52c0;
L_0x600002ff5180 .part L_0x600002ff50e0, 15, 1;
LS_0x600002ff4fa0_0_0 .concat [ 1 1 1 1], L_0x600002ff5180, L_0x600002ff5180, L_0x600002ff5180, L_0x600002ff5180;
LS_0x600002ff4fa0_0_4 .concat [ 1 1 1 1], L_0x600002ff5180, L_0x600002ff5180, L_0x600002ff5180, L_0x600002ff5180;
LS_0x600002ff4fa0_0_8 .concat [ 1 1 1 1], L_0x600002ff5180, L_0x600002ff5180, L_0x600002ff5180, L_0x600002ff5180;
LS_0x600002ff4fa0_0_12 .concat [ 1 1 1 1], L_0x600002ff5180, L_0x600002ff5180, L_0x600002ff5180, L_0x600002ff5180;
L_0x600002ff4fa0 .concat [ 4 4 4 4], LS_0x600002ff4fa0_0_0, LS_0x600002ff4fa0_0_4, LS_0x600002ff4fa0_0_8, LS_0x600002ff4fa0_0_12;
L_0x600002ff5040 .concat [ 16 16 0 0], L_0x600002ff50e0, L_0x600002ff4fa0;
S_0x14be8a2f0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14be8c7d0;
 .timescale 0 0;
P_0x600000baba40 .param/l "col" 1 7 214, +C4<01>;
L_0x6000035ef170 .functor AND 1, v0x600002cb2be0_0, L_0x600002ff4f00, C4<1>, C4<1>;
L_0x6000035ef1e0 .functor AND 1, L_0x600002ff4be0, v0x600002cb1680_0, C4<1>, C4<1>;
L_0x6000035ef250 .functor OR 1, L_0x600002ff4dc0, L_0x6000035ef1e0, C4<0>, C4<0>;
L_0x6000035ef2c0 .functor AND 1, L_0x15008a4a0, L_0x6000035ef250, C4<1>, C4<1>;
L_0x6000035ef330 .functor AND 1, L_0x6000035ef2c0, L_0x600002ff4aa0, C4<1>, C4<1>;
v0x600002cc5f80_0 .net *"_ivl_0", 2 0, L_0x600002ff4e60;  1 drivers
L_0x150089648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002cc6010_0 .net/2u *"_ivl_11", 2 0, L_0x150089648;  1 drivers
v0x600002cc60a0_0 .net *"_ivl_13", 0 0, L_0x600002ff4dc0;  1 drivers
L_0x150089690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002cc6130_0 .net/2u *"_ivl_15", 2 0, L_0x150089690;  1 drivers
v0x600002cc61c0_0 .net *"_ivl_17", 0 0, L_0x600002ff4be0;  1 drivers
v0x600002cc6250_0 .net *"_ivl_20", 0 0, L_0x6000035ef1e0;  1 drivers
v0x600002cc62e0_0 .net *"_ivl_22", 0 0, L_0x6000035ef250;  1 drivers
v0x600002cc6370_0 .net *"_ivl_24", 0 0, L_0x6000035ef2c0;  1 drivers
v0x600002cc6400_0 .net *"_ivl_25", 31 0, L_0x600002ff4c80;  1 drivers
L_0x1500896d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cc6490_0 .net *"_ivl_28", 15 0, L_0x1500896d8;  1 drivers
L_0x150089720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cc6520_0 .net/2u *"_ivl_29", 31 0, L_0x150089720;  1 drivers
L_0x1500895b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002cc65b0_0 .net *"_ivl_3", 0 0, L_0x1500895b8;  1 drivers
v0x600002cc6640_0 .net *"_ivl_31", 0 0, L_0x600002ff4aa0;  1 drivers
L_0x150089600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002cc66d0_0 .net/2u *"_ivl_4", 2 0, L_0x150089600;  1 drivers
v0x600002cc6760_0 .net *"_ivl_6", 0 0, L_0x600002ff4f00;  1 drivers
v0x600002cc67f0_0 .net "do_clear", 0 0, L_0x6000035ef330;  1 drivers
v0x600002cc6880_0 .net "load_weight", 0 0, L_0x6000035ef170;  1 drivers
v0x600002cc6910_0 .net "weight_in", 7 0, L_0x600002ff4d20;  1 drivers
L_0x600002ff4e60 .concat [ 2 1 0 0], v0x600002cb2b50_0, L_0x1500895b8;
L_0x600002ff4f00 .cmp/eq 3, L_0x600002ff4e60, L_0x150089600;
L_0x600002ff4dc0 .cmp/eq 3, v0x600002cc8990_0, L_0x150089648;
L_0x600002ff4be0 .cmp/eq 3, v0x600002cc8990_0, L_0x150089690;
L_0x600002ff4c80 .concat [ 16 16 0 0], v0x600002cc8090_0, L_0x1500896d8;
L_0x600002ff4aa0 .cmp/eq 32, L_0x600002ff4c80, L_0x150089720;
S_0x14be87b30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14be8a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000030e9e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030e9e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002cc5440_0 .net *"_ivl_11", 0 0, L_0x600002ff64e0;  1 drivers
v0x600002cc54d0_0 .net *"_ivl_12", 15 0, L_0x600002ff6580;  1 drivers
v0x600002cc5560_0 .net/s *"_ivl_4", 15 0, L_0x600002ff4b40;  1 drivers
v0x600002cc55f0_0 .net/s *"_ivl_6", 15 0, L_0x600002ff4960;  1 drivers
v0x600002cc5680_0 .net/s "a_signed", 7 0, v0x600002cc5830_0;  1 drivers
v0x600002cc5710_0 .net "act_in", 7 0, v0x600002cc4240_0;  alias, 1 drivers
v0x600002cc57a0_0 .var "act_out", 7 0;
v0x600002cc5830_0 .var "act_reg", 7 0;
v0x600002cc58c0_0 .net "clear_acc", 0 0, L_0x6000035ef330;  alias, 1 drivers
v0x600002cc5950_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cc59e0_0 .net "enable", 0 0, L_0x6000035e81c0;  alias, 1 drivers
v0x600002cc5a70_0 .net "load_weight", 0 0, L_0x6000035ef170;  alias, 1 drivers
v0x600002cc5b00_0 .net/s "product", 15 0, L_0x600002ff4a00;  1 drivers
v0x600002cc5b90_0 .net/s "product_ext", 31 0, L_0x600002ff63a0;  1 drivers
v0x600002cc5c20_0 .net "psum_in", 31 0, v0x600002cd86c0_0;  alias, 1 drivers
v0x600002cc5cb0_0 .var "psum_out", 31 0;
v0x600002cc5d40_0 .net "rst_n", 0 0, v0x600002cbc090_0;  alias, 1 drivers
v0x600002cc5dd0_0 .net/s "w_signed", 7 0, v0x600002cc5ef0_0;  1 drivers
v0x600002cc5e60_0 .net "weight_in", 7 0, L_0x600002ff4d20;  alias, 1 drivers
v0x600002cc5ef0_0 .var "weight_reg", 7 0;
L_0x600002ff4b40 .extend/s 16, v0x600002cc5830_0;
L_0x600002ff4960 .extend/s 16, v0x600002cc5ef0_0;
L_0x600002ff4a00 .arith/mult 16, L_0x600002ff4b40, L_0x600002ff4960;
L_0x600002ff64e0 .part L_0x600002ff4a00, 15, 1;
LS_0x600002ff6580_0_0 .concat [ 1 1 1 1], L_0x600002ff64e0, L_0x600002ff64e0, L_0x600002ff64e0, L_0x600002ff64e0;
LS_0x600002ff6580_0_4 .concat [ 1 1 1 1], L_0x600002ff64e0, L_0x600002ff64e0, L_0x600002ff64e0, L_0x600002ff64e0;
LS_0x600002ff6580_0_8 .concat [ 1 1 1 1], L_0x600002ff64e0, L_0x600002ff64e0, L_0x600002ff64e0, L_0x600002ff64e0;
LS_0x600002ff6580_0_12 .concat [ 1 1 1 1], L_0x600002ff64e0, L_0x600002ff64e0, L_0x600002ff64e0, L_0x600002ff64e0;
L_0x600002ff6580 .concat [ 4 4 4 4], LS_0x600002ff6580_0_0, LS_0x600002ff6580_0_4, LS_0x600002ff6580_0_8, LS_0x600002ff6580_0_12;
L_0x600002ff63a0 .concat [ 16 16 0 0], L_0x600002ff4a00, L_0x600002ff6580;
S_0x14be87ca0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14be8c7d0;
 .timescale 0 0;
P_0x600000babb40 .param/l "col" 1 7 214, +C4<010>;
L_0x6000035ef480 .functor AND 1, v0x600002cb2be0_0, L_0x600002ff6260, C4<1>, C4<1>;
L_0x6000035ef4f0 .functor AND 1, L_0x600002ff4820, v0x600002cb1680_0, C4<1>, C4<1>;
L_0x6000035ef560 .functor OR 1, L_0x600002ff46e0, L_0x6000035ef4f0, C4<0>, C4<0>;
L_0x6000035ef5d0 .functor AND 1, L_0x15008a4a0, L_0x6000035ef560, C4<1>, C4<1>;
L_0x6000035ef640 .functor AND 1, L_0x6000035ef5d0, L_0x600002ff78e0, C4<1>, C4<1>;
v0x600002cc74e0_0 .net *"_ivl_0", 3 0, L_0x600002ff6440;  1 drivers
L_0x1500897f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002cc7570_0 .net/2u *"_ivl_11", 2 0, L_0x1500897f8;  1 drivers
v0x600002cc7600_0 .net *"_ivl_13", 0 0, L_0x600002ff46e0;  1 drivers
L_0x150089840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002cc7690_0 .net/2u *"_ivl_15", 2 0, L_0x150089840;  1 drivers
v0x600002cc7720_0 .net *"_ivl_17", 0 0, L_0x600002ff4820;  1 drivers
v0x600002cc77b0_0 .net *"_ivl_20", 0 0, L_0x6000035ef4f0;  1 drivers
v0x600002cc7840_0 .net *"_ivl_22", 0 0, L_0x6000035ef560;  1 drivers
v0x600002cc78d0_0 .net *"_ivl_24", 0 0, L_0x6000035ef5d0;  1 drivers
v0x600002cc7960_0 .net *"_ivl_25", 31 0, L_0x600002ff48c0;  1 drivers
L_0x150089888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cc79f0_0 .net *"_ivl_28", 15 0, L_0x150089888;  1 drivers
L_0x1500898d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cc7a80_0 .net/2u *"_ivl_29", 31 0, L_0x1500898d0;  1 drivers
L_0x150089768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002cc7b10_0 .net *"_ivl_3", 1 0, L_0x150089768;  1 drivers
v0x600002cc7ba0_0 .net *"_ivl_31", 0 0, L_0x600002ff78e0;  1 drivers
L_0x1500897b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002cc7c30_0 .net/2u *"_ivl_4", 3 0, L_0x1500897b0;  1 drivers
v0x600002cc7cc0_0 .net *"_ivl_6", 0 0, L_0x600002ff6260;  1 drivers
v0x600002cc7d50_0 .net "do_clear", 0 0, L_0x6000035ef640;  1 drivers
v0x600002cc7de0_0 .net "load_weight", 0 0, L_0x6000035ef480;  1 drivers
v0x600002cc7e70_0 .net "weight_in", 7 0, L_0x600002ff6300;  1 drivers
L_0x600002ff6440 .concat [ 2 2 0 0], v0x600002cb2b50_0, L_0x150089768;
L_0x600002ff6260 .cmp/eq 4, L_0x600002ff6440, L_0x1500897b0;
L_0x600002ff46e0 .cmp/eq 3, v0x600002cc8990_0, L_0x1500897f8;
L_0x600002ff4820 .cmp/eq 3, v0x600002cc8990_0, L_0x150089840;
L_0x600002ff48c0 .concat [ 16 16 0 0], v0x600002cc8090_0, L_0x150089888;
L_0x600002ff78e0 .cmp/eq 32, L_0x600002ff48c0, L_0x1500898d0;
S_0x14be854e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14be87ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000030ea000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030ea040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002cc69a0_0 .net *"_ivl_11", 0 0, L_0x600002ffc1e0;  1 drivers
v0x600002cc6a30_0 .net *"_ivl_12", 15 0, L_0x600002ffc280;  1 drivers
v0x600002cc6ac0_0 .net/s *"_ivl_4", 15 0, L_0x600002ffc000;  1 drivers
v0x600002cc6b50_0 .net/s *"_ivl_6", 15 0, L_0x600002ffc0a0;  1 drivers
v0x600002cc6be0_0 .net/s "a_signed", 7 0, v0x600002cc6d90_0;  1 drivers
v0x600002cc6c70_0 .net "act_in", 7 0, v0x600002cc57a0_0;  alias, 1 drivers
v0x600002cc6d00_0 .var "act_out", 7 0;
v0x600002cc6d90_0 .var "act_reg", 7 0;
v0x600002cc6e20_0 .net "clear_acc", 0 0, L_0x6000035ef640;  alias, 1 drivers
v0x600002cc6eb0_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cc6f40_0 .net "enable", 0 0, L_0x6000035e81c0;  alias, 1 drivers
v0x600002cc6fd0_0 .net "load_weight", 0 0, L_0x6000035ef480;  alias, 1 drivers
v0x600002cc7060_0 .net/s "product", 15 0, L_0x600002ffc140;  1 drivers
v0x600002cc70f0_0 .net/s "product_ext", 31 0, L_0x600002ffc320;  1 drivers
v0x600002cc7180_0 .net "psum_in", 31 0, v0x600002cd9c20_0;  alias, 1 drivers
v0x600002cc7210_0 .var "psum_out", 31 0;
v0x600002cc72a0_0 .net "rst_n", 0 0, v0x600002cbc090_0;  alias, 1 drivers
v0x600002cc7330_0 .net/s "w_signed", 7 0, v0x600002cc7450_0;  1 drivers
v0x600002cc73c0_0 .net "weight_in", 7 0, L_0x600002ff6300;  alias, 1 drivers
v0x600002cc7450_0 .var "weight_reg", 7 0;
L_0x600002ffc000 .extend/s 16, v0x600002cc6d90_0;
L_0x600002ffc0a0 .extend/s 16, v0x600002cc7450_0;
L_0x600002ffc140 .arith/mult 16, L_0x600002ffc000, L_0x600002ffc0a0;
L_0x600002ffc1e0 .part L_0x600002ffc140, 15, 1;
LS_0x600002ffc280_0_0 .concat [ 1 1 1 1], L_0x600002ffc1e0, L_0x600002ffc1e0, L_0x600002ffc1e0, L_0x600002ffc1e0;
LS_0x600002ffc280_0_4 .concat [ 1 1 1 1], L_0x600002ffc1e0, L_0x600002ffc1e0, L_0x600002ffc1e0, L_0x600002ffc1e0;
LS_0x600002ffc280_0_8 .concat [ 1 1 1 1], L_0x600002ffc1e0, L_0x600002ffc1e0, L_0x600002ffc1e0, L_0x600002ffc1e0;
LS_0x600002ffc280_0_12 .concat [ 1 1 1 1], L_0x600002ffc1e0, L_0x600002ffc1e0, L_0x600002ffc1e0, L_0x600002ffc1e0;
L_0x600002ffc280 .concat [ 4 4 4 4], LS_0x600002ffc280_0_0, LS_0x600002ffc280_0_4, LS_0x600002ffc280_0_8, LS_0x600002ffc280_0_12;
L_0x600002ffc320 .concat [ 16 16 0 0], L_0x600002ffc140, L_0x600002ffc280;
S_0x14be85650 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14be8c7d0;
 .timescale 0 0;
P_0x600000babc40 .param/l "col" 1 7 214, +C4<011>;
L_0x6000035ef790 .functor AND 1, v0x600002cb2be0_0, L_0x600002ffc460, C4<1>, C4<1>;
L_0x6000035ef800 .functor AND 1, L_0x600002ffc640, v0x600002cb1680_0, C4<1>, C4<1>;
L_0x6000035ef870 .functor OR 1, L_0x600002ffc5a0, L_0x6000035ef800, C4<0>, C4<0>;
L_0x6000035ef8e0 .functor AND 1, L_0x15008a4a0, L_0x6000035ef870, C4<1>, C4<1>;
L_0x6000035ef950 .functor AND 1, L_0x6000035ef8e0, L_0x600002ffc780, C4<1>, C4<1>;
v0x600002cc0ab0_0 .net *"_ivl_0", 3 0, L_0x600002ffc3c0;  1 drivers
L_0x1500899a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002cc0b40_0 .net/2u *"_ivl_11", 2 0, L_0x1500899a8;  1 drivers
v0x600002cc0bd0_0 .net *"_ivl_13", 0 0, L_0x600002ffc5a0;  1 drivers
L_0x1500899f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002cc0c60_0 .net/2u *"_ivl_15", 2 0, L_0x1500899f0;  1 drivers
v0x600002cc0cf0_0 .net *"_ivl_17", 0 0, L_0x600002ffc640;  1 drivers
v0x600002cc0d80_0 .net *"_ivl_20", 0 0, L_0x6000035ef800;  1 drivers
v0x600002cc0e10_0 .net *"_ivl_22", 0 0, L_0x6000035ef870;  1 drivers
v0x600002cc0ea0_0 .net *"_ivl_24", 0 0, L_0x6000035ef8e0;  1 drivers
v0x600002cc0f30_0 .net *"_ivl_25", 31 0, L_0x600002ffc6e0;  1 drivers
L_0x150089a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cc0fc0_0 .net *"_ivl_28", 15 0, L_0x150089a38;  1 drivers
L_0x150089a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cc1050_0 .net/2u *"_ivl_29", 31 0, L_0x150089a80;  1 drivers
L_0x150089918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002cc10e0_0 .net *"_ivl_3", 1 0, L_0x150089918;  1 drivers
v0x600002cc1170_0 .net *"_ivl_31", 0 0, L_0x600002ffc780;  1 drivers
L_0x150089960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002cc1200_0 .net/2u *"_ivl_4", 3 0, L_0x150089960;  1 drivers
v0x600002cc1290_0 .net *"_ivl_6", 0 0, L_0x600002ffc460;  1 drivers
v0x600002cc1320_0 .net "do_clear", 0 0, L_0x6000035ef950;  1 drivers
v0x600002cc13b0_0 .net "load_weight", 0 0, L_0x6000035ef790;  1 drivers
v0x600002cc1440_0 .net "weight_in", 7 0, L_0x600002ffc500;  1 drivers
L_0x600002ffc3c0 .concat [ 2 2 0 0], v0x600002cb2b50_0, L_0x150089918;
L_0x600002ffc460 .cmp/eq 4, L_0x600002ffc3c0, L_0x150089960;
L_0x600002ffc5a0 .cmp/eq 3, v0x600002cc8990_0, L_0x1500899a8;
L_0x600002ffc640 .cmp/eq 3, v0x600002cc8990_0, L_0x1500899f0;
L_0x600002ffc6e0 .concat [ 16 16 0 0], v0x600002cc8090_0, L_0x150089a38;
L_0x600002ffc780 .cmp/eq 32, L_0x600002ffc6e0, L_0x150089a80;
S_0x14be82e90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14be85650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000030ea180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030ea1c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002cc7f00_0 .net *"_ivl_11", 0 0, L_0x600002ffca00;  1 drivers
v0x600002cc0000_0 .net *"_ivl_12", 15 0, L_0x600002ffcaa0;  1 drivers
v0x600002cc0090_0 .net/s *"_ivl_4", 15 0, L_0x600002ffc820;  1 drivers
v0x600002cc0120_0 .net/s *"_ivl_6", 15 0, L_0x600002ffc8c0;  1 drivers
v0x600002cc01b0_0 .net/s "a_signed", 7 0, v0x600002cc0360_0;  1 drivers
v0x600002cc0240_0 .net "act_in", 7 0, v0x600002cc6d00_0;  alias, 1 drivers
v0x600002cc02d0_0 .var "act_out", 7 0;
v0x600002cc0360_0 .var "act_reg", 7 0;
v0x600002cc03f0_0 .net "clear_acc", 0 0, L_0x6000035ef950;  alias, 1 drivers
v0x600002cc0480_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cc0510_0 .net "enable", 0 0, L_0x6000035e81c0;  alias, 1 drivers
v0x600002cc05a0_0 .net "load_weight", 0 0, L_0x6000035ef790;  alias, 1 drivers
v0x600002cc0630_0 .net/s "product", 15 0, L_0x600002ffc960;  1 drivers
v0x600002cc06c0_0 .net/s "product_ext", 31 0, L_0x600002ffcb40;  1 drivers
v0x600002cc0750_0 .net "psum_in", 31 0, v0x600002cdb180_0;  alias, 1 drivers
v0x600002cc07e0_0 .var "psum_out", 31 0;
v0x600002cc0870_0 .net "rst_n", 0 0, v0x600002cbc090_0;  alias, 1 drivers
v0x600002cc0900_0 .net/s "w_signed", 7 0, v0x600002cc0a20_0;  1 drivers
v0x600002cc0990_0 .net "weight_in", 7 0, L_0x600002ffc500;  alias, 1 drivers
v0x600002cc0a20_0 .var "weight_reg", 7 0;
L_0x600002ffc820 .extend/s 16, v0x600002cc0360_0;
L_0x600002ffc8c0 .extend/s 16, v0x600002cc0a20_0;
L_0x600002ffc960 .arith/mult 16, L_0x600002ffc820, L_0x600002ffc8c0;
L_0x600002ffca00 .part L_0x600002ffc960, 15, 1;
LS_0x600002ffcaa0_0_0 .concat [ 1 1 1 1], L_0x600002ffca00, L_0x600002ffca00, L_0x600002ffca00, L_0x600002ffca00;
LS_0x600002ffcaa0_0_4 .concat [ 1 1 1 1], L_0x600002ffca00, L_0x600002ffca00, L_0x600002ffca00, L_0x600002ffca00;
LS_0x600002ffcaa0_0_8 .concat [ 1 1 1 1], L_0x600002ffca00, L_0x600002ffca00, L_0x600002ffca00, L_0x600002ffca00;
LS_0x600002ffcaa0_0_12 .concat [ 1 1 1 1], L_0x600002ffca00, L_0x600002ffca00, L_0x600002ffca00, L_0x600002ffca00;
L_0x600002ffcaa0 .concat [ 4 4 4 4], LS_0x600002ffcaa0_0_0, LS_0x600002ffcaa0_0_4, LS_0x600002ffcaa0_0_8, LS_0x600002ffcaa0_0_12;
L_0x600002ffcb40 .concat [ 16 16 0 0], L_0x600002ffc960, L_0x600002ffcaa0;
S_0x14be83000 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x600000babd40 .param/l "row" 1 7 213, +C4<011>;
S_0x14be80840 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14be83000;
 .timescale 0 0;
P_0x600000babdc0 .param/l "col" 1 7 214, +C4<00>;
L_0x6000035efaa0 .functor AND 1, v0x600002cb2be0_0, L_0x600002ffcc80, C4<1>, C4<1>;
L_0x6000035efb10 .functor AND 1, L_0x600002ffce60, v0x600002cb1680_0, C4<1>, C4<1>;
L_0x6000035efb80 .functor OR 1, L_0x600002ffcdc0, L_0x6000035efb10, C4<0>, C4<0>;
L_0x6000035efbf0 .functor AND 1, L_0x15008a4a0, L_0x6000035efb80, C4<1>, C4<1>;
L_0x6000035efc60 .functor AND 1, L_0x6000035efbf0, L_0x600002ffcfa0, C4<1>, C4<1>;
v0x600002cc2010_0 .net *"_ivl_0", 2 0, L_0x600002ffcbe0;  1 drivers
L_0x150089b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002cc20a0_0 .net/2u *"_ivl_11", 2 0, L_0x150089b58;  1 drivers
v0x600002cc2130_0 .net *"_ivl_13", 0 0, L_0x600002ffcdc0;  1 drivers
L_0x150089ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002cc21c0_0 .net/2u *"_ivl_15", 2 0, L_0x150089ba0;  1 drivers
v0x600002cc2250_0 .net *"_ivl_17", 0 0, L_0x600002ffce60;  1 drivers
v0x600002cc22e0_0 .net *"_ivl_20", 0 0, L_0x6000035efb10;  1 drivers
v0x600002cc2370_0 .net *"_ivl_22", 0 0, L_0x6000035efb80;  1 drivers
v0x600002cc2400_0 .net *"_ivl_24", 0 0, L_0x6000035efbf0;  1 drivers
v0x600002cc2490_0 .net *"_ivl_25", 31 0, L_0x600002ffcf00;  1 drivers
L_0x150089be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cc2520_0 .net *"_ivl_28", 15 0, L_0x150089be8;  1 drivers
L_0x150089c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cc25b0_0 .net/2u *"_ivl_29", 31 0, L_0x150089c30;  1 drivers
L_0x150089ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002cc2640_0 .net *"_ivl_3", 0 0, L_0x150089ac8;  1 drivers
v0x600002cc26d0_0 .net *"_ivl_31", 0 0, L_0x600002ffcfa0;  1 drivers
L_0x150089b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002cc2760_0 .net/2u *"_ivl_4", 2 0, L_0x150089b10;  1 drivers
v0x600002cc27f0_0 .net *"_ivl_6", 0 0, L_0x600002ffcc80;  1 drivers
v0x600002cc2880_0 .net "do_clear", 0 0, L_0x6000035efc60;  1 drivers
v0x600002cc2910_0 .net "load_weight", 0 0, L_0x6000035efaa0;  1 drivers
v0x600002cc29a0_0 .net "weight_in", 7 0, L_0x600002ffcd20;  1 drivers
L_0x600002ffcbe0 .concat [ 2 1 0 0], v0x600002cb2b50_0, L_0x150089ac8;
L_0x600002ffcc80 .cmp/eq 3, L_0x600002ffcbe0, L_0x150089b10;
L_0x600002ffcdc0 .cmp/eq 3, v0x600002cc8990_0, L_0x150089b58;
L_0x600002ffce60 .cmp/eq 3, v0x600002cc8990_0, L_0x150089ba0;
L_0x600002ffcf00 .concat [ 16 16 0 0], v0x600002cc8090_0, L_0x150089be8;
L_0x600002ffcfa0 .cmp/eq 32, L_0x600002ffcf00, L_0x150089c30;
S_0x14be809b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14be80840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000030ea200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030ea240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002cc14d0_0 .net *"_ivl_11", 0 0, L_0x600002ffd220;  1 drivers
v0x600002cc1560_0 .net *"_ivl_12", 15 0, L_0x600002ffd2c0;  1 drivers
v0x600002cc15f0_0 .net/s *"_ivl_4", 15 0, L_0x600002ffd040;  1 drivers
v0x600002cc1680_0 .net/s *"_ivl_6", 15 0, L_0x600002ffd0e0;  1 drivers
v0x600002cc1710_0 .net/s "a_signed", 7 0, v0x600002cc18c0_0;  1 drivers
v0x600002cc17a0_0 .net "act_in", 7 0, L_0x6000035ec8c0;  alias, 1 drivers
v0x600002cc1830_0 .var "act_out", 7 0;
v0x600002cc18c0_0 .var "act_reg", 7 0;
v0x600002cc1950_0 .net "clear_acc", 0 0, L_0x6000035efc60;  alias, 1 drivers
v0x600002cc19e0_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cc1a70_0 .net "enable", 0 0, L_0x6000035e81c0;  alias, 1 drivers
v0x600002cc1b00_0 .net "load_weight", 0 0, L_0x6000035efaa0;  alias, 1 drivers
v0x600002cc1b90_0 .net/s "product", 15 0, L_0x600002ffd180;  1 drivers
v0x600002cc1c20_0 .net/s "product_ext", 31 0, L_0x600002ffd360;  1 drivers
v0x600002cc1cb0_0 .net "psum_in", 31 0, v0x600002cc4750_0;  alias, 1 drivers
v0x600002cc1d40_0 .var "psum_out", 31 0;
v0x600002cc1dd0_0 .net "rst_n", 0 0, v0x600002cbc090_0;  alias, 1 drivers
v0x600002cc1e60_0 .net/s "w_signed", 7 0, v0x600002cc1f80_0;  1 drivers
v0x600002cc1ef0_0 .net "weight_in", 7 0, L_0x600002ffcd20;  alias, 1 drivers
v0x600002cc1f80_0 .var "weight_reg", 7 0;
L_0x600002ffd040 .extend/s 16, v0x600002cc18c0_0;
L_0x600002ffd0e0 .extend/s 16, v0x600002cc1f80_0;
L_0x600002ffd180 .arith/mult 16, L_0x600002ffd040, L_0x600002ffd0e0;
L_0x600002ffd220 .part L_0x600002ffd180, 15, 1;
LS_0x600002ffd2c0_0_0 .concat [ 1 1 1 1], L_0x600002ffd220, L_0x600002ffd220, L_0x600002ffd220, L_0x600002ffd220;
LS_0x600002ffd2c0_0_4 .concat [ 1 1 1 1], L_0x600002ffd220, L_0x600002ffd220, L_0x600002ffd220, L_0x600002ffd220;
LS_0x600002ffd2c0_0_8 .concat [ 1 1 1 1], L_0x600002ffd220, L_0x600002ffd220, L_0x600002ffd220, L_0x600002ffd220;
LS_0x600002ffd2c0_0_12 .concat [ 1 1 1 1], L_0x600002ffd220, L_0x600002ffd220, L_0x600002ffd220, L_0x600002ffd220;
L_0x600002ffd2c0 .concat [ 4 4 4 4], LS_0x600002ffd2c0_0_0, LS_0x600002ffd2c0_0_4, LS_0x600002ffd2c0_0_8, LS_0x600002ffd2c0_0_12;
L_0x600002ffd360 .concat [ 16 16 0 0], L_0x600002ffd180, L_0x600002ffd2c0;
S_0x14be7e1f0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14be83000;
 .timescale 0 0;
P_0x600000babec0 .param/l "col" 1 7 214, +C4<01>;
L_0x6000035efdb0 .functor AND 1, v0x600002cb2be0_0, L_0x600002ffd4a0, C4<1>, C4<1>;
L_0x6000035efe20 .functor AND 1, L_0x600002ffd680, v0x600002cb1680_0, C4<1>, C4<1>;
L_0x6000035efe90 .functor OR 1, L_0x600002ffd5e0, L_0x6000035efe20, C4<0>, C4<0>;
L_0x6000035eff00 .functor AND 1, L_0x15008a4a0, L_0x6000035efe90, C4<1>, C4<1>;
L_0x6000035eff70 .functor AND 1, L_0x6000035eff00, L_0x600002ffd7c0, C4<1>, C4<1>;
v0x600002cc3570_0 .net *"_ivl_0", 2 0, L_0x600002ffd400;  1 drivers
L_0x150089d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002cc3600_0 .net/2u *"_ivl_11", 2 0, L_0x150089d08;  1 drivers
v0x600002cc3690_0 .net *"_ivl_13", 0 0, L_0x600002ffd5e0;  1 drivers
L_0x150089d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002cc3720_0 .net/2u *"_ivl_15", 2 0, L_0x150089d50;  1 drivers
v0x600002cc37b0_0 .net *"_ivl_17", 0 0, L_0x600002ffd680;  1 drivers
v0x600002cc3840_0 .net *"_ivl_20", 0 0, L_0x6000035efe20;  1 drivers
v0x600002cc38d0_0 .net *"_ivl_22", 0 0, L_0x6000035efe90;  1 drivers
v0x600002cc3960_0 .net *"_ivl_24", 0 0, L_0x6000035eff00;  1 drivers
v0x600002cc39f0_0 .net *"_ivl_25", 31 0, L_0x600002ffd720;  1 drivers
L_0x150089d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cc3a80_0 .net *"_ivl_28", 15 0, L_0x150089d98;  1 drivers
L_0x150089de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cc3b10_0 .net/2u *"_ivl_29", 31 0, L_0x150089de0;  1 drivers
L_0x150089c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002cc3ba0_0 .net *"_ivl_3", 0 0, L_0x150089c78;  1 drivers
v0x600002cc3c30_0 .net *"_ivl_31", 0 0, L_0x600002ffd7c0;  1 drivers
L_0x150089cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002cc3cc0_0 .net/2u *"_ivl_4", 2 0, L_0x150089cc0;  1 drivers
v0x600002cc3d50_0 .net *"_ivl_6", 0 0, L_0x600002ffd4a0;  1 drivers
v0x600002cc3de0_0 .net "do_clear", 0 0, L_0x6000035eff70;  1 drivers
v0x600002cc3e70_0 .net "load_weight", 0 0, L_0x6000035efdb0;  1 drivers
v0x600002cc3f00_0 .net "weight_in", 7 0, L_0x600002ffd540;  1 drivers
L_0x600002ffd400 .concat [ 2 1 0 0], v0x600002cb2b50_0, L_0x150089c78;
L_0x600002ffd4a0 .cmp/eq 3, L_0x600002ffd400, L_0x150089cc0;
L_0x600002ffd5e0 .cmp/eq 3, v0x600002cc8990_0, L_0x150089d08;
L_0x600002ffd680 .cmp/eq 3, v0x600002cc8990_0, L_0x150089d50;
L_0x600002ffd720 .concat [ 16 16 0 0], v0x600002cc8090_0, L_0x150089d98;
L_0x600002ffd7c0 .cmp/eq 32, L_0x600002ffd720, L_0x150089de0;
S_0x14be7e360 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14be7e1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000030ea280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030ea2c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002cc2a30_0 .net *"_ivl_11", 0 0, L_0x600002ffda40;  1 drivers
v0x600002cc2ac0_0 .net *"_ivl_12", 15 0, L_0x600002ffdae0;  1 drivers
v0x600002cc2b50_0 .net/s *"_ivl_4", 15 0, L_0x600002ffd860;  1 drivers
v0x600002cc2be0_0 .net/s *"_ivl_6", 15 0, L_0x600002ffd900;  1 drivers
v0x600002cc2c70_0 .net/s "a_signed", 7 0, v0x600002cc2e20_0;  1 drivers
v0x600002cc2d00_0 .net "act_in", 7 0, v0x600002cc1830_0;  alias, 1 drivers
v0x600002cc2d90_0 .var "act_out", 7 0;
v0x600002cc2e20_0 .var "act_reg", 7 0;
v0x600002cc2eb0_0 .net "clear_acc", 0 0, L_0x6000035eff70;  alias, 1 drivers
v0x600002cc2f40_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cc2fd0_0 .net "enable", 0 0, L_0x6000035e81c0;  alias, 1 drivers
v0x600002cc3060_0 .net "load_weight", 0 0, L_0x6000035efdb0;  alias, 1 drivers
v0x600002cc30f0_0 .net/s "product", 15 0, L_0x600002ffd9a0;  1 drivers
v0x600002cc3180_0 .net/s "product_ext", 31 0, L_0x600002ffdb80;  1 drivers
v0x600002cc3210_0 .net "psum_in", 31 0, v0x600002cc5cb0_0;  alias, 1 drivers
v0x600002cc32a0_0 .var "psum_out", 31 0;
v0x600002cc3330_0 .net "rst_n", 0 0, v0x600002cbc090_0;  alias, 1 drivers
v0x600002cc33c0_0 .net/s "w_signed", 7 0, v0x600002cc34e0_0;  1 drivers
v0x600002cc3450_0 .net "weight_in", 7 0, L_0x600002ffd540;  alias, 1 drivers
v0x600002cc34e0_0 .var "weight_reg", 7 0;
L_0x600002ffd860 .extend/s 16, v0x600002cc2e20_0;
L_0x600002ffd900 .extend/s 16, v0x600002cc34e0_0;
L_0x600002ffd9a0 .arith/mult 16, L_0x600002ffd860, L_0x600002ffd900;
L_0x600002ffda40 .part L_0x600002ffd9a0, 15, 1;
LS_0x600002ffdae0_0_0 .concat [ 1 1 1 1], L_0x600002ffda40, L_0x600002ffda40, L_0x600002ffda40, L_0x600002ffda40;
LS_0x600002ffdae0_0_4 .concat [ 1 1 1 1], L_0x600002ffda40, L_0x600002ffda40, L_0x600002ffda40, L_0x600002ffda40;
LS_0x600002ffdae0_0_8 .concat [ 1 1 1 1], L_0x600002ffda40, L_0x600002ffda40, L_0x600002ffda40, L_0x600002ffda40;
LS_0x600002ffdae0_0_12 .concat [ 1 1 1 1], L_0x600002ffda40, L_0x600002ffda40, L_0x600002ffda40, L_0x600002ffda40;
L_0x600002ffdae0 .concat [ 4 4 4 4], LS_0x600002ffdae0_0_0, LS_0x600002ffdae0_0_4, LS_0x600002ffdae0_0_8, LS_0x600002ffdae0_0_12;
L_0x600002ffdb80 .concat [ 16 16 0 0], L_0x600002ffd9a0, L_0x600002ffdae0;
S_0x14be7bba0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14be83000;
 .timescale 0 0;
P_0x600000babfc0 .param/l "col" 1 7 214, +C4<010>;
L_0x6000035e33a0 .functor AND 1, v0x600002cb2be0_0, L_0x600002ffdcc0, C4<1>, C4<1>;
L_0x6000035e2f40 .functor AND 1, L_0x600002ffdea0, v0x600002cb1680_0, C4<1>, C4<1>;
L_0x6000035e2ae0 .functor OR 1, L_0x600002ffde00, L_0x6000035e2f40, C4<0>, C4<0>;
L_0x6000035e2680 .functor AND 1, L_0x15008a4a0, L_0x6000035e2ae0, C4<1>, C4<1>;
L_0x6000035e2220 .functor AND 1, L_0x6000035e2680, L_0x600002ffdfe0, C4<1>, C4<1>;
v0x600002cccb40_0 .net *"_ivl_0", 3 0, L_0x600002ffdc20;  1 drivers
L_0x150089eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002cccbd0_0 .net/2u *"_ivl_11", 2 0, L_0x150089eb8;  1 drivers
v0x600002cccc60_0 .net *"_ivl_13", 0 0, L_0x600002ffde00;  1 drivers
L_0x150089f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002ccccf0_0 .net/2u *"_ivl_15", 2 0, L_0x150089f00;  1 drivers
v0x600002cccd80_0 .net *"_ivl_17", 0 0, L_0x600002ffdea0;  1 drivers
v0x600002ccce10_0 .net *"_ivl_20", 0 0, L_0x6000035e2f40;  1 drivers
v0x600002cccea0_0 .net *"_ivl_22", 0 0, L_0x6000035e2ae0;  1 drivers
v0x600002cccf30_0 .net *"_ivl_24", 0 0, L_0x6000035e2680;  1 drivers
v0x600002cccfc0_0 .net *"_ivl_25", 31 0, L_0x600002ffdf40;  1 drivers
L_0x150089f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ccd050_0 .net *"_ivl_28", 15 0, L_0x150089f48;  1 drivers
L_0x150089f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ccd0e0_0 .net/2u *"_ivl_29", 31 0, L_0x150089f90;  1 drivers
L_0x150089e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002ccd170_0 .net *"_ivl_3", 1 0, L_0x150089e28;  1 drivers
v0x600002ccd200_0 .net *"_ivl_31", 0 0, L_0x600002ffdfe0;  1 drivers
L_0x150089e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002ccd290_0 .net/2u *"_ivl_4", 3 0, L_0x150089e70;  1 drivers
v0x600002ccd320_0 .net *"_ivl_6", 0 0, L_0x600002ffdcc0;  1 drivers
v0x600002ccd3b0_0 .net "do_clear", 0 0, L_0x6000035e2220;  1 drivers
v0x600002ccd440_0 .net "load_weight", 0 0, L_0x6000035e33a0;  1 drivers
v0x600002ccd4d0_0 .net "weight_in", 7 0, L_0x600002ffdd60;  1 drivers
L_0x600002ffdc20 .concat [ 2 2 0 0], v0x600002cb2b50_0, L_0x150089e28;
L_0x600002ffdcc0 .cmp/eq 4, L_0x600002ffdc20, L_0x150089e70;
L_0x600002ffde00 .cmp/eq 3, v0x600002cc8990_0, L_0x150089eb8;
L_0x600002ffdea0 .cmp/eq 3, v0x600002cc8990_0, L_0x150089f00;
L_0x600002ffdf40 .concat [ 16 16 0 0], v0x600002cc8090_0, L_0x150089f48;
L_0x600002ffdfe0 .cmp/eq 32, L_0x600002ffdf40, L_0x150089f90;
S_0x14be7bd10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14be7bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000030ea300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030ea340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002ccc000_0 .net *"_ivl_11", 0 0, L_0x600002ffe260;  1 drivers
v0x600002ccc090_0 .net *"_ivl_12", 15 0, L_0x600002ffe300;  1 drivers
v0x600002ccc120_0 .net/s *"_ivl_4", 15 0, L_0x600002ffe080;  1 drivers
v0x600002ccc1b0_0 .net/s *"_ivl_6", 15 0, L_0x600002ffe120;  1 drivers
v0x600002ccc240_0 .net/s "a_signed", 7 0, v0x600002ccc3f0_0;  1 drivers
v0x600002ccc2d0_0 .net "act_in", 7 0, v0x600002cc2d90_0;  alias, 1 drivers
v0x600002ccc360_0 .var "act_out", 7 0;
v0x600002ccc3f0_0 .var "act_reg", 7 0;
v0x600002ccc480_0 .net "clear_acc", 0 0, L_0x6000035e2220;  alias, 1 drivers
v0x600002ccc510_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002ccc5a0_0 .net "enable", 0 0, L_0x6000035e81c0;  alias, 1 drivers
v0x600002ccc630_0 .net "load_weight", 0 0, L_0x6000035e33a0;  alias, 1 drivers
v0x600002ccc6c0_0 .net/s "product", 15 0, L_0x600002ffe1c0;  1 drivers
v0x600002ccc750_0 .net/s "product_ext", 31 0, L_0x600002ffe3a0;  1 drivers
v0x600002ccc7e0_0 .net "psum_in", 31 0, v0x600002cc7210_0;  alias, 1 drivers
v0x600002ccc870_0 .var "psum_out", 31 0;
v0x600002ccc900_0 .net "rst_n", 0 0, v0x600002cbc090_0;  alias, 1 drivers
v0x600002ccc990_0 .net/s "w_signed", 7 0, v0x600002cccab0_0;  1 drivers
v0x600002ccca20_0 .net "weight_in", 7 0, L_0x600002ffdd60;  alias, 1 drivers
v0x600002cccab0_0 .var "weight_reg", 7 0;
L_0x600002ffe080 .extend/s 16, v0x600002ccc3f0_0;
L_0x600002ffe120 .extend/s 16, v0x600002cccab0_0;
L_0x600002ffe1c0 .arith/mult 16, L_0x600002ffe080, L_0x600002ffe120;
L_0x600002ffe260 .part L_0x600002ffe1c0, 15, 1;
LS_0x600002ffe300_0_0 .concat [ 1 1 1 1], L_0x600002ffe260, L_0x600002ffe260, L_0x600002ffe260, L_0x600002ffe260;
LS_0x600002ffe300_0_4 .concat [ 1 1 1 1], L_0x600002ffe260, L_0x600002ffe260, L_0x600002ffe260, L_0x600002ffe260;
LS_0x600002ffe300_0_8 .concat [ 1 1 1 1], L_0x600002ffe260, L_0x600002ffe260, L_0x600002ffe260, L_0x600002ffe260;
LS_0x600002ffe300_0_12 .concat [ 1 1 1 1], L_0x600002ffe260, L_0x600002ffe260, L_0x600002ffe260, L_0x600002ffe260;
L_0x600002ffe300 .concat [ 4 4 4 4], LS_0x600002ffe300_0_0, LS_0x600002ffe300_0_4, LS_0x600002ffe300_0_8, LS_0x600002ffe300_0_12;
L_0x600002ffe3a0 .concat [ 16 16 0 0], L_0x600002ffe1c0, L_0x600002ffe300;
S_0x14be748b0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14be83000;
 .timescale 0 0;
P_0x600000b94040 .param/l "col" 1 7 214, +C4<011>;
L_0x6000035e1500 .functor AND 1, v0x600002cb2be0_0, L_0x600002ffe4e0, C4<1>, C4<1>;
L_0x6000035e10a0 .functor AND 1, L_0x600002ffe6c0, v0x600002cb1680_0, C4<1>, C4<1>;
L_0x6000035e0c40 .functor OR 1, L_0x600002ffe620, L_0x6000035e10a0, C4<0>, C4<0>;
L_0x6000035e07e0 .functor AND 1, L_0x15008a4a0, L_0x6000035e0c40, C4<1>, C4<1>;
L_0x6000035e0380 .functor AND 1, L_0x6000035e07e0, L_0x600002ffe800, C4<1>, C4<1>;
v0x600002cce0a0_0 .net *"_ivl_0", 3 0, L_0x600002ffe440;  1 drivers
L_0x15008a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002cce130_0 .net/2u *"_ivl_11", 2 0, L_0x15008a068;  1 drivers
v0x600002cce1c0_0 .net *"_ivl_13", 0 0, L_0x600002ffe620;  1 drivers
L_0x15008a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002cce250_0 .net/2u *"_ivl_15", 2 0, L_0x15008a0b0;  1 drivers
v0x600002cce2e0_0 .net *"_ivl_17", 0 0, L_0x600002ffe6c0;  1 drivers
v0x600002cce370_0 .net *"_ivl_20", 0 0, L_0x6000035e10a0;  1 drivers
v0x600002cce400_0 .net *"_ivl_22", 0 0, L_0x6000035e0c40;  1 drivers
v0x600002cce490_0 .net *"_ivl_24", 0 0, L_0x6000035e07e0;  1 drivers
v0x600002cce520_0 .net *"_ivl_25", 31 0, L_0x600002ffe760;  1 drivers
L_0x15008a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cce5b0_0 .net *"_ivl_28", 15 0, L_0x15008a0f8;  1 drivers
L_0x15008a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cce640_0 .net/2u *"_ivl_29", 31 0, L_0x15008a140;  1 drivers
L_0x150089fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002cce6d0_0 .net *"_ivl_3", 1 0, L_0x150089fd8;  1 drivers
v0x600002cce760_0 .net *"_ivl_31", 0 0, L_0x600002ffe800;  1 drivers
L_0x15008a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002cce7f0_0 .net/2u *"_ivl_4", 3 0, L_0x15008a020;  1 drivers
v0x600002cce880_0 .net *"_ivl_6", 0 0, L_0x600002ffe4e0;  1 drivers
v0x600002cce910_0 .net "do_clear", 0 0, L_0x6000035e0380;  1 drivers
v0x600002cce9a0_0 .net "load_weight", 0 0, L_0x6000035e1500;  1 drivers
v0x600002ccea30_0 .net "weight_in", 7 0, L_0x600002ffe580;  1 drivers
L_0x600002ffe440 .concat [ 2 2 0 0], v0x600002cb2b50_0, L_0x150089fd8;
L_0x600002ffe4e0 .cmp/eq 4, L_0x600002ffe440, L_0x15008a020;
L_0x600002ffe620 .cmp/eq 3, v0x600002cc8990_0, L_0x15008a068;
L_0x600002ffe6c0 .cmp/eq 3, v0x600002cc8990_0, L_0x15008a0b0;
L_0x600002ffe760 .concat [ 16 16 0 0], v0x600002cc8090_0, L_0x15008a0f8;
L_0x600002ffe800 .cmp/eq 32, L_0x600002ffe760, L_0x15008a140;
S_0x14be74a20 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14be748b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000030ea380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030ea3c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002ccd560_0 .net *"_ivl_11", 0 0, L_0x600002ffea80;  1 drivers
v0x600002ccd5f0_0 .net *"_ivl_12", 15 0, L_0x600002ffeb20;  1 drivers
v0x600002ccd680_0 .net/s *"_ivl_4", 15 0, L_0x600002ffe8a0;  1 drivers
v0x600002ccd710_0 .net/s *"_ivl_6", 15 0, L_0x600002ffe940;  1 drivers
v0x600002ccd7a0_0 .net/s "a_signed", 7 0, v0x600002ccd950_0;  1 drivers
v0x600002ccd830_0 .net "act_in", 7 0, v0x600002ccc360_0;  alias, 1 drivers
v0x600002ccd8c0_0 .var "act_out", 7 0;
v0x600002ccd950_0 .var "act_reg", 7 0;
v0x600002ccd9e0_0 .net "clear_acc", 0 0, L_0x6000035e0380;  alias, 1 drivers
v0x600002ccda70_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002ccdb00_0 .net "enable", 0 0, L_0x6000035e81c0;  alias, 1 drivers
v0x600002ccdb90_0 .net "load_weight", 0 0, L_0x6000035e1500;  alias, 1 drivers
v0x600002ccdc20_0 .net/s "product", 15 0, L_0x600002ffe9e0;  1 drivers
v0x600002ccdcb0_0 .net/s "product_ext", 31 0, L_0x600002ffebc0;  1 drivers
v0x600002ccdd40_0 .net "psum_in", 31 0, v0x600002cc07e0_0;  alias, 1 drivers
v0x600002ccddd0_0 .var "psum_out", 31 0;
v0x600002ccde60_0 .net "rst_n", 0 0, v0x600002cbc090_0;  alias, 1 drivers
v0x600002ccdef0_0 .net/s "w_signed", 7 0, v0x600002cce010_0;  1 drivers
v0x600002ccdf80_0 .net "weight_in", 7 0, L_0x600002ffe580;  alias, 1 drivers
v0x600002cce010_0 .var "weight_reg", 7 0;
L_0x600002ffe8a0 .extend/s 16, v0x600002ccd950_0;
L_0x600002ffe940 .extend/s 16, v0x600002cce010_0;
L_0x600002ffe9e0 .arith/mult 16, L_0x600002ffe8a0, L_0x600002ffe940;
L_0x600002ffea80 .part L_0x600002ffe9e0, 15, 1;
LS_0x600002ffeb20_0_0 .concat [ 1 1 1 1], L_0x600002ffea80, L_0x600002ffea80, L_0x600002ffea80, L_0x600002ffea80;
LS_0x600002ffeb20_0_4 .concat [ 1 1 1 1], L_0x600002ffea80, L_0x600002ffea80, L_0x600002ffea80, L_0x600002ffea80;
LS_0x600002ffeb20_0_8 .concat [ 1 1 1 1], L_0x600002ffea80, L_0x600002ffea80, L_0x600002ffea80, L_0x600002ffea80;
LS_0x600002ffeb20_0_12 .concat [ 1 1 1 1], L_0x600002ffea80, L_0x600002ffea80, L_0x600002ffea80, L_0x600002ffea80;
L_0x600002ffeb20 .concat [ 4 4 4 4], LS_0x600002ffeb20_0_0, LS_0x600002ffeb20_0_4, LS_0x600002ffeb20_0_8, LS_0x600002ffeb20_0_12;
L_0x600002ffebc0 .concat [ 16 16 0 0], L_0x600002ffe9e0, L_0x600002ffeb20;
S_0x14be72260 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x600000b94140 .param/l "row" 1 7 198, +C4<00>;
L_0x6000035ecaf0 .functor BUFZ 8, v0x600002cd0870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14be723d0 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x600000b941c0 .param/l "row" 1 7 198, +C4<01>;
L_0x6000035ec9a0 .functor BUFZ 8, v0x600002cd0b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14be6fc10 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x600000b94240 .param/l "row" 1 7 198, +C4<010>;
L_0x6000035eca10 .functor BUFZ 8, v0x600002cd0e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14be6fd80 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x600000b942c0 .param/l "row" 1 7 198, +C4<011>;
L_0x6000035ec8c0 .functor BUFZ 8, v0x600002cd10e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14be6d5c0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x600000b94340 .param/l "col" 1 7 279, +C4<00>;
L_0x6000035e7090 .functor BUFZ 32, v0x600002cd0510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002cceac0_0 .net *"_ivl_2", 31 0, L_0x6000035e7090;  1 drivers
S_0x14be6d730 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x600000b943c0 .param/l "col" 1 7 279, +C4<01>;
L_0x6000035e6fb0 .functor BUFZ 32, v0x600002cd0630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002cceb50_0 .net *"_ivl_2", 31 0, L_0x6000035e6fb0;  1 drivers
S_0x14bea7710 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x600000b94440 .param/l "col" 1 7 279, +C4<010>;
L_0x6000035e7020 .functor BUFZ 32, v0x600002cd0750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002ccebe0_0 .net *"_ivl_2", 31 0, L_0x6000035e7020;  1 drivers
S_0x14bea7880 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x600000b944c0 .param/l "col" 1 7 279, +C4<011>;
L_0x6000035e8000 .functor BUFZ 32, L_0x6000035e7100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002ccec70_0 .net *"_ivl_2", 31 0, L_0x6000035e8000;  1 drivers
S_0x14bea6060 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x600000b94540 .param/l "col" 1 7 206, +C4<00>;
S_0x14bea61d0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x600000b945c0 .param/l "col" 1 7 206, +C4<01>;
S_0x14be99540 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x600000b94640 .param/l "col" 1 7 206, +C4<010>;
S_0x14be996b0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x14be8dd20;
 .timescale 0 0;
P_0x600000b946c0 .param/l "col" 1 7 206, +C4<011>;
S_0x14be99a20 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x14be94bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x14be68ca0 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x14be68ce0 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x14be68d20 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x14be68d60 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x14be68da0 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x14be68de0 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x6000035e8fc0 .functor BUFZ 256, v0x600002ccb3c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000035e9030 .functor BUFZ 256, v0x600002ccbf00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000035e90a0 .functor BUFZ 256, v0x600002ccad00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600002cca2e0_0 .var/i "b", 31 0;
v0x600002cca370 .array "bank_addr", 3 0, 7 0;
v0x600002cca400_0 .net "bank_dma", 1 0, L_0x600002ffa760;  1 drivers
v0x600002cca490_0 .var "bank_dma_d", 1 0;
v0x600002cca520_0 .net "bank_mxu_a", 1 0, L_0x600002ffa580;  1 drivers
v0x600002cca5b0_0 .var "bank_mxu_a_d", 1 0;
v0x600002cca640_0 .net "bank_mxu_o", 1 0, L_0x600002ffa620;  1 drivers
v0x600002cca6d0_0 .net "bank_mxu_w", 1 0, L_0x600002ffa4e0;  1 drivers
v0x600002cca760_0 .var "bank_mxu_w_d", 1 0;
v0x600002cca7f0 .array "bank_rdata", 3 0;
v0x600002cca7f0_0 .net v0x600002cca7f0 0, 255 0, v0x600002cc8f30_0; 1 drivers
v0x600002cca7f0_1 .net v0x600002cca7f0 1, 255 0, v0x600002cc9440_0; 1 drivers
v0x600002cca7f0_2 .net v0x600002cca7f0 2, 255 0, v0x600002cc9950_0; 1 drivers
v0x600002cca7f0_3 .net v0x600002cca7f0 3, 255 0, v0x600002cc9e60_0; 1 drivers
v0x600002cca880_0 .var "bank_re", 3 0;
v0x600002cca910_0 .net "bank_vpu", 1 0, L_0x600002ffa6c0;  1 drivers
v0x600002cca9a0_0 .var "bank_vpu_d", 1 0;
v0x600002ccaa30 .array "bank_wdata", 3 0, 255 0;
v0x600002ccaac0_0 .var "bank_we", 3 0;
v0x600002ccab50_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002ccabe0_0 .net "dma_addr", 19 0, v0x600002cd4e10_0;  alias, 1 drivers
v0x600002ccac70_0 .net "dma_rdata", 255 0, L_0x6000035e90a0;  alias, 1 drivers
v0x600002ccad00_0 .var "dma_rdata_reg", 255 0;
v0x600002ccad90_0 .net "dma_re", 0 0, L_0x6000035e8a80;  alias, 1 drivers
v0x600002ccae20_0 .net "dma_ready", 0 0, L_0x600002ffada0;  alias, 1 drivers
v0x600002ccaeb0_0 .net "dma_wdata", 255 0, L_0x6000035e89a0;  alias, 1 drivers
v0x600002ccaf40_0 .net "dma_we", 0 0, L_0x6000035e8a10;  alias, 1 drivers
v0x600002ccafd0_0 .var "grant_dma", 3 0;
v0x600002ccb060_0 .var "grant_mxu_a", 3 0;
v0x600002ccb0f0_0 .var "grant_mxu_o", 3 0;
v0x600002ccb180_0 .var "grant_mxu_w", 3 0;
v0x600002ccb210_0 .var "grant_vpu", 3 0;
v0x600002ccb2a0_0 .net "mxu_a_addr", 19 0, L_0x600002fff980;  alias, 1 drivers
v0x600002ccb330_0 .net "mxu_a_rdata", 255 0, L_0x6000035e8fc0;  alias, 1 drivers
v0x600002ccb3c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600002ccb450_0 .net "mxu_a_re", 0 0, L_0x600002fffa20;  alias, 1 drivers
v0x600002ccb4e0_0 .net "mxu_a_ready", 0 0, L_0x600002ffac60;  alias, 1 drivers
v0x600002ccb570_0 .net "mxu_o_addr", 19 0, L_0x600002fffc00;  alias, 1 drivers
v0x600002ccb600_0 .net "mxu_o_ready", 0 0, L_0x600002ffad00;  alias, 1 drivers
v0x600002ccb690_0 .net "mxu_o_wdata", 255 0, L_0x600002fffde0;  alias, 1 drivers
v0x600002ccb720_0 .net "mxu_o_we", 0 0, L_0x6000035e8460;  alias, 1 drivers
v0x600002ccb7b0_0 .net "mxu_w_addr", 19 0, L_0x600002fff700;  alias, 1 drivers
v0x600002ccb840_0 .net "mxu_w_rdata", 255 0, v0x600002ccb8d0_0;  alias, 1 drivers
v0x600002ccb8d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600002ccb960_0 .net "mxu_w_re", 0 0, L_0x600002fff7a0;  alias, 1 drivers
v0x600002ccb9f0_0 .net "mxu_w_ready", 0 0, L_0x600002ffab20;  alias, 1 drivers
v0x600002ccba80_0 .var "req_dma", 3 0;
v0x600002ccbb10_0 .var "req_mxu_a", 3 0;
v0x600002ccbba0_0 .var "req_mxu_o", 3 0;
v0x600002ccbc30_0 .var "req_mxu_w", 3 0;
v0x600002ccbcc0_0 .var "req_vpu", 3 0;
v0x600002ccbd50_0 .net "rst_n", 0 0, v0x600002cbc090_0;  alias, 1 drivers
v0x600002ccbde0_0 .net "vpu_addr", 19 0, v0x600002cb5710_0;  alias, 1 drivers
v0x600002ccbe70_0 .net "vpu_rdata", 255 0, L_0x6000035e9030;  alias, 1 drivers
v0x600002ccbf00_0 .var "vpu_rdata_reg", 255 0;
v0x600002cb4000_0 .net "vpu_re", 0 0, L_0x6000035e8850;  alias, 1 drivers
v0x600002cb4090_0 .net "vpu_ready", 0 0, L_0x600002ffabc0;  alias, 1 drivers
v0x600002cb4120_0 .net "vpu_wdata", 255 0, L_0x6000035e8770;  alias, 1 drivers
v0x600002cb41b0_0 .net "vpu_we", 0 0, L_0x6000035e87e0;  alias, 1 drivers
v0x600002cb4240_0 .net "word_dma", 7 0, L_0x600002ffaa80;  1 drivers
v0x600002cb42d0_0 .net "word_mxu_a", 7 0, L_0x600002ffa8a0;  1 drivers
v0x600002cb4360_0 .net "word_mxu_o", 7 0, L_0x600002ffa940;  1 drivers
v0x600002cb43f0_0 .net "word_mxu_w", 7 0, L_0x600002ffa800;  1 drivers
v0x600002cb4480_0 .net "word_vpu", 7 0, L_0x600002ffa9e0;  1 drivers
E_0x600000b94ec0/0 .event anyedge, v0x600002cca760_0, v0x600002cc8f30_0, v0x600002cc9440_0, v0x600002cc9950_0;
E_0x600000b94ec0/1 .event anyedge, v0x600002cc9e60_0, v0x600002cca5b0_0, v0x600002cca9a0_0, v0x600002cca490_0;
E_0x600000b94ec0 .event/or E_0x600000b94ec0/0, E_0x600000b94ec0/1;
E_0x600000b94f40/0 .event anyedge, v0x600002ccbc30_0, v0x600002ccbb10_0, v0x600002ccbba0_0, v0x600002ccbcc0_0;
E_0x600000b94f40/1 .event anyedge, v0x600002ccba80_0, v0x600002ccb180_0, v0x600002cb43f0_0, v0x600002ccb060_0;
E_0x600000b94f40/2 .event anyedge, v0x600002cb42d0_0, v0x600002ccb0f0_0, v0x600002cb4360_0, v0x600002ccb690_0;
E_0x600000b94f40/3 .event anyedge, v0x600002ccb210_0, v0x600002cb4480_0, v0x600002cb4120_0, v0x600002cb41b0_0;
E_0x600000b94f40/4 .event anyedge, v0x600002cb4000_0, v0x600002ccafd0_0, v0x600002cb4240_0, v0x600002cd50e0_0;
E_0x600000b94f40/5 .event anyedge, v0x600002cd5200_0, v0x600002cd4f30_0;
E_0x600000b94f40 .event/or E_0x600000b94f40/0, E_0x600000b94f40/1, E_0x600000b94f40/2, E_0x600000b94f40/3, E_0x600000b94f40/4, E_0x600000b94f40/5;
E_0x600000b94f80/0 .event anyedge, v0x600002ccb960_0, v0x600002cca6d0_0, v0x600002ccb450_0, v0x600002cca520_0;
E_0x600000b94f80/1 .event anyedge, v0x600002ccb720_0, v0x600002cca640_0, v0x600002cb41b0_0, v0x600002cb4000_0;
E_0x600000b94f80/2 .event anyedge, v0x600002cca910_0, v0x600002cd5200_0, v0x600002cd4f30_0, v0x600002cca400_0;
E_0x600000b94f80 .event/or E_0x600000b94f80/0, E_0x600000b94f80/1, E_0x600000b94f80/2;
L_0x600002ff9fe0 .part v0x600002ccaac0_0, 0, 1;
L_0x600002ffa080 .part v0x600002cca880_0, 0, 1;
L_0x600002ffa120 .part v0x600002ccaac0_0, 1, 1;
L_0x600002ffa1c0 .part v0x600002cca880_0, 1, 1;
L_0x600002ffa260 .part v0x600002ccaac0_0, 2, 1;
L_0x600002ffa300 .part v0x600002cca880_0, 2, 1;
L_0x600002ffa3a0 .part v0x600002ccaac0_0, 3, 1;
L_0x600002ffa440 .part v0x600002cca880_0, 3, 1;
L_0x600002ffa4e0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, L_0x600002fff700 (v0x600002cca0a0_0) S_0x14be9a320;
L_0x600002ffa580 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, L_0x600002fff980 (v0x600002cca0a0_0) S_0x14be9a320;
L_0x600002ffa620 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, L_0x600002fffc00 (v0x600002cca0a0_0) S_0x14be9a320;
L_0x600002ffa6c0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, v0x600002cb5710_0 (v0x600002cca0a0_0) S_0x14be9a320;
L_0x600002ffa760 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, v0x600002cd4e10_0 (v0x600002cca0a0_0) S_0x14be9a320;
L_0x600002ffa800 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, L_0x600002fff700 (v0x600002cca1c0_0) S_0x14be9a490;
L_0x600002ffa8a0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, L_0x600002fff980 (v0x600002cca1c0_0) S_0x14be9a490;
L_0x600002ffa940 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, L_0x600002fffc00 (v0x600002cca1c0_0) S_0x14be9a490;
L_0x600002ffa9e0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, v0x600002cb5710_0 (v0x600002cca1c0_0) S_0x14be9a490;
L_0x600002ffaa80 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, v0x600002cd4e10_0 (v0x600002cca1c0_0) S_0x14be9a490;
L_0x600002ffab20 .part/v v0x600002ccb180_0, L_0x600002ffa4e0, 1;
L_0x600002ffac60 .part/v v0x600002ccb060_0, L_0x600002ffa580, 1;
L_0x600002ffad00 .part/v v0x600002ccb0f0_0, L_0x600002ffa620, 1;
L_0x600002ffabc0 .part/v v0x600002ccb210_0, L_0x600002ffa6c0, 1;
L_0x600002ffada0 .part/v v0x600002ccafd0_0, L_0x600002ffa760, 1;
S_0x14be69b50 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x14be99a20;
 .timescale 0 0;
P_0x600000b94fc0 .param/l "i" 1 9 184, +C4<00>;
S_0x14be69cc0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14be69b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000030e9880 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000030e98c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002cca370_0 .array/port v0x600002cca370, 0;
v0x600002cc8cf0_0 .net "addr", 7 0, v0x600002cca370_0;  1 drivers
v0x600002cc8d80_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cc8e10_0 .var/i "i", 31 0;
v0x600002cc8ea0 .array "mem", 255 0, 255 0;
v0x600002cc8f30_0 .var "rdata", 255 0;
v0x600002cc8fc0_0 .net "re", 0 0, L_0x600002ffa080;  1 drivers
v0x600002ccaa30_0 .array/port v0x600002ccaa30, 0;
v0x600002cc9050_0 .net "wdata", 255 0, v0x600002ccaa30_0;  1 drivers
v0x600002cc90e0_0 .net "we", 0 0, L_0x600002ff9fe0;  1 drivers
E_0x600000b950c0 .event posedge, v0x600002cd4090_0;
S_0x14be69e30 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x14be99a20;
 .timescale 0 0;
P_0x600000b95140 .param/l "i" 1 9 184, +C4<01>;
S_0x14be69fa0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14be69e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000030ea400 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000030ea440 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002cca370_1 .array/port v0x600002cca370, 1;
v0x600002cc9200_0 .net "addr", 7 0, v0x600002cca370_1;  1 drivers
v0x600002cc9290_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cc9320_0 .var/i "i", 31 0;
v0x600002cc93b0 .array "mem", 255 0, 255 0;
v0x600002cc9440_0 .var "rdata", 255 0;
v0x600002cc94d0_0 .net "re", 0 0, L_0x600002ffa1c0;  1 drivers
v0x600002ccaa30_1 .array/port v0x600002ccaa30, 1;
v0x600002cc9560_0 .net "wdata", 255 0, v0x600002ccaa30_1;  1 drivers
v0x600002cc95f0_0 .net "we", 0 0, L_0x600002ffa120;  1 drivers
S_0x14be9ffb0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x14be99a20;
 .timescale 0 0;
P_0x600000b95280 .param/l "i" 1 9 184, +C4<010>;
S_0x14bea0120 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14be9ffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000030ea480 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000030ea4c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002cca370_2 .array/port v0x600002cca370, 2;
v0x600002cc9710_0 .net "addr", 7 0, v0x600002cca370_2;  1 drivers
v0x600002cc97a0_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cc9830_0 .var/i "i", 31 0;
v0x600002cc98c0 .array "mem", 255 0, 255 0;
v0x600002cc9950_0 .var "rdata", 255 0;
v0x600002cc99e0_0 .net "re", 0 0, L_0x600002ffa300;  1 drivers
v0x600002ccaa30_2 .array/port v0x600002ccaa30, 2;
v0x600002cc9a70_0 .net "wdata", 255 0, v0x600002ccaa30_2;  1 drivers
v0x600002cc9b00_0 .net "we", 0 0, L_0x600002ffa260;  1 drivers
S_0x14bea0290 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x14be99a20;
 .timescale 0 0;
P_0x600000b953c0 .param/l "i" 1 9 184, +C4<011>;
S_0x14be9a1b0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14bea0290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000030ea500 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000030ea540 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002cca370_3 .array/port v0x600002cca370, 3;
v0x600002cc9c20_0 .net "addr", 7 0, v0x600002cca370_3;  1 drivers
v0x600002cc9cb0_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cc9d40_0 .var/i "i", 31 0;
v0x600002cc9dd0 .array "mem", 255 0, 255 0;
v0x600002cc9e60_0 .var "rdata", 255 0;
v0x600002cc9ef0_0 .net "re", 0 0, L_0x600002ffa440;  1 drivers
v0x600002ccaa30_3 .array/port v0x600002ccaa30, 3;
v0x600002cc9f80_0 .net "wdata", 255 0, v0x600002ccaa30_3;  1 drivers
v0x600002cca010_0 .net "we", 0 0, L_0x600002ffa3a0;  1 drivers
S_0x14be9a320 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x14be99a20;
 .timescale 0 0;
v0x600002cca0a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14be9a320
TD_tb_e2e_simple.dut.sram_inst.get_bank ;
    %load/vec4 v0x600002cca0a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600002cca0a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14be9a490 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x14be99a20;
 .timescale 0 0;
v0x600002cca1c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14be9a490
TD_tb_e2e_simple.dut.sram_inst.get_word ;
    %load/vec4 v0x600002cca1c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14be9a800 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x14be94bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x15c80ec00 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x15c80ec40 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x15c80ec80 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x15c80ecc0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x15c80ed00 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x15c80ed40 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x15c80ed80 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x15c80edc0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x15c80ee00 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x15c80ee40 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x15c80ee80 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x15c80eec0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x15c80ef00 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x15c80ef40 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x15c80ef80 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x15c80efc0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x15c80f000 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x15c80f040 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x15c80f080 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x15c80f0c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x15c80f100 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x15c80f140 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x15c80f180 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x15c80f1c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x15c80f200 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x15c80f240 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x15c80f280 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x15c80f2c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x15c80f300 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x6000035e85b0 .functor BUFZ 256, L_0x600002ff97c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000035e8620 .functor BUFZ 256, L_0x600002ff9900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000035e8690 .functor BUFZ 1, v0x600002cb4ea0_0, C4<0>, C4<0>, C4<0>;
L_0x6000035e8770 .functor BUFZ 256, v0x600002cb5a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000035e87e0 .functor BUFZ 1, v0x600002cb5b90_0, C4<0>, C4<0>, C4<0>;
L_0x6000035e8850 .functor BUFZ 1, v0x600002cb58c0_0, C4<0>, C4<0>, C4<0>;
v0x600002cb4510_0 .net *"_ivl_48", 255 0, L_0x600002ff97c0;  1 drivers
v0x600002cb45a0_0 .net *"_ivl_50", 6 0, L_0x600002ff9860;  1 drivers
L_0x15008a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002cb4630_0 .net *"_ivl_53", 1 0, L_0x15008a848;  1 drivers
v0x600002cb46c0_0 .net *"_ivl_56", 255 0, L_0x600002ff9900;  1 drivers
v0x600002cb4750_0 .net *"_ivl_58", 6 0, L_0x600002ff99a0;  1 drivers
L_0x15008a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002cb47e0_0 .net *"_ivl_61", 1 0, L_0x15008a890;  1 drivers
L_0x15008a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002cb4870_0 .net/2u *"_ivl_64", 2 0, L_0x15008a8d8;  1 drivers
v0x600002cb4900_0 .var "addr_reg", 19 0;
v0x600002cb4990_0 .var "alu_result", 255 0;
v0x600002cb4a20_0 .net "clk", 0 0, v0x600002cb3720_0;  alias, 1 drivers
v0x600002cb4ab0_0 .net "cmd", 127 0, v0x600002cd0240_0;  alias, 1 drivers
v0x600002cb4b40_0 .net "cmd_done", 0 0, L_0x6000035e8690;  alias, 1 drivers
v0x600002cb4bd0_0 .net "cmd_ready", 0 0, L_0x600002ff9a40;  alias, 1 drivers
v0x600002cb4c60_0 .var "cmd_reg", 127 0;
v0x600002cb4cf0_0 .net "cmd_valid", 0 0, L_0x6000035ed030;  alias, 1 drivers
v0x600002cb4d80_0 .net "count", 15 0, L_0x600002ff9720;  1 drivers
v0x600002cb4e10_0 .var "count_reg", 15 0;
v0x600002cb4ea0_0 .var "done_reg", 0 0;
v0x600002cb4f30_0 .var "elem_count", 15 0;
v0x600002cb4fc0_0 .net "imm", 15 0, L_0x600002ff95e0;  1 drivers
v0x600002cb5050_0 .var "imm_reg", 15 0;
v0x600002cb50e0_0 .var/i "lane", 31 0;
v0x600002cb5170 .array "lane_a", 15 0;
v0x600002cb5170_0 .net v0x600002cb5170 0, 15 0, L_0x600002ffff20; 1 drivers
v0x600002cb5170_1 .net v0x600002cb5170 1, 15 0, L_0x600002ff8000; 1 drivers
v0x600002cb5170_2 .net v0x600002cb5170 2, 15 0, L_0x600002ff8140; 1 drivers
v0x600002cb5170_3 .net v0x600002cb5170 3, 15 0, L_0x600002ff8280; 1 drivers
v0x600002cb5170_4 .net v0x600002cb5170 4, 15 0, L_0x600002ff83c0; 1 drivers
v0x600002cb5170_5 .net v0x600002cb5170 5, 15 0, L_0x600002ff8500; 1 drivers
v0x600002cb5170_6 .net v0x600002cb5170 6, 15 0, L_0x600002ff8640; 1 drivers
v0x600002cb5170_7 .net v0x600002cb5170 7, 15 0, L_0x600002ff8780; 1 drivers
v0x600002cb5170_8 .net v0x600002cb5170 8, 15 0, L_0x600002ff88c0; 1 drivers
v0x600002cb5170_9 .net v0x600002cb5170 9, 15 0, L_0x600002ff8a00; 1 drivers
v0x600002cb5170_10 .net v0x600002cb5170 10, 15 0, L_0x600002ff8be0; 1 drivers
v0x600002cb5170_11 .net v0x600002cb5170 11, 15 0, L_0x600002ff8c80; 1 drivers
v0x600002cb5170_12 .net v0x600002cb5170 12, 15 0, L_0x600002ff8dc0; 1 drivers
v0x600002cb5170_13 .net v0x600002cb5170 13, 15 0, L_0x600002ff8f00; 1 drivers
v0x600002cb5170_14 .net v0x600002cb5170 14, 15 0, L_0x600002ff9040; 1 drivers
v0x600002cb5170_15 .net v0x600002cb5170 15, 15 0, L_0x600002ff9180; 1 drivers
v0x600002cb5200 .array "lane_b", 15 0;
v0x600002cb5200_0 .net v0x600002cb5200 0, 15 0, L_0x600002ff4640; 1 drivers
v0x600002cb5200_1 .net v0x600002cb5200 1, 15 0, L_0x600002ff80a0; 1 drivers
v0x600002cb5200_2 .net v0x600002cb5200 2, 15 0, L_0x600002ff81e0; 1 drivers
v0x600002cb5200_3 .net v0x600002cb5200 3, 15 0, L_0x600002ff8320; 1 drivers
v0x600002cb5200_4 .net v0x600002cb5200 4, 15 0, L_0x600002ff8460; 1 drivers
v0x600002cb5200_5 .net v0x600002cb5200 5, 15 0, L_0x600002ff85a0; 1 drivers
v0x600002cb5200_6 .net v0x600002cb5200 6, 15 0, L_0x600002ff86e0; 1 drivers
v0x600002cb5200_7 .net v0x600002cb5200 7, 15 0, L_0x600002ff8820; 1 drivers
v0x600002cb5200_8 .net v0x600002cb5200 8, 15 0, L_0x600002ff8960; 1 drivers
v0x600002cb5200_9 .net v0x600002cb5200 9, 15 0, L_0x600002ff8b40; 1 drivers
v0x600002cb5200_10 .net v0x600002cb5200 10, 15 0, L_0x600002ff8aa0; 1 drivers
v0x600002cb5200_11 .net v0x600002cb5200 11, 15 0, L_0x600002ff8d20; 1 drivers
v0x600002cb5200_12 .net v0x600002cb5200 12, 15 0, L_0x600002ff8e60; 1 drivers
v0x600002cb5200_13 .net v0x600002cb5200 13, 15 0, L_0x600002ff8fa0; 1 drivers
v0x600002cb5200_14 .net v0x600002cb5200 14, 15 0, L_0x600002ff90e0; 1 drivers
v0x600002cb5200_15 .net v0x600002cb5200 15, 15 0, L_0x600002ff9220; 1 drivers
v0x600002cb5290 .array "lane_result", 15 0, 15 0;
v0x600002cb5320_0 .net "mem_addr", 19 0, L_0x600002ff9680;  1 drivers
v0x600002cb53b0_0 .var "mem_addr_reg", 19 0;
v0x600002cb5440_0 .net "opcode", 7 0, L_0x600002ff92c0;  1 drivers
v0x600002cb54d0_0 .var "reduce_result", 15 0;
v0x600002cb5560 .array "reduce_tree", 79 0, 15 0;
v0x600002cb55f0_0 .net "rst_n", 0 0, v0x600002cbc090_0;  alias, 1 drivers
v0x600002cb5680_0 .net "sram_addr", 19 0, v0x600002cb5710_0;  alias, 1 drivers
v0x600002cb5710_0 .var "sram_addr_reg", 19 0;
v0x600002cb57a0_0 .net "sram_rdata", 255 0, L_0x6000035e9030;  alias, 1 drivers
v0x600002cb5830_0 .net "sram_re", 0 0, L_0x6000035e8850;  alias, 1 drivers
v0x600002cb58c0_0 .var "sram_re_reg", 0 0;
v0x600002cb5950_0 .net "sram_ready", 0 0, L_0x600002ffabc0;  alias, 1 drivers
v0x600002cb59e0_0 .net "sram_wdata", 255 0, L_0x6000035e8770;  alias, 1 drivers
v0x600002cb5a70_0 .var "sram_wdata_reg", 255 0;
v0x600002cb5b00_0 .net "sram_we", 0 0, L_0x6000035e87e0;  alias, 1 drivers
v0x600002cb5b90_0 .var "sram_we_reg", 0 0;
v0x600002cb5c20_0 .var/i "stage", 31 0;
v0x600002cb5cb0_0 .var "state", 2 0;
v0x600002cb5d40_0 .net "subop", 7 0, L_0x600002ff9360;  1 drivers
v0x600002cb5dd0_0 .var "subop_reg", 7 0;
v0x600002cb5e60_0 .net "vd", 4 0, L_0x600002ff9400;  1 drivers
v0x600002cb5ef0_0 .var "vd_reg", 4 0;
v0x600002cb5f80 .array "vrf", 31 0, 255 0;
v0x600002cb6010_0 .net "vs1", 4 0, L_0x600002ff94a0;  1 drivers
v0x600002cb60a0_0 .net "vs1_data", 255 0, L_0x6000035e85b0;  1 drivers
v0x600002cb6130_0 .var "vs1_reg", 4 0;
v0x600002cb61c0_0 .net "vs2", 4 0, L_0x600002ff9540;  1 drivers
v0x600002cb6250_0 .net "vs2_data", 255 0, L_0x6000035e8620;  1 drivers
v0x600002cb62e0_0 .var "vs2_reg", 4 0;
E_0x600000b95cc0/0 .event anyedge, v0x600002cb5170_0, v0x600002cb5170_1, v0x600002cb5170_2, v0x600002cb5170_3;
E_0x600000b95cc0/1 .event anyedge, v0x600002cb5170_4, v0x600002cb5170_5, v0x600002cb5170_6, v0x600002cb5170_7;
E_0x600000b95cc0/2 .event anyedge, v0x600002cb5170_8, v0x600002cb5170_9, v0x600002cb5170_10, v0x600002cb5170_11;
E_0x600000b95cc0/3 .event anyedge, v0x600002cb5170_12, v0x600002cb5170_13, v0x600002cb5170_14, v0x600002cb5170_15;
v0x600002cb5560_0 .array/port v0x600002cb5560, 0;
v0x600002cb5560_1 .array/port v0x600002cb5560, 1;
v0x600002cb5560_2 .array/port v0x600002cb5560, 2;
E_0x600000b95cc0/4 .event anyedge, v0x600002cb5dd0_0, v0x600002cb5560_0, v0x600002cb5560_1, v0x600002cb5560_2;
v0x600002cb5560_3 .array/port v0x600002cb5560, 3;
v0x600002cb5560_4 .array/port v0x600002cb5560, 4;
v0x600002cb5560_5 .array/port v0x600002cb5560, 5;
v0x600002cb5560_6 .array/port v0x600002cb5560, 6;
E_0x600000b95cc0/5 .event anyedge, v0x600002cb5560_3, v0x600002cb5560_4, v0x600002cb5560_5, v0x600002cb5560_6;
v0x600002cb5560_7 .array/port v0x600002cb5560, 7;
v0x600002cb5560_8 .array/port v0x600002cb5560, 8;
v0x600002cb5560_9 .array/port v0x600002cb5560, 9;
v0x600002cb5560_10 .array/port v0x600002cb5560, 10;
E_0x600000b95cc0/6 .event anyedge, v0x600002cb5560_7, v0x600002cb5560_8, v0x600002cb5560_9, v0x600002cb5560_10;
v0x600002cb5560_11 .array/port v0x600002cb5560, 11;
v0x600002cb5560_12 .array/port v0x600002cb5560, 12;
v0x600002cb5560_13 .array/port v0x600002cb5560, 13;
v0x600002cb5560_14 .array/port v0x600002cb5560, 14;
E_0x600000b95cc0/7 .event anyedge, v0x600002cb5560_11, v0x600002cb5560_12, v0x600002cb5560_13, v0x600002cb5560_14;
v0x600002cb5560_15 .array/port v0x600002cb5560, 15;
v0x600002cb5560_16 .array/port v0x600002cb5560, 16;
v0x600002cb5560_17 .array/port v0x600002cb5560, 17;
v0x600002cb5560_18 .array/port v0x600002cb5560, 18;
E_0x600000b95cc0/8 .event anyedge, v0x600002cb5560_15, v0x600002cb5560_16, v0x600002cb5560_17, v0x600002cb5560_18;
v0x600002cb5560_19 .array/port v0x600002cb5560, 19;
v0x600002cb5560_20 .array/port v0x600002cb5560, 20;
v0x600002cb5560_21 .array/port v0x600002cb5560, 21;
v0x600002cb5560_22 .array/port v0x600002cb5560, 22;
E_0x600000b95cc0/9 .event anyedge, v0x600002cb5560_19, v0x600002cb5560_20, v0x600002cb5560_21, v0x600002cb5560_22;
v0x600002cb5560_23 .array/port v0x600002cb5560, 23;
v0x600002cb5560_24 .array/port v0x600002cb5560, 24;
v0x600002cb5560_25 .array/port v0x600002cb5560, 25;
v0x600002cb5560_26 .array/port v0x600002cb5560, 26;
E_0x600000b95cc0/10 .event anyedge, v0x600002cb5560_23, v0x600002cb5560_24, v0x600002cb5560_25, v0x600002cb5560_26;
v0x600002cb5560_27 .array/port v0x600002cb5560, 27;
v0x600002cb5560_28 .array/port v0x600002cb5560, 28;
v0x600002cb5560_29 .array/port v0x600002cb5560, 29;
v0x600002cb5560_30 .array/port v0x600002cb5560, 30;
E_0x600000b95cc0/11 .event anyedge, v0x600002cb5560_27, v0x600002cb5560_28, v0x600002cb5560_29, v0x600002cb5560_30;
v0x600002cb5560_31 .array/port v0x600002cb5560, 31;
v0x600002cb5560_32 .array/port v0x600002cb5560, 32;
v0x600002cb5560_33 .array/port v0x600002cb5560, 33;
v0x600002cb5560_34 .array/port v0x600002cb5560, 34;
E_0x600000b95cc0/12 .event anyedge, v0x600002cb5560_31, v0x600002cb5560_32, v0x600002cb5560_33, v0x600002cb5560_34;
v0x600002cb5560_35 .array/port v0x600002cb5560, 35;
v0x600002cb5560_36 .array/port v0x600002cb5560, 36;
v0x600002cb5560_37 .array/port v0x600002cb5560, 37;
v0x600002cb5560_38 .array/port v0x600002cb5560, 38;
E_0x600000b95cc0/13 .event anyedge, v0x600002cb5560_35, v0x600002cb5560_36, v0x600002cb5560_37, v0x600002cb5560_38;
v0x600002cb5560_39 .array/port v0x600002cb5560, 39;
v0x600002cb5560_40 .array/port v0x600002cb5560, 40;
v0x600002cb5560_41 .array/port v0x600002cb5560, 41;
v0x600002cb5560_42 .array/port v0x600002cb5560, 42;
E_0x600000b95cc0/14 .event anyedge, v0x600002cb5560_39, v0x600002cb5560_40, v0x600002cb5560_41, v0x600002cb5560_42;
v0x600002cb5560_43 .array/port v0x600002cb5560, 43;
v0x600002cb5560_44 .array/port v0x600002cb5560, 44;
v0x600002cb5560_45 .array/port v0x600002cb5560, 45;
v0x600002cb5560_46 .array/port v0x600002cb5560, 46;
E_0x600000b95cc0/15 .event anyedge, v0x600002cb5560_43, v0x600002cb5560_44, v0x600002cb5560_45, v0x600002cb5560_46;
v0x600002cb5560_47 .array/port v0x600002cb5560, 47;
v0x600002cb5560_48 .array/port v0x600002cb5560, 48;
v0x600002cb5560_49 .array/port v0x600002cb5560, 49;
v0x600002cb5560_50 .array/port v0x600002cb5560, 50;
E_0x600000b95cc0/16 .event anyedge, v0x600002cb5560_47, v0x600002cb5560_48, v0x600002cb5560_49, v0x600002cb5560_50;
v0x600002cb5560_51 .array/port v0x600002cb5560, 51;
v0x600002cb5560_52 .array/port v0x600002cb5560, 52;
v0x600002cb5560_53 .array/port v0x600002cb5560, 53;
v0x600002cb5560_54 .array/port v0x600002cb5560, 54;
E_0x600000b95cc0/17 .event anyedge, v0x600002cb5560_51, v0x600002cb5560_52, v0x600002cb5560_53, v0x600002cb5560_54;
v0x600002cb5560_55 .array/port v0x600002cb5560, 55;
v0x600002cb5560_56 .array/port v0x600002cb5560, 56;
v0x600002cb5560_57 .array/port v0x600002cb5560, 57;
v0x600002cb5560_58 .array/port v0x600002cb5560, 58;
E_0x600000b95cc0/18 .event anyedge, v0x600002cb5560_55, v0x600002cb5560_56, v0x600002cb5560_57, v0x600002cb5560_58;
v0x600002cb5560_59 .array/port v0x600002cb5560, 59;
v0x600002cb5560_60 .array/port v0x600002cb5560, 60;
v0x600002cb5560_61 .array/port v0x600002cb5560, 61;
v0x600002cb5560_62 .array/port v0x600002cb5560, 62;
E_0x600000b95cc0/19 .event anyedge, v0x600002cb5560_59, v0x600002cb5560_60, v0x600002cb5560_61, v0x600002cb5560_62;
v0x600002cb5560_63 .array/port v0x600002cb5560, 63;
v0x600002cb5560_64 .array/port v0x600002cb5560, 64;
v0x600002cb5560_65 .array/port v0x600002cb5560, 65;
v0x600002cb5560_66 .array/port v0x600002cb5560, 66;
E_0x600000b95cc0/20 .event anyedge, v0x600002cb5560_63, v0x600002cb5560_64, v0x600002cb5560_65, v0x600002cb5560_66;
v0x600002cb5560_67 .array/port v0x600002cb5560, 67;
v0x600002cb5560_68 .array/port v0x600002cb5560, 68;
v0x600002cb5560_69 .array/port v0x600002cb5560, 69;
v0x600002cb5560_70 .array/port v0x600002cb5560, 70;
E_0x600000b95cc0/21 .event anyedge, v0x600002cb5560_67, v0x600002cb5560_68, v0x600002cb5560_69, v0x600002cb5560_70;
v0x600002cb5560_71 .array/port v0x600002cb5560, 71;
v0x600002cb5560_72 .array/port v0x600002cb5560, 72;
v0x600002cb5560_73 .array/port v0x600002cb5560, 73;
v0x600002cb5560_74 .array/port v0x600002cb5560, 74;
E_0x600000b95cc0/22 .event anyedge, v0x600002cb5560_71, v0x600002cb5560_72, v0x600002cb5560_73, v0x600002cb5560_74;
v0x600002cb5560_75 .array/port v0x600002cb5560, 75;
v0x600002cb5560_76 .array/port v0x600002cb5560, 76;
v0x600002cb5560_77 .array/port v0x600002cb5560, 77;
v0x600002cb5560_78 .array/port v0x600002cb5560, 78;
E_0x600000b95cc0/23 .event anyedge, v0x600002cb5560_75, v0x600002cb5560_76, v0x600002cb5560_77, v0x600002cb5560_78;
v0x600002cb5560_79 .array/port v0x600002cb5560, 79;
E_0x600000b95cc0/24 .event anyedge, v0x600002cb5560_79;
E_0x600000b95cc0 .event/or E_0x600000b95cc0/0, E_0x600000b95cc0/1, E_0x600000b95cc0/2, E_0x600000b95cc0/3, E_0x600000b95cc0/4, E_0x600000b95cc0/5, E_0x600000b95cc0/6, E_0x600000b95cc0/7, E_0x600000b95cc0/8, E_0x600000b95cc0/9, E_0x600000b95cc0/10, E_0x600000b95cc0/11, E_0x600000b95cc0/12, E_0x600000b95cc0/13, E_0x600000b95cc0/14, E_0x600000b95cc0/15, E_0x600000b95cc0/16, E_0x600000b95cc0/17, E_0x600000b95cc0/18, E_0x600000b95cc0/19, E_0x600000b95cc0/20, E_0x600000b95cc0/21, E_0x600000b95cc0/22, E_0x600000b95cc0/23, E_0x600000b95cc0/24;
L_0x600002ffff20 .part L_0x6000035e85b0, 0, 16;
L_0x600002ff4640 .part L_0x6000035e8620, 0, 16;
L_0x600002ff8000 .part L_0x6000035e85b0, 16, 16;
L_0x600002ff80a0 .part L_0x6000035e8620, 16, 16;
L_0x600002ff8140 .part L_0x6000035e85b0, 32, 16;
L_0x600002ff81e0 .part L_0x6000035e8620, 32, 16;
L_0x600002ff8280 .part L_0x6000035e85b0, 48, 16;
L_0x600002ff8320 .part L_0x6000035e8620, 48, 16;
L_0x600002ff83c0 .part L_0x6000035e85b0, 64, 16;
L_0x600002ff8460 .part L_0x6000035e8620, 64, 16;
L_0x600002ff8500 .part L_0x6000035e85b0, 80, 16;
L_0x600002ff85a0 .part L_0x6000035e8620, 80, 16;
L_0x600002ff8640 .part L_0x6000035e85b0, 96, 16;
L_0x600002ff86e0 .part L_0x6000035e8620, 96, 16;
L_0x600002ff8780 .part L_0x6000035e85b0, 112, 16;
L_0x600002ff8820 .part L_0x6000035e8620, 112, 16;
L_0x600002ff88c0 .part L_0x6000035e85b0, 128, 16;
L_0x600002ff8960 .part L_0x6000035e8620, 128, 16;
L_0x600002ff8a00 .part L_0x6000035e85b0, 144, 16;
L_0x600002ff8b40 .part L_0x6000035e8620, 144, 16;
L_0x600002ff8be0 .part L_0x6000035e85b0, 160, 16;
L_0x600002ff8aa0 .part L_0x6000035e8620, 160, 16;
L_0x600002ff8c80 .part L_0x6000035e85b0, 176, 16;
L_0x600002ff8d20 .part L_0x6000035e8620, 176, 16;
L_0x600002ff8dc0 .part L_0x6000035e85b0, 192, 16;
L_0x600002ff8e60 .part L_0x6000035e8620, 192, 16;
L_0x600002ff8f00 .part L_0x6000035e85b0, 208, 16;
L_0x600002ff8fa0 .part L_0x6000035e8620, 208, 16;
L_0x600002ff9040 .part L_0x6000035e85b0, 224, 16;
L_0x600002ff90e0 .part L_0x6000035e8620, 224, 16;
L_0x600002ff9180 .part L_0x6000035e85b0, 240, 16;
L_0x600002ff9220 .part L_0x6000035e8620, 240, 16;
L_0x600002ff92c0 .part v0x600002cd0240_0, 120, 8;
L_0x600002ff9360 .part v0x600002cd0240_0, 112, 8;
L_0x600002ff9400 .part v0x600002cd0240_0, 107, 5;
L_0x600002ff94a0 .part v0x600002cd0240_0, 102, 5;
L_0x600002ff9540 .part v0x600002cd0240_0, 97, 5;
L_0x600002ff95e0 .part v0x600002cd0240_0, 32, 16;
L_0x600002ff9680 .part v0x600002cd0240_0, 76, 20;
L_0x600002ff9720 .part v0x600002cd0240_0, 48, 16;
L_0x600002ff97c0 .array/port v0x600002cb5f80, L_0x600002ff9860;
L_0x600002ff9860 .concat [ 5 2 0 0], v0x600002cb6130_0, L_0x15008a848;
L_0x600002ff9900 .array/port v0x600002cb5f80, L_0x600002ff99a0;
L_0x600002ff99a0 .concat [ 5 2 0 0], v0x600002cb62e0_0, L_0x15008a890;
L_0x600002ff9a40 .cmp/eq 3, v0x600002cb5cb0_0, L_0x15008a8d8;
S_0x14be9ac80 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x14be9a800;
 .timescale 0 0;
P_0x600000b95d00 .param/l "i" 1 10 137, +C4<00>;
v0x600002cb5290_0 .array/port v0x600002cb5290, 0;
v0x600002cb5290_1 .array/port v0x600002cb5290, 1;
v0x600002cb5290_2 .array/port v0x600002cb5290, 2;
v0x600002cb5290_3 .array/port v0x600002cb5290, 3;
E_0x600000b95d80/0 .event anyedge, v0x600002cb5290_0, v0x600002cb5290_1, v0x600002cb5290_2, v0x600002cb5290_3;
v0x600002cb5290_4 .array/port v0x600002cb5290, 4;
v0x600002cb5290_5 .array/port v0x600002cb5290, 5;
v0x600002cb5290_6 .array/port v0x600002cb5290, 6;
v0x600002cb5290_7 .array/port v0x600002cb5290, 7;
E_0x600000b95d80/1 .event anyedge, v0x600002cb5290_4, v0x600002cb5290_5, v0x600002cb5290_6, v0x600002cb5290_7;
v0x600002cb5290_8 .array/port v0x600002cb5290, 8;
v0x600002cb5290_9 .array/port v0x600002cb5290, 9;
v0x600002cb5290_10 .array/port v0x600002cb5290, 10;
v0x600002cb5290_11 .array/port v0x600002cb5290, 11;
E_0x600000b95d80/2 .event anyedge, v0x600002cb5290_8, v0x600002cb5290_9, v0x600002cb5290_10, v0x600002cb5290_11;
v0x600002cb5290_12 .array/port v0x600002cb5290, 12;
v0x600002cb5290_13 .array/port v0x600002cb5290, 13;
v0x600002cb5290_14 .array/port v0x600002cb5290, 14;
v0x600002cb5290_15 .array/port v0x600002cb5290, 15;
E_0x600000b95d80/3 .event anyedge, v0x600002cb5290_12, v0x600002cb5290_13, v0x600002cb5290_14, v0x600002cb5290_15;
E_0x600000b95d80 .event/or E_0x600000b95d80/0, E_0x600000b95d80/1, E_0x600000b95d80/2, E_0x600000b95d80/3;
E_0x600000b95dc0/0 .event anyedge, v0x600002cb5dd0_0, v0x600002cb5170_0, v0x600002cb5170_1, v0x600002cb5170_2;
E_0x600000b95dc0/1 .event anyedge, v0x600002cb5170_3, v0x600002cb5170_4, v0x600002cb5170_5, v0x600002cb5170_6;
E_0x600000b95dc0/2 .event anyedge, v0x600002cb5170_7, v0x600002cb5170_8, v0x600002cb5170_9, v0x600002cb5170_10;
E_0x600000b95dc0/3 .event anyedge, v0x600002cb5170_11, v0x600002cb5170_12, v0x600002cb5170_13, v0x600002cb5170_14;
E_0x600000b95dc0/4 .event anyedge, v0x600002cb5170_15, v0x600002cb5200_0, v0x600002cb5200_1, v0x600002cb5200_2;
E_0x600000b95dc0/5 .event anyedge, v0x600002cb5200_3, v0x600002cb5200_4, v0x600002cb5200_5, v0x600002cb5200_6;
E_0x600000b95dc0/6 .event anyedge, v0x600002cb5200_7, v0x600002cb5200_8, v0x600002cb5200_9, v0x600002cb5200_10;
E_0x600000b95dc0/7 .event anyedge, v0x600002cb5200_11, v0x600002cb5200_12, v0x600002cb5200_13, v0x600002cb5200_14;
E_0x600000b95dc0/8 .event anyedge, v0x600002cb5200_15, v0x600002cb5050_0;
E_0x600000b95dc0 .event/or E_0x600000b95dc0/0, E_0x600000b95dc0/1, E_0x600000b95dc0/2, E_0x600000b95dc0/3, E_0x600000b95dc0/4, E_0x600000b95dc0/5, E_0x600000b95dc0/6, E_0x600000b95dc0/7, E_0x600000b95dc0/8;
S_0x14be9adf0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x14be9a800;
 .timescale 0 0;
P_0x600000b95e00 .param/l "i" 1 10 137, +C4<01>;
S_0x14be9af60 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x14be9a800;
 .timescale 0 0;
P_0x600000b95e80 .param/l "i" 1 10 137, +C4<010>;
S_0x14be9b0d0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x14be9a800;
 .timescale 0 0;
P_0x600000b95f00 .param/l "i" 1 10 137, +C4<011>;
S_0x14be9b240 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x14be9a800;
 .timescale 0 0;
P_0x600000b95fc0 .param/l "i" 1 10 137, +C4<0100>;
S_0x14be9b3b0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x14be9a800;
 .timescale 0 0;
P_0x600000b96040 .param/l "i" 1 10 137, +C4<0101>;
S_0x14be9b520 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x14be9a800;
 .timescale 0 0;
P_0x600000b960c0 .param/l "i" 1 10 137, +C4<0110>;
S_0x14be9b690 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x14be9a800;
 .timescale 0 0;
P_0x600000b96140 .param/l "i" 1 10 137, +C4<0111>;
S_0x14be9b800 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x14be9a800;
 .timescale 0 0;
P_0x600000b95f80 .param/l "i" 1 10 137, +C4<01000>;
S_0x14be9b970 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x14be9a800;
 .timescale 0 0;
P_0x600000b96200 .param/l "i" 1 10 137, +C4<01001>;
S_0x14be9bae0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x14be9a800;
 .timescale 0 0;
P_0x600000b96280 .param/l "i" 1 10 137, +C4<01010>;
S_0x14be9bc50 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x14be9a800;
 .timescale 0 0;
P_0x600000b96300 .param/l "i" 1 10 137, +C4<01011>;
S_0x14be9bdc0 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x14be9a800;
 .timescale 0 0;
P_0x600000b96380 .param/l "i" 1 10 137, +C4<01100>;
S_0x14be9bf30 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x14be9a800;
 .timescale 0 0;
P_0x600000b96400 .param/l "i" 1 10 137, +C4<01101>;
S_0x14be9c0a0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x14be9a800;
 .timescale 0 0;
P_0x600000b96480 .param/l "i" 1 10 137, +C4<01110>;
S_0x14be9c210 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x14be9a800;
 .timescale 0 0;
P_0x600000b96500 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x14be6a4e0;
T_2 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cd7ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd7a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd7b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd79f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600002cd7690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002cd7a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600002cd7a80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002cd7a80_0, 0;
T_2.2 ;
    %load/vec4 v0x600002cd02d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002cd7b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600002cd7b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002cd7b10_0, 0;
T_2.5 ;
    %load/vec4 v0x600002cd69a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002cd79f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600002cd79f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002cd79f0_0, 0;
T_2.8 ;
    %load/vec4 v0x600002cd7840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600002cd7720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600002cd7a80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002cd7a80_0, 0;
T_2.11 ;
    %load/vec4 v0x600002cd0480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600002cd0360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600002cd7b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002cd7b10_0, 0;
T_2.14 ;
    %load/vec4 v0x600002cd6b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600002cd6a30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600002cd79f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002cd79f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14be6a4e0;
T_3 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cd7ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002cd7960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002cd7210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002cd73c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002cd6f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd70f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002cd7600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd7840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002cd0240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd0480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002cd6910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd6b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd6c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd6d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd0090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd66d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd6760_0, 0;
    %fork t_1, S_0x14be90370;
    %jmp t_0;
    .scope S_0x14be90370;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002cd5440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600002cd5440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600002cd5440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd7450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600002cd5440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd7330, 0, 4;
    %load/vec4 v0x600002cd5440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cd5440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x14be6a4e0;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600002cd7840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600002cd7720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd7840_0, 0;
T_3.4 ;
    %load/vec4 v0x600002cd0480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600002cd0360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd0480_0, 0;
T_3.7 ;
    %load/vec4 v0x600002cd6b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600002cd6a30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd6b50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd6c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd70f0_0, 0;
    %load/vec4 v0x600002cd7d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600002cd7c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600002cd7cc0_0;
    %assign/vec4 v0x600002cd7960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002cd73c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd6d90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600002cd7960_0;
    %assign/vec4 v0x600002cd6f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd70f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600002cd7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600002cd6fd0_0;
    %assign/vec4 v0x600002cd7210_0, 0;
    %load/vec4 v0x600002cd6fd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600002cd66d0_0, 0;
    %load/vec4 v0x600002cd6fd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600002cd6760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600002cd66d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd6d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600002cd7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002cd7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600002cd73c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600002cd7960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600002cd73c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd7450, 0, 4;
    %load/vec4 v0x600002cd7210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600002cd73c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd7330, 0, 4;
    %load/vec4 v0x600002cd73c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600002cd73c0_0, 0;
    %load/vec4 v0x600002cd7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002cd7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd6d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600002cd73c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600002cd73c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002cd7330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600002cd73c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002cd7330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600002cd73c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd7330, 0, 4;
    %load/vec4 v0x600002cd73c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002cd7450, 4;
    %assign/vec4 v0x600002cd7960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600002cd73c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600002cd73c0_0, 0;
    %load/vec4 v0x600002cd7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002cd7960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd6d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd0090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600002cd6520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd6c70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600002cd6520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600002cd66d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600002cd7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002cd7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600002cd7210_0;
    %assign/vec4 v0x600002cd7600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd7840_0, 0;
    %load/vec4 v0x600002cd7720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600002cd7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002cd7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600002cd7210_0;
    %assign/vec4 v0x600002cd0240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd0480_0, 0;
    %load/vec4 v0x600002cd0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600002cd7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002cd7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600002cd7210_0;
    %assign/vec4 v0x600002cd6910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd6b50_0, 0;
    %load/vec4 v0x600002cd6a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600002cd7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002cd7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600002cd6760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600002cd7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002cd7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600002cd74e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600002cd7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002cd7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600002cd0120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600002cd7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002cd7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600002cd67f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600002cd7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002cd7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600002cd6520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600002cd7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002cd7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600002cd7e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd0090_0, 0;
    %load/vec4 v0x600002cd7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002cd7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600002cd7c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600002cd7cc0_0;
    %assign/vec4 v0x600002cd7960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002cd73c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd6c70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600002cd7c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd6d90_0, 0;
    %load/vec4 v0x600002cd7cc0_0;
    %assign/vec4 v0x600002cd7960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002cd73c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002cd7d50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14be71160;
T_4 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cc86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd0870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600002cc8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cc87e0, 4;
    %assign/vec4 v0x600002cd0870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14be6c4c0;
T_5 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cc86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002cd0ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600002cd0ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002cd0ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd0a20, 0, 4;
    %load/vec4 v0x600002cd0ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cd0ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd0b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600002cc8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cc87e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd0a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002cd0ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600002cd0ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600002cd0ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002cd0a20, 4;
    %ix/getv/s 3, v0x600002cd0ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd0a20, 0, 4;
    %load/vec4 v0x600002cd0ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cd0ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cd0a20, 4;
    %assign/vec4 v0x600002cd0b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14be1c650;
T_6 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cc86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002cd0d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600002cd0d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002cd0d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd0cf0, 0, 4;
    %load/vec4 v0x600002cd0d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cd0d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd0e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002cc8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cc87e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd0cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002cd0d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600002cd0d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600002cd0d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002cd0cf0, 4;
    %ix/getv/s 3, v0x600002cd0d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd0cf0, 0, 4;
    %load/vec4 v0x600002cd0d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cd0d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cd0cf0, 4;
    %assign/vec4 v0x600002cd0e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14be20180;
T_7 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cc86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002cd1050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600002cd1050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002cd1050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd0fc0, 0, 4;
    %load/vec4 v0x600002cd1050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cd1050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd10e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600002cc8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cc87e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd0fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002cd1050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600002cd1050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600002cd1050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002cd0fc0, 4;
    %ix/getv/s 3, v0x600002cd1050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd0fc0, 0, 4;
    %load/vec4 v0x600002cd1050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cd1050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cd0fc0, 4;
    %assign/vec4 v0x600002cd10e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14be193c0;
T_8 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cd1b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd1d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd1680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd15f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cd1b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600002cd18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600002cd1cb0_0;
    %assign/vec4 v0x600002cd1d40_0, 0;
T_8.2 ;
    %load/vec4 v0x600002cd1830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600002cd1560_0;
    %assign/vec4 v0x600002cd1680_0, 0;
    %load/vec4 v0x600002cd1680_0;
    %assign/vec4 v0x600002cd15f0_0, 0;
    %load/vec4 v0x600002cd1710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600002cd19e0_0;
    %assign/vec4 v0x600002cd1b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600002cd1a70_0;
    %load/vec4 v0x600002cd19e0_0;
    %add;
    %assign/vec4 v0x600002cd1b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14be1b820;
T_9 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cd30f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd32a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd2be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd2b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cd3060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600002cd2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600002cd3210_0;
    %assign/vec4 v0x600002cd32a0_0, 0;
T_9.2 ;
    %load/vec4 v0x600002cd2d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600002cd2ac0_0;
    %assign/vec4 v0x600002cd2be0_0, 0;
    %load/vec4 v0x600002cd2be0_0;
    %assign/vec4 v0x600002cd2b50_0, 0;
    %load/vec4 v0x600002cd2c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600002cd2f40_0;
    %assign/vec4 v0x600002cd3060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600002cd2fd0_0;
    %load/vec4 v0x600002cd2f40_0;
    %add;
    %assign/vec4 v0x600002cd3060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14be0f6c0;
T_10 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cdc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cdc870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cdc1b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cdc120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cdc630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600002cdc3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600002cdc7e0_0;
    %assign/vec4 v0x600002cdc870_0, 0;
T_10.2 ;
    %load/vec4 v0x600002cdc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600002cdc090_0;
    %assign/vec4 v0x600002cdc1b0_0, 0;
    %load/vec4 v0x600002cdc1b0_0;
    %assign/vec4 v0x600002cdc120_0, 0;
    %load/vec4 v0x600002cdc240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600002cdc510_0;
    %assign/vec4 v0x600002cdc630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600002cdc5a0_0;
    %load/vec4 v0x600002cdc510_0;
    %add;
    %assign/vec4 v0x600002cdc630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14be04290;
T_11 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cddc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cdddd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cdd710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cdd680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cddb90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600002cdd950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600002cddd40_0;
    %assign/vec4 v0x600002cdddd0_0, 0;
T_11.2 ;
    %load/vec4 v0x600002cdd8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600002cdd5f0_0;
    %assign/vec4 v0x600002cdd710_0, 0;
    %load/vec4 v0x600002cdd710_0;
    %assign/vec4 v0x600002cdd680_0, 0;
    %load/vec4 v0x600002cdd7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600002cdda70_0;
    %assign/vec4 v0x600002cddb90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600002cddb00_0;
    %load/vec4 v0x600002cdda70_0;
    %add;
    %assign/vec4 v0x600002cddb90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14be159f0;
T_12 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cdf180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cdf330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cdec70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cdebe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cdf0f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600002cdeeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600002cdf2a0_0;
    %assign/vec4 v0x600002cdf330_0, 0;
T_12.2 ;
    %load/vec4 v0x600002cdee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600002cdeb50_0;
    %assign/vec4 v0x600002cdec70_0, 0;
    %load/vec4 v0x600002cdec70_0;
    %assign/vec4 v0x600002cdebe0_0, 0;
    %load/vec4 v0x600002cded00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600002cdefd0_0;
    %assign/vec4 v0x600002cdf0f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600002cdf060_0;
    %load/vec4 v0x600002cdefd0_0;
    %add;
    %assign/vec4 v0x600002cdf0f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x14be96fa0;
T_13 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cd8750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd8900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd8240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd81b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cd86c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600002cd8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600002cd8870_0;
    %assign/vec4 v0x600002cd8900_0, 0;
T_13.2 ;
    %load/vec4 v0x600002cd83f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600002cd8120_0;
    %assign/vec4 v0x600002cd8240_0, 0;
    %load/vec4 v0x600002cd8240_0;
    %assign/vec4 v0x600002cd81b0_0, 0;
    %load/vec4 v0x600002cd82d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600002cd85a0_0;
    %assign/vec4 v0x600002cd86c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600002cd8630_0;
    %load/vec4 v0x600002cd85a0_0;
    %add;
    %assign/vec4 v0x600002cd86c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14be915e0;
T_14 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cd9cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd9e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd97a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd9710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cd9c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600002cd99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600002cd9dd0_0;
    %assign/vec4 v0x600002cd9e60_0, 0;
T_14.2 ;
    %load/vec4 v0x600002cd9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600002cd9680_0;
    %assign/vec4 v0x600002cd97a0_0, 0;
    %load/vec4 v0x600002cd97a0_0;
    %assign/vec4 v0x600002cd9710_0, 0;
    %load/vec4 v0x600002cd9830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600002cd9b00_0;
    %assign/vec4 v0x600002cd9c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600002cd9b90_0;
    %load/vec4 v0x600002cd9b00_0;
    %add;
    %assign/vec4 v0x600002cd9c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14be8ef90;
T_15 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cdb210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cdb3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cdad00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cdac70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cdb180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600002cdaf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600002cdb330_0;
    %assign/vec4 v0x600002cdb3c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600002cdaeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600002cdabe0_0;
    %assign/vec4 v0x600002cdad00_0, 0;
    %load/vec4 v0x600002cdad00_0;
    %assign/vec4 v0x600002cdac70_0, 0;
    %load/vec4 v0x600002cdad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600002cdb060_0;
    %assign/vec4 v0x600002cdb180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600002cdb0f0_0;
    %load/vec4 v0x600002cdb060_0;
    %add;
    %assign/vec4 v0x600002cdb180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14be8a180;
T_16 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cc47e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cc4990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cc42d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cc4240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cc4750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600002cc4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600002cc4900_0;
    %assign/vec4 v0x600002cc4990_0, 0;
T_16.2 ;
    %load/vec4 v0x600002cc4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600002cc41b0_0;
    %assign/vec4 v0x600002cc42d0_0, 0;
    %load/vec4 v0x600002cc42d0_0;
    %assign/vec4 v0x600002cc4240_0, 0;
    %load/vec4 v0x600002cc4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600002cc4630_0;
    %assign/vec4 v0x600002cc4750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600002cc46c0_0;
    %load/vec4 v0x600002cc4630_0;
    %add;
    %assign/vec4 v0x600002cc4750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14be87b30;
T_17 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cc5d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cc5ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cc5830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cc57a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cc5cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002cc5a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600002cc5e60_0;
    %assign/vec4 v0x600002cc5ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x600002cc59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600002cc5710_0;
    %assign/vec4 v0x600002cc5830_0, 0;
    %load/vec4 v0x600002cc5830_0;
    %assign/vec4 v0x600002cc57a0_0, 0;
    %load/vec4 v0x600002cc58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600002cc5b90_0;
    %assign/vec4 v0x600002cc5cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600002cc5c20_0;
    %load/vec4 v0x600002cc5b90_0;
    %add;
    %assign/vec4 v0x600002cc5cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14be854e0;
T_18 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cc72a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cc7450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cc6d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cc6d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cc7210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600002cc6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600002cc73c0_0;
    %assign/vec4 v0x600002cc7450_0, 0;
T_18.2 ;
    %load/vec4 v0x600002cc6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600002cc6c70_0;
    %assign/vec4 v0x600002cc6d90_0, 0;
    %load/vec4 v0x600002cc6d90_0;
    %assign/vec4 v0x600002cc6d00_0, 0;
    %load/vec4 v0x600002cc6e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600002cc70f0_0;
    %assign/vec4 v0x600002cc7210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600002cc7180_0;
    %load/vec4 v0x600002cc70f0_0;
    %add;
    %assign/vec4 v0x600002cc7210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x14be82e90;
T_19 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cc0870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cc0a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cc0360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cc02d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cc07e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600002cc05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600002cc0990_0;
    %assign/vec4 v0x600002cc0a20_0, 0;
T_19.2 ;
    %load/vec4 v0x600002cc0510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600002cc0240_0;
    %assign/vec4 v0x600002cc0360_0, 0;
    %load/vec4 v0x600002cc0360_0;
    %assign/vec4 v0x600002cc02d0_0, 0;
    %load/vec4 v0x600002cc03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600002cc06c0_0;
    %assign/vec4 v0x600002cc07e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600002cc0750_0;
    %load/vec4 v0x600002cc06c0_0;
    %add;
    %assign/vec4 v0x600002cc07e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x14be809b0;
T_20 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cc1dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cc1f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cc18c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cc1830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cc1d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600002cc1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600002cc1ef0_0;
    %assign/vec4 v0x600002cc1f80_0, 0;
T_20.2 ;
    %load/vec4 v0x600002cc1a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600002cc17a0_0;
    %assign/vec4 v0x600002cc18c0_0, 0;
    %load/vec4 v0x600002cc18c0_0;
    %assign/vec4 v0x600002cc1830_0, 0;
    %load/vec4 v0x600002cc1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600002cc1c20_0;
    %assign/vec4 v0x600002cc1d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600002cc1cb0_0;
    %load/vec4 v0x600002cc1c20_0;
    %add;
    %assign/vec4 v0x600002cc1d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x14be7e360;
T_21 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cc3330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cc34e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cc2e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cc2d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cc32a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600002cc3060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600002cc3450_0;
    %assign/vec4 v0x600002cc34e0_0, 0;
T_21.2 ;
    %load/vec4 v0x600002cc2fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600002cc2d00_0;
    %assign/vec4 v0x600002cc2e20_0, 0;
    %load/vec4 v0x600002cc2e20_0;
    %assign/vec4 v0x600002cc2d90_0, 0;
    %load/vec4 v0x600002cc2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600002cc3180_0;
    %assign/vec4 v0x600002cc32a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600002cc3210_0;
    %load/vec4 v0x600002cc3180_0;
    %add;
    %assign/vec4 v0x600002cc32a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x14be7bd10;
T_22 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002ccc900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cccab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ccc3f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ccc360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002ccc870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600002ccc630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600002ccca20_0;
    %assign/vec4 v0x600002cccab0_0, 0;
T_22.2 ;
    %load/vec4 v0x600002ccc5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600002ccc2d0_0;
    %assign/vec4 v0x600002ccc3f0_0, 0;
    %load/vec4 v0x600002ccc3f0_0;
    %assign/vec4 v0x600002ccc360_0, 0;
    %load/vec4 v0x600002ccc480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600002ccc750_0;
    %assign/vec4 v0x600002ccc870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600002ccc7e0_0;
    %load/vec4 v0x600002ccc750_0;
    %add;
    %assign/vec4 v0x600002ccc870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x14be74a20;
T_23 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002ccde60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cce010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ccd950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ccd8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002ccddd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600002ccdb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600002ccdf80_0;
    %assign/vec4 v0x600002cce010_0, 0;
T_23.2 ;
    %load/vec4 v0x600002ccdb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600002ccd830_0;
    %assign/vec4 v0x600002ccd950_0, 0;
    %load/vec4 v0x600002ccd950_0;
    %assign/vec4 v0x600002ccd8c0_0, 0;
    %load/vec4 v0x600002ccd9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600002ccdcb0_0;
    %assign/vec4 v0x600002ccddd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600002ccdd40_0;
    %load/vec4 v0x600002ccdcb0_0;
    %add;
    %assign/vec4 v0x600002ccddd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x14be843e0;
T_24 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cc86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002cd05a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600002cd05a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002cd05a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd0510, 0, 4;
    %load/vec4 v0x600002cd05a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cd05a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600002cc8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cc83f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd0510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002cd05a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x600002cd05a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x600002cd05a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002cd0510, 4;
    %ix/getv/s 3, v0x600002cd05a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd0510, 0, 4;
    %load/vec4 v0x600002cd05a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cd05a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x14be7f740;
T_25 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cc86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002cd06c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x600002cd06c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002cd06c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd0630, 0, 4;
    %load/vec4 v0x600002cd06c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cd06c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600002cc8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cc83f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd0630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002cd06c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x600002cd06c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x600002cd06c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002cd0630, 4;
    %ix/getv/s 3, v0x600002cd06c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd0630, 0, 4;
    %load/vec4 v0x600002cd06c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cd06c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x14be7aaa0;
T_26 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cc86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002cd07e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600002cd07e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002cd07e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd0750, 0, 4;
    %load/vec4 v0x600002cd07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cd07e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600002cc8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cc83f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd0750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002cd07e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600002cd07e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600002cd07e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002cd0750, 4;
    %ix/getv/s 3, v0x600002cd07e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cd0750, 0, 4;
    %load/vec4 v0x600002cd07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cd07e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14be8dd20;
T_27 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cc86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002cc8990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002cc8090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600002cc8a20_0;
    %assign/vec4 v0x600002cc8990_0, 0;
    %load/vec4 v0x600002cc8120_0;
    %assign/vec4 v0x600002cc8090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x14be8dd20;
T_28 ;
    %wait E_0x600000baab80;
    %load/vec4 v0x600002cc8990_0;
    %store/vec4 v0x600002cc8a20_0, 0, 3;
    %load/vec4 v0x600002cc8090_0;
    %store/vec4 v0x600002cc8120_0, 0, 16;
    %load/vec4 v0x600002cc8990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600002cc8900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600002cc8bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600002cc8a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002cc8120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600002cc8bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600002cc8a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002cc8120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600002cc8090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002cc8120_0, 0, 16;
    %load/vec4 v0x600002ccfe70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002cc8090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600002cc8a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002cc8120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600002cc8090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002cc8120_0, 0, 16;
    %load/vec4 v0x600002cc82d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600002cc8090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002cc8a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002cc8120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002cc8a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x14be9ac80;
T_29 ;
    %wait E_0x600000b95dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %load/vec4 v0x600002cb5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600002cb5050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x14be9ac80;
T_30 ;
    %wait E_0x600000b95d80;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002cb4990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x14be9adf0;
T_31 ;
    %wait E_0x600000b95dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %load/vec4 v0x600002cb5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600002cb5050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x14be9adf0;
T_32 ;
    %wait E_0x600000b95d80;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002cb4990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x14be9af60;
T_33 ;
    %wait E_0x600000b95dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %load/vec4 v0x600002cb5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600002cb5050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x14be9af60;
T_34 ;
    %wait E_0x600000b95d80;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002cb4990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x14be9b0d0;
T_35 ;
    %wait E_0x600000b95dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %load/vec4 v0x600002cb5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600002cb5050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x14be9b0d0;
T_36 ;
    %wait E_0x600000b95d80;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002cb4990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x14be9b240;
T_37 ;
    %wait E_0x600000b95dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %load/vec4 v0x600002cb5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600002cb5050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x14be9b240;
T_38 ;
    %wait E_0x600000b95d80;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002cb4990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x14be9b3b0;
T_39 ;
    %wait E_0x600000b95dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %load/vec4 v0x600002cb5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600002cb5050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x14be9b3b0;
T_40 ;
    %wait E_0x600000b95d80;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002cb4990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x14be9b520;
T_41 ;
    %wait E_0x600000b95dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %load/vec4 v0x600002cb5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600002cb5050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x14be9b520;
T_42 ;
    %wait E_0x600000b95d80;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002cb4990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x14be9b690;
T_43 ;
    %wait E_0x600000b95dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %load/vec4 v0x600002cb5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600002cb5050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x14be9b690;
T_44 ;
    %wait E_0x600000b95d80;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002cb4990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x14be9b800;
T_45 ;
    %wait E_0x600000b95dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %load/vec4 v0x600002cb5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600002cb5050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x14be9b800;
T_46 ;
    %wait E_0x600000b95d80;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002cb4990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x14be9b970;
T_47 ;
    %wait E_0x600000b95dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %load/vec4 v0x600002cb5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600002cb5050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x14be9b970;
T_48 ;
    %wait E_0x600000b95d80;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002cb4990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x14be9bae0;
T_49 ;
    %wait E_0x600000b95dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %load/vec4 v0x600002cb5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600002cb5050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x14be9bae0;
T_50 ;
    %wait E_0x600000b95d80;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002cb4990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x14be9bc50;
T_51 ;
    %wait E_0x600000b95dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %load/vec4 v0x600002cb5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600002cb5050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x14be9bc50;
T_52 ;
    %wait E_0x600000b95d80;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002cb4990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x14be9bdc0;
T_53 ;
    %wait E_0x600000b95dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %load/vec4 v0x600002cb5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600002cb5050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x14be9bdc0;
T_54 ;
    %wait E_0x600000b95d80;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002cb4990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x14be9bf30;
T_55 ;
    %wait E_0x600000b95dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %load/vec4 v0x600002cb5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600002cb5050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x14be9bf30;
T_56 ;
    %wait E_0x600000b95d80;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002cb4990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x14be9c0a0;
T_57 ;
    %wait E_0x600000b95dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %load/vec4 v0x600002cb5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600002cb5050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x14be9c0a0;
T_58 ;
    %wait E_0x600000b95d80;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002cb4990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x14be9c210;
T_59 ;
    %wait E_0x600000b95dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %load/vec4 v0x600002cb5dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600002cb5050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb5290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x14be9c210;
T_60 ;
    %wait E_0x600000b95d80;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002cb4990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x14be9a800;
T_61 ;
    %wait E_0x600000b95cc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002cb50e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600002cb50e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600002cb50e0_0;
    %load/vec4a v0x600002cb5170, 4;
    %ix/getv/s 4, v0x600002cb50e0_0;
    %store/vec4a v0x600002cb5560, 4, 0;
    %load/vec4 v0x600002cb50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cb50e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002cb5c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600002cb5c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002cb50e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600002cb50e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600002cb5c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600002cb5dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600002cb5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002cb50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002cb5560, 4;
    %load/vec4 v0x600002cb5c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002cb50e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002cb5560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600002cb5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002cb50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002cb5560, 4;
    %load/vec4 v0x600002cb5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002cb50e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002cb5560, 4;
    %add;
    %load/vec4 v0x600002cb5c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002cb50e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002cb5560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600002cb5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002cb50e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002cb5560, 4;
    %load/vec4 v0x600002cb5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002cb50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002cb5560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600002cb5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002cb50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002cb5560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600002cb5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002cb50e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002cb5560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600002cb5c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002cb50e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002cb5560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600002cb5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002cb50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002cb5560, 4;
    %load/vec4 v0x600002cb5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002cb50e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002cb5560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600002cb5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002cb50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002cb5560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600002cb5c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002cb50e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002cb5560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600002cb5c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002cb50e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002cb5560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600002cb50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cb50e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600002cb5c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cb5c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cb5560, 4;
    %store/vec4 v0x600002cb54d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x14be9a800;
T_62 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cb55f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002cb5cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002cb4c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002cb4f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002cb4900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cb5b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cb58c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cb4ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cb5dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002cb5ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002cb6130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002cb62e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002cb5050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002cb53b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002cb4e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cb5b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cb58c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cb4ea0_0, 0;
    %load/vec4 v0x600002cb5cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002cb5cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600002cb4cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600002cb4ab0_0;
    %assign/vec4 v0x600002cb4c60_0, 0;
    %load/vec4 v0x600002cb5d40_0;
    %assign/vec4 v0x600002cb5dd0_0, 0;
    %load/vec4 v0x600002cb5e60_0;
    %assign/vec4 v0x600002cb5ef0_0, 0;
    %load/vec4 v0x600002cb6010_0;
    %assign/vec4 v0x600002cb6130_0, 0;
    %load/vec4 v0x600002cb61c0_0;
    %assign/vec4 v0x600002cb62e0_0, 0;
    %load/vec4 v0x600002cb4fc0_0;
    %assign/vec4 v0x600002cb5050_0, 0;
    %load/vec4 v0x600002cb5320_0;
    %assign/vec4 v0x600002cb53b0_0, 0;
    %load/vec4 v0x600002cb4d80_0;
    %assign/vec4 v0x600002cb4e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002cb5cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600002cb4e10_0;
    %assign/vec4 v0x600002cb4f30_0, 0;
    %load/vec4 v0x600002cb53b0_0;
    %assign/vec4 v0x600002cb4900_0, 0;
    %load/vec4 v0x600002cb5dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002cb5cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cb58c0_0, 0;
    %load/vec4 v0x600002cb53b0_0;
    %assign/vec4 v0x600002cb5710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002cb5cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cb5b90_0, 0;
    %load/vec4 v0x600002cb53b0_0;
    %assign/vec4 v0x600002cb5710_0, 0;
    %load/vec4 v0x600002cb60a0_0;
    %assign/vec4 v0x600002cb5a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002cb5cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002cb5cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002cb5cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002cb5cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600002cb4990_0;
    %load/vec4 v0x600002cb5ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cb5f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002cb5cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600002cb5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600002cb5dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600002cb5cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002cb5cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x600002cb57a0_0;
    %load/vec4 v0x600002cb5ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cb5f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002cb5cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600002cb54d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002cb5ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cb5f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002cb5cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cb4ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002cb5cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x14be6a920;
T_63 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cd4cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd4b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002cd4bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002cd4360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002cd4c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002cd43f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002cd47e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002cd4ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002cd4630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002cd46c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002cd4900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002cd4990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002cd4480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002cd4e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002cd5170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd5290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd4fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002ceb450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002ceb060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ceb570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ceb180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ceb720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ceb330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002cebcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cebde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cec6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cebb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd4510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd5290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd4fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd4510_0, 0;
    %load/vec4 v0x600002cd5320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x600002cd42d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x600002cd53b0_0;
    %assign/vec4 v0x600002cd4b40_0, 0;
    %load/vec4 v0x600002cd45a0_0;
    %assign/vec4 v0x600002cd4630_0, 0;
    %load/vec4 v0x600002cd4870_0;
    %assign/vec4 v0x600002cd4900_0, 0;
    %load/vec4 v0x600002cd4000_0;
    %assign/vec4 v0x600002cd4c60_0, 0;
    %load/vec4 v0x600002cec630_0;
    %assign/vec4 v0x600002cd43f0_0, 0;
    %load/vec4 v0x600002cd4750_0;
    %assign/vec4 v0x600002cd47e0_0, 0;
    %load/vec4 v0x600002cd4a20_0;
    %assign/vec4 v0x600002cd4ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600002cd4630_0;
    %assign/vec4 v0x600002cd46c0_0, 0;
    %load/vec4 v0x600002cd4900_0;
    %assign/vec4 v0x600002cd4990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002cd4bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002cd4360_0, 0;
    %load/vec4 v0x600002cd4b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x600002cd46c0_0;
    %assign/vec4 v0x600002ceb060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ceb180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ceb330_0, 0;
    %load/vec4 v0x600002ceb210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600002ceb330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ceb330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cebb10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600002cebba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600002cebb10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600002ceb960_0;
    %assign/vec4 v0x600002cd4480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cebb10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600002cd4990_0;
    %assign/vec4 v0x600002cd4e10_0, 0;
    %load/vec4 v0x600002cd4480_0;
    %assign/vec4 v0x600002cd5170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd5290_0, 0;
    %load/vec4 v0x600002cd5050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600002cd4990_0;
    %assign/vec4 v0x600002cd4e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd4fc0_0, 0;
    %load/vec4 v0x600002cd5050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600002cd4ea0_0;
    %assign/vec4 v0x600002cd4480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x600002cd46c0_0;
    %assign/vec4 v0x600002ceb450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ceb570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ceb720_0, 0;
    %load/vec4 v0x600002ceb600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600002ceb720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ceb720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600002cd4480_0;
    %assign/vec4 v0x600002cebcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cebde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cec6c0_0, 0;
    %load/vec4 v0x600002cebe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600002cec6c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cec6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cebde0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x600002ceb8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600002cd4360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002cd4360_0, 0;
    %load/vec4 v0x600002cd46c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600002cd46c0_0, 0;
    %load/vec4 v0x600002cd4990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002cd4990_0, 0;
    %load/vec4 v0x600002cd43f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002cd4360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600002cd4b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600002cd4bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002cd4bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002cd4360_0, 0;
    %load/vec4 v0x600002cd4c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002cd4bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600002cd4630_0;
    %load/vec4 v0x600002cd4bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600002cd47e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600002cd46c0_0, 0;
    %load/vec4 v0x600002cd4900_0;
    %load/vec4 v0x600002cd4bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600002cd4ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600002cd4990_0, 0;
    %load/vec4 v0x600002cd4b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd4510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002cd5320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x14be69cc0;
T_64 ;
    %wait E_0x600000b950c0;
    %load/vec4 v0x600002cc90e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600002cc9050_0;
    %load/vec4 v0x600002cc8cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cc8ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600002cc8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600002cc8cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002cc8ea0, 4;
    %assign/vec4 v0x600002cc8f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x14be69cc0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002cc8e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600002cc8e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002cc8e10_0;
    %store/vec4a v0x600002cc8ea0, 4, 0;
    %load/vec4 v0x600002cc8e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cc8e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x14be69fa0;
T_66 ;
    %wait E_0x600000b950c0;
    %load/vec4 v0x600002cc95f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600002cc9560_0;
    %load/vec4 v0x600002cc9200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cc93b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x600002cc94d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600002cc9200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002cc93b0, 4;
    %assign/vec4 v0x600002cc9440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x14be69fa0;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002cc9320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600002cc9320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002cc9320_0;
    %store/vec4a v0x600002cc93b0, 4, 0;
    %load/vec4 v0x600002cc9320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cc9320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x14bea0120;
T_68 ;
    %wait E_0x600000b950c0;
    %load/vec4 v0x600002cc9b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600002cc9a70_0;
    %load/vec4 v0x600002cc9710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cc98c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600002cc99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600002cc9710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002cc98c0, 4;
    %assign/vec4 v0x600002cc9950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x14bea0120;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002cc9830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600002cc9830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002cc9830_0;
    %store/vec4a v0x600002cc98c0, 4, 0;
    %load/vec4 v0x600002cc9830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cc9830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x14be9a1b0;
T_70 ;
    %wait E_0x600000b950c0;
    %load/vec4 v0x600002cca010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600002cc9f80_0;
    %load/vec4 v0x600002cc9c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cc9dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600002cc9ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600002cc9c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002cc9dd0, 4;
    %assign/vec4 v0x600002cc9e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x14be9a1b0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002cc9d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600002cc9d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002cc9d40_0;
    %store/vec4a v0x600002cc9dd0, 4, 0;
    %load/vec4 v0x600002cc9d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cc9d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x14be99a20;
T_72 ;
    %wait E_0x600000b94f80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002cca2e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600002cca2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600002ccb960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600002cca6d0_0;
    %pad/u 32;
    %load/vec4 v0x600002cca2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002ccbc30_0, 4, 1;
    %load/vec4 v0x600002ccb450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600002cca520_0;
    %pad/u 32;
    %load/vec4 v0x600002cca2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002ccbb10_0, 4, 1;
    %load/vec4 v0x600002ccb720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600002cca640_0;
    %pad/u 32;
    %load/vec4 v0x600002cca2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002ccbba0_0, 4, 1;
    %load/vec4 v0x600002cb41b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600002cb4000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600002cca910_0;
    %pad/u 32;
    %load/vec4 v0x600002cca2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002ccbcc0_0, 4, 1;
    %load/vec4 v0x600002ccaf40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600002ccad90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600002cca400_0;
    %pad/u 32;
    %load/vec4 v0x600002cca2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002ccba80_0, 4, 1;
    %load/vec4 v0x600002cca2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cca2e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x14be99a20;
T_73 ;
    %wait E_0x600000b94f40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002cca2e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600002cca2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600002ccbc30_0;
    %load/vec4 v0x600002cca2e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002ccb180_0, 4, 1;
    %load/vec4 v0x600002ccbb10_0;
    %load/vec4 v0x600002cca2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600002ccbc30_0;
    %load/vec4 v0x600002cca2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002ccb060_0, 4, 1;
    %load/vec4 v0x600002ccbba0_0;
    %load/vec4 v0x600002cca2e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600002ccbc30_0;
    %load/vec4 v0x600002cca2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600002ccbb10_0;
    %load/vec4 v0x600002cca2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002ccb0f0_0, 4, 1;
    %load/vec4 v0x600002ccbcc0_0;
    %load/vec4 v0x600002cca2e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600002ccbc30_0;
    %load/vec4 v0x600002cca2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600002ccbb10_0;
    %load/vec4 v0x600002cca2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600002ccbba0_0;
    %load/vec4 v0x600002cca2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002ccb210_0, 4, 1;
    %load/vec4 v0x600002ccba80_0;
    %load/vec4 v0x600002cca2e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600002ccbc30_0;
    %load/vec4 v0x600002cca2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600002ccbb10_0;
    %load/vec4 v0x600002cca2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600002ccbba0_0;
    %load/vec4 v0x600002cca2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600002ccbcc0_0;
    %load/vec4 v0x600002cca2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002ccafd0_0, 4, 1;
    %load/vec4 v0x600002ccb180_0;
    %load/vec4 v0x600002cca2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600002cb43f0_0;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4a v0x600002cca370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4a v0x600002ccaa30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002ccaac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002cca880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600002ccb060_0;
    %load/vec4 v0x600002cca2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600002cb42d0_0;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4a v0x600002cca370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4a v0x600002ccaa30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002ccaac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002cca880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600002ccb0f0_0;
    %load/vec4 v0x600002cca2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600002cb4360_0;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4a v0x600002cca370, 4, 0;
    %load/vec4 v0x600002ccb690_0;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4a v0x600002ccaa30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002ccaac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002cca880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600002ccb210_0;
    %load/vec4 v0x600002cca2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600002cb4480_0;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4a v0x600002cca370, 4, 0;
    %load/vec4 v0x600002cb4120_0;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4a v0x600002ccaa30, 4, 0;
    %load/vec4 v0x600002cb41b0_0;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002ccaac0_0, 4, 1;
    %load/vec4 v0x600002cb4000_0;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002cca880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600002ccafd0_0;
    %load/vec4 v0x600002cca2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600002cb4240_0;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4a v0x600002cca370, 4, 0;
    %load/vec4 v0x600002ccaeb0_0;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4a v0x600002ccaa30, 4, 0;
    %load/vec4 v0x600002ccaf40_0;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002ccaac0_0, 4, 1;
    %load/vec4 v0x600002ccad90_0;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002cca880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4a v0x600002cca370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4a v0x600002ccaa30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002ccaac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002cca2e0_0;
    %store/vec4 v0x600002cca880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600002cca2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cca2e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x14be99a20;
T_74 ;
    %wait E_0x600000b950c0;
    %load/vec4 v0x600002cca6d0_0;
    %assign/vec4 v0x600002cca760_0, 0;
    %load/vec4 v0x600002cca520_0;
    %assign/vec4 v0x600002cca5b0_0, 0;
    %load/vec4 v0x600002cca910_0;
    %assign/vec4 v0x600002cca9a0_0, 0;
    %load/vec4 v0x600002cca400_0;
    %assign/vec4 v0x600002cca490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x14be99a20;
T_75 ;
    %wait E_0x600000b94ec0;
    %load/vec4 v0x600002cca760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002cca7f0, 4;
    %store/vec4 v0x600002ccb8d0_0, 0, 256;
    %load/vec4 v0x600002cca5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002cca7f0, 4;
    %store/vec4 v0x600002ccb3c0_0, 0, 256;
    %load/vec4 v0x600002cca9a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002cca7f0, 4;
    %store/vec4 v0x600002ccbf00_0, 0, 256;
    %load/vec4 v0x600002cca490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002cca7f0, 4;
    %store/vec4 v0x600002ccad00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x14be94bc0;
T_76 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cb2010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002cb0360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cb03f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600002cb06c0_0;
    %assign/vec4 v0x600002cb03f0_0, 0;
    %load/vec4 v0x600002cb06c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600002cb05a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600002cb02d0, 4;
    %assign/vec4 v0x600002cb0360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x14be94bc0;
T_77 ;
    %wait E_0x600000b950c0;
    %load/vec4 v0x600002cb1d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600002cb1cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600002cb1c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600002cb1b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600002cb1b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002cb02d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x14be94bc0;
T_78 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cb2010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cb2be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002cb2b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cb70f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cb7180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cb1680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cb7060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600002cb1710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002cb2be0_0, 0;
    %load/vec4 v0x600002cb0e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600002cb2b50_0, 0;
    %load/vec4 v0x600002cb1710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002cb70f0_0, 0;
    %load/vec4 v0x600002cb70f0_0;
    %assign/vec4 v0x600002cb7180_0, 0;
    %load/vec4 v0x600002cb15f0_0;
    %assign/vec4 v0x600002cb1680_0, 0;
    %load/vec4 v0x600002cb0ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600002cb7060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x14be94bc0;
T_79 ;
    %wait E_0x600000baa280;
    %load/vec4 v0x600002cb2010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002cb1710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002cb0ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002cb13b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002cb0e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cb15f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cb1440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cb0f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cb15f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cb0f30_0, 0;
    %load/vec4 v0x600002cb2370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600002cb1200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600002cb1710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600002cb1710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600002cb13b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002cb13b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600002cb1710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cb1440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002cb13b0_0, 0;
    %load/vec4 v0x600002cb0870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cb1440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002cb0e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002cb1710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600002cb19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600002cb0e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600002cb0e10_0, 0;
    %load/vec4 v0x600002cb0e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cb15f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002cb0ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002cb1710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600002cb0bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600002cb0ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002cb0ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x600002cb2250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002cb1710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600002cb13b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002cb1710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cb0f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002cb1710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x14be99db0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002cb3720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002cbc090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002cbc3f0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002cbc480_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002cb37b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002cbc120_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002cb3960_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002cb38d0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002cb3b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002cb39f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002cb3cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002cb2fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002cb2d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002cb3600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002cb3210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002cb3450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002cb3330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002cb3180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002cb32a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x14be99db0;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600002cb3720_0;
    %inv;
    %store/vec4 v0x600002cb3720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x14be99db0;
T_82 ;
    %vpi_call/w 3 61 "$display", "Simple E2E GEMM Test" {0 0 0};
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cc8ea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cc93b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cc98c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cc9dd0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cc8ea0, 4, 0;
    %pushi/vec4 134678021, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cc93b0, 4, 0;
    %pushi/vec4 202050057, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cc98c0, 4, 0;
    %pushi/vec4 269422093, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cc9dd0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb02d0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002cb02d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002cbc090_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002cbc090_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600000ba98c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002cbc3f0_0, 0, 1;
    %wait E_0x600000b950c0;
    %wait E_0x600000b950c0;
    %wait E_0x600000ba98c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002cbc3f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002cb3840_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600002cb3840_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600000b950c0;
    %load/vec4 v0x600002cbc2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x600002cb3840_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600002cb3840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cb3840_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cc8ea0, 4;
    %store/vec4 v0x600002cb3de0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cc93b0, 4;
    %store/vec4 v0x600002cb3e70_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cc98c0, 4;
    %store/vec4 v0x600002cb3f00_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002cc9dd0, 4;
    %store/vec4 v0x600002cbc000_0, 0, 256;
    %vpi_call/w 3 101 "$display", "\012Results (expected: identity * A = A):" {0 0 0};
    %load/vec4 v0x600002cb3de0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002cb3de0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002cb3de0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002cb3de0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 102 "$display", "  Row 0: [%0d, %0d, %0d, %0d] (expected [1,2,3,4])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002cb3e70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002cb3e70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002cb3e70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002cb3e70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 105 "$display", "  Row 1: [%0d, %0d, %0d, %0d] (expected [5,6,7,8])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002cb3f00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002cb3f00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002cb3f00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002cb3f00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 108 "$display", "  Row 2: [%0d, %0d, %0d, %0d] (expected [9,10,11,12])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002cbc000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002cbc000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002cbc000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002cbc000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 111 "$display", "  Row 3: [%0d, %0d, %0d, %0d] (expected [13,14,15,16])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002cb3de0_0;
    %parti/s 32, 0, 2;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_82.20, 4;
    %load/vec4 v0x600002cb3de0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.20;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_82.19, 22;
    %load/vec4 v0x600002cb3de0_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.19;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_82.18, 21;
    %load/vec4 v0x600002cb3de0_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.18;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_82.17, 20;
    %load/vec4 v0x600002cb3e70_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.17;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_82.16, 19;
    %load/vec4 v0x600002cb3e70_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.16;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_82.15, 18;
    %load/vec4 v0x600002cb3e70_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.15;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_82.14, 17;
    %load/vec4 v0x600002cb3e70_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.14;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_82.13, 16;
    %load/vec4 v0x600002cb3f00_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.13;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_82.12, 15;
    %load/vec4 v0x600002cb3f00_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.12;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_82.11, 14;
    %load/vec4 v0x600002cb3f00_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.11;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_82.10, 13;
    %load/vec4 v0x600002cb3f00_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.10;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_82.9, 12;
    %load/vec4 v0x600002cbc000_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.9;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_82.8, 11;
    %load/vec4 v0x600002cbc000_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 14, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_82.7, 10;
    %load/vec4 v0x600002cbc000_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.6, 9;
    %load/vec4 v0x600002cbc000_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %vpi_call/w 3 119 "$display", "\012>>> E2E GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_82.5;
T_82.4 ;
    %vpi_call/w 3 121 "$display", "\012>>> E2E GEMM TEST FAILED <<<" {0 0 0};
T_82.5 ;
    %vpi_call/w 3 123 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_simple.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
