set verilog_files {\
	SPI_loopback.v\
	SPI_Master.v\
	SPI_Slave.v\
)

set clk clk

set top_des_name SPI_loopback

set dont_touch_module_name TSC
