{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1684976432385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1684976432385 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "eth_udp_loop EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"eth_udp_loop\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1684976432434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684976432482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684976432482 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 180 4000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 180 degrees (4000 ps) for pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 1701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1684976432559 ""}  } { { "db/pll_altpll.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 1701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1684976432559 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1684976432888 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684976433258 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684976433258 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684976433258 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684976433258 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684976433258 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684976433258 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684976433258 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684976433258 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684976433258 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1684976433258 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 13358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684976433285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 13360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684976433285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 13362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684976433285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 13364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684976433285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 13366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684976433285 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1684976433285 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1684976433291 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1684976433813 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "No exact pin location assignment(s) for 14 pins of 14 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1684976434508 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1684976435184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1684976435184 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1684976435184 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1684976435184 ""}
{ "Info" "ISTA_SDC_FOUND" "eth_udp_loop.out.sdc " "Reading SDC File: 'eth_udp_loop.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1684976435205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eth_udp_loop.out.sdc 49 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at eth_udp_loop.out.sdc(49): u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "F:/001/1_Verilog/50_eth_udp_loop/par/eth_udp_loop.out.sdc" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/eth_udp_loop.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1684976435206 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock eth_udp_loop.out.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at eth_udp_loop.out.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase 45.000 -master_clock \{eth_rxc\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  " "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase 45.000 -master_clock \{eth_rxc\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " {  } { { "F:/001/1_Verilog/50_eth_udp_loop/par/eth_udp_loop.out.sdc" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/eth_udp_loop.out.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1684976435207 ""}  } { { "F:/001/1_Verilog/50_eth_udp_loop/par/eth_udp_loop.out.sdc" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/eth_udp_loop.out.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1684976435207 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 180.00, found: -45.00) " "-phase (expected: 180.00, found: -45.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1684976435250 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1684976435250 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1684976435250 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1684976435251 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1684976435251 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1684976435251 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1684976435251 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684976435251 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684976435251 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684976435251 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000      eth_rxc " "   8.000      eth_rxc" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684976435251 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   8.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684976435251 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1684976435251 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684976435600 ""}  } { { "db/pll_altpll.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 1701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684976435600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684976435600 ""}  } { { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 4743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684976435600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_rst_n~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684976435600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "udp:u_udp\|udp_tx:u_udp_tx\|ip_head\[0\]\[0\]~32 " "Destination node udp:u_udp\|udp_tx:u_udp_tx\|ip_head\[0\]\[0\]~32" {  } { { "../rtl/udp/udp_tx.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v" 239 -1 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 2868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684976435600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "udp:u_udp\|udp_tx:u_udp_tx\|ip_head\[2\]\[8\]~33 " "Destination node udp:u_udp\|udp_tx:u_udp_tx\|ip_head\[2\]\[8\]~33" {  } { { "../rtl/udp/udp_tx.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v" 239 -1 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 2876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684976435600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_rst_n~output " "Destination node eth_rst_n~output" {  } { { "../rtl/eth_udp_loop.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 13337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684976435600 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1684976435600 ""}  } { { "../rtl/eth_udp_loop.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 13338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684976435600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684976435600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 11390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684976435600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 11415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684976435600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 9374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684976435600 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1684976435600 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 10033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684976435600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684976435601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 7380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684976435601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 7404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684976435601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 5530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684976435601 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1684976435601 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 6392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684976435601 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_h\[0\] LAB_X1_Y1_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_8hf.tdf" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_in_8hf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 1681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_l\[0\] LAB_X1_Y1_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_8hf.tdf" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_in_8hf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 1682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_latch_l\[0\] LAB_X1_Y1_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_8hf.tdf" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_in_8hf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 1683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rx_ctl~input IOIBUF_X1_Y0_N1 " "Node \"eth_rx_ctl~input\" is constrained to location IOIBUF_X1_Y0_N1 to improve DDIO timing" {  } { { "../rtl/eth_udp_loop.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 13340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rx_ctl PIN AF4 " "Node \"eth_rx_ctl\" is constrained to location PIN AF4 to improve DDIO timing" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { eth_rx_ctl } } } { "../rtl/eth_udp_loop.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[0\] LAB_X1_Y1_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_in_bhf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 1690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[0\] LAB_X1_Y1_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_in_bhf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 1694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[0\] LAB_X1_Y1_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_in_bhf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 1698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[0\]~input IOIBUF_X1_Y0_N8 " "Node \"eth_rxd\[0\]~input\" is constrained to location IOIBUF_X1_Y0_N8 to improve DDIO timing" {  } { { "../rtl/eth_udp_loop.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 13341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[0\] PIN AD4 " "Node \"eth_rxd\[0\]\" is constrained to location PIN AD4 to improve DDIO timing" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { eth_rxd[0] } } } { "../rtl/eth_udp_loop.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[1\] LAB_X1_Y1_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_in_bhf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 1689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[1\] LAB_X1_Y1_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_in_bhf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 1693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[1\] LAB_X1_Y1_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_in_bhf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 1697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[1\]~input IOIBUF_X1_Y0_N15 " "Node \"eth_rxd\[1\]~input\" is constrained to location IOIBUF_X1_Y0_N15 to improve DDIO timing" {  } { { "../rtl/eth_udp_loop.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 13342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[1\] PIN AE6 " "Node \"eth_rxd\[1\]\" is constrained to location PIN AE6 to improve DDIO timing" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { eth_rxd[1] } } } { "../rtl/eth_udp_loop.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[2\] LAB_X1_Y1_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_in_bhf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 1688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[2\] LAB_X1_Y1_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_in_bhf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 1692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[2\] LAB_X1_Y1_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_in_bhf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 1696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[2\]~input IOIBUF_X1_Y0_N22 " "Node \"eth_rxd\[2\]~input\" is constrained to location IOIBUF_X1_Y0_N22 to improve DDIO timing" {  } { { "../rtl/eth_udp_loop.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 13343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[2\] PIN AD5 " "Node \"eth_rxd\[2\]\" is constrained to location PIN AD5 to improve DDIO timing" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { eth_rxd[2] } } } { "../rtl/eth_udp_loop.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[3\] LAB_X1_Y4_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X1_Y4_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_in_bhf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 1687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[3\] LAB_X1_Y4_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X1_Y4_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_in_bhf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 1691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[3\] LAB_X1_Y4_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X1_Y4_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_in_bhf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 1695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[3\]~input IOIBUF_X0_Y4_N1 " "Node \"eth_rxd\[3\]~input\" is constrained to location IOIBUF_X0_Y4_N1 to improve DDIO timing" {  } { { "../rtl/eth_udp_loop.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 13344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[3\] PIN AC4 " "Node \"eth_rxd\[3\]\" is constrained to location PIN AC4 to improve DDIO timing" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { eth_rxd[3] } } } { "../rtl/eth_udp_loop.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1684976435728 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1684976435728 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1684976436144 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684976436150 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684976436151 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684976436162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684976436177 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1684976436188 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1684976436188 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1684976436195 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1684976436198 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1684976436204 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1684976436204 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 2.5V 0 7 0 " "Number of I/O pins in group: 7 (unused VREF, 2.5V VCCIO, 0 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1684976436211 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1684976436211 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1684976436211 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684976436212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 61 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684976436212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 4 69 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684976436212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684976436212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684976436212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684976436212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684976436212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684976436212 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1684976436212 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1684976436212 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684976436796 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1684976436813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1684976438685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684976439499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1684976439566 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1684976447383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684976447383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1684976448087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.10 " "Router is attempting to preserve 0.10 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1684976450501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "F:/001/1_Verilog/50_eth_udp_loop/par/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1684976452122 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1684976452122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1684976454041 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1684976454041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684976454045 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.88 " "Total time spent on timing analysis during the Fitter is 2.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1684976454226 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684976454261 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684976454639 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684976454641 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684976454985 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684976455752 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/001/1_Verilog/50_eth_udp_loop/par/output_files/eth_udp_loop.fit.smsg " "Generated suppressed messages file F:/001/1_Verilog/50_eth_udp_loop/par/output_files/eth_udp_loop.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1684976457019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6106 " "Peak virtual memory: 6106 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684976457966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 09:00:57 2023 " "Processing ended: Thu May 25 09:00:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684976457966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684976457966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684976457966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1684976457966 ""}
