#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2224550 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x22246e0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x22172d0 .functor NOT 1, L_0x2270fd0, C4<0>, C4<0>, C4<0>;
L_0x2270db0 .functor XOR 2, L_0x2270c50, L_0x2270d10, C4<00>, C4<00>;
L_0x2270ec0 .functor XOR 2, L_0x2270db0, L_0x2270e20, C4<00>, C4<00>;
v0x226cae0_0 .net *"_ivl_10", 1 0, L_0x2270e20;  1 drivers
v0x226cbe0_0 .net *"_ivl_12", 1 0, L_0x2270ec0;  1 drivers
v0x226ccc0_0 .net *"_ivl_2", 1 0, L_0x226ffb0;  1 drivers
v0x226cd80_0 .net *"_ivl_4", 1 0, L_0x2270c50;  1 drivers
v0x226ce60_0 .net *"_ivl_6", 1 0, L_0x2270d10;  1 drivers
v0x226cf90_0 .net *"_ivl_8", 1 0, L_0x2270db0;  1 drivers
v0x226d070_0 .net "a", 0 0, v0x226a0c0_0;  1 drivers
v0x226d110_0 .net "b", 0 0, v0x226a160_0;  1 drivers
v0x226d1b0_0 .net "c", 0 0, v0x226a200_0;  1 drivers
v0x226d250_0 .var "clk", 0 0;
v0x226d2f0_0 .net "d", 0 0, v0x226a340_0;  1 drivers
v0x226d390_0 .net "out_pos_dut", 0 0, L_0x22709e0;  1 drivers
v0x226d430_0 .net "out_pos_ref", 0 0, L_0x226ea70;  1 drivers
v0x226d4d0_0 .net "out_sop_dut", 0 0, L_0x226f9d0;  1 drivers
v0x226d570_0 .net "out_sop_ref", 0 0, L_0x2244870;  1 drivers
v0x226d610_0 .var/2u "stats1", 223 0;
v0x226d6b0_0 .var/2u "strobe", 0 0;
v0x226d860_0 .net "tb_match", 0 0, L_0x2270fd0;  1 drivers
v0x226d930_0 .net "tb_mismatch", 0 0, L_0x22172d0;  1 drivers
v0x226d9d0_0 .net "wavedrom_enable", 0 0, v0x226a610_0;  1 drivers
v0x226daa0_0 .net "wavedrom_title", 511 0, v0x226a6b0_0;  1 drivers
L_0x226ffb0 .concat [ 1 1 0 0], L_0x226ea70, L_0x2244870;
L_0x2270c50 .concat [ 1 1 0 0], L_0x226ea70, L_0x2244870;
L_0x2270d10 .concat [ 1 1 0 0], L_0x22709e0, L_0x226f9d0;
L_0x2270e20 .concat [ 1 1 0 0], L_0x226ea70, L_0x2244870;
L_0x2270fd0 .cmp/eeq 2, L_0x226ffb0, L_0x2270ec0;
S_0x2224870 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x22246e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x22176b0 .functor AND 1, v0x226a200_0, v0x226a340_0, C4<1>, C4<1>;
L_0x2217a90 .functor NOT 1, v0x226a0c0_0, C4<0>, C4<0>, C4<0>;
L_0x2217e70 .functor NOT 1, v0x226a160_0, C4<0>, C4<0>, C4<0>;
L_0x22180f0 .functor AND 1, L_0x2217a90, L_0x2217e70, C4<1>, C4<1>;
L_0x222f0e0 .functor AND 1, L_0x22180f0, v0x226a200_0, C4<1>, C4<1>;
L_0x2244870 .functor OR 1, L_0x22176b0, L_0x222f0e0, C4<0>, C4<0>;
L_0x226def0 .functor NOT 1, v0x226a160_0, C4<0>, C4<0>, C4<0>;
L_0x226df60 .functor OR 1, L_0x226def0, v0x226a340_0, C4<0>, C4<0>;
L_0x226e070 .functor AND 1, v0x226a200_0, L_0x226df60, C4<1>, C4<1>;
L_0x226e130 .functor NOT 1, v0x226a0c0_0, C4<0>, C4<0>, C4<0>;
L_0x226e200 .functor OR 1, L_0x226e130, v0x226a160_0, C4<0>, C4<0>;
L_0x226e270 .functor AND 1, L_0x226e070, L_0x226e200, C4<1>, C4<1>;
L_0x226e3f0 .functor NOT 1, v0x226a160_0, C4<0>, C4<0>, C4<0>;
L_0x226e460 .functor OR 1, L_0x226e3f0, v0x226a340_0, C4<0>, C4<0>;
L_0x226e380 .functor AND 1, v0x226a200_0, L_0x226e460, C4<1>, C4<1>;
L_0x226e5f0 .functor NOT 1, v0x226a0c0_0, C4<0>, C4<0>, C4<0>;
L_0x226e6f0 .functor OR 1, L_0x226e5f0, v0x226a340_0, C4<0>, C4<0>;
L_0x226e7b0 .functor AND 1, L_0x226e380, L_0x226e6f0, C4<1>, C4<1>;
L_0x226e960 .functor XNOR 1, L_0x226e270, L_0x226e7b0, C4<0>, C4<0>;
v0x2216c00_0 .net *"_ivl_0", 0 0, L_0x22176b0;  1 drivers
v0x2217000_0 .net *"_ivl_12", 0 0, L_0x226def0;  1 drivers
v0x22173e0_0 .net *"_ivl_14", 0 0, L_0x226df60;  1 drivers
v0x22177c0_0 .net *"_ivl_16", 0 0, L_0x226e070;  1 drivers
v0x2217ba0_0 .net *"_ivl_18", 0 0, L_0x226e130;  1 drivers
v0x2217f80_0 .net *"_ivl_2", 0 0, L_0x2217a90;  1 drivers
v0x2218200_0 .net *"_ivl_20", 0 0, L_0x226e200;  1 drivers
v0x2268630_0 .net *"_ivl_24", 0 0, L_0x226e3f0;  1 drivers
v0x2268710_0 .net *"_ivl_26", 0 0, L_0x226e460;  1 drivers
v0x22687f0_0 .net *"_ivl_28", 0 0, L_0x226e380;  1 drivers
v0x22688d0_0 .net *"_ivl_30", 0 0, L_0x226e5f0;  1 drivers
v0x22689b0_0 .net *"_ivl_32", 0 0, L_0x226e6f0;  1 drivers
v0x2268a90_0 .net *"_ivl_36", 0 0, L_0x226e960;  1 drivers
L_0x7fc90582d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2268b50_0 .net *"_ivl_38", 0 0, L_0x7fc90582d018;  1 drivers
v0x2268c30_0 .net *"_ivl_4", 0 0, L_0x2217e70;  1 drivers
v0x2268d10_0 .net *"_ivl_6", 0 0, L_0x22180f0;  1 drivers
v0x2268df0_0 .net *"_ivl_8", 0 0, L_0x222f0e0;  1 drivers
v0x2268ed0_0 .net "a", 0 0, v0x226a0c0_0;  alias, 1 drivers
v0x2268f90_0 .net "b", 0 0, v0x226a160_0;  alias, 1 drivers
v0x2269050_0 .net "c", 0 0, v0x226a200_0;  alias, 1 drivers
v0x2269110_0 .net "d", 0 0, v0x226a340_0;  alias, 1 drivers
v0x22691d0_0 .net "out_pos", 0 0, L_0x226ea70;  alias, 1 drivers
v0x2269290_0 .net "out_sop", 0 0, L_0x2244870;  alias, 1 drivers
v0x2269350_0 .net "pos0", 0 0, L_0x226e270;  1 drivers
v0x2269410_0 .net "pos1", 0 0, L_0x226e7b0;  1 drivers
L_0x226ea70 .functor MUXZ 1, L_0x7fc90582d018, L_0x226e270, L_0x226e960, C4<>;
S_0x2269590 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x22246e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x226a0c0_0 .var "a", 0 0;
v0x226a160_0 .var "b", 0 0;
v0x226a200_0 .var "c", 0 0;
v0x226a2a0_0 .net "clk", 0 0, v0x226d250_0;  1 drivers
v0x226a340_0 .var "d", 0 0;
v0x226a430_0 .var/2u "fail", 0 0;
v0x226a4d0_0 .var/2u "fail1", 0 0;
v0x226a570_0 .net "tb_match", 0 0, L_0x2270fd0;  alias, 1 drivers
v0x226a610_0 .var "wavedrom_enable", 0 0;
v0x226a6b0_0 .var "wavedrom_title", 511 0;
E_0x2222ec0/0 .event negedge, v0x226a2a0_0;
E_0x2222ec0/1 .event posedge, v0x226a2a0_0;
E_0x2222ec0 .event/or E_0x2222ec0/0, E_0x2222ec0/1;
S_0x22698c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2269590;
 .timescale -12 -12;
v0x2269b00_0 .var/2s "i", 31 0;
E_0x2222d60 .event posedge, v0x226a2a0_0;
S_0x2269c00 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2269590;
 .timescale -12 -12;
v0x2269e00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2269ee0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2269590;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x226a890 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x22246e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x226ec20 .functor NOT 1, v0x226a0c0_0, C4<0>, C4<0>, C4<0>;
L_0x226ecb0 .functor NOT 1, v0x226a160_0, C4<0>, C4<0>, C4<0>;
L_0x226ee50 .functor AND 1, L_0x226ec20, L_0x226ecb0, C4<1>, C4<1>;
L_0x226ef60 .functor AND 1, L_0x226ee50, v0x226a200_0, C4<1>, C4<1>;
L_0x226f160 .functor NOT 1, v0x226a340_0, C4<0>, C4<0>, C4<0>;
L_0x226f2e0 .functor AND 1, L_0x226ef60, L_0x226f160, C4<1>, C4<1>;
L_0x226f430 .functor AND 1, v0x226a0c0_0, v0x226a160_0, C4<1>, C4<1>;
L_0x226f5b0 .functor AND 1, L_0x226f430, v0x226a200_0, C4<1>, C4<1>;
L_0x226f6c0 .functor NOT 1, v0x226a340_0, C4<0>, C4<0>, C4<0>;
L_0x226f730 .functor AND 1, L_0x226f5b0, L_0x226f6c0, C4<1>, C4<1>;
L_0x226f8a0 .functor OR 1, L_0x226f2e0, L_0x226f730, C4<0>, C4<0>;
L_0x226f960 .functor AND 1, v0x226a0c0_0, v0x226a160_0, C4<1>, C4<1>;
L_0x226fa40 .functor AND 1, L_0x226f960, v0x226a200_0, C4<1>, C4<1>;
L_0x226fb00 .functor AND 1, L_0x226fa40, v0x226a340_0, C4<1>, C4<1>;
L_0x226f9d0 .functor OR 1, L_0x226f8a0, L_0x226fb00, C4<0>, C4<0>;
L_0x226fd30 .functor NOT 1, v0x226a200_0, C4<0>, C4<0>, C4<0>;
L_0x226fe30 .functor OR 1, v0x226a160_0, L_0x226fd30, C4<0>, C4<0>;
L_0x226fef0 .functor OR 1, L_0x226fe30, v0x226a340_0, C4<0>, C4<0>;
L_0x2270050 .functor NOT 1, v0x226a0c0_0, C4<0>, C4<0>, C4<0>;
L_0x22700c0 .functor NOT 1, v0x226a160_0, C4<0>, C4<0>, C4<0>;
L_0x22701e0 .functor OR 1, L_0x2270050, L_0x22700c0, C4<0>, C4<0>;
L_0x22702f0 .functor NOT 1, v0x226a200_0, C4<0>, C4<0>, C4<0>;
L_0x2270420 .functor OR 1, L_0x22701e0, L_0x22702f0, C4<0>, C4<0>;
L_0x2270530 .functor AND 1, L_0x226fef0, L_0x2270420, C4<1>, C4<1>;
L_0x2270710 .functor NOT 1, v0x226a160_0, C4<0>, C4<0>, C4<0>;
L_0x2270780 .functor OR 1, L_0x2270710, v0x226a200_0, C4<0>, C4<0>;
L_0x2270920 .functor OR 1, L_0x2270780, v0x226a340_0, C4<0>, C4<0>;
L_0x22709e0 .functor AND 1, L_0x2270530, L_0x2270920, C4<1>, C4<1>;
v0x226aa50_0 .net *"_ivl_0", 0 0, L_0x226ec20;  1 drivers
v0x226ab30_0 .net *"_ivl_10", 0 0, L_0x226f2e0;  1 drivers
v0x226ac10_0 .net *"_ivl_12", 0 0, L_0x226f430;  1 drivers
v0x226ad00_0 .net *"_ivl_14", 0 0, L_0x226f5b0;  1 drivers
v0x226ade0_0 .net *"_ivl_16", 0 0, L_0x226f6c0;  1 drivers
v0x226af10_0 .net *"_ivl_18", 0 0, L_0x226f730;  1 drivers
v0x226aff0_0 .net *"_ivl_2", 0 0, L_0x226ecb0;  1 drivers
v0x226b0d0_0 .net *"_ivl_20", 0 0, L_0x226f8a0;  1 drivers
v0x226b1b0_0 .net *"_ivl_22", 0 0, L_0x226f960;  1 drivers
v0x226b320_0 .net *"_ivl_24", 0 0, L_0x226fa40;  1 drivers
v0x226b400_0 .net *"_ivl_26", 0 0, L_0x226fb00;  1 drivers
v0x226b4e0_0 .net *"_ivl_30", 0 0, L_0x226fd30;  1 drivers
v0x226b5c0_0 .net *"_ivl_32", 0 0, L_0x226fe30;  1 drivers
v0x226b6a0_0 .net *"_ivl_34", 0 0, L_0x226fef0;  1 drivers
v0x226b780_0 .net *"_ivl_36", 0 0, L_0x2270050;  1 drivers
v0x226b860_0 .net *"_ivl_38", 0 0, L_0x22700c0;  1 drivers
v0x226b940_0 .net *"_ivl_4", 0 0, L_0x226ee50;  1 drivers
v0x226bb30_0 .net *"_ivl_40", 0 0, L_0x22701e0;  1 drivers
v0x226bc10_0 .net *"_ivl_42", 0 0, L_0x22702f0;  1 drivers
v0x226bcf0_0 .net *"_ivl_44", 0 0, L_0x2270420;  1 drivers
v0x226bdd0_0 .net *"_ivl_46", 0 0, L_0x2270530;  1 drivers
v0x226beb0_0 .net *"_ivl_48", 0 0, L_0x2270710;  1 drivers
v0x226bf90_0 .net *"_ivl_50", 0 0, L_0x2270780;  1 drivers
v0x226c070_0 .net *"_ivl_52", 0 0, L_0x2270920;  1 drivers
v0x226c150_0 .net *"_ivl_6", 0 0, L_0x226ef60;  1 drivers
v0x226c230_0 .net *"_ivl_8", 0 0, L_0x226f160;  1 drivers
v0x226c310_0 .net "a", 0 0, v0x226a0c0_0;  alias, 1 drivers
v0x226c3b0_0 .net "b", 0 0, v0x226a160_0;  alias, 1 drivers
v0x226c4a0_0 .net "c", 0 0, v0x226a200_0;  alias, 1 drivers
v0x226c590_0 .net "d", 0 0, v0x226a340_0;  alias, 1 drivers
v0x226c680_0 .net "out_pos", 0 0, L_0x22709e0;  alias, 1 drivers
v0x226c740_0 .net "out_sop", 0 0, L_0x226f9d0;  alias, 1 drivers
S_0x226c8c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x22246e0;
 .timescale -12 -12;
E_0x220c9f0 .event anyedge, v0x226d6b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x226d6b0_0;
    %nor/r;
    %assign/vec4 v0x226d6b0_0, 0;
    %wait E_0x220c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2269590;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x226a430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x226a4d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2269590;
T_4 ;
    %wait E_0x2222ec0;
    %load/vec4 v0x226a570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x226a430_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2269590;
T_5 ;
    %wait E_0x2222d60;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x226a340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a160_0, 0;
    %assign/vec4 v0x226a0c0_0, 0;
    %wait E_0x2222d60;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x226a340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a160_0, 0;
    %assign/vec4 v0x226a0c0_0, 0;
    %wait E_0x2222d60;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x226a340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a160_0, 0;
    %assign/vec4 v0x226a0c0_0, 0;
    %wait E_0x2222d60;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x226a340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a160_0, 0;
    %assign/vec4 v0x226a0c0_0, 0;
    %wait E_0x2222d60;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x226a340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a160_0, 0;
    %assign/vec4 v0x226a0c0_0, 0;
    %wait E_0x2222d60;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x226a340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a160_0, 0;
    %assign/vec4 v0x226a0c0_0, 0;
    %wait E_0x2222d60;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x226a340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a160_0, 0;
    %assign/vec4 v0x226a0c0_0, 0;
    %wait E_0x2222d60;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x226a340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a160_0, 0;
    %assign/vec4 v0x226a0c0_0, 0;
    %wait E_0x2222d60;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x226a340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a160_0, 0;
    %assign/vec4 v0x226a0c0_0, 0;
    %wait E_0x2222d60;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x226a340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a160_0, 0;
    %assign/vec4 v0x226a0c0_0, 0;
    %wait E_0x2222d60;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x226a340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a160_0, 0;
    %assign/vec4 v0x226a0c0_0, 0;
    %wait E_0x2222d60;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x226a340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a160_0, 0;
    %assign/vec4 v0x226a0c0_0, 0;
    %wait E_0x2222d60;
    %load/vec4 v0x226a430_0;
    %store/vec4 v0x226a4d0_0, 0, 1;
    %fork t_1, S_0x22698c0;
    %jmp t_0;
    .scope S_0x22698c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2269b00_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2269b00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2222d60;
    %load/vec4 v0x2269b00_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x226a340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a160_0, 0;
    %assign/vec4 v0x226a0c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2269b00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2269b00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2269590;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2222ec0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x226a340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x226a160_0, 0;
    %assign/vec4 v0x226a0c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x226a430_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x226a4d0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x22246e0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x226d250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x226d6b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x22246e0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x226d250_0;
    %inv;
    %store/vec4 v0x226d250_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x22246e0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x226a2a0_0, v0x226d930_0, v0x226d070_0, v0x226d110_0, v0x226d1b0_0, v0x226d2f0_0, v0x226d570_0, v0x226d4d0_0, v0x226d430_0, v0x226d390_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x22246e0;
T_9 ;
    %load/vec4 v0x226d610_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x226d610_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x226d610_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x226d610_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x226d610_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x226d610_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x226d610_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x226d610_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x226d610_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x226d610_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x22246e0;
T_10 ;
    %wait E_0x2222ec0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x226d610_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x226d610_0, 4, 32;
    %load/vec4 v0x226d860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x226d610_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x226d610_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x226d610_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x226d610_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x226d570_0;
    %load/vec4 v0x226d570_0;
    %load/vec4 v0x226d4d0_0;
    %xor;
    %load/vec4 v0x226d570_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x226d610_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x226d610_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x226d610_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x226d610_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x226d430_0;
    %load/vec4 v0x226d430_0;
    %load/vec4 v0x226d390_0;
    %xor;
    %load/vec4 v0x226d430_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x226d610_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x226d610_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x226d610_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x226d610_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/ece241_2013_q2/iter0/response3/top_module.sv";
