INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab12_PLL/lab12_PLL.srcs/sim_1/imports/new/PLL_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pll_tb'
