{"result": {"query": ":facetid:toc:\"db/conf/iccad/iccad2005.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "186.69"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "148", "@dc": "148", "@oc": "148", "@id": "40552066", "text": ":facetid:toc:db/conf/iccad/iccad2005.bht"}}, "hits": {"@total": "148", "@computed": "148", "@sent": "148", "@first": "0", "hit": [{"@score": "1", "@id": "5524412", "info": {"authors": {"author": [{"@pid": "72/5814", "text": "Erkan Acar"}, {"@pid": "05/85", "text": "Sule Ozev"}]}, "title": "Parametric test development for RF circuits targeting physical fault locations and using specification-based fault definitions.", "venue": "ICCAD", "pages": "73-79", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/AcarO05", "doi": "10.1109/ICCAD.2005.1560043", "ee": "https://doi.org/10.1109/ICCAD.2005.1560043", "url": "https://dblp.org/rec/conf/iccad/AcarO05"}, "url": "URL#5524412"}, {"@score": "1", "@id": "5524413", "info": {"authors": {"author": [{"@pid": "67/340-1", "text": "Amit Agarwal 0001"}, {"@pid": "31/5924", "text": "Kunhyuk Kang"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}]}, "title": "Accurate estimation and modeling of total chip leakage considering inter- &amp; intra-die process variations.", "venue": "ICCAD", "pages": "736-741", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/AgarwalKR05", "doi": "10.1109/ICCAD.2005.1560162", "ee": "https://doi.org/10.1109/ICCAD.2005.1560162", "url": "https://dblp.org/rec/conf/iccad/AgarwalKR05"}, "url": "URL#5524413"}, {"@score": "1", "@id": "5524414", "info": {"authors": {"author": [{"@pid": "82/776", "text": "Anuradha Agarwal"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "Hierarchical performance macromodels of feasible regions for synthesis of analog and RF circuits.", "venue": "ICCAD", "pages": "430-436", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/AgarwalV05", "doi": "10.1109/ICCAD.2005.1560106", "ee": "https://doi.org/10.1109/ICCAD.2005.1560106", "url": "https://dblp.org/rec/conf/iccad/AgarwalV05"}, "url": "URL#5524414"}, {"@score": "1", "@id": "5524415", "info": {"authors": {"author": [{"@pid": "09/5497", "text": "Ankur Agiwal"}, {"@pid": "94/5746", "text": "Montek Singh"}]}, "title": "An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems.", "venue": "ICCAD", "pages": "1006-1013", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/AgiwalS05", "doi": "10.1109/ICCAD.2005.1560209", "ee": "https://doi.org/10.1109/ICCAD.2005.1560209", "url": "https://dblp.org/rec/conf/iccad/AgiwalS05"}, "url": "URL#5524415"}, {"@score": "1", "@id": "5524416", "info": {"authors": {"author": [{"@pid": "83/3674", "text": "Moayad Fahim Ali"}, {"@pid": "s/SeanSafarpour", "text": "Sean Safarpour"}, {"@pid": "v/AndreasGVeneris", "text": "Andreas G. Veneris"}, {"@pid": "85/1962", "text": "Magdy S. Abadir"}, {"@pid": "d/RolfDrechsler", "text": "Rolf Drechsler"}]}, "title": "Post-verification debugging of hierarchical designs.", "venue": "ICCAD", "pages": "871-876", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/AliSVAD05", "doi": "10.1109/ICCAD.2005.1560184", "ee": "https://doi.org/10.1109/ICCAD.2005.1560184", "url": "https://dblp.org/rec/conf/iccad/AliSVAD05"}, "url": "URL#5524416"}, {"@score": "1", "@id": "5524417", "info": {"authors": {"author": [{"@pid": "24/5043", "text": "Roy Armoni"}, {"@pid": "40/2612", "text": "Sergey Egorov"}, {"@pid": "52/5344", "text": "Ranan Fraer"}, {"@pid": "17/3342", "text": "Dmitry Korchemny"}, {"@pid": "v/MosheYVardi", "text": "Moshe Y. Vardi"}]}, "title": "Efficient LTL compilation for SAT-based model checking.", "venue": "ICCAD", "pages": "877-884", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ArmoniEFKV05", "doi": "10.1109/ICCAD.2005.1560185", "ee": "https://doi.org/10.1109/ICCAD.2005.1560185", "url": "https://dblp.org/rec/conf/iccad/ArmoniEFKV05"}, "url": "URL#5524417"}, {"@score": "1", "@id": "5524418", "info": {"authors": {"author": [{"@pid": "30/6900", "text": "Ali Alphan Bayazit"}, {"@pid": "79/6934", "text": "Sharad Malik"}]}, "title": "Complementary use of runtime validation and model checking.", "venue": "ICCAD", "pages": "1052-1059", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BayazitM05", "doi": "10.1109/ICCAD.2005.1560217", "ee": "https://doi.org/10.1109/ICCAD.2005.1560217", "url": "https://dblp.org/rec/conf/iccad/BayazitM05"}, "url": "URL#5524418"}, {"@score": "1", "@id": "5524419", "info": {"authors": {"author": [{"@pid": "06/6733", "text": "Murat R. Becer"}, {"@pid": "25/36", "text": "Vladimir Zolotov"}, {"@pid": "49/6971", "text": "Rajendran Panda"}, {"@pid": "83/2163", "text": "Amir Grinshpon"}, {"@pid": "18/6182", "text": "Ilan Algor"}, {"@pid": "92/4469", "text": "Rafi Levy"}, {"@pid": "59/162", "text": "Chanhee Oh"}]}, "title": "Pessimism reduction in crosstalk noise aware STA.", "venue": "ICCAD", "pages": "954-961", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BecerZPGALO05", "doi": "10.1109/ICCAD.2005.1560199", "ee": "https://doi.org/10.1109/ICCAD.2005.1560199", "url": "https://dblp.org/rec/conf/iccad/BecerZPGALO05"}, "url": "URL#5524419"}, {"@score": "1", "@id": "5524420", "info": {"authors": {"author": [{"@pid": "00/3627", "text": "Fernando De Bernardinis"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}]}, "title": "Efficient analog platform characterization through analog constraint graphs.", "venue": "ICCAD", "pages": "415-421", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BernardinisV05", "doi": "10.1109/ICCAD.2005.1560104", "ee": "https://doi.org/10.1109/ICCAD.2005.1560104", "url": "https://dblp.org/rec/conf/iccad/BernardinisV05"}, "url": "URL#5524420"}, {"@score": "1", "@id": "5524421", "info": {"authors": {"author": [{"@pid": "64/3619", "text": "Sarvesh Bhardwaj"}, {"@pid": "60/2447", "text": "Sarma B. K. Vrudhula"}]}, "title": "Formalizing designer&apos;s preferences for multiattribute optimization with application to leakage-delay tradeoffs.", "venue": "ICCAD", "pages": "713-718", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BhardwajV05", "doi": "10.1109/ICCAD.2005.1560158", "ee": "https://doi.org/10.1109/ICCAD.2005.1560158", "url": "https://dblp.org/rec/conf/iccad/BhardwajV05"}, "url": "URL#5524421"}, {"@score": "1", "@id": "5524422", "info": {"authors": {"author": [{"@pid": "99/529", "text": "Per Bjesse"}, {"@pid": "82/3557", "text": "James H. Kukula"}]}, "title": "Automatic generalized phase abstraction for formal verification.", "venue": "ICCAD", "pages": "1076-1082", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BjesseK05", "doi": "10.1109/ICCAD.2005.1560220", "ee": "https://doi.org/10.1109/ICCAD.2005.1560220", "url": "https://dblp.org/rec/conf/iccad/BjesseK05"}, "url": "URL#5524422"}, {"@score": "1", "@id": "5524423", "info": {"authors": {"author": [{"@pid": "34/2437", "text": "Kapil D. Boianapally"}, {"@pid": "20/6588", "text": "Ting Mei"}, {"@pid": "40/1690", "text": "Jaijeet S. Roychowdhury"}]}, "title": "A multi-harmonic probe technique for computing oscillator steady states.", "venue": "ICCAD", "pages": "610-613", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BoianapallyMR05", "doi": "10.1109/ICCAD.2005.1560139", "ee": "https://doi.org/10.1109/ICCAD.2005.1560139", "url": "https://dblp.org/rec/conf/iccad/BoianapallyMR05"}, "url": "URL#5524423"}, {"@score": "1", "@id": "5524424", "info": {"authors": {"author": [{"@pid": "33/1689", "text": "Bradley N. Bond"}, {"@pid": "35/5202", "text": "Luca Daniel"}]}, "title": "Parameterized model order reduction of nonlinear dynamical systems.", "venue": "ICCAD", "pages": "487-494", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BondD05", "doi": "10.1109/ICCAD.2005.1560117", "ee": "https://doi.org/10.1109/ICCAD.2005.1560117", "url": "https://dblp.org/rec/conf/iccad/BondD05"}, "url": "URL#5524424"}, {"@score": "1", "@id": "5524425", "info": {"authors": {"author": [{"@pid": "53/3017", "text": "David Bordoley"}, {"@pid": "33/5182", "text": "Hieu Nguyen"}, {"@pid": "27/3560", "text": "Mani Soma"}]}, "title": "A statistical study of the effectiveness of BIST jitter measurement techniques.", "venue": "ICCAD", "pages": "100-107", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BordoleyNS05", "doi": "10.1109/ICCAD.2005.1560047", "ee": "https://doi.org/10.1109/ICCAD.2005.1560047", "url": "https://dblp.org/rec/conf/iccad/BordoleyNS05"}, "url": "URL#5524425"}, {"@score": "1", "@id": "5524426", "info": {"authors": {"author": [{"@pid": "c/KrishnenduChakrabarty", "text": "Krishnendu Chakrabarty"}, {"@pid": "87/5441", "text": "J. E. Chen"}]}, "title": "A cocktail approach on random access scan toward low power and high efficiency test.", "venue": "ICCAD", "pages": "94-99", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChakrabartyC05", "doi": "10.1109/ICCAD.2005.1560046", "ee": "https://doi.org/10.1109/ICCAD.2005.1560046", "url": "https://dblp.org/rec/conf/iccad/ChakrabartyC05"}, "url": "URL#5524426"}, {"@score": "1", "@id": "5524427", "info": {"authors": {"author": [{"@pid": "99/4688", "text": "Jeremy Chan"}, {"@pid": "38/622", "text": "Sri Parameswaran"}]}, "title": "NoCEE: energy macro-model extraction methodology for network on chip routers.", "venue": "ICCAD", "pages": "254-259", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChanP05", "doi": "10.1109/ICCAD.2005.1560073", "ee": "https://doi.org/10.1109/ICCAD.2005.1560073", "url": "https://dblp.org/rec/conf/iccad/ChanP05"}, "url": "URL#5524427"}, {"@score": "1", "@id": "5524428", "info": {"authors": {"author": {"@pid": "c/MCFrankChang", "text": "M. Frank Chang"}}, "title": "CDMA/FDMA-interconnects for future ULSI communications.", "venue": "ICCAD", "pages": "975-978", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Chang05", "doi": "10.1109/ICCAD.2005.1560203", "ee": "https://doi.org/10.1109/ICCAD.2005.1560203", "url": "https://dblp.org/rec/conf/iccad/Chang05"}, "url": "URL#5524428"}, {"@score": "1", "@id": "5524429", "info": {"authors": {"author": [{"@pid": "81/5882", "text": "Kai-Hui Chang"}, {"@pid": "51/4859", "text": "Valeria Bertacco"}, {"@pid": "m/IgorLMarkov", "text": "Igor L. Markov"}]}, "title": "Simulation-based bug trace minimization with BMC-based refinement.", "venue": "ICCAD", "pages": "1045-1051", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChangBM05", "doi": "10.1109/ICCAD.2005.1560216", "ee": "https://doi.org/10.1109/ICCAD.2005.1560216", "url": "https://dblp.org/rec/conf/iccad/ChangBM05"}, "url": "URL#5524429"}, {"@score": "1", "@id": "5524430", "info": {"authors": {"author": [{"@pid": "81/5882", "text": "Kai-Hui Chang"}, {"@pid": "m/IgorLMarkov", "text": "Igor L. Markov"}, {"@pid": "51/4859", "text": "Valeria Bertacco"}]}, "title": "Post-placement rewiring and rebuffering by exhaustive search for functional symmetries.", "venue": "ICCAD", "pages": "56-63", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChangMB05", "doi": "10.1109/ICCAD.2005.1560040", "ee": "https://doi.org/10.1109/ICCAD.2005.1560040", "url": "https://dblp.org/rec/conf/iccad/ChangMB05"}, "url": "URL#5524430"}, {"@score": "1", "@id": "5524431", "info": {"authors": {"author": [{"@pid": "71/4832", "text": "Mango Chia-Tso Chao"}, {"@pid": "02/1412", "text": "Seongmoon Wang"}, {"@pid": "28/3799", "text": "Srimat T. Chakradhar"}, {"@pid": "c/KwangTingCheng", "text": "Kwang-Ting Cheng"}]}, "title": "Response shaper: a novel technique to enhance unknown tolerance for output response compaction.", "venue": "ICCAD", "pages": "80-87", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChaoWCC05", "doi": "10.1109/ICCAD.2005.1560044", "ee": "https://doi.org/10.1109/ICCAD.2005.1560044", "url": "https://dblp.org/rec/conf/iccad/ChaoWCC05"}, "url": "URL#5524431"}, {"@score": "1", "@id": "5524432", "info": {"authors": {"author": [{"@pid": "78/2457", "text": "Satrajit Chatterjee"}, {"@pid": "50/976", "text": "Alan Mishchenko"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}, {"@pid": "90/2753", "text": "Xinning Wang"}, {"@pid": "17/5510", "text": "Timothy Kam"}]}, "title": "Reducing structural bias in technology mapping.", "venue": "ICCAD", "pages": "519-526", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChatterjeeMBWK05", "doi": "10.1109/ICCAD.2005.1560122", "ee": "https://doi.org/10.1109/ICCAD.2005.1560122", "url": "https://dblp.org/rec/conf/iccad/ChatterjeeMBWK05"}, "url": "URL#5524432"}, {"@score": "1", "@id": "5524433", "info": {"authors": {"author": [{"@pid": "92/3600", "text": "Amitabh Chaudhary"}, {"@pid": "c/DannyZChen", "text": "Danny Z. Chen"}, {"@pid": "76/5483", "text": "Kevin Whitton"}, {"@pid": "62/3778", "text": "Michael T. Niemier"}, {"@pid": "70/4788", "text": "Ramprasad Ravichandran"}]}, "title": "Eliminating wire crossings for molecular quantum-dot cellular automata implementation.", "venue": "ICCAD", "pages": "565-571", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChaudharyCWNR05", "doi": "10.1109/ICCAD.2005.1560130", "ee": "https://doi.org/10.1109/ICCAD.2005.1560130", "url": "https://dblp.org/rec/conf/iccad/ChaudharyCWNR05"}, "url": "URL#5524433"}, {"@score": "1", "@id": "5524434", "info": {"authors": {"author": [{"@pid": "04/2706", "text": "Tung-Chieh Chen"}, {"@pid": "c/YaoWenChang", "text": "Yao-Wen Chang"}, {"@pid": "60/1039", "text": "Shyh-Chang Lin"}]}, "title": "IMF: interconnect-driven multilevel floorplanning for large-scale building-module designs.", "venue": "ICCAD", "pages": "159-164", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChenCL05", "doi": "10.1109/ICCAD.2005.1560057", "ee": "https://doi.org/10.1109/ICCAD.2005.1560057", "url": "https://dblp.org/rec/conf/iccad/ChenCL05"}, "url": "URL#5524434"}, {"@score": "1", "@id": "5524435", "info": {"authors": {"author": [{"@pid": "c/GuilinChen", "text": "Guilin Chen"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}]}, "title": "Code restructuring for improving cache performance of MPSoCs.", "venue": "ICCAD", "pages": "271-274", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChenK05", "doi": "10.1109/ICCAD.2005.1560076", "ee": "https://doi.org/10.1109/ICCAD.2005.1560076", "url": "https://dblp.org/rec/conf/iccad/ChenK05"}, "url": "URL#5524435"}, {"@score": "1", "@id": "5524436", "info": {"authors": {"author": [{"@pid": "c/GuilinChen", "text": "Guilin Chen"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}]}, "title": "Runtime integrity checking for inter-object connections.", "venue": "ICCAD", "pages": "303-306", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChenK05a", "doi": "10.1109/ICCAD.2005.1560083", "ee": "https://doi.org/10.1109/ICCAD.2005.1560083", "url": "https://dblp.org/rec/conf/iccad/ChenK05a"}, "url": "URL#5524436"}, {"@score": "1", "@id": "5524437", "info": {"authors": {"author": [{"@pid": "c/GuilinChen", "text": "Guilin Chen"}, {"@pid": "89/1795-1", "text": "Ozcan Ozturk 0001"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "98/2921", "text": "Ibrahim Kolcu"}]}, "title": "Integrating loop and data optimizations for locality within a constraint network based framework.", "venue": "ICCAD", "pages": "279-282", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChenOKK05", "doi": "10.1109/ICCAD.2005.1560078", "ee": "https://doi.org/10.1109/ICCAD.2005.1560078", "url": "https://dblp.org/rec/conf/iccad/ChenOKK05"}, "url": "URL#5524437"}, {"@score": "1", "@id": "5524438", "info": {"authors": {"author": [{"@pid": "28/3046", "text": "Hongyu Chen"}, {"@pid": "72/1944", "text": "Chao-Yang Yeh"}, {"@pid": "35/4717", "text": "Gustavo R. Wilke"}, {"@pid": "72/5564", "text": "Subodh M. Reddy"}, {"@pid": "29/4575", "text": "Hoa-van Nguyen"}, {"@pid": "38/29", "text": "William W. Walker"}, {"@pid": "25/3230", "text": "Rajeev Murgai"}]}, "title": "A sliding window scheme for accurate clock mesh analysis.", "venue": "ICCAD", "pages": "939-946", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChenYWRNWM05", "doi": "10.1109/ICCAD.2005.1560197", "ee": "https://doi.org/10.1109/ICCAD.2005.1560197", "url": "https://dblp.org/rec/conf/iccad/ChenYWRNWM05"}, "url": "URL#5524438"}, {"@score": "1", "@id": "5524439", "info": {"authors": {"author": [{"@pid": "34/6883", "text": "Ruiming Chen"}, {"@pid": "z/HaiZhou", "text": "Hai Zhou"}]}, "title": "Efficient algorithms for buffer insertion in general circuits based on network flow.", "venue": "ICCAD", "pages": "322-326", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChenZ05", "doi": "10.1109/ICCAD.2005.1560087", "ee": "https://doi.org/10.1109/ICCAD.2005.1560087", "url": "https://dblp.org/rec/conf/iccad/ChenZ05"}, "url": "URL#5524439"}, {"@score": "1", "@id": "5524440", "info": {"authors": {"author": [{"@pid": "144/4589", "text": "Charles C. Chiang"}, {"@pid": "k/AndrewBKahng", "text": "Andrew B. Kahng"}, {"@pid": "57/1643", "text": "Subarna Sinha"}, {"@pid": "50/5827-1", "text": "Xu Xu 0001"}]}, "title": "Fast and efficient phase conflict detection and correction in standard-cell layouts.", "venue": "ICCAD", "pages": "149-156", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChiangKSX05", "doi": "10.1109/ICCAD.2005.1560055", "ee": "https://doi.org/10.1109/ICCAD.2005.1560055", "url": "https://dblp.org/rec/conf/iccad/ChiangKSX05"}, "url": "URL#5524440"}, {"@score": "1", "@id": "5524441", "info": {"authors": {"author": [{"@pid": "70/6244", "text": "Minsik Cho"}, {"@pid": "11/3187", "text": "Suhail Ahmed"}, {"@pid": "p/DavidZhigangPan", "text": "David Z. Pan"}]}, "title": "TACO: temperature aware clock-tree optimization.", "venue": "ICCAD", "pages": "582-587", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChoAP05", "doi": "10.1109/ICCAD.2005.1560133", "ee": "https://doi.org/10.1109/ICCAD.2005.1560133", "url": "https://dblp.org/rec/conf/iccad/ChoAP05"}, "url": "URL#5524441"}, {"@score": "1", "@id": "5524442", "info": {"authors": {"author": [{"@pid": "83/5770", "text": "Kaviraj Chopra"}, {"@pid": "13/941", "text": "Saumil Shah"}, {"@pid": "89/934", "text": "Ashish Srivastava"}, {"@pid": "b/DBlaauw", "text": "David T. Blaauw"}, {"@pid": "83/6040", "text": "Dennis Sylvester"}]}, "title": "Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation.", "venue": "ICCAD", "pages": "1023-1028", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChopraSSBS05", "doi": "10.1109/ICCAD.2005.1560212", "ee": "https://doi.org/10.1109/ICCAD.2005.1560212", "url": "https://dblp.org/rec/conf/iccad/ChopraSSBS05"}, "url": "URL#5524442"}, {"@score": "1", "@id": "5524443", "info": {"authors": {"author": [{"@pid": "17/1272", "text": "Pai H. Chou"}, {"@pid": "66/6581", "text": "Chulsung Park"}]}, "title": "Energy-efficient platform designs for real-world wireless sensing applications.", "venue": "ICCAD", "pages": "913-920", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChouP05", "doi": "10.1109/ICCAD.2005.1560192", "ee": "https://doi.org/10.1109/ICCAD.2005.1560192", "url": "https://dblp.org/rec/conf/iccad/ChouP05"}, "url": "URL#5524443"}, {"@score": "1", "@id": "5524444", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "63/3981", "text": "Guoling Han"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "Architecture and compilation for data bandwidth improvement in configurable embedded processors.", "venue": "ICCAD", "pages": "263-270", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/CongHZ05", "doi": "10.1109/ICCAD.2005.1560075", "ee": "https://doi.org/10.1109/ICCAD.2005.1560075", "url": "https://dblp.org/rec/conf/iccad/CongHZ05"}, "url": "URL#5524444"}, {"@score": "1", "@id": "5524445", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "96/6659", "text": "Michail Romesis"}, {"@pid": "61/325", "text": "Joseph R. Shinnerl"}]}, "title": "Robust mixed-size placement under tight white-space constraints.", "venue": "ICCAD", "pages": "165-172", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/CongRS05", "doi": "10.1109/ICCAD.2005.1560058", "ee": "https://doi.org/10.1109/ICCAD.2005.1560058", "url": "https://dblp.org/rec/conf/iccad/CongRS05"}, "url": "URL#5524445"}, {"@score": "1", "@id": "5524446", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "04/3348", "text": "Yan Zhang"}]}, "title": "Thermal via planning for 3-D ICs.", "venue": "ICCAD", "pages": "745-752", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/CongZ05", "doi": "10.1109/ICCAD.2005.1560164", "ee": "https://doi.org/10.1109/ICCAD.2005.1560164", "url": "https://dblp.org/rec/conf/iccad/CongZ05"}, "url": "URL#5524446"}, {"@score": "1", "@id": "5524447", "info": {"authors": {"author": [{"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}, {"@pid": "l/KonstantinLikharev", "text": "Konstantin Likharev"}]}, "title": "Hybrid CMOS/nanoelectronic digital circuits: devices, architectures, and design automation.", "venue": "ICCAD", "pages": "375-382", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DeHonL05", "doi": "10.1109/ICCAD.2005.1560097", "ee": "https://doi.org/10.1109/ICCAD.2005.1560097", "url": "https://dblp.org/rec/conf/iccad/DeHonL05"}, "url": "URL#5524447"}, {"@score": "1", "@id": "5524448", "info": {"authors": {"author": [{"@pid": "75/300", "text": "Liang Deng"}, {"@pid": "w/MartinDFWong", "text": "Martin D. F. Wong"}]}, "title": "Buffer insertion under process variations for delay minimization.", "venue": "ICCAD", "pages": "317-321", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DengW05", "doi": "10.1109/ICCAD.2005.1560086", "ee": "https://doi.org/10.1109/ICCAD.2005.1560086", "url": "https://dblp.org/rec/conf/iccad/DengW05"}, "url": "URL#5524448"}, {"@score": "1", "@id": "5524449", "info": {"authors": {"author": [{"@pid": "84/5856", "text": "Elena Dubrova"}, {"@pid": "89/4560", "text": "Maxim Teslenko"}, {"@pid": "15/5534", "text": "Andr\u00e9s Martinelli"}]}, "title": "Kauffman networks: analysis and applications.", "venue": "ICCAD", "pages": "479-484", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DubrovaTM05", "doi": "10.1109/ICCAD.2005.1560115", "ee": "https://doi.org/10.1109/ICCAD.2005.1560115", "url": "https://dblp.org/rec/conf/iccad/DubrovaTM05"}, "url": "URL#5524449"}, {"@score": "1", "@id": "5524450", "info": {"authors": {"author": [{"@pid": "40/5390", "text": "Prabal Dutta"}, {"@pid": "c/DavidECuller", "text": "David E. Culler"}]}, "title": "System software techniques for low-power operation in wireless sensor networks.", "venue": "ICCAD", "pages": "925-932", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DuttaC05", "doi": "10.1109/ICCAD.2005.1560194", "ee": "https://doi.org/10.1109/ICCAD.2005.1560194", "url": "https://dblp.org/rec/conf/iccad/DuttaC05"}, "url": "URL#5524450"}, {"@score": "1", "@id": "5524451", "info": {"authors": {"author": {"@pid": "68/2321", "text": "Chris Dwyer"}}, "title": "Computer-aided design for DNA self-assembly: process and applications.", "venue": "ICCAD", "pages": "662-667", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Dwyer05", "doi": "10.1109/ICCAD.2005.1560149", "ee": "https://doi.org/10.1109/ICCAD.2005.1560149", "url": "https://dblp.org/rec/conf/iccad/Dwyer05"}, "url": "URL#5524451"}, {"@score": "1", "@id": "5524452", "info": {"authors": {"author": [{"@pid": "32/3083", "text": "Jia-Wei Fang"}, {"@pid": "08/4793", "text": "I-Jye Lin"}, {"@pid": "98/5881", "text": "Ping-Hung Yuh"}, {"@pid": "c/YaoWenChang", "text": "Yao-Wen Chang"}, {"@pid": "88/879", "text": "Jyh-Herng Wang"}]}, "title": "A routing algorithm for flip-chip design.", "venue": "ICCAD", "pages": "753-758", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/FangLYCW05", "doi": "10.1109/ICCAD.2005.1560165", "ee": "https://doi.org/10.1109/ICCAD.2005.1560165", "url": "https://dblp.org/rec/conf/iccad/FangLYCW05"}, "url": "URL#5524452"}, {"@score": "1", "@id": "5524453", "info": {"authors": {"author": [{"@pid": "40/6116", "text": "Paulo F. Flores"}, {"@pid": "m/JoseCMonteiro", "text": "Jos\u00e9 Monteiro 0001"}, {"@pid": "39/451", "text": "Eduardo A. C. da Costa"}]}, "title": "An exact algorithm for the maximal sharing of partial terms in multiple constant multiplications.", "venue": "ICCAD", "pages": "13-16", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/FloresMC05", "doi": "10.1109/ICCAD.2005.1560032", "ee": "https://doi.org/10.1109/ICCAD.2005.1560032", "url": "https://dblp.org/rec/conf/iccad/FloresMC05"}, "url": "URL#5524453"}, {"@score": "1", "@id": "5524454", "info": {"authors": {"author": [{"@pid": "66/2655", "text": "Michael P. Flynn"}, {"@pid": "50/3881", "text": "Joshua Jaeyoung Kang"}]}, "title": "Global signaling over lossy transmission lines.", "venue": "ICCAD", "pages": "985-992", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/FlynnK05", "doi": "10.1109/ICCAD.2005.1560205", "ee": "https://doi.org/10.1109/ICCAD.2005.1560205", "url": "https://dblp.org/rec/conf/iccad/FlynnK05"}, "url": "URL#5524454"}, {"@score": "1", "@id": "5524455", "info": {"authors": {"author": [{"@pid": "17/830", "text": "Maged Ghoneima"}, {"@pid": "i/YeheaIIsmail", "text": "Yehea I. Ismail"}, {"@pid": "61/3008", "text": "Muhammad M. Khellah"}, {"@pid": "85/5803", "text": "James W. Tschanz"}, {"@pid": "97/3334", "text": "Vivek De"}]}, "title": "Serial-link bus: a low-power on-chip bus architecture.", "venue": "ICCAD", "pages": "541-546", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/GhoneimaIKTD05", "doi": "10.1109/ICCAD.2005.1560126", "ee": "https://doi.org/10.1109/ICCAD.2005.1560126", "url": "https://dblp.org/rec/conf/iccad/GhoneimaIKTD05"}, "url": "URL#5524455"}, {"@score": "1", "@id": "5524456", "info": {"authors": {"author": {"@pid": "g/SCGoldstein", "text": "Seth Copen Goldstein"}}, "title": "The impact of the nanoscale on computing systems.", "venue": "ICCAD", "pages": "655-661", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Goldstein05", "doi": "10.1109/ICCAD.2005.1560148", "ee": "https://doi.org/10.1109/ICCAD.2005.1560148", "url": "https://dblp.org/rec/conf/iccad/Goldstein05"}, "url": "URL#5524456"}, {"@score": "1", "@id": "5524457", "info": {"authors": {"author": [{"@pid": "04/1096", "text": "Wenrui Gong"}, {"@pid": "71/4292-15", "text": "Gang Wang 0015"}, {"@pid": "15/3231", "text": "Ryan Kastner"}]}, "title": "Storage assignment during high-level synthesis for configurable architectures.", "venue": "ICCAD", "pages": "3-6", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/GongWK05", "doi": "10.1109/ICCAD.2005.1560030", "ee": "https://doi.org/10.1109/ICCAD.2005.1560030", "url": "https://dblp.org/rec/conf/iccad/GongWK05"}, "url": "URL#5524457"}, {"@score": "1", "@id": "5524458", "info": {"authors": {"author": [{"@pid": "67/2583", "text": "Amit Gupta"}, {"@pid": "25/3121", "text": "Charles Selvidge"}]}, "title": "Acyclic modeling of combinational loops.", "venue": "ICCAD", "pages": "343-347", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/GuptaS05", "doi": "10.1109/ICCAD.2005.1560091", "ee": "https://doi.org/10.1109/ICCAD.2005.1560091", "url": "https://dblp.org/rec/conf/iccad/GuptaS05"}, "url": "URL#5524458"}, {"@score": "1", "@id": "5524459", "info": {"authors": {"author": [{"@pid": "70/1802", "text": "Matthew R. Guthaus"}, {"@pid": "03/1916", "text": "Natesan Venkateswaran"}, {"@pid": "83/5771", "text": "Chandu Visweswariah"}, {"@pid": "25/36", "text": "Vladimir Zolotov"}]}, "title": "Gate sizing using incremental parameterized statistical timing analysis.", "venue": "ICCAD", "pages": "1029-1036", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/GuthausVVZ05", "doi": "10.1109/ICCAD.2005.1560213", "ee": "https://doi.org/10.1109/ICCAD.2005.1560213", "url": "https://dblp.org/rec/conf/iccad/GuthausVVZ05"}, "url": "URL#5524459"}, {"@score": "1", "@id": "5524460", "info": {"authors": {"author": [{"@pid": "81/5034", "text": "Xin Hao"}, {"@pid": "81/5541", "text": "Forrest Brewer"}]}, "title": "Wirelength optimization by optimal block orientation.", "venue": "ICCAD", "pages": "64-70", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HaoB05", "doi": "10.1109/ICCAD.2005.1560041", "ee": "https://doi.org/10.1109/ICCAD.2005.1560041", "url": "https://dblp.org/rec/conf/iccad/HaoB05"}, "url": "URL#5524460"}, {"@score": "1", "@id": "5524461", "info": {"authors": {"author": [{"@pid": "22/2657", "text": "Khaled R. Heloue"}, {"@pid": "n/FaridNNajm", "text": "Farid N. Najm"}]}, "title": "Statistical timing analysis with two-sided constraints.", "venue": "ICCAD", "pages": "829-836", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HeloueN05", "doi": "10.1109/ICCAD.2005.1560178", "ee": "https://doi.org/10.1109/ICCAD.2005.1560178", "url": "https://dblp.org/rec/conf/iccad/HeloueN05"}, "url": "URL#5524461"}, {"@score": "1", "@id": "5524462", "info": {"authors": {"author": [{"@pid": "04/2380", "text": "Bo Hu"}, {"@pid": "30/2759", "text": "C.-J. Richard Shi"}]}, "title": "Fast-yet-accurate PVT simulation by combined direct and iterative methods.", "venue": "ICCAD", "pages": "495-501", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HuS05", "doi": "10.1109/ICCAD.2005.1560118", "ee": "https://doi.org/10.1109/ICCAD.2005.1560118", "url": "https://dblp.org/rec/conf/iccad/HuS05"}, "url": "URL#5524462"}, {"@score": "1", "@id": "5524463", "info": {"authors": {"author": [{"@pid": "29/4628", "text": "Tohru Ishihara"}, {"@pid": "02/1886", "text": "Farzan Fallah"}]}, "title": "A cache-defect-aware code placement algorithm for improving the performance of processors.", "venue": "ICCAD", "pages": "995-1001", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/IshiharaF05", "doi": "10.1109/ICCAD.2005.1560207", "ee": "https://doi.org/10.1109/ICCAD.2005.1560207", "url": "https://dblp.org/rec/conf/iccad/IshiharaF05"}, "url": "URL#5524463"}, {"@score": "1", "@id": "5524464", "info": {"authors": {"author": [{"@pid": "55/4672", "text": "Amit Jain"}, {"@pid": "b/DBlaauw", "text": "David T. Blaauw"}, {"@pid": "25/36", "text": "Vladimir Zolotov"}]}, "title": "Accurate delay computation for noisy waveform shapes.", "venue": "ICCAD", "pages": "947-953", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/JainBZ05", "doi": "10.1109/ICCAD.2005.1560198", "ee": "https://doi.org/10.1109/ICCAD.2005.1560198", "url": "https://dblp.org/rec/conf/iccad/JainBZ05"}, "url": "URL#5524464"}, {"@score": "1", "@id": "5524465", "info": {"authors": {"author": [{"@pid": "33/2339-2", "text": "Rong Jiang 0002"}, {"@pid": "92/5162", "text": "Wenyin Fu"}, {"@pid": "w/JanetMeilingWang", "text": "Janet Meiling Wang"}, {"@pid": "85/682", "text": "Vince Lin"}, {"@pid": "c/CharlieChungPingChen", "text": "Charlie Chung-Ping Chen"}]}, "title": "Efficient statistical capacitance variability modeling with orthogonal principle factor analysis.", "venue": "ICCAD", "pages": "683-690", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/JiangFWLC05", "doi": "10.1109/ICCAD.2005.1560153", "ee": "https://doi.org/10.1109/ICCAD.2005.1560153", "url": "https://dblp.org/rec/conf/iccad/JiangFWLC05"}, "url": "URL#5524465"}, {"@score": "1", "@id": "5524466", "info": {"authors": {"author": [{"@pid": "k/AndrewBKahng", "text": "Andrew B. Kahng"}, {"@pid": "11/6528", "text": "Sherief Reda"}]}, "title": "Intrinsic shortest path length: a new, accurate a priori wirelength estimator.", "venue": "ICCAD", "pages": "173-180", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KahngR05", "doi": "10.1109/ICCAD.2005.1560059", "ee": "https://doi.org/10.1109/ICCAD.2005.1560059", "url": "https://dblp.org/rec/conf/iccad/KahngR05"}, "url": "URL#5524466"}, {"@score": "1", "@id": "5524467", "info": {"authors": {"author": [{"@pid": "k/AndrewBKahng", "text": "Andrew B. Kahng"}, {"@pid": "11/6528", "text": "Sherief Reda"}, {"@pid": "36/2168", "text": "Qinke Wang"}]}, "title": "Architecture and details of a high quality, large-scale analytical placer.", "venue": "ICCAD", "pages": "891-898", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KahngRW05", "doi": "10.1109/ICCAD.2005.1560188", "ee": "https://doi.org/10.1109/ICCAD.2005.1560188", "url": "https://dblp.org/rec/conf/iccad/KahngRW05"}, "url": "URL#5524467"}, {"@score": "1", "@id": "5524468", "info": {"authors": {"author": {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}}, "title": "2D data locality: definition, abstraction, and application.", "venue": "ICCAD", "pages": "275-278", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Kandemir05", "doi": "10.1109/ICCAD.2005.1560077", "ee": "https://doi.org/10.1109/ICCAD.2005.1560077", "url": "https://dblp.org/rec/conf/iccad/Kandemir05"}, "url": "URL#5524468"}, {"@score": "1", "@id": "5524469", "info": {"authors": {"author": [{"@pid": "46/3743", "text": "Kenneth K. O"}, {"@pid": "29/2828", "text": "Kihong Kim"}, {"@pid": "30/4600", "text": "Brian A. Floyd"}, {"@pid": "144/2083", "text": "Jesal Mehta"}, {"@pid": "99/5163", "text": "Hyun Yoon"}, {"@pid": "57/1894", "text": "Chih-Ming Hung"}, {"@pid": "59/4864", "text": "Daniel F. Bravo"}, {"@pid": "87/4052", "text": "Timothy O. Dickson"}, {"@pid": "57/6664", "text": "Xiaoling Guo"}, {"@pid": "96/6628-1", "text": "Ran Li 0001"}, {"@pid": "02/6478", "text": "Narasimhan Trichy"}, {"@pid": "31/436", "text": "James Caserta"}, {"@pid": "36/3940", "text": "Wayne R. Bomstad II"}, {"@pid": "59/12", "text": "Jason Branch"}, {"@pid": "96/1708", "text": "Dong-Jun Yang"}, {"@pid": "75/10290", "text": "Jose L. Bohorquez"}, {"@pid": "92/6289-32", "text": "Jie Chen 0032"}, {"@pid": "88/5080", "text": "Eunyoung Seok"}, {"@pid": "18/4703", "text": "Li Gao"}, {"@pid": "02/3289", "text": "Aravind Sugavanam"}, {"@pid": "63/5419", "text": "Jau-Jr Lin"}, {"@pid": "04/6856", "text": "S. Yu"}, {"@pid": "27/10257", "text": "Changhua Cao"}, {"@pid": "36/3279", "text": "M.-H. Hwang"}, {"@pid": "34/5358", "text": "Y.-R. Ding"}, {"@pid": "14/3112", "text": "S.-H. Hwang"}, {"@pid": "61/10711", "text": "Hsin-Ta Wu"}, {"@pid": "08/1616", "text": "N. Zhang"}, {"@pid": "48/2566", "text": "Joe E. Brewer"}]}, "title": "The feasibility of on-chip interconnection using antennas.", "venue": "ICCAD", "pages": "979-984", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KennethKFMYHBDGLTCBBYBCSGSLYCHDHWZB05", "doi": "10.1109/ICCAD.2005.1560204", "ee": "https://doi.org/10.1109/ICCAD.2005.1560204", "url": "https://dblp.org/rec/conf/iccad/KennethKFMYHBDGLTCBBYBCSGSLYCHDHWZB05"}, "url": "URL#5524469"}, {"@score": "1", "@id": "5524470", "info": {"authors": {"author": {"@pid": "61/830", "text": "Tsu-Jae King 0001"}}, "title": "FinFETs for nanoscale CMOS digital integrated circuits.", "venue": "ICCAD", "pages": "207-210", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/King05", "doi": "10.1109/ICCAD.2005.1560065", "ee": "https://doi.org/10.1109/ICCAD.2005.1560065", "url": "https://dblp.org/rec/conf/iccad/King05"}, "url": "URL#5524470"}, {"@score": "1", "@id": "5524471", "info": {"authors": {"author": [{"@pid": "22/3208", "text": "Alfred K\u00f6lbl"}, {"@pid": "10/5980", "text": "Yuan Lu"}, {"@pid": "44/3782", "text": "Anmol Mathur"}]}, "title": "Embedded tutorial: formal equivalence checking between system-level models and RTL.", "venue": "ICCAD", "pages": "965-971", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KoelblLM05", "doi": "10.1109/ICCAD.2005.1560201", "ee": "https://doi.org/10.1109/ICCAD.2005.1560201", "url": "https://dblp.org/rec/conf/iccad/KoelblLM05"}, "url": "URL#5524471"}, {"@score": "1", "@id": "5524472", "info": {"authors": {"author": [{"@pid": "85/2278", "text": "Dionysios Kouroussis"}, {"@pid": "81/5994", "text": "Imad A. Ferzli"}, {"@pid": "n/FaridNNajm", "text": "Farid N. Najm"}]}, "title": "Incremental partitioning-based vectorless power grid verification.", "venue": "ICCAD", "pages": "358-364", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KouroussisFN05", "doi": "10.1109/ICCAD.2005.1560094", "ee": "https://doi.org/10.1109/ICCAD.2005.1560094", "url": "https://dblp.org/rec/conf/iccad/KouroussisFN05"}, "url": "URL#5524472"}, {"@score": "1", "@id": "5524473", "info": {"authors": {"author": [{"@pid": "69/6850", "text": "Wai-Ching Douglas Lam"}, {"@pid": "92/2515", "text": "Jitesh Jain"}, {"@pid": "65/5850", "text": "Cheng-Kok Koh"}, {"@pid": "51/2502", "text": "Venkataramanan Balakrishnan"}, {"@pid": "80/1641", "text": "Yiran Chen 0001"}]}, "title": "Statistical based link insertion for robust clock network design.", "venue": "ICCAD", "pages": "588-591", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LamJKBC05", "doi": "10.1109/ICCAD.2005.1560134", "ee": "https://doi.org/10.1109/ICCAD.2005.1560134", "url": "https://dblp.org/rec/conf/iccad/LamJKBC05"}, "url": "URL#5524473"}, {"@score": "1", "@id": "5524474", "info": {"authors": {"author": {"@pid": "66/1226", "text": "Kwok-Shing Leung"}}, "title": "SPIDER: simultaneous post-layout IR-drop and metal density enhancement with redundant fill.", "venue": "ICCAD", "pages": "33-38", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Leung05", "doi": "10.1109/ICCAD.2005.1560036", "ee": "https://doi.org/10.1109/ICCAD.2005.1560036", "url": "https://dblp.org/rec/conf/iccad/Leung05"}, "url": "URL#5524474"}, {"@score": "1", "@id": "5524475", "info": {"authors": {"author": {"@pid": "83/6353-1", "text": "Peng Li 0001"}}, "title": "Variational analysis of large power grids by exploring statistical sampling sharing and spatial locality.", "venue": "ICCAD", "pages": "645-651", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Li05", "doi": "10.1109/ICCAD.2005.1560146", "ee": "https://doi.org/10.1109/ICCAD.2005.1560146", "url": "https://dblp.org/rec/conf/iccad/Li05"}, "url": "URL#5524475"}, {"@score": "1", "@id": "5524476", "info": {"authors": {"author": [{"@pid": "l/FeihuiLi", "text": "Feihui Li"}, {"@pid": "c/GuilinChen", "text": "Guilin Chen"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}]}, "title": "Compiler-directed voltage scaling on communication links for reducing power consumption.", "venue": "ICCAD", "pages": "456-460", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiCK05", "doi": "10.1109/ICCAD.2005.1560111", "ee": "https://doi.org/10.1109/ICCAD.2005.1560111", "url": "https://dblp.org/rec/conf/iccad/LiCK05"}, "url": "URL#5524476"}, {"@score": "1", "@id": "5524477", "info": {"authors": {"author": [{"@pid": "l/FeihuiLi", "text": "Feihui Li"}, {"@pid": "c/GuilinChen", "text": "Guilin Chen"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "98/2921", "text": "Ibrahim Kolcu"}]}, "title": "Improving scratch-pad memory reliability through compiler-guided data block duplication.", "venue": "ICCAD", "pages": "1002-1005", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiCKK05", "doi": "10.1109/ICCAD.2005.1560208", "ee": "https://doi.org/10.1109/ICCAD.2005.1560208", "url": "https://dblp.org/rec/conf/iccad/LiCKK05"}, "url": "URL#5524477"}, {"@score": "1", "@id": "5524478", "info": {"authors": {"author": [{"@pid": "56/3831", "text": "Yinghua Li"}, {"@pid": "02/2243", "text": "Alex Kondratyev"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}]}, "title": "Synthesis methodology for built-in at-speed testing.", "venue": "ICCAD", "pages": "183-188", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiKB05", "doi": "10.1109/ICCAD.2005.1560061", "ee": "https://doi.org/10.1109/ICCAD.2005.1560061", "url": "https://dblp.org/rec/conf/iccad/LiKB05"}, "url": "URL#5524478"}, {"@score": "1", "@id": "5524479", "info": {"authors": {"author": [{"@pid": "09/1365-1", "text": "Xin Li 0001"}, {"@pid": "34/3616", "text": "Jiayong Le"}, {"@pid": "56/882", "text": "Mustafa Celik"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}]}, "title": "Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations.", "venue": "ICCAD", "pages": "844-851", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiLCP05", "doi": "10.1109/ICCAD.2005.1560180", "ee": "https://doi.org/10.1109/ICCAD.2005.1560180", "url": "https://dblp.org/rec/conf/iccad/LiLCP05"}, "url": "URL#5524479"}, {"@score": "1", "@id": "5524480", "info": {"authors": {"author": [{"@pid": "09/1365-1", "text": "Xin Li 0001"}, {"@pid": "83/6353-1", "text": "Peng Li 0001"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}]}, "title": "Parameterized interconnect order reduction with explicit-and-implicit multi-parameter moment matching for inter/intra-die variations.", "venue": "ICCAD", "pages": "806-812", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiLP05", "doi": "10.1109/ICCAD.2005.1560174", "ee": "https://doi.org/10.1109/ICCAD.2005.1560174", "url": "https://dblp.org/rec/conf/iccad/LiLP05"}, "url": "URL#5524480"}, {"@score": "1", "@id": "5524481", "info": {"authors": {"author": [{"@pid": "09/1365-1", "text": "Xin Li 0001"}, {"@pid": "34/3616", "text": "Jiayong Le"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}, {"@pid": "22/860", "text": "Andrzej J. Strojwas"}]}, "title": "Projection-based performance modeling for inter/intra-die variations.", "venue": "ICCAD", "pages": "721-727", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiLPS05", "doi": "10.1109/ICCAD.2005.1560160", "ee": "https://doi.org/10.1109/ICCAD.2005.1560160", "url": "https://dblp.org/rec/conf/iccad/LiLPS05"}, "url": "URL#5524481"}, {"@score": "1", "@id": "5524482", "info": {"authors": {"author": [{"@pid": "09/1365-1", "text": "Xin Li 0001"}, {"@pid": "39/449", "text": "Jian Wang"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}, {"@pid": "31/2688", "text": "Tun-Shih Chen"}, {"@pid": "10/3487", "text": "Wanju Chiang"}]}, "title": "Performance-centering optimization for system-level analog design exploration.", "venue": "ICCAD", "pages": "422-429", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiWPCC05", "doi": "10.1109/ICCAD.2005.1560105", "ee": "https://doi.org/10.1109/ICCAD.2005.1560105", "url": "https://dblp.org/rec/conf/iccad/LiWPCC05"}, "url": "URL#5524482"}, {"@score": "1", "@id": "5524483", "info": {"authors": {"author": [{"@pid": "69/1806", "text": "Hyeonmin Lim"}, {"@pid": "49/5656", "text": "Kyungsoo Lee"}, {"@pid": "76/2253", "text": "Youngjin Cho"}, {"@pid": "84/5634", "text": "Naehyuck Chang"}]}, "title": "Flip-flop insertion with shifted-phase clocks for FPGA power reduction.", "venue": "ICCAD", "pages": "335-342", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LimLCC05", "doi": "10.1109/ICCAD.2005.1560090", "ee": "https://doi.org/10.1109/ICCAD.2005.1560090", "url": "https://dblp.org/rec/conf/iccad/LimLCC05"}, "url": "URL#5524483"}, {"@score": "1", "@id": "5524484", "info": {"authors": {"author": [{"@pid": "65/434-2", "text": "Chuan Lin 0002"}, {"@pid": "58/6299-3", "text": "Jia Wang 0003"}, {"@pid": "z/HaiZhou", "text": "Hai Zhou"}]}, "title": "Clustering for processing rate optimization.", "venue": "ICCAD", "pages": "189-195", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LinWZ05", "doi": "10.1109/ICCAD.2005.1560062", "ee": "https://doi.org/10.1109/ICCAD.2005.1560062", "url": "https://dblp.org/rec/conf/iccad/LinWZ05"}, "url": "URL#5524484"}, {"@score": "1", "@id": "5524485", "info": {"authors": {"author": [{"@pid": "65/434-2", "text": "Chuan Lin 0002"}, {"@pid": "z/HaiZhou", "text": "Hai Zhou"}]}, "title": "Trade-off between latch and flop for min-period sequential circuit designs with crosstalk.", "venue": "ICCAD", "pages": "329-334", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LinZ05", "doi": "10.1109/ICCAD.2005.1560089", "ee": "https://doi.org/10.1109/ICCAD.2005.1560089", "url": "https://dblp.org/rec/conf/iccad/LinZ05"}, "url": "URL#5524485"}, {"@score": "1", "@id": "5524486", "info": {"authors": {"author": [{"@pid": "41/6238", "text": "Pu Liu"}, {"@pid": "11/3196", "text": "Zhenyu Qi"}, {"@pid": "83/5560", "text": "Hang Li"}, {"@pid": "54/2677", "text": "Lingling Jin"}, {"@pid": "95/6985-24", "text": "Wei Wu 0024"}, {"@pid": "t/SXDTan", "text": "Sheldon X.-D. Tan"}, {"@pid": "y/JunYang2", "text": "Jun Yang 0002"}]}, "title": "Fast thermal simulation for architecture level dynamic thermal management.", "venue": "ICCAD", "pages": "639-644", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiuQLJWTY05", "doi": "10.1109/ICCAD.2005.1560145", "ee": "https://doi.org/10.1109/ICCAD.2005.1560145", "url": "https://dblp.org/rec/conf/iccad/LiuQLJWTY05"}, "url": "URL#5524486"}, {"@score": "1", "@id": "5524487", "info": {"authors": {"author": [{"@pid": "41/6238", "text": "Pu Liu"}, {"@pid": "t/SXDTan", "text": "Sheldon X.-D. Tan"}, {"@pid": "83/5560", "text": "Hang Li"}, {"@pid": "11/3196", "text": "Zhenyu Qi"}, {"@pid": "95/203", "text": "Jun Kong"}, {"@pid": "94/1235", "text": "Bruce McGaughy"}, {"@pid": "75/5673", "text": "Lei He"}]}, "title": "An efficient method for terminal reduction of interconnect circuits considering delay variations.", "venue": "ICCAD", "pages": "821-826", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiuTLQKMH05", "doi": "10.1109/ICCAD.2005.1560176", "ee": "https://doi.org/10.1109/ICCAD.2005.1560176", "url": "https://dblp.org/rec/conf/iccad/LiuTLQKMH05"}, "url": "URL#5524487"}, {"@score": "1", "@id": "5524488", "info": {"authors": {"author": [{"@pid": "43/4720-2", "text": "Tao Luo 0002"}, {"@pid": "58/2578", "text": "Haoxing Ren"}, {"@pid": "41/4379", "text": "Charles J. Alpert"}, {"@pid": "p/DavidZhigangPan", "text": "David Zhigang Pan"}]}, "title": "Computational geometry based placement migration.", "venue": "ICCAD", "pages": "41-47", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LuoRAP05", "doi": "10.1109/ICCAD.2005.1560038", "ee": "https://doi.org/10.1109/ICCAD.2005.1560038", "url": "https://dblp.org/rec/conf/iccad/LuoRAP05"}, "url": "URL#5524488"}, {"@score": "1", "@id": "5524489", "info": {"authors": {"author": [{"@pid": "89/440", "text": "Jianfeng Luo"}, {"@pid": "81/4659", "text": "Qing Su"}, {"@pid": "144/4589", "text": "Charles C. Chiang"}, {"@pid": "84/2837", "text": "Jamil Kawa"}]}, "title": "A layout dependent full-chip copper electroplating topography model.", "venue": "ICCAD", "pages": "133-140", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LuoSCK05", "doi": "10.1109/ICCAD.2005.1560053", "ee": "https://doi.org/10.1109/ICCAD.2005.1560053", "url": "https://dblp.org/rec/conf/iccad/LuoSCK05"}, "url": "URL#5524489"}, {"@score": "1", "@id": "5524490", "info": {"authors": {"author": [{"@pid": "32/2211", "text": "James D. Ma"}, {"@pid": "65/2303", "text": "Claire Fang Fang"}, {"@pid": "r/RobARutenbar", "text": "Rob A. Rutenbar"}, {"@pid": "79/4680", "text": "Xiaolin Xie"}, {"@pid": "26/1132", "text": "Duane S. Boning"}]}, "title": "Interval-valued statistical modeling of oxide chemical-mechanical polishing.", "venue": "ICCAD", "pages": "141-148", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MaFRXB05", "doi": "10.1109/ICCAD.2005.1560054", "ee": "https://doi.org/10.1109/ICCAD.2005.1560054", "url": "https://dblp.org/rec/conf/iccad/MaFRXB05"}, "url": "URL#5524490"}, {"@score": "1", "@id": "5524491", "info": {"authors": {"author": [{"@pid": "40/4888", "text": "Panagiotis Manolios"}, {"@pid": "70/6001", "text": "Sudarshan K. Srinivasan"}]}, "title": "Verification of executable pipelined machines with bit-level interfaces.", "venue": "ICCAD", "pages": "855-862", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ManoliosS05", "doi": "10.1109/ICCAD.2005.1560182", "ee": "https://doi.org/10.1109/ICCAD.2005.1560182", "url": "https://dblp.org/rec/conf/iccad/ManoliosS05"}, "url": "URL#5524491"}, {"@score": "1", "@id": "5524492", "info": {"authors": {"author": [{"@pid": "40/4888", "text": "Panagiotis Manolios"}, {"@pid": "70/6001", "text": "Sudarshan K. Srinivasan"}]}, "title": "A complete compositional reasoning framework for the efficient verification of pipelined machines.", "venue": "ICCAD", "pages": "863-870", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ManoliosS05a", "doi": "10.1109/ICCAD.2005.1560183", "ee": "https://doi.org/10.1109/ICCAD.2005.1560183", "url": "https://dblp.org/rec/conf/iccad/ManoliosS05a"}, "url": "URL#5524492"}, {"@score": "1", "@id": "5524493", "info": {"authors": {"author": {"@pid": "39/872", "text": "Richard McGowen"}}, "title": "Adaptive designs for power and thermal optimization.", "venue": "ICCAD", "pages": "118-121", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/McGowen05", "doi": "10.1109/ICCAD.2005.1560050", "ee": "https://doi.org/10.1109/ICCAD.2005.1560050", "url": "https://dblp.org/rec/conf/iccad/McGowen05"}, "url": "URL#5524493"}, {"@score": "1", "@id": "5524494", "info": {"authors": {"author": [{"@pid": "86/1411", "text": "Amit Mehrotra"}, {"@pid": "58/4201", "text": "Suihua Lu"}, {"@pid": "51/2033", "text": "David C. Lee"}, {"@pid": "40/5793", "text": "Amit Narayan"}]}, "title": "Steady-state analysis of voltage and current controlled oscillators.", "venue": "ICCAD", "pages": "618-623", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MehrotraLLN05", "doi": "10.1109/ICCAD.2005.1560141", "ee": "https://doi.org/10.1109/ICCAD.2005.1560141", "url": "https://dblp.org/rec/conf/iccad/MehrotraLLN05"}, "url": "URL#5524494"}, {"@score": "1", "@id": "5524495", "info": {"authors": {"author": [{"@pid": "20/6588", "text": "Ting Mei"}, {"@pid": "40/1690", "text": "Jaijeet S. Roychowdhury"}]}, "title": "An efficient and robust technique for tracking amplitude and frequency envelopes in oscillators.", "venue": "ICCAD", "pages": "599-603", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MeiR05", "doi": "10.1109/ICCAD.2005.1560137", "ee": "https://doi.org/10.1109/ICCAD.2005.1560137", "url": "https://dblp.org/rec/conf/iccad/MeiR05"}, "url": "URL#5524495"}, {"@score": "1", "@id": "5524496", "info": {"authors": {"author": [{"@pid": "20/6588", "text": "Ting Mei"}, {"@pid": "40/1690", "text": "Jaijeet S. Roychowdhury"}]}, "title": "Oscillator-AC: restoring rigour to linearized small-signal analysis of oscillators.", "venue": "ICCAD", "pages": "604-609", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MeiR05a", "doi": "10.1109/ICCAD.2005.1560138", "ee": "https://doi.org/10.1109/ICCAD.2005.1560138", "url": "https://dblp.org/rec/conf/iccad/MeiR05a"}, "url": "URL#5524496"}, {"@score": "1", "@id": "5524497", "info": {"authors": {"author": [{"@pid": "03/5108", "text": "Bren Mochocki"}, {"@pid": "88/6553", "text": "Razvan Racu"}, {"@pid": "e/RolfErnst", "text": "Rolf Ernst"}]}, "title": "Dynamic voltage scaling for the schedulability of jitter-constrained real-time embedded systems.", "venue": "ICCAD", "pages": "446-449", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MochockiRE05", "doi": "10.1109/ICCAD.2005.1560109", "ee": "https://doi.org/10.1109/ICCAD.2005.1560109", "url": "https://dblp.org/rec/conf/iccad/MochockiRE05"}, "url": "URL#5524497"}, {"@score": "1", "@id": "5524498", "info": {"authors": {"author": [{"@pid": "51/2700", "text": "Mosin Mondal"}, {"@pid": "27/4166", "text": "Yehia Massoud"}]}, "title": "Reducing pessimism in RLC delay estimation using an accurate analytical frequency dependent model for inductance.", "venue": "ICCAD", "pages": "691-696", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MondalM05", "doi": "10.1109/ICCAD.2005.1560154", "ee": "https://doi.org/10.1109/ICCAD.2005.1560154", "url": "https://dblp.org/rec/conf/iccad/MondalM05"}, "url": "URL#5524498"}, {"@score": "1", "@id": "5524499", "info": {"authors": {"author": {"@pid": "40/6072", "text": "Tamal Mukherjee"}}, "title": "Design automation issues for biofluidic microchips.", "venue": "ICCAD", "pages": "463-470", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Mukherjee05", "doi": "10.1109/ICCAD.2005.1560113", "ee": "https://doi.org/10.1109/ICCAD.2005.1560113", "url": "https://dblp.org/rec/conf/iccad/Mukherjee05"}, "url": "URL#5524499"}, {"@score": "1", "@id": "5524500", "info": {"authors": {"author": [{"@pid": "61/388", "text": "Minh D. Nguyen"}, {"@pid": "95/2383", "text": "Dominik Stoffel"}, {"@pid": "41/4477", "text": "Markus Wedler"}, {"@pid": "69/4734", "text": "Wolfgang Kunz"}]}, "title": "Transition-by-transition FSM traversal for reachability analysis in bounded model checking.", "venue": "ICCAD", "pages": "1068-1075", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/NguyenSWK05", "doi": "10.1109/ICCAD.2005.1560219", "ee": "https://doi.org/10.1109/ICCAD.2005.1560219", "url": "https://dblp.org/rec/conf/iccad/NguyenSWK05"}, "url": "URL#5524500"}, {"@score": "1", "@id": "5524501", "info": {"authors": {"author": [{"@pid": "08/5038", "text": "Arthur Nieuwoudt"}, {"@pid": "27/4166", "text": "Yehia Massoud"}]}, "title": "Robust automated synthesis methodology for integrated spiral inductors with variability.", "venue": "ICCAD", "pages": "502-507", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/NieuwoudtM05", "doi": "10.1109/ICCAD.2005.1560119", "ee": "https://doi.org/10.1109/ICCAD.2005.1560119", "url": "https://dblp.org/rec/conf/iccad/NieuwoudtM05"}, "url": "URL#5524501"}, {"@score": "1", "@id": "5524502", "info": {"authors": {"author": [{"@pid": "63/628", "text": "\u00dcmit Y. Ogras"}, {"@pid": "88/3494", "text": "Radu Marculescu"}]}, "title": "Application-specific network-on-chip architecture customization via long-range link insertion.", "venue": "ICCAD", "pages": "246-253", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/OgrasM05", "doi": "10.1109/ICCAD.2005.1560072", "ee": "https://doi.org/10.1109/ICCAD.2005.1560072", "url": "https://dblp.org/rec/conf/iccad/OgrasM05"}, "url": "URL#5524502"}, {"@score": "1", "@id": "5524503", "info": {"authors": {"author": [{"@pid": "71/5377", "text": "Muhammet Mustafa Ozdal"}, {"@pid": "w/MartinDFWong", "text": "Martin D. F. Wong"}, {"@pid": "94/5797", "text": "Philip S. Honsinger"}]}, "title": "An escape routing framework for dense boards with high-speed design constraints.", "venue": "ICCAD", "pages": "759-766", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/OzdalWH05", "doi": "10.1109/ICCAD.2005.1560166", "ee": "https://doi.org/10.1109/ICCAD.2005.1560166", "url": "https://dblp.org/rec/conf/iccad/OzdalWH05"}, "url": "URL#5524503"}, {"@score": "1", "@id": "5524504", "info": {"authors": {"author": [{"@pid": "71/5377", "text": "Muhammet Mustafa Ozdal"}, {"@pid": "w/MartinDFWong", "text": "Martin D. F. Wong"}, {"@pid": "94/5797", "text": "Philip S. Honsinger"}]}, "title": "Optimal routing algorithms for pin clusters in high-density multichip modules.", "venue": "ICCAD", "pages": "767-774", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/OzdalWH05a", "doi": "10.1109/ICCAD.2005.1560167", "ee": "https://doi.org/10.1109/ICCAD.2005.1560167", "url": "https://dblp.org/rec/conf/iccad/OzdalWH05a"}, "url": "URL#5524504"}, {"@score": "1", "@id": "5524505", "info": {"authors": {"author": [{"@pid": "86/5968", "text": "Min Pan"}, {"@pid": "15/1633", "text": "Natarajan Viswanathan"}, {"@pid": "c/ChrisCNChu", "text": "Chris C. N. Chu"}]}, "title": "An efficient and effective detailed placement algorithm.", "venue": "ICCAD", "pages": "48-55", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/PanVC05", "doi": "10.1109/ICCAD.2005.1560039", "ee": "https://doi.org/10.1109/ICCAD.2005.1560039", "url": "https://dblp.org/rec/conf/iccad/PanVC05"}, "url": "URL#5524505"}, {"@score": "1", "@id": "5524506", "info": {"authors": {"author": [{"@pid": "69/6295", "text": "Sanjay Pant"}, {"@pid": "b/DBlaauw", "text": "David T. Blaauw"}]}, "title": "Static timing analysis considering power supply variations.", "venue": "ICCAD", "pages": "365-371", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/PantB05", "doi": "10.1109/ICCAD.2005.1560095", "ee": "https://doi.org/10.1109/ICCAD.2005.1560095", "url": "https://dblp.org/rec/conf/iccad/PantB05"}, "url": "URL#5524506"}, {"@score": "1", "@id": "5524507", "info": {"authors": {"author": [{"@pid": "31/1377", "text": "Ganapathy Parthasarathy"}, {"@pid": "65/5291", "text": "Madhu K. Iyer"}, {"@pid": "c/KwangTingCheng", "text": "Kwang-Ting Cheng"}, {"@pid": "81/5541", "text": "Forrest Brewer"}]}, "title": "RTL SAT simplification by Boolean and interval arithmetic reasoning.", "venue": "ICCAD", "pages": "297-302", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ParthasarathyICB05", "doi": "10.1109/ICCAD.2005.1560082", "ee": "https://doi.org/10.1109/ICCAD.2005.1560082", "url": "https://dblp.org/rec/conf/iccad/ParthasarathyICB05"}, "url": "URL#5524507"}, {"@score": "1", "@id": "5524508", "info": {"authors": {"author": [{"@pid": "61/6767", "text": "Haifeng Qian"}, {"@pid": "s/SachinSSapatnekar", "text": "Sachin S. Sapatnekar"}]}, "title": "A hybrid linear equation solver and its application in quadratic placement.", "venue": "ICCAD", "pages": "905-909", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/QianS05", "doi": "10.1109/ICCAD.2005.1560190", "ee": "https://doi.org/10.1109/ICCAD.2005.1560190", "url": "https://dblp.org/rec/conf/iccad/QianS05"}, "url": "URL#5524508"}, {"@score": "1", "@id": "5524509", "info": {"authors": {"author": [{"@pid": "80/1159", "text": "Yajun Ran"}, {"@pid": "05/1100", "text": "Malgorzata Marek-Sadowska"}]}, "title": "Via-configurable routing architectures and fast design mappability estimation for regular fabrics.", "venue": "ICCAD", "pages": "25-32", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RanM05", "doi": "10.1109/ICCAD.2005.1560035", "ee": "https://doi.org/10.1109/ICCAD.2005.1560035", "url": "https://dblp.org/rec/conf/iccad/RanM05"}, "url": "URL#5524509"}, {"@score": "1", "@id": "5524510", "info": {"authors": {"author": [{"@pid": "17/570", "text": "Ravishankar Rao"}, {"@pid": "60/2447", "text": "Sarma B. K. Vrudhula"}]}, "title": "Battery optimization vs energy optimization: which to choose and when?", "venue": "ICCAD", "pages": "439-445", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RaoV05", "doi": "10.1109/ICCAD.2005.1560108", "ee": "https://doi.org/10.1109/ICCAD.2005.1560108", "url": "https://dblp.org/rec/conf/iccad/RaoV05"}, "url": "URL#5524510"}, {"@score": "1", "@id": "5524511", "info": {"authors": {"author": [{"@pid": "91/2546", "text": "Tarvo Raudvere"}, {"@pid": "36/2597", "text": "Ashish Kumar Singh"}, {"@pid": "21/1257", "text": "Ingo Sander"}, {"@pid": "38/5744", "text": "Axel Jantsch"}]}, "title": "System level verification of digital signal processing applications based on the polynomial abstraction technique.", "venue": "ICCAD", "pages": "285-290", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RaudvereSSJ05", "doi": "10.1109/ICCAD.2005.1560080", "ee": "https://doi.org/10.1109/ICCAD.2005.1560080", "url": "https://dblp.org/rec/conf/iccad/RaudvereSSJ05"}, "url": "URL#5524511"}, {"@score": "1", "@id": "5524512", "info": {"authors": {"author": {"@pid": "78/4629", "text": "Daniel L. Rosenband"}}, "title": "Hardware synthesis from guarded atomic actions with performance specifications.", "venue": "ICCAD", "pages": "784-791", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Rosenband05", "doi": "10.1109/ICCAD.2005.1560170", "ee": "https://doi.org/10.1109/ICCAD.2005.1560170", "url": "https://dblp.org/rec/conf/iccad/Rosenband05"}, "url": "URL#5524512"}, {"@score": "1", "@id": "5524513", "info": {"authors": {"author": {"@pid": "92/2532", "text": "Tam\u00e1s Roska"}}, "title": "Cellular wave computers and CNN technology - a SoC architecture with xK processors and sensor arrays.", "venue": "ICCAD", "pages": "557-564", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Roska05", "doi": "10.1109/ICCAD.2005.1560129", "ee": "https://doi.org/10.1109/ICCAD.2005.1560129", "url": "https://dblp.org/rec/conf/iccad/Roska05"}, "url": "URL#5524513"}, {"@score": "1", "@id": "5524514", "info": {"authors": {"author": {"@pid": "95/404", "text": "Paul W. K. Rothemund"}}, "title": "Design of DNA origami.", "venue": "ICCAD", "pages": "471-478", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Rothemund05", "doi": "10.1109/ICCAD.2005.1560114", "ee": "https://doi.org/10.1109/ICCAD.2005.1560114", "url": "https://dblp.org/rec/conf/iccad/Rothemund05"}, "url": "URL#5524514"}, {"@score": "1", "@id": "5524515", "info": {"authors": {"author": [{"@pid": "45/3907", "text": "Jeremy A. Rowlette"}, {"@pid": "05/3799", "text": "Eric Pop"}, {"@pid": "69/5121", "text": "Sanjiv Sinha"}, {"@pid": "54/4330", "text": "Mathew Panzer"}, {"@pid": "53/740", "text": "Kenneth E. Goodson"}]}, "title": "Thermal simulation techniques for nanoscale transistors.", "venue": "ICCAD", "pages": "225-228", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RowlettePSPG05", "doi": "10.1109/ICCAD.2005.1560068", "ee": "https://doi.org/10.1109/ICCAD.2005.1560068", "url": "https://dblp.org/rec/conf/iccad/RowlettePSPG05"}, "url": "URL#5524515"}, {"@score": "1", "@id": "5524516", "info": {"authors": {"author": [{"@pid": "92/1262", "text": "Sanghamitra Roy"}, {"@pid": "53/410", "text": "Weijen Chen"}]}, "title": "ConvexFit: an optimal minimum-error convex fitting and smoothing algorithm with application to gate-sizing.", "venue": "ICCAD", "pages": "196-203", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RoyC05", "doi": "10.1109/ICCAD.2005.1560063", "ee": "https://doi.org/10.1109/ICCAD.2005.1560063", "url": "https://dblp.org/rec/conf/iccad/RoyC05"}, "url": "URL#5524516"}, {"@score": "1", "@id": "5524517", "info": {"authors": {"author": [{"@pid": "20/170", "text": "Suchismita Roy"}, {"@pid": "79/3797", "text": "Sayantan Das"}, {"@pid": "69/5859", "text": "Prasenjit Basu"}, {"@pid": "39/2452", "text": "Pallab Dasgupta"}, {"@pid": "c/PPChakrabarti", "text": "Partha Pratim Chakrabarti"}]}, "title": "SAT based solutions for consistency problems in formal property specifications for open systems.", "venue": "ICCAD", "pages": "885-888", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RoyDBDC05", "doi": "10.1109/ICCAD.2005.1560186", "ee": "https://doi.org/10.1109/ICCAD.2005.1560186", "url": "https://dblp.org/rec/conf/iccad/RoyDBDC05"}, "url": "URL#5524517"}, {"@score": "1", "@id": "5524518", "info": {"authors": {"author": [{"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}, {"@pid": "m/HamidMahmoodi", "text": "Hamid Mahmoodi-Meimand"}, {"@pid": "66/1210", "text": "Saibal Mukhopadhyay"}, {"@pid": "17/2216", "text": "Hari Ananthan"}, {"@pid": "88/402", "text": "Aditya Bansal"}, {"@pid": "48/3603", "text": "Tamer Cakici"}]}, "title": "Double-gate SOI devices for low-power and high-performance applications.", "venue": "ICCAD", "pages": "217-224", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RoyMMABC05", "doi": "10.1109/ICCAD.2005.1560067", "ee": "https://doi.org/10.1109/ICCAD.2005.1560067", "url": "https://dblp.org/rec/conf/iccad/RoyMMABC05"}, "url": "URL#5524518"}, {"@score": "1", "@id": "5524519", "info": {"authors": {"author": [{"@pid": "52/1714", "text": "Rafael Ruiz-Sautua"}, {"@pid": "07/4220", "text": "Mar\u00eda C. Molina"}, {"@pid": "m/JoseManuelMendias", "text": "Jose Manuel Mendias"}, {"@pid": "17/3310", "text": "Rom\u00e1n Hermida"}]}, "title": "Performance-driven read-after-write dependencies softening in high-level synthesis.", "venue": "ICCAD", "pages": "7-12", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Ruiz-SautuaMMH05", "doi": "10.1109/ICCAD.2005.1560031", "ee": "https://doi.org/10.1109/ICCAD.2005.1560031", "url": "https://dblp.org/rec/conf/iccad/Ruiz-SautuaMMH05"}, "url": "URL#5524519"}, {"@score": "1", "@id": "5524520", "info": {"authors": {"author": [{"@pid": "08/3785", "text": "Martin K. F. Schafer"}, {"@pid": "26/3217", "text": "Thomas Hollstein"}, {"@pid": "94/122", "text": "Heiko Zimmer"}, {"@pid": "g/ManfredGlesner", "text": "Manfred Glesner"}]}, "title": "Deadlock-free routing and component placement for irregular mesh-based networks-on-chip.", "venue": "ICCAD", "pages": "238-245", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SchaferHZG05", "doi": "10.1109/ICCAD.2005.1560071", "ee": "https://doi.org/10.1109/ICCAD.2005.1560071", "url": "https://dblp.org/rec/conf/iccad/SchaferHZG05"}, "url": "URL#5524520"}, {"@score": "1", "@id": "5524521", "info": {"authors": {"author": [{"@pid": "14/1691", "text": "Brian Schott"}, {"@pid": "22/5130", "text": "Michael Bajura"}]}, "title": "Power-aware microsensor design.", "venue": "ICCAD", "pages": "921-924", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SchottB05", "doi": "10.1109/ICCAD.2005.1560193", "ee": "https://doi.org/10.1109/ICCAD.2005.1560193", "url": "https://dblp.org/rec/conf/iccad/SchottB05"}, "url": "URL#5524521"}, {"@score": "1", "@id": "5524522", "info": {"authors": {"author": [{"@pid": "46/4000", "text": "Anuja Sehgal"}, {"@pid": "c/KrishnenduChakrabarty", "text": "Krishnendu Chakrabarty"}]}, "title": "Test planning for the effective utilization of port-scalable testers for heterogeneous core-based SOCs.", "venue": "ICCAD", "pages": "88-93", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SehgalC05", "doi": "10.1109/ICCAD.2005.1560045", "ee": "https://doi.org/10.1109/ICCAD.2005.1560045", "url": "https://dblp.org/rec/conf/iccad/SehgalC05"}, "url": "URL#5524522"}, {"@score": "1", "@id": "5524523", "info": {"authors": {"author": [{"@pid": "88/3302", "text": "Jaewon Seo"}, {"@pid": "50/6842", "text": "Taewhan Kim"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}]}, "title": "Optimal integration of inter-task and intra-task dynamic voltage scaling techniques for hard real-time applications.", "venue": "ICCAD", "pages": "450-455", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SeoKD05", "doi": "10.1109/ICCAD.2005.1560110", "ee": "https://doi.org/10.1109/ICCAD.2005.1560110", "url": "https://dblp.org/rec/conf/iccad/SeoKD05"}, "url": "URL#5524523"}, {"@score": "1", "@id": "5524524", "info": {"authors": {"author": [{"@pid": "13/941", "text": "Saumil Shah"}, {"@pid": "89/934", "text": "Ashish Srivastava"}, {"@pid": "53/6597", "text": "Dushyant Sharma"}, {"@pid": "83/6040", "text": "Dennis Sylvester"}, {"@pid": "b/DBlaauw", "text": "David T. Blaauw"}, {"@pid": "25/36", "text": "Vladimir Zolotov"}]}, "title": "Discrete Vt assignment and gate sizing using a self-snapping continuous formulation.", "venue": "ICCAD", "pages": "705-712", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ShahSSSBZ05", "doi": "10.1109/ICCAD.2005.1560157", "ee": "https://doi.org/10.1109/ICCAD.2005.1560157", "url": "https://dblp.org/rec/conf/iccad/ShahSSSBZ05"}, "url": "URL#5524524"}, {"@score": "1", "@id": "5524525", "info": {"authors": {"author": [{"@pid": "11/3677", "text": "Ahmed M. Shebaita"}, {"@pid": "18/2894", "text": "Chirayu S. Amin"}, {"@pid": "09/2590", "text": "Florentin Dartu"}, {"@pid": "i/YeheaIIsmail", "text": "Yehea I. Ismail"}]}, "title": "Expanding the frequency range of AWE via time shifting.", "venue": "ICCAD", "pages": "935-938", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ShebaitaADI05", "doi": "10.1109/ICCAD.2005.1560196", "ee": "https://doi.org/10.1109/ICCAD.2005.1560196", "url": "https://dblp.org/rec/conf/iccad/ShebaitaADI05"}, "url": "URL#5524525"}, {"@score": "1", "@id": "5524526", "info": {"authors": {"author": [{"@pid": "46/6318", "text": "Namrata Shekhar"}, {"@pid": "20/4759", "text": "Priyank Kalla"}, {"@pid": "60/2486", "text": "Florian Enescu"}, {"@pid": "48/6426", "text": "Sivaram Gopalakrishnan"}]}, "title": "Equivalence verification of polynomial datapaths with fixed-size bit-vectors using finite ring algebra.", "venue": "ICCAD", "pages": "291-296", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ShekharKEG05", "doi": "10.1109/ICCAD.2005.1560081", "ee": "https://doi.org/10.1109/ICCAD.2005.1560081", "url": "https://dblp.org/rec/conf/iccad/ShekharKEG05"}, "url": "URL#5524526"}, {"@score": "1", "@id": "5524527", "info": {"authors": {"author": {"@pid": "94/5746", "text": "Montek Singh"}}, "title": "Memory access optimization of dynamic binary translation for reconfigurable architectures.", "venue": "ICCAD", "pages": "1014-1020", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Singh05", "doi": "10.1109/ICCAD.2005.1560210", "ee": "https://doi.org/10.1109/ICCAD.2005.1560210", "url": "https://dblp.org/rec/conf/iccad/Singh05"}, "url": "URL#5524527"}, {"@score": "1", "@id": "5524528", "info": {"authors": {"author": [{"@pid": "36/2597", "text": "Ashish Kumar Singh"}, {"@pid": "82/105", "text": "Murari Mani"}, {"@pid": "38/3999", "text": "Michael Orshansky"}]}, "title": "Statistical technology mapping for parametric yield.", "venue": "ICCAD", "pages": "511-518", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SinghMO05", "doi": "10.1109/ICCAD.2005.1560121", "ee": "https://doi.org/10.1109/ICCAD.2005.1560121", "url": "https://dblp.org/rec/conf/iccad/SinghMO05"}, "url": "URL#5524528"}, {"@score": "1", "@id": "5524529", "info": {"authors": {"author": [{"@pid": "80/2878", "text": "Love Singhal"}, {"@pid": "b/ElahehBozorgzadeh", "text": "Elaheh Bozorgzadeh"}]}, "title": "Fast timing closure by interconnect criticality driven delay relaxation.", "venue": "ICCAD", "pages": "792-797", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SinghalB05", "doi": "10.1109/ICCAD.2005.1560171", "ee": "https://doi.org/10.1109/ICCAD.2005.1560171", "url": "https://dblp.org/rec/conf/iccad/SinghalB05"}, "url": "URL#5524529"}, {"@score": "1", "@id": "5524530", "info": {"authors": {"author": [{"@pid": "27/1472", "text": "Debjit Sinha"}, {"@pid": "13/6915", "text": "Narendra V. Shenoy"}, {"@pid": "z/HaiZhou", "text": "Hai Zhou"}]}, "title": "Statistical gate sizing for timing yield optimization.", "venue": "ICCAD", "pages": "1037-1041", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SinhaSZ05", "doi": "10.1109/ICCAD.2005.1560214", "ee": "https://doi.org/10.1109/ICCAD.2005.1560214", "url": "https://dblp.org/rec/conf/iccad/SinhaSZ05"}, "url": "URL#5524530"}, {"@score": "1", "@id": "5524531", "info": {"authors": {"author": [{"@pid": "27/1472", "text": "Debjit Sinha"}, {"@pid": "z/HaiZhou", "text": "Hai Zhou"}]}, "title": "A unified framework for statistical timing analysis with coupling and multiple input switching.", "venue": "ICCAD", "pages": "837-843", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SinhaZ05", "doi": "10.1109/ICCAD.2005.1560179", "ee": "https://doi.org/10.1109/ICCAD.2005.1560179", "url": "https://dblp.org/rec/conf/iccad/SinhaZ05"}, "url": "URL#5524531"}, {"@score": "1", "@id": "5524532", "info": {"authors": {"author": [{"@pid": "02/4773", "text": "Krishnan Srinivasan"}, {"@pid": "c/KaramSChatha", "text": "Karam S. Chatha"}, {"@pid": "12/6931", "text": "Goran Konjevod"}]}, "title": "An automated technique for topology and route generation of application specific on-chip interconnection networks.", "venue": "ICCAD", "pages": "231-237", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SrinivasanCK05", "doi": "10.1109/ICCAD.2005.1560070", "ee": "https://doi.org/10.1109/ICCAD.2005.1560070", "url": "https://dblp.org/rec/conf/iccad/SrinivasanCK05"}, "url": "URL#5524532"}, {"@score": "1", "@id": "5524533", "info": {"authors": {"author": [{"@pid": "25/5864", "text": "Navin Srivastava"}, {"@pid": "19/2960", "text": "Kaustav Banerjee"}]}, "title": "Performance analysis of carbon nanotube interconnects for VLSI applications.", "venue": "ICCAD", "pages": "383-390", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SrivastavaB05", "doi": "10.1109/ICCAD.2005.1560098", "ee": "https://doi.org/10.1109/ICCAD.2005.1560098", "url": "https://dblp.org/rec/conf/iccad/SrivastavaB05"}, "url": "URL#5524533"}, {"@score": "1", "@id": "5524534", "info": {"authors": {"author": [{"@pid": "09/5632", "text": "Robert Bogdan Staszewski"}, {"@pid": "51/2800", "text": "Khurram Muhammad"}, {"@pid": "17/637", "text": "Dirk Leipold"}]}, "title": "Digital RF processor (DRP\u2122) for cellular phones.", "venue": "ICCAD", "pages": "122-129", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/StaszewskiML05", "doi": "10.1109/ICCAD.2005.1560051", "ee": "https://doi.org/10.1109/ICCAD.2005.1560051", "url": "https://dblp.org/rec/conf/iccad/StaszewskiML05"}, "url": "URL#5524534"}, {"@score": "1", "@id": "5524535", "info": {"authors": {"author": [{"@pid": "99/4244", "text": "Greg Stiff"}, {"@pid": "v/FrankVahid", "text": "Frank Vahid"}]}, "title": "New decompilation techniques for binary-level co-processor generation.", "venue": "ICCAD", "pages": "547-554", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/StiffV05", "doi": "10.1109/ICCAD.2005.1560127", "ee": "https://doi.org/10.1109/ICCAD.2005.1560127", "url": "https://dblp.org/rec/conf/iccad/StiffV05"}, "url": "URL#5524535"}, {"@score": "1", "@id": "5524536", "info": {"authors": {"author": [{"@pid": "s/PeterSuaris", "text": "Peter Suaris"}, {"@pid": "39/793", "text": "Taeho Kgil"}, {"@pid": "08/3065", "text": "Keith A. Bowman"}, {"@pid": "97/3334", "text": "Vivek De"}, {"@pid": "m/TrevorNMudge", "text": "Trevor N. Mudge"}]}, "title": "Total power-optimal pipelining and parallel processing under process variations in nanometer technology.", "venue": "ICCAD", "pages": "535-540", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SuarisKBDM05", "doi": "10.1109/ICCAD.2005.1560125", "ee": "https://doi.org/10.1109/ICCAD.2005.1560125", "url": "https://dblp.org/rec/conf/iccad/SuarisKBDM05"}, "url": "URL#5524536"}, {"@score": "1", "@id": "5524537", "info": {"authors": {"author": {"@pid": "55/3589", "text": "Mehdi Baradaran Tahoori"}}, "title": "A mapping algorithm for defect-tolerance of reconfigurable nano-architectures.", "venue": "ICCAD", "pages": "668-672", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Tahoori05", "doi": "10.1109/ICCAD.2005.1560150", "ee": "https://doi.org/10.1109/ICCAD.2005.1560150", "url": "https://dblp.org/rec/conf/iccad/Tahoori05"}, "url": "URL#5524537"}, {"@score": "1", "@id": "5524538", "info": {"authors": {"author": [{"@pid": "29/3639", "text": "Osamu Takahashi"}, {"@pid": "10/1463", "text": "Russ Cook"}, {"@pid": "75/3237", "text": "Scott R. Cottier"}, {"@pid": "31/3397", "text": "Sang H. Dhong"}, {"@pid": "42/3831", "text": "Brian K. Flachs"}, {"@pid": "20/4974", "text": "Koji Hirairi"}, {"@pid": "25/4443", "text": "Atsushi Kawasumi"}, {"@pid": "53/5557", "text": "Hiroaki Murakami"}, {"@pid": "68/1540", "text": "Hiromi Noro"}, {"@pid": "27/1617", "text": "Hwa-Joon Oh"}, {"@pid": "40/5821", "text": "S. Onish"}, {"@pid": "23/4521", "text": "Juergen Pille"}, {"@pid": "50/6137", "text": "Joel Silberman"}]}, "title": "The circuit design of the synergistic processor element of a CELL processor.", "venue": "ICCAD", "pages": "111-117", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/TakahashiCCDFHKMNOOPS05", "doi": "10.1109/ICCAD.2005.1560049", "ee": "https://doi.org/10.1109/ICCAD.2005.1560049", "url": "https://dblp.org/rec/conf/iccad/TakahashiCCDFHKMNOOPS05"}, "url": "URL#5524538"}, {"@score": "1", "@id": "5524539", "info": {"authors": {"author": [{"@pid": "11/3658", "text": "Vishal P. Trivedi"}, {"@pid": "01/5784", "text": "Jerry G. Fossum"}, {"@pid": "67/2696", "text": "Leo Mathew"}, {"@pid": "89/5507", "text": "Murshed M. Chowdhury"}, {"@pid": "02/6143", "text": "Weimin Zhang"}, {"@pid": "38/2933", "text": "Glenn O. Workman"}, {"@pid": "32/5610", "text": "Bich-Yen Nguyen"}]}, "title": "Physics-based compact modeling for nonclassical CMOS.", "venue": "ICCAD", "pages": "211-216", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/TrivediFMCZWN05", "doi": "10.1109/ICCAD.2005.1560066", "ee": "https://doi.org/10.1109/ICCAD.2005.1560066", "url": "https://dblp.org/rec/conf/iccad/TrivediFMCZWN05"}, "url": "URL#5524539"}, {"@score": "1", "@id": "5524540", "info": {"authors": {"author": [{"@pid": "53/3498", "text": "Jeng-Liang Tsai"}, {"@pid": "22/5665", "text": "Lizheng Zhang"}]}, "title": "Statistical timing analysis driven post-silicon-tunable clock-tree synthesis.", "venue": "ICCAD", "pages": "575-581", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/TsaiZ05", "doi": "10.1109/ICCAD.2005.1560132", "ee": "https://doi.org/10.1109/ICCAD.2005.1560132", "url": "https://dblp.org/rec/conf/iccad/TsaiZ05"}, "url": "URL#5524540"}, {"@score": "1", "@id": "5524541", "info": {"authors": {"author": [{"@pid": "25/5303", "text": "Yasumasa Tsukamoto"}, {"@pid": "52/5799", "text": "Koji Nii"}, {"@pid": "02/2782", "text": "Susumu Imaoka"}, {"@pid": "15/881", "text": "Yuji Oda"}, {"@pid": "22/6785", "text": "Shigeki Ohbayashi"}, {"@pid": "66/295", "text": "Tomoaki Yoshizawa"}, {"@pid": "37/2337", "text": "Hiroshi Makino"}, {"@pid": "69/4511", "text": "Koichiro Ishibashi"}, {"@pid": "06/4574", "text": "Hirofumi Shinohara"}]}, "title": "Worst-case analysis to obtain stable read/write DC margin of high density 6T-SRAM-array with local Vth variability.", "venue": "ICCAD", "pages": "398-405", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/TsukamotoNIOOYMIS05", "doi": "10.1109/ICCAD.2005.1560101", "ee": "https://doi.org/10.1109/ICCAD.2005.1560101", "url": "https://dblp.org/rec/conf/iccad/TsukamotoNIOOYMIS05"}, "url": "URL#5524541"}, {"@score": "1", "@id": "5524542", "info": {"authors": {"author": [{"@pid": "37/1845", "text": "Dmitry Vasilyev"}, {"@pid": "w/JacobKWhite", "text": "Jacob K. White 0001"}]}, "title": "A more reliable reduction algorithm for behavioral model extraction.", "venue": "ICCAD", "pages": "813-820", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/VasilyevW05", "doi": "10.1109/ICCAD.2005.1560175", "ee": "https://doi.org/10.1109/ICCAD.2005.1560175", "url": "https://dblp.org/rec/conf/iccad/VasilyevW05"}, "url": "URL#5524542"}, {"@score": "1", "@id": "5524543", "info": {"authors": {"author": [{"@pid": "05/6909", "text": "Ganesh Venkataraman"}, {"@pid": "96/941", "text": "Nikhil Jayakumar"}, {"@pid": "20/5455", "text": "Jiang Hu"}, {"@pid": "83/6353-1", "text": "Peng Li 0001"}, {"@pid": "15/884", "text": "Sunil P. Khatri"}, {"@pid": "35/4830", "text": "Anand Rajaram"}, {"@pid": "53/3329", "text": "Patrick McGuinness"}, {"@pid": "41/4379", "text": "Charles J. Alpert"}]}, "title": "Practical techniques to reduce skew and its variations in buffered clock networks.", "venue": "ICCAD", "pages": "592-596", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/VenkataramanJHLKRMA05", "doi": "10.1109/ICCAD.2005.1560135", "ee": "https://doi.org/10.1109/ICCAD.2005.1560135", "url": "https://dblp.org/rec/conf/iccad/VenkataramanJHLKRMA05"}, "url": "URL#5524543"}, {"@score": "1", "@id": "5524544", "info": {"authors": {"author": [{"@pid": "75/3078", "text": "Aravind Vijayakumar"}, {"@pid": "81/5541", "text": "Forrest Brewer"}]}, "title": "Weighted control scheduling.", "venue": "ICCAD", "pages": "777-783", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/VijayakumarB05", "doi": "10.1109/ICCAD.2005.1560169", "ee": "https://doi.org/10.1109/ICCAD.2005.1560169", "url": "https://dblp.org/rec/conf/iccad/VijayakumarB05"}, "url": "URL#5524544"}, {"@score": "1", "@id": "5524545", "info": {"authors": {"author": [{"@pid": "33/3628", "text": "Kristofer Vorwerk"}, {"@pid": "16/2587", "text": "Andrew A. Kennings"}]}, "title": "Mixed-size placement via line search.", "venue": "ICCAD", "pages": "899-904", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/VorwerkK05", "doi": "10.1109/ICCAD.2005.1560189", "ee": "https://doi.org/10.1109/ICCAD.2005.1560189", "url": "https://dblp.org/rec/conf/iccad/VorwerkK05"}, "url": "URL#5524545"}, {"@score": "1", "@id": "5524546", "info": {"authors": {"author": [{"@pid": "w/JanetMeilingWang", "text": "Janet Meiling Wang"}, {"@pid": "39/1473", "text": "Bharat Srinivas"}, {"@pid": "68/1764", "text": "Dongsheng Ma"}, {"@pid": "c/CharlieChungPingChen", "text": "Charlie Chung-Ping Chen"}, {"@pid": "116/1011-66", "text": "Jun Li 0066"}]}, "title": "System-level power and thermal modeling and analysis by orthogonal polynomial based response surface approach (OPRS).", "venue": "ICCAD", "pages": "728-735", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/WangSMCL05", "doi": "10.1109/ICCAD.2005.1560161", "ee": "https://doi.org/10.1109/ICCAD.2005.1560161", "url": "https://dblp.org/rec/conf/iccad/WangSMCL05"}, "url": "URL#5524546"}, {"@score": "1", "@id": "5524547", "info": {"authors": {"author": [{"@pid": "88/3656", "text": "Ngai Wong"}, {"@pid": "51/2502", "text": "Venkataramanan Balakrishnan"}]}, "title": "Fast balanced stochastic truncation via a quadratic extension of the alternating direction implicit iteration.", "venue": "ICCAD", "pages": "801-805", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/WongB05", "doi": "10.1109/ICCAD.2005.1560173", "ee": "https://doi.org/10.1109/ICCAD.2005.1560173", "url": "https://dblp.org/rec/conf/iccad/WongB05"}, "url": "URL#5524547"}, {"@score": "1", "@id": "5524548", "info": {"authors": {"author": [{"@pid": "92/6710", "text": "Ho-Yan Wong"}, {"@pid": "34/5022", "text": "Lerong Cheng"}, {"@pid": "27/586-1", "text": "Yan Lin 0001"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}]}, "title": "FPGA device and architecture evaluation considering process variations.", "venue": "ICCAD", "pages": "19-24", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/WongCLH05", "doi": "10.1109/ICCAD.2005.1560034", "ee": "https://doi.org/10.1109/ICCAD.2005.1560034", "url": "https://dblp.org/rec/conf/iccad/WongCLH05"}, "url": "URL#5524548"}, {"@score": "1", "@id": "5524549", "info": {"authors": {"author": [{"@pid": "57/2379", "text": "Huaizhi Wu"}, {"@pid": "55/3257", "text": "I-Min Liu"}, {"@pid": "w/MartinDFWong", "text": "Martin D. F. Wong"}, {"@pid": "28/5745", "text": "Yusu Wang"}]}, "title": "Post-placement voltage island generation under performance requirement.", "venue": "ICCAD", "pages": "309-316", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/WuLWW05", "doi": "10.1109/ICCAD.2005.1560085", "ee": "https://doi.org/10.1109/ICCAD.2005.1560085", "url": "https://dblp.org/rec/conf/iccad/WuLWW05"}, "url": "URL#5524549"}, {"@score": "1", "@id": "5524550", "info": {"authors": {"author": [{"@pid": "52/328-17", "text": "Di Wu 0017"}, {"@pid": "05/6909", "text": "Ganesh Venkataraman"}, {"@pid": "20/5455", "text": "Jiang Hu"}, {"@pid": "41/5724", "text": "Quiyang Li"}, {"@pid": "01/3441", "text": "Rabi N. Mahapatra"}]}, "title": "DiCER: distributed and cost-effective redundancy for variation tolerance.", "venue": "ICCAD", "pages": "393-397", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/WuVHLM05", "doi": "10.1109/ICCAD.2005.1560100", "ee": "https://doi.org/10.1109/ICCAD.2005.1560100", "url": "https://dblp.org/rec/conf/iccad/WuVHLM05"}, "url": "URL#5524550"}, {"@score": "1", "@id": "5524551", "info": {"authors": {"author": [{"@pid": "17/2542", "text": "Suwen Yang"}, {"@pid": "79/2499", "text": "Mark R. Greenstreet"}]}, "title": "Noise margin analysis for dynamic logic circuits.", "venue": "ICCAD", "pages": "406-412", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/YangG05", "doi": "10.1109/ICCAD.2005.1560102", "ee": "https://doi.org/10.1109/ICCAD.2005.1560102", "url": "https://dblp.org/rec/conf/iccad/YangG05"}, "url": "URL#5524551"}, {"@score": "1", "@id": "5524552", "info": {"authors": {"author": [{"@pid": "72/1944", "text": "Chao-Yang Yeh"}, {"@pid": "05/1100", "text": "Malgorzata Marek-Sadowska"}]}, "title": "Timing-aware power noise reduction in layout.", "venue": "ICCAD", "pages": "627-634", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/YehM05", "doi": "10.1109/ICCAD.2005.1560143", "ee": "https://doi.org/10.1109/ICCAD.2005.1560143", "url": "https://dblp.org/rec/conf/iccad/YehM05"}, "url": "URL#5524552"}, {"@score": "1", "@id": "5524553", "info": {"authors": {"author": [{"@pid": "29/5476", "text": "Fadi A. Zaraket"}, {"@pid": "90/3109", "text": "Jason Baumgartner"}, {"@pid": "53/5368", "text": "Adnan Aziz"}]}, "title": "Scalable compositional minimization via static analysis.", "venue": "ICCAD", "pages": "1060-1067", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZaraketBA05", "doi": "10.1109/ICCAD.2005.1560218", "ee": "https://doi.org/10.1109/ICCAD.2005.1560218", "url": "https://dblp.org/rec/conf/iccad/ZaraketBA05"}, "url": "URL#5524553"}, {"@score": "1", "@id": "5524554", "info": {"authors": {"author": [{"@pid": "15/1522", "text": "Yong Zhan"}, {"@pid": "s/SachinSSapatnekar", "text": "Sachin S. Sapatnekar"}]}, "title": "A high efficiency full-chip thermal simulation algorithm.", "venue": "ICCAD", "pages": "635-638", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZhanS05", "doi": "10.1109/ICCAD.2005.1560144", "ee": "https://doi.org/10.1109/ICCAD.2005.1560144", "url": "https://dblp.org/rec/conf/iccad/ZhanS05"}, "url": "URL#5524554"}, {"@score": "1", "@id": "5524555", "info": {"authors": {"author": [{"@pid": "37/5479", "text": "Yaping Zhan"}, {"@pid": "22/860", "text": "Andrzej J. Strojwas"}, {"@pid": "82/4023", "text": "Mahesh Sharma"}, {"@pid": "95/5360", "text": "David Newmark"}]}, "title": "Statistical critical path analysis considering correlations.", "venue": "ICCAD", "pages": "699-704", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZhanSSN05", "doi": "10.1109/ICCAD.2005.1560156", "ee": "https://doi.org/10.1109/ICCAD.2005.1560156", "url": "https://dblp.org/rec/conf/iccad/ZhanSSN05"}, "url": "URL#5524555"}, {"@score": "1", "@id": "5524556", "info": {"authors": {"author": [{"@pid": "84/4962", "text": "Yu Zhong"}, {"@pid": "w/MartinDFWong", "text": "Martin D. F. Wong"}]}, "title": "Fast algorithms for IR drop analysis in large power grid.", "venue": "ICCAD", "pages": "351-357", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZhongW05", "doi": "10.1109/ICCAD.2005.1560093", "ee": "https://doi.org/10.1109/ICCAD.2005.1560093", "url": "https://dblp.org/rec/conf/iccad/ZhongW05"}, "url": "URL#5524556"}, {"@score": "1", "@id": "5524557", "info": {"authors": {"author": [{"@pid": "96/539", "text": "Shuo Zhou"}, {"@pid": "20/6738", "text": "Bo Yao"}, {"@pid": "28/3046", "text": "Hongyu Chen"}, {"@pid": "67/4972-2", "text": "Yi Zhu 0002"}, {"@pid": "c/ChungKuanCheng", "text": "Chung-Kuan Cheng"}, {"@pid": "h/MHutton", "text": "Michael D. Hutton"}, {"@pid": "88/196", "text": "Truman Collins"}, {"@pid": "23/2875", "text": "Sridhar Srinivasan"}, {"@pid": "30/1790", "text": "Nan-Chi Chou"}, {"@pid": "s/PeterSuaris", "text": "Peter Suaris"}]}, "title": "Improving the efficiency of static timing analysis with false paths.", "venue": "ICCAD", "pages": "527-531", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZhouYCZCHCSCS05", "doi": "10.1109/ICCAD.2005.1560123", "ee": "https://doi.org/10.1109/ICCAD.2005.1560123", "url": "https://dblp.org/rec/conf/iccad/ZhouYCZCHCSCS05"}, "url": "URL#5524557"}, {"@score": "1", "@id": "5524558", "info": {"authors": {"author": [{"@pid": "54/5166", "text": "Zhenhai Zhu"}, {"@pid": "w/JacobKWhite", "text": "Jacob K. White 0001"}]}, "title": "FastSies: a fast stochastic integral equation solver for modeling the rough surface effect.", "venue": "ICCAD", "pages": "675-682", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZhuW05", "doi": "10.1109/ICCAD.2005.1560152", "ee": "https://doi.org/10.1109/ICCAD.2005.1560152", "url": "https://dblp.org/rec/conf/iccad/ZhuW05"}, "url": "URL#5524558"}, {"@score": "1", "@id": "5578799", "info": {"title": "2005 International Conference on Computer-Aided Design, ICCAD 2005, San Jose, CA, USA, November 6-10, 2005", "venue": "ICCAD", "publisher": "IEEE Computer Society", "year": "2005", "type": "Editorship", "key": "conf/iccad/2005", "ee": "https://ieeexplore.ieee.org/xpl/conhome/10431/proceeding", "url": "https://dblp.org/rec/conf/iccad/2005"}, "url": "URL#5578799"}]}}}