name: hdlconvertor_p552
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 10

%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:1: syntax error, unexpected '[', expecting IDENTIFIER
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:1: syntax error, unexpected int, expecting IDENTIFIER or do or final
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:3: Unsupported: SystemVerilog 2005 reserved word not implemented: randsequence
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:8: syntax error, unexpected ':', expecting ',' or ';'
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:8: Unsupported or unknown PLI call: $urandom_range
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:11: Unsupported: SystemVerilog 2005 reserved word not implemented: endsequence
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:17: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:18: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:24: Unsupported: SystemVerilog 2005 reserved word not implemented: randsequence
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:25: syntax error, unexpected IDENTIFIER
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:27: syntax error, unexpected IDENTIFIER, expecting assert or cover
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:30: Unsupported: SystemVerilog 2005 reserved word not implemented: new
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:33: syntax error, unexpected '}'
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:34: syntax error, unexpected '{', expecting assert or cover
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:34: Unsupported or unknown PLI call: $urandom_range
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv:35: Unsupported: SystemVerilog 2005 reserved word not implemented: endsequence
%Error: Exiting due to 16 error(s)
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p552.sv
