---
title: Registros-vs_2_x
description: Esta seção contém informações de referência para os registros de entrada e saída implementados pelo vertex shader versão 2 \_ x.
ms.assetid: 35dfa3c8-be8e-4b2b-84c4-766850cf146c
ms.topic: article
ms.date: 05/31/2018
topic_type:
- kbArticle
api_name: ''
api_type: ''
api_location: ''
ms.openlocfilehash: 6aebd9095e18abd5ac76988e46c2e061e30209c6
ms.sourcegitcommit: 2d531328b6ed82d4ad971a45a5131b430c5866f7
ms.translationtype: MT
ms.contentlocale: pt-BR
ms.lasthandoff: 09/16/2019
ms.locfileid: "103636536"
---
# <a name="registers---vs_2_x"></a><span data-ttu-id="7f461-103">Registros-vs \_ 2 \_ x</span><span class="sxs-lookup"><span data-stu-id="7f461-103">Registers - vs\_2\_x</span></span>

<span data-ttu-id="7f461-104">Esta seção contém informações de referência para os registros de entrada e saída implementados pelo vertex shader versão 2 \_ x.</span><span class="sxs-lookup"><span data-stu-id="7f461-104">This section contains reference information for the input and output registers implemented by vertex shader version 2\_x.</span></span>

## <a name="input-registers"></a><span data-ttu-id="7f461-105">Registros de entrada</span><span class="sxs-lookup"><span data-stu-id="7f461-105">Input Registers</span></span>



| <span data-ttu-id="7f461-106">Registre-se</span><span class="sxs-lookup"><span data-stu-id="7f461-106">Register</span></span> | <span data-ttu-id="7f461-107">Name</span><span class="sxs-lookup"><span data-stu-id="7f461-107">Name</span></span>                                                                                      | <span data-ttu-id="7f461-108">Contagem</span><span class="sxs-lookup"><span data-stu-id="7f461-108">Count</span></span>      | <span data-ttu-id="7f461-109">R/W</span><span class="sxs-lookup"><span data-stu-id="7f461-109">R/W</span></span> | <span data-ttu-id="7f461-110">\# Portas de leitura</span><span class="sxs-lookup"><span data-stu-id="7f461-110">\# Read ports</span></span> | <span data-ttu-id="7f461-111">\# Leituras/InStr</span><span class="sxs-lookup"><span data-stu-id="7f461-111">\# Reads / inst</span></span> | <span data-ttu-id="7f461-112">Dimensão</span><span class="sxs-lookup"><span data-stu-id="7f461-112">Dimension</span></span> | <span data-ttu-id="7f461-113">RelAddr</span><span class="sxs-lookup"><span data-stu-id="7f461-113">RelAddr</span></span> | <span data-ttu-id="7f461-114">Padrões</span><span class="sxs-lookup"><span data-stu-id="7f461-114">Defaults</span></span>     | <span data-ttu-id="7f461-115">Requer DCL</span><span class="sxs-lookup"><span data-stu-id="7f461-115">Requires DCL</span></span> |
|----------|-------------------------------------------------------------------------------------------|------------|-----|---------------|-----------------|-----------|---------|--------------|--------------|
| <span data-ttu-id="7f461-116">l\#</span><span class="sxs-lookup"><span data-stu-id="7f461-116">v\#</span></span>      | [<span data-ttu-id="7f461-117">Registro de entrada</span><span class="sxs-lookup"><span data-stu-id="7f461-117">Input Register</span></span>](dx9-graphics-reference-asm-vs-registers-input.md)                       | <span data-ttu-id="7f461-118">16</span><span class="sxs-lookup"><span data-stu-id="7f461-118">16</span></span>         | <span data-ttu-id="7f461-119">R</span><span class="sxs-lookup"><span data-stu-id="7f461-119">R</span></span>   | <span data-ttu-id="7f461-120">1</span><span class="sxs-lookup"><span data-stu-id="7f461-120">1</span></span>             | <span data-ttu-id="7f461-121">Ilimitado</span><span class="sxs-lookup"><span data-stu-id="7f461-121">Unlimited</span></span>       | <span data-ttu-id="7f461-122">4</span><span class="sxs-lookup"><span data-stu-id="7f461-122">4</span></span>         | <span data-ttu-id="7f461-123">Não</span><span class="sxs-lookup"><span data-stu-id="7f461-123">No</span></span>      | <span data-ttu-id="7f461-124">Veja a observação 1</span><span class="sxs-lookup"><span data-stu-id="7f461-124">See note 1</span></span>   | <span data-ttu-id="7f461-125">Yes</span><span class="sxs-lookup"><span data-stu-id="7f461-125">Yes</span></span>          |
| <span data-ttu-id="7f461-126">d\#</span><span class="sxs-lookup"><span data-stu-id="7f461-126">r\#</span></span>      | [<span data-ttu-id="7f461-127">Registro temporário</span><span class="sxs-lookup"><span data-stu-id="7f461-127">Temporary Register</span></span>](dx9-graphics-reference-asm-vs-registers-temporary.md)               | <span data-ttu-id="7f461-128">Confira a observação 2</span><span class="sxs-lookup"><span data-stu-id="7f461-128">See note 2</span></span> | <span data-ttu-id="7f461-129">R/W</span><span class="sxs-lookup"><span data-stu-id="7f461-129">R/W</span></span> | <span data-ttu-id="7f461-130">3</span><span class="sxs-lookup"><span data-stu-id="7f461-130">3</span></span>             | <span data-ttu-id="7f461-131">Ilimitado</span><span class="sxs-lookup"><span data-stu-id="7f461-131">Unlimited</span></span>       | <span data-ttu-id="7f461-132">4</span><span class="sxs-lookup"><span data-stu-id="7f461-132">4</span></span>         | <span data-ttu-id="7f461-133">Não</span><span class="sxs-lookup"><span data-stu-id="7f461-133">No</span></span>      | <span data-ttu-id="7f461-134">Nenhum</span><span class="sxs-lookup"><span data-stu-id="7f461-134">None</span></span>         | <span data-ttu-id="7f461-135">No</span><span class="sxs-lookup"><span data-stu-id="7f461-135">No</span></span>           |
| <span data-ttu-id="7f461-136">c\#</span><span class="sxs-lookup"><span data-stu-id="7f461-136">c\#</span></span>      | [<span data-ttu-id="7f461-137">Registro de float de constante</span><span class="sxs-lookup"><span data-stu-id="7f461-137">Constant Float Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-float.md)     | <span data-ttu-id="7f461-138">Veja a observação 3</span><span class="sxs-lookup"><span data-stu-id="7f461-138">See note 3</span></span> | <span data-ttu-id="7f461-139">R</span><span class="sxs-lookup"><span data-stu-id="7f461-139">R</span></span>   | <span data-ttu-id="7f461-140">1</span><span class="sxs-lookup"><span data-stu-id="7f461-140">1</span></span>             | <span data-ttu-id="7f461-141">2</span><span class="sxs-lookup"><span data-stu-id="7f461-141">2</span></span>               | <span data-ttu-id="7f461-142">4</span><span class="sxs-lookup"><span data-stu-id="7f461-142">4</span></span>         | <span data-ttu-id="7f461-143">a0/aL</span><span class="sxs-lookup"><span data-stu-id="7f461-143">a0 / aL</span></span> | <span data-ttu-id="7f461-144">(0, 0, 0, 0)</span><span class="sxs-lookup"><span data-stu-id="7f461-144">(0, 0, 0, 0)</span></span> | <span data-ttu-id="7f461-145">No</span><span class="sxs-lookup"><span data-stu-id="7f461-145">No</span></span>           |
| <span data-ttu-id="7f461-146">a0</span><span class="sxs-lookup"><span data-stu-id="7f461-146">a0</span></span>       | [<span data-ttu-id="7f461-147">Registro de endereço</span><span class="sxs-lookup"><span data-stu-id="7f461-147">Address Register</span></span>](dx9-graphics-reference-asm-vs-registers-address.md)                   | <span data-ttu-id="7f461-148">1</span><span class="sxs-lookup"><span data-stu-id="7f461-148">1</span></span>          | <span data-ttu-id="7f461-149">R/W</span><span class="sxs-lookup"><span data-stu-id="7f461-149">R/W</span></span> | <span data-ttu-id="7f461-150">1</span><span class="sxs-lookup"><span data-stu-id="7f461-150">1</span></span>             | <span data-ttu-id="7f461-151">2</span><span class="sxs-lookup"><span data-stu-id="7f461-151">2</span></span>               | <span data-ttu-id="7f461-152">4</span><span class="sxs-lookup"><span data-stu-id="7f461-152">4</span></span>         | <span data-ttu-id="7f461-153">Não</span><span class="sxs-lookup"><span data-stu-id="7f461-153">No</span></span>      | <span data-ttu-id="7f461-154">Nenhum</span><span class="sxs-lookup"><span data-stu-id="7f461-154">None</span></span>         | <span data-ttu-id="7f461-155">No</span><span class="sxs-lookup"><span data-stu-id="7f461-155">No</span></span>           |
| <span data-ttu-id="7f461-156">b\#</span><span class="sxs-lookup"><span data-stu-id="7f461-156">b\#</span></span>      | [<span data-ttu-id="7f461-157">Registro booliano constante</span><span class="sxs-lookup"><span data-stu-id="7f461-157">Constant Boolean Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-boolean.md) | <span data-ttu-id="7f461-158">16</span><span class="sxs-lookup"><span data-stu-id="7f461-158">16</span></span>         | <span data-ttu-id="7f461-159">R</span><span class="sxs-lookup"><span data-stu-id="7f461-159">R</span></span>   | <span data-ttu-id="7f461-160">1</span><span class="sxs-lookup"><span data-stu-id="7f461-160">1</span></span>             | <span data-ttu-id="7f461-161">1</span><span class="sxs-lookup"><span data-stu-id="7f461-161">1</span></span>               | <span data-ttu-id="7f461-162">1</span><span class="sxs-lookup"><span data-stu-id="7f461-162">1</span></span>         | <span data-ttu-id="7f461-163">Não</span><span class="sxs-lookup"><span data-stu-id="7f461-163">No</span></span>      | <span data-ttu-id="7f461-164">FALSE</span><span class="sxs-lookup"><span data-stu-id="7f461-164">FALSE</span></span>        | <span data-ttu-id="7f461-165">No</span><span class="sxs-lookup"><span data-stu-id="7f461-165">No</span></span>           |
| <span data-ttu-id="7f461-166">Encontrei\#</span><span class="sxs-lookup"><span data-stu-id="7f461-166">i\#</span></span>      | [<span data-ttu-id="7f461-167">Registro de inteiro constante</span><span class="sxs-lookup"><span data-stu-id="7f461-167">Constant Integer Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-integer.md) | <span data-ttu-id="7f461-168">16</span><span class="sxs-lookup"><span data-stu-id="7f461-168">16</span></span>         | <span data-ttu-id="7f461-169">R</span><span class="sxs-lookup"><span data-stu-id="7f461-169">R</span></span>   | <span data-ttu-id="7f461-170">1</span><span class="sxs-lookup"><span data-stu-id="7f461-170">1</span></span>             | <span data-ttu-id="7f461-171">1</span><span class="sxs-lookup"><span data-stu-id="7f461-171">1</span></span>               | <span data-ttu-id="7f461-172">4</span><span class="sxs-lookup"><span data-stu-id="7f461-172">4</span></span>         | <span data-ttu-id="7f461-173">Não</span><span class="sxs-lookup"><span data-stu-id="7f461-173">No</span></span>      | <span data-ttu-id="7f461-174">(0, 0, 0, 0)</span><span class="sxs-lookup"><span data-stu-id="7f461-174">(0, 0, 0, 0)</span></span> | <span data-ttu-id="7f461-175">No</span><span class="sxs-lookup"><span data-stu-id="7f461-175">No</span></span>           |
| <span data-ttu-id="7f461-176">&</span><span class="sxs-lookup"><span data-stu-id="7f461-176">aL</span></span>       | [<span data-ttu-id="7f461-177">Registro de contador de loop</span><span class="sxs-lookup"><span data-stu-id="7f461-177">Loop Counter Register</span></span>](dx9-graphics-reference-asm-vs-registers-loop-counter.md)         | <span data-ttu-id="7f461-178">1</span><span class="sxs-lookup"><span data-stu-id="7f461-178">1</span></span>          | <span data-ttu-id="7f461-179">R</span><span class="sxs-lookup"><span data-stu-id="7f461-179">R</span></span>   | <span data-ttu-id="7f461-180">1</span><span class="sxs-lookup"><span data-stu-id="7f461-180">1</span></span>             | <span data-ttu-id="7f461-181">2</span><span class="sxs-lookup"><span data-stu-id="7f461-181">2</span></span>               | <span data-ttu-id="7f461-182">1</span><span class="sxs-lookup"><span data-stu-id="7f461-182">1</span></span>         | <span data-ttu-id="7f461-183">Não</span><span class="sxs-lookup"><span data-stu-id="7f461-183">No</span></span>      | <span data-ttu-id="7f461-184">Nenhum</span><span class="sxs-lookup"><span data-stu-id="7f461-184">None</span></span>         | <span data-ttu-id="7f461-185">No</span><span class="sxs-lookup"><span data-stu-id="7f461-185">No</span></span>           |
| <span data-ttu-id="7f461-186">P0</span><span class="sxs-lookup"><span data-stu-id="7f461-186">p0</span></span>       | [<span data-ttu-id="7f461-187">Registro de predicado</span><span class="sxs-lookup"><span data-stu-id="7f461-187">Predicate Register</span></span>](dx9-graphics-reference-asm-vs-registers-predicate.md)               | <span data-ttu-id="7f461-188">1</span><span class="sxs-lookup"><span data-stu-id="7f461-188">1</span></span>          | <span data-ttu-id="7f461-189">R/W</span><span class="sxs-lookup"><span data-stu-id="7f461-189">R/W</span></span> | <span data-ttu-id="7f461-190">1</span><span class="sxs-lookup"><span data-stu-id="7f461-190">1</span></span>             | <span data-ttu-id="7f461-191">1</span><span class="sxs-lookup"><span data-stu-id="7f461-191">1</span></span>               | <span data-ttu-id="7f461-192">4</span><span class="sxs-lookup"><span data-stu-id="7f461-192">4</span></span>         | <span data-ttu-id="7f461-193">Não</span><span class="sxs-lookup"><span data-stu-id="7f461-193">No</span></span>      | <span data-ttu-id="7f461-194">Nenhum</span><span class="sxs-lookup"><span data-stu-id="7f461-194">None</span></span>         | <span data-ttu-id="7f461-195">No</span><span class="sxs-lookup"><span data-stu-id="7f461-195">No</span></span>           |



 

<span data-ttu-id="7f461-196">Observações:</span><span class="sxs-lookup"><span data-stu-id="7f461-196">Notes:</span></span>

1.  <span data-ttu-id="7f461-197">Partial (0, 0, 0, 1) – se apenas um subconjunto de canais for atualizado, os canais restantes padrão serão (0, 0, 0, 1).</span><span class="sxs-lookup"><span data-stu-id="7f461-197">Partial (0, 0, 0, 1) - If only a subset of channels are updated, the remaining channels will default to (0, 0, 0, 1).</span></span>
2.  <span data-ttu-id="7f461-198">Igual a D3DCAPS9. VS20Caps. NumTemps (pelo menos 12 para vs \_ 2 \_ x).</span><span class="sxs-lookup"><span data-stu-id="7f461-198">Equal to D3DCAPS9.VS20Caps.NumTemps (at least 12 for vs\_2\_x).</span></span>
3.  <span data-ttu-id="7f461-199">Igual a D3DCAPS9. MaxVertexShaderConst (pelo menos 256 para vs \_ 2 \_ x).</span><span class="sxs-lookup"><span data-stu-id="7f461-199">Equal to D3DCAPS9.MaxVertexShaderConst (at least 256 for vs\_2\_x).</span></span>

## <a name="output-registers"></a><span data-ttu-id="7f461-200">Registros de saída</span><span class="sxs-lookup"><span data-stu-id="7f461-200">Output Registers</span></span>



| <span data-ttu-id="7f461-201">Registre-se</span><span class="sxs-lookup"><span data-stu-id="7f461-201">Register</span></span> | <span data-ttu-id="7f461-202">Name</span><span class="sxs-lookup"><span data-stu-id="7f461-202">Name</span></span>                                                                                          | <span data-ttu-id="7f461-203">Contagem</span><span class="sxs-lookup"><span data-stu-id="7f461-203">Count</span></span> | <span data-ttu-id="7f461-204">R/W</span><span class="sxs-lookup"><span data-stu-id="7f461-204">R/W</span></span> | <span data-ttu-id="7f461-205">Dimensão</span><span class="sxs-lookup"><span data-stu-id="7f461-205">Dimension</span></span> | <span data-ttu-id="7f461-206">RelAddr</span><span class="sxs-lookup"><span data-stu-id="7f461-206">RelAddr</span></span> | <span data-ttu-id="7f461-207">Padrões</span><span class="sxs-lookup"><span data-stu-id="7f461-207">Defaults</span></span> | <span data-ttu-id="7f461-208">Requer DCL</span><span class="sxs-lookup"><span data-stu-id="7f461-208">Requires DCL</span></span> |
|----------|-----------------------------------------------------------------------------------------------|-------|-----|-----------|---------|----------|--------------|
| <span data-ttu-id="7f461-209">oPos</span><span class="sxs-lookup"><span data-stu-id="7f461-209">oPos</span></span>     | [<span data-ttu-id="7f461-210">Registro de posição</span><span class="sxs-lookup"><span data-stu-id="7f461-210">Position Register</span></span>](dx9-graphics-reference-asm-vs-registers-position.md)                     | <span data-ttu-id="7f461-211">1</span><span class="sxs-lookup"><span data-stu-id="7f461-211">1</span></span>     | <span data-ttu-id="7f461-212">W</span><span class="sxs-lookup"><span data-stu-id="7f461-212">W</span></span>   | <span data-ttu-id="7f461-213">4</span><span class="sxs-lookup"><span data-stu-id="7f461-213">4</span></span>         | <span data-ttu-id="7f461-214">Não</span><span class="sxs-lookup"><span data-stu-id="7f461-214">No</span></span>      | <span data-ttu-id="7f461-215">Nenhum</span><span class="sxs-lookup"><span data-stu-id="7f461-215">None</span></span>     | <span data-ttu-id="7f461-216">No</span><span class="sxs-lookup"><span data-stu-id="7f461-216">No</span></span>           |
| <span data-ttu-id="7f461-217">oFog</span><span class="sxs-lookup"><span data-stu-id="7f461-217">oFog</span></span>     | [<span data-ttu-id="7f461-218">Registro de neblina</span><span class="sxs-lookup"><span data-stu-id="7f461-218">Fog Register</span></span>](dx9-graphics-reference-asm-vs-registers-fog.md)                               | <span data-ttu-id="7f461-219">1</span><span class="sxs-lookup"><span data-stu-id="7f461-219">1</span></span>     | <span data-ttu-id="7f461-220">W</span><span class="sxs-lookup"><span data-stu-id="7f461-220">W</span></span>   | <span data-ttu-id="7f461-221">1</span><span class="sxs-lookup"><span data-stu-id="7f461-221">1</span></span>         | <span data-ttu-id="7f461-222">Não</span><span class="sxs-lookup"><span data-stu-id="7f461-222">No</span></span>      | <span data-ttu-id="7f461-223">Nenhum</span><span class="sxs-lookup"><span data-stu-id="7f461-223">None</span></span>     | <span data-ttu-id="7f461-224">No</span><span class="sxs-lookup"><span data-stu-id="7f461-224">No</span></span>           |
| <span data-ttu-id="7f461-225">oPts</span><span class="sxs-lookup"><span data-stu-id="7f461-225">oPts</span></span>     | [<span data-ttu-id="7f461-226">Registro de tamanho do ponto</span><span class="sxs-lookup"><span data-stu-id="7f461-226">Point Size Register</span></span>](dx9-graphics-reference-asm-vs-registers-point-size.md)                 | <span data-ttu-id="7f461-227">1</span><span class="sxs-lookup"><span data-stu-id="7f461-227">1</span></span>     | <span data-ttu-id="7f461-228">W</span><span class="sxs-lookup"><span data-stu-id="7f461-228">W</span></span>   | <span data-ttu-id="7f461-229">1</span><span class="sxs-lookup"><span data-stu-id="7f461-229">1</span></span>         | <span data-ttu-id="7f461-230">Não</span><span class="sxs-lookup"><span data-stu-id="7f461-230">No</span></span>      | <span data-ttu-id="7f461-231">Nenhum</span><span class="sxs-lookup"><span data-stu-id="7f461-231">None</span></span>     | <span data-ttu-id="7f461-232">No</span><span class="sxs-lookup"><span data-stu-id="7f461-232">No</span></span>           |
| <span data-ttu-id="7f461-233">oD\#</span><span class="sxs-lookup"><span data-stu-id="7f461-233">oD\#</span></span>     | <span data-ttu-id="7f461-234">[Registro de cores](dx9-graphics-reference-asm-vs-registers-color.md); Veja a observação 1</span><span class="sxs-lookup"><span data-stu-id="7f461-234">[Color Register](dx9-graphics-reference-asm-vs-registers-color.md); See note 1</span></span>               | <span data-ttu-id="7f461-235">2</span><span class="sxs-lookup"><span data-stu-id="7f461-235">2</span></span>     | <span data-ttu-id="7f461-236">W</span><span class="sxs-lookup"><span data-stu-id="7f461-236">W</span></span>   | <span data-ttu-id="7f461-237">4</span><span class="sxs-lookup"><span data-stu-id="7f461-237">4</span></span>         | <span data-ttu-id="7f461-238">Não</span><span class="sxs-lookup"><span data-stu-id="7f461-238">No</span></span>      | <span data-ttu-id="7f461-239">Nenhum</span><span class="sxs-lookup"><span data-stu-id="7f461-239">None</span></span>     | <span data-ttu-id="7f461-240">No</span><span class="sxs-lookup"><span data-stu-id="7f461-240">No</span></span>           |
| <span data-ttu-id="7f461-241">To\#</span><span class="sxs-lookup"><span data-stu-id="7f461-241">oT\#</span></span>     | [<span data-ttu-id="7f461-242">Registro de coordenadas de textura</span><span class="sxs-lookup"><span data-stu-id="7f461-242">Texture Coordinate Register</span></span>](dx9-graphics-reference-asm-vs-registers-texture-coordinate.md) | <span data-ttu-id="7f461-243">8</span><span class="sxs-lookup"><span data-stu-id="7f461-243">8</span></span>     | <span data-ttu-id="7f461-244">W</span><span class="sxs-lookup"><span data-stu-id="7f461-244">W</span></span>   | <span data-ttu-id="7f461-245">4</span><span class="sxs-lookup"><span data-stu-id="7f461-245">4</span></span>         | <span data-ttu-id="7f461-246">Não</span><span class="sxs-lookup"><span data-stu-id="7f461-246">No</span></span>      | <span data-ttu-id="7f461-247">Nenhum</span><span class="sxs-lookup"><span data-stu-id="7f461-247">None</span></span>     | <span data-ttu-id="7f461-248">No</span><span class="sxs-lookup"><span data-stu-id="7f461-248">No</span></span>           |



 

<span data-ttu-id="7f461-249">Observações:</span><span class="sxs-lookup"><span data-stu-id="7f461-249">Notes:</span></span>

-   <span data-ttu-id="7f461-250">oD0 é a saída de cor difusa; oD1 é a saída de cor especular.</span><span class="sxs-lookup"><span data-stu-id="7f461-250">oD0 is the diffuse color output; oD1 is the specular color output.</span></span>

## <a name="related-topics"></a><span data-ttu-id="7f461-251">Tópicos relacionados</span><span class="sxs-lookup"><span data-stu-id="7f461-251">Related topics</span></span>

<dl> <dt>

[<span data-ttu-id="7f461-252">Registros de sombreador de vértice</span><span class="sxs-lookup"><span data-stu-id="7f461-252">Vertex Shader Registers</span></span>](dx9-graphics-reference-asm-vs-registers.md)
</dt> </dl>

 

 




