INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/xilinx/project_3/project_3.srcs/sources_1/new/axi4_lite_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/xilinx/project_3/project_3.srcs/sources_1/new/axi4_lite_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/xilinx/project_3/project_3.srcs/sources_1/new/axi4_lite_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_master_slave_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/xilinx/project_3/project_3.srcs/sim_1/new/axi4_lite_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_master_slave_tb
