// Seed: 2852507818
module module_0 ();
  assign module_2.id_6 = 0;
  reg id_1;
  reg id_2;
  assign id_1 = id_2;
  reg id_3, id_4, id_5;
  reg  id_6;
  wire id_7;
  assign id_5 = id_2;
  initial id_6 <= id_4;
endmodule
module module_1 (
    output tri0 id_0
    , id_6,
    input wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wire id_4
);
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  wire id_8;
  id_9(
      1
  );
endmodule
module module_2 (
    input tri id_0,
    output uwire id_1,
    output tri0 id_2
    , id_15,
    input supply1 id_3,
    output supply1 id_4,
    output wand id_5,
    input uwire id_6,
    output uwire id_7,
    input wire id_8,
    output tri1 id_9,
    output uwire id_10,
    input tri1 id_11,
    input supply0 id_12,
    input wire id_13
);
  module_0 modCall_1 ();
endmodule
