NOTE: Using modified tcl85t.dll from https://gitenterprise.xilinx.com/ACT/vitis_hls_tcl
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'gsutter' on host 'fryg-x1' (Windows NT_amd64 version 6.2) on Sat Sep 02 15:47:35 +0200 2023
INFO: [HLS 200-10] In directory 'D:/ITCL_video/movDataZynq/prj_hls'
Sourcing Tcl script 'D:/ITCL_video/movDataZynq/prj_hls/collector_display/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source D:/ITCL_video/movDataZynq/prj_hls/collector_display/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project collector_display 
INFO: [HLS 200-10] Opening project 'D:/ITCL_video/movDataZynq/prj_hls/collector_display'.
INFO: [HLS 200-1510] Running: set_top colector_display 
INFO: [HLS 200-1510] Running: add_files ../hls_src/collector_display.cpp 
INFO: [HLS 200-10] Adding design file '../hls_src/collector_display.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'D:/ITCL_video/movDataZynq/prj_hls/collector_display/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 7 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./collector_display/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name colector_display colector_display 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1451.242 ; gain = 161.328
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Sep  2 15:48:18 2023...
INFO: [HLS 200-802] Generated output file collector_display/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 34.227 seconds; current allocated memory: 7.766 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 44.702 seconds; peak allocated memory: 1.033 GB.
