<profile>

<section name = "Vitis HLS Report for 'Self_attention_Pipeline_l_j2'" level="0">
<item name = "Date">Tue Sep  5 11:40:34 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.844 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">63, 63, 0.630 us, 0.630 us, 63, 63, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_j2">61, 61, 18, 4, 1, 12, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 47, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 7, 317, 938, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 124, -</column>
<column name="Register">-, -, 623, 224, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 3, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fexp_32ns_32ns_32_10_full_dsp_1_U2682">fexp_32ns_32ns_32_10_full_dsp_1, 0, 7, 317, 918, 0</column>
<column name="mux_42_32_1_1_U2683">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln81_fu_205_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln83_fu_215_p2">+, 0, 0, 14, 6, 6</column>
<column name="icmp_ln81_1_fu_229_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln81_fu_199_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j2_1">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_v58_load">9, 2, 32, 64</column>
<column name="j2_fu_64">9, 2, 4, 8</column>
<column name="v58_fu_60">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="icmp_ln81_1_reg_314">1, 0, 1, 0</column>
<column name="icmp_ln81_reg_286">1, 0, 1, 0</column>
<column name="inp_sumRow_addr_reg_281">4, 0, 4, 0</column>
<column name="j2_fu_64">4, 0, 4, 0</column>
<column name="v100_1_addr_reg_296">6, 0, 6, 0</column>
<column name="v100_2_addr_reg_302">6, 0, 6, 0</column>
<column name="v100_3_addr_reg_308">6, 0, 6, 0</column>
<column name="v100_addr_reg_290">6, 0, 6, 0</column>
<column name="v55_reg_318">32, 0, 32, 0</column>
<column name="v57_reg_323">32, 0, 32, 0</column>
<column name="v58_fu_60">32, 0, 32, 0</column>
<column name="v59_reg_337">32, 0, 32, 0</column>
<column name="icmp_ln81_1_reg_314">64, 32, 1, 0</column>
<column name="icmp_ln81_reg_286">64, 32, 1, 0</column>
<column name="inp_sumRow_addr_reg_281">64, 32, 4, 0</column>
<column name="v100_1_addr_reg_296">64, 32, 6, 0</column>
<column name="v100_2_addr_reg_302">64, 32, 6, 0</column>
<column name="v100_3_addr_reg_308">64, 32, 6, 0</column>
<column name="v100_addr_reg_290">64, 32, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Self_attention_Pipeline_l_j2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Self_attention_Pipeline_l_j2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Self_attention_Pipeline_l_j2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_j2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_j2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_j2, return value</column>
<column name="grp_fu_657_p_din0">out, 32, ap_ctrl_hs, Self_attention_Pipeline_l_j2, return value</column>
<column name="grp_fu_657_p_din1">out, 32, ap_ctrl_hs, Self_attention_Pipeline_l_j2, return value</column>
<column name="grp_fu_657_p_opcode">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_j2, return value</column>
<column name="grp_fu_657_p_dout0">in, 32, ap_ctrl_hs, Self_attention_Pipeline_l_j2, return value</column>
<column name="grp_fu_657_p_ce">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_j2, return value</column>
<column name="inp_sumRow_load">in, 32, ap_none, inp_sumRow_load, scalar</column>
<column name="inp_sumRow_address0">out, 4, ap_memory, inp_sumRow, array</column>
<column name="inp_sumRow_ce0">out, 1, ap_memory, inp_sumRow, array</column>
<column name="inp_sumRow_we0">out, 1, ap_memory, inp_sumRow, array</column>
<column name="inp_sumRow_d0">out, 32, ap_memory, inp_sumRow, array</column>
<column name="zext_ln80">in, 4, ap_none, zext_ln80, scalar</column>
<column name="sub_ln83">in, 6, ap_none, sub_ln83, scalar</column>
<column name="v100_address0">out, 6, ap_memory, v100, array</column>
<column name="v100_ce0">out, 1, ap_memory, v100, array</column>
<column name="v100_we0">out, 1, ap_memory, v100, array</column>
<column name="v100_d0">out, 32, ap_memory, v100, array</column>
<column name="v100_address1">out, 6, ap_memory, v100, array</column>
<column name="v100_ce1">out, 1, ap_memory, v100, array</column>
<column name="v100_q1">in, 32, ap_memory, v100, array</column>
<column name="v100_1_address0">out, 6, ap_memory, v100_1, array</column>
<column name="v100_1_ce0">out, 1, ap_memory, v100_1, array</column>
<column name="v100_1_we0">out, 1, ap_memory, v100_1, array</column>
<column name="v100_1_d0">out, 32, ap_memory, v100_1, array</column>
<column name="v100_1_address1">out, 6, ap_memory, v100_1, array</column>
<column name="v100_1_ce1">out, 1, ap_memory, v100_1, array</column>
<column name="v100_1_q1">in, 32, ap_memory, v100_1, array</column>
<column name="v100_2_address0">out, 6, ap_memory, v100_2, array</column>
<column name="v100_2_ce0">out, 1, ap_memory, v100_2, array</column>
<column name="v100_2_we0">out, 1, ap_memory, v100_2, array</column>
<column name="v100_2_d0">out, 32, ap_memory, v100_2, array</column>
<column name="v100_2_address1">out, 6, ap_memory, v100_2, array</column>
<column name="v100_2_ce1">out, 1, ap_memory, v100_2, array</column>
<column name="v100_2_q1">in, 32, ap_memory, v100_2, array</column>
<column name="v100_3_address0">out, 6, ap_memory, v100_3, array</column>
<column name="v100_3_ce0">out, 1, ap_memory, v100_3, array</column>
<column name="v100_3_we0">out, 1, ap_memory, v100_3, array</column>
<column name="v100_3_d0">out, 32, ap_memory, v100_3, array</column>
<column name="v100_3_address1">out, 6, ap_memory, v100_3, array</column>
<column name="v100_3_ce1">out, 1, ap_memory, v100_3, array</column>
<column name="v100_3_q1">in, 32, ap_memory, v100_3, array</column>
<column name="trunc_ln14">in, 2, ap_none, trunc_ln14, scalar</column>
</table>
</item>
</section>
</profile>
