#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Oct 14 21:26:14 2019
# Process ID: 4560
# Current directory: C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.runs/synth_1/top.vds
# Journal file: C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14556 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 473.695 ; gain = 103.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.runs/synth_1/.Xil/Vivado-4560-DESKTOP-TF2ORNB/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (1#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.runs/synth_1/.Xil/Vivado-4560-DESKTOP-TF2ORNB/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'instr_screen' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.runs/synth_1/.Xil/Vivado-4560-DESKTOP-TF2ORNB/realtime/instr_screen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_screen' (2#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.runs/synth_1/.Xil/Vivado-4560-DESKTOP-TF2ORNB/realtime/instr_screen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lives' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.runs/synth_1/.Xil/Vivado-4560-DESKTOP-TF2ORNB/realtime/lives_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lives' (3#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.runs/synth_1/.Xil/Vivado-4560-DESKTOP-TF2ORNB/realtime/lives_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_3' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.runs/synth_1/.Xil/Vivado-4560-DESKTOP-TF2ORNB/realtime/blk_mem_gen_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_3' (4#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.runs/synth_1/.Xil/Vivado-4560-DESKTOP-TF2ORNB/realtime/blk_mem_gen_3_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'blk_mem_gen_3' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/top.v:89]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_2' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.runs/synth_1/.Xil/Vivado-4560-DESKTOP-TF2ORNB/realtime/blk_mem_gen_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_2' (5#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.runs/synth_1/.Xil/Vivado-4560-DESKTOP-TF2ORNB/realtime/blk_mem_gen_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bram_Opt' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/bram_Opt.v:25]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.runs/synth_1/.Xil/Vivado-4560-DESKTOP-TF2ORNB/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (6#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.runs/synth_1/.Xil/Vivado-4560-DESKTOP-TF2ORNB/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_Opt' (7#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/bram_Opt.v:25]
WARNING: [Synth 8-350] instance 'bo' of module 'bram_Opt' requires 13 connections, but only 12 given [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/top.v:108]
WARNING: [Synth 8-350] instance 'ball1_bram' of module 'bram_Opt' requires 13 connections, but only 12 given [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/top.v:118]
WARNING: [Synth 8-350] instance 'ball2_bram' of module 'bram_Opt' requires 13 connections, but only 12 given [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/top.v:128]
WARNING: [Synth 8-350] instance 'ball3_bram' of module 'bram_Opt' requires 13 connections, but only 12 given [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/top.v:138]
WARNING: [Synth 8-350] instance 'ball4_bram' of module 'bram_Opt' requires 13 connections, but only 12 given [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/top.v:147]
WARNING: [Synth 8-350] instance 'player_bram' of module 'bram_Opt' requires 13 connections, but only 12 given [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/top.v:157]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (8#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'freq_div' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/freq_div.v:22]
	Parameter width bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'freq_div' (9#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/freq_div.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.runs/synth_1/.Xil/Vivado-4560-DESKTOP-TF2ORNB/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (10#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.runs/synth_1/.Xil/Vivado-4560-DESKTOP-TF2ORNB/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz' of module 'clk_wiz_0' requires 8 connections, but only 6 given [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/top.v:177]
INFO: [Synth 8-6157] synthesizing module 'freq_div__parameterized0' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/freq_div.v:22]
	Parameter width bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'freq_div__parameterized0' (10#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/freq_div.v:22]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/bin2bcd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (11#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/bin2bcd.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_ctrl' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/vga_ctrl.v:22]
	Parameter HPIXELS bound to: 1344 - type: integer 
	Parameter VLINES bound to: 806 - type: integer 
	Parameter HBP bound to: 296 - type: integer 
	Parameter HFP bound to: 1320 - type: integer 
	Parameter VBP bound to: 35 - type: integer 
	Parameter VFP bound to: 803 - type: integer 
	Parameter HSP bound to: 136 - type: integer 
	Parameter VSP bound to: 6 - type: integer 
WARNING: [Synth 8-6090] variable 'h_count_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/vga_ctrl.v:47]
WARNING: [Synth 8-6090] variable 'h_count_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/vga_ctrl.v:49]
WARNING: [Synth 8-6090] variable 'v_count_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/vga_ctrl.v:89]
WARNING: [Synth 8-6090] variable 'v_count_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/vga_ctrl.v:91]
INFO: [Synth 8-6155] done synthesizing module 'vga_ctrl' (12#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/vga_ctrl.v:22]
INFO: [Synth 8-6157] synthesizing module 'ball_on_module' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/ball_on_module.v:23]
	Parameter HPIXELS bound to: 1344 - type: integer 
	Parameter VLINES bound to: 806 - type: integer 
	Parameter HBP bound to: 296 - type: integer 
	Parameter HFP bound to: 1320 - type: integer 
	Parameter VBP bound to: 35 - type: integer 
	Parameter VFP bound to: 803 - type: integer 
	Parameter HSP bound to: 136 - type: integer 
	Parameter VSP bound to: 6 - type: integer 
	Parameter HSCREEN bound to: 1024 - type: integer 
	Parameter VSCREEN bound to: 768 - type: integer 
	Parameter XSTART_POSITION bound to: 400 - type: integer 
	Parameter YSTART_POSITION bound to: 200 - type: integer 
	Parameter BALL_SIZE bound to: 10 - type: integer 
	Parameter BALL_DEFAULT_VELOCITY bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ball_on_module' (13#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/ball_on_module.v:23]
WARNING: [Synth 8-350] instance 'ball1' of module 'ball_on_module' requires 16 connections, but only 15 given [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/top.v:190]
INFO: [Synth 8-6157] synthesizing module 'ball_on_module__parameterized0' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/ball_on_module.v:23]
	Parameter HPIXELS bound to: 1344 - type: integer 
	Parameter VLINES bound to: 806 - type: integer 
	Parameter HBP bound to: 296 - type: integer 
	Parameter HFP bound to: 1320 - type: integer 
	Parameter VBP bound to: 35 - type: integer 
	Parameter VFP bound to: 803 - type: integer 
	Parameter HSP bound to: 136 - type: integer 
	Parameter VSP bound to: 6 - type: integer 
	Parameter HSCREEN bound to: 1024 - type: integer 
	Parameter VSCREEN bound to: 768 - type: integer 
	Parameter XSTART_POSITION bound to: 400 - type: integer 
	Parameter YSTART_POSITION bound to: 600 - type: integer 
	Parameter BALL_SIZE bound to: 10 - type: integer 
	Parameter BALL_DEFAULT_VELOCITY bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ball_on_module__parameterized0' (13#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/ball_on_module.v:23]
WARNING: [Synth 8-350] instance 'ball2' of module 'ball_on_module' requires 16 connections, but only 15 given [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/top.v:199]
INFO: [Synth 8-6157] synthesizing module 'ball_on_module__parameterized1' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/ball_on_module.v:23]
	Parameter HPIXELS bound to: 1344 - type: integer 
	Parameter VLINES bound to: 806 - type: integer 
	Parameter HBP bound to: 296 - type: integer 
	Parameter HFP bound to: 1320 - type: integer 
	Parameter VBP bound to: 35 - type: integer 
	Parameter VFP bound to: 803 - type: integer 
	Parameter HSP bound to: 136 - type: integer 
	Parameter VSP bound to: 6 - type: integer 
	Parameter HSCREEN bound to: 1024 - type: integer 
	Parameter VSCREEN bound to: 768 - type: integer 
	Parameter XSTART_POSITION bound to: 550 - type: integer 
	Parameter YSTART_POSITION bound to: 200 - type: integer 
	Parameter BALL_SIZE bound to: 10 - type: integer 
	Parameter BALL_DEFAULT_VELOCITY bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ball_on_module__parameterized1' (13#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/ball_on_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'ball_on_module_inv' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/boundary_ball.v:23]
	Parameter HPIXELS bound to: 1344 - type: integer 
	Parameter VLINES bound to: 806 - type: integer 
	Parameter HBP bound to: 296 - type: integer 
	Parameter HFP bound to: 1320 - type: integer 
	Parameter VBP bound to: 35 - type: integer 
	Parameter VFP bound to: 803 - type: integer 
	Parameter HSP bound to: 136 - type: integer 
	Parameter VSP bound to: 6 - type: integer 
	Parameter HSCREEN bound to: 1024 - type: integer 
	Parameter VSCREEN bound to: 768 - type: integer 
	Parameter XSTART_POSITION bound to: 5 - type: integer 
	Parameter YSTART_POSITION bound to: 0 - type: integer 
	Parameter BALL_SIZE bound to: 10 - type: integer 
	Parameter BALL_DEFAULT_VELOCITY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ball_on_module_inv' (14#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/boundary_ball.v:23]
INFO: [Synth 8-6157] synthesizing module 'give_directions' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/give_directions.v:21]
WARNING: [Synth 8-3848] Net game_over in module/entity give_directions does not have driver. [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/give_directions.v:25]
INFO: [Synth 8-6155] done synthesizing module 'give_directions' (15#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/give_directions.v:21]
INFO: [Synth 8-6157] synthesizing module 'moosze' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/moosze.v:24]
	Parameter START bound to: 0 - type: integer 
	Parameter CLK_LO bound to: 1 - type: integer 
	Parameter DAT_LO bound to: 2 - type: integer 
	Parameter REL_CLK bound to: 3 - type: integer 
	Parameter SEND_BYTE bound to: 4 - type: integer 
	Parameter WT_ACK bound to: 5 - type: integer 
	Parameter WT_CLK_LO bound to: 6 - type: integer 
	Parameter WT_C_D_REL bound to: 7 - type: integer 
	Parameter WT_CLK_LO1 bound to: 8 - type: integer 
	Parameter WT_CLK_HI1 bound to: 9 - type: integer 
	Parameter GET_ACK bound to: 10 - type: integer 
	Parameter WT_CLK_LO2 bound to: 11 - type: integer 
	Parameter WT_CLK_HI2 bound to: 12 - type: integer 
	Parameter GET_M_DATA bound to: 13 - type: integer 
	Parameter count_max bound to: 12'b000111000100 
	Parameter bit_count_max bound to: 4'b1010 
	Parameter bit_count1_max bound to: 4'b1100 
	Parameter bit_count3_max bound to: 6'b100001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/moosze.v:124]
INFO: [Synth 8-6155] done synthesizing module 'moosze' (16#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/moosze.v:24]
INFO: [Synth 8-6157] synthesizing module 'player_on_module' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/player_on_module.v:3]
	Parameter HPIXELS bound to: 1344 - type: integer 
	Parameter VLINES bound to: 806 - type: integer 
	Parameter HBP bound to: 296 - type: integer 
	Parameter HFP bound to: 1320 - type: integer 
	Parameter VBP bound to: 35 - type: integer 
	Parameter VFP bound to: 803 - type: integer 
	Parameter HSP bound to: 136 - type: integer 
	Parameter VSP bound to: 6 - type: integer 
	Parameter HSCREEN bound to: 1024 - type: integer 
	Parameter VSCREEN bound to: 768 - type: integer 
	Parameter XSTART_POSITION bound to: 300 - type: integer 
	Parameter YSTART_POSITION bound to: 758 - type: integer 
	Parameter PLAYER_SIZE bound to: 12 - type: integer 
	Parameter PLAYER_DEFAULT_VELOCITY bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element y_data_reg_reg was removed.  [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/player_on_module.v:75]
WARNING: [Synth 8-6014] Unused sequential element x_data_reg_reg was removed.  [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/player_on_module.v:76]
WARNING: [Synth 8-3848] Net lsb_data in module/entity player_on_module does not have driver. [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/player_on_module.v:23]
WARNING: [Synth 8-3848] Net msb_data in module/entity player_on_module does not have driver. [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/player_on_module.v:24]
INFO: [Synth 8-6155] done synthesizing module 'player_on_module' (17#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/player_on_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'life' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/life.v:23]
	Parameter LIFE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'life' (18#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/life.v:23]
INFO: [Synth 8-6157] synthesizing module 'game' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/game.v:21]
	Parameter HPIXELS bound to: 1344 - type: integer 
	Parameter VLINES bound to: 806 - type: integer 
	Parameter HBP bound to: 296 - type: integer 
	Parameter HFP bound to: 1320 - type: integer 
	Parameter VBP bound to: 35 - type: integer 
	Parameter VFP bound to: 803 - type: integer 
	Parameter HSP bound to: 136 - type: integer 
	Parameter VSP bound to: 6 - type: integer 
	Parameter HSCREEN bound to: 1024 - type: integer 
	Parameter VSCREEN bound to: 768 - type: integer 
	Parameter screen_xstart bound to: 256 - type: integer 
	Parameter screen_xsize bound to: 256 - type: integer 
	Parameter screen_ystart bound to: 256 - type: integer 
	Parameter screen_ysize bound to: 128 - type: integer 
	Parameter side_screen_xstart bound to: 713 - type: integer 
	Parameter side_screen_xsize bound to: 311 - type: integer 
	Parameter side_screen_ystart bound to: 0 - type: integer 
	Parameter side_screen_ysize bound to: 768 - type: integer 
	Parameter instruction_xstart bound to: 768 - type: integer 
	Parameter instruction_xsize bound to: 192 - type: integer 
	Parameter instruction_ystart bound to: 0 - type: integer 
	Parameter instruction_ysize bound to: 189 - type: integer 
	Parameter lives1_xstart bound to: 768 - type: integer 
	Parameter lives1_xsize bound to: 83 - type: integer 
	Parameter lives1_ystart bound to: 252 - type: integer 
	Parameter lives1_ysize bound to: 63 - type: integer 
	Parameter lives2_xstart bound to: 768 - type: integer 
	Parameter lives2_xsize bound to: 83 - type: integer 
	Parameter lives2_ystart bound to: 315 - type: integer 
	Parameter lives2_ysize bound to: 63 - type: integer 
	Parameter lives3_xstart bound to: 768 - type: integer 
	Parameter lives3_xsize bound to: 83 - type: integer 
	Parameter lives3_ystart bound to: 378 - type: integer 
	Parameter lives3_ysize bound to: 63 - type: integer 
	Parameter count_xstart_t bound to: 868 - type: integer 
	Parameter count_ystart_t bound to: 315 - type: integer 
	Parameter count_xstart_o bound to: 902 - type: integer 
	Parameter count_ystart_o bound to: 315 - type: integer 
	Parameter count_size bound to: 31 - type: integer 
	Parameter MASK_XSIZE bound to: 31 - type: integer 
	Parameter MASK_YSIZE bound to: 31 - type: integer 
	Parameter GA_X_START bound to: 500 - type: integer 
	Parameter GA_Y_START bound to: 300 - type: integer 
	Parameter ME_X_START bound to: 532 - type: integer 
	Parameter ME_Y_START bound to: 300 - type: integer 
	Parameter OV_X_START bound to: 564 - type: integer 
	Parameter OV_Y_START bound to: 340 - type: integer 
	Parameter ER_X_START bound to: 596 - type: integer 
	Parameter ER_Y_START bound to: 340 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element temp1_reg was removed.  [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/game.v:399]
WARNING: [Synth 8-6014] Unused sequential element temp0_reg was removed.  [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/game.v:400]
WARNING: [Synth 8-6014] Unused sequential element v_count_test_reg was removed.  [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/game.v:429]
WARNING: [Synth 8-6014] Unused sequential element i_countscore_reg was removed.  [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/game.v:478]
WARNING: [Synth 8-3936] Found unconnected internal register 'rom_screen_addr0_reg' and it is trimmed from '17' to '10' bits. [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/game.v:259]
WARNING: [Synth 8-3936] Found unconnected internal register 'rom_screen_addr1_reg' and it is trimmed from '17' to '10' bits. [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/game.v:260]
INFO: [Synth 8-4471] merging register 'rom_screen_addr1_reg[9:0]' into 'rom_screen_addr0_reg[9:0]' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/game.v:260]
INFO: [Synth 8-4471] merging register 'w_addr1_reg[9:0]' into 'w_addr0_reg[9:0]' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/game.v:387]
WARNING: [Synth 8-6014] Unused sequential element rom_screen_addr1_reg was removed.  [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/game.v:260]
WARNING: [Synth 8-6014] Unused sequential element w_addr1_reg was removed.  [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/game.v:387]
INFO: [Synth 8-6155] done synthesizing module 'game' (19#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/game.v:21]
WARNING: [Synth 8-689] width (6) of port connection 'rom_lives_addr' does not match port width (8) of module 'game' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/top.v:281]
WARNING: [Synth 8-3848] Net r_addr_out in module/entity top does not have driver. [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/top.v:233]
INFO: [Synth 8-6155] done synthesizing module 'top' (20#1) [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/top.v:22]
WARNING: [Synth 8-3331] design game has unconnected port istop
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[0]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[1]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[2]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[3]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[4]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[5]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[6]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[7]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[8]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[9]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[10]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[11]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[12]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[13]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[14]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[15]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[16]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[17]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[18]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[19]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[20]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[21]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[22]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[23]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[24]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[25]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[26]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[27]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[28]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[29]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[30]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[31]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[32]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[33]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[34]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[35]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[36]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[37]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[38]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[39]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[40]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[41]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[42]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[43]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[44]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[45]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[46]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[47]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[48]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[49]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[50]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[51]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[52]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[53]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[54]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[55]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[56]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[57]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[58]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[59]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[60]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[61]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[62]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[63]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[64]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[65]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[66]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[67]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[68]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[69]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[70]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[71]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[72]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[73]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[74]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[75]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[76]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[77]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[78]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[79]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[80]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[81]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[82]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[83]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[84]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[85]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[86]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[87]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[88]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[89]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[90]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[91]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[92]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[93]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[94]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[95]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[96]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[97]
WARNING: [Synth 8-3331] design player_on_module has unconnected port lsb_data[98]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 562.012 ; gain = 191.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 562.012 ; gain = 191.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 562.012 ; gain = 191.348
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'mainScreen'
Finished Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'mainScreen'
Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/instr_screen/instr_screen/instr_screen_in_context.xdc] for cell 'instruction_screen_rom'
Finished Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/instr_screen/instr_screen/instr_screen_in_context.xdc] for cell 'instruction_screen_rom'
Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/lives/lives/lives_in_context.xdc] for cell 'lives_rom'
Finished Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/lives/lives/lives_in_context.xdc] for cell 'lives_rom'
Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'scoredisp_tens'
Finished Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'scoredisp_tens'
Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'scoredisp_ones'
Finished Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'scoredisp_ones'
Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'bo/bRAM'
Finished Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'bo/bRAM'
Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'ball1_bram/bRAM'
Finished Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'ball1_bram/bRAM'
Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'ball2_bram/bRAM'
Finished Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'ball2_bram/bRAM'
Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'ball3_bram/bRAM'
Finished Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'ball3_bram/bRAM'
Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'ball4_bram/bRAM'
Finished Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'ball4_bram/bRAM'
Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'player_bram/bRAM'
Finished Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'player_bram/bRAM'
Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3/blk_mem_gen_3_in_context.xdc] for cell 'gameover_disp'
Finished Parsing XDC File [c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3/blk_mem_gen_3_in_context.xdc] for cell 'gameover_disp'
Parsing XDC File [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 982.449 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'gameover_disp' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'instruction_screen_rom' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'lives_rom' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mainScreen' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'scoredisp_ones' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'scoredisp_tens' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ball1_bram/bRAM' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ball2_bram/bRAM' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ball3_bram/bRAM' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ball4_bram/bRAM' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bo/bRAM' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'player_bram/bRAM' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 983.578 ; gain = 612.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 983.578 ; gain = 612.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100M. (constraint file  c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100M. (constraint file  c:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 8).
Applied set_property DONT_TOUCH = true for mainScreen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instruction_screen_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lives_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for scoredisp_ones. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for scoredisp_tens. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bo/bRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ball1_bram/bRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ball2_bram/bRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ball3_bram/bRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ball4_bram/bRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for player_bram/bRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gameover_disp. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 983.578 ; gain = 612.914
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "v_count_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'r_addr_lsb_reg[9:0]' into 'r_addr_msb_reg[9:0]' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/ball_on_module.v:59]
WARNING: [Synth 8-6014] Unused sequential element r_addr_lsb_reg was removed.  [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/ball_on_module.v:59]
INFO: [Synth 8-5544] ROM "ball_xstart_delta_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ball_ystart_delta_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'r_addr_lsb_reg[9:0]' into 'r_addr_msb_reg[9:0]' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/ball_on_module.v:59]
WARNING: [Synth 8-6014] Unused sequential element r_addr_lsb_reg was removed.  [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/ball_on_module.v:59]
INFO: [Synth 8-5544] ROM "ball_xstart_delta_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ball_ystart_delta_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'r_addr_lsb_reg[9:0]' into 'r_addr_msb_reg[9:0]' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/ball_on_module.v:59]
WARNING: [Synth 8-6014] Unused sequential element r_addr_lsb_reg was removed.  [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/ball_on_module.v:59]
INFO: [Synth 8-5544] ROM "ball_xstart_delta_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ball_ystart_delta_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'r_addr_lsb_reg[9:0]' into 'r_addr_msb_reg[9:0]' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/boundary_ball.v:67]
WARNING: [Synth 8-6014] Unused sequential element r_addr_lsb_reg was removed.  [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/boundary_ball.v:67]
INFO: [Synth 8-5544] ROM "ball_xstart_delta_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ball_ystart_delta_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'moosze'
INFO: [Synth 8-5546] ROM "ps2cf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2df" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f4cmd1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f4cmd1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cen" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_mouse_d" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'r_addr_lsb_reg[9:0]' into 'r_addr_msb_reg[9:0]' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/player_on_module.v:146]
WARNING: [Synth 8-6014] Unused sequential element r_addr_lsb_reg was removed.  [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/player_on_module.v:146]
INFO: [Synth 8-5544] ROM "player_xstart_delta_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element factor_reg_reg was removed.  [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/game.v:232]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/game.v:255]
INFO: [Synth 8-5544] ROM "vga_red" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vga_red" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vga_green" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vga_green" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_start_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y_start_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "factor_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                             0000 |                             0000
                  CLK_LO |                             0001 |                             0001
                  DAT_LO |                             0010 |                             0010
                 REL_CLK |                             0011 |                             0011
               SEND_BYTE |                             0100 |                             0100
                  WT_ACK |                             0101 |                             0101
               WT_CLK_LO |                             0110 |                             0110
              WT_C_D_REL |                             0111 |                             0111
              WT_CLK_LO1 |                             1000 |                             1000
              WT_CLK_HI1 |                             1001 |                             1001
                 GET_ACK |                             1010 |                             1010
              WT_CLK_LO2 |                             1011 |                             1011
              WT_CLK_HI2 |                             1100 |                             1100
              GET_M_DATA |                             1101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'moosze'
WARNING: [Synth 8-327] inferring latch for variable 'i_countscore_next_reg' [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/game.v:706]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 983.578 ; gain = 612.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |top__GB0                       |           1|     49561|
|2     |top__GB1                       |           1|      4779|
|3     |ball_on_module__parameterized1 |           1|     13515|
|4     |top__GB3                       |           1|     31271|
|5     |top__GB4                       |           1|     15008|
|6     |top__GB5                       |           1|     31126|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 10    
	   2 Input     18 Bit       Adders := 10    
	   2 Input     17 Bit       Adders := 13    
	   2 Input     10 Bit       Adders := 15    
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 22    
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 13    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   3 Input   1024 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 22    
	   5 Input     17 Bit        Muxes := 1     
	  14 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	  14 Input      9 Bit        Muxes := 3     
	  14 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 43    
	   6 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   4 Input      1 Bit        Muxes := 54    
	   5 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ball_on_module__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	             1024 Bit    Registers := 4     
	               17 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
Module game 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	             1024 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input   1024 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   5 Input     17 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 23    
	   6 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module life 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module bin2bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
Module debounce__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module moosze 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	  14 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	  14 Input      9 Bit        Muxes := 3     
	  14 Input      8 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	  14 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 15    
Module player_on_module 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
+---Registers : 
	             1024 Bit    Registers := 4     
	               17 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 20    
Module freq_div__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module give_directions 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module ball_on_module_inv 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	             1024 Bit    Registers := 4     
	               17 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
Module vga_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ball_on_module__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	             1024 Bit    Registers := 4     
	               17 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
Module ball_on_module 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	             1024 Bit    Registers := 4     
	               17 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'x_start_reg_reg' and it is trimmed from '10' to '5' bits. [C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.srcs/sources_1/new/game.v:141]
INFO: [Synth 8-3886] merging instance 'gm/x_start_reg_reg[0]' (FDE) to 'gm/x_start_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'gm/x_start_reg_reg[1]' (FDE) to 'gm/x_start_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'gm/x_start_reg_reg[2]' (FDE) to 'gm/x_start_reg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gm/\x_start_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gm/\x_start_reg_reg[4] )
INFO: [Synth 8-3886] merging instance 'gm/y_start_reg_reg[0]' (FDRE) to 'gm/y_start_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gm/\y_start_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gm/\y_start_reg_reg[2] )
WARNING: [Synth 8-3332] Sequential element (i_countscore_next_reg[20]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (i_countscore_next_reg[19]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (y_start_reg_reg[16]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (y_start_reg_reg[15]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (y_start_reg_reg[14]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (y_start_reg_reg[13]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (y_start_reg_reg[12]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (y_start_reg_reg[11]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (y_start_reg_reg[10]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (y_start_reg_reg[9]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (y_start_reg_reg[8]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (y_start_reg_reg[7]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (y_start_reg_reg[6]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (y_start_reg_reg[5]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (y_start_reg_reg[2]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (y_start_reg_reg[1]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (x_start_reg_reg[4]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (x_start_reg_reg[3]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (i_countscore_reg_reg[20]) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (i_countscore_reg_reg[19]) is unused and will be removed from module game.
INFO: [Synth 8-3886] merging instance 'gm/w_addr0_reg[0]' (FD) to 'gm/rom_screen_addr0_reg[0]'
INFO: [Synth 8-3886] merging instance 'ball_xstart_delta_reg_reg[10]' (FDE) to 'ball_xstart_delta_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ball_xstart_delta_reg_reg[11]' (FDE) to 'ball_xstart_delta_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ball_xstart_delta_reg_reg[12]' (FDE) to 'ball_xstart_delta_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ball_xstart_delta_reg_reg[13]' (FDE) to 'ball_xstart_delta_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ball_xstart_delta_reg_reg[14]' (FDE) to 'ball_xstart_delta_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ball_xstart_delta_reg_reg[15]' (FDE) to 'ball_xstart_delta_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ball_xstart_delta_reg_reg[16]' (FDE) to 'ball_xstart_delta_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ball_ystart_delta_reg_reg[0]' (FDE) to 'ball_ystart_delta_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ball_ystart_delta_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'ball_ystart_delta_reg_reg[3]' (FDE) to 'ball_ystart_delta_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'ball_ystart_delta_reg_reg[4]' (FDE) to 'ball_ystart_delta_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'ball_ystart_delta_reg_reg[5]' (FDE) to 'ball_ystart_delta_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'ball_ystart_delta_reg_reg[6]' (FDE) to 'ball_ystart_delta_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'ball_ystart_delta_reg_reg[7]' (FDE) to 'ball_ystart_delta_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'ball_ystart_delta_reg_reg[8]' (FDE) to 'ball_ystart_delta_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'ball_ystart_delta_reg_reg[9]' (FDE) to 'ball_ystart_delta_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'ball_ystart_delta_reg_reg[10]' (FDE) to 'ball_ystart_delta_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'ball_ystart_delta_reg_reg[11]' (FDE) to 'ball_ystart_delta_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'ball_ystart_delta_reg_reg[12]' (FDE) to 'ball_ystart_delta_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'ball_ystart_delta_reg_reg[13]' (FDE) to 'ball_ystart_delta_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'ball_ystart_delta_reg_reg[14]' (FDE) to 'ball_ystart_delta_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'ball_ystart_delta_reg_reg[15]' (FDE) to 'ball_ystart_delta_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'ball_xstart_delta_reg_reg[0]' (FDE) to 'ball_xstart_delta_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ball_xstart_delta_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'ball_xstart_delta_reg_reg[3]' (FDE) to 'ball_xstart_delta_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ball_xstart_delta_reg_reg[4]' (FDE) to 'ball_xstart_delta_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ball_xstart_delta_reg_reg[5]' (FDE) to 'ball_xstart_delta_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'ball_xstart_delta_reg_reg[6]' (FDE) to 'ball_xstart_delta_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'ball_xstart_delta_reg_reg[7]' (FDE) to 'ball_xstart_delta_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'ball_xstart_delta_reg_reg[8]' (FDE) to 'ball_xstart_delta_reg_reg[9]'
WARNING: [Synth 8-3332] Sequential element (ball_xstart_delta_reg_reg[1]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ball_ystart_delta_reg_reg[1]) is unused and will be removed from module ball_on_module__parameterized1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\ball_ystart_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\ball_xstart_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_addr_msb_reg[0] )
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[1]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[3]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[5]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[7]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[9]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[11]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[13]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[15]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[17]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[19]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[21]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[23]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[25]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[27]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[29]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[31]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[33]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[35]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[37]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[39]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[41]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[43]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[45]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[47]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[49]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[51]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[53]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[55]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[57]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[59]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[61]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[63]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[65]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[67]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[69]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[71]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[73]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[75]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[77]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[79]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[81]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[83]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[85]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[87]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[89]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[91]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[93]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[95]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[97]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[99]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[101]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[103]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[105]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[107]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[109]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[111]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[113]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[115]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[117]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[119]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[121]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[123]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[125]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[127]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[129]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[131]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[133]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[135]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[137]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[139]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[141]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[143]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[145]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[147]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[149]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[151]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[153]) is unused and will be removed from module ball_on_module__parameterized1.
WARNING: [Synth 8-3332] Sequential element (doutb1_up_msb_reg[155]) is unused and will be removed from module ball_on_module__parameterized1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "ps2cf0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2cf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2df0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2df" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'player/player_ystart_delta_reg_reg[0]' (FDR) to 'player/player_ystart_delta_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'player/player_ystart_delta_reg_reg[1]' (FDR) to 'player/player_xstart_delta_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'player/player_ystart_delta_reg_reg[3]' (FDR) to 'player/player_ystart_delta_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'player/player_ystart_delta_reg_reg[4]' (FDR) to 'player/player_ystart_delta_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'player/player_ystart_delta_reg_reg[5]' (FDR) to 'player/player_ystart_delta_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'player/player_ystart_delta_reg_reg[6]' (FDR) to 'player/player_ystart_delta_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'player/player_ystart_delta_reg_reg[7]' (FDR) to 'player/player_ystart_delta_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'player/player_ystart_delta_reg_reg[8]' (FDR) to 'player/player_ystart_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'player/player_ystart_delta_reg_reg[9]' (FDR) to 'player/player_ystart_delta_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'player/player_ystart_delta_reg_reg[10]' (FDR) to 'player/player_ystart_delta_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'player/player_ystart_delta_reg_reg[11]' (FDR) to 'player/player_ystart_delta_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'player/player_ystart_delta_reg_reg[12]' (FDR) to 'player/player_ystart_delta_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'player/player_ystart_delta_reg_reg[13]' (FDR) to 'player/player_ystart_delta_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'player/player_ystart_delta_reg_reg[14]' (FDR) to 'player/player_ystart_delta_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'player/player_ystart_delta_reg_reg[15]' (FDR) to 'player/player_ystart_delta_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'player/player_xstart_delta_reg_reg[10]' (FDR) to 'player/player_xstart_delta_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'player/player_xstart_delta_reg_reg[11]' (FDR) to 'player/player_xstart_delta_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'player/player_xstart_delta_reg_reg[12]' (FDR) to 'player/player_xstart_delta_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'player/player_xstart_delta_reg_reg[13]' (FDR) to 'player/player_xstart_delta_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'player/player_xstart_delta_reg_reg[14]' (FDR) to 'player/player_xstart_delta_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'player/player_xstart_delta_reg_reg[15]' (FDR) to 'player/player_xstart_delta_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'player/player_xstart_delta_reg_reg[16]' (FDR) to 'player/player_xstart_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'player/player_xstart_delta_reg_reg[0]' (FDR) to 'player/player_xstart_delta_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (player/\player_xstart_delta_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'player/player_xstart_delta_reg_reg[3]' (FDR) to 'player/player_xstart_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'player/player_xstart_delta_reg_reg[4]' (FDR) to 'player/player_xstart_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'player/player_xstart_delta_reg_reg[5]' (FDR) to 'player/player_xstart_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'player/player_xstart_delta_reg_reg[6]' (FDR) to 'player/player_xstart_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'player/player_xstart_delta_reg_reg[7]' (FDR) to 'player/player_xstart_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'player/player_xstart_delta_reg_reg[8]' (FDR) to 'player/player_xstart_delta_reg_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mouse/ps2cin_reg )
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[768]' (FDE) to 'player/doutb1_down_msb_reg[769]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[769]' (FDE) to 'player/doutb1_down_msb_reg[770]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[770]' (FDE) to 'player/doutb1_down_msb_reg[771]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[771]' (FDE) to 'player/doutb1_down_msb_reg[772]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[772]' (FDE) to 'player/doutb1_down_msb_reg[773]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[773]' (FDE) to 'player/doutb1_down_msb_reg[774]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[774]' (FDE) to 'player/doutb1_down_msb_reg[775]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[776]' (FDE) to 'player/doutb1_down_msb_reg[777]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[777]' (FDE) to 'player/doutb1_down_msb_reg[778]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[778]' (FDE) to 'player/doutb1_down_msb_reg[779]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[779]' (FDE) to 'player/doutb1_down_msb_reg[780]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[780]' (FDE) to 'player/doutb1_down_msb_reg[781]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[781]' (FDE) to 'player/doutb1_down_msb_reg[782]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[782]' (FDE) to 'player/doutb1_down_msb_reg[783]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[784]' (FDE) to 'player/doutb1_down_msb_reg[785]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[785]' (FDE) to 'player/doutb1_down_msb_reg[786]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[786]' (FDE) to 'player/doutb1_down_msb_reg[787]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[787]' (FDE) to 'player/doutb1_down_msb_reg[788]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[788]' (FDE) to 'player/doutb1_down_msb_reg[789]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[789]' (FDE) to 'player/doutb1_down_msb_reg[790]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[790]' (FDE) to 'player/doutb1_down_msb_reg[791]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[792]' (FDE) to 'player/doutb1_down_msb_reg[793]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[793]' (FDE) to 'player/doutb1_down_msb_reg[794]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[794]' (FDE) to 'player/doutb1_down_msb_reg[795]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[795]' (FDE) to 'player/doutb1_down_msb_reg[796]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[796]' (FDE) to 'player/doutb1_down_msb_reg[797]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[797]' (FDE) to 'player/doutb1_down_msb_reg[798]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[798]' (FDE) to 'player/doutb1_down_msb_reg[799]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[800]' (FDE) to 'player/doutb1_down_msb_reg[801]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[801]' (FDE) to 'player/doutb1_down_msb_reg[802]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[802]' (FDE) to 'player/doutb1_down_msb_reg[803]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[803]' (FDE) to 'player/doutb1_down_msb_reg[804]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[804]' (FDE) to 'player/doutb1_down_msb_reg[805]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[805]' (FDE) to 'player/doutb1_down_msb_reg[806]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[806]' (FDE) to 'player/doutb1_down_msb_reg[807]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[808]' (FDE) to 'player/doutb1_down_msb_reg[809]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[809]' (FDE) to 'player/doutb1_down_msb_reg[810]'
INFO: [Synth 8-3886] merging instance 'player/doutb1_down_msb_reg[810]' (FDE) to 'player/doutb1_down_msb_reg[811]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (player/i_0/\player_xstart_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (player/i_0/\player_ystart_reg_reg[0] )
INFO: [Synth 8-5546] ROM "vgac/v_count_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ball1/\ball_xstart_delta_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ball1/\ball_ystart_delta_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ball2/\ball_ystart_delta_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ball2/\ball_xstart_delta_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ball1/i_1/\ball_xstart_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ball2/i_1/\ball_xstart_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ball1/i_1/\ball_ystart_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ball2/i_1/\ball_ystart_reg_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:10 . Memory (MB): peak = 983.578 ; gain = 612.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |top__GB0                       |           1|     21065|
|2     |top__GB1                       |           1|      2968|
|3     |ball_on_module__parameterized1 |           1|      4755|
|4     |top__GB3                       |           1|      5169|
|5     |top__GB4                       |           1|     14019|
|6     |top__GB5                       |           1|      6397|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz/clk_25' to pin 'clk_wiz/bbstub_clk_25/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz/clk_6M' to pin 'clk_wiz/bbstub_clk_6M/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz/clk_8M' to pin 'clk_wiz/bbstub_clk_8M/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz/clk_8Mp' to pin 'clk_wiz/bbstub_clk_8Mp/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz/clk_out1' to pin 'clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:19 . Memory (MB): peak = 983.578 ; gain = 612.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:37 . Memory (MB): peak = 1163.379 ; gain = 792.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |top__GB1                       |           1|      2968|
|2     |ball_on_module__parameterized1 |           1|      2046|
|3     |top_GT0                        |           1|     25200|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:12 ; elapsed = 00:02:55 . Memory (MB): peak = 1163.379 ; gain = 792.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |top__GB1                       |           1|      1632|
|2     |ball_on_module__parameterized1 |           1|      1211|
|3     |top_GT0                        |           1|     12433|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module clk_wiz has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:14 ; elapsed = 00:02:57 . Memory (MB): peak = 1163.379 ; gain = 792.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:14 ; elapsed = 00:02:57 . Memory (MB): peak = 1163.379 ; gain = 792.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:16 ; elapsed = 00:02:58 . Memory (MB): peak = 1163.379 ; gain = 792.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:16 ; elapsed = 00:02:59 . Memory (MB): peak = 1163.379 ; gain = 792.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:16 ; elapsed = 00:02:59 . Memory (MB): peak = 1163.379 ; gain = 792.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:16 ; elapsed = 00:02:59 . Memory (MB): peak = 1163.379 ; gain = 792.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | mouse/shift3_reg[6] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_2 |         2|
|2     |blk_mem_gen_3 |         1|
|3     |lives         |         1|
|4     |instr_screen  |         1|
|5     |blk_mem_gen_0 |         1|
|6     |clk_wiz_0     |         1|
|7     |blk_mem_gen_1 |         6|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |blk_mem_gen_0     |     1|
|2     |blk_mem_gen_1     |     1|
|3     |blk_mem_gen_1__10 |     1|
|4     |blk_mem_gen_1__6  |     1|
|5     |blk_mem_gen_1__7  |     1|
|6     |blk_mem_gen_1__8  |     1|
|7     |blk_mem_gen_1__9  |     1|
|8     |blk_mem_gen_2     |     1|
|9     |blk_mem_gen_2__1  |     1|
|10    |blk_mem_gen_3     |     1|
|11    |clk_wiz_0         |     1|
|12    |instr_screen      |     1|
|13    |lives             |     1|
|14    |CARRY4            |   258|
|15    |LUT1              |    79|
|16    |LUT2              |   586|
|17    |LUT3              |   272|
|18    |LUT4              |  1708|
|19    |LUT5              |   445|
|20    |LUT6              |  4368|
|21    |MUXF7             |   711|
|22    |MUXF8             |   178|
|23    |SRL16E            |     1|
|24    |FDCE              |    22|
|25    |FDPE              |    10|
|26    |FDRE              |  4288|
|27    |FDSE              |   796|
|28    |LD                |    19|
|29    |LDC               |     6|
|30    |IBUF              |    11|
|31    |IOBUF             |     2|
|32    |OBUF              |    18|
|33    |OBUFT             |    12|
+------+------------------+------+

Report Instance Areas: 
+------+---------------+-------------------------------+------+
|      |Instance       |Module                         |Cells |
+------+---------------+-------------------------------+------+
|1     |top            |                               | 15959|
|2     |  L0           |life                           |     7|
|3     |  ball1        |ball_on_module                 |  1128|
|4     |  ball1_bram   |bram_Opt__xdcDup__2            |   256|
|5     |  ball2        |ball_on_module__parameterized0 |  1123|
|6     |  ball2_bram   |bram_Opt__xdcDup__3            |   256|
|7     |  ball3        |ball_on_module__parameterized1 |  1099|
|8     |  ball3_bram   |bram_Opt__xdcDup__4            |   256|
|9     |  ball4_bram   |bram_Opt__xdcDup__5            |   256|
|10    |  bcd          |bin2bcd                        |     7|
|11    |  bo           |bram_Opt__xdcDup__1            |   444|
|12    |  boundaryball |ball_on_module_inv             |  1177|
|13    |  d1           |debounce                       |    10|
|14    |  dbp          |debounce_0                     |     4|
|15    |  f1           |freq_div                       |    26|
|16    |  gd           |give_directions                |    23|
|17    |  gm           |game                           |  2638|
|18    |  mouse        |moosze                         |   362|
|19    |  player       |player_on_module               |  1910|
|20    |  player_bram  |bram_Opt                       |   256|
|21    |  vgac         |vga_ctrl                       |  4041|
+------+---------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:16 ; elapsed = 00:02:59 . Memory (MB): peak = 1163.379 ; gain = 792.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 246 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:02 ; elapsed = 00:02:43 . Memory (MB): peak = 1163.379 ; gain = 371.148
Synthesis Optimization Complete : Time (s): cpu = 00:02:16 ; elapsed = 00:03:00 . Memory (MB): peak = 1163.379 ; gain = 792.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 19 instances
  LDC => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
242 Infos, 250 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:20 ; elapsed = 00:03:04 . Memory (MB): peak = 1163.379 ; gain = 804.559
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aamir/Desktop/project_versions/basePro_bramS2/basePro_bramS2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1163.379 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 21:29:27 2019...
