$date
	Sun Oct 23 07:33:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#240859
b1000 !
1"
#240862
b1000 &
b1000 %
1$
#240863
0"
#240866
b100 &
b100 %
#240870
b10 &
b10 %
#240874
b1 &
b1 %
1#
#240878
b0 &
0#
b0 %
0$
#1334001
b11100 !
1"
#1334002
b11100 &
b11100 %
1$
#1334003
0"
#1334006
b1110 &
b1110 %
#1334010
b111 &
b111 %
#1334014
b10110 &
b10110 %
#1334018
b1011 &
b1011 %
#1334022
b100010 &
b100010 %
#1334026
b10001 &
b10001 %
#1334030
b110100 &
b110100 %
#1334034
b11010 &
b11010 %
#1334038
b1101 &
b1101 %
#1334042
b101000 &
b101000 %
#1334046
b10100 &
b10100 %
#1334050
b1010 &
b1010 %
#1334054
b101 &
b101 %
#1334058
b10000 &
b10000 %
#1334062
b1000 &
b1000 %
#1334066
b100 &
b100 %
#1334070
b10 &
b10 %
#1334074
b1 &
b1 %
1#
#1334078
b0 &
0#
b0 %
0$
#2283185
b10001 !
1"
#2283186
b10001 &
b10001 %
1$
#2283187
0"
#2283190
b110100 &
b110100 %
#2283194
b11010 &
b11010 %
#2283198
b1101 &
b1101 %
#2283202
b101000 &
b101000 %
#2283206
b10100 &
b10100 %
#2283210
b1010 &
b1010 %
#2283214
b101 &
b101 %
#2283218
b10000 &
b10000 %
#2283222
b1000 &
b1000 %
#2283226
b100 &
b100 %
#2283230
b10 &
b10 %
#2283234
b1 &
b1 %
1#
#2283238
b0 &
0#
b0 %
0$
#4500012
