m255
K4
z2
!s11e MIXED_VERSIONS
Z0 !s99 nomlopt
R0
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/Users/mjun868/Documents/COMPSYS 305
T_opt
!s110 1743732271
VR>o`9j^PRbT`@G3e;`=AD2
04 16 9 work test_bcd_counter testbench 1
=1-cc96e530f199-67ef3e2e-2ed-5420
R0
Z2 !s124 OEM100
Z3 o-quiet -auto_acc_if_foreign -work work
Z4 tCvgOpt 0
n@_opt
Z5 OL;O;2022.1;75
R1
T_opt1
!s110 1743732859
VMNLY3XlFzG:a:k]^k[1dd1
04 14 8 work tb_bcd_counter behavior 1
=1-cc96e530f199-67ef407b-c-4fe8
R0
R2
R3
R4
n@_opt1
R5
R1
Ebcd_counter
Z6 w1744327524
Z7 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z8 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z9 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 71
Z10 dC:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo
Z11 8C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/BCD_Counter.vhd
Z12 FC:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/BCD_Counter.vhd
l0
L5 1
ViKG`>V4]M`Ha=EBXji<PA2
!s100 LPO]aoW>^mU:=HL]SI8TU0
Z13 OV;C;2020.1;71
32
Z14 !s110 1744343591
!i10b 1
Z15 !s108 1744343590.000000
Z16 !s90 -reportprogress|300|-work|work|C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/BCD_Counter.vhd|
Z17 !s107 C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/BCD_Counter.vhd|
!i113 1
Z18 o-work work
Z19 tExplicit 1 CvgOpt 0
Abehavioral
R7
R8
R9
DEx4 work 11 bcd_counter 0 22 iKG`>V4]M`Ha=EBXji<PA2
!i122 71
l17
L15 34
VkUonLKYNJReT=P4<PQ?Q>2
!s100 oFGVnnh`XBQ`hU6gHRO`?2
R13
32
R14
!i10b 1
R15
R16
R17
!i113 1
R18
R19
Ebcd_counter_limit5
R6
R7
R8
R9
!i122 72
R10
Z20 8C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/BCD_Counter_Limit5.vhd
Z21 FC:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/BCD_Counter_Limit5.vhd
l0
L5 1
V30zYKHW519=A3?oFXm;N<0
!s100 YVTG[jm8E7FVf`ecRT3bH1
R13
32
R14
!i10b 1
Z22 !s108 1744343591.000000
Z23 !s90 -reportprogress|300|-work|work|C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/BCD_Counter_Limit5.vhd|
Z24 !s107 C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/BCD_Counter_Limit5.vhd|
!i113 1
R18
R19
Abehavioral
R7
R8
R9
DEx4 work 18 bcd_counter_limit5 0 22 30zYKHW519=A3?oFXm;N<0
!i122 72
l17
L15 31
VkQPIS9>H8gNJCbc]4UlZD3
!s100 1f2H];f;BV<BkF>Of`Q?o0
R13
32
R14
!i10b 1
R22
R23
R24
!i113 1
R18
R19
Ebcd_to_sevenseg
R6
R8
R9
!i122 73
R10
Z25 8C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/BCD_to_7Seg.vhd
Z26 FC:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/BCD_to_7Seg.vhd
l0
L7 1
V7bY1:N`AGbLAiX4>:8?ol3
!s100 Y<RKO6oRmA6hZ4E3[T>]O3
R13
32
R14
!i10b 1
R22
Z27 !s90 -reportprogress|300|-work|work|C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/BCD_to_7Seg.vhd|
Z28 !s107 C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/BCD_to_7Seg.vhd|
!i113 1
R18
R19
Aarc1
R8
R9
DEx4 work 15 bcd_to_sevenseg 0 22 7bY1:N`AGbLAiX4>:8?ol3
!i122 73
l13
L12 14
V6oDRL<BJUYF>GY];3UncB1
!s100 NUT8ziEAK?Z7EIG;A6Z1[3
R13
32
R14
!i10b 1
R22
R27
R28
!i113 1
R18
R19
Eclockdivider_1hz
Z29 w1744343586
R7
R8
R9
!i122 74
R10
Z30 8C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/ClockDivider_1Hz.vhd
Z31 FC:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/ClockDivider_1Hz.vhd
l0
L5 1
VAUg<a>SFz_Nn>nQcjmL1[1
!s100 eHGjOS^`LGfGgNFS=JfP^0
R13
32
R14
!i10b 1
R22
Z32 !s90 -reportprogress|300|-work|work|C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/ClockDivider_1Hz.vhd|
Z33 !s107 C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/ClockDivider_1Hz.vhd|
!i113 1
R18
R19
Abehavioral
R7
R8
R9
DEx4 work 16 clockdivider_1hz 0 22 AUg<a>SFz_Nn>nQcjmL1[1
!i122 74
l20
L16 25
VK>bf[n@9:jOMYneiIG2Go1
!s100 A]U[YFKAg4K^?A]V8[H]@1
R13
32
R14
!i10b 1
R22
R32
R33
!i113 1
R18
R19
Eprogrammable_timer
Z34 w1744342086
R7
R8
R9
!i122 77
R10
Z35 8C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/TB_Programmable_Timer.vhd
Z36 FC:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/TB_Programmable_Timer.vhd
l0
L5 1
V19_923fg]QQWK9U;U9CU73
!s100 IbW29gjX5GMJ:Ekma3;jg0
R13
32
R14
!i10b 1
R22
Z37 !s90 -reportprogress|300|-work|work|C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/TB_Programmable_Timer.vhd|
Z38 !s107 C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/TB_Programmable_Timer.vhd|
!i113 1
R18
R19
Abehavioral
R7
R8
R9
DEx4 work 18 programmable_timer 0 22 19_923fg]QQWK9U;U9CU73
!i122 77
l71
L18 171
V@h;CX0TiR:=?Wjc`Glc[o1
!s100 DM=L?m<foSaHHK9SI2YL@1
R13
32
R14
!i10b 1
R22
R37
R38
!i113 1
R18
R19
Etb_bcd_counter
Z39 w1743733134
Z40 DPx4 ieee 11 numeric_std 0 22 F8@]:i<mFK7<TjIzKcTGi0
Z41 DPx3 std 6 textio 0 22 LS[?81n5ZHWBI9JkBZTV<2
Z42 DPx4 ieee 14 std_logic_1164 0 22 6<US`=mgl_dFdCEFF7J=m1
!i122 10
R1
Z43 8C:/Users/mjun868/Documents/COMPSYS 305/tb_BCD_Counter.vhd
Z44 FC:/Users/mjun868/Documents/COMPSYS 305/tb_BCD_Counter.vhd
l0
L5 1
V_KHbVcz2OnDTMf9f7be@R0
!s100 lSd7gPXigCI=lNaPn?A;O3
Z45 OL;C;2022.1;75
32
Z46 !s110 1743733177
!i10b 1
Z47 !s108 1743733177.000000
Z48 !s90 -reportprogress|300|-work|work|C:/Users/mjun868/Documents/COMPSYS 305/tb_BCD_Counter.vhd|
Z49 !s107 C:/Users/mjun868/Documents/COMPSYS 305/tb_BCD_Counter.vhd|
!i113 0
R18
R19
Abehavior
R40
R41
R42
DEx4 work 14 tb_bcd_counter 0 22 _KHbVcz2OnDTMf9f7be@R0
!i122 10
l28
L8 84
VBF`dY:G07LFHRQ[3]Z`jR2
!s100 f@]^`AaE=U?SS93^Zj@YO2
R45
32
R46
!i10b 1
R47
R48
R49
!i113 0
R18
R19
Etb_clockdivider_1hz
Z50 w1744341382
R7
R8
R9
!i122 75
R10
Z51 8C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/clockDivider_testbench.vhd
Z52 FC:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/clockDivider_testbench.vhd
l0
L5 1
V8NYiG^mjbQHRNl;6R9<O@2
!s100 =d;:FBLb_h:XZ]2_1kh1J2
R13
32
R14
!i10b 1
R22
Z53 !s90 -reportprogress|300|-work|work|C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/clockDivider_testbench.vhd|
Z54 !s107 C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/clockDivider_testbench.vhd|
!i113 1
R18
R19
Atest
R7
R8
R9
DEx4 work 19 tb_clockdivider_1hz 0 22 8NYiG^mjbQHRNl;6R9<O@2
!i122 75
l27
L8 59
V?2C[OX2>J@aSg327:]0jK2
!s100 38bNGgHG`RARL4W=]STkj0
R13
32
R14
!i10b 1
R22
R53
R54
!i113 1
R18
R19
Etb_programmable_timer
Z55 w1744340464
R7
R8
R9
!i122 53
R10
R35
R36
l0
L5 1
VVRV4DTARDk1CLQG`8LHe_2
!s100 _IgPnZk?gdA@XAIgg4PYG1
R13
32
Z56 !s110 1744340996
!i10b 1
Z57 !s108 1744340996.000000
R37
R38
!i113 1
R18
R19
Atest
R7
R8
R9
DEx4 work 21 tb_programmable_timer 0 22 VRV4DTARDk1CLQG`8LHe_2
!i122 53
l33
L8 73
V1FlIN?oPcO0=Bi5b4SzS[0
!s100 HR7fWGh@^I2AHLE<AcC[53
R13
32
R56
!i10b 1
R57
R37
R38
!i113 1
R18
R19
Etest_bcd_counter
R6
R7
R8
R9
!i122 78
R10
Z58 8C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/Test_BCD_Counter.vhd
Z59 FC:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/Test_BCD_Counter.vhd
l0
L5 1
V08RP:=h]E@1f7>hMiH2hl0
!s100 n1>h25@Pd:8WDW<Y9Q1J?1
R13
32
R14
!i10b 1
R22
Z60 !s90 -reportprogress|300|-work|work|C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/Test_BCD_Counter.vhd|
Z61 !s107 C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/Test_BCD_Counter.vhd|
!i113 1
R18
R19
Atb
R7
R8
R9
Z62 DEx4 work 16 test_bcd_counter 0 22 08RP:=h]E@1f7>hMiH2hl0
!i122 78
l27
Z63 L8 70
Z64 Vb=4L:QDBhV[JDHIJ<>im33
Z65 !s100 Uz>8Pn]Wf[4I:>Z8oeNi43
R13
32
R14
!i10b 1
R22
R60
R61
!i113 1
R18
R19
Atestbench
R40
R41
R42
DEx4 work 16 test_bcd_counter 0 22 W<7d_54A;b<bZidBZL:Im3
!i122 12
l18
L9 64
V7@PUm1F]DjUA>C:M1AeMG1
!s100 5[?FK7UN]l`9Y_3An8H2X3
R45
32
!s110 1743734118
!i10b 1
!s108 1743734118.000000
R48
R49
!i113 0
R18
R19
R1
R44
w1743734110
R43
