<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/AB307619-D4FA-427E-A042-09DBEBA84669"><gtr:id>AB307619-D4FA-427E-A042-09DBEBA84669</gtr:id><gtr:name>Swansea University</gtr:name><gtr:department>School of Engineering</gtr:department><gtr:address><gtr:line1>Singleton Park</gtr:line1><gtr:postCode>SA2 8PP</gtr:postCode><gtr:region>Wales</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/AB307619-D4FA-427E-A042-09DBEBA84669"><gtr:id>AB307619-D4FA-427E-A042-09DBEBA84669</gtr:id><gtr:name>Swansea University</gtr:name><gtr:address><gtr:line1>Singleton Park</gtr:line1><gtr:postCode>SA2 8PP</gtr:postCode><gtr:region>Wales</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/A1FA5E2C-705B-4A74-9596-1A1CAC2A8375"><gtr:id>A1FA5E2C-705B-4A74-9596-1A1CAC2A8375</gtr:id><gtr:name>IBM</gtr:name><gtr:address><gtr:line1>IBM Corporation</gtr:line1><gtr:line2>1 New Orchard Road</gtr:line2><gtr:line4>Armonk</gtr:line4><gtr:line5>NY 10504-1722</gtr:line5><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/C8428AAB-478F-490A-A922-EAAF227F5F15"><gtr:id>C8428AAB-478F-490A-A922-EAAF227F5F15</gtr:id><gtr:name>TSMC Ltd</gtr:name><gtr:address><gtr:line1>8 Li-Hsin Rd 6</gtr:line1><gtr:line2>Hsinchu Science Park</gtr:line2><gtr:line3>Hsin-Chu</gtr:line3><gtr:postCode>330-77</gtr:postCode><gtr:region>Outside UK</gtr:region><gtr:country>Taiwan, Province of China</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/AE58F21F-3622-4382-97BB-1359BD183E9F"><gtr:id>AE58F21F-3622-4382-97BB-1359BD183E9F</gtr:id><gtr:name>University of Glasgow</gtr:name><gtr:address><gtr:line1>University Avenue</gtr:line1><gtr:line4>Glasgow</gtr:line4><gtr:postCode>G12 8QQ</gtr:postCode><gtr:region>Scotland</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/95869711-8A9E-466B-83CE-8D2B9FB15306"><gtr:id>95869711-8A9E-466B-83CE-8D2B9FB15306</gtr:id><gtr:name>IMEC - REALITY</gtr:name><gtr:address><gtr:line1>Kapeldreef 75</gtr:line1><gtr:line2>B-3001</gtr:line2><gtr:line3>Leuven</gtr:line3><gtr:region>Outside UK</gtr:region><gtr:country>Belgium</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/D029E578-439A-478A-A247-C6E8A4A4D5FB"><gtr:id>D029E578-439A-478A-A247-C6E8A4A4D5FB</gtr:id><gtr:firstName>Karol</gtr:firstName><gtr:surname>Kalna</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FI010084%2F1"><gtr:id>BB1DB393-3ADF-440F-97AE-EAB148B9B443</gtr:id><gtr:title>Multiscale Modelling of Metal-Semiconductor Contacts for the Next Generation of Nanoscale Transistors</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/I010084/1</gtr:grantReference><gtr:abstractText>Contacts, made up of metal-semiconductor interfaces, are integral parts any semiconductor device. Compatibility of the metal and semiconductor components, homogeneity of structural and electrical characteristics of their interfaces, and robustness and durability of the contacts are crucial for the device proper functionality.Optimal operation of the contacts is a key to realisation of novel devices and development of new device concepts, including high mobility semiconductors based CMOS, tunnelling and spin-based transistors, tunnelling diodes, gas and infrared carbon-nanotube detectors, etc. Two major current trends in the semiconductor industry - miniaturisation of the devices and shift to new materials - pose the challenges for the contact technology: (i) robustness and stability of operation in ever smaller devices and (ii) compatibility of metal and semiconductor components. For example, the resistance of present day contacts is strongly affected by fluctuations in the currently being developed sub-22 nm technology. This problem is getting worse for smaller devices. On the other hand, introduction of new materials for high-mobility channels, e.g., Ge and III-Vs, necessitates the search for compatible metals and brings new challenges related to the contact fabrication. Therefore, understanding the dependence of the nanoscale metal-semiconductor interface properties on the atomic structure of this interface, chemical composition disorder, and defects is a key to formulating and exploiting new device concepts. In particular, this understanding is imperative for the developing of optimal contact fabrication procedures for nano-scale semiconductor devices.Primary aims of the proposed research are i) enabling and carrying out multiscale modelling of the optimal chemical compositions and structures of metal-semiconductor interfaces such that the Schottky barrier is minimal;ii) analysis of the role of interface defects, strain, and disorder on the carrier transport in CMOS devices.We will first develop a methodology which bridges ab initio simulations of atomic-scale structures and electronic properties of interfaces at 1-3 nm scale and simulation of device current-voltage characteristics at the scale of 5-50 nm. The results of the ab initio calculations will be transferred into 3D Monte Carlo (MC) transport simulations, which will allow us to make a realistic representation of the metal-semiconductor interface and develop a physical model of source/drain contacts. This model, in turn, will be incorporated into a 2D MC device simulator to predict the device performance and thus allow one for the straightforward comparison with experimental data obtained directly from the operating devices. Such methodology will allow us: i) to consider explicitly effects of point defects (&amp;lt;0.5 nm scale), composition disorder (~1 nm scale), and metal granularity (~1-2 nm scale) on the electronic properties of selected metal-semiconductor interfaces, ii) to incorporate these effects into 3D MC transport simulations through the metal-semiconductor interfaces,iii) to develop realistic models for source/drain contacts, carry out 2D MC device simulations, and to optimise device performance with respect to the properties of the contacts.The methodology will be first tested on the case of Ti metal contact with an archetypal III-V semiconductor GaAs and the results will be validated using experimental data provided by our project partners. Then other systems of increasing complexity will be investigated: interfaces of Ti metal with unary Si and Ge, doped GaAs, and ternary InGaAs semiconductors and, finally, interfaces of TiN metal alloy with InGaAs. Our theoretical predictions will be validated by and compared to experimental results at each scale: Transmission Electron Microscopy (TEM) data for the interface structures, resistance measurements for the transport through the interface, I-V characteristics for the device simulations.</gtr:abstractText><gtr:potentialImpactText>This proposal on metal-semiconductor contact modelling aims to bring a large benefit to many nano-scale semiconductor device concepts thus spanning from the enabling future solutions for semiconductor industry to the research into novel devices in academia and industry. Low resistance contacts, which are the ultimate outcome of the proposed research, are crucial for the performance or even functionality of many advanced nano-electronics devices and novel device concepts. The developed methodology and simulation tools will decisively help to understand how the metal-semiconductor contact works in nano-scale dimensions enabling to tailor the contact solutions for a particular device. In order to maximise the impact, we have selected a particular metal on III-V semiconductor which is of the paramount importance to our collaborators for future device solutions beyond the 22 nm technology for digital applications. This selection originates from the fact that the access contact resistance is a major limiting factor to the device performance based on high mobility materials like III-Vs or Ge in currently developed sub-22 nm technology. The project is vitally supported via the collaborations with IMEC (M. Meuris), the largest European semiconductor research centre; with TSMC (M. Passlack and G. Doornbos), the World's largest semiconductor foundry; and with IBM (W. Haensch) thus clearly establishing the communication lines. We are planning to held regular annual meetings with these collaborators. We will also prepare annual reports of our research activities and essential results that will be send to the industrial partners and then critically assessed. The developed methodology and simulation tools is planned to be exploited in many ways. It is envisaged that our primary collaborators TSMC and IBM as well as industrial partners in the internal III-V MOSFET project of IMEC like STMicroelectonics and AMD will use the developed methodology in their products. Note here that the industry will apply the developed methodology not just to III-V based transistors but to every other nano-scale device aimed for market. If successful, we will aim for a commercial exploitation by patenting the methodology and tools that will be assisted by Department of Research &amp;amp; Innovation at Swansea, and UCL Business at UCL. The UK industry related to electronic technologies like ARM, Cambridge Silicon Radio, and picoChip will also profit in many ways from this research. For example, since ARM is routinely developing products for STMicroelectonics (Cortex-M), the project will help ARM to sustain and may be even improve its position on the market. In addition, we will explore a possibility to offer our developed methodology and simulation tools to material and device simulation companies like Accelrys and QuantumWise.</gtr:potentialImpactText><gtr:fund><gtr:end>2014-10-31</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2011-06-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>289985</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs><gtr:disseminationOutput><gtr:description>First principle investigations of the properties of metal/semiconductor interfaces</gtr:description><gtr:form>A talk or presentation</gtr:form><gtr:geographicReach>National</gtr:geographicReach><gtr:id>6029CDDE-E011-44D0-91F9-FDC88D1FD65F</gtr:id><gtr:impact>A presentation at Rutherford Appleton Lab.</gtr:impact><gtr:outcomeId>r-6037255419.4529120ca52acc</gtr:outcomeId><gtr:partOfOfficialScheme>true</gtr:partOfOfficialScheme><gtr:primaryAudience>Professional Practitioners</gtr:primaryAudience><gtr:year>2013</gtr:year></gtr:disseminationOutput></gtr:disseminationOutputs><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>The findings are already taken forward by TSMC and IMEC, the partners in the project. The outcomes from this project are helping to design metal contacts for III-V MOSFET aimed for future CMOS digital technology (sub-14 nm technology nodes). In addition, any new semiconductor device concept based on nanoscale properties (often quantum mechanical) will benefit from the findings on the metal-semiconductor interface because the contacts are an essential part of each device.</gtr:description><gtr:firstYearOfImpact>2014</gtr:firstYearOfImpact><gtr:id>4A72D34F-7BE3-4738-9BF2-559DD069FA03</gtr:id><gtr:impactTypes><gtr:impactType>Cultural,Societal,Economic</gtr:impactType></gtr:impactTypes><gtr:outcomeId>546254057c66a6.89487925</gtr:outcomeId><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics,Energy</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>A quite novel atomistic 3-dimensional multi-scale approach has been used to study a metal-semiconductor interface (metal contact) for nanoscale devices. Traditionally, the metal-semiconductor interface is considered as a 1-dimensional problem assuming idealized interface between a metal and a semiconductor. However, in reality, the metal affect substantially properties of inside semiconductor at the interface making the problem 3-dimensional.
We have found that i) the semiconductor properties are alternated by the deposited metal, ii) the alternations are not uniform, and that iii) alternated material properties affect carrier transport through the metal-semiconductor interface.
The most important outcomes are that we demonstrated that i) the height of the barrier between the metal and the semiconductor (Schottky barrier height) plays less role that a real shape of the barrier and that ii) bandgap of the semiconductor will narrow towards the metal.
These details that change transport through the contact (a metal-semiconductor interface) manifesting itself as a contact resistance. On the top, the effect of the confinement in a semiconductor device active region (transistor channel) has been studied and found also contributing to the experimentally observed contact resistance. Finally, we have found that metal can indeed induce so-call metal states into semiconductor bandgap (as vacancies, etc) which will change the transport through the barrier often making it much more difficult.</gtr:description><gtr:exploitationPathways>The findings are already taken forward by TSMC and IMEC, the partners in the project. The outcomes from this project are helping to design metal contacts for III-V MOSFET aimed for future CMOS digital technology (sub-14 nm technology nodes). In addition, any new semiconductor device concept based on nanoscale properties (often quantum mechanical) will benefit from the findings on the metal-semiconductor interface because the contacts are an essential part of each device.</gtr:exploitationPathways><gtr:id>C88B7982-D650-4CB0-A2F0-AC73F1768F91</gtr:id><gtr:outcomeId>546253a5bf61f7.81386728</gtr:outcomeId><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics,Energy</gtr:sector></gtr:sectors><gtr:url>http://www.swansea.ac.uk/esdc/multiscale-modelling-of-metal-semiconductor-contacts-for-the-next-generation-of-nanoscale-transistor/</gtr:url></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>34FFC076-FD44-4254-9656-7FE24864CC3A</gtr:id><gtr:title>Multi-scale Simulations of Metal-Semiconductor Nanoscale Contacts</gtr:title><gtr:parentPublicationTitle>Journal of Physics: Conference Series</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/9d1c2c043df6f516a860736711a7b11f"><gtr:id>9d1c2c043df6f516a860736711a7b11f</gtr:id><gtr:otherNames>Aldegunde M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:issn>17426596</gtr:issn><gtr:outcomeId>58a6ffb7ab46d6.22420552</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>9A27DCC4-8CF7-43A8-8735-C1BE9223ABA9</gtr:id><gtr:title>Monte Carlo simulations of mobility in doped GaAs using self-consistent Fermi&amp;acirc;??Dirac statistics</gtr:title><gtr:parentPublicationTitle>Semiconductor Science and Technology</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/6748198d73c0b7cf80253c70c80504d4"><gtr:id>6748198d73c0b7cf80253c70c80504d4</gtr:id><gtr:otherNames>Islam A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>5462569b3d2fd7.74291279</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>5A3D146C-D7D1-47C5-BD01-49793AAD08ED</gtr:id><gtr:title>TCAD modelling of current dispersion in a 0.25 &amp;micro;m gate length GaN HEMT</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/a6bef297d96e5b1df5d1f6a78692b751"><gtr:id>a6bef297d96e5b1df5d1f6a78692b751</gtr:id><gtr:otherNames>Faramehr S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-1197-7</gtr:isbn><gtr:outcomeId>5462569ab7d160.12523898</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>6DB42FC8-E5DC-419E-87AA-4C670623C8B0</gtr:id><gtr:title>Simulation of current collapse in the 0.25 &amp;micro;m gate Length Al0.28Ga0.72N/GaN HEMT</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/a6bef297d96e5b1df5d1f6a78692b751"><gtr:id>a6bef297d96e5b1df5d1f6a78692b751</gtr:id><gtr:otherNames>Faramehr S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-0237-1</gtr:isbn><gtr:outcomeId>5462569adfd784.35420303</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>85A38C33-9F63-4D64-94F3-E5B91A80BA8E</gtr:id><gtr:title>Study of statistical variability in nanoscale transistors introduced by LER, RDF and MGG</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/35b660a8a12b3616cd2f6e1302ba2876"><gtr:id>35b660a8a12b3616cd2f6e1302ba2876</gtr:id><gtr:otherNames>Indalecio G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:isbn>978-1-4673-4666-5</gtr:isbn><gtr:outcomeId>546256cef10a18.37992896</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>62A21B19-4B66-4208-9FA8-EDF4C2CDC424</gtr:id><gtr:title>Monte Carlo simulations of inverse channel versus implant free In0.3Ga0.7As MOSFETs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/2fcd2d02b47a833e95730f9e3d5094fe"><gtr:id>2fcd2d02b47a833e95730f9e3d5094fe</gtr:id><gtr:otherNames>Kalna K</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-0705-5</gtr:isbn><gtr:outcomeId>5462569b14a5d9.48479544</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>78D1E58D-FF6B-4448-B8F8-DF4E350A4CFA</gtr:id><gtr:title>Ultralow contact resistance at an epitaxial metal/oxide heterojunction through interstitial site doping.</gtr:title><gtr:parentPublicationTitle>Advanced materials (Deerfield Beach, Fla.)</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/f2831c99a80b6a97c36f62443b166d35"><gtr:id>f2831c99a80b6a97c36f62443b166d35</gtr:id><gtr:otherNames>Chambers SA</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:issn>0935-9648</gtr:issn><gtr:outcomeId>doi_53cfc0fc02c2dc05</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>96E1E43A-D9EC-46F2-9203-8716EFDBB61F</gtr:id><gtr:title>Multi-scale simulations of metal-semiconductor contacts for nano-MOSFETs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/9d1c2c043df6f516a860736711a7b11f"><gtr:id>9d1c2c043df6f516a860736711a7b11f</gtr:id><gtr:otherNames>Aldegunde M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>5462571aea9c58.50607539</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>44A464F4-0C77-4CFE-B2BF-2DC0C96676B1</gtr:id><gtr:title>A rigorous calculation of tunnelling current for the quantum-well Schottky structure</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/54fd414cbe8fe07b9d6b70d46b983b11"><gtr:id>54fd414cbe8fe07b9d6b70d46b983b11</gtr:id><gtr:otherNames>M. Ali Pourghaderi (Co-author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>m_544591354813ef3950</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>EA96B892-75C3-44F6-A409-A7ED9AA7D59F</gtr:id><gtr:title>Influence of device geometry on electrical characteristics of a 10.7 nm SOI-FinFET</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/944e6ae9a5fcd7b7555e75752706d381"><gtr:id>944e6ae9a5fcd7b7555e75752706d381</gtr:id><gtr:otherNames>Abdikarimov A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>5462571b6dcb15.48837195</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>E778C9E1-4AEA-45D1-B690-C2897776A2EF</gtr:id><gtr:title>Random Dopant, Line-Edge Roughness, and Gate Workfunction Variability in a Nano InGaAs FinFET</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Electron Devices</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/db3e613d1d2297bf01e99ef4605ba77a"><gtr:id>db3e613d1d2297bf01e99ef4605ba77a</gtr:id><gtr:otherNames>Seoane N</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>5462571ac42c28.15453528</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>1A6ACBD2-9068-456B-BD28-C1E194613101</gtr:id><gtr:title>Comparison of Fin-Edge Roughness and Metal Grain Work Function Variability in InGaAs and Si FinFETs</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Electron Devices</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/db3e613d1d2297bf01e99ef4605ba77a"><gtr:id>db3e613d1d2297bf01e99ef4605ba77a</gtr:id><gtr:otherNames>Seoane N</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>56c0c01ff0d118.38599595</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D7DE446E-68DA-4CE1-8967-5B26E98DD200</gtr:id><gtr:title>The Effect of Temperature in a thin Si Nanowire Transistor, with a Single Donor in the Channel, using Dissipative Physics</gtr:title><gtr:parentPublicationTitle>MRS Proceedings</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/f6f3120efad68a07e56683713cf27b97"><gtr:id>f6f3120efad68a07e56683713cf27b97</gtr:id><gtr:otherNames>Martinez A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>546256cec9db97.47272935</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>98D922E0-06A9-4CE9-BEE3-84B39791AAFF</gtr:id><gtr:title>Self-consistent modelling of tunnelling spectroscopy on III-V semiconductors</gtr:title><gtr:parentPublicationTitle>Applied Surface Science</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/26f9f419e12144cb1a37d0a47c15415f"><gtr:id>26f9f419e12144cb1a37d0a47c15415f</gtr:id><gtr:otherNames>Kryvchenkova O</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>5462571a6cd258.09032549</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>253740DB-E655-4C42-9865-FB8EBF61C5BF</gtr:id><gtr:title>Three-dimensional simulations of random dopant and metal-gate workfunction variability in an In
 
 Ga
 
 As GAA MOSFET</gtr:title><gtr:parentPublicationTitle>IEEE Electron Device Letters</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/db3e613d1d2297bf01e99ef4605ba77a"><gtr:id>db3e613d1d2297bf01e99ef4605ba77a</gtr:id><gtr:otherNames>Seoane N</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>546256ce941512.02203560</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D7E46360-1224-402A-A776-783AA2E05CCC</gtr:id><gtr:title>3D Finite Element Schr&amp;ouml;dinger equation corrected Monte Carlo simulations of nanoscale FinFETs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/66b1e62d8cad2de33322b1047145e2a5"><gtr:id>66b1e62d8cad2de33322b1047145e2a5</gtr:id><gtr:otherNames>Nagy D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>5462571c420639.39947980</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>7BC6ACF2-8EA3-4A15-B79D-61CDD1B56537</gtr:id><gtr:title>'Atomistic' mesh generation for the simulation of semiconductor devices</gtr:title><gtr:parentPublicationTitle>2007 International Conference on Simulation of Semiconductor Processes and Devices, SISPAD 2007</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/6a47648adccfbd2512b6d44cadad9fc9"><gtr:id>6a47648adccfbd2512b6d44cadad9fc9</gtr:id><gtr:otherNames>Aldegunde M.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2007-01-01</gtr:date><gtr:outcomeId>58a6ffb7d85ff0.10230749</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>4F01F492-AB53-412F-9535-85D053997A08</gtr:id><gtr:title>Study of Metal-Gate Work-Function Variation Using Voronoi Cells: Comparison of Rayleigh and Gamma Distributions</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Electron Devices</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/35b660a8a12b3616cd2f6e1302ba2876"><gtr:id>35b660a8a12b3616cd2f6e1302ba2876</gtr:id><gtr:otherNames>Indalecio G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:issn>00189383</gtr:issn><gtr:outcomeId>58a6ffb74d9e22.87354832</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>68B55F6B-91CC-4678-A7B9-8C2C325F6F74</gtr:id><gtr:title>Variability Characterisation of Nanoscale Si and InGaAs Fin Field-Effect-Transistors at Subthreshold</gtr:title><gtr:parentPublicationTitle>Journal of Low Power Electronics</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/35b660a8a12b3616cd2f6e1302ba2876"><gtr:id>35b660a8a12b3616cd2f6e1302ba2876</gtr:id><gtr:otherNames>Indalecio G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56c0c01fc18c03.68407752</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D698FBD5-5A9E-4BDD-AAC3-976B1A8162E5</gtr:id><gtr:title>Simulation Study of Performance for a 20-nm Gate Length In$_{\bf 0.53}$Ga$_{\bf 0.47}$As Implant Free Quantum Well MOSFET</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Nanotechnology</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/dd66b724bc5ca2f73c8c24010429c46a"><gtr:id>dd66b724bc5ca2f73c8c24010429c46a</gtr:id><gtr:otherNames>Benbakhti B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>doi_53d05e05ecd825e4</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>1D453BD9-8A85-4262-AFC5-904724C78530</gtr:id><gtr:title>Statistical study of the influence of LER and MGG in SOI MOSFET</gtr:title><gtr:parentPublicationTitle>Semiconductor Science and Technology</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/35b660a8a12b3616cd2f6e1302ba2876"><gtr:id>35b660a8a12b3616cd2f6e1302ba2876</gtr:id><gtr:otherNames>Indalecio G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>5462571a44e0f3.16322745</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>5B75C644-DD8A-47E9-93A6-16214DDB7184</gtr:id><gtr:title>The effect of interface roughness scattering on Si SOI FinFET with Ando's and extended Prange and Nee model</gtr:title><gtr:parentPublicationTitle>Journal of Physics: Conference Series</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/66b1e62d8cad2de33322b1047145e2a5"><gtr:id>66b1e62d8cad2de33322b1047145e2a5</gtr:id><gtr:otherNames>Nagy D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56c0c1d357c5d7.41409203</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>C89ED22C-0BC2-4651-AAC7-B7172358A0A8</gtr:id><gtr:title>First principles calculations of the role of metal interstitials at the interface between Mo and GaAs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/2e0471a13d9ac22e814fd7ad177fe3e4"><gtr:id>2e0471a13d9ac22e814fd7ad177fe3e4</gtr:id><gtr:otherNames>Steven Heppelestone (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>m_563783998214078456</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D559E9F3-E2F2-492F-ADFA-93A55E65647B</gtr:id><gtr:title>3D Monte Carlo study of scaled SOI FinFETs using 2D Schr&amp;ouml;dinger quantum corrections</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5b338fa405f524f465a4667ca4fa3685"><gtr:id>5b338fa405f524f465a4667ca4fa3685</gtr:id><gtr:otherNames>Elmessary M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>5462571c1cfe56.13777853</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>97A9DA61-8BE9-4A4E-A8AC-EE8AA333CDF5</gtr:id><gtr:title>Scaling of metal gate workfunction variability in nanometer SOI-FinFETs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/35b660a8a12b3616cd2f6e1302ba2876"><gtr:id>35b660a8a12b3616cd2f6e1302ba2876</gtr:id><gtr:otherNames>Indalecio G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>5462571a937f67.77071512</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>92A9CC76-63EE-4209-BB7A-F333D111BA69</gtr:id><gtr:title>Device and Circuit Performance of the Future Hybrid III-V and Ge-Based CMOS Technology</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Electron Devices</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/dd66b724bc5ca2f73c8c24010429c46a"><gtr:id>dd66b724bc5ca2f73c8c24010429c46a</gtr:id><gtr:otherNames>Benbakhti B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:issn>00189383</gtr:issn><gtr:outcomeId>58a6fdd39cbc33.57114093</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>E8547F08-B01C-4FB1-AF84-C74073F097D6</gtr:id><gtr:title>3D Finite Element Monte Carlo Simulations of Multigate Nanoscale Transistors</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Electron Devices</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/9d1c2c043df6f516a860736711a7b11f"><gtr:id>9d1c2c043df6f516a860736711a7b11f</gtr:id><gtr:otherNames>Aldegunde M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>doi_53d05d05dab2dbec</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>C722AB67-E3D1-421B-B208-580B2B924587</gtr:id><gtr:title>Multi-scale simulations of a Mo/
 
 
 &amp;acirc;??GaAs Schottky contact for nano-scale III&amp;acirc;??V MOSFETs</gtr:title><gtr:parentPublicationTitle>Semiconductor Science and Technology</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/9d1c2c043df6f516a860736711a7b11f"><gtr:id>9d1c2c043df6f516a860736711a7b11f</gtr:id><gtr:otherNames>Aldegunde M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>5462571b1fe934.12401053</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>514C2DEB-A939-4506-881A-C357072F0610</gtr:id><gtr:title>3-D Finite Element Monte Carlo Simulations of Scaled Si SOI FinFET With Different Cross Sections</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Nanotechnology</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/66b1e62d8cad2de33322b1047145e2a5"><gtr:id>66b1e62d8cad2de33322b1047145e2a5</gtr:id><gtr:otherNames>Nagy D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>5675ee968cce1</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>277277C9-C6E8-4725-9B9F-127AA44D2223</gtr:id><gtr:title>Quantum Corrections Based on the 2-D Schr&amp;ouml;dinger Equation for 3-D Finite Element Monte Carlo Simulations of Nanoscaled FinFETs</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Electron Devices</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/288113d74996a877ef41d1405d23f44b"><gtr:id>288113d74996a877ef41d1405d23f44b</gtr:id><gtr:otherNames>Lindberg J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>doi_53d05d05db158e4e</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>64D7674C-CCBA-4E5D-B528-D37B3837C975</gtr:id><gtr:title>Simulation study of scaled In
 
 Ga
 
 As and Si FinFETs for sub-16 nm technology nodes</gtr:title><gtr:parentPublicationTitle>Semiconductor Science and Technology</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/db3e613d1d2297bf01e99ef4605ba77a"><gtr:id>db3e613d1d2297bf01e99ef4605ba77a</gtr:id><gtr:otherNames>Seoane N</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:issn>13616641</gtr:issn><gtr:outcomeId>58a6ffb7807f10.29476310</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>DF560039-FB5C-4164-A92B-4F30567CE341</gtr:id><gtr:title>Energy conserving, self-force free Monte Carlo simulations of semiconductor devices on unstructured meshes</gtr:title><gtr:parentPublicationTitle>Computer Physics Communications</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/9d1c2c043df6f516a860736711a7b11f"><gtr:id>9d1c2c043df6f516a860736711a7b11f</gtr:id><gtr:otherNames>Aldegunde M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>doi_55faa0aa06a28c57</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/I010084/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>67935C1F-34EE-43B3-9BBC-F5A8E0FB2365</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Electronic Devices &amp; Subsys.</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>