// Seed: 1445679560
module module_0 (
    input wire id_0,
    output tri id_1,
    input tri id_2,
    output supply0 id_3,
    output tri0 id_4,
    output wire id_5,
    output supply1 id_6
);
  parameter id_8 = 1 > -1;
  assign id_5 = -1;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    input wor id_2,
    output supply0 id_3,
    input supply1 id_4,
    output wire id_5,
    input wand id_6,
    output uwire id_7
);
  integer id_9;
  logic [1  ===  (  -1  ) : {  -1  ,  1  }] id_10;
  reg
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42;
  logic id_43;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_4,
      id_1,
      id_3,
      id_7,
      id_5
  );
  assign modCall_1.id_1 = 0;
  parameter id_44 = 1;
  initial id_27 = -1 + id_34;
endmodule
