
*** Running vivado
    with args -log fwd_fcc_test_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source fwd_fcc_test_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source fwd_fcc_test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top fwd_fcc_test_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_backward_fcc_0_0/fwd_fcc_test_backward_fcc_0_0.dcp' for cell 'fwd_fcc_test_i/backward_fcc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_conv_bckwd_0_0/fwd_fcc_test_conv_bckwd_0_0.dcp' for cell 'fwd_fcc_test_i/conv_bckwd_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_conv_fwd_0_0/fwd_fcc_test_conv_fwd_0_0.dcp' for cell 'fwd_fcc_test_i/conv_fwd_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_forward_fcc_0_1/fwd_fcc_test_forward_fcc_0_1.dcp' for cell 'fwd_fcc_test_i/forward_fcc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_processing_system7_0_0/fwd_fcc_test_processing_system7_0_0.dcp' for cell 'fwd_fcc_test_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_rst_ps7_0_100M_3/fwd_fcc_test_rst_ps7_0_100M_3.dcp' for cell 'fwd_fcc_test_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_xbar_3/fwd_fcc_test_xbar_3.dcp' for cell 'fwd_fcc_test_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_pc_1/fwd_fcc_test_auto_pc_1.dcp' for cell 'fwd_fcc_test_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_0/fwd_fcc_test_auto_us_0.dcp' for cell 'fwd_fcc_test_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_1/fwd_fcc_test_auto_us_1.dcp' for cell 'fwd_fcc_test_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_2/fwd_fcc_test_auto_us_2.dcp' for cell 'fwd_fcc_test_i/axi_mem_intercon/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_3/fwd_fcc_test_auto_us_3.dcp' for cell 'fwd_fcc_test_i/axi_mem_intercon/s03_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_xbar_2/fwd_fcc_test_xbar_2.dcp' for cell 'fwd_fcc_test_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_pc_0/fwd_fcc_test_auto_pc_0.dcp' for cell 'fwd_fcc_test_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2357.973 ; gain = 0.000 ; free physical = 14762 ; free virtual = 24386
INFO: [Netlist 29-17] Analyzing 3831 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_processing_system7_0_0/fwd_fcc_test_processing_system7_0_0.xdc] for cell 'fwd_fcc_test_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_processing_system7_0_0/fwd_fcc_test_processing_system7_0_0.xdc] for cell 'fwd_fcc_test_i/processing_system7_0/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_rst_ps7_0_100M_3/fwd_fcc_test_rst_ps7_0_100M_3_board.xdc] for cell 'fwd_fcc_test_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_rst_ps7_0_100M_3/fwd_fcc_test_rst_ps7_0_100M_3_board.xdc] for cell 'fwd_fcc_test_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_rst_ps7_0_100M_3/fwd_fcc_test_rst_ps7_0_100M_3.xdc] for cell 'fwd_fcc_test_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_rst_ps7_0_100M_3/fwd_fcc_test_rst_ps7_0_100M_3.xdc] for cell 'fwd_fcc_test_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_0/fwd_fcc_test_auto_us_0_clocks.xdc] for cell 'fwd_fcc_test_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_0/fwd_fcc_test_auto_us_0_clocks.xdc] for cell 'fwd_fcc_test_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_1/fwd_fcc_test_auto_us_1_clocks.xdc] for cell 'fwd_fcc_test_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_1/fwd_fcc_test_auto_us_1_clocks.xdc] for cell 'fwd_fcc_test_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_2/fwd_fcc_test_auto_us_2_clocks.xdc] for cell 'fwd_fcc_test_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_2/fwd_fcc_test_auto_us_2_clocks.xdc] for cell 'fwd_fcc_test_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_3/fwd_fcc_test_auto_us_3_clocks.xdc] for cell 'fwd_fcc_test_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_us_3/fwd_fcc_test_auto_us_3_clocks.xdc] for cell 'fwd_fcc_test_i/axi_mem_intercon/s03_couplers/auto_us/inst'
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2614.027 ; gain = 0.000 ; free physical = 14637 ; free virtual = 24260
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 492 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 288 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM64M => RAM64M (RAMD64E(x4)): 68 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2614.027 ; gain = 256.125 ; free physical = 14637 ; free virtual = 24260
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2614.027 ; gain = 0.000 ; free physical = 14625 ; free virtual = 24251

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14879fa74

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2892.953 ; gain = 278.926 ; free physical = 14149 ; free virtual = 23782

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c9d731c6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3073.859 ; gain = 0.000 ; free physical = 14059 ; free virtual = 23693
INFO: [Opt 31-389] Phase Retarget created 342 cells and removed 394 cells
INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 16 inverter(s) to 64 load pin(s).
Phase 2 Constant propagation | Checksum: 1e8143e64

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3073.859 ; gain = 0.000 ; free physical = 14058 ; free virtual = 23691
INFO: [Opt 31-389] Phase Constant propagation created 1042 cells and removed 3101 cells
INFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 176b59842

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.859 ; gain = 0.000 ; free physical = 14059 ; free virtual = 23692
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 583 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 176b59842

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.859 ; gain = 0.000 ; free physical = 14060 ; free virtual = 23693
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 176b59842

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.859 ; gain = 0.000 ; free physical = 14062 ; free virtual = 23693
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22899dd56

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3073.859 ; gain = 0.000 ; free physical = 14062 ; free virtual = 23693
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             342  |             394  |                                             24  |
|  Constant propagation         |            1042  |            3101  |                                             24  |
|  Sweep                        |               0  |             583  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               4  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3073.859 ; gain = 0.000 ; free physical = 14063 ; free virtual = 23694
Ending Logic Optimization Task | Checksum: 1a34266d4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3073.859 ; gain = 0.000 ; free physical = 14063 ; free virtual = 23694

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 358 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 97 newly gated: 6 Total Ports: 716
Number of Flops added for Enable Generation: 8

Ending PowerOpt Patch Enables Task | Checksum: 156e2f3f1

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3904.062 ; gain = 0.000 ; free physical = 13945 ; free virtual = 23583
Ending Power Optimization Task | Checksum: 156e2f3f1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3904.062 ; gain = 830.203 ; free physical = 14005 ; free virtual = 23643

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 17adbf3ff

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3904.062 ; gain = 0.000 ; free physical = 14021 ; free virtual = 23659
Ending Final Cleanup Task | Checksum: 17adbf3ff

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3904.062 ; gain = 0.000 ; free physical = 14022 ; free virtual = 23660

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3904.062 ; gain = 0.000 ; free physical = 14022 ; free virtual = 23660
Ending Netlist Obfuscation Task | Checksum: 17adbf3ff

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3904.062 ; gain = 0.000 ; free physical = 14022 ; free virtual = 23660
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 3904.062 ; gain = 1290.035 ; free physical = 14022 ; free virtual = 23660
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3904.062 ; gain = 0.000 ; free physical = 14018 ; free virtual = 23658
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/nn1/nn/nn.runs/impl_1/fwd_fcc_test_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3904.062 ; gain = 0.000 ; free physical = 14004 ; free virtual = 23653
INFO: [runtcl-4] Executing : report_drc -file fwd_fcc_test_wrapper_drc_opted.rpt -pb fwd_fcc_test_wrapper_drc_opted.pb -rpx fwd_fcc_test_wrapper_drc_opted.rpx
Command: report_drc -file fwd_fcc_test_wrapper_drc_opted.rpt -pb fwd_fcc_test_wrapper_drc_opted.pb -rpx fwd_fcc_test_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anubhav/xilinx_projects/nn1/nn/nn.runs/impl_1/fwd_fcc_test_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC UTLZ-1] Resource utilization: DSP48E1 over-utilized in Top Level Design (This design requires more DSP48E1 cells than are available in the target device. This design requires 239 of such cell types but only 220 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: DSPs over-utilized in Top Level Design (This design requires more DSPs cells than are available in the target device. This design requires 239 of such cell types but only 220 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 704 of such cell types but only 280 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 346 of such cell types but only 140 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36E1 over-utilized in Top Level Design (This design requires more RAMB36E1 cells than are available in the target device. This design requires 346 of such cell types but only 140 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (fwd_fcc_test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (fwd_fcc_test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[4] (net: fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (fwd_fcc_test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[5] (net: fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (fwd_fcc_test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[6] (net: fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (fwd_fcc_test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7] (net: fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (fwd_fcc_test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (fwd_fcc_test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: fwd_fcc_test_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (fwd_fcc_test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (fwd_fcc_test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (fwd_fcc_test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[4] (net: fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (fwd_fcc_test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[5] (net: fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (fwd_fcc_test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[6] (net: fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (fwd_fcc_test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7] (net: fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (fwd_fcc_test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (fwd_fcc_test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: fwd_fcc_test_i/conv_fwd_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (fwd_fcc_test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (fwd_fcc_test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (fwd_fcc_test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (fwd_fcc_test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: fwd_fcc_test_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (fwd_fcc_test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 5 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 21 Warnings, 0 Critical Warnings and 6 Errors encountered.
place_design failed
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Thu May  5 15:12:32 2022...
