// Seed: 3371043013
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  struct packed {
    logic \id_3 = 1;
    logic id_4;
    logic id_5;
    logic id_6[-1 : -1];
  } id_7 = -1;
  logic id_8;
  assign id_7.id_4 = id_7.\id_3 ;
  logic   id_9;
  integer id_10;
endmodule
module module_1 #(
    parameter id_4 = 32'd17
) (
    input supply1 id_0,
    output uwire id_1,
    output tri1 id_2,
    output tri id_3
    , id_20,
    input supply1 _id_4,
    input uwire id_5,
    input supply1 id_6,
    output supply0 id_7,
    input uwire id_8,
    input tri0 id_9,
    output supply1 id_10,
    output tri0 id_11,
    input supply1 id_12,
    output tri id_13,
    input supply1 id_14,
    input supply0 id_15,
    output uwire id_16,
    input supply1 id_17[id_4 : ""],
    input supply1 id_18
);
  wire id_21;
  ;
  module_0 modCall_1 (id_20);
  assign modCall_1.id_4 = 0;
endmodule
