{"vcs1":{"timestamp_begin":1701285174.654102104, "rt":0.68, "ut":0.33, "st":0.27}}
{"vcselab":{"timestamp_begin":1701285175.432740441, "rt":0.86, "ut":0.58, "st":0.25}}
{"link":{"timestamp_begin":1701285176.355418455, "rt":0.51, "ut":0.18, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1701285173.867841303}
{"VCS_COMP_START_TIME": 1701285173.867841303}
{"VCS_COMP_END_TIME": 1701285177.742246246}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R library.sv task2.sv"}
{"vcs1": {"peak_mem": 336956}}
{"stitch_vcselab": {"peak_mem": 222600}}
