

================================================================
== Vitis HLS Report for 'Loop_writeoutput_proc'
================================================================
* Date:           Wed Apr 12 06:54:25 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeoutput  |      128|      128|         9|          8|          1|    16|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    149|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    294|    -|
|Register         |        -|    -|     473|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     473|    443|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln33_fu_306_p2         |         +|   0|  0|  13|           5|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_257           |       and|   0|  0|   2|           1|           1|
    |icmp_ln33_fu_300_p2        |      icmp|   0|  0|  10|           5|           6|
    |or_ln35_10_fu_591_p2       |        or|   0|  0|   8|           8|           4|
    |or_ln35_11_fu_601_p2       |        or|   0|  0|   8|           8|           4|
    |or_ln35_12_fu_611_p2       |        or|   0|  0|   8|           8|           4|
    |or_ln35_13_fu_621_p2       |        or|   0|  0|   8|           8|           4|
    |or_ln35_14_fu_631_p2       |        or|   0|  0|   8|           8|           4|
    |or_ln35_1_fu_501_p2        |        or|   0|  0|   8|           8|           2|
    |or_ln35_2_fu_511_p2        |        or|   0|  0|   8|           8|           2|
    |or_ln35_3_fu_521_p2        |        or|   0|  0|   8|           8|           3|
    |or_ln35_4_fu_531_p2        |        or|   0|  0|   8|           8|           3|
    |or_ln35_5_fu_541_p2        |        or|   0|  0|   8|           8|           3|
    |or_ln35_6_fu_551_p2        |        or|   0|  0|   8|           8|           3|
    |or_ln35_7_fu_561_p2        |        or|   0|  0|   8|           8|           4|
    |or_ln35_8_fu_571_p2        |        or|   0|  0|   8|           8|           4|
    |or_ln35_9_fu_581_p2        |        or|   0|  0|   8|           8|           4|
    |or_ln35_fu_334_p2          |        or|   0|  0|   8|           8|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 149|         133|          60|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ABpartial_address0           |  48|          9|    8|         72|
    |ABpartial_address1           |  48|          9|    8|         72|
    |ABpartial_d0                 |  48|          9|   32|        288|
    |ABpartial_d1                 |  48|          9|   32|        288|
    |ap_NS_fsm                    |  48|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|    5|         10|
    |i_fu_134                     |   9|          2|    5|         10|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 294|         57|   95|        757|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |empty_reg_648                |   4|   0|    4|          0|
    |i_fu_134                     |   5|   0|    5|          0|
    |icmp_ln33_reg_653            |   1|   0|    1|          0|
    |tmp_525_10_reg_725           |  32|   0|   32|          0|
    |tmp_525_11_reg_730           |  32|   0|   32|          0|
    |tmp_525_12_reg_735           |  32|   0|   32|          0|
    |tmp_525_13_reg_740           |  32|   0|   32|          0|
    |tmp_525_14_reg_745           |  32|   0|   32|          0|
    |tmp_525_1_reg_680            |  32|   0|   32|          0|
    |tmp_525_2_reg_685            |  32|   0|   32|          0|
    |tmp_525_3_reg_690            |  32|   0|   32|          0|
    |tmp_525_4_reg_695            |  32|   0|   32|          0|
    |tmp_525_5_reg_700            |  32|   0|   32|          0|
    |tmp_525_6_reg_705            |  32|   0|   32|          0|
    |tmp_525_7_reg_710            |  32|   0|   32|          0|
    |tmp_525_8_reg_715            |  32|   0|   32|          0|
    |tmp_525_9_reg_720            |  32|   0|   32|          0|
    |tmp_reg_662                  |   4|   0|    8|          4|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 473|   0|  477|          4|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Loop_writeoutput_proc|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Loop_writeoutput_proc|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Loop_writeoutput_proc|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Loop_writeoutput_proc|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  Loop_writeoutput_proc|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Loop_writeoutput_proc|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Loop_writeoutput_proc|  return value|
|AB_address0         |  out|    4|   ap_memory|                     AB|         array|
|AB_ce0              |  out|    1|   ap_memory|                     AB|         array|
|AB_q0               |   in|  512|   ap_memory|                     AB|         array|
|ABpartial_address0  |  out|    8|   ap_memory|              ABpartial|         array|
|ABpartial_ce0       |  out|    1|   ap_memory|              ABpartial|         array|
|ABpartial_we0       |  out|    1|   ap_memory|              ABpartial|         array|
|ABpartial_d0        |  out|   32|   ap_memory|              ABpartial|         array|
|ABpartial_address1  |  out|    8|   ap_memory|              ABpartial|         array|
|ABpartial_ce1       |  out|    1|   ap_memory|              ABpartial|         array|
|ABpartial_we1       |  out|    1|   ap_memory|              ABpartial|         array|
|ABpartial_d1        |  out|   32|   ap_memory|              ABpartial|         array|
+--------------------+-----+-----+------------+-----------------------+--------------+

