<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICH_AP0R&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ICH_AP0R&lt;n&gt;, Interrupt Controller Hyp Active Priorities Group 0 Registers, n =
      0 - 3</h1><p>The ICH_AP0R&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
          <p>Provides information about Group 0 active priorities for EL2.</p>
        <p>This 
        register
       is part of:</p><ul><li>The GIC system registers functional group.</li><li>The Virtualization registers functional group.</li><li>The GIC host interface control registers functional group.</li></ul><h2>Usage constraints</h2><p>If EL3 is implemented and is using AArch32, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>-</td><td>-</td><td>RW</td><td>RW</td><td>-</td></tr></table><p>If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1</th><th>EL2 (NS)</th></tr><tr><td>-</td><td>-</td><td>RW</td></tr></table>
          <p>ICH_AP0R1 is only implemented in implementations that support 6 or more bits of priority. ICH_AP0R2 and ICH_AP0R3 are only implemented in implementations that support 7 bits of priority. Unimplemented registers are <span class="arm-defined-word">UNDEFINED</span>.</p>
        
          <p>Writing to the active priority registers in any order other than the following order will result in <span class="arm-defined-word">UNPREDICTABLE</span> behavior:</p>
        
          <ul>
            <li>
              ICH_AP0R&lt;n&gt;.
            </li>
            <li>
              <a href="AArch32-ich_ap1rn.html">ICH_AP1R&lt;n&gt;</a>.
            </li>
          </ul>
        <h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>Â®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules:</p>
          <p>If <a href="AArch32-hstr.html">HSTR</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch32-icc_hsre.html">ICC_HSRE</a>.SRE==0, accesses to this register from EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        
          <p>If <a href="AArch32-icc_msre.html">ICC_MSRE</a>.SRE==0, Non-secure accesses to this register from EL3 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        <h2>Configuration</h2><p>AArch32 System register ICH_AP0R&lt;n&gt;
                is architecturally mapped to
              AArch64 System register <a href="AArch64-ich_ap0rn_el2.html">ICH_AP0R&lt;n&gt;_EL2</a>.
          </p>
          <p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p>
        <h2>Attributes</h2>
          <p>ICH_AP0R&lt;n&gt; is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ICH_AP0R&lt;n&gt; bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#P">P31</a></td><td class="lr" colspan="1"><a href="#P">P30</a></td><td class="lr" colspan="1"><a href="#P">P29</a></td><td class="lr" colspan="1"><a href="#P">P28</a></td><td class="lr" colspan="1"><a href="#P">P27</a></td><td class="lr" colspan="1"><a href="#P">P26</a></td><td class="lr" colspan="1"><a href="#P">P25</a></td><td class="lr" colspan="1"><a href="#P">P24</a></td><td class="lr" colspan="1"><a href="#P">P23</a></td><td class="lr" colspan="1"><a href="#P">P22</a></td><td class="lr" colspan="1"><a href="#P">P21</a></td><td class="lr" colspan="1"><a href="#P">P20</a></td><td class="lr" colspan="1"><a href="#P">P19</a></td><td class="lr" colspan="1"><a href="#P">P18</a></td><td class="lr" colspan="1"><a href="#P">P17</a></td><td class="lr" colspan="1"><a href="#P">P16</a></td><td class="lr" colspan="1"><a href="#P">P15</a></td><td class="lr" colspan="1"><a href="#P">P14</a></td><td class="lr" colspan="1"><a href="#P">P13</a></td><td class="lr" colspan="1"><a href="#P">P12</a></td><td class="lr" colspan="1"><a href="#P">P11</a></td><td class="lr" colspan="1"><a href="#P">P10</a></td><td class="lr" colspan="1"><a href="#P">P9</a></td><td class="lr" colspan="1"><a href="#P">P8</a></td><td class="lr" colspan="1"><a href="#P">P7</a></td><td class="lr" colspan="1"><a href="#P">P6</a></td><td class="lr" colspan="1"><a href="#P">P5</a></td><td class="lr" colspan="1"><a href="#P">P4</a></td><td class="lr" colspan="1"><a href="#P">P3</a></td><td class="lr" colspan="1"><a href="#P">P2</a></td><td class="lr" colspan="1"><a href="#P">P1</a></td><td class="lr" colspan="1"><a href="#P">P0</a></td></tr></tbody></table><h4 id="P">P&lt;x&gt;, bit [x], for x = 0 to 31</h4>
              <p>Provides the access to the virtual active priorities for Group 0 interrupts. Possible values of each bit are:</p>
            <table class="valuetable"><tr><th>P&lt;x&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>There is no Group 0 interrupt active at the priority corresponding to that bit.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>There is a Group 0 interrupt active at the priority corresponding to that bit.</p>
                </td></tr></table>
              <p>The correspondence between priority levels and bits depends on the number of bits of priority that are implemented.</p>
            
              <p>If 5 bits of priority are implemented (bits [7:3] of priority), then there are 32 priority levels, and the active state of these priority levels are held in ICH_AP0R0 in the bits corresponding to Priority[7:3].</p>
            
              <p>If 6 bits of priority are implemented (bits [7:2] of priority), then there are 64 priority levels, and:</p>
            
              <ul>
                <li>
                  The active state of priority levels 0 - 124 are held in ICH_AP0R0 in the bits corresponding to 0:Priority[6:2].
                </li>
                <li>
                  The active state of priority levels 128 - 252 are held in ICH_AP0R1 in the bits corresponding to 1:Priority[6:2].
                </li>
              </ul>
            
              <p>If 7 bits of priority are implemented (bits [7:1] of priority), then there are 128 priority levels, and:</p>
            
              <ul>
                <li>
                  The active state of priority levels 0 - 62 are held in ICH_AP0R0 in the bits corresponding to 00:Priority[5:1].
                </li>
                <li>
                  The active state of priority levels 64 - 126 are held in ICH_AP0R1 in the bits corresponding to 01:Priority[5:1].
                </li>
                <li>
                  The active state of priority levels 128 - 190 are held in ICH_AP0R2 in the bits corresponding to 10:Priority[5:1].
                </li>
                <li>
                  The active state of priority levels 192 - 254 are held in ICH_AP0R3 in the bits corresponding to 11:Priority[5:1].
                </li>
              </ul>
            
              <div class="note"><span class="note-header">Note</span>
                <p>Having the bit corresponding to a priority set to 1 in both ICH_AP0R&lt;n&gt; and <a href="AArch32-ich_ap1rn.html">ICH_AP1R&lt;n&gt;</a> might result in <span class="arm-defined-word">UNPREDICTABLE</span> behavior of the interrupt prioritization system for virtual interrupts.</p>
              </div>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h2>Accessing the ICH_AP0R&lt;n&gt;</h2><p>To access the ICH_AP0R&lt;n&gt;:</p><p class="asm-code">MRC p15,4,&lt;Rt&gt;,c12,c8,&lt;opc2&gt; ; Read ICH_AP0R&lt;n&gt; into Rt, where n is in the range 0 to 3</p><p class="asm-code">MCR p15,4,&lt;Rt&gt;,c12,c8,&lt;opc2&gt; ; Write Rt to ICH_AP0R&lt;n&gt;, where n is in the range 0 to 3</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>1111</td><td>100</td><td>1100</td><td>1000</td><td>0:n&lt;1:0&gt;</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
