Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Rakshit, J., Mohanram, K.","ASSURE: Authentication Scheme for SecURE Energy Efficient Non-Volatile Memories",2017,"Proceedings - Design Automation Conference","Part 128280",, 11,"","",,,10.1145/3061639.3062205,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023597964&doi=10.1145%2f3061639.3062205&partnerID=40&md5=0248218daf5f2d06549f8d23e6727543",Conference Paper,Scopus,2-s2.0-85023597964
"Swami, S., Mohanram, K.","Reliable Nonvolatile Memories: Techniques and Measures",2017,"IEEE Design and Test","34","3", 7879109,"31","41",,,10.1109/MDAT.2017.2682252,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019211411&doi=10.1109%2fMDAT.2017.2682252&partnerID=40&md5=5cbb40d80700f6060673733e2f4123ad",Article,Scopus,2-s2.0-85019211411
"Swami, S., Mohanram, K.","COVERT: Counter OVErflow ReducTion for efficient encryption of non-volatlle memories",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7927117,"906","909",,,10.23919/DATE.2017.7927117,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020194231&doi=10.23919%2fDATE.2017.7927117&partnerID=40&md5=c067d76271b63335c02637862df2e14e",Conference Paper,Scopus,2-s2.0-85020194231
"Palangappa, P.M., Mohanram, K.","CompEx++: Compression-expansion coding for energy, latency, and lifetime improvements in MLC/TLC NVMs",2017,"ACM Transactions on Architecture and Code Optimization","14","1", 10,"","",,,10.1145/3050440,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85018478204&doi=10.1145%2f3050440&partnerID=40&md5=956b7a20ce883189ea88bcf41ec9dbf4",Article,Scopus,2-s2.0-85018478204
"Li, J., Mohanram, K.","Virtual Two-Port Memory Architecture for Asymmetric Memory Technologies",2017,"Proceedings - 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems, VLSID 2017",,, 7884756,"47","52",,,10.1109/VLSID.2017.13,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85018277369&doi=10.1109%2fVLSID.2017.13&partnerID=40&md5=4c27a2d4cffdb83f197a72824dd27981",Conference Paper,Scopus,2-s2.0-85018277369
"Rakshit, J., Mohanram, K., Wan, R., Lam, K.T., Guo, J.","Monolayer transistor SRAMs: Toward low-power, denser memory systems",2017,"ACM Journal on Emerging Technologies in Computing Systems","13","2", 18,"","",,,10.1145/2967613,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85014604570&doi=10.1145%2f2967613&partnerID=40&md5=75eb48b4d15bac62a2bcf364cfa4c883",Article,Scopus,2-s2.0-85014604570
"Swami, S., Rakshit, J., Mohanram, K.","SECRET: Smartly EnCRypted energy efficient non-volatile memories",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a166,"","",,5,10.1145/2897937.2898087,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977155376&doi=10.1145%2f2897937.2898087&partnerID=40&md5=4e2d16816149b9a242bfc9c539a2463f",Conference Paper,Scopus,2-s2.0-84977155376
"Alsuwaiyan, A., Mohanram, K.","An offline frequent value encoding for energy-efficient MLC/TLC non-volatile memories",2016,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","18-20-May-2016",,,"403","408",,,10.1145/2902961.2902979,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84974715621&doi=10.1145%2f2902961.2902979&partnerID=40&md5=24f2bc83809770e502823e61335c8b11",Conference Paper,Scopus,2-s2.0-84974715621
"Palangappa, P.M., Mohanram, K.","CompEx: Compression-expansion coding for energy, latency, and lifetime improvements in MLC/TLC NVM",2016,"Proceedings - International Symposium on High-Performance Computer Architecture","2016-April",, 7446056,"90","101",,6,10.1109/HPCA.2016.7446056,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84965018038&doi=10.1109%2fHPCA.2016.7446056&partnerID=40&md5=fb68b6e8a97d7b17c993fbfbca484a84",Conference Paper,Scopus,2-s2.0-84965018038
"Palangappa, P.M., Li, J., Mohanram, K.","WOM-Code Solutions for Low Latency and High Endurance in Phase Change Memory",2016,"IEEE Transactions on Computers","65","4", 7349141,"1025","1040",,1,10.1109/TC.2015.2506555,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963516580&doi=10.1109%2fTC.2015.2506555&partnerID=40&md5=94b30a6626441a5b33d553290268b13d",Article,Scopus,2-s2.0-84963516580
"Swami, S., Mohanram, K.","E3R: Energy Efficient Error Recovery for Multi/Triple-Level Cell Non-volatile Memories",2016,"Proceedings of the IEEE International Conference on VLSI Design","2016-March",, 7434982,"373","378",,,10.1109/VLSID.2016.33,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964598916&doi=10.1109%2fVLSID.2016.33&partnerID=40&md5=9cd67bfb97fb19a49b750e9bcb58e261",Conference Paper,Scopus,2-s2.0-84964598916
"Li, J., Dgien, D.B., Hunter, N.A., Zhao, Y., Mohanram, K.","Two-Port PCM Architecture for Network Processing",2015,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","23","10", 6996019,"2135","2148",,,10.1109/TVLSI.2014.2360801,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84920000554&doi=10.1109%2fTVLSI.2014.2360801&partnerID=40&md5=ac7645d0238ebe3b601bc3c26ca15fc1",Article,Scopus,2-s2.0-84920000554
"Alsuwaiyan, A., Mohanram, K.","MFNW: A Flip-N-Write architecture for multi-level cell non-volatile memories",2015,"Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2015",,, 7180577,"13","18",,2,10.1109/NANOARCH.2015.7180577,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949560269&doi=10.1109%2fNANOARCH.2015.7180577&partnerID=40&md5=a6ebdc77853f9eac552889e571f081e7",Conference Paper,Scopus,2-s2.0-84949560269
"Palangappa, P.M., Mohanram, K.","Flip-mirror-rotate: An architecture for bit-write reduction and wear leveling in non-volatile memories",2015,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","20-22-May-2015",,,"221","224",,6,10.1145/2742060.2742110,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84955515483&doi=10.1145%2f2742060.2742110&partnerID=40&md5=d8b6f510673013e66086e8bc118ac03e",Conference Paper,Scopus,2-s2.0-84955515483
"Rakshit, J., Wan, R., Lam, K.T., Guo, J., Mohanram, K.","Monolayer transition metal dichalcogenide and black phosphorus transistors for low power robust SRAM design",2015,"Proceedings - Design Automation Conference","2015-July",, 7167329,"","",,1,10.1145/2744769.2744872,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944080725&doi=10.1145%2f2744769.2744872&partnerID=40&md5=ea2e6ee445367e5eef6cbe6d75194611",Conference Paper,Scopus,2-s2.0-84944080725
"Li, J., Mohanram, K.","Write-once-memory-code phase change memory",2014,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6800395,"","",,11,10.7873/DATE2014.194,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903848204&doi=10.7873%2fDATE2014.194&partnerID=40&md5=c08c8de16eb1e46165c69dfb1a16518c",Conference Paper,Scopus,2-s2.0-84903848204
"Choudhury, M.R., Chandra, V., Aitken, R.C., Mohanram, K.","Time-borrowing circuit designs and hardware prototyping for timing error resilience",2014,"IEEE Transactions on Computers","63","2", 6257368,"497","509",,16,10.1109/TC.2012.190,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892392742&doi=10.1109%2fTC.2012.190&partnerID=40&md5=b868e912aa6a107bd7d429ad1a929f67",Article,Scopus,2-s2.0-84892392742
"Dgien, D.B., Palangappa, P.M., Hunter, N.A., Li, J., Mohanram, K.","Compression architecture for bit-write reduction in non-volatile memory technologies",2014,"Proceedings of the 2014 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2014",,, 6880482,"51","56",,12,10.1109/NANOARCH.2014.6880482,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906728272&doi=10.1109%2fNANOARCH.2014.6880482&partnerID=40&md5=6b604217c7b1717fad3794850c1e557f",Conference Paper,Scopus,2-s2.0-84906728272
"Garg, A., Mohanram, K., Di Cara, A.D., Degueurce, G., Ibberson, M., Dorier, J., Xenarios, I.","Efficient computation of minimal perturbation sets in gene regulatory networks",2013,"Frontiers in Physiology","4 DEC",, Article 361,"","",,1,10.3389/fphys.2013.00361,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891709719&doi=10.3389%2ffphys.2013.00361&partnerID=40&md5=90a134beb043eae554bde749705a7917",Article,Scopus,2-s2.0-84891709719
"Mohanram, K., Wartell, M., Iyer, S.","Mempack: An order of magnitude reduction in the cost, risk, and time for memory compiler certification",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513749,"1490","1493",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885579820&partnerID=40&md5=13f1179979c1aba31606a80629bee42e",Conference Paper,Scopus,2-s2.0-84885579820
"Choudhury, M.R., Mohanram, K.","Low cost concurrent error masking using approximate logic circuits",2013,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","32","8", 6558854,"1163","1176",,14,10.1109/TCAD.2013.2250581,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880915377&doi=10.1109%2fTCAD.2013.2250581&partnerID=40&md5=efaa77520b4d7dfdde231bed358a36f7",Article,Scopus,2-s2.0-84880915377
"Zhao, Y., Li, J., Mohanram, K.","Multi-port FinFET SRAM design",2013,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"293","298",,5,10.1145/2483028.2483113,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878201904&doi=10.1145%2f2483028.2483113&partnerID=40&md5=e54cfe267423a867c68e5d9969971a0b",Conference Paper,Scopus,2-s2.0-84878201904
"Mohanram, K., Yang, X., Liu, G., Rostami, M., Balandin, A.","Ambipolar circuits for analog, mixed-signal, and radio-frequency applications",2012,"Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2012",,, 6464136,"1","6",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874787410&partnerID=40&md5=05666c83ae93d4ff7966d4dace4b9cd0",Conference Paper,Scopus,2-s2.0-84874787410
"Du, K., Varman, P., Mohanram, K.","High performance reliable variable latency carry select addition",2012,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6176685,"1257","1262",,38,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862058742&partnerID=40&md5=09f087148edefbe92560d2e02046238d",Conference Paper,Scopus,2-s2.0-84862058742
"Garg, A., Mohanram, K., De Micheli, G., Xenarios, I.","Implicit methods for qualitative modeling of gene regulatory networks",2012,"Methods in Molecular Biology","786",,,"397","443",,11,10.1007/978-1-61779-292-2_22,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80555139635&doi=10.1007%2f978-1-61779-292-2_22&partnerID=40&md5=71e0c81c9f977384a08ed80cabc4a642",Article,Scopus,2-s2.0-80555139635
"Du, K., Varman, P., Mohanram, K.","Static window addition: A new paradigm for the design of variable latency adders",2011,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6081446,"455","456",,4,10.1109/ICCD.2011.6081446,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83455201337&doi=10.1109%2fICCD.2011.6081446&partnerID=40&md5=86d48d632d7c7ed4ba25d5d561ec4dc7",Conference Paper,Scopus,2-s2.0-83455201337
"Mohanram, K., Yang, X.","Graphene transistors and circuits",2011,"Nanoelectronic Circuit Design",,,,"349","376",,2,10.1007/978-1-4419-7609-3_10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890217734&doi=10.1007%2f978-1-4419-7609-3_10&partnerID=40&md5=63218af4ff1548f827daf5708008fbc4",Book Chapter,Scopus,2-s2.0-84890217734
"Yang, X., Mohanram, K.","Unequal-error-protection codes in SRAMs for mobile multimedia applications",2011,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6105300,"21","27",,8,10.1109/ICCAD.2011.6105300,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862958709&doi=10.1109%2fICCAD.2011.6105300&partnerID=40&md5=34decc1cc1a90dfc98fd5ec2cb2edbf6",Conference Paper,Scopus,2-s2.0-84862958709
"Yang, X., Liu, G., Rostami, M., Balandin, A.A., Mohanram, K.","Graphene ambipolar multiplier phase detector",2011,"IEEE Electron Device Letters","32","10", 6011670,"1328","1330",,41,10.1109/LED.2011.2162576,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053571582&doi=10.1109%2fLED.2011.2162576&partnerID=40&md5=130d30b951a81ea0abbb8143179d9557",Article,Scopus,2-s2.0-80053571582
"Zukoski, A., Yang, X., Mohanram, K.","Universal logic modules based on double-gate carbon nanotube transistors",2011,"Proceedings - Design Automation Conference",,, 5981878,"884","889",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052679720&partnerID=40&md5=dd8e1b2e3e2181e78da033cdb92c2b69",Conference Paper,Scopus,2-s2.0-80052679720
"Choudhury, M.R., Yoon, Y., Guo, J., Mohanram, K.","Graphene nanoribbon FETs: Technology exploration for performance and reliability",2011,"IEEE Transactions on Nanotechnology","10","4", 5567164,"727","736",,21,10.1109/TNANO.2010.2073718,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960238211&doi=10.1109%2fTNANO.2010.2073718&partnerID=40&md5=8a51fb26419b0efcf9a9275a34bb4220",Article,Scopus,2-s2.0-79960238211
"Yang, X., Mohanram, K.","Robust 6T Si tunneling transistor SRAM design",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763126,"740","745",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957563762&partnerID=40&md5=5e858ebb3cf6bbf0be27c9fbb162dbfc",Conference Paper,Scopus,2-s2.0-79957563762
"Zukoski, A., Choudhury, M.R., Mohanram, K.","Reliability-driven don't care assignment for logic synthesis",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763247,"1560","1565",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957556238&partnerID=40&md5=c6460297209b4ed10a28498c45ba7e83",Conference Paper,Scopus,2-s2.0-79957556238
"Rostami, M., Mohanram, K.","Dual-V<inf>th</inf> independent-gate FinFETs for low power logic circuits",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","3", 5715611,"337","349",,38,10.1109/TCAD.2010.2097310,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951917300&doi=10.1109%2fTCAD.2010.2097310&partnerID=40&md5=51fa0fc1e4482fd9a408f4e822e035f1",Article,Scopus,2-s2.0-79951917300
"Yang, X., Mohanram, K.","Modeling and performance investigation of the double-gate carbon nanotube transistor",2011,"IEEE Electron Device Letters","32","3", 5680580,"231","233",,4,10.1109/LED.2010.2095826,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951942717&doi=10.1109%2fLED.2010.2095826&partnerID=40&md5=2f4436aaf14795199d2916ae7439855f",Article,Scopus,2-s2.0-79951942717
"Ben-Jamaa, M.H., Mohanram, K., De Micheli, G.","An efficient gate library for ambipolar CNTFET logic",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","2", 5690255,"242","255",,40,10.1109/TCAD.2010.2085250,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78951476880&doi=10.1109%2fTCAD.2010.2085250&partnerID=40&md5=30dd80e3fb2a34b61d38971224949515",Conference Paper,Scopus,2-s2.0-78951476880
"Choudhury, M., Mohanram, K.","Bi-decomposition of large Boolean functions using blocking edge graphs",2010,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5654210,"586","591",,12,10.1109/ICCAD.2010.5654210,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650874883&doi=10.1109%2fICCAD.2010.5654210&partnerID=40&md5=539f0ef78bd083cba001d4a8beb49c72",Conference Paper,Scopus,2-s2.0-78650874883
"Yang, X., Liu, G., Balandin, A.A., Mohanram, K.","Triple-mode single-transistor graphene amplifier and its applications",2010,"ACS Nano","4","10",,"5532","5538",,131,10.1021/nn1021583,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78049322528&doi=10.1021%2fnn1021583&partnerID=40&md5=b7f1453055dd3cde429e67e268bc80ca",Article,Scopus,2-s2.0-78049322528
"Yang, X., Chauhan, J., Guo, J., Mohanram, K.","Graphene tunneling FET and its applications in low-power circuit design",2010,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"263","268",,6,10.1145/1785481.1785544,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954490123&doi=10.1145%2f1785481.1785544&partnerID=40&md5=566173c3a132150169bf9485289dff67",Conference Paper,Scopus,2-s2.0-77954490123
"Choudhury, M., Rostami, M., Mohanram, K.","Dominant critical gate identification for power and yield optimization in logic circuits",2010,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"173","178",,,10.1145/1785481.1785526,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954500974&doi=10.1145%2f1785481.1785526&partnerID=40&md5=bc9d5d5a5efe0d14ef936ba8b0917940",Conference Paper,Scopus,2-s2.0-77954500974
"Yang, X., Fiori, G., Iannaccone, G., Mohanram, K.","Semi-analytical model for Schottky-barrier carbon nanotube and graphene nanoribbon transistors",2010,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"233","238",,5,10.1145/1785481.1785538,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954527693&doi=10.1145%2f1785481.1785538&partnerID=40&md5=63b34131023c421a839901a20b17e8df",Conference Paper,Scopus,2-s2.0-77954527693
"Choudhury, M., Chandra, V., Mohanram, K., Aitken, R.","TIMBER: Time borrowing and error relaying for online timing error resilience",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5457058,"1554","1559",,47,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953099989&partnerID=40&md5=2436b3aeb4ca0eae0445fdbd8510f519",Conference Paper,Scopus,2-s2.0-77953099989
"Choudhury, M., Chandra, V., Mohanram, K., Aitken, R.","Analytical model for TDDB-based performance degradation in combinational logic",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5457168,"423","428",,31,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953083536&partnerID=40&md5=81bf8653bc63348d8b3ae4c58dd6ffba",Conference Paper,Scopus,2-s2.0-77953083536
"Jamaa, M.H.B., Mohanram, K., De Micheli, G.","Power consumption of logic circuits in ambipolar carbon nanotube technology",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5457189,"303","306",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953091277&partnerID=40&md5=ad152bdc1eae36da675e44199e247d56",Conference Paper,Scopus,2-s2.0-77953091277
"Rostami, M., Mohanram, K.","Novel dual-V<inf>th</inf> independent-gate FinFET circuits",2010,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5419680,"867","872",,12,10.1109/ASPDAC.2010.5419680,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951241502&doi=10.1109%2fASPDAC.2010.5419680&partnerID=40&md5=b98700b76b4963512242cbb7f4576835",Conference Paper,Scopus,2-s2.0-77951241502
"Choudhury, M., Mohanram, K.","Timing-driven optimization using lookahead logic circuits",2009,"Proceedings - Design Automation Conference",,, 5227115,"390","395",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350714578&partnerID=40&md5=2ecf77ef11c48e80d8172f359f3f7896",Conference Paper,Scopus,2-s2.0-70350714578
"Choudhury, M.R., Mohanram, K.","Masking timing errors on speed-paths in logic circuits",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5090638,"87","92",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350053149&partnerID=40&md5=470059c4ce88db2a7e240e53f68bb2ac",Conference Paper,Scopus,2-s2.0-70350053149
"Jamaa, M.H.B., Mohanram, K., De Micheli, G.","Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5090742,"622","627",,52,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350074639&partnerID=40&md5=95e121ec4d6ba0d1dea4500de81216f4",Conference Paper,Scopus,2-s2.0-70350074639
"Massoud, Y., Kirolos, S., Mohanram, K.","Analytical model-based technique for efficient evaluation of noise robustness considering parameter variations",2009,"Analog Integrated Circuits and Signal Processing","60","1-2",,"27","34",,24,10.1007/s10470-008-9200-y,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67651034224&doi=10.1007%2fs10470-008-9200-y&partnerID=40&md5=e7c6c0570f0cff3bc1d3decc0bb33054",Conference Paper,Scopus,2-s2.0-67651034224
"Garg, A., Mohanram, K., Di Cara, A., De Micheli, G., Xenarios, I.","Modeling stochasticity and robustness in gene regulatory networks",2009,"Bioinformatics","25","12",,"i101","i109",,27,10.1093/bioinformatics/btp214,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-66349086263&doi=10.1093%2fbioinformatics%2fbtp214&partnerID=40&md5=c09303a559f5babea1b6537df88fdc36",Conference Paper,Scopus,2-s2.0-66349086263
"Choudhury, M.R., Zhou, Q., Mohanram, K.","Soft error rate reduction using circuit optimization and transient filter insertion",2009,"Journal of Electronic Testing: Theory and Applications (JETTA)","25","2-3",,"197","207",,12,10.1007/s10836-009-5103-9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67349154897&doi=10.1007%2fs10836-009-5103-9&partnerID=40&md5=acf7166e2d444796bac59a714b06018b",Article,Scopus,2-s2.0-67349154897
"Choudhury, M.R., Mohanram, K.","Reliability analysis of logic circuits",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","3", 10,"392","405",,51,10.1109/TCAD.2009.2012530,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-60749115118&doi=10.1109%2fTCAD.2009.2012530&partnerID=40&md5=5f5e29ba1c4649b8ec0772088b7a6b4c",Conference Paper,Scopus,2-s2.0-60749115118
"Choudhury, M.R., Mohanram, K.","Reliability analysis of logic circuits",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","1",,"392","405",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955202755&partnerID=40&md5=3406a5b27a6db77ee37d3ff3c685ecb7",Article,Scopus,2-s2.0-77955202755
"Mohanram, K., Guo, J.","Graphene nanoribbon FETs: Technology exploration and CAD",2008,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4681607,"412","415",,3,10.1109/ICCAD.2008.4681607,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849120240&doi=10.1109%2fICCAD.2008.4681607&partnerID=40&md5=5f616df9b1718b8c588c848771035775",Conference Paper,Scopus,2-s2.0-57849120240
"Zhao, P., Choudhury, M., Mohanram, K., Guo, J.","Analytical theory of graphene nanoribbon transistors",2008,"Proceedings - IEEE International Workshop on Design and Test of Nano Devices, Circuits and Systems, NDCS 2008",,, 4638323,"3","6",,17,10.1109/NDCS.2008.22,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56349124860&doi=10.1109%2fNDCS.2008.22&partnerID=40&md5=b24e700616c87e31587f51334e8e1d2a",Conference Paper,Scopus,2-s2.0-56349124860
"Choudhury, M., Yoon, Y., Guo, J., Mohanram, K.","Technology exploration for graphene nanoribbon FETs",2008,"Proceedings - Design Automation Conference",,, 4555822,"272","277",,27,10.1109/DAC.2008.4555822,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51549084272&doi=10.1109%2fDAC.2008.4555822&partnerID=40&md5=b6f55c8f610c1b556f7309d78c166b07",Conference Paper,Scopus,2-s2.0-51549084272
"Zhou, Q., Choudhury, M.R., Mohanram, K.","Tunable transient filters for soft error rate reduction in combinational circuits",2008,"Proceedings - 13th IEEE European Test Symposium, ETS 2008",,, 4556045,"179","184",,18,10.1109/ETS.2008.39,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51549105552&doi=10.1109%2fETS.2008.39&partnerID=40&md5=57dd62542d254006e6e02e831a4045fd",Conference Paper,Scopus,2-s2.0-51549105552
"Choudhury, M.R., Mohanram, K.","Approximate logic circuits for low overhead, non-intrusive concurrent error detection",2008,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4484789,"903","908",,42,10.1109/DATE.2008.4484789,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749120584&doi=10.1109%2fDATE.2008.4484789&partnerID=40&md5=24357155b6364983b7af3a93aebe775c",Conference Paper,Scopus,2-s2.0-49749120584
"Zhou, Q., Zhong, L., Mohanram, K.","Power signal processing: A new perspective for power analysis and optimization",2007,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"165","170",,,10.1145/1283780.1283816,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36949000239&doi=10.1145%2f1283780.1283816&partnerID=40&md5=c0fcaf893258686847d3d3c1f8f587a2",Conference Paper,Scopus,2-s2.0-36949000239
"Sun, K., Zhou, Q., Mohanram, K., Sorensen, D.C.","Parallel domain decomposition for simulation of large-scale power grids",2007,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4397243,"54","59",,39,10.1109/ICCAD.2007.4397243,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249123254&doi=10.1109%2fICCAD.2007.4397243&partnerID=40&md5=d204a5c73803e57c842c04b599973d7c",Conference Paper,Scopus,2-s2.0-50249123254
"Kirolos, S., Mondal, M., Mohanram, K., Massoud, Y.","A model-based technique for efficient evaluation of noise robustness",2007,"Midwest Symposium on Circuits and Systems",,, 4488678,"714","717",,,10.1109/MWSCAS.2007.4488678,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51449092859&doi=10.1109%2fMWSCAS.2007.4488678&partnerID=40&md5=6a26b9d460aa7259694d2301c0d06f68",Conference Paper,Scopus,2-s2.0-51449092859
"Choudhury, M.R., Mohanram, K.","Accurate and scalable reliability analysis of logic circuits",2007,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4212013,"1454","1459",,29,10.1109/DATE.2007.364503,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548306672&doi=10.1109%2fDATE.2007.364503&partnerID=40&md5=f39baf6a9c0e24d6f8bbe7b7b7b701a7",Conference Paper,Scopus,2-s2.0-34548306672
"Choudhury, M., Ringgenberg, K., Rixner, S., Mohanram, K.","Single-ended coding techniques for off-chip interconnects to commodity memory",2007,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4211946,"1072","1077",,,10.1109/DATE.2007.364436,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548297312&doi=10.1109%2fDATE.2007.364436&partnerID=40&md5=ef0c6c06e27996a325859c6f03123e95",Conference Paper,Scopus,2-s2.0-34548297312
"Mondal, M., Mohanram, K., Massoud, Y.","Parameter-variation-aware analysis for noise robustness",2007,"Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007",,, 4149109,"655","659",,20,10.1109/ISQED.2007.115,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548127952&doi=10.1109%2fISQED.2007.115&partnerID=40&md5=393ccc8228be8ce470c735c7438ee48d",Conference Paper,Scopus,2-s2.0-34548127952
"Zhou, Q., Mohanram, K.","Elmore model for energy estimation in RC trees",2006,"Proceedings - Design Automation Conference",,,,"965","970",,5,10.1145/1146909.1147154,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547144374&doi=10.1145%2f1146909.1147154&partnerID=40&md5=7d82f7302b500d6f171907056fea7ba6",Conference Paper,Scopus,2-s2.0-34547144374
"Zhou, Q., Sun, K., Mohanram, K., Sorensen, D.C.","Large power grid analysis using domain decomposition",2006,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1656840,"","",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047179599&partnerID=40&md5=ea789d99bb4e9a8ee55e1c4071a0e7ac",Conference Paper,Scopus,2-s2.0-34047179599
"Choudhury, M.R., Zhou, Q., Mohanram, K.","Design optimization for single-event upset robustness using simultaneous dual-VDD and sizing techniques",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110175,"204","209",,34,10.1109/ICCAD.2006.320137,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46149126905&doi=10.1109%2fICCAD.2006.320137&partnerID=40&md5=c466af6da85adff17a4718c982500ae2",Conference Paper,Scopus,2-s2.0-46149126905
"Cox, A.L., Mohanram, K., Rixner, S.","Dependable ≠ unaffordable",2006,"ASID'06: 1st Workshop on Architectural and System Support for Improving Software Dependability",,,,"58","62",,6,10.1145/1181309.1181318,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547203975&doi=10.1145%2f1181309.1181318&partnerID=40&md5=1f815a3dca9b51a815d268f12017e58e",Conference Paper,Scopus,2-s2.0-34547203975
"Zhou, Q., Choudhury, M.R., Mohanram, K.","Design optimization for robustness to single-event upsets",2006,"Proceedings of the IEEE VLSI Test Symposium","2006",, 1617590,"202","207",,1,10.1109/VTS.2006.28,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751081578&doi=10.1109%2fVTS.2006.28&partnerID=40&md5=bed3f48d210debeae455989608958bf6",Conference Paper,Scopus,2-s2.0-33751081578
"Zhou, Q., Mohanram, K.","Gate sizing to radiation harden combinational logic",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","1",,"155","166",,197,10.1109/TCAD.2005.853696,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-31344449592&doi=10.1109%2fTCAD.2005.853696&partnerID=40&md5=5010a0c9fb6eb06c0fc3a549e4b5cf58",Article,Scopus,2-s2.0-31344449592
"Mohanram, K.","Closed-form simulation and robustness models for SEU-tolerant design",2005,"Proceedings of the IEEE VLSI Test Symposium",,, 1443445,"327","333",,20,10.1109/VTS.2005.35,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886478721&doi=10.1109%2fVTS.2005.35&partnerID=40&md5=4d9a1078699e970f7decb9f65a73e0ea",Conference Paper,Scopus,2-s2.0-84886478721
"Mohanram, K.","Simulation of transients caused by single-event upsets in combinational logic",2005,"Proceedings - International Test Conference","2005",, 1584063,"973","981",,20,10.1109/TEST.2005.1584063,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845405260&doi=10.1109%2fTEST.2005.1584063&partnerID=40&md5=c3ecedeaeeaa3f651b890e364e801442",Conference Paper,Scopus,2-s2.0-33845405260
"Mohanram, K., Rixner, S.","Context-independent codes for off-chip interconnects",2005,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3471 LNCS",,,"107","119",,4,10.1007/11574859_8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745161091&doi=10.1007%2f11574859_8&partnerID=40&md5=fa4a8f6c23ca0d6da543ccb09db9e118",Conference Paper,Scopus,2-s2.0-33745161091
"Zhou, Q., Mohanram, K., Antoulas, A.C.","Structure preserving reduction of frequency-dependent interconnect",2005,"Proceedings - Design Automation Conference",,, 55.3,"939","942",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944456534&partnerID=40&md5=bfd395aa6406c3e65abf2774508b03a5",Conference Paper,Scopus,2-s2.0-27944456534
"Zhou, O., Mohanram, K.","Analysis of delay caused by bridging faults in RLC interconnects",2004,"Proceedings - International Test Conference",,,,"1044","1052",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18144379216&partnerID=40&md5=b7e417d283d5c4842071cfcfd77fd6dc",Conference Paper,Scopus,2-s2.0-18144379216
"Zhou, Q., Mohanram, K.","Cost-effective radiation hardening technique for combinational logic",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 2A.1,"100","106",,69,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244405890&partnerID=40&md5=7dcbf6e7b71a7bff585ecd985ea31555",Conference Paper,Scopus,2-s2.0-16244405890
"Mohanram, K., Touba, N.A.","Lowering power consumption in concurrent checkers via input ordering",2004,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","12","11",,"1234","1243",,7,10.1109/TVLSI.2004.836318,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-9244246786&doi=10.1109%2fTVLSI.2004.836318&partnerID=40&md5=5b188c313adb91f941d93f791ae0aefb",Article,Scopus,2-s2.0-9244246786
"Zhou, Q., Mohanram, K.","Transistor sizing for radiation hardening",2004,"Annual Proceedings - Reliability Physics (Symposium)",,,,"310","315",,31,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042566869&partnerID=40&md5=33742256d7c04055b356b4fd08f96911",Conference Paper,Scopus,2-s2.0-3042566869
"Zhou, Q., Mohanram, K.","Transistor sizing for radiation hardening",2004,"IEEE International Reliability Physics Symposium Proceedings","2004-January","January", 1315343,"310","315",,17,10.1109/RELPHY.2004.1315343,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84932139590&doi=10.1109%2fRELPHY.2004.1315343&partnerID=40&md5=4777faa5c0491ceb000c1609fca8104a",Conference Paper,Scopus,2-s2.0-84932139590
"Mohanram, K., Touba, N.A.","Cost-Effective Approach for Reducing Soft Error Failure Rate in Logic Circuits",2003,"IEEE International Test Conference (TC)",,,,"893","901",,172,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0142184763&partnerID=40&md5=320c48dcfe3be7a452ad55739a959538",Conference Paper,Scopus,2-s2.0-0142184763
"Mohanram, K., Touba, N.A.","Partial error masking to reduce soft error failure rate in logic circuits",2003,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","2003-January",, 1250141,"433","440",,66,10.1109/TSM.2005.1250141,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964994951&doi=10.1109%2fTSM.2005.1250141&partnerID=40&md5=f248174e70c3a6e31a437aa942c9a07e",Conference Paper,Scopus,2-s2.0-84964994951
"Mohanram, K., Touba, N.A.","Eliminating non-determinism during test of high-speed source synchronous differential buses",2003,"Proceedings of the IEEE VLSI Test Symposium","2003-January",, 1197642,"121","127",,9,10.1109/VTEST.2003.1197642,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51449114550&doi=10.1109%2fVTEST.2003.1197642&partnerID=40&md5=7c7b80e0c2a6d2afee3b8830e510b5c6",Conference Paper,Scopus,2-s2.0-51449114550
"Mohanram, K., Sogomonyan, E.S., Gössel, M., Touba, N.A.","Synthesis of low-cost parity-based partially self-checking circuits",2003,"Proceedings - 9th IEEE International On-Line Testing Symposium, IOLTS 2003",,, 1214364,"35","40",,25,10.1109/OLT.2003.1214364,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3142747413&doi=10.1109%2fOLT.2003.1214364&partnerID=40&md5=db9b86e1aef4673e7603affafd4193f1",Conference Paper,Scopus,2-s2.0-3142747413
"Mohanram, K., Touba, N.A.","Input ordering in concurrent checkers to reduce power consumption",2002,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","2002-January",, 1173505,"87","95",,5,10.1109/DFTVS.2002.1173505,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-9244233205&doi=10.1109%2fDFTVS.2002.1173505&partnerID=40&md5=f63eddaac99107ffeda5561ce4595ce1",Conference Paper,Scopus,2-s2.0-9244233205
"Mohanram, K., Krishna, C.V., Touba, N.A.","A methodology for automated insertion of concurrent error detection hardware in synthesizable Verilog RTL",2002,"Proceedings - IEEE International Symposium on Circuits and Systems","1",,,"I/577","I/580",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036292460&partnerID=40&md5=966aa1d7e57dd10a26e0e6466f971575",Conference Paper,Scopus,2-s2.0-0036292460
"Jain, J., Mohanram, K., Moundanos, D., Wegener, I., Lu, Y.","Analysis of composition complexity and how to obtain smaller canonical graphs",2000,"Proceedings-Design Automation Conference",,,,"681","686",,4,10.1109/DAC.2000.855401,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033713448&doi=10.1109%2fDAC.2000.855401&partnerID=40&md5=e73c64a73bb657aeeb2e323f92261c24",Article,Scopus,2-s2.0-0033713448
"Jas, Abhijit, Mohanram, Kartik, Touba, Nur A.","Embedded core DFT scheme to obtain highly compressed test sets",1999,"Proceedings of the Asian Test Symposium",,,,"275","280",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033341654&partnerID=40&md5=62b369a78933264b03fb4ce8ad58bad6",Article,Scopus,2-s2.0-0033341654
