# Reading X:/Quartus18.1/modelsim_ase/tcl/vsim/pref.tcl
# do part2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying X:/Quartus18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2 {X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:54 on Nov 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2" X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/counter.v 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 13:35:54 on Nov 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2 {X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/part2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:55 on Nov 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2" X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/part2.v 
# -- Compiling module part2
# 
# Top level modules:
# 	part2
# End time: 13:35:55 on Nov 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2 {X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/binToBCD.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:55 on Nov 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2" X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/binToBCD.v 
# -- Compiling module binToBCD
# 
# Top level modules:
# 	binToBCD
# End time: 13:35:55 on Nov 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2 {X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/BCDToHex.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:55 on Nov 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2" X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/BCDToHex.v 
# -- Compiling module BCDToHex
# 
# Top level modules:
# 	BCDToHex
# End time: 13:35:55 on Nov 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.part2
# vsim work.part2 
# Start time: 13:36:06 on Nov 18,2023
# Loading work.part2
# Loading work.counter
# Loading work.binToBCD
# Loading work.BCDToHex
add wave -position end  sim:/part2/clkFreq
add wave -position end  sim:/part2/countersize
add wave -position end  sim:/part2/KEY
add wave -position end  sim:/part2/CLOCK_50
add wave -position end  sim:/part2/LEDR
add wave -position end  sim:/part2/HEX0
add wave -position end  sim:/part2/HEX1
add wave -position end  sim:/part2/HEX2
add wave -position end  sim:/part2/clk
add wave -position end  sim:/part2/rst_n
add wave -position end  sim:/part2/q
add wave -position end  sim:/part2/rollover
add wave -position end  sim:/part2/BCD0
add wave -position end  sim:/part2/BCD1
add wave -position end  sim:/part2/BCD2
add wave -position end  sim:/part2/oneSecondCount
force -freeze sim:/part2/KEY 0000 0
force -freeze sim:/part2/CLOCK_50 1 0, 0 {5 ps} -r 10
run
force -freeze sim:/part2/KEY 1111 0
run
run
run
run
run
run
run
run
# End time: 14:40:45 on Nov 18,2023, Elapsed time: 1:04:39
# Errors: 0, Warnings: 0
