# Arithmetic-Logic-Unit-ALU-




## ✅ Design Flow Summary

1. RTL Design – 4-bit ALU written in Verilog HDL  
2. Simulation – Functional simulation using testbenches to verify logic  
3. Synthesis – Optimized gate-level netlist generation using Cadence Genus  
4. Physical Design – Floorplanning, placement, CTS, routing using Innovus  



RESULTS:

     
