I 000050 55 2815          1467334956387 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 45))
	(_version vd0)
	(_time 1467334956388 2016.06.30 22:02:36)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code b6b5b7e2b1e1e1a0bbb5a3eceeb0e3b1b5b1b2b1b4)
	(_ent
		(_time 1467334956385)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 47(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 49(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 49(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 55(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 6 0 55(_prcs 0)))
		(_var (_int esperaMemoria -1 0 56(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 7 0 57(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 8 0 58(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_var (_int z 9 0 59(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . CacheInst 1 -1)
)
I 000065 55 2759          1467334956419 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467334956420 2016.06.30 22:02:36)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code d5d7d387d58382c2d4d1c78f81d380d3d6d3ddd3d6)
	(_ent
		(_time 1467334956417)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
			)
		)
	)
	(_inst teste 0 68(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 55(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 55(_arch(_uni))))
		(_sig (_int Hit -1 0 58(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 60(_arch(_uni))))
		(_sig (_int EndOut 2 0 61(_arch(_uni))))
		(_cnst (_int clk -2 0 64(_arch((ns 4632233691727265792)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 80(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 88(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000065 55 2759          1467335410635 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467335410636 2016.06.30 22:10:10)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 20232524257677372122327a742675262326282623)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
			)
		)
	)
	(_inst teste 0 68(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 55(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 55(_arch(_uni))))
		(_sig (_int Hit -1 0 58(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 60(_arch(_uni))))
		(_sig (_int EndOut 2 0 61(_arch(_uni))))
		(_cnst (_int clk -2 0 64(_arch((ns 4632233691727265792)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 80(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 88(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000065 55 2759          1467335414723 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467335414724 2016.06.30 22:10:14)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 0e0c0b085e5859190f0c1c545a085b080d0806080d)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
			)
		)
	)
	(_inst teste 0 68(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 55(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 55(_arch(_uni))))
		(_sig (_int Hit -1 0 58(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 60(_arch(_uni))))
		(_sig (_int EndOut 2 0 61(_arch(_uni))))
		(_cnst (_int clk -2 0 64(_arch((ns 4632233691727265792)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 80(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 88(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000050 55 2758          1467335523663 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 45))
	(_version vd0)
	(_time 1467335523664 2016.06.30 22:12:03)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code a7f7f5f0a1f0f0b1aaa4b2fdffa1f2a0a4a0a3a0a5)
	(_ent
		(_time 1467334956384)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 47(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 49(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 49(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 55(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 6 0 55(_prcs 0)))
		(_var (_int esperaMemoria -1 0 56(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 7 0 57(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 8 0 58(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_var (_int z 9 0 59(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . CacheInst 1 -1)
)
I 000065 55 2759          1467335851483 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467335851484 2016.06.30 22:17:31)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 2b7a7d2f7c7d7c3c2a2839717f2d7e2d282d232d28)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
			)
		)
	)
	(_inst teste 0 68(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 55(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 55(_arch(_uni))))
		(_sig (_int Hit -1 0 58(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 60(_arch(_uni))))
		(_sig (_int EndOut 2 0 61(_arch(_uni))))
		(_cnst (_int clk -2 0 64(_arch((ns 4632233691727265792)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 80(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 88(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000065 55 2759          1467336081370 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467336081371 2016.06.30 22:21:21)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 2e2e7e2a7e7879392f2e3c747a287b282d2826282d)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
			)
		)
	)
	(_inst teste 0 68(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 55(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 55(_arch(_uni))))
		(_sig (_int Hit -1 0 58(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 60(_arch(_uni))))
		(_sig (_int EndOut 2 0 61(_arch(_uni))))
		(_cnst (_int clk -2 0 64(_arch((ns 4632233691727265792)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 80(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 88(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000050 55 2835          1467336174054 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 45))
	(_version vd0)
	(_time 1467336174055 2016.06.30 22:22:54)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 2e7d2a2a7a797938232e3b7476287b292d292a292c)
	(_ent
		(_time 1467334956384)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 47(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 49(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 49(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 55(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 6 0 55(_prcs 0)))
		(_var (_int esperaMemoria -1 0 56(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 7 0 57(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 8 0 58(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_var (_int z 9 0 59(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000050 55 2835          1467336296393 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 45))
	(_version vd0)
	(_time 1467336296394 2016.06.30 22:24:56)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 16431011114141001b16034c4e1043111511121114)
	(_ent
		(_time 1467334956384)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 47(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 49(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 49(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 55(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 6 0 55(_prcs 0)))
		(_var (_int esperaMemoria -1 0 56(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 7 0 57(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 8 0 58(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_var (_int z 9 0 59(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000050 55 2835          1467336323322 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 45))
	(_version vd0)
	(_time 1467336323323 2016.06.30 22:25:23)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 4f4b194d18181859424f5a1517491a484c484b484d)
	(_ent
		(_time 1467334956384)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 47(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 49(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 49(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 55(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 6 0 55(_prcs 0)))
		(_var (_int esperaMemoria -1 0 56(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 7 0 57(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 8 0 58(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_var (_int z 9 0 59(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000050 55 2847          1467336451237 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 45))
	(_version vd0)
	(_time 1467336451238 2016.06.30 22:27:31)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code f1f5f3a1f1a6a6e7fcf0e4aba9f7a4f6f2f6f5f6f3)
	(_ent
		(_time 1467334956384)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 47(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 49(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 49(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 51(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int z 6 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 56(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 7 0 56(_prcs 0)))
		(_var (_int esperaMemoria -1 0 57(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 8 0 58(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 9 0 59(_prcs 0)))
		(_prcs
			(line__55(_arch 0 0 55(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10)(11))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(9)(10)(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000050 55 2978          1467336585083 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 46))
	(_version vd0)
	(_time 1467336585084 2016.06.30 22:29:45)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code c5c19590c19292d3c8cbd09f9dc390c2c6c2c1c2c7)
	(_ent
		(_time 1467336585081)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 40(_array -1 ((_dto i 11 i 0)))))
		(_port (_int zOut 2 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 48(_array 3 ((_dto i 4095 i 0)))))
		(_sig (_int cache 4 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 50(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 50(_array 5 ((_dto i 255 i 0)))))
		(_sig (_int bloc 6 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 52(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int z 7 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 57(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 8 0 57(_prcs 0)))
		(_var (_int esperaMemoria -1 0 58(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 9 0 59(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 10 0 60(_prcs 0)))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(5)(6)(7)(8)(10)(11)(12))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(10)(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000050 55 2978          1467336587020 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 46))
	(_version vd0)
	(_time 1467336587021 2016.06.30 22:29:47)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 57525054510000415a59420d0f5102505450535055)
	(_ent
		(_time 1467336585080)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 40(_array -1 ((_dto i 11 i 0)))))
		(_port (_int zOut 2 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 48(_array 3 ((_dto i 4095 i 0)))))
		(_sig (_int cache 4 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 50(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 50(_array 5 ((_dto i 255 i 0)))))
		(_sig (_int bloc 6 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 52(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int z 7 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 57(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 8 0 57(_prcs 0)))
		(_var (_int esperaMemoria -1 0 58(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 9 0 59(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 10 0 60(_prcs 0)))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(5)(6)(7)(8)(10)(11)(12))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(10)(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000050 55 2981          1467336626091 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 46))
	(_version vd0)
	(_time 1467336626092 2016.06.30 22:30:26)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code fda8adada8aaaaebf0f2e8a7a5fba8fafefaf9faff)
	(_ent
		(_time 1467336585080)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 40(_array -1 ((_dto i 11 i 0)))))
		(_port (_int zOut 2 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 48(_array 3 ((_dto i 4095 i 0)))))
		(_sig (_int cache 4 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 50(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 50(_array 5 ((_dto i 255 i 0)))))
		(_sig (_int bloc 6 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 52(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int z 7 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 57(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 8 0 57(_prcs 0)))
		(_var (_int esperaMemoria -1 0 58(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 9 0 59(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 10 0 60(_prcs 0)))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(10)(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000065 55 3270          1467336670400 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467336670401 2016.06.30 22:31:10)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 1515401215434202141b074f4113401316131d1316)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
				(_port (_int zOut 2 0 47(_ent (_out))))
			)
		)
	)
	(_inst teste 0 70(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
		)
		(_use (_ent . CacheInstrucoes)
			(_port
				((clock)(clock))
				((reset)(reset))
				((MemPronta)(MemPronta))
				((EndIn)(EndIn))
				((DadoIn)(DadoIn))
				((Hit)(Hit))
				((MemRead)(MemRead))
				((DadoOut)(DadoOut))
				((EndOut)(EndOut))
				((zOut)(zOut))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int clock -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 54(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 3 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 56(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 4 0 56(_arch(_uni))))
		(_sig (_int Hit -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 60(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 3 0 61(_arch(_uni))))
		(_sig (_int EndOut 3 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 63(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zOut 5 0 63(_arch(_uni))))
		(_cnst (_int clk -2 0 66(_arch((ns 4632233691727265792)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 82(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 90(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000065 55 3038          1467336688714 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467336688715 2016.06.30 22:31:28)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 9eca9b91cec8c9899f918cc4ca98cb989d9896989d)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
				(_port (_int zOut 2 0 47(_ent (_out))))
			)
		)
	)
	(_inst teste 0 70(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
			((zOut)(zOut))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int clock -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 54(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 3 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 56(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 4 0 56(_arch(_uni))))
		(_sig (_int Hit -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 60(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 3 0 61(_arch(_uni))))
		(_sig (_int EndOut 3 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 63(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zOut 5 0 63(_arch(_uni))))
		(_cnst (_int clk -2 0 66(_arch((ns 4632233691727265792)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 83(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 91(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000065 55 3038          1467336689893 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467336689894 2016.06.30 22:31:29)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 3266303735646525333d20686634673431343a3431)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
				(_port (_int zOut 2 0 47(_ent (_out))))
			)
		)
	)
	(_inst teste 0 70(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
			((zOut)(zOut))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 47(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int clock -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 53(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 54(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 3 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 56(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 4 0 56(_arch(_uni))))
		(_sig (_int Hit -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 60(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 3 0 61(_arch(_uni))))
		(_sig (_int EndOut 3 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 63(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zOut 5 0 63(_arch(_uni))))
		(_cnst (_int clk -2 0 66(_arch((ns 4632233691727265792)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 83(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 91(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000050 55 2835          1467336925792 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 45))
	(_version vd0)
	(_time 1467336925793 2016.06.30 22:35:25)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code b4b7e1e0b1e3e3a2b9b4a1eeecb2e1b3b7b3b0b3b6)
	(_ent
		(_time 1467336925790)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 47(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 49(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 49(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 55(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 6 0 55(_prcs 0)))
		(_var (_int esperaMemoria -1 0 56(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 7 0 57(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 8 0 58(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_var (_int z 9 0 59(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000065 55 2759          1467336961869 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467336961870 2016.06.30 22:36:01)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code a2f0f5f5a5f4f5b5a3a2b0f8f6a4f7a4a1a4aaa4a1)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
			)
		)
	)
	(_inst teste 0 68(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 55(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 55(_arch(_uni))))
		(_sig (_int Hit -1 0 58(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 60(_arch(_uni))))
		(_sig (_int EndOut 2 0 61(_arch(_uni))))
		(_cnst (_int clk -2 0 64(_arch((ns 4632233691727265792)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 80(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 88(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000050 55 3028          1467341209842 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 49))
	(_version vd0)
	(_time 1467341209854 2016.06.30 23:46:49)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 52060451510505445f0147080a5407555155565550)
	(_ent
		(_time 1467341209840)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_port (_int teste1 0 0 40(_ent(_out))))
		(_port (_int teste2 0 0 41(_ent(_out))))
		(_port (_int teste3 0 0 42(_ent(_out))))
		(_port (_int teste4 0 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 51(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 53(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 53(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 59(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 6 0 59(_prcs 0)))
		(_var (_int esperaMemoria -1 0 60(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 7 0 61(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 8 0 62(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 63(_array -1 ((_dto i 11 i 0)))))
		(_var (_int z 9 0 63(_prcs 0)))
		(_prcs
			(line__58(_arch 0 0 58(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(13)(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000050 55 3028          1467341212148 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 49))
	(_version vd0)
	(_time 1467341212149 2016.06.30 23:46:52)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 3c6938396e6b6b2a316f2966643a693b3f3b383b3e)
	(_ent
		(_time 1467341209839)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_port (_int teste1 0 0 40(_ent(_out))))
		(_port (_int teste2 0 0 41(_ent(_out))))
		(_port (_int teste3 0 0 42(_ent(_out))))
		(_port (_int teste4 0 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 51(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 53(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 53(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 59(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 6 0 59(_prcs 0)))
		(_var (_int esperaMemoria -1 0 60(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 7 0 61(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 8 0 62(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 63(_array -1 ((_dto i 11 i 0)))))
		(_var (_int z 9 0 63(_prcs 0)))
		(_prcs
			(line__58(_arch 0 0 58(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(13)(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000050 55 3028          1467341269225 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 49))
	(_version vd0)
	(_time 1467341269226 2016.06.30 23:47:49)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 32653737316565243f6127686a3467353135363530)
	(_ent
		(_time 1467341209839)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_port (_int teste1 0 0 40(_ent(_out))))
		(_port (_int teste2 0 0 41(_ent(_out))))
		(_port (_int teste3 0 0 42(_ent(_out))))
		(_port (_int teste4 0 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 51(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 53(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 53(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 59(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 6 0 59(_prcs 0)))
		(_var (_int esperaMemoria -1 0 60(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 7 0 61(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 8 0 62(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 63(_array -1 ((_dto i 11 i 0)))))
		(_var (_int z 9 0 63(_prcs 0)))
		(_prcs
			(line__58(_arch 0 0 58(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(13)(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000065 55 3216          1467341351423 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467341351424 2016.06.30 23:49:11)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 4d1f4e4f1c1b1a5a4f495f17194b184b4e4b454b4e)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
				(_port (_int teste1 0 0 47(_ent (_out))))
				(_port (_int teste2 0 0 48(_ent (_out))))
				(_port (_int teste3 0 0 49(_ent (_out))))
				(_port (_int teste4 0 0 50(_ent (_out))))
			)
		)
	)
	(_inst teste 0 76(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
			((teste1)(teste1))
			((teste2)(teste2))
			((teste3)(teste3))
			((teste4)(teste4))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 55(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 56(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 57(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 58(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 59(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 59(_arch(_uni))))
		(_sig (_int Hit -1 0 62(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 63(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 64(_arch(_uni))))
		(_sig (_int EndOut 2 0 65(_arch(_uni))))
		(_sig (_int teste1 2 0 66(_arch(_uni))))
		(_sig (_int teste2 2 0 67(_arch(_uni))))
		(_sig (_int teste3 2 0 68(_arch(_uni))))
		(_sig (_int teste4 2 0 69(_arch(_uni))))
		(_cnst (_int clk -2 0 72(_arch((ns 4632233691727265792)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 92(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 100(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000050 55 3028          1467341491982 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 49))
	(_version vd0)
	(_time 1467341491983 2016.06.30 23:51:31)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 5f590f5c08080849520c4a0507590a585c585b585d)
	(_ent
		(_time 1467341209839)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_port (_int teste1 0 0 40(_ent(_out))))
		(_port (_int teste2 0 0 41(_ent(_out))))
		(_port (_int teste3 0 0 42(_ent(_out))))
		(_port (_int teste4 0 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 51(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 53(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 53(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 59(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 6 0 59(_prcs 0)))
		(_var (_int esperaMemoria -1 0 60(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 7 0 61(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 8 0 62(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 63(_array -1 ((_dto i 11 i 0)))))
		(_var (_int z 9 0 63(_prcs 0)))
		(_prcs
			(line__58(_arch 0 0 58(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(13)(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000050 55 3028          1467341676713 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 49))
	(_version vd0)
	(_time 1467341676714 2016.06.30 23:54:36)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code feaca9aeaaa9a9e8f3aeeba4a6f8abf9fdf9faf9fc)
	(_ent
		(_time 1467341209839)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_port (_int teste1 0 0 40(_ent(_out))))
		(_port (_int teste2 0 0 41(_ent(_out))))
		(_port (_int teste3 0 0 42(_ent(_out))))
		(_port (_int teste4 0 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 51(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 53(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 53(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 59(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 6 0 59(_prcs 0)))
		(_var (_int esperaMemoria -1 0 60(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 7 0 61(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 8 0 62(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 63(_array -1 ((_dto i 11 i 0)))))
		(_var (_int z 9 0 63(_prcs 0)))
		(_prcs
			(line__58(_arch 0 0 58(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(13)(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000050 55 3078          1467342310738 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 49))
	(_version vd0)
	(_time 1467342310739 2016.07.01 00:05:10)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 9d93cf92c8caca8b90ce88c7c59bc89a9e9a999a9f)
	(_ent
		(_time 1467341209839)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_port (_int teste1 0 0 40(_ent(_out))))
		(_port (_int teste2 0 0 41(_ent(_out))))
		(_port (_int teste3 0 0 42(_ent(_out))))
		(_port (_int teste4 0 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 51(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 53(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 53(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 59(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 6 0 59(_prcs 0)))
		(_var (_int esperaMemoria -1 0 60(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 7 0 61(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 8 0 62(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 63(_array -1 ((_dto i 11 i 0)))))
		(_var (_int z 9 0 63(_prcs 0)))
		(_prcs
			(line__58(_arch 0 0 58(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(13)(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(33686018 33686018 33686018 33686018 33686018)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000065 55 3216          1467381638589 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467381638590 2016.07.01 11:00:38)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 11471616154746061315034b451744171217191712)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
				(_port (_int teste1 0 0 47(_ent (_out))))
				(_port (_int teste2 0 0 48(_ent (_out))))
				(_port (_int teste3 0 0 49(_ent (_out))))
				(_port (_int teste4 0 0 50(_ent (_out))))
			)
		)
	)
	(_inst teste 0 76(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
			((teste1)(teste1))
			((teste2)(teste2))
			((teste3)(teste3))
			((teste4)(teste4))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 55(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 56(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 57(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 58(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 59(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 59(_arch(_uni))))
		(_sig (_int Hit -1 0 62(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 63(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 64(_arch(_uni))))
		(_sig (_int EndOut 2 0 65(_arch(_uni))))
		(_sig (_int teste1 2 0 66(_arch(_uni))))
		(_sig (_int teste2 2 0 67(_arch(_uni))))
		(_sig (_int teste3 2 0 68(_arch(_uni))))
		(_sig (_int teste4 2 0 69(_arch(_uni))))
		(_cnst (_int clk -2 0 72(_arch((ns 4632233691727265792)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 92(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 100(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000050 55 3078          1467381675518 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 49))
	(_version vd0)
	(_time 1467381675519 2016.07.01 11:01:15)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 4b4e4b49181c1c5d46185e11134d1e4c484c4f4c49)
	(_ent
		(_time 1467341209839)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_port (_int teste1 0 0 40(_ent(_out))))
		(_port (_int teste2 0 0 41(_ent(_out))))
		(_port (_int teste3 0 0 42(_ent(_out))))
		(_port (_int teste4 0 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 51(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 53(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 53(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 59(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 6 0 59(_prcs 0)))
		(_var (_int esperaMemoria -1 0 60(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 7 0 61(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 8 0 62(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 63(_array -1 ((_dto i 11 i 0)))))
		(_var (_int z 9 0 63(_prcs 0)))
		(_prcs
			(line__58(_arch 0 0 58(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(13)(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(33686018 33686018 33686018 33686018 33686018)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000050 55 3078          1467381850560 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 49))
	(_version vd0)
	(_time 1467381850561 2016.07.01 11:04:10)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 12404715114545041f4107484a1447151115161510)
	(_ent
		(_time 1467341209839)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_port (_int teste1 0 0 40(_ent(_out))))
		(_port (_int teste2 0 0 41(_ent(_out))))
		(_port (_int teste3 0 0 42(_ent(_out))))
		(_port (_int teste4 0 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 51(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 53(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 53(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 59(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 6 0 59(_prcs 0)))
		(_var (_int esperaMemoria -1 0 60(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 7 0 61(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 8 0 62(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 63(_array -1 ((_dto i 11 i 0)))))
		(_var (_int z 9 0 63(_prcs 0)))
		(_prcs
			(line__58(_arch 0 0 58(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(13)(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(770)
		(33686018 33686018 33686018 33686018 33686018)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000050 55 3078          1467382242171 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 49))
	(_version vd0)
	(_time 1467382242172 2016.07.01 11:10:42)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code cb99c09e989c9cddc698de9193cd9eccc8cccfccc9)
	(_ent
		(_time 1467341209839)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_port (_int teste1 0 0 40(_ent(_out))))
		(_port (_int teste2 0 0 41(_ent(_out))))
		(_port (_int teste3 0 0 42(_ent(_out))))
		(_port (_int teste4 0 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 51(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 53(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 53(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 59(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 6 0 59(_prcs 0)))
		(_var (_int esperaMemoria -1 0 60(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 7 0 61(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 8 0 62(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 63(_array -1 ((_dto i 11 i 0)))))
		(_var (_int z 9 0 63(_prcs 0)))
		(_prcs
			(line__58(_arch 0 0 58(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(13)(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(33686018 33686018 33686018 33686018 33686018)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000065 55 3216          1467382330345 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467382330346 2016.07.01 11:12:10)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 37333232356160203533256d6331623134313f3134)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
				(_port (_int teste1 0 0 47(_ent (_out))))
				(_port (_int teste2 0 0 48(_ent (_out))))
				(_port (_int teste3 0 0 49(_ent (_out))))
				(_port (_int teste4 0 0 50(_ent (_out))))
			)
		)
	)
	(_inst teste 0 76(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
			((teste1)(teste1))
			((teste2)(teste2))
			((teste3)(teste3))
			((teste4)(teste4))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 55(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 56(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 57(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 58(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 59(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 59(_arch(_uni))))
		(_sig (_int Hit -1 0 62(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 63(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 64(_arch(_uni))))
		(_sig (_int EndOut 2 0 65(_arch(_uni))))
		(_sig (_int teste1 2 0 66(_arch(_uni))))
		(_sig (_int teste2 2 0 67(_arch(_uni))))
		(_sig (_int teste3 2 0 68(_arch(_uni))))
		(_sig (_int teste4 2 0 69(_arch(_uni))))
		(_cnst (_int clk -2 0 72(_arch((ns 4632233691727265792)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 92(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 100(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000050 55 3028          1467382459915 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 49))
	(_version vd0)
	(_time 1467382459916 2016.07.01 11:14:19)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 61653061613636776c32743b396734666266656663)
	(_ent
		(_time 1467341209839)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_port (_int teste1 0 0 40(_ent(_out))))
		(_port (_int teste2 0 0 41(_ent(_out))))
		(_port (_int teste3 0 0 42(_ent(_out))))
		(_port (_int teste4 0 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 51(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 53(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 53(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 59(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 6 0 59(_prcs 0)))
		(_var (_int esperaMemoria -1 0 60(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 7 0 61(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 8 0 62(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 63(_array -1 ((_dto i 11 i 0)))))
		(_var (_int z 9 0 63(_prcs 0)))
		(_prcs
			(line__58(_arch 0 0 58(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(13)(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000050 55 2835          1467382602979 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 45))
	(_version vd0)
	(_time 1467382602980 2016.07.01 11:16:42)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 37346532316060213a37226d6f3162303430333035)
	(_ent
		(_time 1467382602977)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 47(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 49(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 49(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 55(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 6 0 55(_prcs 0)))
		(_var (_int esperaMemoria -1 0 56(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 7 0 57(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 8 0 58(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_var (_int z 9 0 59(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000065 55 2759          1467382647704 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467382647705 2016.07.01 11:17:27)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code e6e1eab5e5b0b1f1e7e6f4bcb2e0b3e0e5e0eee0e5)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
			)
		)
	)
	(_inst teste 0 68(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 55(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 55(_arch(_uni))))
		(_sig (_int Hit -1 0 58(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 60(_arch(_uni))))
		(_sig (_int EndOut 2 0 61(_arch(_uni))))
		(_cnst (_int clk -2 0 64(_arch((ns 4632233691727265792)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 80(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 88(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000065 55 3638          1467383067028 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467383067029 2016.07.01 11:24:27)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code e6e7b7b5e5b0b1f1e7e6f4bcb2e0b3e0e5e0eee0e5)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
			)
		)
	)
	(_inst teste 0 68(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 55(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 55(_arch(_uni))))
		(_sig (_int Hit -1 0 58(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 60(_arch(_uni))))
		(_sig (_int EndOut 2 0 61(_arch(_uni))))
		(_cnst (_int clk -2 0 64(_arch((ns 4632233691727265792)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 80(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 88(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234 33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810 50529026 50529026 50529026 50529026 50529026 50529026 50529026 50529026 33686019 33686019 33686019 33686019 33686019 33686019 33686019 33686019)
		(50463235 50463235 50463235 50463235 50463235 50463235 50463235 50463235 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 50528771 50528771 50528771 50528771 50528771 50528771 50528771 50528771 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(50463491 50463491 50463491 50463491 50463491 50463491 50463491 50463491 33751811 33751811 33751811 33751811 33751811 33751811 33751811 33751811 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 50463234 33751554 50528770 33686274 50463490 33751810 50529026)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000065 55 3638          1467383085096 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467383085097 2016.07.01 11:24:45)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 75207474752322627475672f2173207376737d7376)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
			)
		)
	)
	(_inst teste 0 68(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 55(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 55(_arch(_uni))))
		(_sig (_int Hit -1 0 58(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 60(_arch(_uni))))
		(_sig (_int EndOut 2 0 61(_arch(_uni))))
		(_cnst (_int clk -2 0 64(_arch((ns 4632233691727265792)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 80(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 88(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234 33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810 50529026 50529026 50529026 50529026 50529026 50529026 50529026 50529026 33686019 33686019 33686019 33686019 33686019 33686019 33686019 33686019)
		(50463235 50463235 50463235 50463235 50463235 50463235 50463235 50463235 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 50528771 50528771 50528771 50528771 50528771 50528771 50528771 50528771 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(50463491 50463491 50463491 50463491 50463491 50463491 50463491 50463491 33751811 33751811 33751811 33751811 33751811 33751811 33751811 33751811 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 50463234 33751554 50528770 33686274 50463490 33751810 50529026)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000065 55 3638          1467383546110 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467383546111 2016.07.01 11:32:26)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 4c191d4e1a1a1b5b4d4c5e16184a194a4f4a444a4f)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
			)
		)
	)
	(_inst teste 0 68(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 55(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 55(_arch(_uni))))
		(_sig (_int Hit -1 0 58(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 60(_arch(_uni))))
		(_sig (_int EndOut 2 0 61(_arch(_uni))))
		(_cnst (_int clk -2 0 64(_arch((ns 4632233691727265792)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 80(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 88(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 33686018)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234 33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810 50529026 50529026 50529026 50529026 50529026 50529026 50529026 50529026 33686019 33686019 33686019 33686019 33686019 33686019 33686019 33686019)
		(50463235 50463235 50463235 50463235 50463235 50463235 50463235 50463235 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 50528771 50528771 50528771 50528771 50528771 50528771 50528771 50528771 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(50463491 50463491 50463491 50463491 50463491 50463491 50463491 50463491 33751811 33751811 33751811 33751811 33751811 33751811 33751811 33751811 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 50463234 33751554 50528770 33686274 50463490 33751810 50529026)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000065 55 3638          1467383896374 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467383896375 2016.07.01 11:38:16)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 8680848885d0d191878694dcd280d38085808e8085)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
			)
		)
	)
	(_inst teste 0 68(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 55(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 55(_arch(_uni))))
		(_sig (_int Hit -1 0 58(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 60(_arch(_uni))))
		(_sig (_int EndOut 2 0 61(_arch(_uni))))
		(_cnst (_int clk -2 0 64(_arch((ns 4632233691727265792)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 80(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 88(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 33686018)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274 50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33686019 33686019 33686019 33686019 33686019 33686019 33686019 33686019 50529026 50529026 50529026 50529026 50529026 50529026 50529026 50529026 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810 50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
		(33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275 50528771 50528771 50528771 50528771 50528771 50528771 50528771 50528771 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 50463235 50463235 50463235 50463235 50463235 50463235 50463235 50463235)
		(33686018 50463234 33751554 50528770 33686274 50463490 33751810 50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811 33751811 33751811 33751811 33751811 33751811 33751811 33751811 50463491 50463491 50463491 50463491 50463491 50463491 50463491 50463491)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000050 55 2835          1467384163449 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 45))
	(_version vd0)
	(_time 1467384163450 2016.07.01 11:42:43)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code ccc8c6999e9b9bdac1ccd99694ca99cbcfcbc8cbce)
	(_ent
		(_time 1467382602976)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 47(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 49(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 49(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 55(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 6 0 55(_prcs 0)))
		(_var (_int esperaMemoria -1 0 56(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 7 0 57(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 8 0 58(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_var (_int z 9 0 59(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000065 55 3638          1467384228173 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467384228174 2016.07.01 11:43:48)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 9b9e9994cccdcc8c9a9b89c1cf9dce9d989d939d98)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
			)
		)
	)
	(_inst teste 0 68(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 55(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 55(_arch(_uni))))
		(_sig (_int Hit -1 0 58(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 60(_arch(_uni))))
		(_sig (_int EndOut 2 0 61(_arch(_uni))))
		(_cnst (_int clk -2 0 64(_arch((ns 4626322717216342016)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 80(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 88(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 33686018)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274 50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33686019 33686019 33686019 33686019 33686019 33686019 33686019 33686019 50529026 50529026 50529026 50529026 50529026 50529026 50529026 50529026 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810 50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
		(33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275 50528771 50528771 50528771 50528771 50528771 50528771 50528771 50528771 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 50463235 50463235 50463235 50463235 50463235 50463235 50463235 50463235)
		(33686018 50463234 33751554 50528770 33686274 50463490 33751810 50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811 33751811 33751811 33751811 33751811 33751811 33751811 33751811 50463491 50463491 50463491 50463491 50463491 50463491 50463491 50463491)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000065 55 3715          1467384295375 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467384295376 2016.07.01 11:44:55)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 1e1b4e194e4849091f100c444a184b181d1816181d)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
			)
		)
	)
	(_inst teste 0 68(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 55(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 55(_arch(_uni))))
		(_sig (_int Hit -1 0 58(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 60(_arch(_uni))))
		(_sig (_int EndOut 2 0 61(_arch(_uni))))
		(_cnst (_int clk -2 0 64(_arch((ns 4626322717216342016)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 80(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 88(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 33686018)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274 50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33686019 33686019 33686019 33686019 33686019 33686019 33686019 33686019 50529026 50529026 50529026 50529026 50529026 50529026 50529026 50529026 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810 50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
		(33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275 50528771 50528771 50528771 50528771 50528771 50528771 50528771 50528771 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 50463235 50463235 50463235 50463235 50463235 50463235 50463235 50463235)
		(33686018 50463234 33751554 50528770 33686274 50463490 33751810 50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811 33751811 33751811 33751811 33751811 33751811 33751811 33751811 50463491 50463491 50463491 50463491 50463491 50463491 50463491 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000050 55 2835          1467384514762 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 45))
	(_version vd0)
	(_time 1467384514763 2016.07.01 11:48:34)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 1d13181a484a4a0b10130847451b481a1e1a191a1f)
	(_ent
		(_time 1467382602976)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 47(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 49(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 49(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 55(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 6 0 55(_prcs 0)))
		(_var (_int esperaMemoria -1 0 56(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 7 0 57(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 8 0 58(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_var (_int z 9 0 59(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000065 55 3715          1467384570405 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467384570406 2016.07.01 11:49:30)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 7577277475232262747b672f2173207376737d7376)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
			)
		)
	)
	(_inst teste 0 68(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 55(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 55(_arch(_uni))))
		(_sig (_int Hit -1 0 58(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 60(_arch(_uni))))
		(_sig (_int EndOut 2 0 61(_arch(_uni))))
		(_cnst (_int clk -2 0 64(_arch((ns 4626322717216342016)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 80(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 88(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463491)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274 50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33686019 33686019 33686019 33686019 33686019 33686019 33686019 33686019 50529026 50529026 50529026 50529026 50529026 50529026 50529026 50529026 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810 50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
		(33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275 50528771 50528771 50528771 50528771 50528771 50528771 50528771 50528771 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 50463235 50463235 50463235 50463235 50463235 50463235 50463235 50463235)
		(33686018 50463234 33751554 50528770 33686274 50463490 33751810 50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811 33751811 33751811 33751811 33751811 33751811 33751811 33751811 50463491 50463491 50463491 50463491 50463491 50463491 50463491 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000050 55 2835          1467384678550 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 45))
	(_version vd0)
	(_time 1467384678551 2016.07.01 11:51:18)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code e2e4e4b1e1b5b5f4efe2f7b8bae4b7e5e1e5e6e5e0)
	(_ent
		(_time 1467382602976)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 47(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 49(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 49(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 55(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 6 0 55(_prcs 0)))
		(_var (_int esperaMemoria -1 0 56(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 7 0 57(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 8 0 58(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_var (_int z 9 0 59(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
I 000065 55 3715          1467384694298 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467384694299 2016.07.01 11:51:34)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 686b6f68653e3f7f69667a323c6e3d6e6b6e606e6b)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
			)
		)
	)
	(_inst teste 0 68(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 55(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 55(_arch(_uni))))
		(_sig (_int Hit -1 0 58(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 60(_arch(_uni))))
		(_sig (_int EndOut 2 0 61(_arch(_uni))))
		(_cnst (_int clk -2 0 64(_arch((ns 4626322717216342016)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 80(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 88(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463491)
		(33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274 50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33686019 33686019 33686019 33686019 33686019 33686019 33686019 33686019 50529026 50529026 50529026 50529026 50529026 50529026 50529026 50529026 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810 50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490)
		(33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275 50528771 50528771 50528771 50528771 50528771 50528771 50528771 50528771 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 50463235 50463235 50463235 50463235 50463235 50463235 50463235 50463235)
		(33686018 50463234 33751554 50528770 33686274 50463490 33751810 50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811 33751811 33751811 33751811 33751811 33751811 33751811 33751811 50463491 50463491 50463491 50463491 50463491 50463491 50463491 50463491)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000065 55 3715          1467384751914 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467384751915 2016.07.01 11:52:31)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 7174717075272666707f632b257724777277797772)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
			)
		)
	)
	(_inst teste 0 68(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 55(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 55(_arch(_uni))))
		(_sig (_int Hit -1 0 58(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 60(_arch(_uni))))
		(_sig (_int EndOut 2 0 61(_arch(_uni))))
		(_cnst (_int clk -2 0 64(_arch((ns 4626322717216342016)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 80(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 88(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463491)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529026 50529026 50529026 50529026 50529026 50529026 50529026 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810 50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490 33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50528771 50528771 50528771 50528771 50528771 50528771 50528771 50528771 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 50463235 50463235 50463235 50463235 50463235 50463235 50463235 50463235 33686019 33686019 33686019 33686019 33686019 33686019 33686019 33686019)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811 33751811 33751811 33751811 33751811 33751811 33751811 33751811 50463491 50463491 50463491 50463491 50463491 50463491 50463491 50463491 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000065 55 3715          1467384827453 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467384827454 2016.07.01 11:53:47)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 8c8fda82dadadb9b8d829ed6d88ad98a8f8a848a8f)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
			)
		)
	)
	(_inst teste 0 68(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 55(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 55(_arch(_uni))))
		(_sig (_int Hit -1 0 58(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 60(_arch(_uni))))
		(_sig (_int EndOut 2 0 61(_arch(_uni))))
		(_cnst (_int clk -2 0 64(_arch((ns 4626322717216342016)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 80(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 88(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463491)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529026 50529026 50529026 50529026 50529026 50529026 50529026 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810 50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490 33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50528771 50528771 50528771 50528771 50528771 50528771 50528771 50528771 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 50463235 50463235 50463235 50463235 50463235 50463235 50463235 50463235 33686019 33686019 33686019 33686019 33686019 33686019 33686019 33686019)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811 33751811 33751811 33751811 33751811 33751811 33751811 33751811 50463491 50463491 50463491 50463491 50463491 50463491 50463491 50463491 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000065 55 3715          1467385378366 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467385378367 2016.07.01 12:02:58)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code 86d3818885d0d191878894dcd280d38085808e8085)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
			)
		)
	)
	(_inst teste 0 68(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 55(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 55(_arch(_uni))))
		(_sig (_int Hit -1 0 58(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 60(_arch(_uni))))
		(_sig (_int EndOut 2 0 61(_arch(_uni))))
		(_cnst (_int clk -2 0 64(_arch((ns 4626322717216342016)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 80(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 88(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463491)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529026 50529026 50529026 50529026 50529026 50529026 50529026 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810 50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490 33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50528771 50528771 50528771 50528771 50528771 50528771 50528771 50528771 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 50463235 50463235 50463235 50463235 50463235 50463235 50463235 50463235 33686019 33686019 33686019 33686019 33686019 33686019 33686019 33686019)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811 33751811 33751811 33751811 33751811 33751811 33751811 33751811 50463491 50463491 50463491 50463491 50463491 50463491 50463491 50463491 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(50463234 50463234 50463234 50463234 50463234 50463234 33751554 50463234)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
V 000050 55 2912          1467385471090 CacheInst
(_unit VHDL (cacheinstrucoes 0 29(cacheinst 0 45))
	(_version vd0)
	(_time 1467385471091 2016.07.01 12:04:31)
	(_source (\./../src/CacheInstrucoes.vhd\))
	(_parameters tan)
	(_code c5c29290c19292d3c8c4d09f9dc390c2c6c2c1c2c7)
	(_ent
		(_time 1467382602976)
	)
	(_object
		(_port (_int clock -1 0 31(_ent(_in)(_event))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_port (_int MemPronta -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndIn 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoIn 1 0 35(_ent(_in))))
		(_port (_int Hit -1 0 36(_ent(_out))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int DadoOut 0 0 38(_ent(_out))))
		(_port (_int EndOut 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1 ((_dto i 31 i 0)))))
		(_type (_int cacheinst 0 47(_array 2 ((_dto i 4095 i 0)))))
		(_sig (_int cache 3 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~13 0 49(_array -1 ((_dto i 20 i 0)))))
		(_type (_int blocos 0 49(_array 4 ((_dto i 255 i 0)))))
		(_sig (_int bloc 5 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{20~downto~0}~132 0 55(_array -1 ((_dto i 20 i 0)))))
		(_var (_int EndInterno 6 0 55(_prcs 0)))
		(_var (_int esperaMemoria -1 0 56(_prcs 0((i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1 ((_dto i 1 i 0)))))
		(_var (_int x 7 0 57(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_var (_int y 8 0 58(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_var (_int z 9 0 59(_prcs 0)))
		(_prcs
			(line__54(_arch 0 0 54(_prcs (_simple)(_trgt(5)(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3(d_31_4))(3(d_11_0))(3(d_11_4))(3(d_31_12))(4(d_127_96))(4(d_95_64))(4(d_63_32))(4(d_31_0))(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 2)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CacheInst 1 -1)
)
V 000065 55 3715          1467385640108 TestbenchCacheInstrucoes
(_unit VHDL (testbenchcacheinstrucoes 0 29(testbenchcacheinstrucoes 0 34))
	(_version vd0)
	(_time 1467385640109 2016.07.01 12:07:20)
	(_source (\./../src/TestbenchCacheInstrucoes.vhd\))
	(_parameters tan)
	(_code fca9f9acaaaaabebfeffeea6a8faa9fafffaf4faff)
	(_ent
		(_time 1467334956416)
	)
	(_comp
		(CacheInstrucoes
			(_object
				(_port (_int clock -1 0 38(_ent (_in))))
				(_port (_int reset -1 0 39(_ent (_in))))
				(_port (_int MemPronta -1 0 40(_ent (_in))))
				(_port (_int EndIn 0 0 41(_ent (_in))))
				(_port (_int DadoIn 1 0 42(_ent (_in))))
				(_port (_int Hit -1 0 43(_ent (_out))))
				(_port (_int MemRead -1 0 44(_ent (_out))))
				(_port (_int DadoOut 0 0 45(_ent (_out))))
				(_port (_int EndOut 0 0 46(_ent (_out))))
			)
		)
	)
	(_inst teste 0 68(_comp CacheInstrucoes)
		(_port
			((clock)(clock))
			((reset)(reset))
			((MemPronta)(MemPronta))
			((EndIn)(EndIn))
			((DadoIn)(DadoIn))
			((Hit)(Hit))
			((MemRead)(MemRead))
			((DadoOut)(DadoOut))
			((EndOut)(EndOut))
		)
		(_use (_ent . CacheInstrucoes)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int clock -1 0 51(_arch(_uni((i 2))))))
		(_sig (_int reset -1 0 52(_arch(_uni((i 2))))))
		(_sig (_int MemPronta -1 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int EndIn 2 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 55(_array -1 ((_dto i 127 i 0)))))
		(_sig (_int DadoIn 3 0 55(_arch(_uni))))
		(_sig (_int Hit -1 0 58(_arch(_uni((i 2))))))
		(_sig (_int MemRead -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int DadoOut 2 0 60(_arch(_uni))))
		(_sig (_int EndOut 2 0 61(_arch(_uni))))
		(_cnst (_int clk -2 0 64(_arch((ns 4626322717216342016)))))
		(_cnst (_int \clk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 80(_prcs (_wait_for)(_trgt(0)))))
			(estimulos(_arch 1 0 88(_prcs (_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463491)
		(50528770 50528770 50528770 50528770 50528770 50528770 50528770 50528770 33751554 33751554 33751554 33751554 33751554 33751554 33751554 33751554 50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529026 50529026 50529026 50529026 50529026 50529026 50529026 33751810 33751810 33751810 33751810 33751810 33751810 33751810 33751810 50463490 50463490 50463490 50463490 50463490 50463490 50463490 50463490 33686274 33686274 33686274 33686274 33686274 33686274 33686274 33686274)
		(50528771 50528771 50528771 50528771 50528771 50528771 50528771 50528771 33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555 50463235 50463235 50463235 50463235 50463235 50463235 50463235 50463235 33686019 33686019 33686019 33686019 33686019 33686019 33686019 33686019)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811 33751811 33751811 33751811 33751811 33751811 33751811 33751811 50463491 50463491 50463491 50463491 50463491 50463491 50463491 50463491 33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(50463234 50463234 50463234 50463234 50463234 50463234 33751554 50463234)
	)
	(_model . TestbenchCacheInstrucoes 3 -1)
)
I 000057 55 841           1467386914683 MemoriaPrincipal
(_unit VHDL (memoriaprincipal 0 28(memoriaprincipal 0 41))
	(_version vd0)
	(_time 1467386914684 2016.07.01 12:28:34)
	(_source (\./../src/MemoriaPrincipal.vhd\))
	(_parameters tan)
	(_code cfcb9f9a9c98cfd998cbdd9597c9cec8cfc8cdc9c6)
	(_ent
		(_time 1467386914681)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int reset -1 0 31(_ent(_in))))
		(_port (_int ReadI -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndI 0 0 33(_ent(_in))))
		(_port (_int IPronta -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 35(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoI 1 0 35(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000057 55 1136          1467397587943 MemoriaPrincipal
(_unit VHDL (memoriaprincipal 0 28(memoriaprincipal 0 47))
	(_version vd0)
	(_time 1467397587944 2016.07.01 15:26:27)
	(_source (\./../src/MemoriaPrincipal.vhd\))
	(_parameters tan)
	(_code 3137643435663127663f236b693730363136333738)
	(_ent
		(_time 1467397587941)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int reset -1 0 31(_ent(_in))))
		(_port (_int ReadInst -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndInst 0 0 33(_ent(_in))))
		(_port (_int ReadDado -1 0 34(_ent(_in))))
		(_port (_int WriteDado -1 0 35(_ent(_in))))
		(_port (_int EndDado 0 0 36(_ent(_in))))
		(_port (_int InstPronta -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 38(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoInst 1 0 38(_ent(_out))))
		(_port (_int DadoPronto -1 0 39(_ent(_out))))
		(_port (_int DadoDadoIn 0 0 40(_ent(_out))))
		(_port (_int DadoDadoOut 1 0 41(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000057 55 1138          1467399028337 MemoriaPrincipal
(_unit VHDL (memoriaprincipal 0 28(memoriaprincipal 0 47))
	(_version vd0)
	(_time 1467399028338 2016.07.01 15:50:28)
	(_source (\./../src/MemoriaPrincipal.vhd\))
	(_parameters tan)
	(_code c797c192c590c7d190c9d59d9fc1c6c0c7c0c5c1ce)
	(_ent
		(_time 1467399028335)
	)
	(_object
		(_port (_int clockmp -1 0 30(_ent(_in))))
		(_port (_int reset -1 0 31(_ent(_in))))
		(_port (_int ReadInst -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndInst 0 0 33(_ent(_in))))
		(_port (_int ReadDado -1 0 34(_ent(_in))))
		(_port (_int WriteDado -1 0 35(_ent(_in))))
		(_port (_int EndDado 0 0 36(_ent(_in))))
		(_port (_int InstPronta -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 38(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoInst 1 0 38(_ent(_out))))
		(_port (_int DadoPronto -1 0 39(_ent(_out))))
		(_port (_int DadoDadoIn 0 0 40(_ent(_out))))
		(_port (_int DadoDadoOut 1 0 41(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000057 55 1234          1467399742534 MemoriaPrincipal
(_unit VHDL (memoriaprincipal 0 28(memoriaprincipal 0 47))
	(_version vd0)
	(_time 1467399742535 2016.07.01 16:02:22)
	(_source (\./../src/MemoriaPrincipal.vhd\))
	(_parameters tan)
	(_code 92c1c79d95c59284c5c680c8ca949395929590949b)
	(_ent
		(_time 1467399028334)
	)
	(_object
		(_port (_int clockmp -1 0 30(_ent(_in))))
		(_port (_int reset -1 0 31(_ent(_in))))
		(_port (_int ReadInst -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndInst 0 0 33(_ent(_in))))
		(_port (_int ReadDado -1 0 34(_ent(_in))))
		(_port (_int WriteDado -1 0 35(_ent(_in))))
		(_port (_int EndDado 0 0 36(_ent(_in))))
		(_port (_int InstPronta -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 38(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoInst 1 0 38(_ent(_out))))
		(_port (_int DadoPronto -1 0 39(_ent(_out))))
		(_port (_int DadoDadoIn 0 0 40(_ent(_out))))
		(_port (_int DadoDadoOut 1 0 41(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . MemoriaPrincipal 1 -1)
)
V 000057 55 1233          1467400466757 MemoriaPrincipal
(_unit VHDL (memoriaprincipal 0 28(memoriaprincipal 0 47))
	(_version vd0)
	(_time 1467400466758 2016.07.01 16:14:26)
	(_source (\./../src/MemoriaPrincipal.vhd\))
	(_parameters tan)
	(_code 8dde8c83dcda8d9bdad99fd7d58b8c8a8d8a8f8b84)
	(_ent
		(_time 1467400466755)
	)
	(_object
		(_port (_int clockmp -1 0 30(_ent(_in))))
		(_port (_int reset -1 0 31(_ent(_in))))
		(_port (_int ReadInst -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1 ((_dto i 31 i 0)))))
		(_port (_int EndInst 0 0 33(_ent(_in))))
		(_port (_int ReadDado -1 0 34(_ent(_in))))
		(_port (_int WriteDado -1 0 35(_ent(_in))))
		(_port (_int EndDado 0 0 36(_ent(_in))))
		(_port (_int DadoDadoIn 0 0 37(_ent(_in))))
		(_port (_int InstPronta -1 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 39(_array -1 ((_dto i 127 i 0)))))
		(_port (_int DadoInst 1 0 39(_ent(_out))))
		(_port (_int DadoPronto -1 0 40(_ent(_out))))
		(_port (_int DadoDadoOut 1 0 41(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . MemoriaPrincipal 1 -1)
)
