{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 4104, "design__instance__area": 26888.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 38, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.003424651687964797, "power__switching__total": 0.003535248339176178, "power__leakage__total": 2.7147448733444435e-08, "power__total": 0.0069599272683262825, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.44900071043173356, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.44859903173006394, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.31762871010177524, "timing__setup__ws__corner:nom_tt_025C_1v80": 12.11662093842936, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 16, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 38, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.5917037027826297, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.5913233403636358, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8935920034630077, "timing__setup__ws__corner:nom_ss_100C_1v60": 8.4123652647177, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 38, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3876180874875752, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3872085262022078, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10990303422850989, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.531782299913658, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 24, "design__max_fanout_violation__count": 38, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.38429929770620147, "clock__skew__worst_setup": 0.38406043321569777, "timing__hold__ws": 0.10744894167432073, "timing__setup__ws": 8.176721753344186, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 284.56 295.28", "design__core__bbox": "5.52 10.88 278.76 282.88", "design__io": 106, "design__die__area": 84024.9, "design__core__area": 74321.3, "design__instance__count__stdcell": 4104, "design__instance__area__stdcell": 26888.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.361785, "design__instance__utilization__stdcell": 0.361785, "design__instance__count__class:buffer": 612, "design__instance__count__class:inverter": 26, "design__instance__count__class:sequential_cell": 280, "design__instance__count__class:multi_input_combinational_cell": 1332, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 5593, "design__instance__count__class:tap_cell": 1071, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 11385347, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 90771.3, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 700, "design__instance__count__class:clock_buffer": 44, "design__instance__count__class:clock_inverter": 28, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 126, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "antenna_diodes_count": 11, "design__instance__count__class:antenna_cell": 11, "route__net": 3050, "route__net__special": 2, "route__drc_errors__iter:1": 1875, "route__wirelength__iter:1": 100261, "route__drc_errors__iter:2": 1221, "route__wirelength__iter:2": 99309, "route__drc_errors__iter:3": 1076, "route__wirelength__iter:3": 99009, "route__drc_errors__iter:4": 141, "route__wirelength__iter:4": 98919, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 98922, "route__drc_errors": 0, "route__wirelength": 98922, "route__vias": 22164, "route__vias__singlecut": 22164, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 386.09, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 33, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 33, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 33, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 38, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.4445540450477446, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.44432012104984026, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3138793758192752, "timing__setup__ws__corner:min_tt_025C_1v80": 12.269962282392118, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 33, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 8, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 38, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.5850079475317466, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.5847870131435977, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8888521281699228, "timing__setup__ws__corner:min_ss_100C_1v60": 8.555570716268177, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 33, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 38, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.38429929770620147, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.38406043321569777, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10744894167432073, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.624176838992899, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 33, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 38, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.45460905771039367, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.45359059458994966, "timing__hold__ws__corner:max_tt_025C_1v80": 0.32101699984645615, "timing__setup__ws__corner:max_tt_025C_1v80": 11.978562480966614, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 33, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 24, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 38, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.5998851585270848, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.598917488111454, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8993332999526268, "timing__setup__ws__corner:max_ss_100C_1v60": 8.176721753344186, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 33, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 38, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.39180523823221847, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.39076845643135005, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11227696867805408, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.445781757458672, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 33, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 33, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79889, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79976, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00111432, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000940264, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000224647, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000940264, "design_powergrid__voltage__worst": 0.000940264, "design_powergrid__voltage__worst__net:VPWR": 1.79889, "design_powergrid__drop__worst": 0.00111432, "design_powergrid__drop__worst__net:VPWR": 0.00111432, "design_powergrid__voltage__worst__net:VGND": 0.000940264, "design_powergrid__drop__worst__net:VGND": 0.000940264, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000237, "ir__drop__worst": 0.00111, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}