{"titles": ["Chronos: A timing analyzer for embedded software", "Automated systolic array architecture synthesis for high throughput CNN inference on FPGAs", "Timing analysis of concurrent programs running on shared cache multi-cores", "Evaluating fast algorithms for convolutional neural networks on FPGAs", "Coordinated static and dynamic cache bypassing for GPUs", "Exploring heterogeneous algorithms for accelerating deep convolutional neural networks on FPGAs", "C-LSTM: Enabling efficient LSTM using structured compression techniques on FPGAs", "An efficient compiler framework for cache bypassing on GPUs", "High-level synthesis: productivity, performance, and software constraints", "Optimizing the mapreduce framework on intel xeon phi coprocessor", "Efficient GPU spatial-temporal multitasking", "Improving high level synthesis optimization opportunity through polyhedral transformations", "Enabling coordinated register allocation and thread-level parallelism optimization for GPUs", "Hi-fi playback: Tolerating position errors in shift operations of racetrack memory", "Lin-analyzer: a high-level performance analysis tool for FPGA-based accelerators", "An accurate GPU performance model for effective control flow divergence optimization", "Instruction cache locking using temporal reuse profile", "Timing Analysis of Concurrent Programs Running on Shared Cache Multi-cores", "High level synthesis of stereo matching: Productivity, performance, and software constraints", "Scale-free sparse matrix-vector multiplication on many-core architectures", "Multilevel granularity parallelism synthesis on FPGAs", "WCET-centric partial instruction cache locking", "Mrphi: An optimized mapreduce framework on intel xeon phi coprocessors", "Multi-level context ultra-aggregation for stereo matching", "WCET-centric dynamic instruction cache locking", "SpWA: An efficient sparse winograd convolutional neural networks accelerator on FPGAs", "COMBA: A comprehensive model-based analysis framework for high level synthesis of real applications", "Design space exploration of multiple loops on FPGAs using high level synthesis", "Run-time technique for simultaneous aging and power optimization in GPGPUs", "A study of high-level synthesis: Promises and challenges", "Fork Path: Improving Efficiency of ORAM by Removing Redundant Memory Accesses", "A real-time 3D sound localization system with miniature microphone array for virtual reality", "Cache modeling in probabilistic execution time analysis", "Design Space exploration of FPGA-based accelerators with multi-level parallelism", "TGPA: tile-grained pipeline architecture for low latency CNN inference", "Flexcl: An analytical performance model for opencl workloads on flexible fpgas", "CuMF_SGD: Parallelized stochastic gradient descent for matrix factorization on GPUs", "Static analysis for fast and accurate design space exploration of caches", "An efficient compiler framework for cache bypassing on GPUs", "An efficient compiler framework for cache bypassing on GPUs", "Real-time implementation and performance optimization of 3D sound localization on GPUs", "Shared cache aware task mapping for WCRT minimization", "High-level synthesis of multiple dependent CUDA kernels on FPGA", "REQ-YOLO: A resource-aware, efficient quantization framework for object detection on FPGAs", "FCUDA-NoC: A scalable and efficient network-on-chip implementation for the CUDA-to-FPGA flow", "A unified framework of dnn weight pruning and weight clustering/quantization using admm", "A comprehensive framework for synthesizing stencil algorithms on FPGAs using OpenCL model", "Throughput optimization for streaming applications on CPU-FPGA heterogeneous systems", "Efficient custom instructions generation for system-level design", "An efficient hardware accelerator for sparse convolutional neural networks on fpgas", "Evaluating fast algorithms for convolutional neural networks on FPGAs", "Efficient kernel management on GPUs", "Improved procedure placement for set associative caches", "Overcoming data transfer bottlenecks in FPGA-based DNN accelerators via layer conscious memory management", "A coordinated tiling and batching framework for efficient GEMM on GPUs", "Performance-centric register file design for GPUs using racetrack memory", "Integrated instruction cache analysis and locking in multitasking real-time systems", "Efficient kernel management on GPUs", "Cumf_sgd: Fast and scalable matrix factorization", "Throughput-oriented kernel porting onto FPGAs", "Efficient recurrent neural networks using structured matrices in fpgas", "cuMBIR: An efficient framework for low-dose x-ray CT image reconstruction on GPUs", "FlexCL: A model of performance and power for OpenCL workloads on FPGAs", "Timing analysis of body area network application", "Exploiting sparsity to accelerate fully connected layers of cnn-based applications on mobile socs", "Register and thread structure optimization for GPUs", "E-LSTM: Efficient inference of sparse LSTM on embedded heterogeneous system", "Frequency improvement of systolic array-based CNNs on FPGAs", "Enabling high performance deep learning networks on embedded systems", "Performance-centric optimization for racetrack memory based register file on GPUs", "Inside the Schwarzschild-Tangherlini black holes", "An analytical approach for fast and accurate design space exploration of instruction caches", "Performance modeling and directives optimization for high level synthesis on fpga", "Fune: An FPGA tuning framework for CNN acceleration", "Optimizing cache bypassing and warp scheduling for GPUs", "Integrated CUDA-to-FPGA synthesis with network-on-chip", "FlexTensor: An Automatic Schedule Exploration and Optimization Framework for Tensor Computation on Heterogeneous System", "CuLDA_CGS: solving large-scale LDA problems on GPUs", "Exploring cache bypassing and partitioning for multi-tasking on GPUs", "Instruction cache locking using temporal reuse profile", "Cache-aware optimization of BAN applications", "CuLDA: solving large-scale LDA Problems on GPUs", "Speedy: An accelerator for sparse convolutional neural networks on fpgas", "Overcoming data transfer bottlenecks in dnn accelerators via layer-conscious memory managment", "CRAT: Enabling Coordinated Register Allocation and Thread-Level Parallelism Optimization for GPUs", "A hybrid approach to cache management in heterogeneous CPU-FPGA platforms", "FCUDA-HB: Hierarchical and scalable bus architecture generation on fpgas with the FCUDA flow", "SPART: Optimizing CNNs by Utilizing Both Sparsity of Weights and Feature Maps", "Accelerating convolutional neural networks on FPGAs", "Poly: Efficient heterogeneous system and application management for interactive applications", "CAMAS: Static and dynamic hybrid cache management for CPU-FPGA platforms", "Rapid design space exploration of two-level unified caches", "Cache-aware optimization of BAN applications", "Enabling Efficient Fast Convolution Algorithms on GPUs via MegaKernels", "Zac: Towards Automatic Optimization and Deployment of Quantized Deep Neural Networks on Embedded Devices", "LexicalAT: Lexical-Based Adversarial Reinforcement Training for Robust Sentiment Classification", "Student Cluster Competition 2017, Team Peking University: Reproducing vectorization of the Tersoff multi-body potential on the Intel Broadwell architecture", "Analytical Two-Level Near Threshold Cache Exploration for Low Power Biomedical Applications", "ParConnect reproducibility report", "Programming FPGAs Using OpenCL from Performance Model to Application Study", "A Framework for Iterative Stencil Algorithm Synthesis on FPGAs from OpenCL Programming Model", "\u57fa\u4e8e\u8d5b\u9053\u5b58\u50a8\u7684\u5bc4\u5b58\u5668\u5806\u5728 GPU \u4e0a\u7684\u6027\u80fd\u4f18\u5316", "Quantitative performance and power analysis of LTE using high level synthesis", "HPCA 2018 Program Committee", "False Key-Controlled Aggressive Voltage Scaling: A Countermeasure Against LPA Attacks................. W. Yu and S. K\u00f6se 2149", "Improved Procedure Placement for Set Associative Caches", "Mobile 3D Vision\u2013Algorithm & Platform Challenges", "Chronos Version 2.0 User Manual"], "ids": ["e2b6b97a-234e-4b3e-879b-1425c0c02894", "1ab5675d-a8f4-459b-8c3c-16ef5b5c24a9", "25d1811d-3482-4638-9ac0-010423c24f5f", "10a9c48b-3afc-485e-9082-0f2145faec1b", "6477fada-2f9f-4db6-b727-f371e81de960", "a1304f4b-604f-43ac-b854-7fc5e16c3977", "bdfb0ba8-da69-4c20-87c0-1ae9bd026dea", "42af9759-1e1a-40eb-aec6-dc9189f8abf4", "0168e216-37a2-4116-b5de-d68e4303e5c4", "b2e8dc31-72e4-425e-8f7a-f3749de50533", "455d62b2-416c-48b0-9f56-71224a2c1102", "22ce4eba-ce5e-4d49-a849-08046800f2f8", "7ef8c7e7-89a0-4263-872d-60953191a60c", "1ab5675d-a8f4-459b-8c3c-16ef5b5c24a9", "23fd2afc-a4bf-4308-ab45-69cdf2d96af0", "55380e8a-6f2b-4704-a28d-8595939e1b85", "297ca018-ff40-4b03-8e75-451d157f4e96", "597065e3-6b85-4729-8118-7b8bc3dd203c", "45753e0e-9f6a-4de4-85af-99601b897e78", "edfdc385-140c-4b21-8ce3-bbd7b1a0d370", "af8b40cc-a9ea-44cb-861a-128d82aa3957", "0b73042d-a8e1-4b49-8fa9-1f9cbdf2387d", "f101aedd-798b-4e8c-b910-e8bc082ddecc", "cf69a8d3-7f03-485f-ad5b-c325f5d92b9b", "5cd7ae94-b0f3-4e10-b22d-a00001f5b3d8", "d7b30eac-c19b-4086-a67b-9c4aadff1e49", "47a69a1e-ab61-4e0f-8fcd-9353d38998c4", "8f47dd90-f04c-40fa-8737-bc4e08649a0b", "10a9c48b-3afc-485e-9082-0f2145faec1b", "10a9c48b-3afc-485e-9082-0f2145faec1b", "5e39b02e-1220-43eb-8487-6c45d4aeb622", "9665009d-6cad-4702-889d-ed7aa782fa37", "9fa1a0ae-e3d8-42c5-99b1-5cf8ddd56be4", "0908be24-2863-4984-996f-a2165276e031", "0281cc84-2a09-4aca-a363-d0627f269787", "175fd84c-605b-4336-a713-03c6b3c134c8", "552569b7-e4df-4bdf-aaa8-e5e097664313", "3f1b6939-3fa1-4360-a71e-d7087a90397c", "1d4cdff5-5534-459f-b665-ba702feef938", "2ff6ae4b-0503-4f92-bb57-cccc26dd342b", "552569b7-e4df-4bdf-aaa8-e5e097664313", "d71014e2-1d22-4fa7-b878-50cce3f90de1", "e42a7161-6710-4b97-a175-94583722699c", "c5ae5a52-f4b3-4bca-a928-8289b5395af7", "b7d2dc3e-70b9-42c7-9b56-4264818597a3", "780fe63d-d338-4fa7-91a2-ff727d3d9bb9", "ca2d5cca-efa2-40e6-be92-6a8e9f41a0b3", "ead1690e-9109-4fed-838f-4d9505092b47", "7ef8c7e7-89a0-4263-872d-60953191a60c", "a2d794ef-e5b1-4c81-8efd-3565874dc1f2", "80e198c8-a7bd-4d47-b582-8613abfd2d08", "7a3dc1a7-0bde-4073-b287-e2b1a0e49b31", "a2d794ef-e5b1-4c81-8efd-3565874dc1f2", "f0415dd2-bc02-4df2-b822-a39de0867d96", "3f1b6939-3fa1-4360-a71e-d7087a90397c"]}