
IR_Fillter_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073e4  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  080074f4  080074f4  000084f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075dc  080075dc  00009010  2**0
                  CONTENTS
  4 .ARM          00000000  080075dc  080075dc  00009010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080075dc  080075dc  00009010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075dc  080075dc  000085dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080075e0  080075e0  000085e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080075e4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002924  20000010  080075f4  00009010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20002934  080075f4  00009934  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b8ad  00000000  00000000  00009039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000043eb  00000000  00000000  000248e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b78  00000000  00000000  00028cd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001581  00000000  00000000  0002a850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bb7b  00000000  00000000  0002bdd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020c57  00000000  00000000  0004794c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009fb99  00000000  00000000  000685a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010813c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007384  00000000  00000000  00108180  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0010f504  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	080074dc 	.word	0x080074dc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	080074dc 	.word	0x080074dc

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	@ (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	@ (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	@ 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	2000002c 	.word	0x2000002c
 800017c:	20000080 	.word	0x20000080

08000180 <swap_uint16>:
{
    return (*(int*)a - *(int*)b);
}
/* Hoán đổi hai phần tử uint16_t */
static void swap_uint16(uint16_t *a, uint16_t *b)
{
 8000180:	b480      	push	{r7}
 8000182:	b085      	sub	sp, #20
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
 8000188:	6039      	str	r1, [r7, #0]
    uint16_t temp = *a;
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	881b      	ldrh	r3, [r3, #0]
 800018e:	81fb      	strh	r3, [r7, #14]
    *a = *b;
 8000190:	683b      	ldr	r3, [r7, #0]
 8000192:	881a      	ldrh	r2, [r3, #0]
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	801a      	strh	r2, [r3, #0]
    *b = temp;
 8000198:	683b      	ldr	r3, [r7, #0]
 800019a:	89fa      	ldrh	r2, [r7, #14]
 800019c:	801a      	strh	r2, [r3, #0]
}
 800019e:	bf00      	nop
 80001a0:	3714      	adds	r7, #20
 80001a2:	46bd      	mov	sp, r7
 80001a4:	bc80      	pop	{r7}
 80001a6:	4770      	bx	lr

080001a8 <partition_uint16>:

/* Hàm phân vùng cho uint16_t */
static int partition_uint16(uint16_t arr[], int low, int high)
{
 80001a8:	b580      	push	{r7, lr}
 80001aa:	b088      	sub	sp, #32
 80001ac:	af00      	add	r7, sp, #0
 80001ae:	60f8      	str	r0, [r7, #12]
 80001b0:	60b9      	str	r1, [r7, #8]
 80001b2:	607a      	str	r2, [r7, #4]
    uint16_t pivot = arr[high];
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	005b      	lsls	r3, r3, #1
 80001b8:	68fa      	ldr	r2, [r7, #12]
 80001ba:	4413      	add	r3, r2
 80001bc:	881b      	ldrh	r3, [r3, #0]
 80001be:	82fb      	strh	r3, [r7, #22]
    int i = low - 1;
 80001c0:	68bb      	ldr	r3, [r7, #8]
 80001c2:	3b01      	subs	r3, #1
 80001c4:	61fb      	str	r3, [r7, #28]

    for (int j = low; j < high; j++)
 80001c6:	68bb      	ldr	r3, [r7, #8]
 80001c8:	61bb      	str	r3, [r7, #24]
 80001ca:	e018      	b.n	80001fe <partition_uint16+0x56>
    {
        if (arr[j] <= pivot)
 80001cc:	69bb      	ldr	r3, [r7, #24]
 80001ce:	005b      	lsls	r3, r3, #1
 80001d0:	68fa      	ldr	r2, [r7, #12]
 80001d2:	4413      	add	r3, r2
 80001d4:	881b      	ldrh	r3, [r3, #0]
 80001d6:	8afa      	ldrh	r2, [r7, #22]
 80001d8:	429a      	cmp	r2, r3
 80001da:	d30d      	bcc.n	80001f8 <partition_uint16+0x50>
        {
            i++;
 80001dc:	69fb      	ldr	r3, [r7, #28]
 80001de:	3301      	adds	r3, #1
 80001e0:	61fb      	str	r3, [r7, #28]
            swap_uint16(&arr[i], &arr[j]);
 80001e2:	69fb      	ldr	r3, [r7, #28]
 80001e4:	005b      	lsls	r3, r3, #1
 80001e6:	68fa      	ldr	r2, [r7, #12]
 80001e8:	18d0      	adds	r0, r2, r3
 80001ea:	69bb      	ldr	r3, [r7, #24]
 80001ec:	005b      	lsls	r3, r3, #1
 80001ee:	68fa      	ldr	r2, [r7, #12]
 80001f0:	4413      	add	r3, r2
 80001f2:	4619      	mov	r1, r3
 80001f4:	f7ff ffc4 	bl	8000180 <swap_uint16>
    for (int j = low; j < high; j++)
 80001f8:	69bb      	ldr	r3, [r7, #24]
 80001fa:	3301      	adds	r3, #1
 80001fc:	61bb      	str	r3, [r7, #24]
 80001fe:	69ba      	ldr	r2, [r7, #24]
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	429a      	cmp	r2, r3
 8000204:	dbe2      	blt.n	80001cc <partition_uint16+0x24>
        }
    }
    swap_uint16(&arr[i + 1], &arr[high]);
 8000206:	69fb      	ldr	r3, [r7, #28]
 8000208:	3301      	adds	r3, #1
 800020a:	005b      	lsls	r3, r3, #1
 800020c:	68fa      	ldr	r2, [r7, #12]
 800020e:	18d0      	adds	r0, r2, r3
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	005b      	lsls	r3, r3, #1
 8000214:	68fa      	ldr	r2, [r7, #12]
 8000216:	4413      	add	r3, r2
 8000218:	4619      	mov	r1, r3
 800021a:	f7ff ffb1 	bl	8000180 <swap_uint16>
    return i + 1;
 800021e:	69fb      	ldr	r3, [r7, #28]
 8000220:	3301      	adds	r3, #1
}
 8000222:	4618      	mov	r0, r3
 8000224:	3720      	adds	r7, #32
 8000226:	46bd      	mov	sp, r7
 8000228:	bd80      	pop	{r7, pc}

0800022a <quickSort_uint16>:

/* Hàm QuickSort đệ quy cho uint16_t */
static void quickSort_uint16(uint16_t arr[], int low, int high)
{
 800022a:	b580      	push	{r7, lr}
 800022c:	b086      	sub	sp, #24
 800022e:	af00      	add	r7, sp, #0
 8000230:	60f8      	str	r0, [r7, #12]
 8000232:	60b9      	str	r1, [r7, #8]
 8000234:	607a      	str	r2, [r7, #4]
    if (low < high)
 8000236:	68ba      	ldr	r2, [r7, #8]
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	429a      	cmp	r2, r3
 800023c:	da13      	bge.n	8000266 <quickSort_uint16+0x3c>
    {
        int pi = partition_uint16(arr, low, high);
 800023e:	687a      	ldr	r2, [r7, #4]
 8000240:	68b9      	ldr	r1, [r7, #8]
 8000242:	68f8      	ldr	r0, [r7, #12]
 8000244:	f7ff ffb0 	bl	80001a8 <partition_uint16>
 8000248:	6178      	str	r0, [r7, #20]

        quickSort_uint16(arr, low, pi - 1);
 800024a:	697b      	ldr	r3, [r7, #20]
 800024c:	3b01      	subs	r3, #1
 800024e:	461a      	mov	r2, r3
 8000250:	68b9      	ldr	r1, [r7, #8]
 8000252:	68f8      	ldr	r0, [r7, #12]
 8000254:	f7ff ffe9 	bl	800022a <quickSort_uint16>
        quickSort_uint16(arr, pi + 1, high);
 8000258:	697b      	ldr	r3, [r7, #20]
 800025a:	3301      	adds	r3, #1
 800025c:	687a      	ldr	r2, [r7, #4]
 800025e:	4619      	mov	r1, r3
 8000260:	68f8      	ldr	r0, [r7, #12]
 8000262:	f7ff ffe2 	bl	800022a <quickSort_uint16>
    }
}
 8000266:	bf00      	nop
 8000268:	3718      	adds	r7, #24
 800026a:	46bd      	mov	sp, r7
 800026c:	bd80      	pop	{r7, pc}

0800026e <quickSortArray_uint16>:

/* Hàm tiện ích để gọi từ bên ngoài */
void quickSortArray_uint16(uint16_t arr[], int n)
{
 800026e:	b580      	push	{r7, lr}
 8000270:	b082      	sub	sp, #8
 8000272:	af00      	add	r7, sp, #0
 8000274:	6078      	str	r0, [r7, #4]
 8000276:	6039      	str	r1, [r7, #0]
    quickSort_uint16(arr, 0, n - 1);
 8000278:	683b      	ldr	r3, [r7, #0]
 800027a:	3b01      	subs	r3, #1
 800027c:	461a      	mov	r2, r3
 800027e:	2100      	movs	r1, #0
 8000280:	6878      	ldr	r0, [r7, #4]
 8000282:	f7ff ffd2 	bl	800022a <quickSort_uint16>
}
 8000286:	bf00      	nop
 8000288:	3708      	adds	r7, #8
 800028a:	46bd      	mov	sp, r7
 800028c:	bd80      	pop	{r7, pc}

0800028e <Average_Caculate>:
uint16_t Average_Caculate(uint16_t * adc_array, uint8_t size, uint8_t skip)
{
 800028e:	b480      	push	{r7}
 8000290:	b085      	sub	sp, #20
 8000292:	af00      	add	r7, sp, #0
 8000294:	6078      	str	r0, [r7, #4]
 8000296:	460b      	mov	r3, r1
 8000298:	70fb      	strb	r3, [r7, #3]
 800029a:	4613      	mov	r3, r2
 800029c:	70bb      	strb	r3, [r7, #2]
    if (size <= 0 || skip < 0 || 2 * skip >= size) {
 800029e:	78fb      	ldrb	r3, [r7, #3]
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d004      	beq.n	80002ae <Average_Caculate+0x20>
 80002a4:	78bb      	ldrb	r3, [r7, #2]
 80002a6:	005a      	lsls	r2, r3, #1
 80002a8:	78fb      	ldrb	r3, [r7, #3]
 80002aa:	429a      	cmp	r2, r3
 80002ac:	db01      	blt.n	80002b2 <Average_Caculate+0x24>
        return 0;
 80002ae:	2300      	movs	r3, #0
 80002b0:	e027      	b.n	8000302 <Average_Caculate+0x74>
    }

    uint8_t start = skip;
 80002b2:	78bb      	ldrb	r3, [r7, #2]
 80002b4:	72bb      	strb	r3, [r7, #10]
    uint8_t end = size - skip - 1;
 80002b6:	78fa      	ldrb	r2, [r7, #3]
 80002b8:	78bb      	ldrb	r3, [r7, #2]
 80002ba:	1ad3      	subs	r3, r2, r3
 80002bc:	b2db      	uxtb	r3, r3
 80002be:	3b01      	subs	r3, #1
 80002c0:	727b      	strb	r3, [r7, #9]
    uint8_t count = end - start + 1;
 80002c2:	7a7a      	ldrb	r2, [r7, #9]
 80002c4:	7abb      	ldrb	r3, [r7, #10]
 80002c6:	1ad3      	subs	r3, r2, r3
 80002c8:	b2db      	uxtb	r3, r3
 80002ca:	3301      	adds	r3, #1
 80002cc:	723b      	strb	r3, [r7, #8]
    uint32_t tong = 0;
 80002ce:	2300      	movs	r3, #0
 80002d0:	60fb      	str	r3, [r7, #12]

    for (uint8_t i = start; i <= end; i++)
 80002d2:	7abb      	ldrb	r3, [r7, #10]
 80002d4:	72fb      	strb	r3, [r7, #11]
 80002d6:	e00b      	b.n	80002f0 <Average_Caculate+0x62>
    {
        tong += adc_array[i];
 80002d8:	7afb      	ldrb	r3, [r7, #11]
 80002da:	005b      	lsls	r3, r3, #1
 80002dc:	687a      	ldr	r2, [r7, #4]
 80002de:	4413      	add	r3, r2
 80002e0:	881b      	ldrh	r3, [r3, #0]
 80002e2:	461a      	mov	r2, r3
 80002e4:	68fb      	ldr	r3, [r7, #12]
 80002e6:	4413      	add	r3, r2
 80002e8:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = start; i <= end; i++)
 80002ea:	7afb      	ldrb	r3, [r7, #11]
 80002ec:	3301      	adds	r3, #1
 80002ee:	72fb      	strb	r3, [r7, #11]
 80002f0:	7afa      	ldrb	r2, [r7, #11]
 80002f2:	7a7b      	ldrb	r3, [r7, #9]
 80002f4:	429a      	cmp	r2, r3
 80002f6:	d9ef      	bls.n	80002d8 <Average_Caculate+0x4a>
    }

    return tong / count;
 80002f8:	7a3b      	ldrb	r3, [r7, #8]
 80002fa:	68fa      	ldr	r2, [r7, #12]
 80002fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000300:	b29b      	uxth	r3, r3
}
 8000302:	4618      	mov	r0, r3
 8000304:	3714      	adds	r7, #20
 8000306:	46bd      	mov	sp, r7
 8000308:	bc80      	pop	{r7}
 800030a:	4770      	bx	lr

0800030c <Button_Init>:

#include "handler_button.h"
#include "handler_delay.h"

uint8_t Button_Init(Button_name_t * Button, GPIO_TypeDef  *GPIOx, uint16_t GPIO_PIN)
{
 800030c:	b480      	push	{r7}
 800030e:	b085      	sub	sp, #20
 8000310:	af00      	add	r7, sp, #0
 8000312:	60f8      	str	r0, [r7, #12]
 8000314:	60b9      	str	r1, [r7, #8]
 8000316:	4613      	mov	r3, r2
 8000318:	80fb      	strh	r3, [r7, #6]
	Button->BUTTON_Port = GPIOx;
 800031a:	68fb      	ldr	r3, [r7, #12]
 800031c:	68ba      	ldr	r2, [r7, #8]
 800031e:	601a      	str	r2, [r3, #0]
	Button->BUTTON_Pin = GPIO_PIN;
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	88fa      	ldrh	r2, [r7, #6]
 8000324:	809a      	strh	r2, [r3, #4]
	return 1;
 8000326:	2301      	movs	r3, #1
}
 8000328:	4618      	mov	r0, r3
 800032a:	3714      	adds	r7, #20
 800032c:	46bd      	mov	sp, r7
 800032e:	bc80      	pop	{r7}
 8000330:	4770      	bx	lr

08000332 <Button_Read_Pin>:
uint8_t Button_Read_Pin(Button_name_t * Button)
{
 8000332:	b580      	push	{r7, lr}
 8000334:	b082      	sub	sp, #8
 8000336:	af00      	add	r7, sp, #0
 8000338:	6078      	str	r0, [r7, #4]
	return (HAL_GPIO_ReadPin(Button->BUTTON_Port, Button->BUTTON_Pin));
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	681a      	ldr	r2, [r3, #0]
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	889b      	ldrh	r3, [r3, #4]
 8000342:	4619      	mov	r1, r3
 8000344:	4610      	mov	r0, r2
 8000346:	f002 ff75 	bl	8003234 <HAL_GPIO_ReadPin>
 800034a:	4603      	mov	r3, r0
}
 800034c:	4618      	mov	r0, r3
 800034e:	3708      	adds	r7, #8
 8000350:	46bd      	mov	sp, r7
 8000352:	bd80      	pop	{r7, pc}

08000354 <BUTTON_Read>:

ButtonState_t BUTTON_Read(Button_name_t *Button)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	b082      	sub	sp, #8
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]

	Button->State = NO_CLICK;
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	2200      	movs	r2, #0
 8000360:	719a      	strb	r2, [r3, #6]
    while(Button_Read_Pin(Button) == NHAN)
 8000362:	e00b      	b.n	800037c <BUTTON_Read+0x28>
    {
    	Button->timePress++;
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	891b      	ldrh	r3, [r3, #8]
 8000368:	3301      	adds	r3, #1
 800036a:	b29a      	uxth	r2, r3
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	811a      	strh	r2, [r3, #8]
    	Button->isPress = 1;
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	2201      	movs	r2, #1
 8000374:	71da      	strb	r2, [r3, #7]
    	Delay_ms(1);
 8000376:	2001      	movs	r0, #1
 8000378:	f000 f868 	bl	800044c <Delay_ms>
    while(Button_Read_Pin(Button) == NHAN)
 800037c:	6878      	ldr	r0, [r7, #4]
 800037e:	f7ff ffd8 	bl	8000332 <Button_Read_Pin>
 8000382:	4603      	mov	r3, r0
 8000384:	2b00      	cmp	r3, #0
 8000386:	d0ed      	beq.n	8000364 <BUTTON_Read+0x10>
    }
    if(Button->isPress)
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	79db      	ldrb	r3, [r3, #7]
 800038c:	2b00      	cmp	r3, #0
 800038e:	d057      	beq.n	8000440 <BUTTON_Read+0xec>
    {
    	while(Button_Read_Pin(Button) == NHA)
 8000390:	e03a      	b.n	8000408 <BUTTON_Read+0xb4>
    	{
    		Button->timeDouble++;
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	895b      	ldrh	r3, [r3, #10]
 8000396:	3301      	adds	r3, #1
 8000398:	b29a      	uxth	r2, r3
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	815a      	strh	r2, [r3, #10]
    		Delay_ms(1);
 800039e:	2001      	movs	r0, #1
 80003a0:	f000 f854 	bl	800044c <Delay_ms>
    		if(Button->timeDouble >= DOUBLE_CLICK)
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	895b      	ldrh	r3, [r3, #10]
 80003a8:	2b01      	cmp	r3, #1
 80003aa:	d92d      	bls.n	8000408 <BUTTON_Read+0xb4>
    		{
    			if(Button->timePress > DEBOUND_TIME && Button->timePress < SIGNLE_CLICK_TIME)
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	891b      	ldrh	r3, [r3, #8]
 80003b0:	2b32      	cmp	r3, #50	@ 0x32
 80003b2:	d914      	bls.n	80003de <BUTTON_Read+0x8a>
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	891b      	ldrh	r3, [r3, #8]
 80003b8:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80003bc:	4293      	cmp	r3, r2
 80003be:	d80e      	bhi.n	80003de <BUTTON_Read+0x8a>
    			{
    				Button->isPress = 0;
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	2200      	movs	r2, #0
 80003c4:	71da      	strb	r2, [r3, #7]
    				Button->timePress = 0;
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	2200      	movs	r2, #0
 80003ca:	811a      	strh	r2, [r3, #8]
    				Button->timeDouble = 0;
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	2200      	movs	r2, #0
 80003d0:	815a      	strh	r2, [r3, #10]
    				Button->State = SINGLE_CLICK;
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	2201      	movs	r2, #1
 80003d6:	719a      	strb	r2, [r3, #6]
    				return Button->State;
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	799b      	ldrb	r3, [r3, #6]
 80003dc:	e031      	b.n	8000442 <BUTTON_Read+0xee>

    			}
    			else if(Button->timePress > SIGNLE_CLICK_TIME)
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	891b      	ldrh	r3, [r3, #8]
 80003e2:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80003e6:	4293      	cmp	r3, r2
 80003e8:	d90e      	bls.n	8000408 <BUTTON_Read+0xb4>
    			{
    				Button->isPress = 0;
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	2200      	movs	r2, #0
 80003ee:	71da      	strb	r2, [r3, #7]
					Button->timePress = 0;
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	2200      	movs	r2, #0
 80003f4:	811a      	strh	r2, [r3, #8]
					Button->timeDouble = 0;
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	2200      	movs	r2, #0
 80003fa:	815a      	strh	r2, [r3, #10]
					Button->State = LONGCLICK_3S;
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	2203      	movs	r2, #3
 8000400:	719a      	strb	r2, [r3, #6]
					return Button->State;
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	799b      	ldrb	r3, [r3, #6]
 8000406:	e01c      	b.n	8000442 <BUTTON_Read+0xee>
    	while(Button_Read_Pin(Button) == NHA)
 8000408:	6878      	ldr	r0, [r7, #4]
 800040a:	f7ff ff92 	bl	8000332 <Button_Read_Pin>
 800040e:	4603      	mov	r3, r0
 8000410:	2b01      	cmp	r3, #1
 8000412:	d0be      	beq.n	8000392 <BUTTON_Read+0x3e>
    			}
    		}
    	}
    	while(Button_Read_Pin(Button) == NHAN)
 8000414:	e00e      	b.n	8000434 <BUTTON_Read+0xe0>
    	{
			Button->isPress = 0;
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	2200      	movs	r2, #0
 800041a:	71da      	strb	r2, [r3, #7]
			Button->timePress = 0;
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	2200      	movs	r2, #0
 8000420:	811a      	strh	r2, [r3, #8]
			Button->timeDouble = 0;
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	2200      	movs	r2, #0
 8000426:	815a      	strh	r2, [r3, #10]
			Button->State = DOUBLE_CLICK;
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	2202      	movs	r2, #2
 800042c:	719a      	strb	r2, [r3, #6]
			return Button->State;
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	799b      	ldrb	r3, [r3, #6]
 8000432:	e006      	b.n	8000442 <BUTTON_Read+0xee>
    	while(Button_Read_Pin(Button) == NHAN)
 8000434:	6878      	ldr	r0, [r7, #4]
 8000436:	f7ff ff7c 	bl	8000332 <Button_Read_Pin>
 800043a:	4603      	mov	r3, r0
 800043c:	2b00      	cmp	r3, #0
 800043e:	d0ea      	beq.n	8000416 <BUTTON_Read+0xc2>
    	}
    }
    return NO_CLICK;
 8000440:	2300      	movs	r3, #0

}
 8000442:	4618      	mov	r0, r3
 8000444:	3708      	adds	r7, #8
 8000446:	46bd      	mov	sp, r7
 8000448:	bd80      	pop	{r7, pc}
	...

0800044c <Delay_ms>:
volatile uint32_t delay_start = 0;
volatile uint8_t delay_active = 0;
uint32_t delay_target_ms = 0;

void Delay_ms(uint32_t ms)
{
 800044c:	b480      	push	{r7}
 800044e:	b087      	sub	sp, #28
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
    uint32_t start = timer1_counter;
 8000454:	4b10      	ldr	r3, [pc, #64]	@ (8000498 <Delay_ms+0x4c>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	613b      	str	r3, [r7, #16]
    uint32_t target = (uint32_t)ms;
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	60fb      	str	r3, [r7, #12]

    while (1)
    {
        uint32_t elapsed;
        if (timer1_counter >= start)
 800045e:	4b0e      	ldr	r3, [pc, #56]	@ (8000498 <Delay_ms+0x4c>)
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	693a      	ldr	r2, [r7, #16]
 8000464:	429a      	cmp	r2, r3
 8000466:	d805      	bhi.n	8000474 <Delay_ms+0x28>
            elapsed = timer1_counter - start;
 8000468:	4b0b      	ldr	r3, [pc, #44]	@ (8000498 <Delay_ms+0x4c>)
 800046a:	681a      	ldr	r2, [r3, #0]
 800046c:	693b      	ldr	r3, [r7, #16]
 800046e:	1ad3      	subs	r3, r2, r3
 8000470:	617b      	str	r3, [r7, #20]
 8000472:	e006      	b.n	8000482 <Delay_ms+0x36>
        else
            elapsed = (0xFFFF - start) + timer1_counter + 1;
 8000474:	4b08      	ldr	r3, [pc, #32]	@ (8000498 <Delay_ms+0x4c>)
 8000476:	681a      	ldr	r2, [r3, #0]
 8000478:	693b      	ldr	r3, [r7, #16]
 800047a:	1ad3      	subs	r3, r2, r3
 800047c:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8000480:	617b      	str	r3, [r7, #20]

        if (elapsed >= target)
 8000482:	697a      	ldr	r2, [r7, #20]
 8000484:	68fb      	ldr	r3, [r7, #12]
 8000486:	429a      	cmp	r2, r3
 8000488:	d200      	bcs.n	800048c <Delay_ms+0x40>
    {
 800048a:	e7e8      	b.n	800045e <Delay_ms+0x12>
            break;
 800048c:	bf00      	nop
    }
}
 800048e:	bf00      	nop
 8000490:	371c      	adds	r7, #28
 8000492:	46bd      	mov	sp, r7
 8000494:	bc80      	pop	{r7}
 8000496:	4770      	bx	lr
 8000498:	20000504 	.word	0x20000504

0800049c <Flash_Write_Array_U16>:
 *      Author: Admin
 */
#include "handler_flash.h"

void Flash_Write_Array_U16(uint32_t addr, volatile uint16_t *data, uint16_t len)
{
 800049c:	b5b0      	push	{r4, r5, r7, lr}
 800049e:	b08a      	sub	sp, #40	@ 0x28
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	60f8      	str	r0, [r7, #12]
 80004a4:	60b9      	str	r1, [r7, #8]
 80004a6:	4613      	mov	r3, r2
 80004a8:	80fb      	strh	r3, [r7, #6]
    HAL_FLASH_Unlock();
 80004aa:	f002 fbaf 	bl	8002c0c <HAL_FLASH_Unlock>

    /* Xóa page chứa addr */
    FLASH_EraseInitTypeDef erase;
    uint32_t pageError;

    erase.TypeErase   = FLASH_TYPEERASE_PAGES;
 80004ae:	2300      	movs	r3, #0
 80004b0:	617b      	str	r3, [r7, #20]
    erase.PageAddress = addr;
 80004b2:	68fb      	ldr	r3, [r7, #12]
 80004b4:	61fb      	str	r3, [r7, #28]
    erase.NbPages     = 1;
 80004b6:	2301      	movs	r3, #1
 80004b8:	623b      	str	r3, [r7, #32]

    HAL_FLASHEx_Erase(&erase, &pageError);
 80004ba:	f107 0210 	add.w	r2, r7, #16
 80004be:	f107 0314 	add.w	r3, r7, #20
 80004c2:	4611      	mov	r1, r2
 80004c4:	4618      	mov	r0, r3
 80004c6:	f002 fc89 	bl	8002ddc <HAL_FLASHEx_Erase>

    /* Ghi từng phần tử */
    for(uint16_t i = 0; i < len; i++)
 80004ca:	2300      	movs	r3, #0
 80004cc:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80004ce:	e016      	b.n	80004fe <Flash_Write_Array_U16+0x62>
    {
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,
                          addr + i * 2,
 80004d0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80004d2:	005b      	lsls	r3, r3, #1
 80004d4:	461a      	mov	r2, r3
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,
 80004d6:	68fb      	ldr	r3, [r7, #12]
 80004d8:	18d1      	adds	r1, r2, r3
                          data[i]);
 80004da:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80004dc:	005b      	lsls	r3, r3, #1
 80004de:	68ba      	ldr	r2, [r7, #8]
 80004e0:	4413      	add	r3, r2
 80004e2:	881b      	ldrh	r3, [r3, #0]
 80004e4:	b29b      	uxth	r3, r3
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,
 80004e6:	b29b      	uxth	r3, r3
 80004e8:	2200      	movs	r2, #0
 80004ea:	461c      	mov	r4, r3
 80004ec:	4615      	mov	r5, r2
 80004ee:	4622      	mov	r2, r4
 80004f0:	462b      	mov	r3, r5
 80004f2:	2001      	movs	r0, #1
 80004f4:	f002 fb1a 	bl	8002b2c <HAL_FLASH_Program>
    for(uint16_t i = 0; i < len; i++)
 80004f8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80004fa:	3301      	adds	r3, #1
 80004fc:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80004fe:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000500:	88fb      	ldrh	r3, [r7, #6]
 8000502:	429a      	cmp	r2, r3
 8000504:	d3e4      	bcc.n	80004d0 <Flash_Write_Array_U16+0x34>
    }

    HAL_FLASH_Lock();
 8000506:	f002 fba7 	bl	8002c58 <HAL_FLASH_Lock>
}
 800050a:	bf00      	nop
 800050c:	3728      	adds	r7, #40	@ 0x28
 800050e:	46bd      	mov	sp, r7
 8000510:	bdb0      	pop	{r4, r5, r7, pc}

08000512 <Flash_Read_U16>:


uint16_t Flash_Read_U16(uint32_t addr)
{
 8000512:	b480      	push	{r7}
 8000514:	b083      	sub	sp, #12
 8000516:	af00      	add	r7, sp, #0
 8000518:	6078      	str	r0, [r7, #4]
    return *(volatile uint16_t*)addr;
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	881b      	ldrh	r3, [r3, #0]
 800051e:	b29b      	uxth	r3, r3
}
 8000520:	4618      	mov	r0, r3
 8000522:	370c      	adds	r7, #12
 8000524:	46bd      	mov	sp, r7
 8000526:	bc80      	pop	{r7}
 8000528:	4770      	bx	lr
	...

0800052c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800052c:	b5b0      	push	{r4, r5, r7, lr}
 800052e:	b0a6      	sub	sp, #152	@ 0x98
 8000530:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000532:	f001 f987 	bl	8001844 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000536:	f000 f8db 	bl	80006f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800053a:	f000 fb45 	bl	8000bc8 <MX_GPIO_Init>
  MX_DMA_Init();
 800053e:	f000 fb25 	bl	8000b8c <MX_DMA_Init>
  MX_ADC1_Init();
 8000542:	f000 f931 	bl	80007a8 <MX_ADC1_Init>
  MX_SPI1_Init();
 8000546:	f000 f9fb 	bl	8000940 <MX_SPI1_Init>
  MX_CAN_Init();
 800054a:	f000 f997 	bl	800087c <MX_CAN_Init>
  MX_I2C1_Init();
 800054e:	f000 f9c9 	bl	80008e4 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000552:	f000 fa2b 	bl	80009ac <MX_TIM1_Init>
  MX_TIM2_Init();
 8000556:	f000 fa79 	bl	8000a4c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 800055a:	f000 fac3 	bl	8000ae4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800055e:	f000 faeb 	bl	8000b38 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  Button_Init(&Button_ok, I2_GPIO_Port, I2_Pin);
 8000562:	2208      	movs	r2, #8
 8000564:	4951      	ldr	r1, [pc, #324]	@ (80006ac <main+0x180>)
 8000566:	4852      	ldr	r0, [pc, #328]	@ (80006b0 <main+0x184>)
 8000568:	f7ff fed0 	bl	800030c <Button_Init>
  Button_Init(&Button_ng, I1_GPIO_Port, I1_Pin);
 800056c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000570:	4950      	ldr	r1, [pc, #320]	@ (80006b4 <main+0x188>)
 8000572:	4851      	ldr	r0, [pc, #324]	@ (80006b8 <main+0x18c>)
 8000574:	f7ff feca 	bl	800030c <Button_Init>
  HAL_TIM_Base_Start_IT(&htim1);
 8000578:	4850      	ldr	r0, [pc, #320]	@ (80006bc <main+0x190>)
 800057a:	f003 fd81 	bl	8004080 <HAL_TIM_Base_Start_IT>
//  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_val, 4);
  for(uint8_t i = 0 ; i < 50; i++)
 800057e:	2300      	movs	r3, #0
 8000580:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 8000584:	e014      	b.n	80005b0 <main+0x84>
  {
	  HAL_GPIO_TogglePin(O1_GPIO_Port, O1_Pin);
 8000586:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800058a:	4848      	ldr	r0, [pc, #288]	@ (80006ac <main+0x180>)
 800058c:	f002 fe81 	bl	8003292 <HAL_GPIO_TogglePin>
	  Delay_ms(30);
 8000590:	201e      	movs	r0, #30
 8000592:	f7ff ff5b 	bl	800044c <Delay_ms>
	  HAL_GPIO_TogglePin(O2_GPIO_Port, O2_Pin);
 8000596:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800059a:	4844      	ldr	r0, [pc, #272]	@ (80006ac <main+0x180>)
 800059c:	f002 fe79 	bl	8003292 <HAL_GPIO_TogglePin>
	  Delay_ms(30);
 80005a0:	201e      	movs	r0, #30
 80005a2:	f7ff ff53 	bl	800044c <Delay_ms>
  for(uint8_t i = 0 ; i < 50; i++)
 80005a6:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80005aa:	3301      	adds	r3, #1
 80005ac:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 80005b0:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80005b4:	2b31      	cmp	r3, #49	@ 0x31
 80005b6:	d9e6      	bls.n	8000586 <main+0x5a>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of led_lock */
  osMutexDef(led_lock);
 80005b8:	2300      	movs	r3, #0
 80005ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80005be:	2300      	movs	r3, #0
 80005c0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  led_lockHandle = osMutexCreate(osMutex(led_lock));
 80005c4:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80005c8:	4618      	mov	r0, r3
 80005ca:	f004 fa68 	bl	8004a9e <osMutexCreate>
 80005ce:	4603      	mov	r3, r0
 80005d0:	4a3b      	ldr	r2, [pc, #236]	@ (80006c0 <main+0x194>)
 80005d2:	6013      	str	r3, [r2, #0]

  /* definition and creation of myMutex02 */
  osMutexDef(myMutex02);
 80005d4:	2300      	movs	r3, #0
 80005d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80005da:	2300      	movs	r3, #0
 80005dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  myMutex02Handle = osMutexCreate(osMutex(myMutex02));
 80005e0:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80005e4:	4618      	mov	r0, r3
 80005e6:	f004 fa5a 	bl	8004a9e <osMutexCreate>
 80005ea:	4603      	mov	r3, r0
 80005ec:	4a35      	ldr	r2, [pc, #212]	@ (80006c4 <main+0x198>)
 80005ee:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of button_mes */
  osMessageQDef(button_mes, 16, uint16_t);
 80005f0:	4b35      	ldr	r3, [pc, #212]	@ (80006c8 <main+0x19c>)
 80005f2:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 80005f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  button_mesHandle = osMessageCreate(osMessageQ(button_mes), NULL);
 80005fc:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000600:	2100      	movs	r1, #0
 8000602:	4618      	mov	r0, r3
 8000604:	f004 fae8 	bl	8004bd8 <osMessageCreate>
 8000608:	4603      	mov	r3, r0
 800060a:	4a30      	ldr	r2, [pc, #192]	@ (80006cc <main+0x1a0>)
 800060c:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800060e:	4b30      	ldr	r3, [pc, #192]	@ (80006d0 <main+0x1a4>)
 8000610:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8000614:	461d      	mov	r5, r3
 8000616:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000618:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800061a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800061e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000622:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000626:	2100      	movs	r1, #0
 8000628:	4618      	mov	r0, r3
 800062a:	f004 f9d8 	bl	80049de <osThreadCreate>
 800062e:	4603      	mov	r3, r0
 8000630:	4a28      	ldr	r2, [pc, #160]	@ (80006d4 <main+0x1a8>)
 8000632:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_Button */
  osThreadDef(Task_Button, StartTask_Button, osPriorityLow, 0, 384);
 8000634:	4b28      	ldr	r3, [pc, #160]	@ (80006d8 <main+0x1ac>)
 8000636:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 800063a:	461d      	mov	r5, r3
 800063c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800063e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000640:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000644:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_ButtonHandle = osThreadCreate(osThread(Task_Button), NULL);
 8000648:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800064c:	2100      	movs	r1, #0
 800064e:	4618      	mov	r0, r3
 8000650:	f004 f9c5 	bl	80049de <osThreadCreate>
 8000654:	4603      	mov	r3, r0
 8000656:	4a21      	ldr	r2, [pc, #132]	@ (80006dc <main+0x1b0>)
 8000658:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_Test_IR */
  osThreadDef(Task_Test_IR, StartTask_Test_IR, osPriorityLow, 0, 512);
 800065a:	4b21      	ldr	r3, [pc, #132]	@ (80006e0 <main+0x1b4>)
 800065c:	f107 0420 	add.w	r4, r7, #32
 8000660:	461d      	mov	r5, r3
 8000662:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000664:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000666:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800066a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_Test_IRHandle = osThreadCreate(osThread(Task_Test_IR), NULL);
 800066e:	f107 0320 	add.w	r3, r7, #32
 8000672:	2100      	movs	r1, #0
 8000674:	4618      	mov	r0, r3
 8000676:	f004 f9b2 	bl	80049de <osThreadCreate>
 800067a:	4603      	mov	r3, r0
 800067c:	4a19      	ldr	r2, [pc, #100]	@ (80006e4 <main+0x1b8>)
 800067e:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_ADC */
  osThreadDef(Task_ADC, StartTask_ADC, osPriorityLow, 0, 256);
 8000680:	4b19      	ldr	r3, [pc, #100]	@ (80006e8 <main+0x1bc>)
 8000682:	1d3c      	adds	r4, r7, #4
 8000684:	461d      	mov	r5, r3
 8000686:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000688:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800068a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800068e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_ADCHandle = osThreadCreate(osThread(Task_ADC), NULL);
 8000692:	1d3b      	adds	r3, r7, #4
 8000694:	2100      	movs	r1, #0
 8000696:	4618      	mov	r0, r3
 8000698:	f004 f9a1 	bl	80049de <osThreadCreate>
 800069c:	4603      	mov	r3, r0
 800069e:	4a13      	ldr	r2, [pc, #76]	@ (80006ec <main+0x1c0>)
 80006a0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80006a2:	f004 f995 	bl	80049d0 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 80006a6:	bf00      	nop
 80006a8:	e7fd      	b.n	80006a6 <main+0x17a>
 80006aa:	bf00      	nop
 80006ac:	40010c00 	.word	0x40010c00
 80006b0:	2000079c 	.word	0x2000079c
 80006b4:	40010800 	.word	0x40010800
 80006b8:	200007a8 	.word	0x200007a8
 80006bc:	200003c8 	.word	0x200003c8
 80006c0:	200004fc 	.word	0x200004fc
 80006c4:	20000500 	.word	0x20000500
 80006c8:	080074f4 	.word	0x080074f4
 80006cc:	200004f8 	.word	0x200004f8
 80006d0:	08007510 	.word	0x08007510
 80006d4:	200004e8 	.word	0x200004e8
 80006d8:	08007538 	.word	0x08007538
 80006dc:	200004ec 	.word	0x200004ec
 80006e0:	08007564 	.word	0x08007564
 80006e4:	200004f0 	.word	0x200004f0
 80006e8:	0800758c 	.word	0x0800758c
 80006ec:	200004f4 	.word	0x200004f4

080006f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b094      	sub	sp, #80	@ 0x50
 80006f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80006fa:	2228      	movs	r2, #40	@ 0x28
 80006fc:	2100      	movs	r1, #0
 80006fe:	4618      	mov	r0, r3
 8000700:	f006 feb2 	bl	8007468 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000704:	f107 0314 	add.w	r3, r7, #20
 8000708:	2200      	movs	r2, #0
 800070a:	601a      	str	r2, [r3, #0]
 800070c:	605a      	str	r2, [r3, #4]
 800070e:	609a      	str	r2, [r3, #8]
 8000710:	60da      	str	r2, [r3, #12]
 8000712:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000714:	1d3b      	adds	r3, r7, #4
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
 800071a:	605a      	str	r2, [r3, #4]
 800071c:	609a      	str	r2, [r3, #8]
 800071e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000720:	2301      	movs	r3, #1
 8000722:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000724:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000728:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800072a:	2300      	movs	r3, #0
 800072c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800072e:	2301      	movs	r3, #1
 8000730:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000732:	2302      	movs	r3, #2
 8000734:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000736:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800073a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800073c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000740:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000742:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000746:	4618      	mov	r0, r3
 8000748:	f002 ff00 	bl	800354c <HAL_RCC_OscConfig>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000752:	f000 fd9f 	bl	8001294 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000756:	230f      	movs	r3, #15
 8000758:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800075a:	2302      	movs	r3, #2
 800075c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800075e:	2300      	movs	r3, #0
 8000760:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000762:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000766:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000768:	2300      	movs	r3, #0
 800076a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800076c:	f107 0314 	add.w	r3, r7, #20
 8000770:	2102      	movs	r1, #2
 8000772:	4618      	mov	r0, r3
 8000774:	f003 f96c 	bl	8003a50 <HAL_RCC_ClockConfig>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800077e:	f000 fd89 	bl	8001294 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000782:	2302      	movs	r3, #2
 8000784:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000786:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800078a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800078c:	1d3b      	adds	r3, r7, #4
 800078e:	4618      	mov	r0, r3
 8000790:	f003 faec 	bl	8003d6c <HAL_RCCEx_PeriphCLKConfig>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800079a:	f000 fd7b 	bl	8001294 <Error_Handler>
  }
}
 800079e:	bf00      	nop
 80007a0:	3750      	adds	r7, #80	@ 0x50
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
	...

080007a8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b084      	sub	sp, #16
 80007ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007ae:	1d3b      	adds	r3, r7, #4
 80007b0:	2200      	movs	r2, #0
 80007b2:	601a      	str	r2, [r3, #0]
 80007b4:	605a      	str	r2, [r3, #4]
 80007b6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80007b8:	4b2e      	ldr	r3, [pc, #184]	@ (8000874 <MX_ADC1_Init+0xcc>)
 80007ba:	4a2f      	ldr	r2, [pc, #188]	@ (8000878 <MX_ADC1_Init+0xd0>)
 80007bc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80007be:	4b2d      	ldr	r3, [pc, #180]	@ (8000874 <MX_ADC1_Init+0xcc>)
 80007c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80007c4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007c6:	4b2b      	ldr	r3, [pc, #172]	@ (8000874 <MX_ADC1_Init+0xcc>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007cc:	4b29      	ldr	r3, [pc, #164]	@ (8000874 <MX_ADC1_Init+0xcc>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007d2:	4b28      	ldr	r3, [pc, #160]	@ (8000874 <MX_ADC1_Init+0xcc>)
 80007d4:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80007d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007da:	4b26      	ldr	r3, [pc, #152]	@ (8000874 <MX_ADC1_Init+0xcc>)
 80007dc:	2200      	movs	r2, #0
 80007de:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 80007e0:	4b24      	ldr	r3, [pc, #144]	@ (8000874 <MX_ADC1_Init+0xcc>)
 80007e2:	2204      	movs	r2, #4
 80007e4:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007e6:	4823      	ldr	r0, [pc, #140]	@ (8000874 <MX_ADC1_Init+0xcc>)
 80007e8:	f001 f88e 	bl	8001908 <HAL_ADC_Init>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80007f2:	f000 fd4f 	bl	8001294 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80007f6:	2300      	movs	r3, #0
 80007f8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007fa:	2301      	movs	r3, #1
 80007fc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80007fe:	2307      	movs	r3, #7
 8000800:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000802:	1d3b      	adds	r3, r7, #4
 8000804:	4619      	mov	r1, r3
 8000806:	481b      	ldr	r0, [pc, #108]	@ (8000874 <MX_ADC1_Init+0xcc>)
 8000808:	f001 fb5a 	bl	8001ec0 <HAL_ADC_ConfigChannel>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000812:	f000 fd3f 	bl	8001294 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000816:	2301      	movs	r3, #1
 8000818:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800081a:	2302      	movs	r3, #2
 800081c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800081e:	1d3b      	adds	r3, r7, #4
 8000820:	4619      	mov	r1, r3
 8000822:	4814      	ldr	r0, [pc, #80]	@ (8000874 <MX_ADC1_Init+0xcc>)
 8000824:	f001 fb4c 	bl	8001ec0 <HAL_ADC_ConfigChannel>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800082e:	f000 fd31 	bl	8001294 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000832:	2302      	movs	r3, #2
 8000834:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000836:	2303      	movs	r3, #3
 8000838:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800083a:	1d3b      	adds	r3, r7, #4
 800083c:	4619      	mov	r1, r3
 800083e:	480d      	ldr	r0, [pc, #52]	@ (8000874 <MX_ADC1_Init+0xcc>)
 8000840:	f001 fb3e 	bl	8001ec0 <HAL_ADC_ConfigChannel>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800084a:	f000 fd23 	bl	8001294 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800084e:	2303      	movs	r3, #3
 8000850:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000852:	2304      	movs	r3, #4
 8000854:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000856:	1d3b      	adds	r3, r7, #4
 8000858:	4619      	mov	r1, r3
 800085a:	4806      	ldr	r0, [pc, #24]	@ (8000874 <MX_ADC1_Init+0xcc>)
 800085c:	f001 fb30 	bl	8001ec0 <HAL_ADC_ConfigChannel>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8000866:	f000 fd15 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800086a:	bf00      	nop
 800086c:	3710      	adds	r7, #16
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	20000280 	.word	0x20000280
 8000878:	40012400 	.word	0x40012400

0800087c <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000880:	4b16      	ldr	r3, [pc, #88]	@ (80008dc <MX_CAN_Init+0x60>)
 8000882:	4a17      	ldr	r2, [pc, #92]	@ (80008e0 <MX_CAN_Init+0x64>)
 8000884:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 8000886:	4b15      	ldr	r3, [pc, #84]	@ (80008dc <MX_CAN_Init+0x60>)
 8000888:	2210      	movs	r2, #16
 800088a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800088c:	4b13      	ldr	r3, [pc, #76]	@ (80008dc <MX_CAN_Init+0x60>)
 800088e:	2200      	movs	r2, #0
 8000890:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000892:	4b12      	ldr	r3, [pc, #72]	@ (80008dc <MX_CAN_Init+0x60>)
 8000894:	2200      	movs	r2, #0
 8000896:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000898:	4b10      	ldr	r3, [pc, #64]	@ (80008dc <MX_CAN_Init+0x60>)
 800089a:	2200      	movs	r2, #0
 800089c:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 800089e:	4b0f      	ldr	r3, [pc, #60]	@ (80008dc <MX_CAN_Init+0x60>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80008a4:	4b0d      	ldr	r3, [pc, #52]	@ (80008dc <MX_CAN_Init+0x60>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80008aa:	4b0c      	ldr	r3, [pc, #48]	@ (80008dc <MX_CAN_Init+0x60>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80008b0:	4b0a      	ldr	r3, [pc, #40]	@ (80008dc <MX_CAN_Init+0x60>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80008b6:	4b09      	ldr	r3, [pc, #36]	@ (80008dc <MX_CAN_Init+0x60>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80008bc:	4b07      	ldr	r3, [pc, #28]	@ (80008dc <MX_CAN_Init+0x60>)
 80008be:	2200      	movs	r2, #0
 80008c0:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80008c2:	4b06      	ldr	r3, [pc, #24]	@ (80008dc <MX_CAN_Init+0x60>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80008c8:	4804      	ldr	r0, [pc, #16]	@ (80008dc <MX_CAN_Init+0x60>)
 80008ca:	f001 fcfb 	bl	80022c4 <HAL_CAN_Init>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 80008d4:	f000 fcde 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80008d8:	bf00      	nop
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	200002f4 	.word	0x200002f4
 80008e0:	40006400 	.word	0x40006400

080008e4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008e8:	4b12      	ldr	r3, [pc, #72]	@ (8000934 <MX_I2C1_Init+0x50>)
 80008ea:	4a13      	ldr	r2, [pc, #76]	@ (8000938 <MX_I2C1_Init+0x54>)
 80008ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80008ee:	4b11      	ldr	r3, [pc, #68]	@ (8000934 <MX_I2C1_Init+0x50>)
 80008f0:	4a12      	ldr	r2, [pc, #72]	@ (800093c <MX_I2C1_Init+0x58>)
 80008f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80008f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000934 <MX_I2C1_Init+0x50>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80008fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000934 <MX_I2C1_Init+0x50>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000900:	4b0c      	ldr	r3, [pc, #48]	@ (8000934 <MX_I2C1_Init+0x50>)
 8000902:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000906:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000908:	4b0a      	ldr	r3, [pc, #40]	@ (8000934 <MX_I2C1_Init+0x50>)
 800090a:	2200      	movs	r2, #0
 800090c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800090e:	4b09      	ldr	r3, [pc, #36]	@ (8000934 <MX_I2C1_Init+0x50>)
 8000910:	2200      	movs	r2, #0
 8000912:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000914:	4b07      	ldr	r3, [pc, #28]	@ (8000934 <MX_I2C1_Init+0x50>)
 8000916:	2200      	movs	r2, #0
 8000918:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800091a:	4b06      	ldr	r3, [pc, #24]	@ (8000934 <MX_I2C1_Init+0x50>)
 800091c:	2200      	movs	r2, #0
 800091e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000920:	4804      	ldr	r0, [pc, #16]	@ (8000934 <MX_I2C1_Init+0x50>)
 8000922:	f002 fccf 	bl	80032c4 <HAL_I2C_Init>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800092c:	f000 fcb2 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000930:	bf00      	nop
 8000932:	bd80      	pop	{r7, pc}
 8000934:	2000031c 	.word	0x2000031c
 8000938:	40005400 	.word	0x40005400
 800093c:	000186a0 	.word	0x000186a0

08000940 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000944:	4b17      	ldr	r3, [pc, #92]	@ (80009a4 <MX_SPI1_Init+0x64>)
 8000946:	4a18      	ldr	r2, [pc, #96]	@ (80009a8 <MX_SPI1_Init+0x68>)
 8000948:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800094a:	4b16      	ldr	r3, [pc, #88]	@ (80009a4 <MX_SPI1_Init+0x64>)
 800094c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000950:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000952:	4b14      	ldr	r3, [pc, #80]	@ (80009a4 <MX_SPI1_Init+0x64>)
 8000954:	2200      	movs	r2, #0
 8000956:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000958:	4b12      	ldr	r3, [pc, #72]	@ (80009a4 <MX_SPI1_Init+0x64>)
 800095a:	2200      	movs	r2, #0
 800095c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800095e:	4b11      	ldr	r3, [pc, #68]	@ (80009a4 <MX_SPI1_Init+0x64>)
 8000960:	2200      	movs	r2, #0
 8000962:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000964:	4b0f      	ldr	r3, [pc, #60]	@ (80009a4 <MX_SPI1_Init+0x64>)
 8000966:	2200      	movs	r2, #0
 8000968:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800096a:	4b0e      	ldr	r3, [pc, #56]	@ (80009a4 <MX_SPI1_Init+0x64>)
 800096c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000970:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000972:	4b0c      	ldr	r3, [pc, #48]	@ (80009a4 <MX_SPI1_Init+0x64>)
 8000974:	2218      	movs	r2, #24
 8000976:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000978:	4b0a      	ldr	r3, [pc, #40]	@ (80009a4 <MX_SPI1_Init+0x64>)
 800097a:	2200      	movs	r2, #0
 800097c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800097e:	4b09      	ldr	r3, [pc, #36]	@ (80009a4 <MX_SPI1_Init+0x64>)
 8000980:	2200      	movs	r2, #0
 8000982:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000984:	4b07      	ldr	r3, [pc, #28]	@ (80009a4 <MX_SPI1_Init+0x64>)
 8000986:	2200      	movs	r2, #0
 8000988:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800098a:	4b06      	ldr	r3, [pc, #24]	@ (80009a4 <MX_SPI1_Init+0x64>)
 800098c:	220a      	movs	r2, #10
 800098e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000990:	4804      	ldr	r0, [pc, #16]	@ (80009a4 <MX_SPI1_Init+0x64>)
 8000992:	f003 faa1 	bl	8003ed8 <HAL_SPI_Init>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800099c:	f000 fc7a 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80009a0:	bf00      	nop
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	20000370 	.word	0x20000370
 80009a8:	40013000 	.word	0x40013000

080009ac <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b086      	sub	sp, #24
 80009b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009b2:	f107 0308 	add.w	r3, r7, #8
 80009b6:	2200      	movs	r2, #0
 80009b8:	601a      	str	r2, [r3, #0]
 80009ba:	605a      	str	r2, [r3, #4]
 80009bc:	609a      	str	r2, [r3, #8]
 80009be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009c0:	463b      	mov	r3, r7
 80009c2:	2200      	movs	r2, #0
 80009c4:	601a      	str	r2, [r3, #0]
 80009c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009c8:	4b1e      	ldr	r3, [pc, #120]	@ (8000a44 <MX_TIM1_Init+0x98>)
 80009ca:	4a1f      	ldr	r2, [pc, #124]	@ (8000a48 <MX_TIM1_Init+0x9c>)
 80009cc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 80009ce:	4b1d      	ldr	r3, [pc, #116]	@ (8000a44 <MX_TIM1_Init+0x98>)
 80009d0:	2247      	movs	r2, #71	@ 0x47
 80009d2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009d4:	4b1b      	ldr	r3, [pc, #108]	@ (8000a44 <MX_TIM1_Init+0x98>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80009da:	4b1a      	ldr	r3, [pc, #104]	@ (8000a44 <MX_TIM1_Init+0x98>)
 80009dc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80009e0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009e2:	4b18      	ldr	r3, [pc, #96]	@ (8000a44 <MX_TIM1_Init+0x98>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80009e8:	4b16      	ldr	r3, [pc, #88]	@ (8000a44 <MX_TIM1_Init+0x98>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009ee:	4b15      	ldr	r3, [pc, #84]	@ (8000a44 <MX_TIM1_Init+0x98>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80009f4:	4813      	ldr	r0, [pc, #76]	@ (8000a44 <MX_TIM1_Init+0x98>)
 80009f6:	f003 faf3 	bl	8003fe0 <HAL_TIM_Base_Init>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000a00:	f000 fc48 	bl	8001294 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a08:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a0a:	f107 0308 	add.w	r3, r7, #8
 8000a0e:	4619      	mov	r1, r3
 8000a10:	480c      	ldr	r0, [pc, #48]	@ (8000a44 <MX_TIM1_Init+0x98>)
 8000a12:	f003 fc77 	bl	8004304 <HAL_TIM_ConfigClockSource>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000a1c:	f000 fc3a 	bl	8001294 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a20:	2300      	movs	r3, #0
 8000a22:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a24:	2300      	movs	r3, #0
 8000a26:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a28:	463b      	mov	r3, r7
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	4805      	ldr	r0, [pc, #20]	@ (8000a44 <MX_TIM1_Init+0x98>)
 8000a2e:	f003 fe59 	bl	80046e4 <HAL_TIMEx_MasterConfigSynchronization>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000a38:	f000 fc2c 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000a3c:	bf00      	nop
 8000a3e:	3718      	adds	r7, #24
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	200003c8 	.word	0x200003c8
 8000a48:	40012c00 	.word	0x40012c00

08000a4c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b086      	sub	sp, #24
 8000a50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a52:	f107 0308 	add.w	r3, r7, #8
 8000a56:	2200      	movs	r2, #0
 8000a58:	601a      	str	r2, [r3, #0]
 8000a5a:	605a      	str	r2, [r3, #4]
 8000a5c:	609a      	str	r2, [r3, #8]
 8000a5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a60:	463b      	mov	r3, r7
 8000a62:	2200      	movs	r2, #0
 8000a64:	601a      	str	r2, [r3, #0]
 8000a66:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a68:	4b1d      	ldr	r3, [pc, #116]	@ (8000ae0 <MX_TIM2_Init+0x94>)
 8000a6a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a6e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000a70:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae0 <MX_TIM2_Init+0x94>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a76:	4b1a      	ldr	r3, [pc, #104]	@ (8000ae0 <MX_TIM2_Init+0x94>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000a7c:	4b18      	ldr	r3, [pc, #96]	@ (8000ae0 <MX_TIM2_Init+0x94>)
 8000a7e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a82:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a84:	4b16      	ldr	r3, [pc, #88]	@ (8000ae0 <MX_TIM2_Init+0x94>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ae0 <MX_TIM2_Init+0x94>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a90:	4813      	ldr	r0, [pc, #76]	@ (8000ae0 <MX_TIM2_Init+0x94>)
 8000a92:	f003 faa5 	bl	8003fe0 <HAL_TIM_Base_Init>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d001      	beq.n	8000aa0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000a9c:	f000 fbfa 	bl	8001294 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000aa0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000aa4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000aa6:	f107 0308 	add.w	r3, r7, #8
 8000aaa:	4619      	mov	r1, r3
 8000aac:	480c      	ldr	r0, [pc, #48]	@ (8000ae0 <MX_TIM2_Init+0x94>)
 8000aae:	f003 fc29 	bl	8004304 <HAL_TIM_ConfigClockSource>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000ab8:	f000 fbec 	bl	8001294 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000abc:	2300      	movs	r3, #0
 8000abe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ac4:	463b      	mov	r3, r7
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	4805      	ldr	r0, [pc, #20]	@ (8000ae0 <MX_TIM2_Init+0x94>)
 8000aca:	f003 fe0b 	bl	80046e4 <HAL_TIMEx_MasterConfigSynchronization>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d001      	beq.n	8000ad8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000ad4:	f000 fbde 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000ad8:	bf00      	nop
 8000ada:	3718      	adds	r7, #24
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	20000410 	.word	0x20000410

08000ae4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ae8:	4b11      	ldr	r3, [pc, #68]	@ (8000b30 <MX_USART1_UART_Init+0x4c>)
 8000aea:	4a12      	ldr	r2, [pc, #72]	@ (8000b34 <MX_USART1_UART_Init+0x50>)
 8000aec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000aee:	4b10      	ldr	r3, [pc, #64]	@ (8000b30 <MX_USART1_UART_Init+0x4c>)
 8000af0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000af4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000af6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b30 <MX_USART1_UART_Init+0x4c>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000afc:	4b0c      	ldr	r3, [pc, #48]	@ (8000b30 <MX_USART1_UART_Init+0x4c>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b02:	4b0b      	ldr	r3, [pc, #44]	@ (8000b30 <MX_USART1_UART_Init+0x4c>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b08:	4b09      	ldr	r3, [pc, #36]	@ (8000b30 <MX_USART1_UART_Init+0x4c>)
 8000b0a:	220c      	movs	r2, #12
 8000b0c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b0e:	4b08      	ldr	r3, [pc, #32]	@ (8000b30 <MX_USART1_UART_Init+0x4c>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b14:	4b06      	ldr	r3, [pc, #24]	@ (8000b30 <MX_USART1_UART_Init+0x4c>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b1a:	4805      	ldr	r0, [pc, #20]	@ (8000b30 <MX_USART1_UART_Init+0x4c>)
 8000b1c:	f003 fe52 	bl	80047c4 <HAL_UART_Init>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000b26:	f000 fbb5 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	20000458 	.word	0x20000458
 8000b34:	40013800 	.word	0x40013800

08000b38 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b3c:	4b11      	ldr	r3, [pc, #68]	@ (8000b84 <MX_USART3_UART_Init+0x4c>)
 8000b3e:	4a12      	ldr	r2, [pc, #72]	@ (8000b88 <MX_USART3_UART_Init+0x50>)
 8000b40:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b42:	4b10      	ldr	r3, [pc, #64]	@ (8000b84 <MX_USART3_UART_Init+0x4c>)
 8000b44:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b48:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000b84 <MX_USART3_UART_Init+0x4c>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b50:	4b0c      	ldr	r3, [pc, #48]	@ (8000b84 <MX_USART3_UART_Init+0x4c>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b56:	4b0b      	ldr	r3, [pc, #44]	@ (8000b84 <MX_USART3_UART_Init+0x4c>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b5c:	4b09      	ldr	r3, [pc, #36]	@ (8000b84 <MX_USART3_UART_Init+0x4c>)
 8000b5e:	220c      	movs	r2, #12
 8000b60:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b62:	4b08      	ldr	r3, [pc, #32]	@ (8000b84 <MX_USART3_UART_Init+0x4c>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b68:	4b06      	ldr	r3, [pc, #24]	@ (8000b84 <MX_USART3_UART_Init+0x4c>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b6e:	4805      	ldr	r0, [pc, #20]	@ (8000b84 <MX_USART3_UART_Init+0x4c>)
 8000b70:	f003 fe28 	bl	80047c4 <HAL_UART_Init>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000b7a:	f000 fb8b 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b7e:	bf00      	nop
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	200004a0 	.word	0x200004a0
 8000b88:	40004800 	.word	0x40004800

08000b8c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b92:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc4 <MX_DMA_Init+0x38>)
 8000b94:	695b      	ldr	r3, [r3, #20]
 8000b96:	4a0b      	ldr	r2, [pc, #44]	@ (8000bc4 <MX_DMA_Init+0x38>)
 8000b98:	f043 0301 	orr.w	r3, r3, #1
 8000b9c:	6153      	str	r3, [r2, #20]
 8000b9e:	4b09      	ldr	r3, [pc, #36]	@ (8000bc4 <MX_DMA_Init+0x38>)
 8000ba0:	695b      	ldr	r3, [r3, #20]
 8000ba2:	f003 0301 	and.w	r3, r3, #1
 8000ba6:	607b      	str	r3, [r7, #4]
 8000ba8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 6, 0);
 8000baa:	2200      	movs	r2, #0
 8000bac:	2106      	movs	r1, #6
 8000bae:	200b      	movs	r0, #11
 8000bb0:	f001 fd5b 	bl	800266a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000bb4:	200b      	movs	r0, #11
 8000bb6:	f001 fd74 	bl	80026a2 <HAL_NVIC_EnableIRQ>

}
 8000bba:	bf00      	nop
 8000bbc:	3708      	adds	r7, #8
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	40021000 	.word	0x40021000

08000bc8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b088      	sub	sp, #32
 8000bcc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bce:	f107 0310 	add.w	r3, r7, #16
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	601a      	str	r2, [r3, #0]
 8000bd6:	605a      	str	r2, [r3, #4]
 8000bd8:	609a      	str	r2, [r3, #8]
 8000bda:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bdc:	4b4c      	ldr	r3, [pc, #304]	@ (8000d10 <MX_GPIO_Init+0x148>)
 8000bde:	699b      	ldr	r3, [r3, #24]
 8000be0:	4a4b      	ldr	r2, [pc, #300]	@ (8000d10 <MX_GPIO_Init+0x148>)
 8000be2:	f043 0310 	orr.w	r3, r3, #16
 8000be6:	6193      	str	r3, [r2, #24]
 8000be8:	4b49      	ldr	r3, [pc, #292]	@ (8000d10 <MX_GPIO_Init+0x148>)
 8000bea:	699b      	ldr	r3, [r3, #24]
 8000bec:	f003 0310 	and.w	r3, r3, #16
 8000bf0:	60fb      	str	r3, [r7, #12]
 8000bf2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bf4:	4b46      	ldr	r3, [pc, #280]	@ (8000d10 <MX_GPIO_Init+0x148>)
 8000bf6:	699b      	ldr	r3, [r3, #24]
 8000bf8:	4a45      	ldr	r2, [pc, #276]	@ (8000d10 <MX_GPIO_Init+0x148>)
 8000bfa:	f043 0320 	orr.w	r3, r3, #32
 8000bfe:	6193      	str	r3, [r2, #24]
 8000c00:	4b43      	ldr	r3, [pc, #268]	@ (8000d10 <MX_GPIO_Init+0x148>)
 8000c02:	699b      	ldr	r3, [r3, #24]
 8000c04:	f003 0320 	and.w	r3, r3, #32
 8000c08:	60bb      	str	r3, [r7, #8]
 8000c0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c0c:	4b40      	ldr	r3, [pc, #256]	@ (8000d10 <MX_GPIO_Init+0x148>)
 8000c0e:	699b      	ldr	r3, [r3, #24]
 8000c10:	4a3f      	ldr	r2, [pc, #252]	@ (8000d10 <MX_GPIO_Init+0x148>)
 8000c12:	f043 0304 	orr.w	r3, r3, #4
 8000c16:	6193      	str	r3, [r2, #24]
 8000c18:	4b3d      	ldr	r3, [pc, #244]	@ (8000d10 <MX_GPIO_Init+0x148>)
 8000c1a:	699b      	ldr	r3, [r3, #24]
 8000c1c:	f003 0304 	and.w	r3, r3, #4
 8000c20:	607b      	str	r3, [r7, #4]
 8000c22:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c24:	4b3a      	ldr	r3, [pc, #232]	@ (8000d10 <MX_GPIO_Init+0x148>)
 8000c26:	699b      	ldr	r3, [r3, #24]
 8000c28:	4a39      	ldr	r2, [pc, #228]	@ (8000d10 <MX_GPIO_Init+0x148>)
 8000c2a:	f043 0308 	orr.w	r3, r3, #8
 8000c2e:	6193      	str	r3, [r2, #24]
 8000c30:	4b37      	ldr	r3, [pc, #220]	@ (8000d10 <MX_GPIO_Init+0x148>)
 8000c32:	699b      	ldr	r3, [r3, #24]
 8000c34:	f003 0308 	and.w	r3, r3, #8
 8000c38:	603b      	str	r3, [r7, #0]
 8000c3a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000c42:	4834      	ldr	r0, [pc, #208]	@ (8000d14 <MX_GPIO_Init+0x14c>)
 8000c44:	f002 fb0d 	bl	8003262 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, O7_Pin|O6_Pin|O5_Pin|O1_Pin
 8000c48:	2200      	movs	r2, #0
 8000c4a:	f24f 0107 	movw	r1, #61447	@ 0xf007
 8000c4e:	4832      	ldr	r0, [pc, #200]	@ (8000d18 <MX_GPIO_Init+0x150>)
 8000c50:	f002 fb07 	bl	8003262 <HAL_GPIO_WritePin>
                          |O2_Pin|O3_Pin|O4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8000c54:	2200      	movs	r2, #0
 8000c56:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c5a:	4830      	ldr	r0, [pc, #192]	@ (8000d1c <MX_GPIO_Init+0x154>)
 8000c5c:	f002 fb01 	bl	8003262 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000c60:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000c64:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c66:	2301      	movs	r3, #1
 8000c68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6e:	2302      	movs	r3, #2
 8000c70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c72:	f107 0310 	add.w	r3, r7, #16
 8000c76:	4619      	mov	r1, r3
 8000c78:	4826      	ldr	r0, [pc, #152]	@ (8000d14 <MX_GPIO_Init+0x14c>)
 8000c7a:	f002 f957 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : O7_Pin O6_Pin O5_Pin O1_Pin
                           O2_Pin O3_Pin O4_Pin */
  GPIO_InitStruct.Pin = O7_Pin|O6_Pin|O5_Pin|O1_Pin
 8000c7e:	f24f 0307 	movw	r3, #61447	@ 0xf007
 8000c82:	613b      	str	r3, [r7, #16]
                          |O2_Pin|O3_Pin|O4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c84:	2301      	movs	r3, #1
 8000c86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8c:	2302      	movs	r3, #2
 8000c8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c90:	f107 0310 	add.w	r3, r7, #16
 8000c94:	4619      	mov	r1, r3
 8000c96:	4820      	ldr	r0, [pc, #128]	@ (8000d18 <MX_GPIO_Init+0x150>)
 8000c98:	f002 f948 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUZZER_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 8000c9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ca0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000caa:	2302      	movs	r3, #2
 8000cac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8000cae:	f107 0310 	add.w	r3, r7, #16
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	4819      	ldr	r0, [pc, #100]	@ (8000d1c <MX_GPIO_Init+0x154>)
 8000cb6:	f002 f939 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : I1_Pin */
  GPIO_InitStruct.Pin = I1_Pin;
 8000cba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000cbe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(I1_GPIO_Port, &GPIO_InitStruct);
 8000cc8:	f107 0310 	add.w	r3, r7, #16
 8000ccc:	4619      	mov	r1, r3
 8000cce:	4813      	ldr	r0, [pc, #76]	@ (8000d1c <MX_GPIO_Init+0x154>)
 8000cd0:	f002 f92c 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2_Pin I3_Pin I4_Pin Button_2_Pin */
  GPIO_InitStruct.Pin = I2_Pin|I3_Pin|I4_Pin|Button_2_Pin;
 8000cd4:	f44f 730e 	mov.w	r3, #568	@ 0x238
 8000cd8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ce2:	f107 0310 	add.w	r3, r7, #16
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	480b      	ldr	r0, [pc, #44]	@ (8000d18 <MX_GPIO_Init+0x150>)
 8000cea:	f002 f91f 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_1_Pin */
  GPIO_InitStruct.Pin = Button_1_Pin;
 8000cee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000cf2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Button_1_GPIO_Port, &GPIO_InitStruct);
 8000cfc:	f107 0310 	add.w	r3, r7, #16
 8000d00:	4619      	mov	r1, r3
 8000d02:	4805      	ldr	r0, [pc, #20]	@ (8000d18 <MX_GPIO_Init+0x150>)
 8000d04:	f002 f912 	bl	8002f2c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d08:	bf00      	nop
 8000d0a:	3720      	adds	r7, #32
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	40021000 	.word	0x40021000
 8000d14:	40011000 	.word	0x40011000
 8000d18:	40010c00 	.word	0x40010c00
 8000d1c:	40010800 	.word	0x40010800

08000d20 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2)
  {
  }
  if(htim->Instance == TIM1)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a06      	ldr	r2, [pc, #24]	@ (8000d48 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d104      	bne.n	8000d3c <HAL_TIM_PeriodElapsedCallback+0x1c>
  {
	  timer1_counter++;
 8000d32:	4b06      	ldr	r3, [pc, #24]	@ (8000d4c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	3301      	adds	r3, #1
 8000d38:	4a04      	ldr	r2, [pc, #16]	@ (8000d4c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000d3a:	6013      	str	r3, [r2, #0]
  }
}
 8000d3c:	bf00      	nop
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bc80      	pop	{r7}
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	40012c00 	.word	0x40012c00
 8000d4c:	20000504 	.word	0x20000504

08000d50 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b084      	sub	sp, #16
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == hadc1.Instance)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681a      	ldr	r2, [r3, #0]
 8000d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d98 <HAL_ADC_ConvCpltCallback+0x48>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	429a      	cmp	r2, r3
 8000d62:	d114      	bne.n	8000d8e <HAL_ADC_ConvCpltCallback+0x3e>
	{
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000d64:	2300      	movs	r3, #0
 8000d66:	60fb      	str	r3, [r7, #12]
		vTaskNotifyGiveFromISR(Task_Test_IRHandle, &xHigherPriorityTaskWoken);
 8000d68:	4b0c      	ldr	r3, [pc, #48]	@ (8000d9c <HAL_ADC_ConvCpltCallback+0x4c>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	f107 020c 	add.w	r2, r7, #12
 8000d70:	4611      	mov	r1, r2
 8000d72:	4618      	mov	r0, r3
 8000d74:	f005 fea2 	bl	8006abc <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d007      	beq.n	8000d8e <HAL_ADC_ConvCpltCallback+0x3e>
 8000d7e:	4b08      	ldr	r3, [pc, #32]	@ (8000da0 <HAL_ADC_ConvCpltCallback+0x50>)
 8000d80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000d84:	601a      	str	r2, [r3, #0]
 8000d86:	f3bf 8f4f 	dsb	sy
 8000d8a:	f3bf 8f6f 	isb	sy
	}

}
 8000d8e:	bf00      	nop
 8000d90:	3710      	adds	r7, #16
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	20000280 	.word	0x20000280
 8000d9c:	200004f0 	.word	0x200004f0
 8000da0:	e000ed04 	.word	0xe000ed04

08000da4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(1);
 8000dac:	2001      	movs	r0, #1
 8000dae:	f003 fe62 	bl	8004a76 <osDelay>
 8000db2:	e7fb      	b.n	8000dac <StartDefaultTask+0x8>

08000db4 <StartTask_Button>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Button */
void StartTask_Button(void const * argument)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b088      	sub	sp, #32
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
#if 1
	  ButtonState_t state;
	  state = BUTTON_Read(&Button_ok);
 8000dbc:	4865      	ldr	r0, [pc, #404]	@ (8000f54 <StartTask_Button+0x1a0>)
 8000dbe:	f7ff fac9 	bl	8000354 <BUTTON_Read>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	73fb      	strb	r3, [r7, #15]
	  switch(state)
 8000dc6:	7bfb      	ldrb	r3, [r7, #15]
 8000dc8:	2b03      	cmp	r3, #3
 8000dca:	d006      	beq.n	8000dda <StartTask_Button+0x26>
 8000dcc:	2b03      	cmp	r3, #3
 8000dce:	dc55      	bgt.n	8000e7c <StartTask_Button+0xc8>
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d055      	beq.n	8000e80 <StartTask_Button+0xcc>
 8000dd4:	2b02      	cmp	r3, #2
 8000dd6:	d055      	beq.n	8000e84 <StartTask_Button+0xd0>
				 }
	  			osMutexRelease(myMutex02Handle);
	  		  }
	  		break;
	  	  default:
	  		  break;
 8000dd8:	e050      	b.n	8000e7c <StartTask_Button+0xc8>
	  		  if(product_value == REAL_PR_OK || product_value == FIRT_SAMPLE)
 8000dda:	4b5f      	ldr	r3, [pc, #380]	@ (8000f58 <StartTask_Button+0x1a4>)
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d003      	beq.n	8000dea <StartTask_Button+0x36>
 8000de2:	4b5d      	ldr	r3, [pc, #372]	@ (8000f58 <StartTask_Button+0x1a4>)
 8000de4:	781b      	ldrb	r3, [r3, #0]
 8000de6:	2b03      	cmp	r3, #3
 8000de8:	d129      	bne.n	8000e3e <StartTask_Button+0x8a>
	  			msg = BTN_OK;
 8000dea:	2301      	movs	r3, #1
 8000dec:	73bb      	strb	r3, [r7, #14]
				xQueueSend(button_mesHandle, &msg, portMAX_DELAY);
 8000dee:	4b5b      	ldr	r3, [pc, #364]	@ (8000f5c <StartTask_Button+0x1a8>)
 8000df0:	6818      	ldr	r0, [r3, #0]
 8000df2:	f107 010e 	add.w	r1, r7, #14
 8000df6:	2300      	movs	r3, #0
 8000df8:	f04f 32ff 	mov.w	r2, #4294967295
 8000dfc:	f004 f952 	bl	80050a4 <xQueueGenericSend>
				osMutexWait(led_lockHandle, portMAX_DELAY);
 8000e00:	4b57      	ldr	r3, [pc, #348]	@ (8000f60 <StartTask_Button+0x1ac>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f04f 31ff 	mov.w	r1, #4294967295
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f003 fe61 	bl	8004ad0 <osMutexWait>
				for(int i = 0; i < 20; i++)
 8000e0e:	2300      	movs	r3, #0
 8000e10:	61fb      	str	r3, [r7, #28]
 8000e12:	e00b      	b.n	8000e2c <StartTask_Button+0x78>
					GPIOB->ODR ^=  (1 << 12U);
 8000e14:	4b53      	ldr	r3, [pc, #332]	@ (8000f64 <StartTask_Button+0x1b0>)
 8000e16:	68db      	ldr	r3, [r3, #12]
 8000e18:	4a52      	ldr	r2, [pc, #328]	@ (8000f64 <StartTask_Button+0x1b0>)
 8000e1a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8000e1e:	60d3      	str	r3, [r2, #12]
					Delay_ms(70);
 8000e20:	2046      	movs	r0, #70	@ 0x46
 8000e22:	f7ff fb13 	bl	800044c <Delay_ms>
				for(int i = 0; i < 20; i++)
 8000e26:	69fb      	ldr	r3, [r7, #28]
 8000e28:	3301      	adds	r3, #1
 8000e2a:	61fb      	str	r3, [r7, #28]
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	2b13      	cmp	r3, #19
 8000e30:	ddf0      	ble.n	8000e14 <StartTask_Button+0x60>
				osMutexRelease(led_lockHandle);
 8000e32:	4b4b      	ldr	r3, [pc, #300]	@ (8000f60 <StartTask_Button+0x1ac>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4618      	mov	r0, r3
 8000e38:	f003 fe98 	bl	8004b6c <osMutexRelease>
	  		break;
 8000e3c:	e023      	b.n	8000e86 <StartTask_Button+0xd2>
	  			osMutexWait(myMutex02Handle, portMAX_DELAY);
 8000e3e:	4b4a      	ldr	r3, [pc, #296]	@ (8000f68 <StartTask_Button+0x1b4>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f04f 31ff 	mov.w	r1, #4294967295
 8000e46:	4618      	mov	r0, r3
 8000e48:	f003 fe42 	bl	8004ad0 <osMutexWait>
	  			for(int i = 0; i < 20; i++)
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	61bb      	str	r3, [r7, #24]
 8000e50:	e00b      	b.n	8000e6a <StartTask_Button+0xb6>
	  				GPIOA->ODR ^=  (1 << 8U);
 8000e52:	4b46      	ldr	r3, [pc, #280]	@ (8000f6c <StartTask_Button+0x1b8>)
 8000e54:	68db      	ldr	r3, [r3, #12]
 8000e56:	4a45      	ldr	r2, [pc, #276]	@ (8000f6c <StartTask_Button+0x1b8>)
 8000e58:	f483 7380 	eor.w	r3, r3, #256	@ 0x100
 8000e5c:	60d3      	str	r3, [r2, #12]
					Delay_ms(70);
 8000e5e:	2046      	movs	r0, #70	@ 0x46
 8000e60:	f7ff faf4 	bl	800044c <Delay_ms>
	  			for(int i = 0; i < 20; i++)
 8000e64:	69bb      	ldr	r3, [r7, #24]
 8000e66:	3301      	adds	r3, #1
 8000e68:	61bb      	str	r3, [r7, #24]
 8000e6a:	69bb      	ldr	r3, [r7, #24]
 8000e6c:	2b13      	cmp	r3, #19
 8000e6e:	ddf0      	ble.n	8000e52 <StartTask_Button+0x9e>
	  			osMutexRelease(myMutex02Handle);
 8000e70:	4b3d      	ldr	r3, [pc, #244]	@ (8000f68 <StartTask_Button+0x1b4>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4618      	mov	r0, r3
 8000e76:	f003 fe79 	bl	8004b6c <osMutexRelease>
	  		break;
 8000e7a:	e004      	b.n	8000e86 <StartTask_Button+0xd2>
	  		  break;
 8000e7c:	bf00      	nop
 8000e7e:	e002      	b.n	8000e86 <StartTask_Button+0xd2>
			  break;
 8000e80:	bf00      	nop
 8000e82:	e000      	b.n	8000e86 <StartTask_Button+0xd2>
				break;
 8000e84:	bf00      	nop
	  }
	  state = BUTTON_Read(&Button_ng);
 8000e86:	483a      	ldr	r0, [pc, #232]	@ (8000f70 <StartTask_Button+0x1bc>)
 8000e88:	f7ff fa64 	bl	8000354 <BUTTON_Read>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	73fb      	strb	r3, [r7, #15]
	  switch(state)
 8000e90:	7bfb      	ldrb	r3, [r7, #15]
 8000e92:	2b03      	cmp	r3, #3
 8000e94:	d006      	beq.n	8000ea4 <StartTask_Button+0xf0>
 8000e96:	2b03      	cmp	r3, #3
 8000e98:	dc55      	bgt.n	8000f46 <StartTask_Button+0x192>
 8000e9a:	2b01      	cmp	r3, #1
 8000e9c:	d055      	beq.n	8000f4a <StartTask_Button+0x196>
 8000e9e:	2b02      	cmp	r3, #2
 8000ea0:	d055      	beq.n	8000f4e <StartTask_Button+0x19a>
					osMutexRelease(myMutex02Handle);

				  }
			break;
		  default:
			  break;
 8000ea2:	e050      	b.n	8000f46 <StartTask_Button+0x192>
				  if(product_value == REAL_PR_NG ||  product_value == FIRT_SAMPLE)
 8000ea4:	4b2c      	ldr	r3, [pc, #176]	@ (8000f58 <StartTask_Button+0x1a4>)
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d003      	beq.n	8000eb4 <StartTask_Button+0x100>
 8000eac:	4b2a      	ldr	r3, [pc, #168]	@ (8000f58 <StartTask_Button+0x1a4>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	2b03      	cmp	r3, #3
 8000eb2:	d129      	bne.n	8000f08 <StartTask_Button+0x154>
					  msg = BTN_NG;
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	73bb      	strb	r3, [r7, #14]
					  xQueueSend(button_mesHandle, &msg, portMAX_DELAY);
 8000eb8:	4b28      	ldr	r3, [pc, #160]	@ (8000f5c <StartTask_Button+0x1a8>)
 8000eba:	6818      	ldr	r0, [r3, #0]
 8000ebc:	f107 010e 	add.w	r1, r7, #14
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	f04f 32ff 	mov.w	r2, #4294967295
 8000ec6:	f004 f8ed 	bl	80050a4 <xQueueGenericSend>
					  osMutexWait(led_lockHandle, portMAX_DELAY);
 8000eca:	4b25      	ldr	r3, [pc, #148]	@ (8000f60 <StartTask_Button+0x1ac>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f04f 31ff 	mov.w	r1, #4294967295
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f003 fdfc 	bl	8004ad0 <osMutexWait>
					 for(int i = 0; i < 20; i++)
 8000ed8:	2300      	movs	r3, #0
 8000eda:	617b      	str	r3, [r7, #20]
 8000edc:	e00b      	b.n	8000ef6 <StartTask_Button+0x142>
						 GPIOB->ODR ^=  (1 << 13U);
 8000ede:	4b21      	ldr	r3, [pc, #132]	@ (8000f64 <StartTask_Button+0x1b0>)
 8000ee0:	68db      	ldr	r3, [r3, #12]
 8000ee2:	4a20      	ldr	r2, [pc, #128]	@ (8000f64 <StartTask_Button+0x1b0>)
 8000ee4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8000ee8:	60d3      	str	r3, [r2, #12]
						Delay_ms(70);
 8000eea:	2046      	movs	r0, #70	@ 0x46
 8000eec:	f7ff faae 	bl	800044c <Delay_ms>
					 for(int i = 0; i < 20; i++)
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	3301      	adds	r3, #1
 8000ef4:	617b      	str	r3, [r7, #20]
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	2b13      	cmp	r3, #19
 8000efa:	ddf0      	ble.n	8000ede <StartTask_Button+0x12a>
					 osMutexRelease(led_lockHandle);
 8000efc:	4b18      	ldr	r3, [pc, #96]	@ (8000f60 <StartTask_Button+0x1ac>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4618      	mov	r0, r3
 8000f02:	f003 fe33 	bl	8004b6c <osMutexRelease>
			break;
 8000f06:	e023      	b.n	8000f50 <StartTask_Button+0x19c>
					osMutexWait(myMutex02Handle, portMAX_DELAY);
 8000f08:	4b17      	ldr	r3, [pc, #92]	@ (8000f68 <StartTask_Button+0x1b4>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f10:	4618      	mov	r0, r3
 8000f12:	f003 fddd 	bl	8004ad0 <osMutexWait>
					for(int i = 0; i < 20; i++)
 8000f16:	2300      	movs	r3, #0
 8000f18:	613b      	str	r3, [r7, #16]
 8000f1a:	e00b      	b.n	8000f34 <StartTask_Button+0x180>
						GPIOA->ODR ^=  (1 << 8U);
 8000f1c:	4b13      	ldr	r3, [pc, #76]	@ (8000f6c <StartTask_Button+0x1b8>)
 8000f1e:	68db      	ldr	r3, [r3, #12]
 8000f20:	4a12      	ldr	r2, [pc, #72]	@ (8000f6c <StartTask_Button+0x1b8>)
 8000f22:	f483 7380 	eor.w	r3, r3, #256	@ 0x100
 8000f26:	60d3      	str	r3, [r2, #12]
						Delay_ms(70);
 8000f28:	2046      	movs	r0, #70	@ 0x46
 8000f2a:	f7ff fa8f 	bl	800044c <Delay_ms>
					for(int i = 0; i < 20; i++)
 8000f2e:	693b      	ldr	r3, [r7, #16]
 8000f30:	3301      	adds	r3, #1
 8000f32:	613b      	str	r3, [r7, #16]
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	2b13      	cmp	r3, #19
 8000f38:	ddf0      	ble.n	8000f1c <StartTask_Button+0x168>
					osMutexRelease(myMutex02Handle);
 8000f3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f68 <StartTask_Button+0x1b4>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f003 fe14 	bl	8004b6c <osMutexRelease>
			break;
 8000f44:	e004      	b.n	8000f50 <StartTask_Button+0x19c>
			  break;
 8000f46:	bf00      	nop
 8000f48:	e738      	b.n	8000dbc <StartTask_Button+0x8>
			  break;
 8000f4a:	bf00      	nop
 8000f4c:	e736      	b.n	8000dbc <StartTask_Button+0x8>
				break;
 8000f4e:	bf00      	nop
  {
 8000f50:	e734      	b.n	8000dbc <StartTask_Button+0x8>
 8000f52:	bf00      	nop
 8000f54:	2000079c 	.word	0x2000079c
 8000f58:	200007b6 	.word	0x200007b6
 8000f5c:	200004f8 	.word	0x200004f8
 8000f60:	200004fc 	.word	0x200004fc
 8000f64:	40010c00 	.word	0x40010c00
 8000f68:	20000500 	.word	0x20000500
 8000f6c:	40010800 	.word	0x40010800
 8000f70:	200007a8 	.word	0x200007a8

08000f74 <StartTask_Test_IR>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Test_IR */
void StartTask_Test_IR(void const * argument)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8000f80:	f5a3 7323 	sub.w	r3, r3, #652	@ 0x28c
 8000f84:	6018      	str	r0, [r3, #0]
	uint8_t msg;
  /* Infinite loop */
  for(;;)
  {
#if 1
	  if (xQueueReceive(button_mesHandle, &msg, portMAX_DELAY) == pdPASS)
 8000f86:	4b50      	ldr	r3, [pc, #320]	@ (80010c8 <StartTask_Test_IR+0x154>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f207 218f 	addw	r1, r7, #655	@ 0x28f
 8000f8e:	f04f 32ff 	mov.w	r2, #4294967295
 8000f92:	4618      	mov	r0, r3
 8000f94:	f004 fa18 	bl	80053c8 <xQueueReceive>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d1f3      	bne.n	8000f86 <StartTask_Test_IR+0x12>
	  {
	//	  ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
		  sample_count = 0;
 8000f9e:	4b4b      	ldr	r3, [pc, #300]	@ (80010cc <StartTask_Test_IR+0x158>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	801a      	strh	r2, [r3, #0]
		  adc_caculate = (adc_caculate_t){0};
 8000fa4:	4b4a      	ldr	r3, [pc, #296]	@ (80010d0 <StartTask_Test_IR+0x15c>)
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000fac:	461a      	mov	r2, r3
 8000fae:	2100      	movs	r1, #0
 8000fb0:	f006 fa5a 	bl	8007468 <memset>
		  while(sample_count < ADC_SAMPLE_COUNT)
 8000fb4:	e03c      	b.n	8001030 <StartTask_Test_IR+0xbc>
		  {
			  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_val, ADC_CH_NUM);
 8000fb6:	2204      	movs	r2, #4
 8000fb8:	4946      	ldr	r1, [pc, #280]	@ (80010d4 <StartTask_Test_IR+0x160>)
 8000fba:	4847      	ldr	r0, [pc, #284]	@ (80010d8 <StartTask_Test_IR+0x164>)
 8000fbc:	f000 fd7c 	bl	8001ab8 <HAL_ADC_Start_DMA>
			  ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8000fc0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	f005 fd31 	bl	8006a2c <ulTaskNotifyTake>
			  HAL_ADC_Stop_DMA(&hadc1);
 8000fca:	4843      	ldr	r0, [pc, #268]	@ (80010d8 <StartTask_Test_IR+0x164>)
 8000fcc:	f000 fe52 	bl	8001c74 <HAL_ADC_Stop_DMA>
			  adc_caculate.adc_in0[sample_count] = adc_val[0];
 8000fd0:	4b3e      	ldr	r3, [pc, #248]	@ (80010cc <StartTask_Test_IR+0x158>)
 8000fd2:	881b      	ldrh	r3, [r3, #0]
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	4b3f      	ldr	r3, [pc, #252]	@ (80010d4 <StartTask_Test_IR+0x160>)
 8000fd8:	881b      	ldrh	r3, [r3, #0]
 8000fda:	b299      	uxth	r1, r3
 8000fdc:	4b3c      	ldr	r3, [pc, #240]	@ (80010d0 <StartTask_Test_IR+0x15c>)
 8000fde:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			  adc_caculate.adc_in1[sample_count] = adc_val[1];
 8000fe2:	4b3a      	ldr	r3, [pc, #232]	@ (80010cc <StartTask_Test_IR+0x158>)
 8000fe4:	881b      	ldrh	r3, [r3, #0]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	4b3a      	ldr	r3, [pc, #232]	@ (80010d4 <StartTask_Test_IR+0x160>)
 8000fea:	885b      	ldrh	r3, [r3, #2]
 8000fec:	b299      	uxth	r1, r3
 8000fee:	4a38      	ldr	r2, [pc, #224]	@ (80010d0 <StartTask_Test_IR+0x15c>)
 8000ff0:	f100 0350 	add.w	r3, r0, #80	@ 0x50
 8000ff4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			  adc_caculate.adc_in2[sample_count] = adc_val[2];
 8000ff8:	4b34      	ldr	r3, [pc, #208]	@ (80010cc <StartTask_Test_IR+0x158>)
 8000ffa:	881b      	ldrh	r3, [r3, #0]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	4b35      	ldr	r3, [pc, #212]	@ (80010d4 <StartTask_Test_IR+0x160>)
 8001000:	889b      	ldrh	r3, [r3, #4]
 8001002:	b299      	uxth	r1, r3
 8001004:	4a32      	ldr	r2, [pc, #200]	@ (80010d0 <StartTask_Test_IR+0x15c>)
 8001006:	f100 03a0 	add.w	r3, r0, #160	@ 0xa0
 800100a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			  adc_caculate.adc_in3[sample_count] = adc_val[3];
 800100e:	4b2f      	ldr	r3, [pc, #188]	@ (80010cc <StartTask_Test_IR+0x158>)
 8001010:	881b      	ldrh	r3, [r3, #0]
 8001012:	4618      	mov	r0, r3
 8001014:	4b2f      	ldr	r3, [pc, #188]	@ (80010d4 <StartTask_Test_IR+0x160>)
 8001016:	88db      	ldrh	r3, [r3, #6]
 8001018:	b299      	uxth	r1, r3
 800101a:	4a2d      	ldr	r2, [pc, #180]	@ (80010d0 <StartTask_Test_IR+0x15c>)
 800101c:	f100 03f0 	add.w	r3, r0, #240	@ 0xf0
 8001020:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			  sample_count++;
 8001024:	4b29      	ldr	r3, [pc, #164]	@ (80010cc <StartTask_Test_IR+0x158>)
 8001026:	881b      	ldrh	r3, [r3, #0]
 8001028:	3301      	adds	r3, #1
 800102a:	b29a      	uxth	r2, r3
 800102c:	4b27      	ldr	r3, [pc, #156]	@ (80010cc <StartTask_Test_IR+0x158>)
 800102e:	801a      	strh	r2, [r3, #0]
		  while(sample_count < ADC_SAMPLE_COUNT)
 8001030:	4b26      	ldr	r3, [pc, #152]	@ (80010cc <StartTask_Test_IR+0x158>)
 8001032:	881b      	ldrh	r3, [r3, #0]
 8001034:	2b4f      	cmp	r3, #79	@ 0x4f
 8001036:	d9be      	bls.n	8000fb6 <StartTask_Test_IR+0x42>
		  }
		  quickSortArray_uint16(adc_caculate.adc_in0, ADC_SAMPLE_COUNT);
 8001038:	2150      	movs	r1, #80	@ 0x50
 800103a:	4825      	ldr	r0, [pc, #148]	@ (80010d0 <StartTask_Test_IR+0x15c>)
 800103c:	f7ff f917 	bl	800026e <quickSortArray_uint16>
		  quickSortArray_uint16(adc_caculate.adc_in1, ADC_SAMPLE_COUNT);
 8001040:	2150      	movs	r1, #80	@ 0x50
 8001042:	4826      	ldr	r0, [pc, #152]	@ (80010dc <StartTask_Test_IR+0x168>)
 8001044:	f7ff f913 	bl	800026e <quickSortArray_uint16>
		  quickSortArray_uint16(adc_caculate.adc_in2, ADC_SAMPLE_COUNT);
 8001048:	2150      	movs	r1, #80	@ 0x50
 800104a:	4825      	ldr	r0, [pc, #148]	@ (80010e0 <StartTask_Test_IR+0x16c>)
 800104c:	f7ff f90f 	bl	800026e <quickSortArray_uint16>
		  quickSortArray_uint16(adc_caculate.adc_in3, ADC_SAMPLE_COUNT);
 8001050:	2150      	movs	r1, #80	@ 0x50
 8001052:	4824      	ldr	r0, [pc, #144]	@ (80010e4 <StartTask_Test_IR+0x170>)
 8001054:	f7ff f90b 	bl	800026e <quickSortArray_uint16>

		  adc_tag[0] = Average_Caculate((uint16_t*)adc_caculate.adc_in0, ADC_SAMPLE_COUNT,SKIP_VALUE);
 8001058:	2205      	movs	r2, #5
 800105a:	2150      	movs	r1, #80	@ 0x50
 800105c:	481c      	ldr	r0, [pc, #112]	@ (80010d0 <StartTask_Test_IR+0x15c>)
 800105e:	f7ff f916 	bl	800028e <Average_Caculate>
 8001062:	4603      	mov	r3, r0
 8001064:	461a      	mov	r2, r3
 8001066:	4b20      	ldr	r3, [pc, #128]	@ (80010e8 <StartTask_Test_IR+0x174>)
 8001068:	801a      	strh	r2, [r3, #0]
		  adc_tag[1] = Average_Caculate((uint16_t*)adc_caculate.adc_in1, ADC_SAMPLE_COUNT,SKIP_VALUE);
 800106a:	2205      	movs	r2, #5
 800106c:	2150      	movs	r1, #80	@ 0x50
 800106e:	481b      	ldr	r0, [pc, #108]	@ (80010dc <StartTask_Test_IR+0x168>)
 8001070:	f7ff f90d 	bl	800028e <Average_Caculate>
 8001074:	4603      	mov	r3, r0
 8001076:	461a      	mov	r2, r3
 8001078:	4b1b      	ldr	r3, [pc, #108]	@ (80010e8 <StartTask_Test_IR+0x174>)
 800107a:	805a      	strh	r2, [r3, #2]
		  adc_tag[2] = Average_Caculate((uint16_t*)adc_caculate.adc_in2, ADC_SAMPLE_COUNT,SKIP_VALUE);
 800107c:	2205      	movs	r2, #5
 800107e:	2150      	movs	r1, #80	@ 0x50
 8001080:	4817      	ldr	r0, [pc, #92]	@ (80010e0 <StartTask_Test_IR+0x16c>)
 8001082:	f7ff f904 	bl	800028e <Average_Caculate>
 8001086:	4603      	mov	r3, r0
 8001088:	461a      	mov	r2, r3
 800108a:	4b17      	ldr	r3, [pc, #92]	@ (80010e8 <StartTask_Test_IR+0x174>)
 800108c:	809a      	strh	r2, [r3, #4]
		  adc_tag[3] = Average_Caculate((uint16_t*)adc_caculate.adc_in3, ADC_SAMPLE_COUNT,SKIP_VALUE);
 800108e:	2205      	movs	r2, #5
 8001090:	2150      	movs	r1, #80	@ 0x50
 8001092:	4814      	ldr	r0, [pc, #80]	@ (80010e4 <StartTask_Test_IR+0x170>)
 8001094:	f7ff f8fb 	bl	800028e <Average_Caculate>
 8001098:	4603      	mov	r3, r0
 800109a:	461a      	mov	r2, r3
 800109c:	4b12      	ldr	r3, [pc, #72]	@ (80010e8 <StartTask_Test_IR+0x174>)
 800109e:	80da      	strh	r2, [r3, #6]

		  switch(msg)
 80010a0:	f897 328f 	ldrb.w	r3, [r7, #655]	@ 0x28f
 80010a4:	2b01      	cmp	r3, #1
 80010a6:	d002      	beq.n	80010ae <StartTask_Test_IR+0x13a>
 80010a8:	2b02      	cmp	r3, #2
 80010aa:	d006      	beq.n	80010ba <StartTask_Test_IR+0x146>
				  break;
		  	  case BTN_NG:
		  		Flash_Write_Array_U16(FLASH_ADDR_NG, adc_tag, 4);
		  		  break;
		  	  default:
		  		  break;
 80010ac:	e00b      	b.n	80010c6 <StartTask_Test_IR+0x152>
		  		  Flash_Write_Array_U16(FLASH_ADDR_OK, adc_tag, 4);
 80010ae:	2204      	movs	r2, #4
 80010b0:	490d      	ldr	r1, [pc, #52]	@ (80010e8 <StartTask_Test_IR+0x174>)
 80010b2:	480e      	ldr	r0, [pc, #56]	@ (80010ec <StartTask_Test_IR+0x178>)
 80010b4:	f7ff f9f2 	bl	800049c <Flash_Write_Array_U16>
				  break;
 80010b8:	e005      	b.n	80010c6 <StartTask_Test_IR+0x152>
		  		Flash_Write_Array_U16(FLASH_ADDR_NG, adc_tag, 4);
 80010ba:	2204      	movs	r2, #4
 80010bc:	490a      	ldr	r1, [pc, #40]	@ (80010e8 <StartTask_Test_IR+0x174>)
 80010be:	480c      	ldr	r0, [pc, #48]	@ (80010f0 <StartTask_Test_IR+0x17c>)
 80010c0:	f7ff f9ec 	bl	800049c <Flash_Write_Array_U16>
		  		  break;
 80010c4:	bf00      	nop
	  if (xQueueReceive(button_mesHandle, &msg, portMAX_DELAY) == pdPASS)
 80010c6:	e75e      	b.n	8000f86 <StartTask_Test_IR+0x12>
 80010c8:	200004f8 	.word	0x200004f8
 80010cc:	200007b4 	.word	0x200007b4
 80010d0:	2000051c 	.word	0x2000051c
 80010d4:	20000508 	.word	0x20000508
 80010d8:	20000280 	.word	0x20000280
 80010dc:	200005bc 	.word	0x200005bc
 80010e0:	2000065c 	.word	0x2000065c
 80010e4:	200006fc 	.word	0x200006fc
 80010e8:	20000510 	.word	0x20000510
 80010ec:	0801f800 	.word	0x0801f800
 80010f0:	0801fc00 	.word	0x0801fc00

080010f4 <StartTask_ADC>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_ADC */
void StartTask_ADC(void const * argument)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_ADC */
  /* Infinite loop */
  for(;;)
  {
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_val, ADC_CH_NUM);
 80010fc:	2204      	movs	r2, #4
 80010fe:	495a      	ldr	r1, [pc, #360]	@ (8001268 <StartTask_ADC+0x174>)
 8001100:	485a      	ldr	r0, [pc, #360]	@ (800126c <StartTask_ADC+0x178>)
 8001102:	f000 fcd9 	bl	8001ab8 <HAL_ADC_Start_DMA>
#if 1
	  if(adc_val[0] > DETECT_VALUE && adc_val[3] > DETECT_VALUE)
 8001106:	4b58      	ldr	r3, [pc, #352]	@ (8001268 <StartTask_ADC+0x174>)
 8001108:	881b      	ldrh	r3, [r3, #0]
 800110a:	b29b      	uxth	r3, r3
 800110c:	2b1e      	cmp	r3, #30
 800110e:	d97c      	bls.n	800120a <StartTask_ADC+0x116>
 8001110:	4b55      	ldr	r3, [pc, #340]	@ (8001268 <StartTask_ADC+0x174>)
 8001112:	88db      	ldrh	r3, [r3, #6]
 8001114:	b29b      	uxth	r3, r3
 8001116:	2b1e      	cmp	r3, #30
 8001118:	d977      	bls.n	800120a <StartTask_ADC+0x116>
	  {
		  adc_read_ok = Flash_Read_U16(FLASH_ADDR_OK + 0x02);
 800111a:	4855      	ldr	r0, [pc, #340]	@ (8001270 <StartTask_ADC+0x17c>)
 800111c:	f7ff f9f9 	bl	8000512 <Flash_Read_U16>
 8001120:	4603      	mov	r3, r0
 8001122:	461a      	mov	r2, r3
 8001124:	4b53      	ldr	r3, [pc, #332]	@ (8001274 <StartTask_ADC+0x180>)
 8001126:	801a      	strh	r2, [r3, #0]
		  adc_read_ng = Flash_Read_U16(FLASH_ADDR_NG + 0x02);
 8001128:	4853      	ldr	r0, [pc, #332]	@ (8001278 <StartTask_ADC+0x184>)
 800112a:	f7ff f9f2 	bl	8000512 <Flash_Read_U16>
 800112e:	4603      	mov	r3, r0
 8001130:	461a      	mov	r2, r3
 8001132:	4b52      	ldr	r3, [pc, #328]	@ (800127c <StartTask_ADC+0x188>)
 8001134:	801a      	strh	r2, [r3, #0]
		  if((adc_read_ok != FLASH_EMPTY ) && (adc_read_ng != FLASH_EMPTY))
 8001136:	4b4f      	ldr	r3, [pc, #316]	@ (8001274 <StartTask_ADC+0x180>)
 8001138:	881b      	ldrh	r3, [r3, #0]
 800113a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800113e:	4293      	cmp	r3, r2
 8001140:	d05e      	beq.n	8001200 <StartTask_ADC+0x10c>
 8001142:	4b4e      	ldr	r3, [pc, #312]	@ (800127c <StartTask_ADC+0x188>)
 8001144:	881b      	ldrh	r3, [r3, #0]
 8001146:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800114a:	4293      	cmp	r3, r2
 800114c:	d058      	beq.n	8001200 <StartTask_ADC+0x10c>
		  {
			  if(adc_val[1] > ((adc_read_ok+adc_read_ng)/2)) // NG
 800114e:	4b46      	ldr	r3, [pc, #280]	@ (8001268 <StartTask_ADC+0x174>)
 8001150:	885b      	ldrh	r3, [r3, #2]
 8001152:	b29b      	uxth	r3, r3
 8001154:	4619      	mov	r1, r3
 8001156:	4b47      	ldr	r3, [pc, #284]	@ (8001274 <StartTask_ADC+0x180>)
 8001158:	881b      	ldrh	r3, [r3, #0]
 800115a:	461a      	mov	r2, r3
 800115c:	4b47      	ldr	r3, [pc, #284]	@ (800127c <StartTask_ADC+0x188>)
 800115e:	881b      	ldrh	r3, [r3, #0]
 8001160:	4413      	add	r3, r2
 8001162:	0fda      	lsrs	r2, r3, #31
 8001164:	4413      	add	r3, r2
 8001166:	105b      	asrs	r3, r3, #1
 8001168:	4299      	cmp	r1, r3
 800116a:	dd2d      	ble.n	80011c8 <StartTask_ADC+0xd4>
			  {
				  osMutexWait(led_lockHandle, portMAX_DELAY);
 800116c:	4b44      	ldr	r3, [pc, #272]	@ (8001280 <StartTask_ADC+0x18c>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f04f 31ff 	mov.w	r1, #4294967295
 8001174:	4618      	mov	r0, r3
 8001176:	f003 fcab 	bl	8004ad0 <osMutexWait>
				  GPIOB->ODR &=  ~(1 << 12U);
 800117a:	4b42      	ldr	r3, [pc, #264]	@ (8001284 <StartTask_ADC+0x190>)
 800117c:	68db      	ldr	r3, [r3, #12]
 800117e:	4a41      	ldr	r2, [pc, #260]	@ (8001284 <StartTask_ADC+0x190>)
 8001180:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001184:	60d3      	str	r3, [r2, #12]
				  GPIOB->ODR |=  (1 << 13U);
 8001186:	4b3f      	ldr	r3, [pc, #252]	@ (8001284 <StartTask_ADC+0x190>)
 8001188:	68db      	ldr	r3, [r3, #12]
 800118a:	4a3e      	ldr	r2, [pc, #248]	@ (8001284 <StartTask_ADC+0x190>)
 800118c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001190:	60d3      	str	r3, [r2, #12]
				  osMutexWait(myMutex02Handle, portMAX_DELAY);
 8001192:	4b3d      	ldr	r3, [pc, #244]	@ (8001288 <StartTask_ADC+0x194>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f04f 31ff 	mov.w	r1, #4294967295
 800119a:	4618      	mov	r0, r3
 800119c:	f003 fc98 	bl	8004ad0 <osMutexWait>
				  GPIOA->ODR |=  (1 << 8U);
 80011a0:	4b3a      	ldr	r3, [pc, #232]	@ (800128c <StartTask_ADC+0x198>)
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	4a39      	ldr	r2, [pc, #228]	@ (800128c <StartTask_ADC+0x198>)
 80011a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011aa:	60d3      	str	r3, [r2, #12]
				  product_value = REAL_PR_NG;
 80011ac:	4b38      	ldr	r3, [pc, #224]	@ (8001290 <StartTask_ADC+0x19c>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	701a      	strb	r2, [r3, #0]
				  osMutexRelease(led_lockHandle);
 80011b2:	4b33      	ldr	r3, [pc, #204]	@ (8001280 <StartTask_ADC+0x18c>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4618      	mov	r0, r3
 80011b8:	f003 fcd8 	bl	8004b6c <osMutexRelease>
				  osMutexRelease(myMutex02Handle);
 80011bc:	4b32      	ldr	r3, [pc, #200]	@ (8001288 <StartTask_ADC+0x194>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4618      	mov	r0, r3
 80011c2:	f003 fcd3 	bl	8004b6c <osMutexRelease>
			  if(adc_val[1] > ((adc_read_ok+adc_read_ng)/2)) // NG
 80011c6:	e01f      	b.n	8001208 <StartTask_ADC+0x114>
			  }
			  else // OK
			  {
				  osMutexWait(led_lockHandle, portMAX_DELAY);
 80011c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001280 <StartTask_ADC+0x18c>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f04f 31ff 	mov.w	r1, #4294967295
 80011d0:	4618      	mov	r0, r3
 80011d2:	f003 fc7d 	bl	8004ad0 <osMutexWait>
				  GPIOB->ODR |=  (1 << 12U);
 80011d6:	4b2b      	ldr	r3, [pc, #172]	@ (8001284 <StartTask_ADC+0x190>)
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	4a2a      	ldr	r2, [pc, #168]	@ (8001284 <StartTask_ADC+0x190>)
 80011dc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80011e0:	60d3      	str	r3, [r2, #12]
				  GPIOB->ODR &=  ~(1 << 13U);
 80011e2:	4b28      	ldr	r3, [pc, #160]	@ (8001284 <StartTask_ADC+0x190>)
 80011e4:	68db      	ldr	r3, [r3, #12]
 80011e6:	4a27      	ldr	r2, [pc, #156]	@ (8001284 <StartTask_ADC+0x190>)
 80011e8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80011ec:	60d3      	str	r3, [r2, #12]
				  product_value = REAL_PR_OK;
 80011ee:	4b28      	ldr	r3, [pc, #160]	@ (8001290 <StartTask_ADC+0x19c>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	701a      	strb	r2, [r3, #0]
				  osMutexRelease(led_lockHandle);
 80011f4:	4b22      	ldr	r3, [pc, #136]	@ (8001280 <StartTask_ADC+0x18c>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f003 fcb7 	bl	8004b6c <osMutexRelease>
			  if(adc_val[1] > ((adc_read_ok+adc_read_ng)/2)) // NG
 80011fe:	e003      	b.n	8001208 <StartTask_ADC+0x114>
			  }
		  }
		  else
		  {
			  product_value = FIRT_SAMPLE;
 8001200:	4b23      	ldr	r3, [pc, #140]	@ (8001290 <StartTask_ADC+0x19c>)
 8001202:	2203      	movs	r2, #3
 8001204:	701a      	strb	r2, [r3, #0]
		  if((adc_read_ok != FLASH_EMPTY ) && (adc_read_ng != FLASH_EMPTY))
 8001206:	e02d      	b.n	8001264 <StartTask_ADC+0x170>
 8001208:	e02c      	b.n	8001264 <StartTask_ADC+0x170>
		  }

	  }
	  else
	  {
		  osMutexWait(led_lockHandle, portMAX_DELAY);
 800120a:	4b1d      	ldr	r3, [pc, #116]	@ (8001280 <StartTask_ADC+0x18c>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f04f 31ff 	mov.w	r1, #4294967295
 8001212:	4618      	mov	r0, r3
 8001214:	f003 fc5c 	bl	8004ad0 <osMutexWait>
		  GPIOB->ODR &=  ~(1 << 12U);
 8001218:	4b1a      	ldr	r3, [pc, #104]	@ (8001284 <StartTask_ADC+0x190>)
 800121a:	68db      	ldr	r3, [r3, #12]
 800121c:	4a19      	ldr	r2, [pc, #100]	@ (8001284 <StartTask_ADC+0x190>)
 800121e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001222:	60d3      	str	r3, [r2, #12]
		  GPIOB->ODR &=  ~(1 << 13U);
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <StartTask_ADC+0x190>)
 8001226:	68db      	ldr	r3, [r3, #12]
 8001228:	4a16      	ldr	r2, [pc, #88]	@ (8001284 <StartTask_ADC+0x190>)
 800122a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800122e:	60d3      	str	r3, [r2, #12]
		  osMutexWait(myMutex02Handle, portMAX_DELAY);
 8001230:	4b15      	ldr	r3, [pc, #84]	@ (8001288 <StartTask_ADC+0x194>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f04f 31ff 	mov.w	r1, #4294967295
 8001238:	4618      	mov	r0, r3
 800123a:	f003 fc49 	bl	8004ad0 <osMutexWait>
		  GPIOA->ODR &=  ~(1 << 8U);
 800123e:	4b13      	ldr	r3, [pc, #76]	@ (800128c <StartTask_ADC+0x198>)
 8001240:	68db      	ldr	r3, [r3, #12]
 8001242:	4a12      	ldr	r2, [pc, #72]	@ (800128c <StartTask_ADC+0x198>)
 8001244:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001248:	60d3      	str	r3, [r2, #12]
		  product_value = NO_PRODUCT;
 800124a:	4b11      	ldr	r3, [pc, #68]	@ (8001290 <StartTask_ADC+0x19c>)
 800124c:	2202      	movs	r2, #2
 800124e:	701a      	strb	r2, [r3, #0]
		  osMutexRelease(led_lockHandle);
 8001250:	4b0b      	ldr	r3, [pc, #44]	@ (8001280 <StartTask_ADC+0x18c>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4618      	mov	r0, r3
 8001256:	f003 fc89 	bl	8004b6c <osMutexRelease>
		  osMutexRelease(myMutex02Handle);
 800125a:	4b0b      	ldr	r3, [pc, #44]	@ (8001288 <StartTask_ADC+0x194>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4618      	mov	r0, r3
 8001260:	f003 fc84 	bl	8004b6c <osMutexRelease>
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_val, ADC_CH_NUM);
 8001264:	e74a      	b.n	80010fc <StartTask_ADC+0x8>
 8001266:	bf00      	nop
 8001268:	20000508 	.word	0x20000508
 800126c:	20000280 	.word	0x20000280
 8001270:	0801f802 	.word	0x0801f802
 8001274:	20000518 	.word	0x20000518
 8001278:	0801fc02 	.word	0x0801fc02
 800127c:	2000051a 	.word	0x2000051a
 8001280:	200004fc 	.word	0x200004fc
 8001284:	40010c00 	.word	0x40010c00
 8001288:	20000500 	.word	0x20000500
 800128c:	40010800 	.word	0x40010800
 8001290:	200007b6 	.word	0x200007b6

08001294 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001298:	b672      	cpsid	i
}
 800129a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800129c:	bf00      	nop
 800129e:	e7fd      	b.n	800129c <Error_Handler+0x8>

080012a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012a6:	4b18      	ldr	r3, [pc, #96]	@ (8001308 <HAL_MspInit+0x68>)
 80012a8:	699b      	ldr	r3, [r3, #24]
 80012aa:	4a17      	ldr	r2, [pc, #92]	@ (8001308 <HAL_MspInit+0x68>)
 80012ac:	f043 0301 	orr.w	r3, r3, #1
 80012b0:	6193      	str	r3, [r2, #24]
 80012b2:	4b15      	ldr	r3, [pc, #84]	@ (8001308 <HAL_MspInit+0x68>)
 80012b4:	699b      	ldr	r3, [r3, #24]
 80012b6:	f003 0301 	and.w	r3, r3, #1
 80012ba:	60bb      	str	r3, [r7, #8]
 80012bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012be:	4b12      	ldr	r3, [pc, #72]	@ (8001308 <HAL_MspInit+0x68>)
 80012c0:	69db      	ldr	r3, [r3, #28]
 80012c2:	4a11      	ldr	r2, [pc, #68]	@ (8001308 <HAL_MspInit+0x68>)
 80012c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012c8:	61d3      	str	r3, [r2, #28]
 80012ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001308 <HAL_MspInit+0x68>)
 80012cc:	69db      	ldr	r3, [r3, #28]
 80012ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012d2:	607b      	str	r3, [r7, #4]
 80012d4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80012d6:	2200      	movs	r2, #0
 80012d8:	210f      	movs	r1, #15
 80012da:	f06f 0001 	mvn.w	r0, #1
 80012de:	f001 f9c4 	bl	800266a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80012e2:	4b0a      	ldr	r3, [pc, #40]	@ (800130c <HAL_MspInit+0x6c>)
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80012ee:	60fb      	str	r3, [r7, #12]
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80012f6:	60fb      	str	r3, [r7, #12]
 80012f8:	4a04      	ldr	r2, [pc, #16]	@ (800130c <HAL_MspInit+0x6c>)
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012fe:	bf00      	nop
 8001300:	3710      	adds	r7, #16
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	40021000 	.word	0x40021000
 800130c:	40010000 	.word	0x40010000

08001310 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b088      	sub	sp, #32
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001318:	f107 0310 	add.w	r3, r7, #16
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	605a      	str	r2, [r3, #4]
 8001322:	609a      	str	r2, [r3, #8]
 8001324:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a2c      	ldr	r2, [pc, #176]	@ (80013dc <HAL_ADC_MspInit+0xcc>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d151      	bne.n	80013d4 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001330:	4b2b      	ldr	r3, [pc, #172]	@ (80013e0 <HAL_ADC_MspInit+0xd0>)
 8001332:	699b      	ldr	r3, [r3, #24]
 8001334:	4a2a      	ldr	r2, [pc, #168]	@ (80013e0 <HAL_ADC_MspInit+0xd0>)
 8001336:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800133a:	6193      	str	r3, [r2, #24]
 800133c:	4b28      	ldr	r3, [pc, #160]	@ (80013e0 <HAL_ADC_MspInit+0xd0>)
 800133e:	699b      	ldr	r3, [r3, #24]
 8001340:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001344:	60fb      	str	r3, [r7, #12]
 8001346:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001348:	4b25      	ldr	r3, [pc, #148]	@ (80013e0 <HAL_ADC_MspInit+0xd0>)
 800134a:	699b      	ldr	r3, [r3, #24]
 800134c:	4a24      	ldr	r2, [pc, #144]	@ (80013e0 <HAL_ADC_MspInit+0xd0>)
 800134e:	f043 0304 	orr.w	r3, r3, #4
 8001352:	6193      	str	r3, [r2, #24]
 8001354:	4b22      	ldr	r3, [pc, #136]	@ (80013e0 <HAL_ADC_MspInit+0xd0>)
 8001356:	699b      	ldr	r3, [r3, #24]
 8001358:	f003 0304 	and.w	r3, r3, #4
 800135c:	60bb      	str	r3, [r7, #8]
 800135e:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = IR1_Pin|IR2_Pin|IR3_Pin|IR4_Pin;
 8001360:	230f      	movs	r3, #15
 8001362:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001364:	2303      	movs	r3, #3
 8001366:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001368:	f107 0310 	add.w	r3, r7, #16
 800136c:	4619      	mov	r1, r3
 800136e:	481d      	ldr	r0, [pc, #116]	@ (80013e4 <HAL_ADC_MspInit+0xd4>)
 8001370:	f001 fddc 	bl	8002f2c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001374:	4b1c      	ldr	r3, [pc, #112]	@ (80013e8 <HAL_ADC_MspInit+0xd8>)
 8001376:	4a1d      	ldr	r2, [pc, #116]	@ (80013ec <HAL_ADC_MspInit+0xdc>)
 8001378:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800137a:	4b1b      	ldr	r3, [pc, #108]	@ (80013e8 <HAL_ADC_MspInit+0xd8>)
 800137c:	2200      	movs	r2, #0
 800137e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001380:	4b19      	ldr	r3, [pc, #100]	@ (80013e8 <HAL_ADC_MspInit+0xd8>)
 8001382:	2200      	movs	r2, #0
 8001384:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001386:	4b18      	ldr	r3, [pc, #96]	@ (80013e8 <HAL_ADC_MspInit+0xd8>)
 8001388:	2280      	movs	r2, #128	@ 0x80
 800138a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800138c:	4b16      	ldr	r3, [pc, #88]	@ (80013e8 <HAL_ADC_MspInit+0xd8>)
 800138e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001392:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001394:	4b14      	ldr	r3, [pc, #80]	@ (80013e8 <HAL_ADC_MspInit+0xd8>)
 8001396:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800139a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800139c:	4b12      	ldr	r3, [pc, #72]	@ (80013e8 <HAL_ADC_MspInit+0xd8>)
 800139e:	2220      	movs	r2, #32
 80013a0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80013a2:	4b11      	ldr	r3, [pc, #68]	@ (80013e8 <HAL_ADC_MspInit+0xd8>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80013a8:	480f      	ldr	r0, [pc, #60]	@ (80013e8 <HAL_ADC_MspInit+0xd8>)
 80013aa:	f001 f995 	bl	80026d8 <HAL_DMA_Init>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80013b4:	f7ff ff6e 	bl	8001294 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	4a0b      	ldr	r2, [pc, #44]	@ (80013e8 <HAL_ADC_MspInit+0xd8>)
 80013bc:	621a      	str	r2, [r3, #32]
 80013be:	4a0a      	ldr	r2, [pc, #40]	@ (80013e8 <HAL_ADC_MspInit+0xd8>)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 6, 0);
 80013c4:	2200      	movs	r2, #0
 80013c6:	2106      	movs	r1, #6
 80013c8:	2012      	movs	r0, #18
 80013ca:	f001 f94e 	bl	800266a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80013ce:	2012      	movs	r0, #18
 80013d0:	f001 f967 	bl	80026a2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80013d4:	bf00      	nop
 80013d6:	3720      	adds	r7, #32
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40012400 	.word	0x40012400
 80013e0:	40021000 	.word	0x40021000
 80013e4:	40010800 	.word	0x40010800
 80013e8:	200002b0 	.word	0x200002b0
 80013ec:	40020008 	.word	0x40020008

080013f0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b088      	sub	sp, #32
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f8:	f107 0310 	add.w	r3, r7, #16
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
 8001402:	609a      	str	r2, [r3, #8]
 8001404:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a1c      	ldr	r2, [pc, #112]	@ (800147c <HAL_CAN_MspInit+0x8c>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d131      	bne.n	8001474 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001410:	4b1b      	ldr	r3, [pc, #108]	@ (8001480 <HAL_CAN_MspInit+0x90>)
 8001412:	69db      	ldr	r3, [r3, #28]
 8001414:	4a1a      	ldr	r2, [pc, #104]	@ (8001480 <HAL_CAN_MspInit+0x90>)
 8001416:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800141a:	61d3      	str	r3, [r2, #28]
 800141c:	4b18      	ldr	r3, [pc, #96]	@ (8001480 <HAL_CAN_MspInit+0x90>)
 800141e:	69db      	ldr	r3, [r3, #28]
 8001420:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001424:	60fb      	str	r3, [r7, #12]
 8001426:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001428:	4b15      	ldr	r3, [pc, #84]	@ (8001480 <HAL_CAN_MspInit+0x90>)
 800142a:	699b      	ldr	r3, [r3, #24]
 800142c:	4a14      	ldr	r2, [pc, #80]	@ (8001480 <HAL_CAN_MspInit+0x90>)
 800142e:	f043 0304 	orr.w	r3, r3, #4
 8001432:	6193      	str	r3, [r2, #24]
 8001434:	4b12      	ldr	r3, [pc, #72]	@ (8001480 <HAL_CAN_MspInit+0x90>)
 8001436:	699b      	ldr	r3, [r3, #24]
 8001438:	f003 0304 	and.w	r3, r3, #4
 800143c:	60bb      	str	r3, [r7, #8]
 800143e:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001440:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001444:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001446:	2300      	movs	r3, #0
 8001448:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144a:	2300      	movs	r3, #0
 800144c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800144e:	f107 0310 	add.w	r3, r7, #16
 8001452:	4619      	mov	r1, r3
 8001454:	480b      	ldr	r0, [pc, #44]	@ (8001484 <HAL_CAN_MspInit+0x94>)
 8001456:	f001 fd69 	bl	8002f2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800145a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800145e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001460:	2302      	movs	r3, #2
 8001462:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001464:	2303      	movs	r3, #3
 8001466:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001468:	f107 0310 	add.w	r3, r7, #16
 800146c:	4619      	mov	r1, r3
 800146e:	4805      	ldr	r0, [pc, #20]	@ (8001484 <HAL_CAN_MspInit+0x94>)
 8001470:	f001 fd5c 	bl	8002f2c <HAL_GPIO_Init>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001474:	bf00      	nop
 8001476:	3720      	adds	r7, #32
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	40006400 	.word	0x40006400
 8001480:	40021000 	.word	0x40021000
 8001484:	40010800 	.word	0x40010800

08001488 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b088      	sub	sp, #32
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001490:	f107 0310 	add.w	r3, r7, #16
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]
 8001498:	605a      	str	r2, [r3, #4]
 800149a:	609a      	str	r2, [r3, #8]
 800149c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4a15      	ldr	r2, [pc, #84]	@ (80014f8 <HAL_I2C_MspInit+0x70>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d123      	bne.n	80014f0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014a8:	4b14      	ldr	r3, [pc, #80]	@ (80014fc <HAL_I2C_MspInit+0x74>)
 80014aa:	699b      	ldr	r3, [r3, #24]
 80014ac:	4a13      	ldr	r2, [pc, #76]	@ (80014fc <HAL_I2C_MspInit+0x74>)
 80014ae:	f043 0308 	orr.w	r3, r3, #8
 80014b2:	6193      	str	r3, [r2, #24]
 80014b4:	4b11      	ldr	r3, [pc, #68]	@ (80014fc <HAL_I2C_MspInit+0x74>)
 80014b6:	699b      	ldr	r3, [r3, #24]
 80014b8:	f003 0308 	and.w	r3, r3, #8
 80014bc:	60fb      	str	r3, [r7, #12]
 80014be:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014c0:	23c0      	movs	r3, #192	@ 0xc0
 80014c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014c4:	2312      	movs	r3, #18
 80014c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014c8:	2303      	movs	r3, #3
 80014ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014cc:	f107 0310 	add.w	r3, r7, #16
 80014d0:	4619      	mov	r1, r3
 80014d2:	480b      	ldr	r0, [pc, #44]	@ (8001500 <HAL_I2C_MspInit+0x78>)
 80014d4:	f001 fd2a 	bl	8002f2c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014d8:	4b08      	ldr	r3, [pc, #32]	@ (80014fc <HAL_I2C_MspInit+0x74>)
 80014da:	69db      	ldr	r3, [r3, #28]
 80014dc:	4a07      	ldr	r2, [pc, #28]	@ (80014fc <HAL_I2C_MspInit+0x74>)
 80014de:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014e2:	61d3      	str	r3, [r2, #28]
 80014e4:	4b05      	ldr	r3, [pc, #20]	@ (80014fc <HAL_I2C_MspInit+0x74>)
 80014e6:	69db      	ldr	r3, [r3, #28]
 80014e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014ec:	60bb      	str	r3, [r7, #8]
 80014ee:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80014f0:	bf00      	nop
 80014f2:	3720      	adds	r7, #32
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	40005400 	.word	0x40005400
 80014fc:	40021000 	.word	0x40021000
 8001500:	40010c00 	.word	0x40010c00

08001504 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b088      	sub	sp, #32
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800150c:	f107 0310 	add.w	r3, r7, #16
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]
 8001514:	605a      	str	r2, [r3, #4]
 8001516:	609a      	str	r2, [r3, #8]
 8001518:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4a1b      	ldr	r2, [pc, #108]	@ (800158c <HAL_SPI_MspInit+0x88>)
 8001520:	4293      	cmp	r3, r2
 8001522:	d12f      	bne.n	8001584 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001524:	4b1a      	ldr	r3, [pc, #104]	@ (8001590 <HAL_SPI_MspInit+0x8c>)
 8001526:	699b      	ldr	r3, [r3, #24]
 8001528:	4a19      	ldr	r2, [pc, #100]	@ (8001590 <HAL_SPI_MspInit+0x8c>)
 800152a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800152e:	6193      	str	r3, [r2, #24]
 8001530:	4b17      	ldr	r3, [pc, #92]	@ (8001590 <HAL_SPI_MspInit+0x8c>)
 8001532:	699b      	ldr	r3, [r3, #24]
 8001534:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001538:	60fb      	str	r3, [r7, #12]
 800153a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800153c:	4b14      	ldr	r3, [pc, #80]	@ (8001590 <HAL_SPI_MspInit+0x8c>)
 800153e:	699b      	ldr	r3, [r3, #24]
 8001540:	4a13      	ldr	r2, [pc, #76]	@ (8001590 <HAL_SPI_MspInit+0x8c>)
 8001542:	f043 0304 	orr.w	r3, r3, #4
 8001546:	6193      	str	r3, [r2, #24]
 8001548:	4b11      	ldr	r3, [pc, #68]	@ (8001590 <HAL_SPI_MspInit+0x8c>)
 800154a:	699b      	ldr	r3, [r3, #24]
 800154c:	f003 0304 	and.w	r3, r3, #4
 8001550:	60bb      	str	r3, [r7, #8]
 8001552:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8001554:	23b0      	movs	r3, #176	@ 0xb0
 8001556:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001558:	2302      	movs	r3, #2
 800155a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800155c:	2303      	movs	r3, #3
 800155e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001560:	f107 0310 	add.w	r3, r7, #16
 8001564:	4619      	mov	r1, r3
 8001566:	480b      	ldr	r0, [pc, #44]	@ (8001594 <HAL_SPI_MspInit+0x90>)
 8001568:	f001 fce0 	bl	8002f2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800156c:	2340      	movs	r3, #64	@ 0x40
 800156e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001570:	2300      	movs	r3, #0
 8001572:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001574:	2300      	movs	r3, #0
 8001576:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001578:	f107 0310 	add.w	r3, r7, #16
 800157c:	4619      	mov	r1, r3
 800157e:	4805      	ldr	r0, [pc, #20]	@ (8001594 <HAL_SPI_MspInit+0x90>)
 8001580:	f001 fcd4 	bl	8002f2c <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001584:	bf00      	nop
 8001586:	3720      	adds	r7, #32
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	40013000 	.word	0x40013000
 8001590:	40021000 	.word	0x40021000
 8001594:	40010800 	.word	0x40010800

08001598 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a1e      	ldr	r2, [pc, #120]	@ (8001620 <HAL_TIM_Base_MspInit+0x88>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d11c      	bne.n	80015e4 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80015aa:	4b1e      	ldr	r3, [pc, #120]	@ (8001624 <HAL_TIM_Base_MspInit+0x8c>)
 80015ac:	699b      	ldr	r3, [r3, #24]
 80015ae:	4a1d      	ldr	r2, [pc, #116]	@ (8001624 <HAL_TIM_Base_MspInit+0x8c>)
 80015b0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80015b4:	6193      	str	r3, [r2, #24]
 80015b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001624 <HAL_TIM_Base_MspInit+0x8c>)
 80015b8:	699b      	ldr	r3, [r3, #24]
 80015ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 6, 0);
 80015c2:	2200      	movs	r2, #0
 80015c4:	2106      	movs	r1, #6
 80015c6:	2018      	movs	r0, #24
 80015c8:	f001 f84f 	bl	800266a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 80015cc:	2018      	movs	r0, #24
 80015ce:	f001 f868 	bl	80026a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 6, 0);
 80015d2:	2200      	movs	r2, #0
 80015d4:	2106      	movs	r1, #6
 80015d6:	2019      	movs	r0, #25
 80015d8:	f001 f847 	bl	800266a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80015dc:	2019      	movs	r0, #25
 80015de:	f001 f860 	bl	80026a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80015e2:	e018      	b.n	8001616 <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM2)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015ec:	d113      	bne.n	8001616 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001624 <HAL_TIM_Base_MspInit+0x8c>)
 80015f0:	69db      	ldr	r3, [r3, #28]
 80015f2:	4a0c      	ldr	r2, [pc, #48]	@ (8001624 <HAL_TIM_Base_MspInit+0x8c>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	61d3      	str	r3, [r2, #28]
 80015fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001624 <HAL_TIM_Base_MspInit+0x8c>)
 80015fc:	69db      	ldr	r3, [r3, #28]
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	60bb      	str	r3, [r7, #8]
 8001604:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 8001606:	2200      	movs	r2, #0
 8001608:	2106      	movs	r1, #6
 800160a:	201c      	movs	r0, #28
 800160c:	f001 f82d 	bl	800266a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001610:	201c      	movs	r0, #28
 8001612:	f001 f846 	bl	80026a2 <HAL_NVIC_EnableIRQ>
}
 8001616:	bf00      	nop
 8001618:	3710      	adds	r7, #16
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	40012c00 	.word	0x40012c00
 8001624:	40021000 	.word	0x40021000

08001628 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b08a      	sub	sp, #40	@ 0x28
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001630:	f107 0318 	add.w	r3, r7, #24
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
 8001638:	605a      	str	r2, [r3, #4]
 800163a:	609a      	str	r2, [r3, #8]
 800163c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a38      	ldr	r2, [pc, #224]	@ (8001724 <HAL_UART_MspInit+0xfc>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d132      	bne.n	80016ae <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001648:	4b37      	ldr	r3, [pc, #220]	@ (8001728 <HAL_UART_MspInit+0x100>)
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	4a36      	ldr	r2, [pc, #216]	@ (8001728 <HAL_UART_MspInit+0x100>)
 800164e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001652:	6193      	str	r3, [r2, #24]
 8001654:	4b34      	ldr	r3, [pc, #208]	@ (8001728 <HAL_UART_MspInit+0x100>)
 8001656:	699b      	ldr	r3, [r3, #24]
 8001658:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800165c:	617b      	str	r3, [r7, #20]
 800165e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001660:	4b31      	ldr	r3, [pc, #196]	@ (8001728 <HAL_UART_MspInit+0x100>)
 8001662:	699b      	ldr	r3, [r3, #24]
 8001664:	4a30      	ldr	r2, [pc, #192]	@ (8001728 <HAL_UART_MspInit+0x100>)
 8001666:	f043 0304 	orr.w	r3, r3, #4
 800166a:	6193      	str	r3, [r2, #24]
 800166c:	4b2e      	ldr	r3, [pc, #184]	@ (8001728 <HAL_UART_MspInit+0x100>)
 800166e:	699b      	ldr	r3, [r3, #24]
 8001670:	f003 0304 	and.w	r3, r3, #4
 8001674:	613b      	str	r3, [r7, #16]
 8001676:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001678:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800167c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800167e:	2302      	movs	r3, #2
 8001680:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001682:	2303      	movs	r3, #3
 8001684:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001686:	f107 0318 	add.w	r3, r7, #24
 800168a:	4619      	mov	r1, r3
 800168c:	4827      	ldr	r0, [pc, #156]	@ (800172c <HAL_UART_MspInit+0x104>)
 800168e:	f001 fc4d 	bl	8002f2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001692:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001696:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001698:	2300      	movs	r3, #0
 800169a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169c:	2300      	movs	r3, #0
 800169e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a0:	f107 0318 	add.w	r3, r7, #24
 80016a4:	4619      	mov	r1, r3
 80016a6:	4821      	ldr	r0, [pc, #132]	@ (800172c <HAL_UART_MspInit+0x104>)
 80016a8:	f001 fc40 	bl	8002f2c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80016ac:	e036      	b.n	800171c <HAL_UART_MspInit+0xf4>
  else if(huart->Instance==USART3)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a1f      	ldr	r2, [pc, #124]	@ (8001730 <HAL_UART_MspInit+0x108>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d131      	bne.n	800171c <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART3_CLK_ENABLE();
 80016b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001728 <HAL_UART_MspInit+0x100>)
 80016ba:	69db      	ldr	r3, [r3, #28]
 80016bc:	4a1a      	ldr	r2, [pc, #104]	@ (8001728 <HAL_UART_MspInit+0x100>)
 80016be:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016c2:	61d3      	str	r3, [r2, #28]
 80016c4:	4b18      	ldr	r3, [pc, #96]	@ (8001728 <HAL_UART_MspInit+0x100>)
 80016c6:	69db      	ldr	r3, [r3, #28]
 80016c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80016cc:	60fb      	str	r3, [r7, #12]
 80016ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d0:	4b15      	ldr	r3, [pc, #84]	@ (8001728 <HAL_UART_MspInit+0x100>)
 80016d2:	699b      	ldr	r3, [r3, #24]
 80016d4:	4a14      	ldr	r2, [pc, #80]	@ (8001728 <HAL_UART_MspInit+0x100>)
 80016d6:	f043 0308 	orr.w	r3, r3, #8
 80016da:	6193      	str	r3, [r2, #24]
 80016dc:	4b12      	ldr	r3, [pc, #72]	@ (8001728 <HAL_UART_MspInit+0x100>)
 80016de:	699b      	ldr	r3, [r3, #24]
 80016e0:	f003 0308 	and.w	r3, r3, #8
 80016e4:	60bb      	str	r3, [r7, #8]
 80016e6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80016e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ee:	2302      	movs	r3, #2
 80016f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016f2:	2303      	movs	r3, #3
 80016f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f6:	f107 0318 	add.w	r3, r7, #24
 80016fa:	4619      	mov	r1, r3
 80016fc:	480d      	ldr	r0, [pc, #52]	@ (8001734 <HAL_UART_MspInit+0x10c>)
 80016fe:	f001 fc15 	bl	8002f2c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001702:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001706:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001708:	2300      	movs	r3, #0
 800170a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170c:	2300      	movs	r3, #0
 800170e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001710:	f107 0318 	add.w	r3, r7, #24
 8001714:	4619      	mov	r1, r3
 8001716:	4807      	ldr	r0, [pc, #28]	@ (8001734 <HAL_UART_MspInit+0x10c>)
 8001718:	f001 fc08 	bl	8002f2c <HAL_GPIO_Init>
}
 800171c:	bf00      	nop
 800171e:	3728      	adds	r7, #40	@ 0x28
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	40013800 	.word	0x40013800
 8001728:	40021000 	.word	0x40021000
 800172c:	40010800 	.word	0x40010800
 8001730:	40004800 	.word	0x40004800
 8001734:	40010c00 	.word	0x40010c00

08001738 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800173c:	bf00      	nop
 800173e:	e7fd      	b.n	800173c <NMI_Handler+0x4>

08001740 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001744:	bf00      	nop
 8001746:	e7fd      	b.n	8001744 <HardFault_Handler+0x4>

08001748 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800174c:	bf00      	nop
 800174e:	e7fd      	b.n	800174c <MemManage_Handler+0x4>

08001750 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001754:	bf00      	nop
 8001756:	e7fd      	b.n	8001754 <BusFault_Handler+0x4>

08001758 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800175c:	bf00      	nop
 800175e:	e7fd      	b.n	800175c <UsageFault_Handler+0x4>

08001760 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001764:	bf00      	nop
 8001766:	46bd      	mov	sp, r7
 8001768:	bc80      	pop	{r7}
 800176a:	4770      	bx	lr

0800176c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001770:	f000 f8ae 	bl	80018d0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001774:	f004 ff9a 	bl	80066ac <xTaskGetSchedulerState>
 8001778:	4603      	mov	r3, r0
 800177a:	2b01      	cmp	r3, #1
 800177c:	d001      	beq.n	8001782 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800177e:	f005 fc03 	bl	8006f88 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001782:	bf00      	nop
 8001784:	bd80      	pop	{r7, pc}
	...

08001788 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800178c:	4802      	ldr	r0, [pc, #8]	@ (8001798 <DMA1_Channel1_IRQHandler+0x10>)
 800178e:	f001 f899 	bl	80028c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001792:	bf00      	nop
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	200002b0 	.word	0x200002b0

0800179c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80017a0:	4802      	ldr	r0, [pc, #8]	@ (80017ac <ADC1_2_IRQHandler+0x10>)
 80017a2:	f000 fab3 	bl	8001d0c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	20000280 	.word	0x20000280

080017b0 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80017b4:	4802      	ldr	r0, [pc, #8]	@ (80017c0 <TIM1_BRK_IRQHandler+0x10>)
 80017b6:	f002 fcb5 	bl	8004124 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	200003c8 	.word	0x200003c8

080017c4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80017c8:	4802      	ldr	r0, [pc, #8]	@ (80017d4 <TIM1_UP_IRQHandler+0x10>)
 80017ca:	f002 fcab 	bl	8004124 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	200003c8 	.word	0x200003c8

080017d8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80017dc:	4802      	ldr	r0, [pc, #8]	@ (80017e8 <TIM2_IRQHandler+0x10>)
 80017de:	f002 fca1 	bl	8004124 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80017e2:	bf00      	nop
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	20000410 	.word	0x20000410

080017ec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017f0:	bf00      	nop
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bc80      	pop	{r7}
 80017f6:	4770      	bx	lr

080017f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017f8:	f7ff fff8 	bl	80017ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017fc:	480b      	ldr	r0, [pc, #44]	@ (800182c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80017fe:	490c      	ldr	r1, [pc, #48]	@ (8001830 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001800:	4a0c      	ldr	r2, [pc, #48]	@ (8001834 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001802:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001804:	e002      	b.n	800180c <LoopCopyDataInit>

08001806 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001806:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001808:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800180a:	3304      	adds	r3, #4

0800180c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800180c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800180e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001810:	d3f9      	bcc.n	8001806 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001812:	4a09      	ldr	r2, [pc, #36]	@ (8001838 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001814:	4c09      	ldr	r4, [pc, #36]	@ (800183c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001816:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001818:	e001      	b.n	800181e <LoopFillZerobss>

0800181a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800181a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800181c:	3204      	adds	r2, #4

0800181e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800181e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001820:	d3fb      	bcc.n	800181a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001822:	f005 fe29 	bl	8007478 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001826:	f7fe fe81 	bl	800052c <main>
  bx lr
 800182a:	4770      	bx	lr
  ldr r0, =_sdata
 800182c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001830:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001834:	080075e4 	.word	0x080075e4
  ldr r2, =_sbss
 8001838:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800183c:	20002934 	.word	0x20002934

08001840 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001840:	e7fe      	b.n	8001840 <CAN1_RX1_IRQHandler>
	...

08001844 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001848:	4b08      	ldr	r3, [pc, #32]	@ (800186c <HAL_Init+0x28>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a07      	ldr	r2, [pc, #28]	@ (800186c <HAL_Init+0x28>)
 800184e:	f043 0310 	orr.w	r3, r3, #16
 8001852:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001854:	2003      	movs	r0, #3
 8001856:	f000 fefd 	bl	8002654 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800185a:	200f      	movs	r0, #15
 800185c:	f000 f808 	bl	8001870 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001860:	f7ff fd1e 	bl	80012a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40022000 	.word	0x40022000

08001870 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001878:	4b12      	ldr	r3, [pc, #72]	@ (80018c4 <HAL_InitTick+0x54>)
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	4b12      	ldr	r3, [pc, #72]	@ (80018c8 <HAL_InitTick+0x58>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	4619      	mov	r1, r3
 8001882:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001886:	fbb3 f3f1 	udiv	r3, r3, r1
 800188a:	fbb2 f3f3 	udiv	r3, r2, r3
 800188e:	4618      	mov	r0, r3
 8001890:	f000 ff15 	bl	80026be <HAL_SYSTICK_Config>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e00e      	b.n	80018bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2b0f      	cmp	r3, #15
 80018a2:	d80a      	bhi.n	80018ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018a4:	2200      	movs	r2, #0
 80018a6:	6879      	ldr	r1, [r7, #4]
 80018a8:	f04f 30ff 	mov.w	r0, #4294967295
 80018ac:	f000 fedd 	bl	800266a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018b0:	4a06      	ldr	r2, [pc, #24]	@ (80018cc <HAL_InitTick+0x5c>)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018b6:	2300      	movs	r3, #0
 80018b8:	e000      	b.n	80018bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3708      	adds	r7, #8
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	20000000 	.word	0x20000000
 80018c8:	20000008 	.word	0x20000008
 80018cc:	20000004 	.word	0x20000004

080018d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018d4:	4b05      	ldr	r3, [pc, #20]	@ (80018ec <HAL_IncTick+0x1c>)
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	461a      	mov	r2, r3
 80018da:	4b05      	ldr	r3, [pc, #20]	@ (80018f0 <HAL_IncTick+0x20>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4413      	add	r3, r2
 80018e0:	4a03      	ldr	r2, [pc, #12]	@ (80018f0 <HAL_IncTick+0x20>)
 80018e2:	6013      	str	r3, [r2, #0]
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bc80      	pop	{r7}
 80018ea:	4770      	bx	lr
 80018ec:	20000008 	.word	0x20000008
 80018f0:	200007b8 	.word	0x200007b8

080018f4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  return uwTick;
 80018f8:	4b02      	ldr	r3, [pc, #8]	@ (8001904 <HAL_GetTick+0x10>)
 80018fa:	681b      	ldr	r3, [r3, #0]
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	46bd      	mov	sp, r7
 8001900:	bc80      	pop	{r7}
 8001902:	4770      	bx	lr
 8001904:	200007b8 	.word	0x200007b8

08001908 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b086      	sub	sp, #24
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001910:	2300      	movs	r3, #0
 8001912:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001914:	2300      	movs	r3, #0
 8001916:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001918:	2300      	movs	r3, #0
 800191a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800191c:	2300      	movs	r3, #0
 800191e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d101      	bne.n	800192a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e0be      	b.n	8001aa8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001934:	2b00      	cmp	r3, #0
 8001936:	d109      	bne.n	800194c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2200      	movs	r2, #0
 800193c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2200      	movs	r2, #0
 8001942:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	f7ff fce2 	bl	8001310 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	f000 fc09 	bl	8002164 <ADC_ConversionStop_Disable>
 8001952:	4603      	mov	r3, r0
 8001954:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800195a:	f003 0310 	and.w	r3, r3, #16
 800195e:	2b00      	cmp	r3, #0
 8001960:	f040 8099 	bne.w	8001a96 <HAL_ADC_Init+0x18e>
 8001964:	7dfb      	ldrb	r3, [r7, #23]
 8001966:	2b00      	cmp	r3, #0
 8001968:	f040 8095 	bne.w	8001a96 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001970:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001974:	f023 0302 	bic.w	r3, r3, #2
 8001978:	f043 0202 	orr.w	r2, r3, #2
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001988:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	7b1b      	ldrb	r3, [r3, #12]
 800198e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001990:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001992:	68ba      	ldr	r2, [r7, #8]
 8001994:	4313      	orrs	r3, r2
 8001996:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80019a0:	d003      	beq.n	80019aa <HAL_ADC_Init+0xa2>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	2b01      	cmp	r3, #1
 80019a8:	d102      	bne.n	80019b0 <HAL_ADC_Init+0xa8>
 80019aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019ae:	e000      	b.n	80019b2 <HAL_ADC_Init+0xaa>
 80019b0:	2300      	movs	r3, #0
 80019b2:	693a      	ldr	r2, [r7, #16]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	7d1b      	ldrb	r3, [r3, #20]
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d119      	bne.n	80019f4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	7b1b      	ldrb	r3, [r3, #12]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d109      	bne.n	80019dc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	699b      	ldr	r3, [r3, #24]
 80019cc:	3b01      	subs	r3, #1
 80019ce:	035a      	lsls	r2, r3, #13
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	4313      	orrs	r3, r2
 80019d4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80019d8:	613b      	str	r3, [r7, #16]
 80019da:	e00b      	b.n	80019f4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019e0:	f043 0220 	orr.w	r2, r3, #32
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019ec:	f043 0201 	orr.w	r2, r3, #1
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	693a      	ldr	r2, [r7, #16]
 8001a04:	430a      	orrs	r2, r1
 8001a06:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	689a      	ldr	r2, [r3, #8]
 8001a0e:	4b28      	ldr	r3, [pc, #160]	@ (8001ab0 <HAL_ADC_Init+0x1a8>)
 8001a10:	4013      	ands	r3, r2
 8001a12:	687a      	ldr	r2, [r7, #4]
 8001a14:	6812      	ldr	r2, [r2, #0]
 8001a16:	68b9      	ldr	r1, [r7, #8]
 8001a18:	430b      	orrs	r3, r1
 8001a1a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a24:	d003      	beq.n	8001a2e <HAL_ADC_Init+0x126>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	2b01      	cmp	r3, #1
 8001a2c:	d104      	bne.n	8001a38 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	691b      	ldr	r3, [r3, #16]
 8001a32:	3b01      	subs	r3, #1
 8001a34:	051b      	lsls	r3, r3, #20
 8001a36:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a3e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	68fa      	ldr	r2, [r7, #12]
 8001a48:	430a      	orrs	r2, r1
 8001a4a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	689a      	ldr	r2, [r3, #8]
 8001a52:	4b18      	ldr	r3, [pc, #96]	@ (8001ab4 <HAL_ADC_Init+0x1ac>)
 8001a54:	4013      	ands	r3, r2
 8001a56:	68ba      	ldr	r2, [r7, #8]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d10b      	bne.n	8001a74 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2200      	movs	r2, #0
 8001a60:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a66:	f023 0303 	bic.w	r3, r3, #3
 8001a6a:	f043 0201 	orr.w	r2, r3, #1
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001a72:	e018      	b.n	8001aa6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a78:	f023 0312 	bic.w	r3, r3, #18
 8001a7c:	f043 0210 	orr.w	r2, r3, #16
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a88:	f043 0201 	orr.w	r2, r3, #1
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001a90:	2301      	movs	r3, #1
 8001a92:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001a94:	e007      	b.n	8001aa6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a9a:	f043 0210 	orr.w	r2, r3, #16
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001aa6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3718      	adds	r7, #24
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	ffe1f7fd 	.word	0xffe1f7fd
 8001ab4:	ff1f0efe 	.word	0xff1f0efe

08001ab8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b086      	sub	sp, #24
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	60f8      	str	r0, [r7, #12]
 8001ac0:	60b9      	str	r1, [r7, #8]
 8001ac2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a64      	ldr	r2, [pc, #400]	@ (8001c60 <HAL_ADC_Start_DMA+0x1a8>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d004      	beq.n	8001adc <HAL_ADC_Start_DMA+0x24>
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a63      	ldr	r2, [pc, #396]	@ (8001c64 <HAL_ADC_Start_DMA+0x1ac>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d106      	bne.n	8001aea <HAL_ADC_Start_DMA+0x32>
 8001adc:	4b60      	ldr	r3, [pc, #384]	@ (8001c60 <HAL_ADC_Start_DMA+0x1a8>)
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	f040 80b3 	bne.w	8001c50 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d101      	bne.n	8001af8 <HAL_ADC_Start_DMA+0x40>
 8001af4:	2302      	movs	r3, #2
 8001af6:	e0ae      	b.n	8001c56 <HAL_ADC_Start_DMA+0x19e>
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	2201      	movs	r2, #1
 8001afc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001b00:	68f8      	ldr	r0, [r7, #12]
 8001b02:	f000 fad5 	bl	80020b0 <ADC_Enable>
 8001b06:	4603      	mov	r3, r0
 8001b08:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001b0a:	7dfb      	ldrb	r3, [r7, #23]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	f040 809a 	bne.w	8001c46 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b16:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001b1a:	f023 0301 	bic.w	r3, r3, #1
 8001b1e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a4e      	ldr	r2, [pc, #312]	@ (8001c64 <HAL_ADC_Start_DMA+0x1ac>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d105      	bne.n	8001b3c <HAL_ADC_Start_DMA+0x84>
 8001b30:	4b4b      	ldr	r3, [pc, #300]	@ (8001c60 <HAL_ADC_Start_DMA+0x1a8>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d115      	bne.n	8001b68 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b40:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d026      	beq.n	8001ba4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b5a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001b5e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b66:	e01d      	b.n	8001ba4 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b6c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a39      	ldr	r2, [pc, #228]	@ (8001c60 <HAL_ADC_Start_DMA+0x1a8>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d004      	beq.n	8001b88 <HAL_ADC_Start_DMA+0xd0>
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a38      	ldr	r2, [pc, #224]	@ (8001c64 <HAL_ADC_Start_DMA+0x1ac>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d10d      	bne.n	8001ba4 <HAL_ADC_Start_DMA+0xec>
 8001b88:	4b35      	ldr	r3, [pc, #212]	@ (8001c60 <HAL_ADC_Start_DMA+0x1a8>)
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d007      	beq.n	8001ba4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b98:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001b9c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ba8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d006      	beq.n	8001bbe <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bb4:	f023 0206 	bic.w	r2, r3, #6
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001bbc:	e002      	b.n	8001bc4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	6a1b      	ldr	r3, [r3, #32]
 8001bd0:	4a25      	ldr	r2, [pc, #148]	@ (8001c68 <HAL_ADC_Start_DMA+0x1b0>)
 8001bd2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	6a1b      	ldr	r3, [r3, #32]
 8001bd8:	4a24      	ldr	r2, [pc, #144]	@ (8001c6c <HAL_ADC_Start_DMA+0x1b4>)
 8001bda:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	6a1b      	ldr	r3, [r3, #32]
 8001be0:	4a23      	ldr	r2, [pc, #140]	@ (8001c70 <HAL_ADC_Start_DMA+0x1b8>)
 8001be2:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f06f 0202 	mvn.w	r2, #2
 8001bec:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	689a      	ldr	r2, [r3, #8]
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001bfc:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	6a18      	ldr	r0, [r3, #32]
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	334c      	adds	r3, #76	@ 0x4c
 8001c08:	4619      	mov	r1, r3
 8001c0a:	68ba      	ldr	r2, [r7, #8]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	f000 fdbd 	bl	800278c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001c1c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001c20:	d108      	bne.n	8001c34 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	689a      	ldr	r2, [r3, #8]
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001c30:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001c32:	e00f      	b.n	8001c54 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	689a      	ldr	r2, [r3, #8]
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001c42:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001c44:	e006      	b.n	8001c54 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8001c4e:	e001      	b.n	8001c54 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c50:	2301      	movs	r3, #1
 8001c52:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001c54:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3718      	adds	r7, #24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40012400 	.word	0x40012400
 8001c64:	40012800 	.word	0x40012800
 8001c68:	080021e7 	.word	0x080021e7
 8001c6c:	08002263 	.word	0x08002263
 8001c70:	0800227f 	.word	0x0800227f

08001c74 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d101      	bne.n	8001c8e <HAL_ADC_Stop_DMA+0x1a>
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	e03a      	b.n	8001d04 <HAL_ADC_Stop_DMA+0x90>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2201      	movs	r2, #1
 8001c92:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001c96:	6878      	ldr	r0, [r7, #4]
 8001c98:	f000 fa64 	bl	8002164 <ADC_ConversionStop_Disable>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001ca0:	7bfb      	ldrb	r3, [r7, #15]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d129      	bne.n	8001cfa <HAL_ADC_Stop_DMA+0x86>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	689a      	ldr	r2, [r3, #8]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001cb4:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6a1b      	ldr	r3, [r3, #32]
 8001cba:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d11a      	bne.n	8001cfa <HAL_ADC_Stop_DMA+0x86>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6a1b      	ldr	r3, [r3, #32]
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f000 fdbf 	bl	800284c <HAL_DMA_Abort>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 8001cd2:	7bfb      	ldrb	r3, [r7, #15]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d10a      	bne.n	8001cee <HAL_ADC_Stop_DMA+0x7a>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cdc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001ce0:	f023 0301 	bic.w	r3, r3, #1
 8001ce4:	f043 0201 	orr.w	r2, r3, #1
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	629a      	str	r2, [r3, #40]	@ 0x28
 8001cec:	e005      	b.n	8001cfa <HAL_ADC_Stop_DMA+0x86>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cf2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Return function status */
  return tmp_hal_status;
 8001d02:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3710      	adds	r7, #16
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	f003 0320 	and.w	r3, r3, #32
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d03e      	beq.n	8001dac <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	f003 0302 	and.w	r3, r3, #2
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d039      	beq.n	8001dac <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d3c:	f003 0310 	and.w	r3, r3, #16
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d105      	bne.n	8001d50 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d48:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001d5a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001d5e:	d11d      	bne.n	8001d9c <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d119      	bne.n	8001d9c <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	685a      	ldr	r2, [r3, #4]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f022 0220 	bic.w	r2, r2, #32
 8001d76:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d7c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d105      	bne.n	8001d9c <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d94:	f043 0201 	orr.w	r2, r3, #1
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001d9c:	6878      	ldr	r0, [r7, #4]
 8001d9e:	f7fe ffd7 	bl	8000d50 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f06f 0212 	mvn.w	r2, #18
 8001daa:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d04d      	beq.n	8001e52 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f003 0304 	and.w	r3, r3, #4
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d048      	beq.n	8001e52 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dc4:	f003 0310 	and.w	r3, r3, #16
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d105      	bne.n	8001dd8 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dd0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8001de2:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8001de6:	d012      	beq.n	8001e0e <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d125      	bne.n	8001e42 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001e00:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001e04:	d11d      	bne.n	8001e42 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d119      	bne.n	8001e42 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	685a      	ldr	r2, [r3, #4]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e1c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e22:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d105      	bne.n	8001e42 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e3a:	f043 0201 	orr.w	r2, r3, #1
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f000 fa35 	bl	80022b2 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f06f 020c 	mvn.w	r2, #12
 8001e50:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d012      	beq.n	8001e82 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d00d      	beq.n	8001e82 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e6a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f000 f812 	bl	8001e9c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f06f 0201 	mvn.w	r2, #1
 8001e80:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001e82:	bf00      	nop
 8001e84:	3710      	adds	r7, #16
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}

08001e8a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	b083      	sub	sp, #12
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001e92:	bf00      	nop
 8001e94:	370c      	adds	r7, #12
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bc80      	pop	{r7}
 8001e9a:	4770      	bx	lr

08001e9c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001ea4:	bf00      	nop
 8001ea6:	370c      	adds	r7, #12
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bc80      	pop	{r7}
 8001eac:	4770      	bx	lr

08001eae <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001eae:	b480      	push	{r7}
 8001eb0:	b083      	sub	sp, #12
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001eb6:	bf00      	nop
 8001eb8:	370c      	adds	r7, #12
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bc80      	pop	{r7}
 8001ebe:	4770      	bx	lr

08001ec0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001ec0:	b480      	push	{r7}
 8001ec2:	b085      	sub	sp, #20
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
 8001ec8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d101      	bne.n	8001ee0 <HAL_ADC_ConfigChannel+0x20>
 8001edc:	2302      	movs	r3, #2
 8001ede:	e0dc      	b.n	800209a <HAL_ADC_ConfigChannel+0x1da>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	2b06      	cmp	r3, #6
 8001eee:	d81c      	bhi.n	8001f2a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	685a      	ldr	r2, [r3, #4]
 8001efa:	4613      	mov	r3, r2
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	4413      	add	r3, r2
 8001f00:	3b05      	subs	r3, #5
 8001f02:	221f      	movs	r2, #31
 8001f04:	fa02 f303 	lsl.w	r3, r2, r3
 8001f08:	43db      	mvns	r3, r3
 8001f0a:	4019      	ands	r1, r3
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	6818      	ldr	r0, [r3, #0]
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	685a      	ldr	r2, [r3, #4]
 8001f14:	4613      	mov	r3, r2
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	4413      	add	r3, r2
 8001f1a:	3b05      	subs	r3, #5
 8001f1c:	fa00 f203 	lsl.w	r2, r0, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	430a      	orrs	r2, r1
 8001f26:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f28:	e03c      	b.n	8001fa4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	2b0c      	cmp	r3, #12
 8001f30:	d81c      	bhi.n	8001f6c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685a      	ldr	r2, [r3, #4]
 8001f3c:	4613      	mov	r3, r2
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	4413      	add	r3, r2
 8001f42:	3b23      	subs	r3, #35	@ 0x23
 8001f44:	221f      	movs	r2, #31
 8001f46:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4a:	43db      	mvns	r3, r3
 8001f4c:	4019      	ands	r1, r3
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	6818      	ldr	r0, [r3, #0]
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	685a      	ldr	r2, [r3, #4]
 8001f56:	4613      	mov	r3, r2
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	4413      	add	r3, r2
 8001f5c:	3b23      	subs	r3, #35	@ 0x23
 8001f5e:	fa00 f203 	lsl.w	r2, r0, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	430a      	orrs	r2, r1
 8001f68:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f6a:	e01b      	b.n	8001fa4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	685a      	ldr	r2, [r3, #4]
 8001f76:	4613      	mov	r3, r2
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	4413      	add	r3, r2
 8001f7c:	3b41      	subs	r3, #65	@ 0x41
 8001f7e:	221f      	movs	r2, #31
 8001f80:	fa02 f303 	lsl.w	r3, r2, r3
 8001f84:	43db      	mvns	r3, r3
 8001f86:	4019      	ands	r1, r3
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	6818      	ldr	r0, [r3, #0]
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	685a      	ldr	r2, [r3, #4]
 8001f90:	4613      	mov	r3, r2
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	4413      	add	r3, r2
 8001f96:	3b41      	subs	r3, #65	@ 0x41
 8001f98:	fa00 f203 	lsl.w	r2, r0, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2b09      	cmp	r3, #9
 8001faa:	d91c      	bls.n	8001fe6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	68d9      	ldr	r1, [r3, #12]
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	4413      	add	r3, r2
 8001fbc:	3b1e      	subs	r3, #30
 8001fbe:	2207      	movs	r2, #7
 8001fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc4:	43db      	mvns	r3, r3
 8001fc6:	4019      	ands	r1, r3
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	6898      	ldr	r0, [r3, #8]
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	005b      	lsls	r3, r3, #1
 8001fd4:	4413      	add	r3, r2
 8001fd6:	3b1e      	subs	r3, #30
 8001fd8:	fa00 f203 	lsl.w	r2, r0, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	60da      	str	r2, [r3, #12]
 8001fe4:	e019      	b.n	800201a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	6919      	ldr	r1, [r3, #16]
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	005b      	lsls	r3, r3, #1
 8001ff4:	4413      	add	r3, r2
 8001ff6:	2207      	movs	r2, #7
 8001ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffc:	43db      	mvns	r3, r3
 8001ffe:	4019      	ands	r1, r3
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	6898      	ldr	r0, [r3, #8]
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	4613      	mov	r3, r2
 800200a:	005b      	lsls	r3, r3, #1
 800200c:	4413      	add	r3, r2
 800200e:	fa00 f203 	lsl.w	r2, r0, r3
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	430a      	orrs	r2, r1
 8002018:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2b10      	cmp	r3, #16
 8002020:	d003      	beq.n	800202a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002026:	2b11      	cmp	r3, #17
 8002028:	d132      	bne.n	8002090 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a1d      	ldr	r2, [pc, #116]	@ (80020a4 <HAL_ADC_ConfigChannel+0x1e4>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d125      	bne.n	8002080 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800203e:	2b00      	cmp	r3, #0
 8002040:	d126      	bne.n	8002090 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	689a      	ldr	r2, [r3, #8]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002050:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	2b10      	cmp	r3, #16
 8002058:	d11a      	bne.n	8002090 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800205a:	4b13      	ldr	r3, [pc, #76]	@ (80020a8 <HAL_ADC_ConfigChannel+0x1e8>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a13      	ldr	r2, [pc, #76]	@ (80020ac <HAL_ADC_ConfigChannel+0x1ec>)
 8002060:	fba2 2303 	umull	r2, r3, r2, r3
 8002064:	0c9a      	lsrs	r2, r3, #18
 8002066:	4613      	mov	r3, r2
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	4413      	add	r3, r2
 800206c:	005b      	lsls	r3, r3, #1
 800206e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002070:	e002      	b.n	8002078 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	3b01      	subs	r3, #1
 8002076:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d1f9      	bne.n	8002072 <HAL_ADC_ConfigChannel+0x1b2>
 800207e:	e007      	b.n	8002090 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002084:	f043 0220 	orr.w	r2, r3, #32
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002098:	7bfb      	ldrb	r3, [r7, #15]
}
 800209a:	4618      	mov	r0, r3
 800209c:	3714      	adds	r7, #20
 800209e:	46bd      	mov	sp, r7
 80020a0:	bc80      	pop	{r7}
 80020a2:	4770      	bx	lr
 80020a4:	40012400 	.word	0x40012400
 80020a8:	20000000 	.word	0x20000000
 80020ac:	431bde83 	.word	0x431bde83

080020b0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b084      	sub	sp, #16
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020b8:	2300      	movs	r3, #0
 80020ba:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80020bc:	2300      	movs	r3, #0
 80020be:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d040      	beq.n	8002150 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	689a      	ldr	r2, [r3, #8]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f042 0201 	orr.w	r2, r2, #1
 80020dc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020de:	4b1f      	ldr	r3, [pc, #124]	@ (800215c <ADC_Enable+0xac>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a1f      	ldr	r2, [pc, #124]	@ (8002160 <ADC_Enable+0xb0>)
 80020e4:	fba2 2303 	umull	r2, r3, r2, r3
 80020e8:	0c9b      	lsrs	r3, r3, #18
 80020ea:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80020ec:	e002      	b.n	80020f4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	3b01      	subs	r3, #1
 80020f2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d1f9      	bne.n	80020ee <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80020fa:	f7ff fbfb 	bl	80018f4 <HAL_GetTick>
 80020fe:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002100:	e01f      	b.n	8002142 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002102:	f7ff fbf7 	bl	80018f4 <HAL_GetTick>
 8002106:	4602      	mov	r2, r0
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	1ad3      	subs	r3, r2, r3
 800210c:	2b02      	cmp	r3, #2
 800210e:	d918      	bls.n	8002142 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	2b01      	cmp	r3, #1
 800211c:	d011      	beq.n	8002142 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002122:	f043 0210 	orr.w	r2, r3, #16
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800212e:	f043 0201 	orr.w	r2, r3, #1
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2200      	movs	r2, #0
 800213a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e007      	b.n	8002152 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	f003 0301 	and.w	r3, r3, #1
 800214c:	2b01      	cmp	r3, #1
 800214e:	d1d8      	bne.n	8002102 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002150:	2300      	movs	r3, #0
}
 8002152:	4618      	mov	r0, r3
 8002154:	3710      	adds	r7, #16
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	20000000 	.word	0x20000000
 8002160:	431bde83 	.word	0x431bde83

08002164 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800216c:	2300      	movs	r3, #0
 800216e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	2b01      	cmp	r3, #1
 800217c:	d12e      	bne.n	80021dc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	689a      	ldr	r2, [r3, #8]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f022 0201 	bic.w	r2, r2, #1
 800218c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800218e:	f7ff fbb1 	bl	80018f4 <HAL_GetTick>
 8002192:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002194:	e01b      	b.n	80021ce <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002196:	f7ff fbad 	bl	80018f4 <HAL_GetTick>
 800219a:	4602      	mov	r2, r0
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	2b02      	cmp	r3, #2
 80021a2:	d914      	bls.n	80021ce <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	f003 0301 	and.w	r3, r3, #1
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d10d      	bne.n	80021ce <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021b6:	f043 0210 	orr.w	r2, r3, #16
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021c2:	f043 0201 	orr.w	r2, r3, #1
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e007      	b.n	80021de <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	f003 0301 	and.w	r3, r3, #1
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d0dc      	beq.n	8002196 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80021dc:	2300      	movs	r3, #0
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3710      	adds	r7, #16
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}

080021e6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80021e6:	b580      	push	{r7, lr}
 80021e8:	b084      	sub	sp, #16
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f2:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d127      	bne.n	8002250 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002204:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002216:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800221a:	d115      	bne.n	8002248 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002220:	2b00      	cmp	r3, #0
 8002222:	d111      	bne.n	8002248 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002228:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002234:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002238:	2b00      	cmp	r3, #0
 800223a:	d105      	bne.n	8002248 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002240:	f043 0201 	orr.w	r2, r3, #1
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002248:	68f8      	ldr	r0, [r7, #12]
 800224a:	f7fe fd81 	bl	8000d50 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800224e:	e004      	b.n	800225a <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	6a1b      	ldr	r3, [r3, #32]
 8002254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	4798      	blx	r3
}
 800225a:	bf00      	nop
 800225c:	3710      	adds	r7, #16
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}

08002262 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002262:	b580      	push	{r7, lr}
 8002264:	b084      	sub	sp, #16
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800226e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002270:	68f8      	ldr	r0, [r7, #12]
 8002272:	f7ff fe0a 	bl	8001e8a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002276:	bf00      	nop
 8002278:	3710      	adds	r7, #16
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}

0800227e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800227e:	b580      	push	{r7, lr}
 8002280:	b084      	sub	sp, #16
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800228a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002290:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800229c:	f043 0204 	orr.w	r2, r3, #4
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80022a4:	68f8      	ldr	r0, [r7, #12]
 80022a6:	f7ff fe02 	bl	8001eae <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80022aa:	bf00      	nop
 80022ac:	3710      	adds	r7, #16
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022b2:	b480      	push	{r7}
 80022b4:	b083      	sub	sp, #12
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80022ba:	bf00      	nop
 80022bc:	370c      	adds	r7, #12
 80022be:	46bd      	mov	sp, r7
 80022c0:	bc80      	pop	{r7}
 80022c2:	4770      	bx	lr

080022c4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d101      	bne.n	80022d6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e0ed      	b.n	80024b2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d102      	bne.n	80022e8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	f7ff f884 	bl	80013f0 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f042 0201 	orr.w	r2, r2, #1
 80022f6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022f8:	f7ff fafc 	bl	80018f4 <HAL_GetTick>
 80022fc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80022fe:	e012      	b.n	8002326 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002300:	f7ff faf8 	bl	80018f4 <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	2b0a      	cmp	r3, #10
 800230c:	d90b      	bls.n	8002326 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002312:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2205      	movs	r2, #5
 800231e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e0c5      	b.n	80024b2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	f003 0301 	and.w	r3, r3, #1
 8002330:	2b00      	cmp	r3, #0
 8002332:	d0e5      	beq.n	8002300 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f022 0202 	bic.w	r2, r2, #2
 8002342:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002344:	f7ff fad6 	bl	80018f4 <HAL_GetTick>
 8002348:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800234a:	e012      	b.n	8002372 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800234c:	f7ff fad2 	bl	80018f4 <HAL_GetTick>
 8002350:	4602      	mov	r2, r0
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	2b0a      	cmp	r3, #10
 8002358:	d90b      	bls.n	8002372 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800235e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2205      	movs	r2, #5
 800236a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e09f      	b.n	80024b2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f003 0302 	and.w	r3, r3, #2
 800237c:	2b00      	cmp	r3, #0
 800237e:	d1e5      	bne.n	800234c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	7e1b      	ldrb	r3, [r3, #24]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d108      	bne.n	800239a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681a      	ldr	r2, [r3, #0]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002396:	601a      	str	r2, [r3, #0]
 8002398:	e007      	b.n	80023aa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80023a8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	7e5b      	ldrb	r3, [r3, #25]
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d108      	bne.n	80023c4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80023c0:	601a      	str	r2, [r3, #0]
 80023c2:	e007      	b.n	80023d4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80023d2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	7e9b      	ldrb	r3, [r3, #26]
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d108      	bne.n	80023ee <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f042 0220 	orr.w	r2, r2, #32
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	e007      	b.n	80023fe <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f022 0220 	bic.w	r2, r2, #32
 80023fc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	7edb      	ldrb	r3, [r3, #27]
 8002402:	2b01      	cmp	r3, #1
 8002404:	d108      	bne.n	8002418 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f022 0210 	bic.w	r2, r2, #16
 8002414:	601a      	str	r2, [r3, #0]
 8002416:	e007      	b.n	8002428 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f042 0210 	orr.w	r2, r2, #16
 8002426:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	7f1b      	ldrb	r3, [r3, #28]
 800242c:	2b01      	cmp	r3, #1
 800242e:	d108      	bne.n	8002442 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f042 0208 	orr.w	r2, r2, #8
 800243e:	601a      	str	r2, [r3, #0]
 8002440:	e007      	b.n	8002452 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f022 0208 	bic.w	r2, r2, #8
 8002450:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	7f5b      	ldrb	r3, [r3, #29]
 8002456:	2b01      	cmp	r3, #1
 8002458:	d108      	bne.n	800246c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f042 0204 	orr.w	r2, r2, #4
 8002468:	601a      	str	r2, [r3, #0]
 800246a:	e007      	b.n	800247c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f022 0204 	bic.w	r2, r2, #4
 800247a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	689a      	ldr	r2, [r3, #8]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	431a      	orrs	r2, r3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	691b      	ldr	r3, [r3, #16]
 800248a:	431a      	orrs	r2, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	695b      	ldr	r3, [r3, #20]
 8002490:	ea42 0103 	orr.w	r1, r2, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	1e5a      	subs	r2, r3, #1
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	430a      	orrs	r2, r1
 80024a0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2201      	movs	r2, #1
 80024ac:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80024b0:	2300      	movs	r3, #0
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3710      	adds	r7, #16
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
	...

080024bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024bc:	b480      	push	{r7}
 80024be:	b085      	sub	sp, #20
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f003 0307 	and.w	r3, r3, #7
 80024ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002500 <__NVIC_SetPriorityGrouping+0x44>)
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024d2:	68ba      	ldr	r2, [r7, #8]
 80024d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024d8:	4013      	ands	r3, r2
 80024da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024ee:	4a04      	ldr	r2, [pc, #16]	@ (8002500 <__NVIC_SetPriorityGrouping+0x44>)
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	60d3      	str	r3, [r2, #12]
}
 80024f4:	bf00      	nop
 80024f6:	3714      	adds	r7, #20
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bc80      	pop	{r7}
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	e000ed00 	.word	0xe000ed00

08002504 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002508:	4b04      	ldr	r3, [pc, #16]	@ (800251c <__NVIC_GetPriorityGrouping+0x18>)
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	0a1b      	lsrs	r3, r3, #8
 800250e:	f003 0307 	and.w	r3, r3, #7
}
 8002512:	4618      	mov	r0, r3
 8002514:	46bd      	mov	sp, r7
 8002516:	bc80      	pop	{r7}
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	e000ed00 	.word	0xe000ed00

08002520 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	4603      	mov	r3, r0
 8002528:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800252a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800252e:	2b00      	cmp	r3, #0
 8002530:	db0b      	blt.n	800254a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002532:	79fb      	ldrb	r3, [r7, #7]
 8002534:	f003 021f 	and.w	r2, r3, #31
 8002538:	4906      	ldr	r1, [pc, #24]	@ (8002554 <__NVIC_EnableIRQ+0x34>)
 800253a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800253e:	095b      	lsrs	r3, r3, #5
 8002540:	2001      	movs	r0, #1
 8002542:	fa00 f202 	lsl.w	r2, r0, r2
 8002546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800254a:	bf00      	nop
 800254c:	370c      	adds	r7, #12
 800254e:	46bd      	mov	sp, r7
 8002550:	bc80      	pop	{r7}
 8002552:	4770      	bx	lr
 8002554:	e000e100 	.word	0xe000e100

08002558 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	4603      	mov	r3, r0
 8002560:	6039      	str	r1, [r7, #0]
 8002562:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002568:	2b00      	cmp	r3, #0
 800256a:	db0a      	blt.n	8002582 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	b2da      	uxtb	r2, r3
 8002570:	490c      	ldr	r1, [pc, #48]	@ (80025a4 <__NVIC_SetPriority+0x4c>)
 8002572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002576:	0112      	lsls	r2, r2, #4
 8002578:	b2d2      	uxtb	r2, r2
 800257a:	440b      	add	r3, r1
 800257c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002580:	e00a      	b.n	8002598 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	b2da      	uxtb	r2, r3
 8002586:	4908      	ldr	r1, [pc, #32]	@ (80025a8 <__NVIC_SetPriority+0x50>)
 8002588:	79fb      	ldrb	r3, [r7, #7]
 800258a:	f003 030f 	and.w	r3, r3, #15
 800258e:	3b04      	subs	r3, #4
 8002590:	0112      	lsls	r2, r2, #4
 8002592:	b2d2      	uxtb	r2, r2
 8002594:	440b      	add	r3, r1
 8002596:	761a      	strb	r2, [r3, #24]
}
 8002598:	bf00      	nop
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	bc80      	pop	{r7}
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	e000e100 	.word	0xe000e100
 80025a8:	e000ed00 	.word	0xe000ed00

080025ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b089      	sub	sp, #36	@ 0x24
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f003 0307 	and.w	r3, r3, #7
 80025be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	f1c3 0307 	rsb	r3, r3, #7
 80025c6:	2b04      	cmp	r3, #4
 80025c8:	bf28      	it	cs
 80025ca:	2304      	movcs	r3, #4
 80025cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	3304      	adds	r3, #4
 80025d2:	2b06      	cmp	r3, #6
 80025d4:	d902      	bls.n	80025dc <NVIC_EncodePriority+0x30>
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	3b03      	subs	r3, #3
 80025da:	e000      	b.n	80025de <NVIC_EncodePriority+0x32>
 80025dc:	2300      	movs	r3, #0
 80025de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e0:	f04f 32ff 	mov.w	r2, #4294967295
 80025e4:	69bb      	ldr	r3, [r7, #24]
 80025e6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ea:	43da      	mvns	r2, r3
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	401a      	ands	r2, r3
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025f4:	f04f 31ff 	mov.w	r1, #4294967295
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	fa01 f303 	lsl.w	r3, r1, r3
 80025fe:	43d9      	mvns	r1, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002604:	4313      	orrs	r3, r2
         );
}
 8002606:	4618      	mov	r0, r3
 8002608:	3724      	adds	r7, #36	@ 0x24
 800260a:	46bd      	mov	sp, r7
 800260c:	bc80      	pop	{r7}
 800260e:	4770      	bx	lr

08002610 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	3b01      	subs	r3, #1
 800261c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002620:	d301      	bcc.n	8002626 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002622:	2301      	movs	r3, #1
 8002624:	e00f      	b.n	8002646 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002626:	4a0a      	ldr	r2, [pc, #40]	@ (8002650 <SysTick_Config+0x40>)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	3b01      	subs	r3, #1
 800262c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800262e:	210f      	movs	r1, #15
 8002630:	f04f 30ff 	mov.w	r0, #4294967295
 8002634:	f7ff ff90 	bl	8002558 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002638:	4b05      	ldr	r3, [pc, #20]	@ (8002650 <SysTick_Config+0x40>)
 800263a:	2200      	movs	r2, #0
 800263c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800263e:	4b04      	ldr	r3, [pc, #16]	@ (8002650 <SysTick_Config+0x40>)
 8002640:	2207      	movs	r2, #7
 8002642:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002644:	2300      	movs	r3, #0
}
 8002646:	4618      	mov	r0, r3
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	e000e010 	.word	0xe000e010

08002654 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f7ff ff2d 	bl	80024bc <__NVIC_SetPriorityGrouping>
}
 8002662:	bf00      	nop
 8002664:	3708      	adds	r7, #8
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}

0800266a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800266a:	b580      	push	{r7, lr}
 800266c:	b086      	sub	sp, #24
 800266e:	af00      	add	r7, sp, #0
 8002670:	4603      	mov	r3, r0
 8002672:	60b9      	str	r1, [r7, #8]
 8002674:	607a      	str	r2, [r7, #4]
 8002676:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002678:	2300      	movs	r3, #0
 800267a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800267c:	f7ff ff42 	bl	8002504 <__NVIC_GetPriorityGrouping>
 8002680:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	68b9      	ldr	r1, [r7, #8]
 8002686:	6978      	ldr	r0, [r7, #20]
 8002688:	f7ff ff90 	bl	80025ac <NVIC_EncodePriority>
 800268c:	4602      	mov	r2, r0
 800268e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002692:	4611      	mov	r1, r2
 8002694:	4618      	mov	r0, r3
 8002696:	f7ff ff5f 	bl	8002558 <__NVIC_SetPriority>
}
 800269a:	bf00      	nop
 800269c:	3718      	adds	r7, #24
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b082      	sub	sp, #8
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	4603      	mov	r3, r0
 80026aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7ff ff35 	bl	8002520 <__NVIC_EnableIRQ>
}
 80026b6:	bf00      	nop
 80026b8:	3708      	adds	r7, #8
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}

080026be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026be:	b580      	push	{r7, lr}
 80026c0:	b082      	sub	sp, #8
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f7ff ffa2 	bl	8002610 <SysTick_Config>
 80026cc:	4603      	mov	r3, r0
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
	...

080026d8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026d8:	b480      	push	{r7}
 80026da:	b085      	sub	sp, #20
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80026e0:	2300      	movs	r3, #0
 80026e2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d101      	bne.n	80026ee <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e043      	b.n	8002776 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	461a      	mov	r2, r3
 80026f4:	4b22      	ldr	r3, [pc, #136]	@ (8002780 <HAL_DMA_Init+0xa8>)
 80026f6:	4413      	add	r3, r2
 80026f8:	4a22      	ldr	r2, [pc, #136]	@ (8002784 <HAL_DMA_Init+0xac>)
 80026fa:	fba2 2303 	umull	r2, r3, r2, r3
 80026fe:	091b      	lsrs	r3, r3, #4
 8002700:	009a      	lsls	r2, r3, #2
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	4a1f      	ldr	r2, [pc, #124]	@ (8002788 <HAL_DMA_Init+0xb0>)
 800270a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2202      	movs	r2, #2
 8002710:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002722:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002726:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002730:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	68db      	ldr	r3, [r3, #12]
 8002736:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800273c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	695b      	ldr	r3, [r3, #20]
 8002742:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002748:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	69db      	ldr	r3, [r3, #28]
 800274e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002750:	68fa      	ldr	r2, [r7, #12]
 8002752:	4313      	orrs	r3, r2
 8002754:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	68fa      	ldr	r2, [r7, #12]
 800275c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2201      	movs	r2, #1
 8002768:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2200      	movs	r2, #0
 8002770:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002774:	2300      	movs	r3, #0
}
 8002776:	4618      	mov	r0, r3
 8002778:	3714      	adds	r7, #20
 800277a:	46bd      	mov	sp, r7
 800277c:	bc80      	pop	{r7}
 800277e:	4770      	bx	lr
 8002780:	bffdfff8 	.word	0xbffdfff8
 8002784:	cccccccd 	.word	0xcccccccd
 8002788:	40020000 	.word	0x40020000

0800278c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0
 8002792:	60f8      	str	r0, [r7, #12]
 8002794:	60b9      	str	r1, [r7, #8]
 8002796:	607a      	str	r2, [r7, #4]
 8002798:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800279a:	2300      	movs	r3, #0
 800279c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d101      	bne.n	80027ac <HAL_DMA_Start_IT+0x20>
 80027a8:	2302      	movs	r3, #2
 80027aa:	e04b      	b.n	8002844 <HAL_DMA_Start_IT+0xb8>
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2201      	movs	r2, #1
 80027b0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d13a      	bne.n	8002836 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2202      	movs	r2, #2
 80027c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	2200      	movs	r2, #0
 80027cc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f022 0201 	bic.w	r2, r2, #1
 80027dc:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	68b9      	ldr	r1, [r7, #8]
 80027e4:	68f8      	ldr	r0, [r7, #12]
 80027e6:	f000 f973 	bl	8002ad0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d008      	beq.n	8002804 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f042 020e 	orr.w	r2, r2, #14
 8002800:	601a      	str	r2, [r3, #0]
 8002802:	e00f      	b.n	8002824 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f022 0204 	bic.w	r2, r2, #4
 8002812:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f042 020a 	orr.w	r2, r2, #10
 8002822:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f042 0201 	orr.w	r2, r2, #1
 8002832:	601a      	str	r2, [r3, #0]
 8002834:	e005      	b.n	8002842 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2200      	movs	r2, #0
 800283a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800283e:	2302      	movs	r3, #2
 8002840:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002842:	7dfb      	ldrb	r3, [r7, #23]
}
 8002844:	4618      	mov	r0, r3
 8002846:	3718      	adds	r7, #24
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}

0800284c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800284c:	b480      	push	{r7}
 800284e:	b085      	sub	sp, #20
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002854:	2300      	movs	r3, #0
 8002856:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2b02      	cmp	r3, #2
 8002862:	d008      	beq.n	8002876 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2204      	movs	r2, #4
 8002868:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e020      	b.n	80028b8 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f022 020e 	bic.w	r2, r2, #14
 8002884:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f022 0201 	bic.w	r2, r2, #1
 8002894:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800289e:	2101      	movs	r1, #1
 80028a0:	fa01 f202 	lsl.w	r2, r1, r2
 80028a4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2201      	movs	r2, #1
 80028aa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2200      	movs	r2, #0
 80028b2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80028b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3714      	adds	r7, #20
 80028bc:	46bd      	mov	sp, r7
 80028be:	bc80      	pop	{r7}
 80028c0:	4770      	bx	lr
	...

080028c4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e0:	2204      	movs	r2, #4
 80028e2:	409a      	lsls	r2, r3
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	4013      	ands	r3, r2
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d04f      	beq.n	800298c <HAL_DMA_IRQHandler+0xc8>
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	f003 0304 	and.w	r3, r3, #4
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d04a      	beq.n	800298c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 0320 	and.w	r3, r3, #32
 8002900:	2b00      	cmp	r3, #0
 8002902:	d107      	bne.n	8002914 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f022 0204 	bic.w	r2, r2, #4
 8002912:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a66      	ldr	r2, [pc, #408]	@ (8002ab4 <HAL_DMA_IRQHandler+0x1f0>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d029      	beq.n	8002972 <HAL_DMA_IRQHandler+0xae>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a65      	ldr	r2, [pc, #404]	@ (8002ab8 <HAL_DMA_IRQHandler+0x1f4>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d022      	beq.n	800296e <HAL_DMA_IRQHandler+0xaa>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a63      	ldr	r2, [pc, #396]	@ (8002abc <HAL_DMA_IRQHandler+0x1f8>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d01a      	beq.n	8002968 <HAL_DMA_IRQHandler+0xa4>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a62      	ldr	r2, [pc, #392]	@ (8002ac0 <HAL_DMA_IRQHandler+0x1fc>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d012      	beq.n	8002962 <HAL_DMA_IRQHandler+0x9e>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a60      	ldr	r2, [pc, #384]	@ (8002ac4 <HAL_DMA_IRQHandler+0x200>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d00a      	beq.n	800295c <HAL_DMA_IRQHandler+0x98>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a5f      	ldr	r2, [pc, #380]	@ (8002ac8 <HAL_DMA_IRQHandler+0x204>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d102      	bne.n	8002956 <HAL_DMA_IRQHandler+0x92>
 8002950:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002954:	e00e      	b.n	8002974 <HAL_DMA_IRQHandler+0xb0>
 8002956:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800295a:	e00b      	b.n	8002974 <HAL_DMA_IRQHandler+0xb0>
 800295c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002960:	e008      	b.n	8002974 <HAL_DMA_IRQHandler+0xb0>
 8002962:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002966:	e005      	b.n	8002974 <HAL_DMA_IRQHandler+0xb0>
 8002968:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800296c:	e002      	b.n	8002974 <HAL_DMA_IRQHandler+0xb0>
 800296e:	2340      	movs	r3, #64	@ 0x40
 8002970:	e000      	b.n	8002974 <HAL_DMA_IRQHandler+0xb0>
 8002972:	2304      	movs	r3, #4
 8002974:	4a55      	ldr	r2, [pc, #340]	@ (8002acc <HAL_DMA_IRQHandler+0x208>)
 8002976:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800297c:	2b00      	cmp	r3, #0
 800297e:	f000 8094 	beq.w	8002aaa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800298a:	e08e      	b.n	8002aaa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002990:	2202      	movs	r2, #2
 8002992:	409a      	lsls	r2, r3
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	4013      	ands	r3, r2
 8002998:	2b00      	cmp	r3, #0
 800299a:	d056      	beq.n	8002a4a <HAL_DMA_IRQHandler+0x186>
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	f003 0302 	and.w	r3, r3, #2
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d051      	beq.n	8002a4a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 0320 	and.w	r3, r3, #32
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d10b      	bne.n	80029cc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f022 020a 	bic.w	r2, r2, #10
 80029c2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a38      	ldr	r2, [pc, #224]	@ (8002ab4 <HAL_DMA_IRQHandler+0x1f0>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d029      	beq.n	8002a2a <HAL_DMA_IRQHandler+0x166>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a37      	ldr	r2, [pc, #220]	@ (8002ab8 <HAL_DMA_IRQHandler+0x1f4>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d022      	beq.n	8002a26 <HAL_DMA_IRQHandler+0x162>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a35      	ldr	r2, [pc, #212]	@ (8002abc <HAL_DMA_IRQHandler+0x1f8>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d01a      	beq.n	8002a20 <HAL_DMA_IRQHandler+0x15c>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a34      	ldr	r2, [pc, #208]	@ (8002ac0 <HAL_DMA_IRQHandler+0x1fc>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d012      	beq.n	8002a1a <HAL_DMA_IRQHandler+0x156>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a32      	ldr	r2, [pc, #200]	@ (8002ac4 <HAL_DMA_IRQHandler+0x200>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d00a      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x150>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a31      	ldr	r2, [pc, #196]	@ (8002ac8 <HAL_DMA_IRQHandler+0x204>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d102      	bne.n	8002a0e <HAL_DMA_IRQHandler+0x14a>
 8002a08:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002a0c:	e00e      	b.n	8002a2c <HAL_DMA_IRQHandler+0x168>
 8002a0e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a12:	e00b      	b.n	8002a2c <HAL_DMA_IRQHandler+0x168>
 8002a14:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a18:	e008      	b.n	8002a2c <HAL_DMA_IRQHandler+0x168>
 8002a1a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002a1e:	e005      	b.n	8002a2c <HAL_DMA_IRQHandler+0x168>
 8002a20:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a24:	e002      	b.n	8002a2c <HAL_DMA_IRQHandler+0x168>
 8002a26:	2320      	movs	r3, #32
 8002a28:	e000      	b.n	8002a2c <HAL_DMA_IRQHandler+0x168>
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	4a27      	ldr	r2, [pc, #156]	@ (8002acc <HAL_DMA_IRQHandler+0x208>)
 8002a2e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2200      	movs	r2, #0
 8002a34:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d034      	beq.n	8002aaa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002a48:	e02f      	b.n	8002aaa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4e:	2208      	movs	r2, #8
 8002a50:	409a      	lsls	r2, r3
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	4013      	ands	r3, r2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d028      	beq.n	8002aac <HAL_DMA_IRQHandler+0x1e8>
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	f003 0308 	and.w	r3, r3, #8
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d023      	beq.n	8002aac <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f022 020e 	bic.w	r2, r2, #14
 8002a72:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a7c:	2101      	movs	r1, #1
 8002a7e:	fa01 f202 	lsl.w	r2, r1, r2
 8002a82:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d004      	beq.n	8002aac <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	4798      	blx	r3
    }
  }
  return;
 8002aaa:	bf00      	nop
 8002aac:	bf00      	nop
}
 8002aae:	3710      	adds	r7, #16
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	40020008 	.word	0x40020008
 8002ab8:	4002001c 	.word	0x4002001c
 8002abc:	40020030 	.word	0x40020030
 8002ac0:	40020044 	.word	0x40020044
 8002ac4:	40020058 	.word	0x40020058
 8002ac8:	4002006c 	.word	0x4002006c
 8002acc:	40020000 	.word	0x40020000

08002ad0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b085      	sub	sp, #20
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	607a      	str	r2, [r7, #4]
 8002adc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ae6:	2101      	movs	r1, #1
 8002ae8:	fa01 f202 	lsl.w	r2, r1, r2
 8002aec:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	683a      	ldr	r2, [r7, #0]
 8002af4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	2b10      	cmp	r3, #16
 8002afc:	d108      	bne.n	8002b10 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	68ba      	ldr	r2, [r7, #8]
 8002b0c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002b0e:	e007      	b.n	8002b20 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	68ba      	ldr	r2, [r7, #8]
 8002b16:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	687a      	ldr	r2, [r7, #4]
 8002b1e:	60da      	str	r2, [r3, #12]
}
 8002b20:	bf00      	nop
 8002b22:	3714      	adds	r7, #20
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bc80      	pop	{r7}
 8002b28:	4770      	bx	lr
	...

08002b2c <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b2e:	b087      	sub	sp, #28
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002b42:	2300      	movs	r3, #0
 8002b44:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002b46:	4b2f      	ldr	r3, [pc, #188]	@ (8002c04 <HAL_FLASH_Program+0xd8>)
 8002b48:	7e1b      	ldrb	r3, [r3, #24]
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d101      	bne.n	8002b52 <HAL_FLASH_Program+0x26>
 8002b4e:	2302      	movs	r3, #2
 8002b50:	e054      	b.n	8002bfc <HAL_FLASH_Program+0xd0>
 8002b52:	4b2c      	ldr	r3, [pc, #176]	@ (8002c04 <HAL_FLASH_Program+0xd8>)
 8002b54:	2201      	movs	r2, #1
 8002b56:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002b58:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002b5c:	f000 f8a8 	bl	8002cb0 <FLASH_WaitForLastOperation>
 8002b60:	4603      	mov	r3, r0
 8002b62:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002b64:	7dfb      	ldrb	r3, [r7, #23]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d144      	bne.n	8002bf4 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d102      	bne.n	8002b76 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002b70:	2301      	movs	r3, #1
 8002b72:	757b      	strb	r3, [r7, #21]
 8002b74:	e007      	b.n	8002b86 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d102      	bne.n	8002b82 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002b7c:	2302      	movs	r3, #2
 8002b7e:	757b      	strb	r3, [r7, #21]
 8002b80:	e001      	b.n	8002b86 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002b82:	2304      	movs	r3, #4
 8002b84:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002b86:	2300      	movs	r3, #0
 8002b88:	75bb      	strb	r3, [r7, #22]
 8002b8a:	e02d      	b.n	8002be8 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002b8c:	7dbb      	ldrb	r3, [r7, #22]
 8002b8e:	005a      	lsls	r2, r3, #1
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	eb02 0c03 	add.w	ip, r2, r3
 8002b96:	7dbb      	ldrb	r3, [r7, #22]
 8002b98:	0119      	lsls	r1, r3, #4
 8002b9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002b9e:	f1c1 0620 	rsb	r6, r1, #32
 8002ba2:	f1a1 0020 	sub.w	r0, r1, #32
 8002ba6:	fa22 f401 	lsr.w	r4, r2, r1
 8002baa:	fa03 f606 	lsl.w	r6, r3, r6
 8002bae:	4334      	orrs	r4, r6
 8002bb0:	fa23 f000 	lsr.w	r0, r3, r0
 8002bb4:	4304      	orrs	r4, r0
 8002bb6:	fa23 f501 	lsr.w	r5, r3, r1
 8002bba:	b2a3      	uxth	r3, r4
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	4660      	mov	r0, ip
 8002bc0:	f000 f85a 	bl	8002c78 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002bc4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002bc8:	f000 f872 	bl	8002cb0 <FLASH_WaitForLastOperation>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002bd0:	4b0d      	ldr	r3, [pc, #52]	@ (8002c08 <HAL_FLASH_Program+0xdc>)
 8002bd2:	691b      	ldr	r3, [r3, #16]
 8002bd4:	4a0c      	ldr	r2, [pc, #48]	@ (8002c08 <HAL_FLASH_Program+0xdc>)
 8002bd6:	f023 0301 	bic.w	r3, r3, #1
 8002bda:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002bdc:	7dfb      	ldrb	r3, [r7, #23]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d107      	bne.n	8002bf2 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002be2:	7dbb      	ldrb	r3, [r7, #22]
 8002be4:	3301      	adds	r3, #1
 8002be6:	75bb      	strb	r3, [r7, #22]
 8002be8:	7dba      	ldrb	r2, [r7, #22]
 8002bea:	7d7b      	ldrb	r3, [r7, #21]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d3cd      	bcc.n	8002b8c <HAL_FLASH_Program+0x60>
 8002bf0:	e000      	b.n	8002bf4 <HAL_FLASH_Program+0xc8>
      {
        break;
 8002bf2:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002bf4:	4b03      	ldr	r3, [pc, #12]	@ (8002c04 <HAL_FLASH_Program+0xd8>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	761a      	strb	r2, [r3, #24]

  return status;
 8002bfa:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	371c      	adds	r7, #28
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c04:	200007c0 	.word	0x200007c0
 8002c08:	40022000 	.word	0x40022000

08002c0c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002c12:	2300      	movs	r3, #0
 8002c14:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002c16:	4b0d      	ldr	r3, [pc, #52]	@ (8002c4c <HAL_FLASH_Unlock+0x40>)
 8002c18:	691b      	ldr	r3, [r3, #16]
 8002c1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d00d      	beq.n	8002c3e <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002c22:	4b0a      	ldr	r3, [pc, #40]	@ (8002c4c <HAL_FLASH_Unlock+0x40>)
 8002c24:	4a0a      	ldr	r2, [pc, #40]	@ (8002c50 <HAL_FLASH_Unlock+0x44>)
 8002c26:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002c28:	4b08      	ldr	r3, [pc, #32]	@ (8002c4c <HAL_FLASH_Unlock+0x40>)
 8002c2a:	4a0a      	ldr	r2, [pc, #40]	@ (8002c54 <HAL_FLASH_Unlock+0x48>)
 8002c2c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002c2e:	4b07      	ldr	r3, [pc, #28]	@ (8002c4c <HAL_FLASH_Unlock+0x40>)
 8002c30:	691b      	ldr	r3, [r3, #16]
 8002c32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d001      	beq.n	8002c3e <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8002c3e:	79fb      	ldrb	r3, [r7, #7]
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bc80      	pop	{r7}
 8002c48:	4770      	bx	lr
 8002c4a:	bf00      	nop
 8002c4c:	40022000 	.word	0x40022000
 8002c50:	45670123 	.word	0x45670123
 8002c54:	cdef89ab 	.word	0xcdef89ab

08002c58 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002c5c:	4b05      	ldr	r3, [pc, #20]	@ (8002c74 <HAL_FLASH_Lock+0x1c>)
 8002c5e:	691b      	ldr	r3, [r3, #16]
 8002c60:	4a04      	ldr	r2, [pc, #16]	@ (8002c74 <HAL_FLASH_Lock+0x1c>)
 8002c62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c66:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bc80      	pop	{r7}
 8002c70:	4770      	bx	lr
 8002c72:	bf00      	nop
 8002c74:	40022000 	.word	0x40022000

08002c78 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	460b      	mov	r3, r1
 8002c82:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002c84:	4b08      	ldr	r3, [pc, #32]	@ (8002ca8 <FLASH_Program_HalfWord+0x30>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002c8a:	4b08      	ldr	r3, [pc, #32]	@ (8002cac <FLASH_Program_HalfWord+0x34>)
 8002c8c:	691b      	ldr	r3, [r3, #16]
 8002c8e:	4a07      	ldr	r2, [pc, #28]	@ (8002cac <FLASH_Program_HalfWord+0x34>)
 8002c90:	f043 0301 	orr.w	r3, r3, #1
 8002c94:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	887a      	ldrh	r2, [r7, #2]
 8002c9a:	801a      	strh	r2, [r3, #0]
}
 8002c9c:	bf00      	nop
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bc80      	pop	{r7}
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	200007c0 	.word	0x200007c0
 8002cac:	40022000 	.word	0x40022000

08002cb0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8002cb8:	f7fe fe1c 	bl	80018f4 <HAL_GetTick>
 8002cbc:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002cbe:	e010      	b.n	8002ce2 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cc6:	d00c      	beq.n	8002ce2 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d007      	beq.n	8002cde <FLASH_WaitForLastOperation+0x2e>
 8002cce:	f7fe fe11 	bl	80018f4 <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d201      	bcs.n	8002ce2 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e025      	b.n	8002d2e <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002ce2:	4b15      	ldr	r3, [pc, #84]	@ (8002d38 <FLASH_WaitForLastOperation+0x88>)
 8002ce4:	68db      	ldr	r3, [r3, #12]
 8002ce6:	f003 0301 	and.w	r3, r3, #1
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d1e8      	bne.n	8002cc0 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002cee:	4b12      	ldr	r3, [pc, #72]	@ (8002d38 <FLASH_WaitForLastOperation+0x88>)
 8002cf0:	68db      	ldr	r3, [r3, #12]
 8002cf2:	f003 0320 	and.w	r3, r3, #32
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d002      	beq.n	8002d00 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002cfa:	4b0f      	ldr	r3, [pc, #60]	@ (8002d38 <FLASH_WaitForLastOperation+0x88>)
 8002cfc:	2220      	movs	r2, #32
 8002cfe:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002d00:	4b0d      	ldr	r3, [pc, #52]	@ (8002d38 <FLASH_WaitForLastOperation+0x88>)
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	f003 0310 	and.w	r3, r3, #16
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d10b      	bne.n	8002d24 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8002d38 <FLASH_WaitForLastOperation+0x88>)
 8002d0e:	69db      	ldr	r3, [r3, #28]
 8002d10:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d105      	bne.n	8002d24 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002d18:	4b07      	ldr	r3, [pc, #28]	@ (8002d38 <FLASH_WaitForLastOperation+0x88>)
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d003      	beq.n	8002d2c <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002d24:	f000 f80a 	bl	8002d3c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e000      	b.n	8002d2e <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002d2c:	2300      	movs	r3, #0
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3710      	adds	r7, #16
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	40022000 	.word	0x40022000

08002d3c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002d42:	2300      	movs	r3, #0
 8002d44:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002d46:	4b23      	ldr	r3, [pc, #140]	@ (8002dd4 <FLASH_SetErrorCode+0x98>)
 8002d48:	68db      	ldr	r3, [r3, #12]
 8002d4a:	f003 0310 	and.w	r3, r3, #16
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d009      	beq.n	8002d66 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002d52:	4b21      	ldr	r3, [pc, #132]	@ (8002dd8 <FLASH_SetErrorCode+0x9c>)
 8002d54:	69db      	ldr	r3, [r3, #28]
 8002d56:	f043 0302 	orr.w	r3, r3, #2
 8002d5a:	4a1f      	ldr	r2, [pc, #124]	@ (8002dd8 <FLASH_SetErrorCode+0x9c>)
 8002d5c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	f043 0310 	orr.w	r3, r3, #16
 8002d64:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002d66:	4b1b      	ldr	r3, [pc, #108]	@ (8002dd4 <FLASH_SetErrorCode+0x98>)
 8002d68:	68db      	ldr	r3, [r3, #12]
 8002d6a:	f003 0304 	and.w	r3, r3, #4
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d009      	beq.n	8002d86 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002d72:	4b19      	ldr	r3, [pc, #100]	@ (8002dd8 <FLASH_SetErrorCode+0x9c>)
 8002d74:	69db      	ldr	r3, [r3, #28]
 8002d76:	f043 0301 	orr.w	r3, r3, #1
 8002d7a:	4a17      	ldr	r2, [pc, #92]	@ (8002dd8 <FLASH_SetErrorCode+0x9c>)
 8002d7c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f043 0304 	orr.w	r3, r3, #4
 8002d84:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002d86:	4b13      	ldr	r3, [pc, #76]	@ (8002dd4 <FLASH_SetErrorCode+0x98>)
 8002d88:	69db      	ldr	r3, [r3, #28]
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d00b      	beq.n	8002daa <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002d92:	4b11      	ldr	r3, [pc, #68]	@ (8002dd8 <FLASH_SetErrorCode+0x9c>)
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	f043 0304 	orr.w	r3, r3, #4
 8002d9a:	4a0f      	ldr	r2, [pc, #60]	@ (8002dd8 <FLASH_SetErrorCode+0x9c>)
 8002d9c:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8002dd4 <FLASH_SetErrorCode+0x98>)
 8002da0:	69db      	ldr	r3, [r3, #28]
 8002da2:	4a0c      	ldr	r2, [pc, #48]	@ (8002dd4 <FLASH_SetErrorCode+0x98>)
 8002da4:	f023 0301 	bic.w	r3, r3, #1
 8002da8:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f240 1201 	movw	r2, #257	@ 0x101
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d106      	bne.n	8002dc2 <FLASH_SetErrorCode+0x86>
 8002db4:	4b07      	ldr	r3, [pc, #28]	@ (8002dd4 <FLASH_SetErrorCode+0x98>)
 8002db6:	69db      	ldr	r3, [r3, #28]
 8002db8:	4a06      	ldr	r2, [pc, #24]	@ (8002dd4 <FLASH_SetErrorCode+0x98>)
 8002dba:	f023 0301 	bic.w	r3, r3, #1
 8002dbe:	61d3      	str	r3, [r2, #28]
}  
 8002dc0:	e002      	b.n	8002dc8 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002dc2:	4a04      	ldr	r2, [pc, #16]	@ (8002dd4 <FLASH_SetErrorCode+0x98>)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	60d3      	str	r3, [r2, #12]
}  
 8002dc8:	bf00      	nop
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bc80      	pop	{r7}
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	40022000 	.word	0x40022000
 8002dd8:	200007c0 	.word	0x200007c0

08002ddc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8002dea:	2300      	movs	r3, #0
 8002dec:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002dee:	4b2f      	ldr	r3, [pc, #188]	@ (8002eac <HAL_FLASHEx_Erase+0xd0>)
 8002df0:	7e1b      	ldrb	r3, [r3, #24]
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d101      	bne.n	8002dfa <HAL_FLASHEx_Erase+0x1e>
 8002df6:	2302      	movs	r3, #2
 8002df8:	e053      	b.n	8002ea2 <HAL_FLASHEx_Erase+0xc6>
 8002dfa:	4b2c      	ldr	r3, [pc, #176]	@ (8002eac <HAL_FLASHEx_Erase+0xd0>)
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	2b02      	cmp	r3, #2
 8002e06:	d116      	bne.n	8002e36 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002e08:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002e0c:	f7ff ff50 	bl	8002cb0 <FLASH_WaitForLastOperation>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d141      	bne.n	8002e9a <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8002e16:	2001      	movs	r0, #1
 8002e18:	f000 f84c 	bl	8002eb4 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002e1c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002e20:	f7ff ff46 	bl	8002cb0 <FLASH_WaitForLastOperation>
 8002e24:	4603      	mov	r3, r0
 8002e26:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002e28:	4b21      	ldr	r3, [pc, #132]	@ (8002eb0 <HAL_FLASHEx_Erase+0xd4>)
 8002e2a:	691b      	ldr	r3, [r3, #16]
 8002e2c:	4a20      	ldr	r2, [pc, #128]	@ (8002eb0 <HAL_FLASHEx_Erase+0xd4>)
 8002e2e:	f023 0304 	bic.w	r3, r3, #4
 8002e32:	6113      	str	r3, [r2, #16]
 8002e34:	e031      	b.n	8002e9a <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002e36:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002e3a:	f7ff ff39 	bl	8002cb0 <FLASH_WaitForLastOperation>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d12a      	bne.n	8002e9a <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	f04f 32ff 	mov.w	r2, #4294967295
 8002e4a:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	60bb      	str	r3, [r7, #8]
 8002e52:	e019      	b.n	8002e88 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8002e54:	68b8      	ldr	r0, [r7, #8]
 8002e56:	f000 f849 	bl	8002eec <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002e5a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002e5e:	f7ff ff27 	bl	8002cb0 <FLASH_WaitForLastOperation>
 8002e62:	4603      	mov	r3, r0
 8002e64:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002e66:	4b12      	ldr	r3, [pc, #72]	@ (8002eb0 <HAL_FLASHEx_Erase+0xd4>)
 8002e68:	691b      	ldr	r3, [r3, #16]
 8002e6a:	4a11      	ldr	r2, [pc, #68]	@ (8002eb0 <HAL_FLASHEx_Erase+0xd4>)
 8002e6c:	f023 0302 	bic.w	r3, r3, #2
 8002e70:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8002e72:	7bfb      	ldrb	r3, [r7, #15]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d003      	beq.n	8002e80 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	68ba      	ldr	r2, [r7, #8]
 8002e7c:	601a      	str	r2, [r3, #0]
            break;
 8002e7e:	e00c      	b.n	8002e9a <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002e86:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	029a      	lsls	r2, r3, #10
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	4413      	add	r3, r2
 8002e94:	68ba      	ldr	r2, [r7, #8]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d3dc      	bcc.n	8002e54 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002e9a:	4b04      	ldr	r3, [pc, #16]	@ (8002eac <HAL_FLASHEx_Erase+0xd0>)
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	761a      	strb	r2, [r3, #24]

  return status;
 8002ea0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3710      	adds	r7, #16
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	200007c0 	.word	0x200007c0
 8002eb0:	40022000 	.word	0x40022000

08002eb4 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002ebc:	4b09      	ldr	r3, [pc, #36]	@ (8002ee4 <FLASH_MassErase+0x30>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8002ec2:	4b09      	ldr	r3, [pc, #36]	@ (8002ee8 <FLASH_MassErase+0x34>)
 8002ec4:	691b      	ldr	r3, [r3, #16]
 8002ec6:	4a08      	ldr	r2, [pc, #32]	@ (8002ee8 <FLASH_MassErase+0x34>)
 8002ec8:	f043 0304 	orr.w	r3, r3, #4
 8002ecc:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002ece:	4b06      	ldr	r3, [pc, #24]	@ (8002ee8 <FLASH_MassErase+0x34>)
 8002ed0:	691b      	ldr	r3, [r3, #16]
 8002ed2:	4a05      	ldr	r2, [pc, #20]	@ (8002ee8 <FLASH_MassErase+0x34>)
 8002ed4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ed8:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002eda:	bf00      	nop
 8002edc:	370c      	adds	r7, #12
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bc80      	pop	{r7}
 8002ee2:	4770      	bx	lr
 8002ee4:	200007c0 	.word	0x200007c0
 8002ee8:	40022000 	.word	0x40022000

08002eec <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8002f24 <FLASH_PageErase+0x38>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002efa:	4b0b      	ldr	r3, [pc, #44]	@ (8002f28 <FLASH_PageErase+0x3c>)
 8002efc:	691b      	ldr	r3, [r3, #16]
 8002efe:	4a0a      	ldr	r2, [pc, #40]	@ (8002f28 <FLASH_PageErase+0x3c>)
 8002f00:	f043 0302 	orr.w	r3, r3, #2
 8002f04:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8002f06:	4a08      	ldr	r2, [pc, #32]	@ (8002f28 <FLASH_PageErase+0x3c>)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002f0c:	4b06      	ldr	r3, [pc, #24]	@ (8002f28 <FLASH_PageErase+0x3c>)
 8002f0e:	691b      	ldr	r3, [r3, #16]
 8002f10:	4a05      	ldr	r2, [pc, #20]	@ (8002f28 <FLASH_PageErase+0x3c>)
 8002f12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f16:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002f18:	bf00      	nop
 8002f1a:	370c      	adds	r7, #12
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bc80      	pop	{r7}
 8002f20:	4770      	bx	lr
 8002f22:	bf00      	nop
 8002f24:	200007c0 	.word	0x200007c0
 8002f28:	40022000 	.word	0x40022000

08002f2c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b08b      	sub	sp, #44	@ 0x2c
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f36:	2300      	movs	r3, #0
 8002f38:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f3e:	e169      	b.n	8003214 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002f40:	2201      	movs	r2, #1
 8002f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f44:	fa02 f303 	lsl.w	r3, r2, r3
 8002f48:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	69fa      	ldr	r2, [r7, #28]
 8002f50:	4013      	ands	r3, r2
 8002f52:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	f040 8158 	bne.w	800320e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	4a9a      	ldr	r2, [pc, #616]	@ (80031cc <HAL_GPIO_Init+0x2a0>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d05e      	beq.n	8003026 <HAL_GPIO_Init+0xfa>
 8002f68:	4a98      	ldr	r2, [pc, #608]	@ (80031cc <HAL_GPIO_Init+0x2a0>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d875      	bhi.n	800305a <HAL_GPIO_Init+0x12e>
 8002f6e:	4a98      	ldr	r2, [pc, #608]	@ (80031d0 <HAL_GPIO_Init+0x2a4>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d058      	beq.n	8003026 <HAL_GPIO_Init+0xfa>
 8002f74:	4a96      	ldr	r2, [pc, #600]	@ (80031d0 <HAL_GPIO_Init+0x2a4>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d86f      	bhi.n	800305a <HAL_GPIO_Init+0x12e>
 8002f7a:	4a96      	ldr	r2, [pc, #600]	@ (80031d4 <HAL_GPIO_Init+0x2a8>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d052      	beq.n	8003026 <HAL_GPIO_Init+0xfa>
 8002f80:	4a94      	ldr	r2, [pc, #592]	@ (80031d4 <HAL_GPIO_Init+0x2a8>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d869      	bhi.n	800305a <HAL_GPIO_Init+0x12e>
 8002f86:	4a94      	ldr	r2, [pc, #592]	@ (80031d8 <HAL_GPIO_Init+0x2ac>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d04c      	beq.n	8003026 <HAL_GPIO_Init+0xfa>
 8002f8c:	4a92      	ldr	r2, [pc, #584]	@ (80031d8 <HAL_GPIO_Init+0x2ac>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d863      	bhi.n	800305a <HAL_GPIO_Init+0x12e>
 8002f92:	4a92      	ldr	r2, [pc, #584]	@ (80031dc <HAL_GPIO_Init+0x2b0>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d046      	beq.n	8003026 <HAL_GPIO_Init+0xfa>
 8002f98:	4a90      	ldr	r2, [pc, #576]	@ (80031dc <HAL_GPIO_Init+0x2b0>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d85d      	bhi.n	800305a <HAL_GPIO_Init+0x12e>
 8002f9e:	2b12      	cmp	r3, #18
 8002fa0:	d82a      	bhi.n	8002ff8 <HAL_GPIO_Init+0xcc>
 8002fa2:	2b12      	cmp	r3, #18
 8002fa4:	d859      	bhi.n	800305a <HAL_GPIO_Init+0x12e>
 8002fa6:	a201      	add	r2, pc, #4	@ (adr r2, 8002fac <HAL_GPIO_Init+0x80>)
 8002fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fac:	08003027 	.word	0x08003027
 8002fb0:	08003001 	.word	0x08003001
 8002fb4:	08003013 	.word	0x08003013
 8002fb8:	08003055 	.word	0x08003055
 8002fbc:	0800305b 	.word	0x0800305b
 8002fc0:	0800305b 	.word	0x0800305b
 8002fc4:	0800305b 	.word	0x0800305b
 8002fc8:	0800305b 	.word	0x0800305b
 8002fcc:	0800305b 	.word	0x0800305b
 8002fd0:	0800305b 	.word	0x0800305b
 8002fd4:	0800305b 	.word	0x0800305b
 8002fd8:	0800305b 	.word	0x0800305b
 8002fdc:	0800305b 	.word	0x0800305b
 8002fe0:	0800305b 	.word	0x0800305b
 8002fe4:	0800305b 	.word	0x0800305b
 8002fe8:	0800305b 	.word	0x0800305b
 8002fec:	0800305b 	.word	0x0800305b
 8002ff0:	08003009 	.word	0x08003009
 8002ff4:	0800301d 	.word	0x0800301d
 8002ff8:	4a79      	ldr	r2, [pc, #484]	@ (80031e0 <HAL_GPIO_Init+0x2b4>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d013      	beq.n	8003026 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002ffe:	e02c      	b.n	800305a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	623b      	str	r3, [r7, #32]
          break;
 8003006:	e029      	b.n	800305c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	3304      	adds	r3, #4
 800300e:	623b      	str	r3, [r7, #32]
          break;
 8003010:	e024      	b.n	800305c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	3308      	adds	r3, #8
 8003018:	623b      	str	r3, [r7, #32]
          break;
 800301a:	e01f      	b.n	800305c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	330c      	adds	r3, #12
 8003022:	623b      	str	r3, [r7, #32]
          break;
 8003024:	e01a      	b.n	800305c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d102      	bne.n	8003034 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800302e:	2304      	movs	r3, #4
 8003030:	623b      	str	r3, [r7, #32]
          break;
 8003032:	e013      	b.n	800305c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	2b01      	cmp	r3, #1
 800303a:	d105      	bne.n	8003048 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800303c:	2308      	movs	r3, #8
 800303e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	69fa      	ldr	r2, [r7, #28]
 8003044:	611a      	str	r2, [r3, #16]
          break;
 8003046:	e009      	b.n	800305c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003048:	2308      	movs	r3, #8
 800304a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	69fa      	ldr	r2, [r7, #28]
 8003050:	615a      	str	r2, [r3, #20]
          break;
 8003052:	e003      	b.n	800305c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003054:	2300      	movs	r3, #0
 8003056:	623b      	str	r3, [r7, #32]
          break;
 8003058:	e000      	b.n	800305c <HAL_GPIO_Init+0x130>
          break;
 800305a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800305c:	69bb      	ldr	r3, [r7, #24]
 800305e:	2bff      	cmp	r3, #255	@ 0xff
 8003060:	d801      	bhi.n	8003066 <HAL_GPIO_Init+0x13a>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	e001      	b.n	800306a <HAL_GPIO_Init+0x13e>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	3304      	adds	r3, #4
 800306a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	2bff      	cmp	r3, #255	@ 0xff
 8003070:	d802      	bhi.n	8003078 <HAL_GPIO_Init+0x14c>
 8003072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	e002      	b.n	800307e <HAL_GPIO_Init+0x152>
 8003078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800307a:	3b08      	subs	r3, #8
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	210f      	movs	r1, #15
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	fa01 f303 	lsl.w	r3, r1, r3
 800308c:	43db      	mvns	r3, r3
 800308e:	401a      	ands	r2, r3
 8003090:	6a39      	ldr	r1, [r7, #32]
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	fa01 f303 	lsl.w	r3, r1, r3
 8003098:	431a      	orrs	r2, r3
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	f000 80b1 	beq.w	800320e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80030ac:	4b4d      	ldr	r3, [pc, #308]	@ (80031e4 <HAL_GPIO_Init+0x2b8>)
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	4a4c      	ldr	r2, [pc, #304]	@ (80031e4 <HAL_GPIO_Init+0x2b8>)
 80030b2:	f043 0301 	orr.w	r3, r3, #1
 80030b6:	6193      	str	r3, [r2, #24]
 80030b8:	4b4a      	ldr	r3, [pc, #296]	@ (80031e4 <HAL_GPIO_Init+0x2b8>)
 80030ba:	699b      	ldr	r3, [r3, #24]
 80030bc:	f003 0301 	and.w	r3, r3, #1
 80030c0:	60bb      	str	r3, [r7, #8]
 80030c2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80030c4:	4a48      	ldr	r2, [pc, #288]	@ (80031e8 <HAL_GPIO_Init+0x2bc>)
 80030c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030c8:	089b      	lsrs	r3, r3, #2
 80030ca:	3302      	adds	r3, #2
 80030cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030d0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80030d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d4:	f003 0303 	and.w	r3, r3, #3
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	220f      	movs	r2, #15
 80030dc:	fa02 f303 	lsl.w	r3, r2, r3
 80030e0:	43db      	mvns	r3, r3
 80030e2:	68fa      	ldr	r2, [r7, #12]
 80030e4:	4013      	ands	r3, r2
 80030e6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4a40      	ldr	r2, [pc, #256]	@ (80031ec <HAL_GPIO_Init+0x2c0>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d013      	beq.n	8003118 <HAL_GPIO_Init+0x1ec>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	4a3f      	ldr	r2, [pc, #252]	@ (80031f0 <HAL_GPIO_Init+0x2c4>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d00d      	beq.n	8003114 <HAL_GPIO_Init+0x1e8>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	4a3e      	ldr	r2, [pc, #248]	@ (80031f4 <HAL_GPIO_Init+0x2c8>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d007      	beq.n	8003110 <HAL_GPIO_Init+0x1e4>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	4a3d      	ldr	r2, [pc, #244]	@ (80031f8 <HAL_GPIO_Init+0x2cc>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d101      	bne.n	800310c <HAL_GPIO_Init+0x1e0>
 8003108:	2303      	movs	r3, #3
 800310a:	e006      	b.n	800311a <HAL_GPIO_Init+0x1ee>
 800310c:	2304      	movs	r3, #4
 800310e:	e004      	b.n	800311a <HAL_GPIO_Init+0x1ee>
 8003110:	2302      	movs	r3, #2
 8003112:	e002      	b.n	800311a <HAL_GPIO_Init+0x1ee>
 8003114:	2301      	movs	r3, #1
 8003116:	e000      	b.n	800311a <HAL_GPIO_Init+0x1ee>
 8003118:	2300      	movs	r3, #0
 800311a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800311c:	f002 0203 	and.w	r2, r2, #3
 8003120:	0092      	lsls	r2, r2, #2
 8003122:	4093      	lsls	r3, r2
 8003124:	68fa      	ldr	r2, [r7, #12]
 8003126:	4313      	orrs	r3, r2
 8003128:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800312a:	492f      	ldr	r1, [pc, #188]	@ (80031e8 <HAL_GPIO_Init+0x2bc>)
 800312c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800312e:	089b      	lsrs	r3, r3, #2
 8003130:	3302      	adds	r3, #2
 8003132:	68fa      	ldr	r2, [r7, #12]
 8003134:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d006      	beq.n	8003152 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003144:	4b2d      	ldr	r3, [pc, #180]	@ (80031fc <HAL_GPIO_Init+0x2d0>)
 8003146:	689a      	ldr	r2, [r3, #8]
 8003148:	492c      	ldr	r1, [pc, #176]	@ (80031fc <HAL_GPIO_Init+0x2d0>)
 800314a:	69bb      	ldr	r3, [r7, #24]
 800314c:	4313      	orrs	r3, r2
 800314e:	608b      	str	r3, [r1, #8]
 8003150:	e006      	b.n	8003160 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003152:	4b2a      	ldr	r3, [pc, #168]	@ (80031fc <HAL_GPIO_Init+0x2d0>)
 8003154:	689a      	ldr	r2, [r3, #8]
 8003156:	69bb      	ldr	r3, [r7, #24]
 8003158:	43db      	mvns	r3, r3
 800315a:	4928      	ldr	r1, [pc, #160]	@ (80031fc <HAL_GPIO_Init+0x2d0>)
 800315c:	4013      	ands	r3, r2
 800315e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d006      	beq.n	800317a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800316c:	4b23      	ldr	r3, [pc, #140]	@ (80031fc <HAL_GPIO_Init+0x2d0>)
 800316e:	68da      	ldr	r2, [r3, #12]
 8003170:	4922      	ldr	r1, [pc, #136]	@ (80031fc <HAL_GPIO_Init+0x2d0>)
 8003172:	69bb      	ldr	r3, [r7, #24]
 8003174:	4313      	orrs	r3, r2
 8003176:	60cb      	str	r3, [r1, #12]
 8003178:	e006      	b.n	8003188 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800317a:	4b20      	ldr	r3, [pc, #128]	@ (80031fc <HAL_GPIO_Init+0x2d0>)
 800317c:	68da      	ldr	r2, [r3, #12]
 800317e:	69bb      	ldr	r3, [r7, #24]
 8003180:	43db      	mvns	r3, r3
 8003182:	491e      	ldr	r1, [pc, #120]	@ (80031fc <HAL_GPIO_Init+0x2d0>)
 8003184:	4013      	ands	r3, r2
 8003186:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d006      	beq.n	80031a2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003194:	4b19      	ldr	r3, [pc, #100]	@ (80031fc <HAL_GPIO_Init+0x2d0>)
 8003196:	685a      	ldr	r2, [r3, #4]
 8003198:	4918      	ldr	r1, [pc, #96]	@ (80031fc <HAL_GPIO_Init+0x2d0>)
 800319a:	69bb      	ldr	r3, [r7, #24]
 800319c:	4313      	orrs	r3, r2
 800319e:	604b      	str	r3, [r1, #4]
 80031a0:	e006      	b.n	80031b0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80031a2:	4b16      	ldr	r3, [pc, #88]	@ (80031fc <HAL_GPIO_Init+0x2d0>)
 80031a4:	685a      	ldr	r2, [r3, #4]
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	43db      	mvns	r3, r3
 80031aa:	4914      	ldr	r1, [pc, #80]	@ (80031fc <HAL_GPIO_Init+0x2d0>)
 80031ac:	4013      	ands	r3, r2
 80031ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d021      	beq.n	8003200 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80031bc:	4b0f      	ldr	r3, [pc, #60]	@ (80031fc <HAL_GPIO_Init+0x2d0>)
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	490e      	ldr	r1, [pc, #56]	@ (80031fc <HAL_GPIO_Init+0x2d0>)
 80031c2:	69bb      	ldr	r3, [r7, #24]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	600b      	str	r3, [r1, #0]
 80031c8:	e021      	b.n	800320e <HAL_GPIO_Init+0x2e2>
 80031ca:	bf00      	nop
 80031cc:	10320000 	.word	0x10320000
 80031d0:	10310000 	.word	0x10310000
 80031d4:	10220000 	.word	0x10220000
 80031d8:	10210000 	.word	0x10210000
 80031dc:	10120000 	.word	0x10120000
 80031e0:	10110000 	.word	0x10110000
 80031e4:	40021000 	.word	0x40021000
 80031e8:	40010000 	.word	0x40010000
 80031ec:	40010800 	.word	0x40010800
 80031f0:	40010c00 	.word	0x40010c00
 80031f4:	40011000 	.word	0x40011000
 80031f8:	40011400 	.word	0x40011400
 80031fc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003200:	4b0b      	ldr	r3, [pc, #44]	@ (8003230 <HAL_GPIO_Init+0x304>)
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	69bb      	ldr	r3, [r7, #24]
 8003206:	43db      	mvns	r3, r3
 8003208:	4909      	ldr	r1, [pc, #36]	@ (8003230 <HAL_GPIO_Init+0x304>)
 800320a:	4013      	ands	r3, r2
 800320c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800320e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003210:	3301      	adds	r3, #1
 8003212:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800321a:	fa22 f303 	lsr.w	r3, r2, r3
 800321e:	2b00      	cmp	r3, #0
 8003220:	f47f ae8e 	bne.w	8002f40 <HAL_GPIO_Init+0x14>
  }
}
 8003224:	bf00      	nop
 8003226:	bf00      	nop
 8003228:	372c      	adds	r7, #44	@ 0x2c
 800322a:	46bd      	mov	sp, r7
 800322c:	bc80      	pop	{r7}
 800322e:	4770      	bx	lr
 8003230:	40010400 	.word	0x40010400

08003234 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003234:	b480      	push	{r7}
 8003236:	b085      	sub	sp, #20
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	460b      	mov	r3, r1
 800323e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	689a      	ldr	r2, [r3, #8]
 8003244:	887b      	ldrh	r3, [r7, #2]
 8003246:	4013      	ands	r3, r2
 8003248:	2b00      	cmp	r3, #0
 800324a:	d002      	beq.n	8003252 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800324c:	2301      	movs	r3, #1
 800324e:	73fb      	strb	r3, [r7, #15]
 8003250:	e001      	b.n	8003256 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003252:	2300      	movs	r3, #0
 8003254:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003256:	7bfb      	ldrb	r3, [r7, #15]
}
 8003258:	4618      	mov	r0, r3
 800325a:	3714      	adds	r7, #20
 800325c:	46bd      	mov	sp, r7
 800325e:	bc80      	pop	{r7}
 8003260:	4770      	bx	lr

08003262 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003262:	b480      	push	{r7}
 8003264:	b083      	sub	sp, #12
 8003266:	af00      	add	r7, sp, #0
 8003268:	6078      	str	r0, [r7, #4]
 800326a:	460b      	mov	r3, r1
 800326c:	807b      	strh	r3, [r7, #2]
 800326e:	4613      	mov	r3, r2
 8003270:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003272:	787b      	ldrb	r3, [r7, #1]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d003      	beq.n	8003280 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003278:	887a      	ldrh	r2, [r7, #2]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800327e:	e003      	b.n	8003288 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003280:	887b      	ldrh	r3, [r7, #2]
 8003282:	041a      	lsls	r2, r3, #16
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	611a      	str	r2, [r3, #16]
}
 8003288:	bf00      	nop
 800328a:	370c      	adds	r7, #12
 800328c:	46bd      	mov	sp, r7
 800328e:	bc80      	pop	{r7}
 8003290:	4770      	bx	lr

08003292 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003292:	b480      	push	{r7}
 8003294:	b085      	sub	sp, #20
 8003296:	af00      	add	r7, sp, #0
 8003298:	6078      	str	r0, [r7, #4]
 800329a:	460b      	mov	r3, r1
 800329c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80032a4:	887a      	ldrh	r2, [r7, #2]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	4013      	ands	r3, r2
 80032aa:	041a      	lsls	r2, r3, #16
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	43d9      	mvns	r1, r3
 80032b0:	887b      	ldrh	r3, [r7, #2]
 80032b2:	400b      	ands	r3, r1
 80032b4:	431a      	orrs	r2, r3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	611a      	str	r2, [r3, #16]
}
 80032ba:	bf00      	nop
 80032bc:	3714      	adds	r7, #20
 80032be:	46bd      	mov	sp, r7
 80032c0:	bc80      	pop	{r7}
 80032c2:	4770      	bx	lr

080032c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d101      	bne.n	80032d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e12b      	b.n	800352e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d106      	bne.n	80032f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2200      	movs	r2, #0
 80032e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f7fe f8cc 	bl	8001488 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2224      	movs	r2, #36	@ 0x24
 80032f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f022 0201 	bic.w	r2, r2, #1
 8003306:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003316:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003326:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003328:	f000 fcda 	bl	8003ce0 <HAL_RCC_GetPCLK1Freq>
 800332c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	4a81      	ldr	r2, [pc, #516]	@ (8003538 <HAL_I2C_Init+0x274>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d807      	bhi.n	8003348 <HAL_I2C_Init+0x84>
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	4a80      	ldr	r2, [pc, #512]	@ (800353c <HAL_I2C_Init+0x278>)
 800333c:	4293      	cmp	r3, r2
 800333e:	bf94      	ite	ls
 8003340:	2301      	movls	r3, #1
 8003342:	2300      	movhi	r3, #0
 8003344:	b2db      	uxtb	r3, r3
 8003346:	e006      	b.n	8003356 <HAL_I2C_Init+0x92>
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	4a7d      	ldr	r2, [pc, #500]	@ (8003540 <HAL_I2C_Init+0x27c>)
 800334c:	4293      	cmp	r3, r2
 800334e:	bf94      	ite	ls
 8003350:	2301      	movls	r3, #1
 8003352:	2300      	movhi	r3, #0
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b00      	cmp	r3, #0
 8003358:	d001      	beq.n	800335e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e0e7      	b.n	800352e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	4a78      	ldr	r2, [pc, #480]	@ (8003544 <HAL_I2C_Init+0x280>)
 8003362:	fba2 2303 	umull	r2, r3, r2, r3
 8003366:	0c9b      	lsrs	r3, r3, #18
 8003368:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	68ba      	ldr	r2, [r7, #8]
 800337a:	430a      	orrs	r2, r1
 800337c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	6a1b      	ldr	r3, [r3, #32]
 8003384:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	4a6a      	ldr	r2, [pc, #424]	@ (8003538 <HAL_I2C_Init+0x274>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d802      	bhi.n	8003398 <HAL_I2C_Init+0xd4>
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	3301      	adds	r3, #1
 8003396:	e009      	b.n	80033ac <HAL_I2C_Init+0xe8>
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800339e:	fb02 f303 	mul.w	r3, r2, r3
 80033a2:	4a69      	ldr	r2, [pc, #420]	@ (8003548 <HAL_I2C_Init+0x284>)
 80033a4:	fba2 2303 	umull	r2, r3, r2, r3
 80033a8:	099b      	lsrs	r3, r3, #6
 80033aa:	3301      	adds	r3, #1
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	6812      	ldr	r2, [r2, #0]
 80033b0:	430b      	orrs	r3, r1
 80033b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	69db      	ldr	r3, [r3, #28]
 80033ba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80033be:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	495c      	ldr	r1, [pc, #368]	@ (8003538 <HAL_I2C_Init+0x274>)
 80033c8:	428b      	cmp	r3, r1
 80033ca:	d819      	bhi.n	8003400 <HAL_I2C_Init+0x13c>
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	1e59      	subs	r1, r3, #1
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	005b      	lsls	r3, r3, #1
 80033d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80033da:	1c59      	adds	r1, r3, #1
 80033dc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80033e0:	400b      	ands	r3, r1
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d00a      	beq.n	80033fc <HAL_I2C_Init+0x138>
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	1e59      	subs	r1, r3, #1
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	005b      	lsls	r3, r3, #1
 80033f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80033f4:	3301      	adds	r3, #1
 80033f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033fa:	e051      	b.n	80034a0 <HAL_I2C_Init+0x1dc>
 80033fc:	2304      	movs	r3, #4
 80033fe:	e04f      	b.n	80034a0 <HAL_I2C_Init+0x1dc>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d111      	bne.n	800342c <HAL_I2C_Init+0x168>
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	1e58      	subs	r0, r3, #1
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6859      	ldr	r1, [r3, #4]
 8003410:	460b      	mov	r3, r1
 8003412:	005b      	lsls	r3, r3, #1
 8003414:	440b      	add	r3, r1
 8003416:	fbb0 f3f3 	udiv	r3, r0, r3
 800341a:	3301      	adds	r3, #1
 800341c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003420:	2b00      	cmp	r3, #0
 8003422:	bf0c      	ite	eq
 8003424:	2301      	moveq	r3, #1
 8003426:	2300      	movne	r3, #0
 8003428:	b2db      	uxtb	r3, r3
 800342a:	e012      	b.n	8003452 <HAL_I2C_Init+0x18e>
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	1e58      	subs	r0, r3, #1
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6859      	ldr	r1, [r3, #4]
 8003434:	460b      	mov	r3, r1
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	440b      	add	r3, r1
 800343a:	0099      	lsls	r1, r3, #2
 800343c:	440b      	add	r3, r1
 800343e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003442:	3301      	adds	r3, #1
 8003444:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003448:	2b00      	cmp	r3, #0
 800344a:	bf0c      	ite	eq
 800344c:	2301      	moveq	r3, #1
 800344e:	2300      	movne	r3, #0
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d001      	beq.n	800345a <HAL_I2C_Init+0x196>
 8003456:	2301      	movs	r3, #1
 8003458:	e022      	b.n	80034a0 <HAL_I2C_Init+0x1dc>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d10e      	bne.n	8003480 <HAL_I2C_Init+0x1bc>
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	1e58      	subs	r0, r3, #1
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6859      	ldr	r1, [r3, #4]
 800346a:	460b      	mov	r3, r1
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	440b      	add	r3, r1
 8003470:	fbb0 f3f3 	udiv	r3, r0, r3
 8003474:	3301      	adds	r3, #1
 8003476:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800347a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800347e:	e00f      	b.n	80034a0 <HAL_I2C_Init+0x1dc>
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	1e58      	subs	r0, r3, #1
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6859      	ldr	r1, [r3, #4]
 8003488:	460b      	mov	r3, r1
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	440b      	add	r3, r1
 800348e:	0099      	lsls	r1, r3, #2
 8003490:	440b      	add	r3, r1
 8003492:	fbb0 f3f3 	udiv	r3, r0, r3
 8003496:	3301      	adds	r3, #1
 8003498:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800349c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80034a0:	6879      	ldr	r1, [r7, #4]
 80034a2:	6809      	ldr	r1, [r1, #0]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	69da      	ldr	r2, [r3, #28]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6a1b      	ldr	r3, [r3, #32]
 80034ba:	431a      	orrs	r2, r3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	430a      	orrs	r2, r1
 80034c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80034ce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80034d2:	687a      	ldr	r2, [r7, #4]
 80034d4:	6911      	ldr	r1, [r2, #16]
 80034d6:	687a      	ldr	r2, [r7, #4]
 80034d8:	68d2      	ldr	r2, [r2, #12]
 80034da:	4311      	orrs	r1, r2
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	6812      	ldr	r2, [r2, #0]
 80034e0:	430b      	orrs	r3, r1
 80034e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	695a      	ldr	r2, [r3, #20]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	699b      	ldr	r3, [r3, #24]
 80034f6:	431a      	orrs	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	430a      	orrs	r2, r1
 80034fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f042 0201 	orr.w	r2, r2, #1
 800350e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2200      	movs	r2, #0
 8003514:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2220      	movs	r2, #32
 800351a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2200      	movs	r2, #0
 8003522:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	3710      	adds	r7, #16
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	000186a0 	.word	0x000186a0
 800353c:	001e847f 	.word	0x001e847f
 8003540:	003d08ff 	.word	0x003d08ff
 8003544:	431bde83 	.word	0x431bde83
 8003548:	10624dd3 	.word	0x10624dd3

0800354c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b086      	sub	sp, #24
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d101      	bne.n	800355e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e272      	b.n	8003a44 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	2b00      	cmp	r3, #0
 8003568:	f000 8087 	beq.w	800367a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800356c:	4b92      	ldr	r3, [pc, #584]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f003 030c 	and.w	r3, r3, #12
 8003574:	2b04      	cmp	r3, #4
 8003576:	d00c      	beq.n	8003592 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003578:	4b8f      	ldr	r3, [pc, #572]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f003 030c 	and.w	r3, r3, #12
 8003580:	2b08      	cmp	r3, #8
 8003582:	d112      	bne.n	80035aa <HAL_RCC_OscConfig+0x5e>
 8003584:	4b8c      	ldr	r3, [pc, #560]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800358c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003590:	d10b      	bne.n	80035aa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003592:	4b89      	ldr	r3, [pc, #548]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d06c      	beq.n	8003678 <HAL_RCC_OscConfig+0x12c>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d168      	bne.n	8003678 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e24c      	b.n	8003a44 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035b2:	d106      	bne.n	80035c2 <HAL_RCC_OscConfig+0x76>
 80035b4:	4b80      	ldr	r3, [pc, #512]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a7f      	ldr	r2, [pc, #508]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 80035ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035be:	6013      	str	r3, [r2, #0]
 80035c0:	e02e      	b.n	8003620 <HAL_RCC_OscConfig+0xd4>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d10c      	bne.n	80035e4 <HAL_RCC_OscConfig+0x98>
 80035ca:	4b7b      	ldr	r3, [pc, #492]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a7a      	ldr	r2, [pc, #488]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 80035d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035d4:	6013      	str	r3, [r2, #0]
 80035d6:	4b78      	ldr	r3, [pc, #480]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a77      	ldr	r2, [pc, #476]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 80035dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035e0:	6013      	str	r3, [r2, #0]
 80035e2:	e01d      	b.n	8003620 <HAL_RCC_OscConfig+0xd4>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035ec:	d10c      	bne.n	8003608 <HAL_RCC_OscConfig+0xbc>
 80035ee:	4b72      	ldr	r3, [pc, #456]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a71      	ldr	r2, [pc, #452]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 80035f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035f8:	6013      	str	r3, [r2, #0]
 80035fa:	4b6f      	ldr	r3, [pc, #444]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a6e      	ldr	r2, [pc, #440]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 8003600:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003604:	6013      	str	r3, [r2, #0]
 8003606:	e00b      	b.n	8003620 <HAL_RCC_OscConfig+0xd4>
 8003608:	4b6b      	ldr	r3, [pc, #428]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a6a      	ldr	r2, [pc, #424]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 800360e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003612:	6013      	str	r3, [r2, #0]
 8003614:	4b68      	ldr	r3, [pc, #416]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a67      	ldr	r2, [pc, #412]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 800361a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800361e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d013      	beq.n	8003650 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003628:	f7fe f964 	bl	80018f4 <HAL_GetTick>
 800362c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800362e:	e008      	b.n	8003642 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003630:	f7fe f960 	bl	80018f4 <HAL_GetTick>
 8003634:	4602      	mov	r2, r0
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	2b64      	cmp	r3, #100	@ 0x64
 800363c:	d901      	bls.n	8003642 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e200      	b.n	8003a44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003642:	4b5d      	ldr	r3, [pc, #372]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d0f0      	beq.n	8003630 <HAL_RCC_OscConfig+0xe4>
 800364e:	e014      	b.n	800367a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003650:	f7fe f950 	bl	80018f4 <HAL_GetTick>
 8003654:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003656:	e008      	b.n	800366a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003658:	f7fe f94c 	bl	80018f4 <HAL_GetTick>
 800365c:	4602      	mov	r2, r0
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	2b64      	cmp	r3, #100	@ 0x64
 8003664:	d901      	bls.n	800366a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003666:	2303      	movs	r3, #3
 8003668:	e1ec      	b.n	8003a44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800366a:	4b53      	ldr	r3, [pc, #332]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003672:	2b00      	cmp	r3, #0
 8003674:	d1f0      	bne.n	8003658 <HAL_RCC_OscConfig+0x10c>
 8003676:	e000      	b.n	800367a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003678:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 0302 	and.w	r3, r3, #2
 8003682:	2b00      	cmp	r3, #0
 8003684:	d063      	beq.n	800374e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003686:	4b4c      	ldr	r3, [pc, #304]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	f003 030c 	and.w	r3, r3, #12
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00b      	beq.n	80036aa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003692:	4b49      	ldr	r3, [pc, #292]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	f003 030c 	and.w	r3, r3, #12
 800369a:	2b08      	cmp	r3, #8
 800369c:	d11c      	bne.n	80036d8 <HAL_RCC_OscConfig+0x18c>
 800369e:	4b46      	ldr	r3, [pc, #280]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d116      	bne.n	80036d8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036aa:	4b43      	ldr	r3, [pc, #268]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0302 	and.w	r3, r3, #2
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d005      	beq.n	80036c2 <HAL_RCC_OscConfig+0x176>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	691b      	ldr	r3, [r3, #16]
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d001      	beq.n	80036c2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e1c0      	b.n	8003a44 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036c2:	4b3d      	ldr	r3, [pc, #244]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	695b      	ldr	r3, [r3, #20]
 80036ce:	00db      	lsls	r3, r3, #3
 80036d0:	4939      	ldr	r1, [pc, #228]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 80036d2:	4313      	orrs	r3, r2
 80036d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036d6:	e03a      	b.n	800374e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	691b      	ldr	r3, [r3, #16]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d020      	beq.n	8003722 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036e0:	4b36      	ldr	r3, [pc, #216]	@ (80037bc <HAL_RCC_OscConfig+0x270>)
 80036e2:	2201      	movs	r2, #1
 80036e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036e6:	f7fe f905 	bl	80018f4 <HAL_GetTick>
 80036ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036ec:	e008      	b.n	8003700 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036ee:	f7fe f901 	bl	80018f4 <HAL_GetTick>
 80036f2:	4602      	mov	r2, r0
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	1ad3      	subs	r3, r2, r3
 80036f8:	2b02      	cmp	r3, #2
 80036fa:	d901      	bls.n	8003700 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80036fc:	2303      	movs	r3, #3
 80036fe:	e1a1      	b.n	8003a44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003700:	4b2d      	ldr	r3, [pc, #180]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0302 	and.w	r3, r3, #2
 8003708:	2b00      	cmp	r3, #0
 800370a:	d0f0      	beq.n	80036ee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800370c:	4b2a      	ldr	r3, [pc, #168]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	695b      	ldr	r3, [r3, #20]
 8003718:	00db      	lsls	r3, r3, #3
 800371a:	4927      	ldr	r1, [pc, #156]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 800371c:	4313      	orrs	r3, r2
 800371e:	600b      	str	r3, [r1, #0]
 8003720:	e015      	b.n	800374e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003722:	4b26      	ldr	r3, [pc, #152]	@ (80037bc <HAL_RCC_OscConfig+0x270>)
 8003724:	2200      	movs	r2, #0
 8003726:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003728:	f7fe f8e4 	bl	80018f4 <HAL_GetTick>
 800372c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800372e:	e008      	b.n	8003742 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003730:	f7fe f8e0 	bl	80018f4 <HAL_GetTick>
 8003734:	4602      	mov	r2, r0
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	2b02      	cmp	r3, #2
 800373c:	d901      	bls.n	8003742 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800373e:	2303      	movs	r3, #3
 8003740:	e180      	b.n	8003a44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003742:	4b1d      	ldr	r3, [pc, #116]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0302 	and.w	r3, r3, #2
 800374a:	2b00      	cmp	r3, #0
 800374c:	d1f0      	bne.n	8003730 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 0308 	and.w	r3, r3, #8
 8003756:	2b00      	cmp	r3, #0
 8003758:	d03a      	beq.n	80037d0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	699b      	ldr	r3, [r3, #24]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d019      	beq.n	8003796 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003762:	4b17      	ldr	r3, [pc, #92]	@ (80037c0 <HAL_RCC_OscConfig+0x274>)
 8003764:	2201      	movs	r2, #1
 8003766:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003768:	f7fe f8c4 	bl	80018f4 <HAL_GetTick>
 800376c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800376e:	e008      	b.n	8003782 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003770:	f7fe f8c0 	bl	80018f4 <HAL_GetTick>
 8003774:	4602      	mov	r2, r0
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	1ad3      	subs	r3, r2, r3
 800377a:	2b02      	cmp	r3, #2
 800377c:	d901      	bls.n	8003782 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800377e:	2303      	movs	r3, #3
 8003780:	e160      	b.n	8003a44 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003782:	4b0d      	ldr	r3, [pc, #52]	@ (80037b8 <HAL_RCC_OscConfig+0x26c>)
 8003784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003786:	f003 0302 	and.w	r3, r3, #2
 800378a:	2b00      	cmp	r3, #0
 800378c:	d0f0      	beq.n	8003770 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800378e:	2001      	movs	r0, #1
 8003790:	f000 face 	bl	8003d30 <RCC_Delay>
 8003794:	e01c      	b.n	80037d0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003796:	4b0a      	ldr	r3, [pc, #40]	@ (80037c0 <HAL_RCC_OscConfig+0x274>)
 8003798:	2200      	movs	r2, #0
 800379a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800379c:	f7fe f8aa 	bl	80018f4 <HAL_GetTick>
 80037a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037a2:	e00f      	b.n	80037c4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037a4:	f7fe f8a6 	bl	80018f4 <HAL_GetTick>
 80037a8:	4602      	mov	r2, r0
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	2b02      	cmp	r3, #2
 80037b0:	d908      	bls.n	80037c4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80037b2:	2303      	movs	r3, #3
 80037b4:	e146      	b.n	8003a44 <HAL_RCC_OscConfig+0x4f8>
 80037b6:	bf00      	nop
 80037b8:	40021000 	.word	0x40021000
 80037bc:	42420000 	.word	0x42420000
 80037c0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037c4:	4b92      	ldr	r3, [pc, #584]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 80037c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c8:	f003 0302 	and.w	r3, r3, #2
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d1e9      	bne.n	80037a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0304 	and.w	r3, r3, #4
 80037d8:	2b00      	cmp	r3, #0
 80037da:	f000 80a6 	beq.w	800392a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037de:	2300      	movs	r3, #0
 80037e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037e2:	4b8b      	ldr	r3, [pc, #556]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 80037e4:	69db      	ldr	r3, [r3, #28]
 80037e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d10d      	bne.n	800380a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037ee:	4b88      	ldr	r3, [pc, #544]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 80037f0:	69db      	ldr	r3, [r3, #28]
 80037f2:	4a87      	ldr	r2, [pc, #540]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 80037f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037f8:	61d3      	str	r3, [r2, #28]
 80037fa:	4b85      	ldr	r3, [pc, #532]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 80037fc:	69db      	ldr	r3, [r3, #28]
 80037fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003802:	60bb      	str	r3, [r7, #8]
 8003804:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003806:	2301      	movs	r3, #1
 8003808:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800380a:	4b82      	ldr	r3, [pc, #520]	@ (8003a14 <HAL_RCC_OscConfig+0x4c8>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003812:	2b00      	cmp	r3, #0
 8003814:	d118      	bne.n	8003848 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003816:	4b7f      	ldr	r3, [pc, #508]	@ (8003a14 <HAL_RCC_OscConfig+0x4c8>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a7e      	ldr	r2, [pc, #504]	@ (8003a14 <HAL_RCC_OscConfig+0x4c8>)
 800381c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003820:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003822:	f7fe f867 	bl	80018f4 <HAL_GetTick>
 8003826:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003828:	e008      	b.n	800383c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800382a:	f7fe f863 	bl	80018f4 <HAL_GetTick>
 800382e:	4602      	mov	r2, r0
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	2b64      	cmp	r3, #100	@ 0x64
 8003836:	d901      	bls.n	800383c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e103      	b.n	8003a44 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800383c:	4b75      	ldr	r3, [pc, #468]	@ (8003a14 <HAL_RCC_OscConfig+0x4c8>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003844:	2b00      	cmp	r3, #0
 8003846:	d0f0      	beq.n	800382a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	2b01      	cmp	r3, #1
 800384e:	d106      	bne.n	800385e <HAL_RCC_OscConfig+0x312>
 8003850:	4b6f      	ldr	r3, [pc, #444]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 8003852:	6a1b      	ldr	r3, [r3, #32]
 8003854:	4a6e      	ldr	r2, [pc, #440]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 8003856:	f043 0301 	orr.w	r3, r3, #1
 800385a:	6213      	str	r3, [r2, #32]
 800385c:	e02d      	b.n	80038ba <HAL_RCC_OscConfig+0x36e>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	68db      	ldr	r3, [r3, #12]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d10c      	bne.n	8003880 <HAL_RCC_OscConfig+0x334>
 8003866:	4b6a      	ldr	r3, [pc, #424]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 8003868:	6a1b      	ldr	r3, [r3, #32]
 800386a:	4a69      	ldr	r2, [pc, #420]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 800386c:	f023 0301 	bic.w	r3, r3, #1
 8003870:	6213      	str	r3, [r2, #32]
 8003872:	4b67      	ldr	r3, [pc, #412]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 8003874:	6a1b      	ldr	r3, [r3, #32]
 8003876:	4a66      	ldr	r2, [pc, #408]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 8003878:	f023 0304 	bic.w	r3, r3, #4
 800387c:	6213      	str	r3, [r2, #32]
 800387e:	e01c      	b.n	80038ba <HAL_RCC_OscConfig+0x36e>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	2b05      	cmp	r3, #5
 8003886:	d10c      	bne.n	80038a2 <HAL_RCC_OscConfig+0x356>
 8003888:	4b61      	ldr	r3, [pc, #388]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 800388a:	6a1b      	ldr	r3, [r3, #32]
 800388c:	4a60      	ldr	r2, [pc, #384]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 800388e:	f043 0304 	orr.w	r3, r3, #4
 8003892:	6213      	str	r3, [r2, #32]
 8003894:	4b5e      	ldr	r3, [pc, #376]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 8003896:	6a1b      	ldr	r3, [r3, #32]
 8003898:	4a5d      	ldr	r2, [pc, #372]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 800389a:	f043 0301 	orr.w	r3, r3, #1
 800389e:	6213      	str	r3, [r2, #32]
 80038a0:	e00b      	b.n	80038ba <HAL_RCC_OscConfig+0x36e>
 80038a2:	4b5b      	ldr	r3, [pc, #364]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 80038a4:	6a1b      	ldr	r3, [r3, #32]
 80038a6:	4a5a      	ldr	r2, [pc, #360]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 80038a8:	f023 0301 	bic.w	r3, r3, #1
 80038ac:	6213      	str	r3, [r2, #32]
 80038ae:	4b58      	ldr	r3, [pc, #352]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 80038b0:	6a1b      	ldr	r3, [r3, #32]
 80038b2:	4a57      	ldr	r2, [pc, #348]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 80038b4:	f023 0304 	bic.w	r3, r3, #4
 80038b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d015      	beq.n	80038ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038c2:	f7fe f817 	bl	80018f4 <HAL_GetTick>
 80038c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038c8:	e00a      	b.n	80038e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038ca:	f7fe f813 	bl	80018f4 <HAL_GetTick>
 80038ce:	4602      	mov	r2, r0
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038d8:	4293      	cmp	r3, r2
 80038da:	d901      	bls.n	80038e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e0b1      	b.n	8003a44 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038e0:	4b4b      	ldr	r3, [pc, #300]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 80038e2:	6a1b      	ldr	r3, [r3, #32]
 80038e4:	f003 0302 	and.w	r3, r3, #2
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d0ee      	beq.n	80038ca <HAL_RCC_OscConfig+0x37e>
 80038ec:	e014      	b.n	8003918 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038ee:	f7fe f801 	bl	80018f4 <HAL_GetTick>
 80038f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038f4:	e00a      	b.n	800390c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038f6:	f7fd fffd 	bl	80018f4 <HAL_GetTick>
 80038fa:	4602      	mov	r2, r0
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003904:	4293      	cmp	r3, r2
 8003906:	d901      	bls.n	800390c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003908:	2303      	movs	r3, #3
 800390a:	e09b      	b.n	8003a44 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800390c:	4b40      	ldr	r3, [pc, #256]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 800390e:	6a1b      	ldr	r3, [r3, #32]
 8003910:	f003 0302 	and.w	r3, r3, #2
 8003914:	2b00      	cmp	r3, #0
 8003916:	d1ee      	bne.n	80038f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003918:	7dfb      	ldrb	r3, [r7, #23]
 800391a:	2b01      	cmp	r3, #1
 800391c:	d105      	bne.n	800392a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800391e:	4b3c      	ldr	r3, [pc, #240]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 8003920:	69db      	ldr	r3, [r3, #28]
 8003922:	4a3b      	ldr	r2, [pc, #236]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 8003924:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003928:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	69db      	ldr	r3, [r3, #28]
 800392e:	2b00      	cmp	r3, #0
 8003930:	f000 8087 	beq.w	8003a42 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003934:	4b36      	ldr	r3, [pc, #216]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	f003 030c 	and.w	r3, r3, #12
 800393c:	2b08      	cmp	r3, #8
 800393e:	d061      	beq.n	8003a04 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	69db      	ldr	r3, [r3, #28]
 8003944:	2b02      	cmp	r3, #2
 8003946:	d146      	bne.n	80039d6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003948:	4b33      	ldr	r3, [pc, #204]	@ (8003a18 <HAL_RCC_OscConfig+0x4cc>)
 800394a:	2200      	movs	r2, #0
 800394c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800394e:	f7fd ffd1 	bl	80018f4 <HAL_GetTick>
 8003952:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003954:	e008      	b.n	8003968 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003956:	f7fd ffcd 	bl	80018f4 <HAL_GetTick>
 800395a:	4602      	mov	r2, r0
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	1ad3      	subs	r3, r2, r3
 8003960:	2b02      	cmp	r3, #2
 8003962:	d901      	bls.n	8003968 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003964:	2303      	movs	r3, #3
 8003966:	e06d      	b.n	8003a44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003968:	4b29      	ldr	r3, [pc, #164]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d1f0      	bne.n	8003956 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a1b      	ldr	r3, [r3, #32]
 8003978:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800397c:	d108      	bne.n	8003990 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800397e:	4b24      	ldr	r3, [pc, #144]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	4921      	ldr	r1, [pc, #132]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 800398c:	4313      	orrs	r3, r2
 800398e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003990:	4b1f      	ldr	r3, [pc, #124]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a19      	ldr	r1, [r3, #32]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a0:	430b      	orrs	r3, r1
 80039a2:	491b      	ldr	r1, [pc, #108]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003a18 <HAL_RCC_OscConfig+0x4cc>)
 80039aa:	2201      	movs	r2, #1
 80039ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039ae:	f7fd ffa1 	bl	80018f4 <HAL_GetTick>
 80039b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80039b4:	e008      	b.n	80039c8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039b6:	f7fd ff9d 	bl	80018f4 <HAL_GetTick>
 80039ba:	4602      	mov	r2, r0
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d901      	bls.n	80039c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	e03d      	b.n	8003a44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80039c8:	4b11      	ldr	r3, [pc, #68]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d0f0      	beq.n	80039b6 <HAL_RCC_OscConfig+0x46a>
 80039d4:	e035      	b.n	8003a42 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039d6:	4b10      	ldr	r3, [pc, #64]	@ (8003a18 <HAL_RCC_OscConfig+0x4cc>)
 80039d8:	2200      	movs	r2, #0
 80039da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039dc:	f7fd ff8a 	bl	80018f4 <HAL_GetTick>
 80039e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039e2:	e008      	b.n	80039f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039e4:	f7fd ff86 	bl	80018f4 <HAL_GetTick>
 80039e8:	4602      	mov	r2, r0
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	1ad3      	subs	r3, r2, r3
 80039ee:	2b02      	cmp	r3, #2
 80039f0:	d901      	bls.n	80039f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80039f2:	2303      	movs	r3, #3
 80039f4:	e026      	b.n	8003a44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039f6:	4b06      	ldr	r3, [pc, #24]	@ (8003a10 <HAL_RCC_OscConfig+0x4c4>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d1f0      	bne.n	80039e4 <HAL_RCC_OscConfig+0x498>
 8003a02:	e01e      	b.n	8003a42 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	69db      	ldr	r3, [r3, #28]
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d107      	bne.n	8003a1c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e019      	b.n	8003a44 <HAL_RCC_OscConfig+0x4f8>
 8003a10:	40021000 	.word	0x40021000
 8003a14:	40007000 	.word	0x40007000
 8003a18:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003a1c:	4b0b      	ldr	r3, [pc, #44]	@ (8003a4c <HAL_RCC_OscConfig+0x500>)
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6a1b      	ldr	r3, [r3, #32]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d106      	bne.n	8003a3e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d001      	beq.n	8003a42 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e000      	b.n	8003a44 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003a42:	2300      	movs	r3, #0
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	3718      	adds	r7, #24
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	40021000 	.word	0x40021000

08003a50 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b084      	sub	sp, #16
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d101      	bne.n	8003a64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	e0d0      	b.n	8003c06 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a64:	4b6a      	ldr	r3, [pc, #424]	@ (8003c10 <HAL_RCC_ClockConfig+0x1c0>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 0307 	and.w	r3, r3, #7
 8003a6c:	683a      	ldr	r2, [r7, #0]
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d910      	bls.n	8003a94 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a72:	4b67      	ldr	r3, [pc, #412]	@ (8003c10 <HAL_RCC_ClockConfig+0x1c0>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f023 0207 	bic.w	r2, r3, #7
 8003a7a:	4965      	ldr	r1, [pc, #404]	@ (8003c10 <HAL_RCC_ClockConfig+0x1c0>)
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a82:	4b63      	ldr	r3, [pc, #396]	@ (8003c10 <HAL_RCC_ClockConfig+0x1c0>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0307 	and.w	r3, r3, #7
 8003a8a:	683a      	ldr	r2, [r7, #0]
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d001      	beq.n	8003a94 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e0b8      	b.n	8003c06 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0302 	and.w	r3, r3, #2
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d020      	beq.n	8003ae2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0304 	and.w	r3, r3, #4
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d005      	beq.n	8003ab8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003aac:	4b59      	ldr	r3, [pc, #356]	@ (8003c14 <HAL_RCC_ClockConfig+0x1c4>)
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	4a58      	ldr	r2, [pc, #352]	@ (8003c14 <HAL_RCC_ClockConfig+0x1c4>)
 8003ab2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003ab6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0308 	and.w	r3, r3, #8
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d005      	beq.n	8003ad0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ac4:	4b53      	ldr	r3, [pc, #332]	@ (8003c14 <HAL_RCC_ClockConfig+0x1c4>)
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	4a52      	ldr	r2, [pc, #328]	@ (8003c14 <HAL_RCC_ClockConfig+0x1c4>)
 8003aca:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003ace:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ad0:	4b50      	ldr	r3, [pc, #320]	@ (8003c14 <HAL_RCC_ClockConfig+0x1c4>)
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	494d      	ldr	r1, [pc, #308]	@ (8003c14 <HAL_RCC_ClockConfig+0x1c4>)
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0301 	and.w	r3, r3, #1
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d040      	beq.n	8003b70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d107      	bne.n	8003b06 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003af6:	4b47      	ldr	r3, [pc, #284]	@ (8003c14 <HAL_RCC_ClockConfig+0x1c4>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d115      	bne.n	8003b2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e07f      	b.n	8003c06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	2b02      	cmp	r3, #2
 8003b0c:	d107      	bne.n	8003b1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b0e:	4b41      	ldr	r3, [pc, #260]	@ (8003c14 <HAL_RCC_ClockConfig+0x1c4>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d109      	bne.n	8003b2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e073      	b.n	8003c06 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b1e:	4b3d      	ldr	r3, [pc, #244]	@ (8003c14 <HAL_RCC_ClockConfig+0x1c4>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0302 	and.w	r3, r3, #2
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d101      	bne.n	8003b2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e06b      	b.n	8003c06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b2e:	4b39      	ldr	r3, [pc, #228]	@ (8003c14 <HAL_RCC_ClockConfig+0x1c4>)
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	f023 0203 	bic.w	r2, r3, #3
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	4936      	ldr	r1, [pc, #216]	@ (8003c14 <HAL_RCC_ClockConfig+0x1c4>)
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b40:	f7fd fed8 	bl	80018f4 <HAL_GetTick>
 8003b44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b46:	e00a      	b.n	8003b5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b48:	f7fd fed4 	bl	80018f4 <HAL_GetTick>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e053      	b.n	8003c06 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b5e:	4b2d      	ldr	r3, [pc, #180]	@ (8003c14 <HAL_RCC_ClockConfig+0x1c4>)
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f003 020c 	and.w	r2, r3, #12
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	d1eb      	bne.n	8003b48 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b70:	4b27      	ldr	r3, [pc, #156]	@ (8003c10 <HAL_RCC_ClockConfig+0x1c0>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 0307 	and.w	r3, r3, #7
 8003b78:	683a      	ldr	r2, [r7, #0]
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d210      	bcs.n	8003ba0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b7e:	4b24      	ldr	r3, [pc, #144]	@ (8003c10 <HAL_RCC_ClockConfig+0x1c0>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f023 0207 	bic.w	r2, r3, #7
 8003b86:	4922      	ldr	r1, [pc, #136]	@ (8003c10 <HAL_RCC_ClockConfig+0x1c0>)
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b8e:	4b20      	ldr	r3, [pc, #128]	@ (8003c10 <HAL_RCC_ClockConfig+0x1c0>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0307 	and.w	r3, r3, #7
 8003b96:	683a      	ldr	r2, [r7, #0]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d001      	beq.n	8003ba0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e032      	b.n	8003c06 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0304 	and.w	r3, r3, #4
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d008      	beq.n	8003bbe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bac:	4b19      	ldr	r3, [pc, #100]	@ (8003c14 <HAL_RCC_ClockConfig+0x1c4>)
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	4916      	ldr	r1, [pc, #88]	@ (8003c14 <HAL_RCC_ClockConfig+0x1c4>)
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0308 	and.w	r3, r3, #8
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d009      	beq.n	8003bde <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003bca:	4b12      	ldr	r3, [pc, #72]	@ (8003c14 <HAL_RCC_ClockConfig+0x1c4>)
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	691b      	ldr	r3, [r3, #16]
 8003bd6:	00db      	lsls	r3, r3, #3
 8003bd8:	490e      	ldr	r1, [pc, #56]	@ (8003c14 <HAL_RCC_ClockConfig+0x1c4>)
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003bde:	f000 f821 	bl	8003c24 <HAL_RCC_GetSysClockFreq>
 8003be2:	4602      	mov	r2, r0
 8003be4:	4b0b      	ldr	r3, [pc, #44]	@ (8003c14 <HAL_RCC_ClockConfig+0x1c4>)
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	091b      	lsrs	r3, r3, #4
 8003bea:	f003 030f 	and.w	r3, r3, #15
 8003bee:	490a      	ldr	r1, [pc, #40]	@ (8003c18 <HAL_RCC_ClockConfig+0x1c8>)
 8003bf0:	5ccb      	ldrb	r3, [r1, r3]
 8003bf2:	fa22 f303 	lsr.w	r3, r2, r3
 8003bf6:	4a09      	ldr	r2, [pc, #36]	@ (8003c1c <HAL_RCC_ClockConfig+0x1cc>)
 8003bf8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003bfa:	4b09      	ldr	r3, [pc, #36]	@ (8003c20 <HAL_RCC_ClockConfig+0x1d0>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f7fd fe36 	bl	8001870 <HAL_InitTick>

  return HAL_OK;
 8003c04:	2300      	movs	r3, #0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3710      	adds	r7, #16
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	40022000 	.word	0x40022000
 8003c14:	40021000 	.word	0x40021000
 8003c18:	080075b0 	.word	0x080075b0
 8003c1c:	20000000 	.word	0x20000000
 8003c20:	20000004 	.word	0x20000004

08003c24 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b087      	sub	sp, #28
 8003c28:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	60fb      	str	r3, [r7, #12]
 8003c2e:	2300      	movs	r3, #0
 8003c30:	60bb      	str	r3, [r7, #8]
 8003c32:	2300      	movs	r3, #0
 8003c34:	617b      	str	r3, [r7, #20]
 8003c36:	2300      	movs	r3, #0
 8003c38:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003c3e:	4b1e      	ldr	r3, [pc, #120]	@ (8003cb8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f003 030c 	and.w	r3, r3, #12
 8003c4a:	2b04      	cmp	r3, #4
 8003c4c:	d002      	beq.n	8003c54 <HAL_RCC_GetSysClockFreq+0x30>
 8003c4e:	2b08      	cmp	r3, #8
 8003c50:	d003      	beq.n	8003c5a <HAL_RCC_GetSysClockFreq+0x36>
 8003c52:	e027      	b.n	8003ca4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c54:	4b19      	ldr	r3, [pc, #100]	@ (8003cbc <HAL_RCC_GetSysClockFreq+0x98>)
 8003c56:	613b      	str	r3, [r7, #16]
      break;
 8003c58:	e027      	b.n	8003caa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	0c9b      	lsrs	r3, r3, #18
 8003c5e:	f003 030f 	and.w	r3, r3, #15
 8003c62:	4a17      	ldr	r2, [pc, #92]	@ (8003cc0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003c64:	5cd3      	ldrb	r3, [r2, r3]
 8003c66:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d010      	beq.n	8003c94 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003c72:	4b11      	ldr	r3, [pc, #68]	@ (8003cb8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	0c5b      	lsrs	r3, r3, #17
 8003c78:	f003 0301 	and.w	r3, r3, #1
 8003c7c:	4a11      	ldr	r2, [pc, #68]	@ (8003cc4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c7e:	5cd3      	ldrb	r3, [r2, r3]
 8003c80:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	4a0d      	ldr	r2, [pc, #52]	@ (8003cbc <HAL_RCC_GetSysClockFreq+0x98>)
 8003c86:	fb03 f202 	mul.w	r2, r3, r2
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c90:	617b      	str	r3, [r7, #20]
 8003c92:	e004      	b.n	8003c9e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	4a0c      	ldr	r2, [pc, #48]	@ (8003cc8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003c98:	fb02 f303 	mul.w	r3, r2, r3
 8003c9c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	613b      	str	r3, [r7, #16]
      break;
 8003ca2:	e002      	b.n	8003caa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003ca4:	4b05      	ldr	r3, [pc, #20]	@ (8003cbc <HAL_RCC_GetSysClockFreq+0x98>)
 8003ca6:	613b      	str	r3, [r7, #16]
      break;
 8003ca8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003caa:	693b      	ldr	r3, [r7, #16]
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	371c      	adds	r7, #28
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bc80      	pop	{r7}
 8003cb4:	4770      	bx	lr
 8003cb6:	bf00      	nop
 8003cb8:	40021000 	.word	0x40021000
 8003cbc:	007a1200 	.word	0x007a1200
 8003cc0:	080075c8 	.word	0x080075c8
 8003cc4:	080075d8 	.word	0x080075d8
 8003cc8:	003d0900 	.word	0x003d0900

08003ccc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003cd0:	4b02      	ldr	r3, [pc, #8]	@ (8003cdc <HAL_RCC_GetHCLKFreq+0x10>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bc80      	pop	{r7}
 8003cda:	4770      	bx	lr
 8003cdc:	20000000 	.word	0x20000000

08003ce0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ce4:	f7ff fff2 	bl	8003ccc <HAL_RCC_GetHCLKFreq>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	4b05      	ldr	r3, [pc, #20]	@ (8003d00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	0a1b      	lsrs	r3, r3, #8
 8003cf0:	f003 0307 	and.w	r3, r3, #7
 8003cf4:	4903      	ldr	r1, [pc, #12]	@ (8003d04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cf6:	5ccb      	ldrb	r3, [r1, r3]
 8003cf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	40021000 	.word	0x40021000
 8003d04:	080075c0 	.word	0x080075c0

08003d08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003d0c:	f7ff ffde 	bl	8003ccc <HAL_RCC_GetHCLKFreq>
 8003d10:	4602      	mov	r2, r0
 8003d12:	4b05      	ldr	r3, [pc, #20]	@ (8003d28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	0adb      	lsrs	r3, r3, #11
 8003d18:	f003 0307 	and.w	r3, r3, #7
 8003d1c:	4903      	ldr	r1, [pc, #12]	@ (8003d2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d1e:	5ccb      	ldrb	r3, [r1, r3]
 8003d20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	40021000 	.word	0x40021000
 8003d2c:	080075c0 	.word	0x080075c0

08003d30 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b085      	sub	sp, #20
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003d38:	4b0a      	ldr	r3, [pc, #40]	@ (8003d64 <RCC_Delay+0x34>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a0a      	ldr	r2, [pc, #40]	@ (8003d68 <RCC_Delay+0x38>)
 8003d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d42:	0a5b      	lsrs	r3, r3, #9
 8003d44:	687a      	ldr	r2, [r7, #4]
 8003d46:	fb02 f303 	mul.w	r3, r2, r3
 8003d4a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003d4c:	bf00      	nop
  }
  while (Delay --);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	1e5a      	subs	r2, r3, #1
 8003d52:	60fa      	str	r2, [r7, #12]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d1f9      	bne.n	8003d4c <RCC_Delay+0x1c>
}
 8003d58:	bf00      	nop
 8003d5a:	bf00      	nop
 8003d5c:	3714      	adds	r7, #20
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bc80      	pop	{r7}
 8003d62:	4770      	bx	lr
 8003d64:	20000000 	.word	0x20000000
 8003d68:	10624dd3 	.word	0x10624dd3

08003d6c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b086      	sub	sp, #24
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003d74:	2300      	movs	r3, #0
 8003d76:	613b      	str	r3, [r7, #16]
 8003d78:	2300      	movs	r3, #0
 8003d7a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 0301 	and.w	r3, r3, #1
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d07d      	beq.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d8c:	4b4f      	ldr	r3, [pc, #316]	@ (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d8e:	69db      	ldr	r3, [r3, #28]
 8003d90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d10d      	bne.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d98:	4b4c      	ldr	r3, [pc, #304]	@ (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d9a:	69db      	ldr	r3, [r3, #28]
 8003d9c:	4a4b      	ldr	r2, [pc, #300]	@ (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003da2:	61d3      	str	r3, [r2, #28]
 8003da4:	4b49      	ldr	r3, [pc, #292]	@ (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003da6:	69db      	ldr	r3, [r3, #28]
 8003da8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dac:	60bb      	str	r3, [r7, #8]
 8003dae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003db0:	2301      	movs	r3, #1
 8003db2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003db4:	4b46      	ldr	r3, [pc, #280]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d118      	bne.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dc0:	4b43      	ldr	r3, [pc, #268]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a42      	ldr	r2, [pc, #264]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003dc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dcc:	f7fd fd92 	bl	80018f4 <HAL_GetTick>
 8003dd0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dd2:	e008      	b.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dd4:	f7fd fd8e 	bl	80018f4 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b64      	cmp	r3, #100	@ 0x64
 8003de0:	d901      	bls.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e06d      	b.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003de6:	4b3a      	ldr	r3, [pc, #232]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d0f0      	beq.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003df2:	4b36      	ldr	r3, [pc, #216]	@ (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dfa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d02e      	beq.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e0a:	68fa      	ldr	r2, [r7, #12]
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d027      	beq.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e10:	4b2e      	ldr	r3, [pc, #184]	@ (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e12:	6a1b      	ldr	r3, [r3, #32]
 8003e14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e18:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003e1a:	4b2e      	ldr	r3, [pc, #184]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e20:	4b2c      	ldr	r3, [pc, #176]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003e26:	4a29      	ldr	r2, [pc, #164]	@ (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f003 0301 	and.w	r3, r3, #1
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d014      	beq.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e36:	f7fd fd5d 	bl	80018f4 <HAL_GetTick>
 8003e3a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e3c:	e00a      	b.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e3e:	f7fd fd59 	bl	80018f4 <HAL_GetTick>
 8003e42:	4602      	mov	r2, r0
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d901      	bls.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003e50:	2303      	movs	r3, #3
 8003e52:	e036      	b.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e54:	4b1d      	ldr	r3, [pc, #116]	@ (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e56:	6a1b      	ldr	r3, [r3, #32]
 8003e58:	f003 0302 	and.w	r3, r3, #2
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d0ee      	beq.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e60:	4b1a      	ldr	r3, [pc, #104]	@ (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e62:	6a1b      	ldr	r3, [r3, #32]
 8003e64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	4917      	ldr	r1, [pc, #92]	@ (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003e72:	7dfb      	ldrb	r3, [r7, #23]
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d105      	bne.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e78:	4b14      	ldr	r3, [pc, #80]	@ (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e7a:	69db      	ldr	r3, [r3, #28]
 8003e7c:	4a13      	ldr	r2, [pc, #76]	@ (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e82:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0302 	and.w	r3, r3, #2
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d008      	beq.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003e90:	4b0e      	ldr	r3, [pc, #56]	@ (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	490b      	ldr	r1, [pc, #44]	@ (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 0310 	and.w	r3, r3, #16
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d008      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003eae:	4b07      	ldr	r3, [pc, #28]	@ (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	4904      	ldr	r1, [pc, #16]	@ (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003ec0:	2300      	movs	r3, #0
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3718      	adds	r7, #24
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	40021000 	.word	0x40021000
 8003ed0:	40007000 	.word	0x40007000
 8003ed4:	42420440 	.word	0x42420440

08003ed8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d101      	bne.n	8003eea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e076      	b.n	8003fd8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d108      	bne.n	8003f04 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003efa:	d009      	beq.n	8003f10 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2200      	movs	r2, #0
 8003f00:	61da      	str	r2, [r3, #28]
 8003f02:	e005      	b.n	8003f10 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2200      	movs	r2, #0
 8003f14:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d106      	bne.n	8003f30 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f7fd faea 	bl	8001504 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2202      	movs	r2, #2
 8003f34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f46:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003f58:	431a      	orrs	r2, r3
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	68db      	ldr	r3, [r3, #12]
 8003f5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f62:	431a      	orrs	r2, r3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	f003 0302 	and.w	r3, r3, #2
 8003f6c:	431a      	orrs	r2, r3
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	695b      	ldr	r3, [r3, #20]
 8003f72:	f003 0301 	and.w	r3, r3, #1
 8003f76:	431a      	orrs	r2, r3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	699b      	ldr	r3, [r3, #24]
 8003f7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f80:	431a      	orrs	r2, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	69db      	ldr	r3, [r3, #28]
 8003f86:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003f8a:	431a      	orrs	r2, r3
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6a1b      	ldr	r3, [r3, #32]
 8003f90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f94:	ea42 0103 	orr.w	r1, r2, r3
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f9c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	430a      	orrs	r2, r1
 8003fa6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	699b      	ldr	r3, [r3, #24]
 8003fac:	0c1a      	lsrs	r2, r3, #16
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f002 0204 	and.w	r2, r2, #4
 8003fb6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	69da      	ldr	r2, [r3, #28]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003fc6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003fd6:	2300      	movs	r3, #0
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3708      	adds	r7, #8
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d101      	bne.n	8003ff2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e041      	b.n	8004076 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d106      	bne.n	800400c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f7fd fac6 	bl	8001598 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2202      	movs	r2, #2
 8004010:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	3304      	adds	r3, #4
 800401c:	4619      	mov	r1, r3
 800401e:	4610      	mov	r0, r2
 8004020:	f000 fa5c 	bl	80044dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2201      	movs	r2, #1
 8004028:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2201      	movs	r2, #1
 8004038:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2201      	movs	r2, #1
 8004048:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2201      	movs	r2, #1
 8004050:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2201      	movs	r2, #1
 8004058:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2201      	movs	r2, #1
 8004068:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004074:	2300      	movs	r3, #0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3708      	adds	r7, #8
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
	...

08004080 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004080:	b480      	push	{r7}
 8004082:	b085      	sub	sp, #20
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800408e:	b2db      	uxtb	r3, r3
 8004090:	2b01      	cmp	r3, #1
 8004092:	d001      	beq.n	8004098 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e03a      	b.n	800410e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2202      	movs	r2, #2
 800409c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	68da      	ldr	r2, [r3, #12]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f042 0201 	orr.w	r2, r2, #1
 80040ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a18      	ldr	r2, [pc, #96]	@ (8004118 <HAL_TIM_Base_Start_IT+0x98>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d00e      	beq.n	80040d8 <HAL_TIM_Base_Start_IT+0x58>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040c2:	d009      	beq.n	80040d8 <HAL_TIM_Base_Start_IT+0x58>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a14      	ldr	r2, [pc, #80]	@ (800411c <HAL_TIM_Base_Start_IT+0x9c>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d004      	beq.n	80040d8 <HAL_TIM_Base_Start_IT+0x58>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a13      	ldr	r2, [pc, #76]	@ (8004120 <HAL_TIM_Base_Start_IT+0xa0>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d111      	bne.n	80040fc <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	f003 0307 	and.w	r3, r3, #7
 80040e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2b06      	cmp	r3, #6
 80040e8:	d010      	beq.n	800410c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f042 0201 	orr.w	r2, r2, #1
 80040f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040fa:	e007      	b.n	800410c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f042 0201 	orr.w	r2, r2, #1
 800410a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800410c:	2300      	movs	r3, #0
}
 800410e:	4618      	mov	r0, r3
 8004110:	3714      	adds	r7, #20
 8004112:	46bd      	mov	sp, r7
 8004114:	bc80      	pop	{r7}
 8004116:	4770      	bx	lr
 8004118:	40012c00 	.word	0x40012c00
 800411c:	40000400 	.word	0x40000400
 8004120:	40000800 	.word	0x40000800

08004124 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b084      	sub	sp, #16
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	691b      	ldr	r3, [r3, #16]
 800413a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	f003 0302 	and.w	r3, r3, #2
 8004142:	2b00      	cmp	r3, #0
 8004144:	d020      	beq.n	8004188 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f003 0302 	and.w	r3, r3, #2
 800414c:	2b00      	cmp	r3, #0
 800414e:	d01b      	beq.n	8004188 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f06f 0202 	mvn.w	r2, #2
 8004158:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2201      	movs	r2, #1
 800415e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	699b      	ldr	r3, [r3, #24]
 8004166:	f003 0303 	and.w	r3, r3, #3
 800416a:	2b00      	cmp	r3, #0
 800416c:	d003      	beq.n	8004176 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f000 f998 	bl	80044a4 <HAL_TIM_IC_CaptureCallback>
 8004174:	e005      	b.n	8004182 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f000 f98b 	bl	8004492 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f000 f99a 	bl	80044b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2200      	movs	r2, #0
 8004186:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	f003 0304 	and.w	r3, r3, #4
 800418e:	2b00      	cmp	r3, #0
 8004190:	d020      	beq.n	80041d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f003 0304 	and.w	r3, r3, #4
 8004198:	2b00      	cmp	r3, #0
 800419a:	d01b      	beq.n	80041d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f06f 0204 	mvn.w	r2, #4
 80041a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2202      	movs	r2, #2
 80041aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	699b      	ldr	r3, [r3, #24]
 80041b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d003      	beq.n	80041c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f000 f972 	bl	80044a4 <HAL_TIM_IC_CaptureCallback>
 80041c0:	e005      	b.n	80041ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f000 f965 	bl	8004492 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f000 f974 	bl	80044b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	f003 0308 	and.w	r3, r3, #8
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d020      	beq.n	8004220 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f003 0308 	and.w	r3, r3, #8
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d01b      	beq.n	8004220 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f06f 0208 	mvn.w	r2, #8
 80041f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2204      	movs	r2, #4
 80041f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	69db      	ldr	r3, [r3, #28]
 80041fe:	f003 0303 	and.w	r3, r3, #3
 8004202:	2b00      	cmp	r3, #0
 8004204:	d003      	beq.n	800420e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 f94c 	bl	80044a4 <HAL_TIM_IC_CaptureCallback>
 800420c:	e005      	b.n	800421a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f000 f93f 	bl	8004492 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f000 f94e 	bl	80044b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	f003 0310 	and.w	r3, r3, #16
 8004226:	2b00      	cmp	r3, #0
 8004228:	d020      	beq.n	800426c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f003 0310 	and.w	r3, r3, #16
 8004230:	2b00      	cmp	r3, #0
 8004232:	d01b      	beq.n	800426c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f06f 0210 	mvn.w	r2, #16
 800423c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2208      	movs	r2, #8
 8004242:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	69db      	ldr	r3, [r3, #28]
 800424a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800424e:	2b00      	cmp	r3, #0
 8004250:	d003      	beq.n	800425a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 f926 	bl	80044a4 <HAL_TIM_IC_CaptureCallback>
 8004258:	e005      	b.n	8004266 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f000 f919 	bl	8004492 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f000 f928 	bl	80044b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	f003 0301 	and.w	r3, r3, #1
 8004272:	2b00      	cmp	r3, #0
 8004274:	d00c      	beq.n	8004290 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	f003 0301 	and.w	r3, r3, #1
 800427c:	2b00      	cmp	r3, #0
 800427e:	d007      	beq.n	8004290 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f06f 0201 	mvn.w	r2, #1
 8004288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f7fc fd48 	bl	8000d20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004296:	2b00      	cmp	r3, #0
 8004298:	d00c      	beq.n	80042b4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d007      	beq.n	80042b4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80042ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f000 fa7f 	bl	80047b2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00c      	beq.n	80042d8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d007      	beq.n	80042d8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80042d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f000 f8f8 	bl	80044c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	f003 0320 	and.w	r3, r3, #32
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d00c      	beq.n	80042fc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	f003 0320 	and.w	r3, r3, #32
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d007      	beq.n	80042fc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f06f 0220 	mvn.w	r2, #32
 80042f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f000 fa52 	bl	80047a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042fc:	bf00      	nop
 80042fe:	3710      	adds	r7, #16
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}

08004304 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b084      	sub	sp, #16
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
 800430c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800430e:	2300      	movs	r3, #0
 8004310:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004318:	2b01      	cmp	r3, #1
 800431a:	d101      	bne.n	8004320 <HAL_TIM_ConfigClockSource+0x1c>
 800431c:	2302      	movs	r3, #2
 800431e:	e0b4      	b.n	800448a <HAL_TIM_ConfigClockSource+0x186>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2201      	movs	r2, #1
 8004324:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2202      	movs	r2, #2
 800432c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800433e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004346:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	68ba      	ldr	r2, [r7, #8]
 800434e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004358:	d03e      	beq.n	80043d8 <HAL_TIM_ConfigClockSource+0xd4>
 800435a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800435e:	f200 8087 	bhi.w	8004470 <HAL_TIM_ConfigClockSource+0x16c>
 8004362:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004366:	f000 8086 	beq.w	8004476 <HAL_TIM_ConfigClockSource+0x172>
 800436a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800436e:	d87f      	bhi.n	8004470 <HAL_TIM_ConfigClockSource+0x16c>
 8004370:	2b70      	cmp	r3, #112	@ 0x70
 8004372:	d01a      	beq.n	80043aa <HAL_TIM_ConfigClockSource+0xa6>
 8004374:	2b70      	cmp	r3, #112	@ 0x70
 8004376:	d87b      	bhi.n	8004470 <HAL_TIM_ConfigClockSource+0x16c>
 8004378:	2b60      	cmp	r3, #96	@ 0x60
 800437a:	d050      	beq.n	800441e <HAL_TIM_ConfigClockSource+0x11a>
 800437c:	2b60      	cmp	r3, #96	@ 0x60
 800437e:	d877      	bhi.n	8004470 <HAL_TIM_ConfigClockSource+0x16c>
 8004380:	2b50      	cmp	r3, #80	@ 0x50
 8004382:	d03c      	beq.n	80043fe <HAL_TIM_ConfigClockSource+0xfa>
 8004384:	2b50      	cmp	r3, #80	@ 0x50
 8004386:	d873      	bhi.n	8004470 <HAL_TIM_ConfigClockSource+0x16c>
 8004388:	2b40      	cmp	r3, #64	@ 0x40
 800438a:	d058      	beq.n	800443e <HAL_TIM_ConfigClockSource+0x13a>
 800438c:	2b40      	cmp	r3, #64	@ 0x40
 800438e:	d86f      	bhi.n	8004470 <HAL_TIM_ConfigClockSource+0x16c>
 8004390:	2b30      	cmp	r3, #48	@ 0x30
 8004392:	d064      	beq.n	800445e <HAL_TIM_ConfigClockSource+0x15a>
 8004394:	2b30      	cmp	r3, #48	@ 0x30
 8004396:	d86b      	bhi.n	8004470 <HAL_TIM_ConfigClockSource+0x16c>
 8004398:	2b20      	cmp	r3, #32
 800439a:	d060      	beq.n	800445e <HAL_TIM_ConfigClockSource+0x15a>
 800439c:	2b20      	cmp	r3, #32
 800439e:	d867      	bhi.n	8004470 <HAL_TIM_ConfigClockSource+0x16c>
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d05c      	beq.n	800445e <HAL_TIM_ConfigClockSource+0x15a>
 80043a4:	2b10      	cmp	r3, #16
 80043a6:	d05a      	beq.n	800445e <HAL_TIM_ConfigClockSource+0x15a>
 80043a8:	e062      	b.n	8004470 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80043ba:	f000 f974 	bl	80046a6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80043cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	68ba      	ldr	r2, [r7, #8]
 80043d4:	609a      	str	r2, [r3, #8]
      break;
 80043d6:	e04f      	b.n	8004478 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80043e8:	f000 f95d 	bl	80046a6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	689a      	ldr	r2, [r3, #8]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80043fa:	609a      	str	r2, [r3, #8]
      break;
 80043fc:	e03c      	b.n	8004478 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800440a:	461a      	mov	r2, r3
 800440c:	f000 f8d4 	bl	80045b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2150      	movs	r1, #80	@ 0x50
 8004416:	4618      	mov	r0, r3
 8004418:	f000 f92b 	bl	8004672 <TIM_ITRx_SetConfig>
      break;
 800441c:	e02c      	b.n	8004478 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800442a:	461a      	mov	r2, r3
 800442c:	f000 f8f2 	bl	8004614 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2160      	movs	r1, #96	@ 0x60
 8004436:	4618      	mov	r0, r3
 8004438:	f000 f91b 	bl	8004672 <TIM_ITRx_SetConfig>
      break;
 800443c:	e01c      	b.n	8004478 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800444a:	461a      	mov	r2, r3
 800444c:	f000 f8b4 	bl	80045b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	2140      	movs	r1, #64	@ 0x40
 8004456:	4618      	mov	r0, r3
 8004458:	f000 f90b 	bl	8004672 <TIM_ITRx_SetConfig>
      break;
 800445c:	e00c      	b.n	8004478 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4619      	mov	r1, r3
 8004468:	4610      	mov	r0, r2
 800446a:	f000 f902 	bl	8004672 <TIM_ITRx_SetConfig>
      break;
 800446e:	e003      	b.n	8004478 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	73fb      	strb	r3, [r7, #15]
      break;
 8004474:	e000      	b.n	8004478 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004476:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2201      	movs	r2, #1
 800447c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004488:	7bfb      	ldrb	r3, [r7, #15]
}
 800448a:	4618      	mov	r0, r3
 800448c:	3710      	adds	r7, #16
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}

08004492 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004492:	b480      	push	{r7}
 8004494:	b083      	sub	sp, #12
 8004496:	af00      	add	r7, sp, #0
 8004498:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800449a:	bf00      	nop
 800449c:	370c      	adds	r7, #12
 800449e:	46bd      	mov	sp, r7
 80044a0:	bc80      	pop	{r7}
 80044a2:	4770      	bx	lr

080044a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80044ac:	bf00      	nop
 80044ae:	370c      	adds	r7, #12
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bc80      	pop	{r7}
 80044b4:	4770      	bx	lr

080044b6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044b6:	b480      	push	{r7}
 80044b8:	b083      	sub	sp, #12
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044be:	bf00      	nop
 80044c0:	370c      	adds	r7, #12
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bc80      	pop	{r7}
 80044c6:	4770      	bx	lr

080044c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b083      	sub	sp, #12
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044d0:	bf00      	nop
 80044d2:	370c      	adds	r7, #12
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bc80      	pop	{r7}
 80044d8:	4770      	bx	lr
	...

080044dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80044dc:	b480      	push	{r7}
 80044de:	b085      	sub	sp, #20
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	4a2f      	ldr	r2, [pc, #188]	@ (80045ac <TIM_Base_SetConfig+0xd0>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d00b      	beq.n	800450c <TIM_Base_SetConfig+0x30>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044fa:	d007      	beq.n	800450c <TIM_Base_SetConfig+0x30>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4a2c      	ldr	r2, [pc, #176]	@ (80045b0 <TIM_Base_SetConfig+0xd4>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d003      	beq.n	800450c <TIM_Base_SetConfig+0x30>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	4a2b      	ldr	r2, [pc, #172]	@ (80045b4 <TIM_Base_SetConfig+0xd8>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d108      	bne.n	800451e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004512:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	68fa      	ldr	r2, [r7, #12]
 800451a:	4313      	orrs	r3, r2
 800451c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a22      	ldr	r2, [pc, #136]	@ (80045ac <TIM_Base_SetConfig+0xd0>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d00b      	beq.n	800453e <TIM_Base_SetConfig+0x62>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800452c:	d007      	beq.n	800453e <TIM_Base_SetConfig+0x62>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a1f      	ldr	r2, [pc, #124]	@ (80045b0 <TIM_Base_SetConfig+0xd4>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d003      	beq.n	800453e <TIM_Base_SetConfig+0x62>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a1e      	ldr	r2, [pc, #120]	@ (80045b4 <TIM_Base_SetConfig+0xd8>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d108      	bne.n	8004550 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004544:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	68db      	ldr	r3, [r3, #12]
 800454a:	68fa      	ldr	r2, [r7, #12]
 800454c:	4313      	orrs	r3, r2
 800454e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	695b      	ldr	r3, [r3, #20]
 800455a:	4313      	orrs	r3, r2
 800455c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	68fa      	ldr	r2, [r7, #12]
 8004562:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	689a      	ldr	r2, [r3, #8]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	4a0d      	ldr	r2, [pc, #52]	@ (80045ac <TIM_Base_SetConfig+0xd0>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d103      	bne.n	8004584 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	691a      	ldr	r2, [r3, #16]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	691b      	ldr	r3, [r3, #16]
 800458e:	f003 0301 	and.w	r3, r3, #1
 8004592:	2b00      	cmp	r3, #0
 8004594:	d005      	beq.n	80045a2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	691b      	ldr	r3, [r3, #16]
 800459a:	f023 0201 	bic.w	r2, r3, #1
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	611a      	str	r2, [r3, #16]
  }
}
 80045a2:	bf00      	nop
 80045a4:	3714      	adds	r7, #20
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bc80      	pop	{r7}
 80045aa:	4770      	bx	lr
 80045ac:	40012c00 	.word	0x40012c00
 80045b0:	40000400 	.word	0x40000400
 80045b4:	40000800 	.word	0x40000800

080045b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b087      	sub	sp, #28
 80045bc:	af00      	add	r7, sp, #0
 80045be:	60f8      	str	r0, [r7, #12]
 80045c0:	60b9      	str	r1, [r7, #8]
 80045c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	6a1b      	ldr	r3, [r3, #32]
 80045c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	6a1b      	ldr	r3, [r3, #32]
 80045ce:	f023 0201 	bic.w	r2, r3, #1
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	699b      	ldr	r3, [r3, #24]
 80045da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80045e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	011b      	lsls	r3, r3, #4
 80045e8:	693a      	ldr	r2, [r7, #16]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	f023 030a 	bic.w	r3, r3, #10
 80045f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80045f6:	697a      	ldr	r2, [r7, #20]
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	4313      	orrs	r3, r2
 80045fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	693a      	ldr	r2, [r7, #16]
 8004602:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	697a      	ldr	r2, [r7, #20]
 8004608:	621a      	str	r2, [r3, #32]
}
 800460a:	bf00      	nop
 800460c:	371c      	adds	r7, #28
 800460e:	46bd      	mov	sp, r7
 8004610:	bc80      	pop	{r7}
 8004612:	4770      	bx	lr

08004614 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004614:	b480      	push	{r7}
 8004616:	b087      	sub	sp, #28
 8004618:	af00      	add	r7, sp, #0
 800461a:	60f8      	str	r0, [r7, #12]
 800461c:	60b9      	str	r1, [r7, #8]
 800461e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	6a1b      	ldr	r3, [r3, #32]
 8004624:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6a1b      	ldr	r3, [r3, #32]
 800462a:	f023 0210 	bic.w	r2, r3, #16
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	699b      	ldr	r3, [r3, #24]
 8004636:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800463e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	031b      	lsls	r3, r3, #12
 8004644:	693a      	ldr	r2, [r7, #16]
 8004646:	4313      	orrs	r3, r2
 8004648:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004650:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	011b      	lsls	r3, r3, #4
 8004656:	697a      	ldr	r2, [r7, #20]
 8004658:	4313      	orrs	r3, r2
 800465a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	693a      	ldr	r2, [r7, #16]
 8004660:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	697a      	ldr	r2, [r7, #20]
 8004666:	621a      	str	r2, [r3, #32]
}
 8004668:	bf00      	nop
 800466a:	371c      	adds	r7, #28
 800466c:	46bd      	mov	sp, r7
 800466e:	bc80      	pop	{r7}
 8004670:	4770      	bx	lr

08004672 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004672:	b480      	push	{r7}
 8004674:	b085      	sub	sp, #20
 8004676:	af00      	add	r7, sp, #0
 8004678:	6078      	str	r0, [r7, #4]
 800467a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004688:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800468a:	683a      	ldr	r2, [r7, #0]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	4313      	orrs	r3, r2
 8004690:	f043 0307 	orr.w	r3, r3, #7
 8004694:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	68fa      	ldr	r2, [r7, #12]
 800469a:	609a      	str	r2, [r3, #8]
}
 800469c:	bf00      	nop
 800469e:	3714      	adds	r7, #20
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bc80      	pop	{r7}
 80046a4:	4770      	bx	lr

080046a6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80046a6:	b480      	push	{r7}
 80046a8:	b087      	sub	sp, #28
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	60f8      	str	r0, [r7, #12]
 80046ae:	60b9      	str	r1, [r7, #8]
 80046b0:	607a      	str	r2, [r7, #4]
 80046b2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80046c0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	021a      	lsls	r2, r3, #8
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	431a      	orrs	r2, r3
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	4313      	orrs	r3, r2
 80046ce:	697a      	ldr	r2, [r7, #20]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	697a      	ldr	r2, [r7, #20]
 80046d8:	609a      	str	r2, [r3, #8]
}
 80046da:	bf00      	nop
 80046dc:	371c      	adds	r7, #28
 80046de:	46bd      	mov	sp, r7
 80046e0:	bc80      	pop	{r7}
 80046e2:	4770      	bx	lr

080046e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b085      	sub	sp, #20
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
 80046ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d101      	bne.n	80046fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046f8:	2302      	movs	r3, #2
 80046fa:	e046      	b.n	800478a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2202      	movs	r2, #2
 8004708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004722:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	68fa      	ldr	r2, [r7, #12]
 800472a:	4313      	orrs	r3, r2
 800472c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	68fa      	ldr	r2, [r7, #12]
 8004734:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a16      	ldr	r2, [pc, #88]	@ (8004794 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d00e      	beq.n	800475e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004748:	d009      	beq.n	800475e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a12      	ldr	r2, [pc, #72]	@ (8004798 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d004      	beq.n	800475e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a10      	ldr	r2, [pc, #64]	@ (800479c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d10c      	bne.n	8004778 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004764:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	68ba      	ldr	r2, [r7, #8]
 800476c:	4313      	orrs	r3, r2
 800476e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	68ba      	ldr	r2, [r7, #8]
 8004776:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2201      	movs	r2, #1
 800477c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2200      	movs	r2, #0
 8004784:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004788:	2300      	movs	r3, #0
}
 800478a:	4618      	mov	r0, r3
 800478c:	3714      	adds	r7, #20
 800478e:	46bd      	mov	sp, r7
 8004790:	bc80      	pop	{r7}
 8004792:	4770      	bx	lr
 8004794:	40012c00 	.word	0x40012c00
 8004798:	40000400 	.word	0x40000400
 800479c:	40000800 	.word	0x40000800

080047a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80047a8:	bf00      	nop
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bc80      	pop	{r7}
 80047b0:	4770      	bx	lr

080047b2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80047b2:	b480      	push	{r7}
 80047b4:	b083      	sub	sp, #12
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80047ba:	bf00      	nop
 80047bc:	370c      	adds	r7, #12
 80047be:	46bd      	mov	sp, r7
 80047c0:	bc80      	pop	{r7}
 80047c2:	4770      	bx	lr

080047c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d101      	bne.n	80047d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e042      	b.n	800485c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d106      	bne.n	80047f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f7fc ff1c 	bl	8001628 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2224      	movs	r2, #36	@ 0x24
 80047f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	68da      	ldr	r2, [r3, #12]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004806:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f000 f82b 	bl	8004864 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	691a      	ldr	r2, [r3, #16]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800481c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	695a      	ldr	r2, [r3, #20]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800482c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	68da      	ldr	r2, [r3, #12]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800483c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2220      	movs	r2, #32
 8004848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2220      	movs	r2, #32
 8004850:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800485a:	2300      	movs	r3, #0
}
 800485c:	4618      	mov	r0, r3
 800485e:	3708      	adds	r7, #8
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}

08004864 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b084      	sub	sp, #16
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	691b      	ldr	r3, [r3, #16]
 8004872:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	68da      	ldr	r2, [r3, #12]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	430a      	orrs	r2, r1
 8004880:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	689a      	ldr	r2, [r3, #8]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	691b      	ldr	r3, [r3, #16]
 800488a:	431a      	orrs	r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	695b      	ldr	r3, [r3, #20]
 8004890:	4313      	orrs	r3, r2
 8004892:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	68db      	ldr	r3, [r3, #12]
 800489a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800489e:	f023 030c 	bic.w	r3, r3, #12
 80048a2:	687a      	ldr	r2, [r7, #4]
 80048a4:	6812      	ldr	r2, [r2, #0]
 80048a6:	68b9      	ldr	r1, [r7, #8]
 80048a8:	430b      	orrs	r3, r1
 80048aa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	695b      	ldr	r3, [r3, #20]
 80048b2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	699a      	ldr	r2, [r3, #24]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	430a      	orrs	r2, r1
 80048c0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a2c      	ldr	r2, [pc, #176]	@ (8004978 <UART_SetConfig+0x114>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d103      	bne.n	80048d4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80048cc:	f7ff fa1c 	bl	8003d08 <HAL_RCC_GetPCLK2Freq>
 80048d0:	60f8      	str	r0, [r7, #12]
 80048d2:	e002      	b.n	80048da <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80048d4:	f7ff fa04 	bl	8003ce0 <HAL_RCC_GetPCLK1Freq>
 80048d8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80048da:	68fa      	ldr	r2, [r7, #12]
 80048dc:	4613      	mov	r3, r2
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	4413      	add	r3, r2
 80048e2:	009a      	lsls	r2, r3, #2
 80048e4:	441a      	add	r2, r3
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	009b      	lsls	r3, r3, #2
 80048ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80048f0:	4a22      	ldr	r2, [pc, #136]	@ (800497c <UART_SetConfig+0x118>)
 80048f2:	fba2 2303 	umull	r2, r3, r2, r3
 80048f6:	095b      	lsrs	r3, r3, #5
 80048f8:	0119      	lsls	r1, r3, #4
 80048fa:	68fa      	ldr	r2, [r7, #12]
 80048fc:	4613      	mov	r3, r2
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	4413      	add	r3, r2
 8004902:	009a      	lsls	r2, r3, #2
 8004904:	441a      	add	r2, r3
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004910:	4b1a      	ldr	r3, [pc, #104]	@ (800497c <UART_SetConfig+0x118>)
 8004912:	fba3 0302 	umull	r0, r3, r3, r2
 8004916:	095b      	lsrs	r3, r3, #5
 8004918:	2064      	movs	r0, #100	@ 0x64
 800491a:	fb00 f303 	mul.w	r3, r0, r3
 800491e:	1ad3      	subs	r3, r2, r3
 8004920:	011b      	lsls	r3, r3, #4
 8004922:	3332      	adds	r3, #50	@ 0x32
 8004924:	4a15      	ldr	r2, [pc, #84]	@ (800497c <UART_SetConfig+0x118>)
 8004926:	fba2 2303 	umull	r2, r3, r2, r3
 800492a:	095b      	lsrs	r3, r3, #5
 800492c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004930:	4419      	add	r1, r3
 8004932:	68fa      	ldr	r2, [r7, #12]
 8004934:	4613      	mov	r3, r2
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	4413      	add	r3, r2
 800493a:	009a      	lsls	r2, r3, #2
 800493c:	441a      	add	r2, r3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	fbb2 f2f3 	udiv	r2, r2, r3
 8004948:	4b0c      	ldr	r3, [pc, #48]	@ (800497c <UART_SetConfig+0x118>)
 800494a:	fba3 0302 	umull	r0, r3, r3, r2
 800494e:	095b      	lsrs	r3, r3, #5
 8004950:	2064      	movs	r0, #100	@ 0x64
 8004952:	fb00 f303 	mul.w	r3, r0, r3
 8004956:	1ad3      	subs	r3, r2, r3
 8004958:	011b      	lsls	r3, r3, #4
 800495a:	3332      	adds	r3, #50	@ 0x32
 800495c:	4a07      	ldr	r2, [pc, #28]	@ (800497c <UART_SetConfig+0x118>)
 800495e:	fba2 2303 	umull	r2, r3, r2, r3
 8004962:	095b      	lsrs	r3, r3, #5
 8004964:	f003 020f 	and.w	r2, r3, #15
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	440a      	add	r2, r1
 800496e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004970:	bf00      	nop
 8004972:	3710      	adds	r7, #16
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}
 8004978:	40013800 	.word	0x40013800
 800497c:	51eb851f 	.word	0x51eb851f

08004980 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004980:	b480      	push	{r7}
 8004982:	b085      	sub	sp, #20
 8004984:	af00      	add	r7, sp, #0
 8004986:	4603      	mov	r3, r0
 8004988:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800498a:	2300      	movs	r3, #0
 800498c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800498e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004992:	2b84      	cmp	r3, #132	@ 0x84
 8004994:	d005      	beq.n	80049a2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004996:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	4413      	add	r3, r2
 800499e:	3303      	adds	r3, #3
 80049a0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80049a2:	68fb      	ldr	r3, [r7, #12]
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3714      	adds	r7, #20
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bc80      	pop	{r7}
 80049ac:	4770      	bx	lr

080049ae <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80049ae:	b480      	push	{r7}
 80049b0:	b083      	sub	sp, #12
 80049b2:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80049b4:	f3ef 8305 	mrs	r3, IPSR
 80049b8:	607b      	str	r3, [r7, #4]
  return(result);
 80049ba:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80049bc:	2b00      	cmp	r3, #0
 80049be:	bf14      	ite	ne
 80049c0:	2301      	movne	r3, #1
 80049c2:	2300      	moveq	r3, #0
 80049c4:	b2db      	uxtb	r3, r3
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	370c      	adds	r7, #12
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bc80      	pop	{r7}
 80049ce:	4770      	bx	lr

080049d0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80049d4:	f001 fa60 	bl	8005e98 <vTaskStartScheduler>
  
  return osOK;
 80049d8:	2300      	movs	r3, #0
}
 80049da:	4618      	mov	r0, r3
 80049dc:	bd80      	pop	{r7, pc}

080049de <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80049de:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049e0:	b089      	sub	sp, #36	@ 0x24
 80049e2:	af04      	add	r7, sp, #16
 80049e4:	6078      	str	r0, [r7, #4]
 80049e6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	695b      	ldr	r3, [r3, #20]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d020      	beq.n	8004a32 <osThreadCreate+0x54>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	699b      	ldr	r3, [r3, #24]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d01c      	beq.n	8004a32 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	685c      	ldr	r4, [r3, #4]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	691e      	ldr	r6, [r3, #16]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f7ff ffb8 	bl	8004980 <makeFreeRtosPriority>
 8004a10:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	695b      	ldr	r3, [r3, #20]
 8004a16:	687a      	ldr	r2, [r7, #4]
 8004a18:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a1a:	9202      	str	r2, [sp, #8]
 8004a1c:	9301      	str	r3, [sp, #4]
 8004a1e:	9100      	str	r1, [sp, #0]
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	4632      	mov	r2, r6
 8004a24:	4629      	mov	r1, r5
 8004a26:	4620      	mov	r0, r4
 8004a28:	f001 f869 	bl	8005afe <xTaskCreateStatic>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	60fb      	str	r3, [r7, #12]
 8004a30:	e01c      	b.n	8004a6c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685c      	ldr	r4, [r3, #4]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a3e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a46:	4618      	mov	r0, r3
 8004a48:	f7ff ff9a 	bl	8004980 <makeFreeRtosPriority>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	f107 030c 	add.w	r3, r7, #12
 8004a52:	9301      	str	r3, [sp, #4]
 8004a54:	9200      	str	r2, [sp, #0]
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	4632      	mov	r2, r6
 8004a5a:	4629      	mov	r1, r5
 8004a5c:	4620      	mov	r0, r4
 8004a5e:	f001 f8ae 	bl	8005bbe <xTaskCreate>
 8004a62:	4603      	mov	r3, r0
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	d001      	beq.n	8004a6c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004a68:	2300      	movs	r3, #0
 8004a6a:	e000      	b.n	8004a6e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3714      	adds	r7, #20
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004a76 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004a76:	b580      	push	{r7, lr}
 8004a78:	b084      	sub	sp, #16
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d001      	beq.n	8004a8c <osDelay+0x16>
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	e000      	b.n	8004a8e <osDelay+0x18>
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f001 f9cc 	bl	8005e2c <vTaskDelay>
  
  return osOK;
 8004a94:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3710      	adds	r7, #16
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}

08004a9e <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8004a9e:	b580      	push	{r7, lr}
 8004aa0:	b082      	sub	sp, #8
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d007      	beq.n	8004abe <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	2001      	movs	r0, #1
 8004ab6:	f000 fada 	bl	800506e <xQueueCreateMutexStatic>
 8004aba:	4603      	mov	r3, r0
 8004abc:	e003      	b.n	8004ac6 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8004abe:	2001      	movs	r0, #1
 8004ac0:	f000 fabd 	bl	800503e <xQueueCreateMutex>
 8004ac4:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3708      	adds	r7, #8
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
	...

08004ad0 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b084      	sub	sp, #16
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8004ada:	2300      	movs	r3, #0
 8004adc:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d101      	bne.n	8004ae8 <osMutexWait+0x18>
    return osErrorParameter;
 8004ae4:	2380      	movs	r3, #128	@ 0x80
 8004ae6:	e03a      	b.n	8004b5e <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004af2:	d103      	bne.n	8004afc <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8004af4:	f04f 33ff 	mov.w	r3, #4294967295
 8004af8:	60fb      	str	r3, [r7, #12]
 8004afa:	e009      	b.n	8004b10 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d006      	beq.n	8004b10 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d101      	bne.n	8004b10 <osMutexWait+0x40>
      ticks = 1;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8004b10:	f7ff ff4d 	bl	80049ae <inHandlerMode>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d017      	beq.n	8004b4a <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8004b1a:	f107 0308 	add.w	r3, r7, #8
 8004b1e:	461a      	mov	r2, r3
 8004b20:	2100      	movs	r1, #0
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 fe42 	bl	80057ac <xQueueReceiveFromISR>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d001      	beq.n	8004b32 <osMutexWait+0x62>
      return osErrorOS;
 8004b2e:	23ff      	movs	r3, #255	@ 0xff
 8004b30:	e015      	b.n	8004b5e <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d011      	beq.n	8004b5c <osMutexWait+0x8c>
 8004b38:	4b0b      	ldr	r3, [pc, #44]	@ (8004b68 <osMutexWait+0x98>)
 8004b3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b3e:	601a      	str	r2, [r3, #0]
 8004b40:	f3bf 8f4f 	dsb	sy
 8004b44:	f3bf 8f6f 	isb	sy
 8004b48:	e008      	b.n	8004b5c <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8004b4a:	68f9      	ldr	r1, [r7, #12]
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	f000 fd1d 	bl	800558c <xQueueSemaphoreTake>
 8004b52:	4603      	mov	r3, r0
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d001      	beq.n	8004b5c <osMutexWait+0x8c>
    return osErrorOS;
 8004b58:	23ff      	movs	r3, #255	@ 0xff
 8004b5a:	e000      	b.n	8004b5e <osMutexWait+0x8e>
  }
  
  return osOK;
 8004b5c:	2300      	movs	r3, #0
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3710      	adds	r7, #16
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}
 8004b66:	bf00      	nop
 8004b68:	e000ed04 	.word	0xe000ed04

08004b6c <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b084      	sub	sp, #16
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8004b74:	2300      	movs	r3, #0
 8004b76:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8004b7c:	f7ff ff17 	bl	80049ae <inHandlerMode>
 8004b80:	4603      	mov	r3, r0
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d016      	beq.n	8004bb4 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8004b86:	f107 0308 	add.w	r3, r7, #8
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f000 fb8b 	bl	80052a8 <xQueueGiveFromISR>
 8004b92:	4603      	mov	r3, r0
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d001      	beq.n	8004b9c <osMutexRelease+0x30>
      return osErrorOS;
 8004b98:	23ff      	movs	r3, #255	@ 0xff
 8004b9a:	e017      	b.n	8004bcc <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d013      	beq.n	8004bca <osMutexRelease+0x5e>
 8004ba2:	4b0c      	ldr	r3, [pc, #48]	@ (8004bd4 <osMutexRelease+0x68>)
 8004ba4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ba8:	601a      	str	r2, [r3, #0]
 8004baa:	f3bf 8f4f 	dsb	sy
 8004bae:	f3bf 8f6f 	isb	sy
 8004bb2:	e00a      	b.n	8004bca <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	2100      	movs	r1, #0
 8004bba:	6878      	ldr	r0, [r7, #4]
 8004bbc:	f000 fa72 	bl	80050a4 <xQueueGenericSend>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	2b01      	cmp	r3, #1
 8004bc4:	d001      	beq.n	8004bca <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8004bc6:	23ff      	movs	r3, #255	@ 0xff
 8004bc8:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8004bca:	68fb      	ldr	r3, [r7, #12]
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3710      	adds	r7, #16
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}
 8004bd4:	e000ed04 	.word	0xe000ed04

08004bd8 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8004bd8:	b590      	push	{r4, r7, lr}
 8004bda:	b085      	sub	sp, #20
 8004bdc:	af02      	add	r7, sp, #8
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d011      	beq.n	8004c0e <osMessageCreate+0x36>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d00d      	beq.n	8004c0e <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6818      	ldr	r0, [r3, #0]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6859      	ldr	r1, [r3, #4]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	689a      	ldr	r2, [r3, #8]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	68db      	ldr	r3, [r3, #12]
 8004c02:	2400      	movs	r4, #0
 8004c04:	9400      	str	r4, [sp, #0]
 8004c06:	f000 f929 	bl	8004e5c <xQueueGenericCreateStatic>
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	e008      	b.n	8004c20 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6818      	ldr	r0, [r3, #0]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	2200      	movs	r2, #0
 8004c18:	4619      	mov	r1, r3
 8004c1a:	f000 f99c 	bl	8004f56 <xQueueGenericCreate>
 8004c1e:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	370c      	adds	r7, #12
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd90      	pop	{r4, r7, pc}

08004c28 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	f103 0208 	add.w	r2, r3, #8
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8004c40:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	f103 0208 	add.w	r2, r3, #8
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f103 0208 	add.w	r2, r3, #8
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004c5c:	bf00      	nop
 8004c5e:	370c      	adds	r7, #12
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bc80      	pop	{r7}
 8004c64:	4770      	bx	lr

08004c66 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004c66:	b480      	push	{r7}
 8004c68:	b083      	sub	sp, #12
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004c74:	bf00      	nop
 8004c76:	370c      	adds	r7, #12
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	bc80      	pop	{r7}
 8004c7c:	4770      	bx	lr

08004c7e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c7e:	b480      	push	{r7}
 8004c80:	b085      	sub	sp, #20
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	6078      	str	r0, [r7, #4]
 8004c86:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	68fa      	ldr	r2, [r7, #12]
 8004c92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	689a      	ldr	r2, [r3, #8]
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	683a      	ldr	r2, [r7, #0]
 8004ca2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	683a      	ldr	r2, [r7, #0]
 8004ca8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	687a      	ldr	r2, [r7, #4]
 8004cae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	1c5a      	adds	r2, r3, #1
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	601a      	str	r2, [r3, #0]
}
 8004cba:	bf00      	nop
 8004cbc:	3714      	adds	r7, #20
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bc80      	pop	{r7}
 8004cc2:	4770      	bx	lr

08004cc4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b085      	sub	sp, #20
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
 8004ccc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cda:	d103      	bne.n	8004ce4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	691b      	ldr	r3, [r3, #16]
 8004ce0:	60fb      	str	r3, [r7, #12]
 8004ce2:	e00c      	b.n	8004cfe <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	3308      	adds	r3, #8
 8004ce8:	60fb      	str	r3, [r7, #12]
 8004cea:	e002      	b.n	8004cf2 <vListInsert+0x2e>
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	60fb      	str	r3, [r7, #12]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	68ba      	ldr	r2, [r7, #8]
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d2f6      	bcs.n	8004cec <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	685a      	ldr	r2, [r3, #4]
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	683a      	ldr	r2, [r7, #0]
 8004d0c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	68fa      	ldr	r2, [r7, #12]
 8004d12:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	683a      	ldr	r2, [r7, #0]
 8004d18:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	1c5a      	adds	r2, r3, #1
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	601a      	str	r2, [r3, #0]
}
 8004d2a:	bf00      	nop
 8004d2c:	3714      	adds	r7, #20
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bc80      	pop	{r7}
 8004d32:	4770      	bx	lr

08004d34 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004d34:	b480      	push	{r7}
 8004d36:	b085      	sub	sp, #20
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	691b      	ldr	r3, [r3, #16]
 8004d40:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	6892      	ldr	r2, [r2, #8]
 8004d4a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	687a      	ldr	r2, [r7, #4]
 8004d52:	6852      	ldr	r2, [r2, #4]
 8004d54:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d103      	bne.n	8004d68 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	689a      	ldr	r2, [r3, #8]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	1e5a      	subs	r2, r3, #1
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3714      	adds	r7, #20
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bc80      	pop	{r7}
 8004d84:	4770      	bx	lr
	...

08004d88 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b084      	sub	sp, #16
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
 8004d90:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d10b      	bne.n	8004db4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004da0:	f383 8811 	msr	BASEPRI, r3
 8004da4:	f3bf 8f6f 	isb	sy
 8004da8:	f3bf 8f4f 	dsb	sy
 8004dac:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004dae:	bf00      	nop
 8004db0:	bf00      	nop
 8004db2:	e7fd      	b.n	8004db0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004db4:	f002 f86a 	bl	8006e8c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dc0:	68f9      	ldr	r1, [r7, #12]
 8004dc2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004dc4:	fb01 f303 	mul.w	r3, r1, r3
 8004dc8:	441a      	add	r2, r3
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004de4:	3b01      	subs	r3, #1
 8004de6:	68f9      	ldr	r1, [r7, #12]
 8004de8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004dea:	fb01 f303 	mul.w	r3, r1, r3
 8004dee:	441a      	add	r2, r3
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	22ff      	movs	r2, #255	@ 0xff
 8004df8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	22ff      	movs	r2, #255	@ 0xff
 8004e00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d114      	bne.n	8004e34 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	691b      	ldr	r3, [r3, #16]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d01a      	beq.n	8004e48 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	3310      	adds	r3, #16
 8004e16:	4618      	mov	r0, r3
 8004e18:	f001 fa88 	bl	800632c <xTaskRemoveFromEventList>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d012      	beq.n	8004e48 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004e22:	4b0d      	ldr	r3, [pc, #52]	@ (8004e58 <xQueueGenericReset+0xd0>)
 8004e24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e28:	601a      	str	r2, [r3, #0]
 8004e2a:	f3bf 8f4f 	dsb	sy
 8004e2e:	f3bf 8f6f 	isb	sy
 8004e32:	e009      	b.n	8004e48 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	3310      	adds	r3, #16
 8004e38:	4618      	mov	r0, r3
 8004e3a:	f7ff fef5 	bl	8004c28 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	3324      	adds	r3, #36	@ 0x24
 8004e42:	4618      	mov	r0, r3
 8004e44:	f7ff fef0 	bl	8004c28 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004e48:	f002 f850 	bl	8006eec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004e4c:	2301      	movs	r3, #1
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3710      	adds	r7, #16
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}
 8004e56:	bf00      	nop
 8004e58:	e000ed04 	.word	0xe000ed04

08004e5c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b08e      	sub	sp, #56	@ 0x38
 8004e60:	af02      	add	r7, sp, #8
 8004e62:	60f8      	str	r0, [r7, #12]
 8004e64:	60b9      	str	r1, [r7, #8]
 8004e66:	607a      	str	r2, [r7, #4]
 8004e68:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d10b      	bne.n	8004e88 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e74:	f383 8811 	msr	BASEPRI, r3
 8004e78:	f3bf 8f6f 	isb	sy
 8004e7c:	f3bf 8f4f 	dsb	sy
 8004e80:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e82:	bf00      	nop
 8004e84:	bf00      	nop
 8004e86:	e7fd      	b.n	8004e84 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d10b      	bne.n	8004ea6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e92:	f383 8811 	msr	BASEPRI, r3
 8004e96:	f3bf 8f6f 	isb	sy
 8004e9a:	f3bf 8f4f 	dsb	sy
 8004e9e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004ea0:	bf00      	nop
 8004ea2:	bf00      	nop
 8004ea4:	e7fd      	b.n	8004ea2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d002      	beq.n	8004eb2 <xQueueGenericCreateStatic+0x56>
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d001      	beq.n	8004eb6 <xQueueGenericCreateStatic+0x5a>
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e000      	b.n	8004eb8 <xQueueGenericCreateStatic+0x5c>
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d10b      	bne.n	8004ed4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ec0:	f383 8811 	msr	BASEPRI, r3
 8004ec4:	f3bf 8f6f 	isb	sy
 8004ec8:	f3bf 8f4f 	dsb	sy
 8004ecc:	623b      	str	r3, [r7, #32]
}
 8004ece:	bf00      	nop
 8004ed0:	bf00      	nop
 8004ed2:	e7fd      	b.n	8004ed0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d102      	bne.n	8004ee0 <xQueueGenericCreateStatic+0x84>
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d101      	bne.n	8004ee4 <xQueueGenericCreateStatic+0x88>
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e000      	b.n	8004ee6 <xQueueGenericCreateStatic+0x8a>
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d10b      	bne.n	8004f02 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eee:	f383 8811 	msr	BASEPRI, r3
 8004ef2:	f3bf 8f6f 	isb	sy
 8004ef6:	f3bf 8f4f 	dsb	sy
 8004efa:	61fb      	str	r3, [r7, #28]
}
 8004efc:	bf00      	nop
 8004efe:	bf00      	nop
 8004f00:	e7fd      	b.n	8004efe <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004f02:	2348      	movs	r3, #72	@ 0x48
 8004f04:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	2b48      	cmp	r3, #72	@ 0x48
 8004f0a:	d00b      	beq.n	8004f24 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004f0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f10:	f383 8811 	msr	BASEPRI, r3
 8004f14:	f3bf 8f6f 	isb	sy
 8004f18:	f3bf 8f4f 	dsb	sy
 8004f1c:	61bb      	str	r3, [r7, #24]
}
 8004f1e:	bf00      	nop
 8004f20:	bf00      	nop
 8004f22:	e7fd      	b.n	8004f20 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004f24:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004f2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d00d      	beq.n	8004f4c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004f38:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f3e:	9300      	str	r3, [sp, #0]
 8004f40:	4613      	mov	r3, r2
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	68b9      	ldr	r1, [r7, #8]
 8004f46:	68f8      	ldr	r0, [r7, #12]
 8004f48:	f000 f840 	bl	8004fcc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3730      	adds	r7, #48	@ 0x30
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}

08004f56 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004f56:	b580      	push	{r7, lr}
 8004f58:	b08a      	sub	sp, #40	@ 0x28
 8004f5a:	af02      	add	r7, sp, #8
 8004f5c:	60f8      	str	r0, [r7, #12]
 8004f5e:	60b9      	str	r1, [r7, #8]
 8004f60:	4613      	mov	r3, r2
 8004f62:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d10b      	bne.n	8004f82 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f6e:	f383 8811 	msr	BASEPRI, r3
 8004f72:	f3bf 8f6f 	isb	sy
 8004f76:	f3bf 8f4f 	dsb	sy
 8004f7a:	613b      	str	r3, [r7, #16]
}
 8004f7c:	bf00      	nop
 8004f7e:	bf00      	nop
 8004f80:	e7fd      	b.n	8004f7e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	68ba      	ldr	r2, [r7, #8]
 8004f86:	fb02 f303 	mul.w	r3, r2, r3
 8004f8a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004f8c:	69fb      	ldr	r3, [r7, #28]
 8004f8e:	3348      	adds	r3, #72	@ 0x48
 8004f90:	4618      	mov	r0, r3
 8004f92:	f002 f87d 	bl	8007090 <pvPortMalloc>
 8004f96:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004f98:	69bb      	ldr	r3, [r7, #24]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d011      	beq.n	8004fc2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004f9e:	69bb      	ldr	r3, [r7, #24]
 8004fa0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	3348      	adds	r3, #72	@ 0x48
 8004fa6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	2200      	movs	r2, #0
 8004fac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004fb0:	79fa      	ldrb	r2, [r7, #7]
 8004fb2:	69bb      	ldr	r3, [r7, #24]
 8004fb4:	9300      	str	r3, [sp, #0]
 8004fb6:	4613      	mov	r3, r2
 8004fb8:	697a      	ldr	r2, [r7, #20]
 8004fba:	68b9      	ldr	r1, [r7, #8]
 8004fbc:	68f8      	ldr	r0, [r7, #12]
 8004fbe:	f000 f805 	bl	8004fcc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004fc2:	69bb      	ldr	r3, [r7, #24]
	}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3720      	adds	r7, #32
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}

08004fcc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b084      	sub	sp, #16
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	60f8      	str	r0, [r7, #12]
 8004fd4:	60b9      	str	r1, [r7, #8]
 8004fd6:	607a      	str	r2, [r7, #4]
 8004fd8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d103      	bne.n	8004fe8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	69ba      	ldr	r2, [r7, #24]
 8004fe4:	601a      	str	r2, [r3, #0]
 8004fe6:	e002      	b.n	8004fee <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004fe8:	69bb      	ldr	r3, [r7, #24]
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004fee:	69bb      	ldr	r3, [r7, #24]
 8004ff0:	68fa      	ldr	r2, [r7, #12]
 8004ff2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004ff4:	69bb      	ldr	r3, [r7, #24]
 8004ff6:	68ba      	ldr	r2, [r7, #8]
 8004ff8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004ffa:	2101      	movs	r1, #1
 8004ffc:	69b8      	ldr	r0, [r7, #24]
 8004ffe:	f7ff fec3 	bl	8004d88 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005002:	bf00      	nop
 8005004:	3710      	adds	r7, #16
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}

0800500a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800500a:	b580      	push	{r7, lr}
 800500c:	b082      	sub	sp, #8
 800500e:	af00      	add	r7, sp, #0
 8005010:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d00e      	beq.n	8005036 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2200      	movs	r2, #0
 8005022:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800502a:	2300      	movs	r3, #0
 800502c:	2200      	movs	r2, #0
 800502e:	2100      	movs	r1, #0
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	f000 f837 	bl	80050a4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005036:	bf00      	nop
 8005038:	3708      	adds	r7, #8
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}

0800503e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800503e:	b580      	push	{r7, lr}
 8005040:	b086      	sub	sp, #24
 8005042:	af00      	add	r7, sp, #0
 8005044:	4603      	mov	r3, r0
 8005046:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005048:	2301      	movs	r3, #1
 800504a:	617b      	str	r3, [r7, #20]
 800504c:	2300      	movs	r3, #0
 800504e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005050:	79fb      	ldrb	r3, [r7, #7]
 8005052:	461a      	mov	r2, r3
 8005054:	6939      	ldr	r1, [r7, #16]
 8005056:	6978      	ldr	r0, [r7, #20]
 8005058:	f7ff ff7d 	bl	8004f56 <xQueueGenericCreate>
 800505c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800505e:	68f8      	ldr	r0, [r7, #12]
 8005060:	f7ff ffd3 	bl	800500a <prvInitialiseMutex>

		return xNewQueue;
 8005064:	68fb      	ldr	r3, [r7, #12]
	}
 8005066:	4618      	mov	r0, r3
 8005068:	3718      	adds	r7, #24
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}

0800506e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800506e:	b580      	push	{r7, lr}
 8005070:	b088      	sub	sp, #32
 8005072:	af02      	add	r7, sp, #8
 8005074:	4603      	mov	r3, r0
 8005076:	6039      	str	r1, [r7, #0]
 8005078:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800507a:	2301      	movs	r3, #1
 800507c:	617b      	str	r3, [r7, #20]
 800507e:	2300      	movs	r3, #0
 8005080:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8005082:	79fb      	ldrb	r3, [r7, #7]
 8005084:	9300      	str	r3, [sp, #0]
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	2200      	movs	r2, #0
 800508a:	6939      	ldr	r1, [r7, #16]
 800508c:	6978      	ldr	r0, [r7, #20]
 800508e:	f7ff fee5 	bl	8004e5c <xQueueGenericCreateStatic>
 8005092:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005094:	68f8      	ldr	r0, [r7, #12]
 8005096:	f7ff ffb8 	bl	800500a <prvInitialiseMutex>

		return xNewQueue;
 800509a:	68fb      	ldr	r3, [r7, #12]
	}
 800509c:	4618      	mov	r0, r3
 800509e:	3718      	adds	r7, #24
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}

080050a4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b08e      	sub	sp, #56	@ 0x38
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	60f8      	str	r0, [r7, #12]
 80050ac:	60b9      	str	r1, [r7, #8]
 80050ae:	607a      	str	r2, [r7, #4]
 80050b0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80050b2:	2300      	movs	r3, #0
 80050b4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80050ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d10b      	bne.n	80050d8 <xQueueGenericSend+0x34>
	__asm volatile
 80050c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050c4:	f383 8811 	msr	BASEPRI, r3
 80050c8:	f3bf 8f6f 	isb	sy
 80050cc:	f3bf 8f4f 	dsb	sy
 80050d0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80050d2:	bf00      	nop
 80050d4:	bf00      	nop
 80050d6:	e7fd      	b.n	80050d4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d103      	bne.n	80050e6 <xQueueGenericSend+0x42>
 80050de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d101      	bne.n	80050ea <xQueueGenericSend+0x46>
 80050e6:	2301      	movs	r3, #1
 80050e8:	e000      	b.n	80050ec <xQueueGenericSend+0x48>
 80050ea:	2300      	movs	r3, #0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d10b      	bne.n	8005108 <xQueueGenericSend+0x64>
	__asm volatile
 80050f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050f4:	f383 8811 	msr	BASEPRI, r3
 80050f8:	f3bf 8f6f 	isb	sy
 80050fc:	f3bf 8f4f 	dsb	sy
 8005100:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005102:	bf00      	nop
 8005104:	bf00      	nop
 8005106:	e7fd      	b.n	8005104 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	2b02      	cmp	r3, #2
 800510c:	d103      	bne.n	8005116 <xQueueGenericSend+0x72>
 800510e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005110:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005112:	2b01      	cmp	r3, #1
 8005114:	d101      	bne.n	800511a <xQueueGenericSend+0x76>
 8005116:	2301      	movs	r3, #1
 8005118:	e000      	b.n	800511c <xQueueGenericSend+0x78>
 800511a:	2300      	movs	r3, #0
 800511c:	2b00      	cmp	r3, #0
 800511e:	d10b      	bne.n	8005138 <xQueueGenericSend+0x94>
	__asm volatile
 8005120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005124:	f383 8811 	msr	BASEPRI, r3
 8005128:	f3bf 8f6f 	isb	sy
 800512c:	f3bf 8f4f 	dsb	sy
 8005130:	623b      	str	r3, [r7, #32]
}
 8005132:	bf00      	nop
 8005134:	bf00      	nop
 8005136:	e7fd      	b.n	8005134 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005138:	f001 fab8 	bl	80066ac <xTaskGetSchedulerState>
 800513c:	4603      	mov	r3, r0
 800513e:	2b00      	cmp	r3, #0
 8005140:	d102      	bne.n	8005148 <xQueueGenericSend+0xa4>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d101      	bne.n	800514c <xQueueGenericSend+0xa8>
 8005148:	2301      	movs	r3, #1
 800514a:	e000      	b.n	800514e <xQueueGenericSend+0xaa>
 800514c:	2300      	movs	r3, #0
 800514e:	2b00      	cmp	r3, #0
 8005150:	d10b      	bne.n	800516a <xQueueGenericSend+0xc6>
	__asm volatile
 8005152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005156:	f383 8811 	msr	BASEPRI, r3
 800515a:	f3bf 8f6f 	isb	sy
 800515e:	f3bf 8f4f 	dsb	sy
 8005162:	61fb      	str	r3, [r7, #28]
}
 8005164:	bf00      	nop
 8005166:	bf00      	nop
 8005168:	e7fd      	b.n	8005166 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800516a:	f001 fe8f 	bl	8006e8c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800516e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005170:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005174:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005176:	429a      	cmp	r2, r3
 8005178:	d302      	bcc.n	8005180 <xQueueGenericSend+0xdc>
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	2b02      	cmp	r3, #2
 800517e:	d129      	bne.n	80051d4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005180:	683a      	ldr	r2, [r7, #0]
 8005182:	68b9      	ldr	r1, [r7, #8]
 8005184:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005186:	f000 fbaa 	bl	80058de <prvCopyDataToQueue>
 800518a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800518c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800518e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005190:	2b00      	cmp	r3, #0
 8005192:	d010      	beq.n	80051b6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005196:	3324      	adds	r3, #36	@ 0x24
 8005198:	4618      	mov	r0, r3
 800519a:	f001 f8c7 	bl	800632c <xTaskRemoveFromEventList>
 800519e:	4603      	mov	r3, r0
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d013      	beq.n	80051cc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80051a4:	4b3f      	ldr	r3, [pc, #252]	@ (80052a4 <xQueueGenericSend+0x200>)
 80051a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051aa:	601a      	str	r2, [r3, #0]
 80051ac:	f3bf 8f4f 	dsb	sy
 80051b0:	f3bf 8f6f 	isb	sy
 80051b4:	e00a      	b.n	80051cc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80051b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d007      	beq.n	80051cc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80051bc:	4b39      	ldr	r3, [pc, #228]	@ (80052a4 <xQueueGenericSend+0x200>)
 80051be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051c2:	601a      	str	r2, [r3, #0]
 80051c4:	f3bf 8f4f 	dsb	sy
 80051c8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80051cc:	f001 fe8e 	bl	8006eec <vPortExitCritical>
				return pdPASS;
 80051d0:	2301      	movs	r3, #1
 80051d2:	e063      	b.n	800529c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d103      	bne.n	80051e2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80051da:	f001 fe87 	bl	8006eec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80051de:	2300      	movs	r3, #0
 80051e0:	e05c      	b.n	800529c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80051e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d106      	bne.n	80051f6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80051e8:	f107 0314 	add.w	r3, r7, #20
 80051ec:	4618      	mov	r0, r3
 80051ee:	f001 f901 	bl	80063f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80051f2:	2301      	movs	r3, #1
 80051f4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80051f6:	f001 fe79 	bl	8006eec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80051fa:	f000 feaf 	bl	8005f5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80051fe:	f001 fe45 	bl	8006e8c <vPortEnterCritical>
 8005202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005204:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005208:	b25b      	sxtb	r3, r3
 800520a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800520e:	d103      	bne.n	8005218 <xQueueGenericSend+0x174>
 8005210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005212:	2200      	movs	r2, #0
 8005214:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800521a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800521e:	b25b      	sxtb	r3, r3
 8005220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005224:	d103      	bne.n	800522e <xQueueGenericSend+0x18a>
 8005226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005228:	2200      	movs	r2, #0
 800522a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800522e:	f001 fe5d 	bl	8006eec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005232:	1d3a      	adds	r2, r7, #4
 8005234:	f107 0314 	add.w	r3, r7, #20
 8005238:	4611      	mov	r1, r2
 800523a:	4618      	mov	r0, r3
 800523c:	f001 f8f0 	bl	8006420 <xTaskCheckForTimeOut>
 8005240:	4603      	mov	r3, r0
 8005242:	2b00      	cmp	r3, #0
 8005244:	d124      	bne.n	8005290 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005246:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005248:	f000 fc41 	bl	8005ace <prvIsQueueFull>
 800524c:	4603      	mov	r3, r0
 800524e:	2b00      	cmp	r3, #0
 8005250:	d018      	beq.n	8005284 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005254:	3310      	adds	r3, #16
 8005256:	687a      	ldr	r2, [r7, #4]
 8005258:	4611      	mov	r1, r2
 800525a:	4618      	mov	r0, r3
 800525c:	f001 f840 	bl	80062e0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005260:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005262:	f000 fbcc 	bl	80059fe <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005266:	f000 fe87 	bl	8005f78 <xTaskResumeAll>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	f47f af7c 	bne.w	800516a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005272:	4b0c      	ldr	r3, [pc, #48]	@ (80052a4 <xQueueGenericSend+0x200>)
 8005274:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005278:	601a      	str	r2, [r3, #0]
 800527a:	f3bf 8f4f 	dsb	sy
 800527e:	f3bf 8f6f 	isb	sy
 8005282:	e772      	b.n	800516a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005284:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005286:	f000 fbba 	bl	80059fe <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800528a:	f000 fe75 	bl	8005f78 <xTaskResumeAll>
 800528e:	e76c      	b.n	800516a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005290:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005292:	f000 fbb4 	bl	80059fe <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005296:	f000 fe6f 	bl	8005f78 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800529a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800529c:	4618      	mov	r0, r3
 800529e:	3738      	adds	r7, #56	@ 0x38
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}
 80052a4:	e000ed04 	.word	0xe000ed04

080052a8 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b08e      	sub	sp, #56	@ 0x38
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80052b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d10b      	bne.n	80052d4 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80052bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052c0:	f383 8811 	msr	BASEPRI, r3
 80052c4:	f3bf 8f6f 	isb	sy
 80052c8:	f3bf 8f4f 	dsb	sy
 80052cc:	623b      	str	r3, [r7, #32]
}
 80052ce:	bf00      	nop
 80052d0:	bf00      	nop
 80052d2:	e7fd      	b.n	80052d0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80052d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d00b      	beq.n	80052f4 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80052dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052e0:	f383 8811 	msr	BASEPRI, r3
 80052e4:	f3bf 8f6f 	isb	sy
 80052e8:	f3bf 8f4f 	dsb	sy
 80052ec:	61fb      	str	r3, [r7, #28]
}
 80052ee:	bf00      	nop
 80052f0:	bf00      	nop
 80052f2:	e7fd      	b.n	80052f0 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80052f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d103      	bne.n	8005304 <xQueueGiveFromISR+0x5c>
 80052fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d101      	bne.n	8005308 <xQueueGiveFromISR+0x60>
 8005304:	2301      	movs	r3, #1
 8005306:	e000      	b.n	800530a <xQueueGiveFromISR+0x62>
 8005308:	2300      	movs	r3, #0
 800530a:	2b00      	cmp	r3, #0
 800530c:	d10b      	bne.n	8005326 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800530e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005312:	f383 8811 	msr	BASEPRI, r3
 8005316:	f3bf 8f6f 	isb	sy
 800531a:	f3bf 8f4f 	dsb	sy
 800531e:	61bb      	str	r3, [r7, #24]
}
 8005320:	bf00      	nop
 8005322:	bf00      	nop
 8005324:	e7fd      	b.n	8005322 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005326:	f001 fe73 	bl	8007010 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800532a:	f3ef 8211 	mrs	r2, BASEPRI
 800532e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005332:	f383 8811 	msr	BASEPRI, r3
 8005336:	f3bf 8f6f 	isb	sy
 800533a:	f3bf 8f4f 	dsb	sy
 800533e:	617a      	str	r2, [r7, #20]
 8005340:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005342:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005344:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800534a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800534c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800534e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005350:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005352:	429a      	cmp	r2, r3
 8005354:	d22b      	bcs.n	80053ae <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005358:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800535c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005362:	1c5a      	adds	r2, r3, #1
 8005364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005366:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005368:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800536c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005370:	d112      	bne.n	8005398 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005376:	2b00      	cmp	r3, #0
 8005378:	d016      	beq.n	80053a8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800537a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800537c:	3324      	adds	r3, #36	@ 0x24
 800537e:	4618      	mov	r0, r3
 8005380:	f000 ffd4 	bl	800632c <xTaskRemoveFromEventList>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d00e      	beq.n	80053a8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d00b      	beq.n	80053a8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	2201      	movs	r2, #1
 8005394:	601a      	str	r2, [r3, #0]
 8005396:	e007      	b.n	80053a8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005398:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800539c:	3301      	adds	r3, #1
 800539e:	b2db      	uxtb	r3, r3
 80053a0:	b25a      	sxtb	r2, r3
 80053a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80053a8:	2301      	movs	r3, #1
 80053aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80053ac:	e001      	b.n	80053b2 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80053ae:	2300      	movs	r3, #0
 80053b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80053b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053b4:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80053bc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80053be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	3738      	adds	r7, #56	@ 0x38
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}

080053c8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b08c      	sub	sp, #48	@ 0x30
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	60f8      	str	r0, [r7, #12]
 80053d0:	60b9      	str	r1, [r7, #8]
 80053d2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80053d4:	2300      	movs	r3, #0
 80053d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80053dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d10b      	bne.n	80053fa <xQueueReceive+0x32>
	__asm volatile
 80053e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053e6:	f383 8811 	msr	BASEPRI, r3
 80053ea:	f3bf 8f6f 	isb	sy
 80053ee:	f3bf 8f4f 	dsb	sy
 80053f2:	623b      	str	r3, [r7, #32]
}
 80053f4:	bf00      	nop
 80053f6:	bf00      	nop
 80053f8:	e7fd      	b.n	80053f6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d103      	bne.n	8005408 <xQueueReceive+0x40>
 8005400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005404:	2b00      	cmp	r3, #0
 8005406:	d101      	bne.n	800540c <xQueueReceive+0x44>
 8005408:	2301      	movs	r3, #1
 800540a:	e000      	b.n	800540e <xQueueReceive+0x46>
 800540c:	2300      	movs	r3, #0
 800540e:	2b00      	cmp	r3, #0
 8005410:	d10b      	bne.n	800542a <xQueueReceive+0x62>
	__asm volatile
 8005412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005416:	f383 8811 	msr	BASEPRI, r3
 800541a:	f3bf 8f6f 	isb	sy
 800541e:	f3bf 8f4f 	dsb	sy
 8005422:	61fb      	str	r3, [r7, #28]
}
 8005424:	bf00      	nop
 8005426:	bf00      	nop
 8005428:	e7fd      	b.n	8005426 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800542a:	f001 f93f 	bl	80066ac <xTaskGetSchedulerState>
 800542e:	4603      	mov	r3, r0
 8005430:	2b00      	cmp	r3, #0
 8005432:	d102      	bne.n	800543a <xQueueReceive+0x72>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d101      	bne.n	800543e <xQueueReceive+0x76>
 800543a:	2301      	movs	r3, #1
 800543c:	e000      	b.n	8005440 <xQueueReceive+0x78>
 800543e:	2300      	movs	r3, #0
 8005440:	2b00      	cmp	r3, #0
 8005442:	d10b      	bne.n	800545c <xQueueReceive+0x94>
	__asm volatile
 8005444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005448:	f383 8811 	msr	BASEPRI, r3
 800544c:	f3bf 8f6f 	isb	sy
 8005450:	f3bf 8f4f 	dsb	sy
 8005454:	61bb      	str	r3, [r7, #24]
}
 8005456:	bf00      	nop
 8005458:	bf00      	nop
 800545a:	e7fd      	b.n	8005458 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800545c:	f001 fd16 	bl	8006e8c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005464:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005468:	2b00      	cmp	r3, #0
 800546a:	d01f      	beq.n	80054ac <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800546c:	68b9      	ldr	r1, [r7, #8]
 800546e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005470:	f000 fa9f 	bl	80059b2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005476:	1e5a      	subs	r2, r3, #1
 8005478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800547a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800547c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800547e:	691b      	ldr	r3, [r3, #16]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d00f      	beq.n	80054a4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005486:	3310      	adds	r3, #16
 8005488:	4618      	mov	r0, r3
 800548a:	f000 ff4f 	bl	800632c <xTaskRemoveFromEventList>
 800548e:	4603      	mov	r3, r0
 8005490:	2b00      	cmp	r3, #0
 8005492:	d007      	beq.n	80054a4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005494:	4b3c      	ldr	r3, [pc, #240]	@ (8005588 <xQueueReceive+0x1c0>)
 8005496:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800549a:	601a      	str	r2, [r3, #0]
 800549c:	f3bf 8f4f 	dsb	sy
 80054a0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80054a4:	f001 fd22 	bl	8006eec <vPortExitCritical>
				return pdPASS;
 80054a8:	2301      	movs	r3, #1
 80054aa:	e069      	b.n	8005580 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d103      	bne.n	80054ba <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80054b2:	f001 fd1b 	bl	8006eec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80054b6:	2300      	movs	r3, #0
 80054b8:	e062      	b.n	8005580 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80054ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d106      	bne.n	80054ce <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80054c0:	f107 0310 	add.w	r3, r7, #16
 80054c4:	4618      	mov	r0, r3
 80054c6:	f000 ff95 	bl	80063f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80054ca:	2301      	movs	r3, #1
 80054cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80054ce:	f001 fd0d 	bl	8006eec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80054d2:	f000 fd43 	bl	8005f5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80054d6:	f001 fcd9 	bl	8006e8c <vPortEnterCritical>
 80054da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80054e0:	b25b      	sxtb	r3, r3
 80054e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054e6:	d103      	bne.n	80054f0 <xQueueReceive+0x128>
 80054e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ea:	2200      	movs	r2, #0
 80054ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80054f6:	b25b      	sxtb	r3, r3
 80054f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054fc:	d103      	bne.n	8005506 <xQueueReceive+0x13e>
 80054fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005500:	2200      	movs	r2, #0
 8005502:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005506:	f001 fcf1 	bl	8006eec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800550a:	1d3a      	adds	r2, r7, #4
 800550c:	f107 0310 	add.w	r3, r7, #16
 8005510:	4611      	mov	r1, r2
 8005512:	4618      	mov	r0, r3
 8005514:	f000 ff84 	bl	8006420 <xTaskCheckForTimeOut>
 8005518:	4603      	mov	r3, r0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d123      	bne.n	8005566 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800551e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005520:	f000 fabf 	bl	8005aa2 <prvIsQueueEmpty>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d017      	beq.n	800555a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800552a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800552c:	3324      	adds	r3, #36	@ 0x24
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	4611      	mov	r1, r2
 8005532:	4618      	mov	r0, r3
 8005534:	f000 fed4 	bl	80062e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005538:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800553a:	f000 fa60 	bl	80059fe <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800553e:	f000 fd1b 	bl	8005f78 <xTaskResumeAll>
 8005542:	4603      	mov	r3, r0
 8005544:	2b00      	cmp	r3, #0
 8005546:	d189      	bne.n	800545c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005548:	4b0f      	ldr	r3, [pc, #60]	@ (8005588 <xQueueReceive+0x1c0>)
 800554a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800554e:	601a      	str	r2, [r3, #0]
 8005550:	f3bf 8f4f 	dsb	sy
 8005554:	f3bf 8f6f 	isb	sy
 8005558:	e780      	b.n	800545c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800555a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800555c:	f000 fa4f 	bl	80059fe <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005560:	f000 fd0a 	bl	8005f78 <xTaskResumeAll>
 8005564:	e77a      	b.n	800545c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005566:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005568:	f000 fa49 	bl	80059fe <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800556c:	f000 fd04 	bl	8005f78 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005570:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005572:	f000 fa96 	bl	8005aa2 <prvIsQueueEmpty>
 8005576:	4603      	mov	r3, r0
 8005578:	2b00      	cmp	r3, #0
 800557a:	f43f af6f 	beq.w	800545c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800557e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005580:	4618      	mov	r0, r3
 8005582:	3730      	adds	r7, #48	@ 0x30
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	e000ed04 	.word	0xe000ed04

0800558c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b08e      	sub	sp, #56	@ 0x38
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
 8005594:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005596:	2300      	movs	r3, #0
 8005598:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800559e:	2300      	movs	r3, #0
 80055a0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80055a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d10b      	bne.n	80055c0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80055a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055ac:	f383 8811 	msr	BASEPRI, r3
 80055b0:	f3bf 8f6f 	isb	sy
 80055b4:	f3bf 8f4f 	dsb	sy
 80055b8:	623b      	str	r3, [r7, #32]
}
 80055ba:	bf00      	nop
 80055bc:	bf00      	nop
 80055be:	e7fd      	b.n	80055bc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80055c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d00b      	beq.n	80055e0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80055c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055cc:	f383 8811 	msr	BASEPRI, r3
 80055d0:	f3bf 8f6f 	isb	sy
 80055d4:	f3bf 8f4f 	dsb	sy
 80055d8:	61fb      	str	r3, [r7, #28]
}
 80055da:	bf00      	nop
 80055dc:	bf00      	nop
 80055de:	e7fd      	b.n	80055dc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80055e0:	f001 f864 	bl	80066ac <xTaskGetSchedulerState>
 80055e4:	4603      	mov	r3, r0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d102      	bne.n	80055f0 <xQueueSemaphoreTake+0x64>
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d101      	bne.n	80055f4 <xQueueSemaphoreTake+0x68>
 80055f0:	2301      	movs	r3, #1
 80055f2:	e000      	b.n	80055f6 <xQueueSemaphoreTake+0x6a>
 80055f4:	2300      	movs	r3, #0
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d10b      	bne.n	8005612 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80055fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055fe:	f383 8811 	msr	BASEPRI, r3
 8005602:	f3bf 8f6f 	isb	sy
 8005606:	f3bf 8f4f 	dsb	sy
 800560a:	61bb      	str	r3, [r7, #24]
}
 800560c:	bf00      	nop
 800560e:	bf00      	nop
 8005610:	e7fd      	b.n	800560e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005612:	f001 fc3b 	bl	8006e8c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800561a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800561c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800561e:	2b00      	cmp	r3, #0
 8005620:	d024      	beq.n	800566c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005624:	1e5a      	subs	r2, r3, #1
 8005626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005628:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800562a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d104      	bne.n	800563c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005632:	f001 f9e7 	bl	8006a04 <pvTaskIncrementMutexHeldCount>
 8005636:	4602      	mov	r2, r0
 8005638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800563a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800563c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800563e:	691b      	ldr	r3, [r3, #16]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d00f      	beq.n	8005664 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005646:	3310      	adds	r3, #16
 8005648:	4618      	mov	r0, r3
 800564a:	f000 fe6f 	bl	800632c <xTaskRemoveFromEventList>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d007      	beq.n	8005664 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005654:	4b54      	ldr	r3, [pc, #336]	@ (80057a8 <xQueueSemaphoreTake+0x21c>)
 8005656:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800565a:	601a      	str	r2, [r3, #0]
 800565c:	f3bf 8f4f 	dsb	sy
 8005660:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005664:	f001 fc42 	bl	8006eec <vPortExitCritical>
				return pdPASS;
 8005668:	2301      	movs	r3, #1
 800566a:	e098      	b.n	800579e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d112      	bne.n	8005698 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005674:	2b00      	cmp	r3, #0
 8005676:	d00b      	beq.n	8005690 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005678:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800567c:	f383 8811 	msr	BASEPRI, r3
 8005680:	f3bf 8f6f 	isb	sy
 8005684:	f3bf 8f4f 	dsb	sy
 8005688:	617b      	str	r3, [r7, #20]
}
 800568a:	bf00      	nop
 800568c:	bf00      	nop
 800568e:	e7fd      	b.n	800568c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005690:	f001 fc2c 	bl	8006eec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005694:	2300      	movs	r3, #0
 8005696:	e082      	b.n	800579e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800569a:	2b00      	cmp	r3, #0
 800569c:	d106      	bne.n	80056ac <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800569e:	f107 030c 	add.w	r3, r7, #12
 80056a2:	4618      	mov	r0, r3
 80056a4:	f000 fea6 	bl	80063f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80056a8:	2301      	movs	r3, #1
 80056aa:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80056ac:	f001 fc1e 	bl	8006eec <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80056b0:	f000 fc54 	bl	8005f5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80056b4:	f001 fbea 	bl	8006e8c <vPortEnterCritical>
 80056b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056ba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80056be:	b25b      	sxtb	r3, r3
 80056c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056c4:	d103      	bne.n	80056ce <xQueueSemaphoreTake+0x142>
 80056c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056c8:	2200      	movs	r2, #0
 80056ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80056d4:	b25b      	sxtb	r3, r3
 80056d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056da:	d103      	bne.n	80056e4 <xQueueSemaphoreTake+0x158>
 80056dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056de:	2200      	movs	r2, #0
 80056e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80056e4:	f001 fc02 	bl	8006eec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80056e8:	463a      	mov	r2, r7
 80056ea:	f107 030c 	add.w	r3, r7, #12
 80056ee:	4611      	mov	r1, r2
 80056f0:	4618      	mov	r0, r3
 80056f2:	f000 fe95 	bl	8006420 <xTaskCheckForTimeOut>
 80056f6:	4603      	mov	r3, r0
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d132      	bne.n	8005762 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80056fc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80056fe:	f000 f9d0 	bl	8005aa2 <prvIsQueueEmpty>
 8005702:	4603      	mov	r3, r0
 8005704:	2b00      	cmp	r3, #0
 8005706:	d026      	beq.n	8005756 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d109      	bne.n	8005724 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005710:	f001 fbbc 	bl	8006e8c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	4618      	mov	r0, r3
 800571a:	f000 ffe5 	bl	80066e8 <xTaskPriorityInherit>
 800571e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005720:	f001 fbe4 	bl	8006eec <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005726:	3324      	adds	r3, #36	@ 0x24
 8005728:	683a      	ldr	r2, [r7, #0]
 800572a:	4611      	mov	r1, r2
 800572c:	4618      	mov	r0, r3
 800572e:	f000 fdd7 	bl	80062e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005732:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005734:	f000 f963 	bl	80059fe <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005738:	f000 fc1e 	bl	8005f78 <xTaskResumeAll>
 800573c:	4603      	mov	r3, r0
 800573e:	2b00      	cmp	r3, #0
 8005740:	f47f af67 	bne.w	8005612 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005744:	4b18      	ldr	r3, [pc, #96]	@ (80057a8 <xQueueSemaphoreTake+0x21c>)
 8005746:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800574a:	601a      	str	r2, [r3, #0]
 800574c:	f3bf 8f4f 	dsb	sy
 8005750:	f3bf 8f6f 	isb	sy
 8005754:	e75d      	b.n	8005612 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005756:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005758:	f000 f951 	bl	80059fe <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800575c:	f000 fc0c 	bl	8005f78 <xTaskResumeAll>
 8005760:	e757      	b.n	8005612 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005762:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005764:	f000 f94b 	bl	80059fe <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005768:	f000 fc06 	bl	8005f78 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800576c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800576e:	f000 f998 	bl	8005aa2 <prvIsQueueEmpty>
 8005772:	4603      	mov	r3, r0
 8005774:	2b00      	cmp	r3, #0
 8005776:	f43f af4c 	beq.w	8005612 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800577a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800577c:	2b00      	cmp	r3, #0
 800577e:	d00d      	beq.n	800579c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005780:	f001 fb84 	bl	8006e8c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005784:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005786:	f000 f893 	bl	80058b0 <prvGetDisinheritPriorityAfterTimeout>
 800578a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800578c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005792:	4618      	mov	r0, r3
 8005794:	f001 f8a6 	bl	80068e4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005798:	f001 fba8 	bl	8006eec <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800579c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3738      	adds	r7, #56	@ 0x38
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	bf00      	nop
 80057a8:	e000ed04 	.word	0xe000ed04

080057ac <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b08e      	sub	sp, #56	@ 0x38
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	60f8      	str	r0, [r7, #12]
 80057b4:	60b9      	str	r1, [r7, #8]
 80057b6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80057bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d10b      	bne.n	80057da <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80057c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057c6:	f383 8811 	msr	BASEPRI, r3
 80057ca:	f3bf 8f6f 	isb	sy
 80057ce:	f3bf 8f4f 	dsb	sy
 80057d2:	623b      	str	r3, [r7, #32]
}
 80057d4:	bf00      	nop
 80057d6:	bf00      	nop
 80057d8:	e7fd      	b.n	80057d6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d103      	bne.n	80057e8 <xQueueReceiveFromISR+0x3c>
 80057e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d101      	bne.n	80057ec <xQueueReceiveFromISR+0x40>
 80057e8:	2301      	movs	r3, #1
 80057ea:	e000      	b.n	80057ee <xQueueReceiveFromISR+0x42>
 80057ec:	2300      	movs	r3, #0
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d10b      	bne.n	800580a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80057f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057f6:	f383 8811 	msr	BASEPRI, r3
 80057fa:	f3bf 8f6f 	isb	sy
 80057fe:	f3bf 8f4f 	dsb	sy
 8005802:	61fb      	str	r3, [r7, #28]
}
 8005804:	bf00      	nop
 8005806:	bf00      	nop
 8005808:	e7fd      	b.n	8005806 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800580a:	f001 fc01 	bl	8007010 <vPortValidateInterruptPriority>
	__asm volatile
 800580e:	f3ef 8211 	mrs	r2, BASEPRI
 8005812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005816:	f383 8811 	msr	BASEPRI, r3
 800581a:	f3bf 8f6f 	isb	sy
 800581e:	f3bf 8f4f 	dsb	sy
 8005822:	61ba      	str	r2, [r7, #24]
 8005824:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005826:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005828:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800582a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800582c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800582e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005832:	2b00      	cmp	r3, #0
 8005834:	d02f      	beq.n	8005896 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005838:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800583c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005840:	68b9      	ldr	r1, [r7, #8]
 8005842:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005844:	f000 f8b5 	bl	80059b2 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800584a:	1e5a      	subs	r2, r3, #1
 800584c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800584e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005850:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005858:	d112      	bne.n	8005880 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800585a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800585c:	691b      	ldr	r3, [r3, #16]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d016      	beq.n	8005890 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005864:	3310      	adds	r3, #16
 8005866:	4618      	mov	r0, r3
 8005868:	f000 fd60 	bl	800632c <xTaskRemoveFromEventList>
 800586c:	4603      	mov	r3, r0
 800586e:	2b00      	cmp	r3, #0
 8005870:	d00e      	beq.n	8005890 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d00b      	beq.n	8005890 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	601a      	str	r2, [r3, #0]
 800587e:	e007      	b.n	8005890 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005880:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005884:	3301      	adds	r3, #1
 8005886:	b2db      	uxtb	r3, r3
 8005888:	b25a      	sxtb	r2, r3
 800588a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800588c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8005890:	2301      	movs	r3, #1
 8005892:	637b      	str	r3, [r7, #52]	@ 0x34
 8005894:	e001      	b.n	800589a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8005896:	2300      	movs	r3, #0
 8005898:	637b      	str	r3, [r7, #52]	@ 0x34
 800589a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800589c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	f383 8811 	msr	BASEPRI, r3
}
 80058a4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80058a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3738      	adds	r7, #56	@ 0x38
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80058b0:	b480      	push	{r7}
 80058b2:	b085      	sub	sp, #20
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d006      	beq.n	80058ce <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f1c3 0307 	rsb	r3, r3, #7
 80058ca:	60fb      	str	r3, [r7, #12]
 80058cc:	e001      	b.n	80058d2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80058ce:	2300      	movs	r3, #0
 80058d0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80058d2:	68fb      	ldr	r3, [r7, #12]
	}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3714      	adds	r7, #20
 80058d8:	46bd      	mov	sp, r7
 80058da:	bc80      	pop	{r7}
 80058dc:	4770      	bx	lr

080058de <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80058de:	b580      	push	{r7, lr}
 80058e0:	b086      	sub	sp, #24
 80058e2:	af00      	add	r7, sp, #0
 80058e4:	60f8      	str	r0, [r7, #12]
 80058e6:	60b9      	str	r1, [r7, #8]
 80058e8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80058ea:	2300      	movs	r3, #0
 80058ec:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058f2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d10d      	bne.n	8005918 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d14d      	bne.n	80059a0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	689b      	ldr	r3, [r3, #8]
 8005908:	4618      	mov	r0, r3
 800590a:	f000 ff63 	bl	80067d4 <xTaskPriorityDisinherit>
 800590e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	609a      	str	r2, [r3, #8]
 8005916:	e043      	b.n	80059a0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d119      	bne.n	8005952 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	6858      	ldr	r0, [r3, #4]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005926:	461a      	mov	r2, r3
 8005928:	68b9      	ldr	r1, [r7, #8]
 800592a:	f001 fdc9 	bl	80074c0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	685a      	ldr	r2, [r3, #4]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005936:	441a      	add	r2, r3
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	685a      	ldr	r2, [r3, #4]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	429a      	cmp	r2, r3
 8005946:	d32b      	bcc.n	80059a0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	605a      	str	r2, [r3, #4]
 8005950:	e026      	b.n	80059a0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	68d8      	ldr	r0, [r3, #12]
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800595a:	461a      	mov	r2, r3
 800595c:	68b9      	ldr	r1, [r7, #8]
 800595e:	f001 fdaf 	bl	80074c0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	68da      	ldr	r2, [r3, #12]
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800596a:	425b      	negs	r3, r3
 800596c:	441a      	add	r2, r3
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	68da      	ldr	r2, [r3, #12]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	429a      	cmp	r2, r3
 800597c:	d207      	bcs.n	800598e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	689a      	ldr	r2, [r3, #8]
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005986:	425b      	negs	r3, r3
 8005988:	441a      	add	r2, r3
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2b02      	cmp	r3, #2
 8005992:	d105      	bne.n	80059a0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d002      	beq.n	80059a0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	3b01      	subs	r3, #1
 800599e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	1c5a      	adds	r2, r3, #1
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80059a8:	697b      	ldr	r3, [r7, #20]
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3718      	adds	r7, #24
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}

080059b2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80059b2:	b580      	push	{r7, lr}
 80059b4:	b082      	sub	sp, #8
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
 80059ba:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d018      	beq.n	80059f6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	68da      	ldr	r2, [r3, #12]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059cc:	441a      	add	r2, r3
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	68da      	ldr	r2, [r3, #12]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	429a      	cmp	r2, r3
 80059dc:	d303      	bcc.n	80059e6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681a      	ldr	r2, [r3, #0]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	68d9      	ldr	r1, [r3, #12]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ee:	461a      	mov	r2, r3
 80059f0:	6838      	ldr	r0, [r7, #0]
 80059f2:	f001 fd65 	bl	80074c0 <memcpy>
	}
}
 80059f6:	bf00      	nop
 80059f8:	3708      	adds	r7, #8
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}

080059fe <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80059fe:	b580      	push	{r7, lr}
 8005a00:	b084      	sub	sp, #16
 8005a02:	af00      	add	r7, sp, #0
 8005a04:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005a06:	f001 fa41 	bl	8006e8c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a10:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005a12:	e011      	b.n	8005a38 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d012      	beq.n	8005a42 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	3324      	adds	r3, #36	@ 0x24
 8005a20:	4618      	mov	r0, r3
 8005a22:	f000 fc83 	bl	800632c <xTaskRemoveFromEventList>
 8005a26:	4603      	mov	r3, r0
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d001      	beq.n	8005a30 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005a2c:	f000 fd5c 	bl	80064e8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005a30:	7bfb      	ldrb	r3, [r7, #15]
 8005a32:	3b01      	subs	r3, #1
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005a38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	dce9      	bgt.n	8005a14 <prvUnlockQueue+0x16>
 8005a40:	e000      	b.n	8005a44 <prvUnlockQueue+0x46>
					break;
 8005a42:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	22ff      	movs	r2, #255	@ 0xff
 8005a48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005a4c:	f001 fa4e 	bl	8006eec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005a50:	f001 fa1c 	bl	8006e8c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a5a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005a5c:	e011      	b.n	8005a82 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	691b      	ldr	r3, [r3, #16]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d012      	beq.n	8005a8c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	3310      	adds	r3, #16
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	f000 fc5e 	bl	800632c <xTaskRemoveFromEventList>
 8005a70:	4603      	mov	r3, r0
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d001      	beq.n	8005a7a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005a76:	f000 fd37 	bl	80064e8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005a7a:	7bbb      	ldrb	r3, [r7, #14]
 8005a7c:	3b01      	subs	r3, #1
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005a82:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	dce9      	bgt.n	8005a5e <prvUnlockQueue+0x60>
 8005a8a:	e000      	b.n	8005a8e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005a8c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	22ff      	movs	r2, #255	@ 0xff
 8005a92:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005a96:	f001 fa29 	bl	8006eec <vPortExitCritical>
}
 8005a9a:	bf00      	nop
 8005a9c:	3710      	adds	r7, #16
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}

08005aa2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005aa2:	b580      	push	{r7, lr}
 8005aa4:	b084      	sub	sp, #16
 8005aa6:	af00      	add	r7, sp, #0
 8005aa8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005aaa:	f001 f9ef 	bl	8006e8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d102      	bne.n	8005abc <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	60fb      	str	r3, [r7, #12]
 8005aba:	e001      	b.n	8005ac0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005abc:	2300      	movs	r3, #0
 8005abe:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005ac0:	f001 fa14 	bl	8006eec <vPortExitCritical>

	return xReturn;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3710      	adds	r7, #16
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}

08005ace <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005ace:	b580      	push	{r7, lr}
 8005ad0:	b084      	sub	sp, #16
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005ad6:	f001 f9d9 	bl	8006e8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ae2:	429a      	cmp	r2, r3
 8005ae4:	d102      	bne.n	8005aec <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	60fb      	str	r3, [r7, #12]
 8005aea:	e001      	b.n	8005af0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005aec:	2300      	movs	r3, #0
 8005aee:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005af0:	f001 f9fc 	bl	8006eec <vPortExitCritical>

	return xReturn;
 8005af4:	68fb      	ldr	r3, [r7, #12]
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	3710      	adds	r7, #16
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}

08005afe <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005afe:	b580      	push	{r7, lr}
 8005b00:	b08e      	sub	sp, #56	@ 0x38
 8005b02:	af04      	add	r7, sp, #16
 8005b04:	60f8      	str	r0, [r7, #12]
 8005b06:	60b9      	str	r1, [r7, #8]
 8005b08:	607a      	str	r2, [r7, #4]
 8005b0a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005b0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d10b      	bne.n	8005b2a <xTaskCreateStatic+0x2c>
	__asm volatile
 8005b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b16:	f383 8811 	msr	BASEPRI, r3
 8005b1a:	f3bf 8f6f 	isb	sy
 8005b1e:	f3bf 8f4f 	dsb	sy
 8005b22:	623b      	str	r3, [r7, #32]
}
 8005b24:	bf00      	nop
 8005b26:	bf00      	nop
 8005b28:	e7fd      	b.n	8005b26 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d10b      	bne.n	8005b48 <xTaskCreateStatic+0x4a>
	__asm volatile
 8005b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b34:	f383 8811 	msr	BASEPRI, r3
 8005b38:	f3bf 8f6f 	isb	sy
 8005b3c:	f3bf 8f4f 	dsb	sy
 8005b40:	61fb      	str	r3, [r7, #28]
}
 8005b42:	bf00      	nop
 8005b44:	bf00      	nop
 8005b46:	e7fd      	b.n	8005b44 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005b48:	2354      	movs	r3, #84	@ 0x54
 8005b4a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	2b54      	cmp	r3, #84	@ 0x54
 8005b50:	d00b      	beq.n	8005b6a <xTaskCreateStatic+0x6c>
	__asm volatile
 8005b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b56:	f383 8811 	msr	BASEPRI, r3
 8005b5a:	f3bf 8f6f 	isb	sy
 8005b5e:	f3bf 8f4f 	dsb	sy
 8005b62:	61bb      	str	r3, [r7, #24]
}
 8005b64:	bf00      	nop
 8005b66:	bf00      	nop
 8005b68:	e7fd      	b.n	8005b66 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005b6a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005b6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d01e      	beq.n	8005bb0 <xTaskCreateStatic+0xb2>
 8005b72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d01b      	beq.n	8005bb0 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005b78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b7a:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b7e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005b80:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b84:	2202      	movs	r2, #2
 8005b86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	9303      	str	r3, [sp, #12]
 8005b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b90:	9302      	str	r3, [sp, #8]
 8005b92:	f107 0314 	add.w	r3, r7, #20
 8005b96:	9301      	str	r3, [sp, #4]
 8005b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b9a:	9300      	str	r3, [sp, #0]
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	687a      	ldr	r2, [r7, #4]
 8005ba0:	68b9      	ldr	r1, [r7, #8]
 8005ba2:	68f8      	ldr	r0, [r7, #12]
 8005ba4:	f000 f850 	bl	8005c48 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005ba8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005baa:	f000 f8d5 	bl	8005d58 <prvAddNewTaskToReadyList>
 8005bae:	e001      	b.n	8005bb4 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005bb4:	697b      	ldr	r3, [r7, #20]
	}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3728      	adds	r7, #40	@ 0x28
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}

08005bbe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005bbe:	b580      	push	{r7, lr}
 8005bc0:	b08c      	sub	sp, #48	@ 0x30
 8005bc2:	af04      	add	r7, sp, #16
 8005bc4:	60f8      	str	r0, [r7, #12]
 8005bc6:	60b9      	str	r1, [r7, #8]
 8005bc8:	603b      	str	r3, [r7, #0]
 8005bca:	4613      	mov	r3, r2
 8005bcc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005bce:	88fb      	ldrh	r3, [r7, #6]
 8005bd0:	009b      	lsls	r3, r3, #2
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	f001 fa5c 	bl	8007090 <pvPortMalloc>
 8005bd8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d00e      	beq.n	8005bfe <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005be0:	2054      	movs	r0, #84	@ 0x54
 8005be2:	f001 fa55 	bl	8007090 <pvPortMalloc>
 8005be6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005be8:	69fb      	ldr	r3, [r7, #28]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d003      	beq.n	8005bf6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	697a      	ldr	r2, [r7, #20]
 8005bf2:	631a      	str	r2, [r3, #48]	@ 0x30
 8005bf4:	e005      	b.n	8005c02 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005bf6:	6978      	ldr	r0, [r7, #20]
 8005bf8:	f001 fb18 	bl	800722c <vPortFree>
 8005bfc:	e001      	b.n	8005c02 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005c02:	69fb      	ldr	r3, [r7, #28]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d017      	beq.n	8005c38 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005c08:	69fb      	ldr	r3, [r7, #28]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005c10:	88fa      	ldrh	r2, [r7, #6]
 8005c12:	2300      	movs	r3, #0
 8005c14:	9303      	str	r3, [sp, #12]
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	9302      	str	r3, [sp, #8]
 8005c1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c1c:	9301      	str	r3, [sp, #4]
 8005c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c20:	9300      	str	r3, [sp, #0]
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	68b9      	ldr	r1, [r7, #8]
 8005c26:	68f8      	ldr	r0, [r7, #12]
 8005c28:	f000 f80e 	bl	8005c48 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005c2c:	69f8      	ldr	r0, [r7, #28]
 8005c2e:	f000 f893 	bl	8005d58 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005c32:	2301      	movs	r3, #1
 8005c34:	61bb      	str	r3, [r7, #24]
 8005c36:	e002      	b.n	8005c3e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005c38:	f04f 33ff 	mov.w	r3, #4294967295
 8005c3c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005c3e:	69bb      	ldr	r3, [r7, #24]
	}
 8005c40:	4618      	mov	r0, r3
 8005c42:	3720      	adds	r7, #32
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}

08005c48 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b088      	sub	sp, #32
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	60f8      	str	r0, [r7, #12]
 8005c50:	60b9      	str	r1, [r7, #8]
 8005c52:	607a      	str	r2, [r7, #4]
 8005c54:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005c60:	3b01      	subs	r3, #1
 8005c62:	009b      	lsls	r3, r3, #2
 8005c64:	4413      	add	r3, r2
 8005c66:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005c68:	69bb      	ldr	r3, [r7, #24]
 8005c6a:	f023 0307 	bic.w	r3, r3, #7
 8005c6e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005c70:	69bb      	ldr	r3, [r7, #24]
 8005c72:	f003 0307 	and.w	r3, r3, #7
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d00b      	beq.n	8005c92 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c7e:	f383 8811 	msr	BASEPRI, r3
 8005c82:	f3bf 8f6f 	isb	sy
 8005c86:	f3bf 8f4f 	dsb	sy
 8005c8a:	617b      	str	r3, [r7, #20]
}
 8005c8c:	bf00      	nop
 8005c8e:	bf00      	nop
 8005c90:	e7fd      	b.n	8005c8e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d01f      	beq.n	8005cd8 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c98:	2300      	movs	r3, #0
 8005c9a:	61fb      	str	r3, [r7, #28]
 8005c9c:	e012      	b.n	8005cc4 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005c9e:	68ba      	ldr	r2, [r7, #8]
 8005ca0:	69fb      	ldr	r3, [r7, #28]
 8005ca2:	4413      	add	r3, r2
 8005ca4:	7819      	ldrb	r1, [r3, #0]
 8005ca6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ca8:	69fb      	ldr	r3, [r7, #28]
 8005caa:	4413      	add	r3, r2
 8005cac:	3334      	adds	r3, #52	@ 0x34
 8005cae:	460a      	mov	r2, r1
 8005cb0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005cb2:	68ba      	ldr	r2, [r7, #8]
 8005cb4:	69fb      	ldr	r3, [r7, #28]
 8005cb6:	4413      	add	r3, r2
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d006      	beq.n	8005ccc <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005cbe:	69fb      	ldr	r3, [r7, #28]
 8005cc0:	3301      	adds	r3, #1
 8005cc2:	61fb      	str	r3, [r7, #28]
 8005cc4:	69fb      	ldr	r3, [r7, #28]
 8005cc6:	2b0f      	cmp	r3, #15
 8005cc8:	d9e9      	bls.n	8005c9e <prvInitialiseNewTask+0x56>
 8005cca:	e000      	b.n	8005cce <prvInitialiseNewTask+0x86>
			{
				break;
 8005ccc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005cd6:	e003      	b.n	8005ce0 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ce2:	2b06      	cmp	r3, #6
 8005ce4:	d901      	bls.n	8005cea <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005ce6:	2306      	movs	r3, #6
 8005ce8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005cee:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005cf4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cfe:	3304      	adds	r3, #4
 8005d00:	4618      	mov	r0, r3
 8005d02:	f7fe ffb0 	bl	8004c66 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d08:	3318      	adds	r3, #24
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f7fe ffab 	bl	8004c66 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005d10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d14:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d18:	f1c3 0207 	rsb	r2, r3, #7
 8005d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d1e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d24:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d28:	2200      	movs	r2, #0
 8005d2a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d2e:	2200      	movs	r2, #0
 8005d30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005d34:	683a      	ldr	r2, [r7, #0]
 8005d36:	68f9      	ldr	r1, [r7, #12]
 8005d38:	69b8      	ldr	r0, [r7, #24]
 8005d3a:	f000 ffb9 	bl	8006cb0 <pxPortInitialiseStack>
 8005d3e:	4602      	mov	r2, r0
 8005d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d42:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d002      	beq.n	8005d50 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005d4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d4e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d50:	bf00      	nop
 8005d52:	3720      	adds	r7, #32
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}

08005d58 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b082      	sub	sp, #8
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005d60:	f001 f894 	bl	8006e8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005d64:	4b2a      	ldr	r3, [pc, #168]	@ (8005e10 <prvAddNewTaskToReadyList+0xb8>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	3301      	adds	r3, #1
 8005d6a:	4a29      	ldr	r2, [pc, #164]	@ (8005e10 <prvAddNewTaskToReadyList+0xb8>)
 8005d6c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005d6e:	4b29      	ldr	r3, [pc, #164]	@ (8005e14 <prvAddNewTaskToReadyList+0xbc>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d109      	bne.n	8005d8a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005d76:	4a27      	ldr	r2, [pc, #156]	@ (8005e14 <prvAddNewTaskToReadyList+0xbc>)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005d7c:	4b24      	ldr	r3, [pc, #144]	@ (8005e10 <prvAddNewTaskToReadyList+0xb8>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d110      	bne.n	8005da6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005d84:	f000 fbd4 	bl	8006530 <prvInitialiseTaskLists>
 8005d88:	e00d      	b.n	8005da6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005d8a:	4b23      	ldr	r3, [pc, #140]	@ (8005e18 <prvAddNewTaskToReadyList+0xc0>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d109      	bne.n	8005da6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005d92:	4b20      	ldr	r3, [pc, #128]	@ (8005e14 <prvAddNewTaskToReadyList+0xbc>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	d802      	bhi.n	8005da6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005da0:	4a1c      	ldr	r2, [pc, #112]	@ (8005e14 <prvAddNewTaskToReadyList+0xbc>)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005da6:	4b1d      	ldr	r3, [pc, #116]	@ (8005e1c <prvAddNewTaskToReadyList+0xc4>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	3301      	adds	r3, #1
 8005dac:	4a1b      	ldr	r2, [pc, #108]	@ (8005e1c <prvAddNewTaskToReadyList+0xc4>)
 8005dae:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005db4:	2201      	movs	r2, #1
 8005db6:	409a      	lsls	r2, r3
 8005db8:	4b19      	ldr	r3, [pc, #100]	@ (8005e20 <prvAddNewTaskToReadyList+0xc8>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	4a18      	ldr	r2, [pc, #96]	@ (8005e20 <prvAddNewTaskToReadyList+0xc8>)
 8005dc0:	6013      	str	r3, [r2, #0]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dc6:	4613      	mov	r3, r2
 8005dc8:	009b      	lsls	r3, r3, #2
 8005dca:	4413      	add	r3, r2
 8005dcc:	009b      	lsls	r3, r3, #2
 8005dce:	4a15      	ldr	r2, [pc, #84]	@ (8005e24 <prvAddNewTaskToReadyList+0xcc>)
 8005dd0:	441a      	add	r2, r3
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	3304      	adds	r3, #4
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	4610      	mov	r0, r2
 8005dda:	f7fe ff50 	bl	8004c7e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005dde:	f001 f885 	bl	8006eec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005de2:	4b0d      	ldr	r3, [pc, #52]	@ (8005e18 <prvAddNewTaskToReadyList+0xc0>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d00e      	beq.n	8005e08 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005dea:	4b0a      	ldr	r3, [pc, #40]	@ (8005e14 <prvAddNewTaskToReadyList+0xbc>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d207      	bcs.n	8005e08 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005df8:	4b0b      	ldr	r3, [pc, #44]	@ (8005e28 <prvAddNewTaskToReadyList+0xd0>)
 8005dfa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005dfe:	601a      	str	r2, [r3, #0]
 8005e00:	f3bf 8f4f 	dsb	sy
 8005e04:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e08:	bf00      	nop
 8005e0a:	3708      	adds	r7, #8
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}
 8005e10:	200008e0 	.word	0x200008e0
 8005e14:	200007e0 	.word	0x200007e0
 8005e18:	200008ec 	.word	0x200008ec
 8005e1c:	200008fc 	.word	0x200008fc
 8005e20:	200008e8 	.word	0x200008e8
 8005e24:	200007e4 	.word	0x200007e4
 8005e28:	e000ed04 	.word	0xe000ed04

08005e2c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b084      	sub	sp, #16
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005e34:	2300      	movs	r3, #0
 8005e36:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d018      	beq.n	8005e70 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005e3e:	4b14      	ldr	r3, [pc, #80]	@ (8005e90 <vTaskDelay+0x64>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d00b      	beq.n	8005e5e <vTaskDelay+0x32>
	__asm volatile
 8005e46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e4a:	f383 8811 	msr	BASEPRI, r3
 8005e4e:	f3bf 8f6f 	isb	sy
 8005e52:	f3bf 8f4f 	dsb	sy
 8005e56:	60bb      	str	r3, [r7, #8]
}
 8005e58:	bf00      	nop
 8005e5a:	bf00      	nop
 8005e5c:	e7fd      	b.n	8005e5a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005e5e:	f000 f87d 	bl	8005f5c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005e62:	2100      	movs	r1, #0
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f000 febd 	bl	8006be4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005e6a:	f000 f885 	bl	8005f78 <xTaskResumeAll>
 8005e6e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d107      	bne.n	8005e86 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005e76:	4b07      	ldr	r3, [pc, #28]	@ (8005e94 <vTaskDelay+0x68>)
 8005e78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e7c:	601a      	str	r2, [r3, #0]
 8005e7e:	f3bf 8f4f 	dsb	sy
 8005e82:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005e86:	bf00      	nop
 8005e88:	3710      	adds	r7, #16
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	bf00      	nop
 8005e90:	20000908 	.word	0x20000908
 8005e94:	e000ed04 	.word	0xe000ed04

08005e98 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b08a      	sub	sp, #40	@ 0x28
 8005e9c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005ea6:	463a      	mov	r2, r7
 8005ea8:	1d39      	adds	r1, r7, #4
 8005eaa:	f107 0308 	add.w	r3, r7, #8
 8005eae:	4618      	mov	r0, r3
 8005eb0:	f7fa f94e 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005eb4:	6839      	ldr	r1, [r7, #0]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	68ba      	ldr	r2, [r7, #8]
 8005eba:	9202      	str	r2, [sp, #8]
 8005ebc:	9301      	str	r3, [sp, #4]
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	9300      	str	r3, [sp, #0]
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	460a      	mov	r2, r1
 8005ec6:	491f      	ldr	r1, [pc, #124]	@ (8005f44 <vTaskStartScheduler+0xac>)
 8005ec8:	481f      	ldr	r0, [pc, #124]	@ (8005f48 <vTaskStartScheduler+0xb0>)
 8005eca:	f7ff fe18 	bl	8005afe <xTaskCreateStatic>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	4a1e      	ldr	r2, [pc, #120]	@ (8005f4c <vTaskStartScheduler+0xb4>)
 8005ed2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005ed4:	4b1d      	ldr	r3, [pc, #116]	@ (8005f4c <vTaskStartScheduler+0xb4>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d002      	beq.n	8005ee2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005edc:	2301      	movs	r3, #1
 8005ede:	617b      	str	r3, [r7, #20]
 8005ee0:	e001      	b.n	8005ee6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d116      	bne.n	8005f1a <vTaskStartScheduler+0x82>
	__asm volatile
 8005eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ef0:	f383 8811 	msr	BASEPRI, r3
 8005ef4:	f3bf 8f6f 	isb	sy
 8005ef8:	f3bf 8f4f 	dsb	sy
 8005efc:	613b      	str	r3, [r7, #16]
}
 8005efe:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005f00:	4b13      	ldr	r3, [pc, #76]	@ (8005f50 <vTaskStartScheduler+0xb8>)
 8005f02:	f04f 32ff 	mov.w	r2, #4294967295
 8005f06:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005f08:	4b12      	ldr	r3, [pc, #72]	@ (8005f54 <vTaskStartScheduler+0xbc>)
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005f0e:	4b12      	ldr	r3, [pc, #72]	@ (8005f58 <vTaskStartScheduler+0xc0>)
 8005f10:	2200      	movs	r2, #0
 8005f12:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005f14:	f000 ff48 	bl	8006da8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005f18:	e00f      	b.n	8005f3a <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f20:	d10b      	bne.n	8005f3a <vTaskStartScheduler+0xa2>
	__asm volatile
 8005f22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f26:	f383 8811 	msr	BASEPRI, r3
 8005f2a:	f3bf 8f6f 	isb	sy
 8005f2e:	f3bf 8f4f 	dsb	sy
 8005f32:	60fb      	str	r3, [r7, #12]
}
 8005f34:	bf00      	nop
 8005f36:	bf00      	nop
 8005f38:	e7fd      	b.n	8005f36 <vTaskStartScheduler+0x9e>
}
 8005f3a:	bf00      	nop
 8005f3c:	3718      	adds	r7, #24
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}
 8005f42:	bf00      	nop
 8005f44:	080075a8 	.word	0x080075a8
 8005f48:	08006501 	.word	0x08006501
 8005f4c:	20000904 	.word	0x20000904
 8005f50:	20000900 	.word	0x20000900
 8005f54:	200008ec 	.word	0x200008ec
 8005f58:	200008e4 	.word	0x200008e4

08005f5c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005f60:	4b04      	ldr	r3, [pc, #16]	@ (8005f74 <vTaskSuspendAll+0x18>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	3301      	adds	r3, #1
 8005f66:	4a03      	ldr	r2, [pc, #12]	@ (8005f74 <vTaskSuspendAll+0x18>)
 8005f68:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005f6a:	bf00      	nop
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bc80      	pop	{r7}
 8005f70:	4770      	bx	lr
 8005f72:	bf00      	nop
 8005f74:	20000908 	.word	0x20000908

08005f78 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b084      	sub	sp, #16
 8005f7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005f82:	2300      	movs	r3, #0
 8005f84:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005f86:	4b42      	ldr	r3, [pc, #264]	@ (8006090 <xTaskResumeAll+0x118>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d10b      	bne.n	8005fa6 <xTaskResumeAll+0x2e>
	__asm volatile
 8005f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f92:	f383 8811 	msr	BASEPRI, r3
 8005f96:	f3bf 8f6f 	isb	sy
 8005f9a:	f3bf 8f4f 	dsb	sy
 8005f9e:	603b      	str	r3, [r7, #0]
}
 8005fa0:	bf00      	nop
 8005fa2:	bf00      	nop
 8005fa4:	e7fd      	b.n	8005fa2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005fa6:	f000 ff71 	bl	8006e8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005faa:	4b39      	ldr	r3, [pc, #228]	@ (8006090 <xTaskResumeAll+0x118>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	3b01      	subs	r3, #1
 8005fb0:	4a37      	ldr	r2, [pc, #220]	@ (8006090 <xTaskResumeAll+0x118>)
 8005fb2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005fb4:	4b36      	ldr	r3, [pc, #216]	@ (8006090 <xTaskResumeAll+0x118>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d161      	bne.n	8006080 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005fbc:	4b35      	ldr	r3, [pc, #212]	@ (8006094 <xTaskResumeAll+0x11c>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d05d      	beq.n	8006080 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005fc4:	e02e      	b.n	8006024 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fc6:	4b34      	ldr	r3, [pc, #208]	@ (8006098 <xTaskResumeAll+0x120>)
 8005fc8:	68db      	ldr	r3, [r3, #12]
 8005fca:	68db      	ldr	r3, [r3, #12]
 8005fcc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	3318      	adds	r3, #24
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f7fe feae 	bl	8004d34 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	3304      	adds	r3, #4
 8005fdc:	4618      	mov	r0, r3
 8005fde:	f7fe fea9 	bl	8004d34 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	409a      	lsls	r2, r3
 8005fea:	4b2c      	ldr	r3, [pc, #176]	@ (800609c <xTaskResumeAll+0x124>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	4a2a      	ldr	r2, [pc, #168]	@ (800609c <xTaskResumeAll+0x124>)
 8005ff2:	6013      	str	r3, [r2, #0]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ff8:	4613      	mov	r3, r2
 8005ffa:	009b      	lsls	r3, r3, #2
 8005ffc:	4413      	add	r3, r2
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	4a27      	ldr	r2, [pc, #156]	@ (80060a0 <xTaskResumeAll+0x128>)
 8006002:	441a      	add	r2, r3
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	3304      	adds	r3, #4
 8006008:	4619      	mov	r1, r3
 800600a:	4610      	mov	r0, r2
 800600c:	f7fe fe37 	bl	8004c7e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006014:	4b23      	ldr	r3, [pc, #140]	@ (80060a4 <xTaskResumeAll+0x12c>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800601a:	429a      	cmp	r2, r3
 800601c:	d302      	bcc.n	8006024 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800601e:	4b22      	ldr	r3, [pc, #136]	@ (80060a8 <xTaskResumeAll+0x130>)
 8006020:	2201      	movs	r2, #1
 8006022:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006024:	4b1c      	ldr	r3, [pc, #112]	@ (8006098 <xTaskResumeAll+0x120>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d1cc      	bne.n	8005fc6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d001      	beq.n	8006036 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006032:	f000 fb1b 	bl	800666c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006036:	4b1d      	ldr	r3, [pc, #116]	@ (80060ac <xTaskResumeAll+0x134>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d010      	beq.n	8006064 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006042:	f000 f837 	bl	80060b4 <xTaskIncrementTick>
 8006046:	4603      	mov	r3, r0
 8006048:	2b00      	cmp	r3, #0
 800604a:	d002      	beq.n	8006052 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800604c:	4b16      	ldr	r3, [pc, #88]	@ (80060a8 <xTaskResumeAll+0x130>)
 800604e:	2201      	movs	r2, #1
 8006050:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	3b01      	subs	r3, #1
 8006056:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d1f1      	bne.n	8006042 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800605e:	4b13      	ldr	r3, [pc, #76]	@ (80060ac <xTaskResumeAll+0x134>)
 8006060:	2200      	movs	r2, #0
 8006062:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006064:	4b10      	ldr	r3, [pc, #64]	@ (80060a8 <xTaskResumeAll+0x130>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d009      	beq.n	8006080 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800606c:	2301      	movs	r3, #1
 800606e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006070:	4b0f      	ldr	r3, [pc, #60]	@ (80060b0 <xTaskResumeAll+0x138>)
 8006072:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006076:	601a      	str	r2, [r3, #0]
 8006078:	f3bf 8f4f 	dsb	sy
 800607c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006080:	f000 ff34 	bl	8006eec <vPortExitCritical>

	return xAlreadyYielded;
 8006084:	68bb      	ldr	r3, [r7, #8]
}
 8006086:	4618      	mov	r0, r3
 8006088:	3710      	adds	r7, #16
 800608a:	46bd      	mov	sp, r7
 800608c:	bd80      	pop	{r7, pc}
 800608e:	bf00      	nop
 8006090:	20000908 	.word	0x20000908
 8006094:	200008e0 	.word	0x200008e0
 8006098:	200008a0 	.word	0x200008a0
 800609c:	200008e8 	.word	0x200008e8
 80060a0:	200007e4 	.word	0x200007e4
 80060a4:	200007e0 	.word	0x200007e0
 80060a8:	200008f4 	.word	0x200008f4
 80060ac:	200008f0 	.word	0x200008f0
 80060b0:	e000ed04 	.word	0xe000ed04

080060b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b086      	sub	sp, #24
 80060b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80060ba:	2300      	movs	r3, #0
 80060bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80060be:	4b4f      	ldr	r3, [pc, #316]	@ (80061fc <xTaskIncrementTick+0x148>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	f040 808f 	bne.w	80061e6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80060c8:	4b4d      	ldr	r3, [pc, #308]	@ (8006200 <xTaskIncrementTick+0x14c>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	3301      	adds	r3, #1
 80060ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80060d0:	4a4b      	ldr	r2, [pc, #300]	@ (8006200 <xTaskIncrementTick+0x14c>)
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d121      	bne.n	8006120 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80060dc:	4b49      	ldr	r3, [pc, #292]	@ (8006204 <xTaskIncrementTick+0x150>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d00b      	beq.n	80060fe <xTaskIncrementTick+0x4a>
	__asm volatile
 80060e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ea:	f383 8811 	msr	BASEPRI, r3
 80060ee:	f3bf 8f6f 	isb	sy
 80060f2:	f3bf 8f4f 	dsb	sy
 80060f6:	603b      	str	r3, [r7, #0]
}
 80060f8:	bf00      	nop
 80060fa:	bf00      	nop
 80060fc:	e7fd      	b.n	80060fa <xTaskIncrementTick+0x46>
 80060fe:	4b41      	ldr	r3, [pc, #260]	@ (8006204 <xTaskIncrementTick+0x150>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	60fb      	str	r3, [r7, #12]
 8006104:	4b40      	ldr	r3, [pc, #256]	@ (8006208 <xTaskIncrementTick+0x154>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a3e      	ldr	r2, [pc, #248]	@ (8006204 <xTaskIncrementTick+0x150>)
 800610a:	6013      	str	r3, [r2, #0]
 800610c:	4a3e      	ldr	r2, [pc, #248]	@ (8006208 <xTaskIncrementTick+0x154>)
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	6013      	str	r3, [r2, #0]
 8006112:	4b3e      	ldr	r3, [pc, #248]	@ (800620c <xTaskIncrementTick+0x158>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	3301      	adds	r3, #1
 8006118:	4a3c      	ldr	r2, [pc, #240]	@ (800620c <xTaskIncrementTick+0x158>)
 800611a:	6013      	str	r3, [r2, #0]
 800611c:	f000 faa6 	bl	800666c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006120:	4b3b      	ldr	r3, [pc, #236]	@ (8006210 <xTaskIncrementTick+0x15c>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	693a      	ldr	r2, [r7, #16]
 8006126:	429a      	cmp	r2, r3
 8006128:	d348      	bcc.n	80061bc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800612a:	4b36      	ldr	r3, [pc, #216]	@ (8006204 <xTaskIncrementTick+0x150>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d104      	bne.n	800613e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006134:	4b36      	ldr	r3, [pc, #216]	@ (8006210 <xTaskIncrementTick+0x15c>)
 8006136:	f04f 32ff 	mov.w	r2, #4294967295
 800613a:	601a      	str	r2, [r3, #0]
					break;
 800613c:	e03e      	b.n	80061bc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800613e:	4b31      	ldr	r3, [pc, #196]	@ (8006204 <xTaskIncrementTick+0x150>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	68db      	ldr	r3, [r3, #12]
 8006144:	68db      	ldr	r3, [r3, #12]
 8006146:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800614e:	693a      	ldr	r2, [r7, #16]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	429a      	cmp	r2, r3
 8006154:	d203      	bcs.n	800615e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006156:	4a2e      	ldr	r2, [pc, #184]	@ (8006210 <xTaskIncrementTick+0x15c>)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800615c:	e02e      	b.n	80061bc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	3304      	adds	r3, #4
 8006162:	4618      	mov	r0, r3
 8006164:	f7fe fde6 	bl	8004d34 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800616c:	2b00      	cmp	r3, #0
 800616e:	d004      	beq.n	800617a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	3318      	adds	r3, #24
 8006174:	4618      	mov	r0, r3
 8006176:	f7fe fddd 	bl	8004d34 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800617e:	2201      	movs	r2, #1
 8006180:	409a      	lsls	r2, r3
 8006182:	4b24      	ldr	r3, [pc, #144]	@ (8006214 <xTaskIncrementTick+0x160>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4313      	orrs	r3, r2
 8006188:	4a22      	ldr	r2, [pc, #136]	@ (8006214 <xTaskIncrementTick+0x160>)
 800618a:	6013      	str	r3, [r2, #0]
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006190:	4613      	mov	r3, r2
 8006192:	009b      	lsls	r3, r3, #2
 8006194:	4413      	add	r3, r2
 8006196:	009b      	lsls	r3, r3, #2
 8006198:	4a1f      	ldr	r2, [pc, #124]	@ (8006218 <xTaskIncrementTick+0x164>)
 800619a:	441a      	add	r2, r3
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	3304      	adds	r3, #4
 80061a0:	4619      	mov	r1, r3
 80061a2:	4610      	mov	r0, r2
 80061a4:	f7fe fd6b 	bl	8004c7e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061ac:	4b1b      	ldr	r3, [pc, #108]	@ (800621c <xTaskIncrementTick+0x168>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b2:	429a      	cmp	r2, r3
 80061b4:	d3b9      	bcc.n	800612a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80061b6:	2301      	movs	r3, #1
 80061b8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80061ba:	e7b6      	b.n	800612a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80061bc:	4b17      	ldr	r3, [pc, #92]	@ (800621c <xTaskIncrementTick+0x168>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061c2:	4915      	ldr	r1, [pc, #84]	@ (8006218 <xTaskIncrementTick+0x164>)
 80061c4:	4613      	mov	r3, r2
 80061c6:	009b      	lsls	r3, r3, #2
 80061c8:	4413      	add	r3, r2
 80061ca:	009b      	lsls	r3, r3, #2
 80061cc:	440b      	add	r3, r1
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	2b01      	cmp	r3, #1
 80061d2:	d901      	bls.n	80061d8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80061d4:	2301      	movs	r3, #1
 80061d6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80061d8:	4b11      	ldr	r3, [pc, #68]	@ (8006220 <xTaskIncrementTick+0x16c>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d007      	beq.n	80061f0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80061e0:	2301      	movs	r3, #1
 80061e2:	617b      	str	r3, [r7, #20]
 80061e4:	e004      	b.n	80061f0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80061e6:	4b0f      	ldr	r3, [pc, #60]	@ (8006224 <xTaskIncrementTick+0x170>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	3301      	adds	r3, #1
 80061ec:	4a0d      	ldr	r2, [pc, #52]	@ (8006224 <xTaskIncrementTick+0x170>)
 80061ee:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80061f0:	697b      	ldr	r3, [r7, #20]
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3718      	adds	r7, #24
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}
 80061fa:	bf00      	nop
 80061fc:	20000908 	.word	0x20000908
 8006200:	200008e4 	.word	0x200008e4
 8006204:	20000898 	.word	0x20000898
 8006208:	2000089c 	.word	0x2000089c
 800620c:	200008f8 	.word	0x200008f8
 8006210:	20000900 	.word	0x20000900
 8006214:	200008e8 	.word	0x200008e8
 8006218:	200007e4 	.word	0x200007e4
 800621c:	200007e0 	.word	0x200007e0
 8006220:	200008f4 	.word	0x200008f4
 8006224:	200008f0 	.word	0x200008f0

08006228 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006228:	b480      	push	{r7}
 800622a:	b087      	sub	sp, #28
 800622c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800622e:	4b27      	ldr	r3, [pc, #156]	@ (80062cc <vTaskSwitchContext+0xa4>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d003      	beq.n	800623e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006236:	4b26      	ldr	r3, [pc, #152]	@ (80062d0 <vTaskSwitchContext+0xa8>)
 8006238:	2201      	movs	r2, #1
 800623a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800623c:	e040      	b.n	80062c0 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800623e:	4b24      	ldr	r3, [pc, #144]	@ (80062d0 <vTaskSwitchContext+0xa8>)
 8006240:	2200      	movs	r2, #0
 8006242:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006244:	4b23      	ldr	r3, [pc, #140]	@ (80062d4 <vTaskSwitchContext+0xac>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	fab3 f383 	clz	r3, r3
 8006250:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006252:	7afb      	ldrb	r3, [r7, #11]
 8006254:	f1c3 031f 	rsb	r3, r3, #31
 8006258:	617b      	str	r3, [r7, #20]
 800625a:	491f      	ldr	r1, [pc, #124]	@ (80062d8 <vTaskSwitchContext+0xb0>)
 800625c:	697a      	ldr	r2, [r7, #20]
 800625e:	4613      	mov	r3, r2
 8006260:	009b      	lsls	r3, r3, #2
 8006262:	4413      	add	r3, r2
 8006264:	009b      	lsls	r3, r3, #2
 8006266:	440b      	add	r3, r1
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d10b      	bne.n	8006286 <vTaskSwitchContext+0x5e>
	__asm volatile
 800626e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006272:	f383 8811 	msr	BASEPRI, r3
 8006276:	f3bf 8f6f 	isb	sy
 800627a:	f3bf 8f4f 	dsb	sy
 800627e:	607b      	str	r3, [r7, #4]
}
 8006280:	bf00      	nop
 8006282:	bf00      	nop
 8006284:	e7fd      	b.n	8006282 <vTaskSwitchContext+0x5a>
 8006286:	697a      	ldr	r2, [r7, #20]
 8006288:	4613      	mov	r3, r2
 800628a:	009b      	lsls	r3, r3, #2
 800628c:	4413      	add	r3, r2
 800628e:	009b      	lsls	r3, r3, #2
 8006290:	4a11      	ldr	r2, [pc, #68]	@ (80062d8 <vTaskSwitchContext+0xb0>)
 8006292:	4413      	add	r3, r2
 8006294:	613b      	str	r3, [r7, #16]
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	685a      	ldr	r2, [r3, #4]
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	605a      	str	r2, [r3, #4]
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	685a      	ldr	r2, [r3, #4]
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	3308      	adds	r3, #8
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d104      	bne.n	80062b6 <vTaskSwitchContext+0x8e>
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	685a      	ldr	r2, [r3, #4]
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	605a      	str	r2, [r3, #4]
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	68db      	ldr	r3, [r3, #12]
 80062bc:	4a07      	ldr	r2, [pc, #28]	@ (80062dc <vTaskSwitchContext+0xb4>)
 80062be:	6013      	str	r3, [r2, #0]
}
 80062c0:	bf00      	nop
 80062c2:	371c      	adds	r7, #28
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bc80      	pop	{r7}
 80062c8:	4770      	bx	lr
 80062ca:	bf00      	nop
 80062cc:	20000908 	.word	0x20000908
 80062d0:	200008f4 	.word	0x200008f4
 80062d4:	200008e8 	.word	0x200008e8
 80062d8:	200007e4 	.word	0x200007e4
 80062dc:	200007e0 	.word	0x200007e0

080062e0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b084      	sub	sp, #16
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
 80062e8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d10b      	bne.n	8006308 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80062f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062f4:	f383 8811 	msr	BASEPRI, r3
 80062f8:	f3bf 8f6f 	isb	sy
 80062fc:	f3bf 8f4f 	dsb	sy
 8006300:	60fb      	str	r3, [r7, #12]
}
 8006302:	bf00      	nop
 8006304:	bf00      	nop
 8006306:	e7fd      	b.n	8006304 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006308:	4b07      	ldr	r3, [pc, #28]	@ (8006328 <vTaskPlaceOnEventList+0x48>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	3318      	adds	r3, #24
 800630e:	4619      	mov	r1, r3
 8006310:	6878      	ldr	r0, [r7, #4]
 8006312:	f7fe fcd7 	bl	8004cc4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006316:	2101      	movs	r1, #1
 8006318:	6838      	ldr	r0, [r7, #0]
 800631a:	f000 fc63 	bl	8006be4 <prvAddCurrentTaskToDelayedList>
}
 800631e:	bf00      	nop
 8006320:	3710      	adds	r7, #16
 8006322:	46bd      	mov	sp, r7
 8006324:	bd80      	pop	{r7, pc}
 8006326:	bf00      	nop
 8006328:	200007e0 	.word	0x200007e0

0800632c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b086      	sub	sp, #24
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	68db      	ldr	r3, [r3, #12]
 8006338:	68db      	ldr	r3, [r3, #12]
 800633a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d10b      	bne.n	800635a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006346:	f383 8811 	msr	BASEPRI, r3
 800634a:	f3bf 8f6f 	isb	sy
 800634e:	f3bf 8f4f 	dsb	sy
 8006352:	60fb      	str	r3, [r7, #12]
}
 8006354:	bf00      	nop
 8006356:	bf00      	nop
 8006358:	e7fd      	b.n	8006356 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	3318      	adds	r3, #24
 800635e:	4618      	mov	r0, r3
 8006360:	f7fe fce8 	bl	8004d34 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006364:	4b1d      	ldr	r3, [pc, #116]	@ (80063dc <xTaskRemoveFromEventList+0xb0>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d11c      	bne.n	80063a6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	3304      	adds	r3, #4
 8006370:	4618      	mov	r0, r3
 8006372:	f7fe fcdf 	bl	8004d34 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800637a:	2201      	movs	r2, #1
 800637c:	409a      	lsls	r2, r3
 800637e:	4b18      	ldr	r3, [pc, #96]	@ (80063e0 <xTaskRemoveFromEventList+0xb4>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4313      	orrs	r3, r2
 8006384:	4a16      	ldr	r2, [pc, #88]	@ (80063e0 <xTaskRemoveFromEventList+0xb4>)
 8006386:	6013      	str	r3, [r2, #0]
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800638c:	4613      	mov	r3, r2
 800638e:	009b      	lsls	r3, r3, #2
 8006390:	4413      	add	r3, r2
 8006392:	009b      	lsls	r3, r3, #2
 8006394:	4a13      	ldr	r2, [pc, #76]	@ (80063e4 <xTaskRemoveFromEventList+0xb8>)
 8006396:	441a      	add	r2, r3
 8006398:	693b      	ldr	r3, [r7, #16]
 800639a:	3304      	adds	r3, #4
 800639c:	4619      	mov	r1, r3
 800639e:	4610      	mov	r0, r2
 80063a0:	f7fe fc6d 	bl	8004c7e <vListInsertEnd>
 80063a4:	e005      	b.n	80063b2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	3318      	adds	r3, #24
 80063aa:	4619      	mov	r1, r3
 80063ac:	480e      	ldr	r0, [pc, #56]	@ (80063e8 <xTaskRemoveFromEventList+0xbc>)
 80063ae:	f7fe fc66 	bl	8004c7e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063b6:	4b0d      	ldr	r3, [pc, #52]	@ (80063ec <xTaskRemoveFromEventList+0xc0>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063bc:	429a      	cmp	r2, r3
 80063be:	d905      	bls.n	80063cc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80063c0:	2301      	movs	r3, #1
 80063c2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80063c4:	4b0a      	ldr	r3, [pc, #40]	@ (80063f0 <xTaskRemoveFromEventList+0xc4>)
 80063c6:	2201      	movs	r2, #1
 80063c8:	601a      	str	r2, [r3, #0]
 80063ca:	e001      	b.n	80063d0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80063cc:	2300      	movs	r3, #0
 80063ce:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80063d0:	697b      	ldr	r3, [r7, #20]
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3718      	adds	r7, #24
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	bf00      	nop
 80063dc:	20000908 	.word	0x20000908
 80063e0:	200008e8 	.word	0x200008e8
 80063e4:	200007e4 	.word	0x200007e4
 80063e8:	200008a0 	.word	0x200008a0
 80063ec:	200007e0 	.word	0x200007e0
 80063f0:	200008f4 	.word	0x200008f4

080063f4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80063f4:	b480      	push	{r7}
 80063f6:	b083      	sub	sp, #12
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80063fc:	4b06      	ldr	r3, [pc, #24]	@ (8006418 <vTaskInternalSetTimeOutState+0x24>)
 80063fe:	681a      	ldr	r2, [r3, #0]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006404:	4b05      	ldr	r3, [pc, #20]	@ (800641c <vTaskInternalSetTimeOutState+0x28>)
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	605a      	str	r2, [r3, #4]
}
 800640c:	bf00      	nop
 800640e:	370c      	adds	r7, #12
 8006410:	46bd      	mov	sp, r7
 8006412:	bc80      	pop	{r7}
 8006414:	4770      	bx	lr
 8006416:	bf00      	nop
 8006418:	200008f8 	.word	0x200008f8
 800641c:	200008e4 	.word	0x200008e4

08006420 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b088      	sub	sp, #32
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d10b      	bne.n	8006448 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006434:	f383 8811 	msr	BASEPRI, r3
 8006438:	f3bf 8f6f 	isb	sy
 800643c:	f3bf 8f4f 	dsb	sy
 8006440:	613b      	str	r3, [r7, #16]
}
 8006442:	bf00      	nop
 8006444:	bf00      	nop
 8006446:	e7fd      	b.n	8006444 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d10b      	bne.n	8006466 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800644e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006452:	f383 8811 	msr	BASEPRI, r3
 8006456:	f3bf 8f6f 	isb	sy
 800645a:	f3bf 8f4f 	dsb	sy
 800645e:	60fb      	str	r3, [r7, #12]
}
 8006460:	bf00      	nop
 8006462:	bf00      	nop
 8006464:	e7fd      	b.n	8006462 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006466:	f000 fd11 	bl	8006e8c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800646a:	4b1d      	ldr	r3, [pc, #116]	@ (80064e0 <xTaskCheckForTimeOut+0xc0>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	69ba      	ldr	r2, [r7, #24]
 8006476:	1ad3      	subs	r3, r2, r3
 8006478:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006482:	d102      	bne.n	800648a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006484:	2300      	movs	r3, #0
 8006486:	61fb      	str	r3, [r7, #28]
 8006488:	e023      	b.n	80064d2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681a      	ldr	r2, [r3, #0]
 800648e:	4b15      	ldr	r3, [pc, #84]	@ (80064e4 <xTaskCheckForTimeOut+0xc4>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	429a      	cmp	r2, r3
 8006494:	d007      	beq.n	80064a6 <xTaskCheckForTimeOut+0x86>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	69ba      	ldr	r2, [r7, #24]
 800649c:	429a      	cmp	r2, r3
 800649e:	d302      	bcc.n	80064a6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80064a0:	2301      	movs	r3, #1
 80064a2:	61fb      	str	r3, [r7, #28]
 80064a4:	e015      	b.n	80064d2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	697a      	ldr	r2, [r7, #20]
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d20b      	bcs.n	80064c8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	1ad2      	subs	r2, r2, r3
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	f7ff ff99 	bl	80063f4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80064c2:	2300      	movs	r3, #0
 80064c4:	61fb      	str	r3, [r7, #28]
 80064c6:	e004      	b.n	80064d2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	2200      	movs	r2, #0
 80064cc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80064ce:	2301      	movs	r3, #1
 80064d0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80064d2:	f000 fd0b 	bl	8006eec <vPortExitCritical>

	return xReturn;
 80064d6:	69fb      	ldr	r3, [r7, #28]
}
 80064d8:	4618      	mov	r0, r3
 80064da:	3720      	adds	r7, #32
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}
 80064e0:	200008e4 	.word	0x200008e4
 80064e4:	200008f8 	.word	0x200008f8

080064e8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80064e8:	b480      	push	{r7}
 80064ea:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80064ec:	4b03      	ldr	r3, [pc, #12]	@ (80064fc <vTaskMissedYield+0x14>)
 80064ee:	2201      	movs	r2, #1
 80064f0:	601a      	str	r2, [r3, #0]
}
 80064f2:	bf00      	nop
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bc80      	pop	{r7}
 80064f8:	4770      	bx	lr
 80064fa:	bf00      	nop
 80064fc:	200008f4 	.word	0x200008f4

08006500 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b082      	sub	sp, #8
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006508:	f000 f852 	bl	80065b0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800650c:	4b06      	ldr	r3, [pc, #24]	@ (8006528 <prvIdleTask+0x28>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	2b01      	cmp	r3, #1
 8006512:	d9f9      	bls.n	8006508 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006514:	4b05      	ldr	r3, [pc, #20]	@ (800652c <prvIdleTask+0x2c>)
 8006516:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800651a:	601a      	str	r2, [r3, #0]
 800651c:	f3bf 8f4f 	dsb	sy
 8006520:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006524:	e7f0      	b.n	8006508 <prvIdleTask+0x8>
 8006526:	bf00      	nop
 8006528:	200007e4 	.word	0x200007e4
 800652c:	e000ed04 	.word	0xe000ed04

08006530 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b082      	sub	sp, #8
 8006534:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006536:	2300      	movs	r3, #0
 8006538:	607b      	str	r3, [r7, #4]
 800653a:	e00c      	b.n	8006556 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800653c:	687a      	ldr	r2, [r7, #4]
 800653e:	4613      	mov	r3, r2
 8006540:	009b      	lsls	r3, r3, #2
 8006542:	4413      	add	r3, r2
 8006544:	009b      	lsls	r3, r3, #2
 8006546:	4a12      	ldr	r2, [pc, #72]	@ (8006590 <prvInitialiseTaskLists+0x60>)
 8006548:	4413      	add	r3, r2
 800654a:	4618      	mov	r0, r3
 800654c:	f7fe fb6c 	bl	8004c28 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	3301      	adds	r3, #1
 8006554:	607b      	str	r3, [r7, #4]
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2b06      	cmp	r3, #6
 800655a:	d9ef      	bls.n	800653c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800655c:	480d      	ldr	r0, [pc, #52]	@ (8006594 <prvInitialiseTaskLists+0x64>)
 800655e:	f7fe fb63 	bl	8004c28 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006562:	480d      	ldr	r0, [pc, #52]	@ (8006598 <prvInitialiseTaskLists+0x68>)
 8006564:	f7fe fb60 	bl	8004c28 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006568:	480c      	ldr	r0, [pc, #48]	@ (800659c <prvInitialiseTaskLists+0x6c>)
 800656a:	f7fe fb5d 	bl	8004c28 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800656e:	480c      	ldr	r0, [pc, #48]	@ (80065a0 <prvInitialiseTaskLists+0x70>)
 8006570:	f7fe fb5a 	bl	8004c28 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006574:	480b      	ldr	r0, [pc, #44]	@ (80065a4 <prvInitialiseTaskLists+0x74>)
 8006576:	f7fe fb57 	bl	8004c28 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800657a:	4b0b      	ldr	r3, [pc, #44]	@ (80065a8 <prvInitialiseTaskLists+0x78>)
 800657c:	4a05      	ldr	r2, [pc, #20]	@ (8006594 <prvInitialiseTaskLists+0x64>)
 800657e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006580:	4b0a      	ldr	r3, [pc, #40]	@ (80065ac <prvInitialiseTaskLists+0x7c>)
 8006582:	4a05      	ldr	r2, [pc, #20]	@ (8006598 <prvInitialiseTaskLists+0x68>)
 8006584:	601a      	str	r2, [r3, #0]
}
 8006586:	bf00      	nop
 8006588:	3708      	adds	r7, #8
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}
 800658e:	bf00      	nop
 8006590:	200007e4 	.word	0x200007e4
 8006594:	20000870 	.word	0x20000870
 8006598:	20000884 	.word	0x20000884
 800659c:	200008a0 	.word	0x200008a0
 80065a0:	200008b4 	.word	0x200008b4
 80065a4:	200008cc 	.word	0x200008cc
 80065a8:	20000898 	.word	0x20000898
 80065ac:	2000089c 	.word	0x2000089c

080065b0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b082      	sub	sp, #8
 80065b4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80065b6:	e019      	b.n	80065ec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80065b8:	f000 fc68 	bl	8006e8c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065bc:	4b10      	ldr	r3, [pc, #64]	@ (8006600 <prvCheckTasksWaitingTermination+0x50>)
 80065be:	68db      	ldr	r3, [r3, #12]
 80065c0:	68db      	ldr	r3, [r3, #12]
 80065c2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	3304      	adds	r3, #4
 80065c8:	4618      	mov	r0, r3
 80065ca:	f7fe fbb3 	bl	8004d34 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80065ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006604 <prvCheckTasksWaitingTermination+0x54>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	3b01      	subs	r3, #1
 80065d4:	4a0b      	ldr	r2, [pc, #44]	@ (8006604 <prvCheckTasksWaitingTermination+0x54>)
 80065d6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80065d8:	4b0b      	ldr	r3, [pc, #44]	@ (8006608 <prvCheckTasksWaitingTermination+0x58>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	3b01      	subs	r3, #1
 80065de:	4a0a      	ldr	r2, [pc, #40]	@ (8006608 <prvCheckTasksWaitingTermination+0x58>)
 80065e0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80065e2:	f000 fc83 	bl	8006eec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f000 f810 	bl	800660c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80065ec:	4b06      	ldr	r3, [pc, #24]	@ (8006608 <prvCheckTasksWaitingTermination+0x58>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d1e1      	bne.n	80065b8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80065f4:	bf00      	nop
 80065f6:	bf00      	nop
 80065f8:	3708      	adds	r7, #8
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}
 80065fe:	bf00      	nop
 8006600:	200008b4 	.word	0x200008b4
 8006604:	200008e0 	.word	0x200008e0
 8006608:	200008c8 	.word	0x200008c8

0800660c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800660c:	b580      	push	{r7, lr}
 800660e:	b084      	sub	sp, #16
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800661a:	2b00      	cmp	r3, #0
 800661c:	d108      	bne.n	8006630 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006622:	4618      	mov	r0, r3
 8006624:	f000 fe02 	bl	800722c <vPortFree>
				vPortFree( pxTCB );
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f000 fdff 	bl	800722c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800662e:	e019      	b.n	8006664 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006636:	2b01      	cmp	r3, #1
 8006638:	d103      	bne.n	8006642 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f000 fdf6 	bl	800722c <vPortFree>
	}
 8006640:	e010      	b.n	8006664 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006648:	2b02      	cmp	r3, #2
 800664a:	d00b      	beq.n	8006664 <prvDeleteTCB+0x58>
	__asm volatile
 800664c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006650:	f383 8811 	msr	BASEPRI, r3
 8006654:	f3bf 8f6f 	isb	sy
 8006658:	f3bf 8f4f 	dsb	sy
 800665c:	60fb      	str	r3, [r7, #12]
}
 800665e:	bf00      	nop
 8006660:	bf00      	nop
 8006662:	e7fd      	b.n	8006660 <prvDeleteTCB+0x54>
	}
 8006664:	bf00      	nop
 8006666:	3710      	adds	r7, #16
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}

0800666c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800666c:	b480      	push	{r7}
 800666e:	b083      	sub	sp, #12
 8006670:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006672:	4b0c      	ldr	r3, [pc, #48]	@ (80066a4 <prvResetNextTaskUnblockTime+0x38>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d104      	bne.n	8006686 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800667c:	4b0a      	ldr	r3, [pc, #40]	@ (80066a8 <prvResetNextTaskUnblockTime+0x3c>)
 800667e:	f04f 32ff 	mov.w	r2, #4294967295
 8006682:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006684:	e008      	b.n	8006698 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006686:	4b07      	ldr	r3, [pc, #28]	@ (80066a4 <prvResetNextTaskUnblockTime+0x38>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	68db      	ldr	r3, [r3, #12]
 800668c:	68db      	ldr	r3, [r3, #12]
 800668e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	4a04      	ldr	r2, [pc, #16]	@ (80066a8 <prvResetNextTaskUnblockTime+0x3c>)
 8006696:	6013      	str	r3, [r2, #0]
}
 8006698:	bf00      	nop
 800669a:	370c      	adds	r7, #12
 800669c:	46bd      	mov	sp, r7
 800669e:	bc80      	pop	{r7}
 80066a0:	4770      	bx	lr
 80066a2:	bf00      	nop
 80066a4:	20000898 	.word	0x20000898
 80066a8:	20000900 	.word	0x20000900

080066ac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80066ac:	b480      	push	{r7}
 80066ae:	b083      	sub	sp, #12
 80066b0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80066b2:	4b0b      	ldr	r3, [pc, #44]	@ (80066e0 <xTaskGetSchedulerState+0x34>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d102      	bne.n	80066c0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80066ba:	2301      	movs	r3, #1
 80066bc:	607b      	str	r3, [r7, #4]
 80066be:	e008      	b.n	80066d2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80066c0:	4b08      	ldr	r3, [pc, #32]	@ (80066e4 <xTaskGetSchedulerState+0x38>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d102      	bne.n	80066ce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80066c8:	2302      	movs	r3, #2
 80066ca:	607b      	str	r3, [r7, #4]
 80066cc:	e001      	b.n	80066d2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80066ce:	2300      	movs	r3, #0
 80066d0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80066d2:	687b      	ldr	r3, [r7, #4]
	}
 80066d4:	4618      	mov	r0, r3
 80066d6:	370c      	adds	r7, #12
 80066d8:	46bd      	mov	sp, r7
 80066da:	bc80      	pop	{r7}
 80066dc:	4770      	bx	lr
 80066de:	bf00      	nop
 80066e0:	200008ec 	.word	0x200008ec
 80066e4:	20000908 	.word	0x20000908

080066e8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b084      	sub	sp, #16
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80066f4:	2300      	movs	r3, #0
 80066f6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d05e      	beq.n	80067bc <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006702:	4b31      	ldr	r3, [pc, #196]	@ (80067c8 <xTaskPriorityInherit+0xe0>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006708:	429a      	cmp	r2, r3
 800670a:	d24e      	bcs.n	80067aa <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	699b      	ldr	r3, [r3, #24]
 8006710:	2b00      	cmp	r3, #0
 8006712:	db06      	blt.n	8006722 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006714:	4b2c      	ldr	r3, [pc, #176]	@ (80067c8 <xTaskPriorityInherit+0xe0>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800671a:	f1c3 0207 	rsb	r2, r3, #7
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	6959      	ldr	r1, [r3, #20]
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800672a:	4613      	mov	r3, r2
 800672c:	009b      	lsls	r3, r3, #2
 800672e:	4413      	add	r3, r2
 8006730:	009b      	lsls	r3, r3, #2
 8006732:	4a26      	ldr	r2, [pc, #152]	@ (80067cc <xTaskPriorityInherit+0xe4>)
 8006734:	4413      	add	r3, r2
 8006736:	4299      	cmp	r1, r3
 8006738:	d12f      	bne.n	800679a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800673a:	68bb      	ldr	r3, [r7, #8]
 800673c:	3304      	adds	r3, #4
 800673e:	4618      	mov	r0, r3
 8006740:	f7fe faf8 	bl	8004d34 <uxListRemove>
 8006744:	4603      	mov	r3, r0
 8006746:	2b00      	cmp	r3, #0
 8006748:	d10a      	bne.n	8006760 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800674e:	2201      	movs	r2, #1
 8006750:	fa02 f303 	lsl.w	r3, r2, r3
 8006754:	43da      	mvns	r2, r3
 8006756:	4b1e      	ldr	r3, [pc, #120]	@ (80067d0 <xTaskPriorityInherit+0xe8>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4013      	ands	r3, r2
 800675c:	4a1c      	ldr	r2, [pc, #112]	@ (80067d0 <xTaskPriorityInherit+0xe8>)
 800675e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006760:	4b19      	ldr	r3, [pc, #100]	@ (80067c8 <xTaskPriorityInherit+0xe0>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800676e:	2201      	movs	r2, #1
 8006770:	409a      	lsls	r2, r3
 8006772:	4b17      	ldr	r3, [pc, #92]	@ (80067d0 <xTaskPriorityInherit+0xe8>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4313      	orrs	r3, r2
 8006778:	4a15      	ldr	r2, [pc, #84]	@ (80067d0 <xTaskPriorityInherit+0xe8>)
 800677a:	6013      	str	r3, [r2, #0]
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006780:	4613      	mov	r3, r2
 8006782:	009b      	lsls	r3, r3, #2
 8006784:	4413      	add	r3, r2
 8006786:	009b      	lsls	r3, r3, #2
 8006788:	4a10      	ldr	r2, [pc, #64]	@ (80067cc <xTaskPriorityInherit+0xe4>)
 800678a:	441a      	add	r2, r3
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	3304      	adds	r3, #4
 8006790:	4619      	mov	r1, r3
 8006792:	4610      	mov	r0, r2
 8006794:	f7fe fa73 	bl	8004c7e <vListInsertEnd>
 8006798:	e004      	b.n	80067a4 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800679a:	4b0b      	ldr	r3, [pc, #44]	@ (80067c8 <xTaskPriorityInherit+0xe0>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80067a4:	2301      	movs	r3, #1
 80067a6:	60fb      	str	r3, [r7, #12]
 80067a8:	e008      	b.n	80067bc <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80067ae:	4b06      	ldr	r3, [pc, #24]	@ (80067c8 <xTaskPriorityInherit+0xe0>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067b4:	429a      	cmp	r2, r3
 80067b6:	d201      	bcs.n	80067bc <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80067b8:	2301      	movs	r3, #1
 80067ba:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80067bc:	68fb      	ldr	r3, [r7, #12]
	}
 80067be:	4618      	mov	r0, r3
 80067c0:	3710      	adds	r7, #16
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}
 80067c6:	bf00      	nop
 80067c8:	200007e0 	.word	0x200007e0
 80067cc:	200007e4 	.word	0x200007e4
 80067d0:	200008e8 	.word	0x200008e8

080067d4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b086      	sub	sp, #24
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80067e0:	2300      	movs	r3, #0
 80067e2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d070      	beq.n	80068cc <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80067ea:	4b3b      	ldr	r3, [pc, #236]	@ (80068d8 <xTaskPriorityDisinherit+0x104>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	693a      	ldr	r2, [r7, #16]
 80067f0:	429a      	cmp	r2, r3
 80067f2:	d00b      	beq.n	800680c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80067f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067f8:	f383 8811 	msr	BASEPRI, r3
 80067fc:	f3bf 8f6f 	isb	sy
 8006800:	f3bf 8f4f 	dsb	sy
 8006804:	60fb      	str	r3, [r7, #12]
}
 8006806:	bf00      	nop
 8006808:	bf00      	nop
 800680a:	e7fd      	b.n	8006808 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800680c:	693b      	ldr	r3, [r7, #16]
 800680e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006810:	2b00      	cmp	r3, #0
 8006812:	d10b      	bne.n	800682c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006818:	f383 8811 	msr	BASEPRI, r3
 800681c:	f3bf 8f6f 	isb	sy
 8006820:	f3bf 8f4f 	dsb	sy
 8006824:	60bb      	str	r3, [r7, #8]
}
 8006826:	bf00      	nop
 8006828:	bf00      	nop
 800682a:	e7fd      	b.n	8006828 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006830:	1e5a      	subs	r2, r3, #1
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800683a:	693b      	ldr	r3, [r7, #16]
 800683c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800683e:	429a      	cmp	r2, r3
 8006840:	d044      	beq.n	80068cc <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006842:	693b      	ldr	r3, [r7, #16]
 8006844:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006846:	2b00      	cmp	r3, #0
 8006848:	d140      	bne.n	80068cc <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800684a:	693b      	ldr	r3, [r7, #16]
 800684c:	3304      	adds	r3, #4
 800684e:	4618      	mov	r0, r3
 8006850:	f7fe fa70 	bl	8004d34 <uxListRemove>
 8006854:	4603      	mov	r3, r0
 8006856:	2b00      	cmp	r3, #0
 8006858:	d115      	bne.n	8006886 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800685e:	491f      	ldr	r1, [pc, #124]	@ (80068dc <xTaskPriorityDisinherit+0x108>)
 8006860:	4613      	mov	r3, r2
 8006862:	009b      	lsls	r3, r3, #2
 8006864:	4413      	add	r3, r2
 8006866:	009b      	lsls	r3, r3, #2
 8006868:	440b      	add	r3, r1
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d10a      	bne.n	8006886 <xTaskPriorityDisinherit+0xb2>
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006874:	2201      	movs	r2, #1
 8006876:	fa02 f303 	lsl.w	r3, r2, r3
 800687a:	43da      	mvns	r2, r3
 800687c:	4b18      	ldr	r3, [pc, #96]	@ (80068e0 <xTaskPriorityDisinherit+0x10c>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4013      	ands	r3, r2
 8006882:	4a17      	ldr	r2, [pc, #92]	@ (80068e0 <xTaskPriorityDisinherit+0x10c>)
 8006884:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800688e:	693b      	ldr	r3, [r7, #16]
 8006890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006892:	f1c3 0207 	rsb	r2, r3, #7
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800689e:	2201      	movs	r2, #1
 80068a0:	409a      	lsls	r2, r3
 80068a2:	4b0f      	ldr	r3, [pc, #60]	@ (80068e0 <xTaskPriorityDisinherit+0x10c>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4313      	orrs	r3, r2
 80068a8:	4a0d      	ldr	r2, [pc, #52]	@ (80068e0 <xTaskPriorityDisinherit+0x10c>)
 80068aa:	6013      	str	r3, [r2, #0]
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068b0:	4613      	mov	r3, r2
 80068b2:	009b      	lsls	r3, r3, #2
 80068b4:	4413      	add	r3, r2
 80068b6:	009b      	lsls	r3, r3, #2
 80068b8:	4a08      	ldr	r2, [pc, #32]	@ (80068dc <xTaskPriorityDisinherit+0x108>)
 80068ba:	441a      	add	r2, r3
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	3304      	adds	r3, #4
 80068c0:	4619      	mov	r1, r3
 80068c2:	4610      	mov	r0, r2
 80068c4:	f7fe f9db 	bl	8004c7e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80068c8:	2301      	movs	r3, #1
 80068ca:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80068cc:	697b      	ldr	r3, [r7, #20]
	}
 80068ce:	4618      	mov	r0, r3
 80068d0:	3718      	adds	r7, #24
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}
 80068d6:	bf00      	nop
 80068d8:	200007e0 	.word	0x200007e0
 80068dc:	200007e4 	.word	0x200007e4
 80068e0:	200008e8 	.word	0x200008e8

080068e4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b088      	sub	sp, #32
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
 80068ec:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80068f2:	2301      	movs	r3, #1
 80068f4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d079      	beq.n	80069f0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80068fc:	69bb      	ldr	r3, [r7, #24]
 80068fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006900:	2b00      	cmp	r3, #0
 8006902:	d10b      	bne.n	800691c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006908:	f383 8811 	msr	BASEPRI, r3
 800690c:	f3bf 8f6f 	isb	sy
 8006910:	f3bf 8f4f 	dsb	sy
 8006914:	60fb      	str	r3, [r7, #12]
}
 8006916:	bf00      	nop
 8006918:	bf00      	nop
 800691a:	e7fd      	b.n	8006918 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800691c:	69bb      	ldr	r3, [r7, #24]
 800691e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006920:	683a      	ldr	r2, [r7, #0]
 8006922:	429a      	cmp	r2, r3
 8006924:	d902      	bls.n	800692c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	61fb      	str	r3, [r7, #28]
 800692a:	e002      	b.n	8006932 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006930:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006932:	69bb      	ldr	r3, [r7, #24]
 8006934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006936:	69fa      	ldr	r2, [r7, #28]
 8006938:	429a      	cmp	r2, r3
 800693a:	d059      	beq.n	80069f0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800693c:	69bb      	ldr	r3, [r7, #24]
 800693e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006940:	697a      	ldr	r2, [r7, #20]
 8006942:	429a      	cmp	r2, r3
 8006944:	d154      	bne.n	80069f0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006946:	4b2c      	ldr	r3, [pc, #176]	@ (80069f8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	69ba      	ldr	r2, [r7, #24]
 800694c:	429a      	cmp	r2, r3
 800694e:	d10b      	bne.n	8006968 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006954:	f383 8811 	msr	BASEPRI, r3
 8006958:	f3bf 8f6f 	isb	sy
 800695c:	f3bf 8f4f 	dsb	sy
 8006960:	60bb      	str	r3, [r7, #8]
}
 8006962:	bf00      	nop
 8006964:	bf00      	nop
 8006966:	e7fd      	b.n	8006964 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006968:	69bb      	ldr	r3, [r7, #24]
 800696a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800696c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800696e:	69bb      	ldr	r3, [r7, #24]
 8006970:	69fa      	ldr	r2, [r7, #28]
 8006972:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006974:	69bb      	ldr	r3, [r7, #24]
 8006976:	699b      	ldr	r3, [r3, #24]
 8006978:	2b00      	cmp	r3, #0
 800697a:	db04      	blt.n	8006986 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800697c:	69fb      	ldr	r3, [r7, #28]
 800697e:	f1c3 0207 	rsb	r2, r3, #7
 8006982:	69bb      	ldr	r3, [r7, #24]
 8006984:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006986:	69bb      	ldr	r3, [r7, #24]
 8006988:	6959      	ldr	r1, [r3, #20]
 800698a:	693a      	ldr	r2, [r7, #16]
 800698c:	4613      	mov	r3, r2
 800698e:	009b      	lsls	r3, r3, #2
 8006990:	4413      	add	r3, r2
 8006992:	009b      	lsls	r3, r3, #2
 8006994:	4a19      	ldr	r2, [pc, #100]	@ (80069fc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006996:	4413      	add	r3, r2
 8006998:	4299      	cmp	r1, r3
 800699a:	d129      	bne.n	80069f0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800699c:	69bb      	ldr	r3, [r7, #24]
 800699e:	3304      	adds	r3, #4
 80069a0:	4618      	mov	r0, r3
 80069a2:	f7fe f9c7 	bl	8004d34 <uxListRemove>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d10a      	bne.n	80069c2 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80069ac:	69bb      	ldr	r3, [r7, #24]
 80069ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069b0:	2201      	movs	r2, #1
 80069b2:	fa02 f303 	lsl.w	r3, r2, r3
 80069b6:	43da      	mvns	r2, r3
 80069b8:	4b11      	ldr	r3, [pc, #68]	@ (8006a00 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4013      	ands	r3, r2
 80069be:	4a10      	ldr	r2, [pc, #64]	@ (8006a00 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80069c0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80069c2:	69bb      	ldr	r3, [r7, #24]
 80069c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069c6:	2201      	movs	r2, #1
 80069c8:	409a      	lsls	r2, r3
 80069ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006a00 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4313      	orrs	r3, r2
 80069d0:	4a0b      	ldr	r2, [pc, #44]	@ (8006a00 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80069d2:	6013      	str	r3, [r2, #0]
 80069d4:	69bb      	ldr	r3, [r7, #24]
 80069d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069d8:	4613      	mov	r3, r2
 80069da:	009b      	lsls	r3, r3, #2
 80069dc:	4413      	add	r3, r2
 80069de:	009b      	lsls	r3, r3, #2
 80069e0:	4a06      	ldr	r2, [pc, #24]	@ (80069fc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80069e2:	441a      	add	r2, r3
 80069e4:	69bb      	ldr	r3, [r7, #24]
 80069e6:	3304      	adds	r3, #4
 80069e8:	4619      	mov	r1, r3
 80069ea:	4610      	mov	r0, r2
 80069ec:	f7fe f947 	bl	8004c7e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80069f0:	bf00      	nop
 80069f2:	3720      	adds	r7, #32
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bd80      	pop	{r7, pc}
 80069f8:	200007e0 	.word	0x200007e0
 80069fc:	200007e4 	.word	0x200007e4
 8006a00:	200008e8 	.word	0x200008e8

08006a04 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006a04:	b480      	push	{r7}
 8006a06:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006a08:	4b07      	ldr	r3, [pc, #28]	@ (8006a28 <pvTaskIncrementMutexHeldCount+0x24>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d004      	beq.n	8006a1a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006a10:	4b05      	ldr	r3, [pc, #20]	@ (8006a28 <pvTaskIncrementMutexHeldCount+0x24>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006a16:	3201      	adds	r2, #1
 8006a18:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8006a1a:	4b03      	ldr	r3, [pc, #12]	@ (8006a28 <pvTaskIncrementMutexHeldCount+0x24>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
	}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bc80      	pop	{r7}
 8006a24:	4770      	bx	lr
 8006a26:	bf00      	nop
 8006a28:	200007e0 	.word	0x200007e0

08006a2c <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
 8006a34:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8006a36:	f000 fa29 	bl	8006e8c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8006a3a:	4b1e      	ldr	r3, [pc, #120]	@ (8006ab4 <ulTaskNotifyTake+0x88>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d113      	bne.n	8006a6c <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8006a44:	4b1b      	ldr	r3, [pc, #108]	@ (8006ab4 <ulTaskNotifyTake+0x88>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	2201      	movs	r2, #1
 8006a4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d00b      	beq.n	8006a6c <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006a54:	2101      	movs	r1, #1
 8006a56:	6838      	ldr	r0, [r7, #0]
 8006a58:	f000 f8c4 	bl	8006be4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8006a5c:	4b16      	ldr	r3, [pc, #88]	@ (8006ab8 <ulTaskNotifyTake+0x8c>)
 8006a5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a62:	601a      	str	r2, [r3, #0]
 8006a64:	f3bf 8f4f 	dsb	sy
 8006a68:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8006a6c:	f000 fa3e 	bl	8006eec <vPortExitCritical>

		taskENTER_CRITICAL();
 8006a70:	f000 fa0c 	bl	8006e8c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8006a74:	4b0f      	ldr	r3, [pc, #60]	@ (8006ab4 <ulTaskNotifyTake+0x88>)
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a7a:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d00c      	beq.n	8006a9c <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d004      	beq.n	8006a92 <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8006a88:	4b0a      	ldr	r3, [pc, #40]	@ (8006ab4 <ulTaskNotifyTake+0x88>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8006a90:	e004      	b.n	8006a9c <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8006a92:	4b08      	ldr	r3, [pc, #32]	@ (8006ab4 <ulTaskNotifyTake+0x88>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	68fa      	ldr	r2, [r7, #12]
 8006a98:	3a01      	subs	r2, #1
 8006a9a:	64da      	str	r2, [r3, #76]	@ 0x4c
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006a9c:	4b05      	ldr	r3, [pc, #20]	@ (8006ab4 <ulTaskNotifyTake+0x88>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
		}
		taskEXIT_CRITICAL();
 8006aa6:	f000 fa21 	bl	8006eec <vPortExitCritical>

		return ulReturn;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
	}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3710      	adds	r7, #16
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}
 8006ab4:	200007e0 	.word	0x200007e0
 8006ab8:	e000ed04 	.word	0xe000ed04

08006abc <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b08a      	sub	sp, #40	@ 0x28
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
 8006ac4:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d10b      	bne.n	8006ae4 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 8006acc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ad0:	f383 8811 	msr	BASEPRI, r3
 8006ad4:	f3bf 8f6f 	isb	sy
 8006ad8:	f3bf 8f4f 	dsb	sy
 8006adc:	61bb      	str	r3, [r7, #24]
}
 8006ade:	bf00      	nop
 8006ae0:	bf00      	nop
 8006ae2:	e7fd      	b.n	8006ae0 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006ae4:	f000 fa94 	bl	8007010 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 8006aec:	f3ef 8211 	mrs	r2, BASEPRI
 8006af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006af4:	f383 8811 	msr	BASEPRI, r3
 8006af8:	f3bf 8f6f 	isb	sy
 8006afc:	f3bf 8f4f 	dsb	sy
 8006b00:	617a      	str	r2, [r7, #20]
 8006b02:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006b04:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006b06:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8006b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b0a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006b0e:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8006b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b12:	2202      	movs	r2, #2
 8006b14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8006b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b1c:	1c5a      	adds	r2, r3, #1
 8006b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b20:	64da      	str	r2, [r3, #76]	@ 0x4c

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006b22:	7ffb      	ldrb	r3, [r7, #31]
 8006b24:	2b01      	cmp	r3, #1
 8006b26:	d146      	bne.n	8006bb6 <vTaskNotifyGiveFromISR+0xfa>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d00b      	beq.n	8006b48 <vTaskNotifyGiveFromISR+0x8c>
	__asm volatile
 8006b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b34:	f383 8811 	msr	BASEPRI, r3
 8006b38:	f3bf 8f6f 	isb	sy
 8006b3c:	f3bf 8f4f 	dsb	sy
 8006b40:	60fb      	str	r3, [r7, #12]
}
 8006b42:	bf00      	nop
 8006b44:	bf00      	nop
 8006b46:	e7fd      	b.n	8006b44 <vTaskNotifyGiveFromISR+0x88>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b48:	4b20      	ldr	r3, [pc, #128]	@ (8006bcc <vTaskNotifyGiveFromISR+0x110>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d11c      	bne.n	8006b8a <vTaskNotifyGiveFromISR+0xce>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b52:	3304      	adds	r3, #4
 8006b54:	4618      	mov	r0, r3
 8006b56:	f7fe f8ed 	bl	8004d34 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b5e:	2201      	movs	r2, #1
 8006b60:	409a      	lsls	r2, r3
 8006b62:	4b1b      	ldr	r3, [pc, #108]	@ (8006bd0 <vTaskNotifyGiveFromISR+0x114>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4313      	orrs	r3, r2
 8006b68:	4a19      	ldr	r2, [pc, #100]	@ (8006bd0 <vTaskNotifyGiveFromISR+0x114>)
 8006b6a:	6013      	str	r3, [r2, #0]
 8006b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b70:	4613      	mov	r3, r2
 8006b72:	009b      	lsls	r3, r3, #2
 8006b74:	4413      	add	r3, r2
 8006b76:	009b      	lsls	r3, r3, #2
 8006b78:	4a16      	ldr	r2, [pc, #88]	@ (8006bd4 <vTaskNotifyGiveFromISR+0x118>)
 8006b7a:	441a      	add	r2, r3
 8006b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b7e:	3304      	adds	r3, #4
 8006b80:	4619      	mov	r1, r3
 8006b82:	4610      	mov	r0, r2
 8006b84:	f7fe f87b 	bl	8004c7e <vListInsertEnd>
 8006b88:	e005      	b.n	8006b96 <vTaskNotifyGiveFromISR+0xda>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8006b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b8c:	3318      	adds	r3, #24
 8006b8e:	4619      	mov	r1, r3
 8006b90:	4811      	ldr	r0, [pc, #68]	@ (8006bd8 <vTaskNotifyGiveFromISR+0x11c>)
 8006b92:	f7fe f874 	bl	8004c7e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b9a:	4b10      	ldr	r3, [pc, #64]	@ (8006bdc <vTaskNotifyGiveFromISR+0x120>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	d908      	bls.n	8006bb6 <vTaskNotifyGiveFromISR+0xfa>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d002      	beq.n	8006bb0 <vTaskNotifyGiveFromISR+0xf4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	2201      	movs	r2, #1
 8006bae:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8006bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8006be0 <vTaskNotifyGiveFromISR+0x124>)
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	601a      	str	r2, [r3, #0]
 8006bb6:	6a3b      	ldr	r3, [r7, #32]
 8006bb8:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	f383 8811 	msr	BASEPRI, r3
}
 8006bc0:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8006bc2:	bf00      	nop
 8006bc4:	3728      	adds	r7, #40	@ 0x28
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}
 8006bca:	bf00      	nop
 8006bcc:	20000908 	.word	0x20000908
 8006bd0:	200008e8 	.word	0x200008e8
 8006bd4:	200007e4 	.word	0x200007e4
 8006bd8:	200008a0 	.word	0x200008a0
 8006bdc:	200007e0 	.word	0x200007e0
 8006be0:	200008f4 	.word	0x200008f4

08006be4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b084      	sub	sp, #16
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
 8006bec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006bee:	4b29      	ldr	r3, [pc, #164]	@ (8006c94 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006bf4:	4b28      	ldr	r3, [pc, #160]	@ (8006c98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	3304      	adds	r3, #4
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f7fe f89a 	bl	8004d34 <uxListRemove>
 8006c00:	4603      	mov	r3, r0
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d10b      	bne.n	8006c1e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006c06:	4b24      	ldr	r3, [pc, #144]	@ (8006c98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c12:	43da      	mvns	r2, r3
 8006c14:	4b21      	ldr	r3, [pc, #132]	@ (8006c9c <prvAddCurrentTaskToDelayedList+0xb8>)
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	4013      	ands	r3, r2
 8006c1a:	4a20      	ldr	r2, [pc, #128]	@ (8006c9c <prvAddCurrentTaskToDelayedList+0xb8>)
 8006c1c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c24:	d10a      	bne.n	8006c3c <prvAddCurrentTaskToDelayedList+0x58>
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d007      	beq.n	8006c3c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8006c98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	3304      	adds	r3, #4
 8006c32:	4619      	mov	r1, r3
 8006c34:	481a      	ldr	r0, [pc, #104]	@ (8006ca0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006c36:	f7fe f822 	bl	8004c7e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006c3a:	e026      	b.n	8006c8a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006c3c:	68fa      	ldr	r2, [r7, #12]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	4413      	add	r3, r2
 8006c42:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006c44:	4b14      	ldr	r3, [pc, #80]	@ (8006c98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	68ba      	ldr	r2, [r7, #8]
 8006c4a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006c4c:	68ba      	ldr	r2, [r7, #8]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	429a      	cmp	r2, r3
 8006c52:	d209      	bcs.n	8006c68 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c54:	4b13      	ldr	r3, [pc, #76]	@ (8006ca4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006c56:	681a      	ldr	r2, [r3, #0]
 8006c58:	4b0f      	ldr	r3, [pc, #60]	@ (8006c98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	3304      	adds	r3, #4
 8006c5e:	4619      	mov	r1, r3
 8006c60:	4610      	mov	r0, r2
 8006c62:	f7fe f82f 	bl	8004cc4 <vListInsert>
}
 8006c66:	e010      	b.n	8006c8a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c68:	4b0f      	ldr	r3, [pc, #60]	@ (8006ca8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006c6a:	681a      	ldr	r2, [r3, #0]
 8006c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8006c98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	3304      	adds	r3, #4
 8006c72:	4619      	mov	r1, r3
 8006c74:	4610      	mov	r0, r2
 8006c76:	f7fe f825 	bl	8004cc4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006c7a:	4b0c      	ldr	r3, [pc, #48]	@ (8006cac <prvAddCurrentTaskToDelayedList+0xc8>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	68ba      	ldr	r2, [r7, #8]
 8006c80:	429a      	cmp	r2, r3
 8006c82:	d202      	bcs.n	8006c8a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006c84:	4a09      	ldr	r2, [pc, #36]	@ (8006cac <prvAddCurrentTaskToDelayedList+0xc8>)
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	6013      	str	r3, [r2, #0]
}
 8006c8a:	bf00      	nop
 8006c8c:	3710      	adds	r7, #16
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bd80      	pop	{r7, pc}
 8006c92:	bf00      	nop
 8006c94:	200008e4 	.word	0x200008e4
 8006c98:	200007e0 	.word	0x200007e0
 8006c9c:	200008e8 	.word	0x200008e8
 8006ca0:	200008cc 	.word	0x200008cc
 8006ca4:	2000089c 	.word	0x2000089c
 8006ca8:	20000898 	.word	0x20000898
 8006cac:	20000900 	.word	0x20000900

08006cb0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b085      	sub	sp, #20
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	60f8      	str	r0, [r7, #12]
 8006cb8:	60b9      	str	r1, [r7, #8]
 8006cba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	3b04      	subs	r3, #4
 8006cc0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006cc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	3b04      	subs	r3, #4
 8006cce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	f023 0201 	bic.w	r2, r3, #1
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	3b04      	subs	r3, #4
 8006cde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006ce0:	4a08      	ldr	r2, [pc, #32]	@ (8006d04 <pxPortInitialiseStack+0x54>)
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	3b14      	subs	r3, #20
 8006cea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006cec:	687a      	ldr	r2, [r7, #4]
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	3b20      	subs	r3, #32
 8006cf6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	3714      	adds	r7, #20
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bc80      	pop	{r7}
 8006d02:	4770      	bx	lr
 8006d04:	08006d09 	.word	0x08006d09

08006d08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b085      	sub	sp, #20
 8006d0c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006d12:	4b12      	ldr	r3, [pc, #72]	@ (8006d5c <prvTaskExitError+0x54>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d1a:	d00b      	beq.n	8006d34 <prvTaskExitError+0x2c>
	__asm volatile
 8006d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d20:	f383 8811 	msr	BASEPRI, r3
 8006d24:	f3bf 8f6f 	isb	sy
 8006d28:	f3bf 8f4f 	dsb	sy
 8006d2c:	60fb      	str	r3, [r7, #12]
}
 8006d2e:	bf00      	nop
 8006d30:	bf00      	nop
 8006d32:	e7fd      	b.n	8006d30 <prvTaskExitError+0x28>
	__asm volatile
 8006d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d38:	f383 8811 	msr	BASEPRI, r3
 8006d3c:	f3bf 8f6f 	isb	sy
 8006d40:	f3bf 8f4f 	dsb	sy
 8006d44:	60bb      	str	r3, [r7, #8]
}
 8006d46:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006d48:	bf00      	nop
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d0fc      	beq.n	8006d4a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006d50:	bf00      	nop
 8006d52:	bf00      	nop
 8006d54:	3714      	adds	r7, #20
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bc80      	pop	{r7}
 8006d5a:	4770      	bx	lr
 8006d5c:	2000000c 	.word	0x2000000c

08006d60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006d60:	4b07      	ldr	r3, [pc, #28]	@ (8006d80 <pxCurrentTCBConst2>)
 8006d62:	6819      	ldr	r1, [r3, #0]
 8006d64:	6808      	ldr	r0, [r1, #0]
 8006d66:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006d6a:	f380 8809 	msr	PSP, r0
 8006d6e:	f3bf 8f6f 	isb	sy
 8006d72:	f04f 0000 	mov.w	r0, #0
 8006d76:	f380 8811 	msr	BASEPRI, r0
 8006d7a:	f04e 0e0d 	orr.w	lr, lr, #13
 8006d7e:	4770      	bx	lr

08006d80 <pxCurrentTCBConst2>:
 8006d80:	200007e0 	.word	0x200007e0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006d84:	bf00      	nop
 8006d86:	bf00      	nop

08006d88 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006d88:	4806      	ldr	r0, [pc, #24]	@ (8006da4 <prvPortStartFirstTask+0x1c>)
 8006d8a:	6800      	ldr	r0, [r0, #0]
 8006d8c:	6800      	ldr	r0, [r0, #0]
 8006d8e:	f380 8808 	msr	MSP, r0
 8006d92:	b662      	cpsie	i
 8006d94:	b661      	cpsie	f
 8006d96:	f3bf 8f4f 	dsb	sy
 8006d9a:	f3bf 8f6f 	isb	sy
 8006d9e:	df00      	svc	0
 8006da0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006da2:	bf00      	nop
 8006da4:	e000ed08 	.word	0xe000ed08

08006da8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b084      	sub	sp, #16
 8006dac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006dae:	4b32      	ldr	r3, [pc, #200]	@ (8006e78 <xPortStartScheduler+0xd0>)
 8006db0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	781b      	ldrb	r3, [r3, #0]
 8006db6:	b2db      	uxtb	r3, r3
 8006db8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	22ff      	movs	r2, #255	@ 0xff
 8006dbe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	781b      	ldrb	r3, [r3, #0]
 8006dc4:	b2db      	uxtb	r3, r3
 8006dc6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006dc8:	78fb      	ldrb	r3, [r7, #3]
 8006dca:	b2db      	uxtb	r3, r3
 8006dcc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006dd0:	b2da      	uxtb	r2, r3
 8006dd2:	4b2a      	ldr	r3, [pc, #168]	@ (8006e7c <xPortStartScheduler+0xd4>)
 8006dd4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006dd6:	4b2a      	ldr	r3, [pc, #168]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006dd8:	2207      	movs	r2, #7
 8006dda:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ddc:	e009      	b.n	8006df2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006dde:	4b28      	ldr	r3, [pc, #160]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	3b01      	subs	r3, #1
 8006de4:	4a26      	ldr	r2, [pc, #152]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006de6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006de8:	78fb      	ldrb	r3, [r7, #3]
 8006dea:	b2db      	uxtb	r3, r3
 8006dec:	005b      	lsls	r3, r3, #1
 8006dee:	b2db      	uxtb	r3, r3
 8006df0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006df2:	78fb      	ldrb	r3, [r7, #3]
 8006df4:	b2db      	uxtb	r3, r3
 8006df6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dfa:	2b80      	cmp	r3, #128	@ 0x80
 8006dfc:	d0ef      	beq.n	8006dde <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006dfe:	4b20      	ldr	r3, [pc, #128]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f1c3 0307 	rsb	r3, r3, #7
 8006e06:	2b04      	cmp	r3, #4
 8006e08:	d00b      	beq.n	8006e22 <xPortStartScheduler+0x7a>
	__asm volatile
 8006e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e0e:	f383 8811 	msr	BASEPRI, r3
 8006e12:	f3bf 8f6f 	isb	sy
 8006e16:	f3bf 8f4f 	dsb	sy
 8006e1a:	60bb      	str	r3, [r7, #8]
}
 8006e1c:	bf00      	nop
 8006e1e:	bf00      	nop
 8006e20:	e7fd      	b.n	8006e1e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006e22:	4b17      	ldr	r3, [pc, #92]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	021b      	lsls	r3, r3, #8
 8006e28:	4a15      	ldr	r2, [pc, #84]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006e2a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006e2c:	4b14      	ldr	r3, [pc, #80]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006e34:	4a12      	ldr	r2, [pc, #72]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006e36:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	b2da      	uxtb	r2, r3
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006e40:	4b10      	ldr	r3, [pc, #64]	@ (8006e84 <xPortStartScheduler+0xdc>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a0f      	ldr	r2, [pc, #60]	@ (8006e84 <xPortStartScheduler+0xdc>)
 8006e46:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006e4a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006e4c:	4b0d      	ldr	r3, [pc, #52]	@ (8006e84 <xPortStartScheduler+0xdc>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a0c      	ldr	r2, [pc, #48]	@ (8006e84 <xPortStartScheduler+0xdc>)
 8006e52:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006e56:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006e58:	f000 f8b8 	bl	8006fcc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8006e88 <xPortStartScheduler+0xe0>)
 8006e5e:	2200      	movs	r2, #0
 8006e60:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006e62:	f7ff ff91 	bl	8006d88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006e66:	f7ff f9df 	bl	8006228 <vTaskSwitchContext>
	prvTaskExitError();
 8006e6a:	f7ff ff4d 	bl	8006d08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006e6e:	2300      	movs	r3, #0
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	3710      	adds	r7, #16
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}
 8006e78:	e000e400 	.word	0xe000e400
 8006e7c:	2000090c 	.word	0x2000090c
 8006e80:	20000910 	.word	0x20000910
 8006e84:	e000ed20 	.word	0xe000ed20
 8006e88:	2000000c 	.word	0x2000000c

08006e8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b083      	sub	sp, #12
 8006e90:	af00      	add	r7, sp, #0
	__asm volatile
 8006e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e96:	f383 8811 	msr	BASEPRI, r3
 8006e9a:	f3bf 8f6f 	isb	sy
 8006e9e:	f3bf 8f4f 	dsb	sy
 8006ea2:	607b      	str	r3, [r7, #4]
}
 8006ea4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006ea6:	4b0f      	ldr	r3, [pc, #60]	@ (8006ee4 <vPortEnterCritical+0x58>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	3301      	adds	r3, #1
 8006eac:	4a0d      	ldr	r2, [pc, #52]	@ (8006ee4 <vPortEnterCritical+0x58>)
 8006eae:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8006ee4 <vPortEnterCritical+0x58>)
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	2b01      	cmp	r3, #1
 8006eb6:	d110      	bne.n	8006eda <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8006ee8 <vPortEnterCritical+0x5c>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d00b      	beq.n	8006eda <vPortEnterCritical+0x4e>
	__asm volatile
 8006ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec6:	f383 8811 	msr	BASEPRI, r3
 8006eca:	f3bf 8f6f 	isb	sy
 8006ece:	f3bf 8f4f 	dsb	sy
 8006ed2:	603b      	str	r3, [r7, #0]
}
 8006ed4:	bf00      	nop
 8006ed6:	bf00      	nop
 8006ed8:	e7fd      	b.n	8006ed6 <vPortEnterCritical+0x4a>
	}
}
 8006eda:	bf00      	nop
 8006edc:	370c      	adds	r7, #12
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bc80      	pop	{r7}
 8006ee2:	4770      	bx	lr
 8006ee4:	2000000c 	.word	0x2000000c
 8006ee8:	e000ed04 	.word	0xe000ed04

08006eec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006eec:	b480      	push	{r7}
 8006eee:	b083      	sub	sp, #12
 8006ef0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006ef2:	4b12      	ldr	r3, [pc, #72]	@ (8006f3c <vPortExitCritical+0x50>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d10b      	bne.n	8006f12 <vPortExitCritical+0x26>
	__asm volatile
 8006efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006efe:	f383 8811 	msr	BASEPRI, r3
 8006f02:	f3bf 8f6f 	isb	sy
 8006f06:	f3bf 8f4f 	dsb	sy
 8006f0a:	607b      	str	r3, [r7, #4]
}
 8006f0c:	bf00      	nop
 8006f0e:	bf00      	nop
 8006f10:	e7fd      	b.n	8006f0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006f12:	4b0a      	ldr	r3, [pc, #40]	@ (8006f3c <vPortExitCritical+0x50>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	3b01      	subs	r3, #1
 8006f18:	4a08      	ldr	r2, [pc, #32]	@ (8006f3c <vPortExitCritical+0x50>)
 8006f1a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006f1c:	4b07      	ldr	r3, [pc, #28]	@ (8006f3c <vPortExitCritical+0x50>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d105      	bne.n	8006f30 <vPortExitCritical+0x44>
 8006f24:	2300      	movs	r3, #0
 8006f26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	f383 8811 	msr	BASEPRI, r3
}
 8006f2e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006f30:	bf00      	nop
 8006f32:	370c      	adds	r7, #12
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bc80      	pop	{r7}
 8006f38:	4770      	bx	lr
 8006f3a:	bf00      	nop
 8006f3c:	2000000c 	.word	0x2000000c

08006f40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006f40:	f3ef 8009 	mrs	r0, PSP
 8006f44:	f3bf 8f6f 	isb	sy
 8006f48:	4b0d      	ldr	r3, [pc, #52]	@ (8006f80 <pxCurrentTCBConst>)
 8006f4a:	681a      	ldr	r2, [r3, #0]
 8006f4c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006f50:	6010      	str	r0, [r2, #0]
 8006f52:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006f56:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006f5a:	f380 8811 	msr	BASEPRI, r0
 8006f5e:	f7ff f963 	bl	8006228 <vTaskSwitchContext>
 8006f62:	f04f 0000 	mov.w	r0, #0
 8006f66:	f380 8811 	msr	BASEPRI, r0
 8006f6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006f6e:	6819      	ldr	r1, [r3, #0]
 8006f70:	6808      	ldr	r0, [r1, #0]
 8006f72:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006f76:	f380 8809 	msr	PSP, r0
 8006f7a:	f3bf 8f6f 	isb	sy
 8006f7e:	4770      	bx	lr

08006f80 <pxCurrentTCBConst>:
 8006f80:	200007e0 	.word	0x200007e0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006f84:	bf00      	nop
 8006f86:	bf00      	nop

08006f88 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b082      	sub	sp, #8
 8006f8c:	af00      	add	r7, sp, #0
	__asm volatile
 8006f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f92:	f383 8811 	msr	BASEPRI, r3
 8006f96:	f3bf 8f6f 	isb	sy
 8006f9a:	f3bf 8f4f 	dsb	sy
 8006f9e:	607b      	str	r3, [r7, #4]
}
 8006fa0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006fa2:	f7ff f887 	bl	80060b4 <xTaskIncrementTick>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d003      	beq.n	8006fb4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006fac:	4b06      	ldr	r3, [pc, #24]	@ (8006fc8 <xPortSysTickHandler+0x40>)
 8006fae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fb2:	601a      	str	r2, [r3, #0]
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	f383 8811 	msr	BASEPRI, r3
}
 8006fbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006fc0:	bf00      	nop
 8006fc2:	3708      	adds	r7, #8
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}
 8006fc8:	e000ed04 	.word	0xe000ed04

08006fcc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006fcc:	b480      	push	{r7}
 8006fce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8006ffc <vPortSetupTimerInterrupt+0x30>)
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8007000 <vPortSetupTimerInterrupt+0x34>)
 8006fd8:	2200      	movs	r2, #0
 8006fda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006fdc:	4b09      	ldr	r3, [pc, #36]	@ (8007004 <vPortSetupTimerInterrupt+0x38>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a09      	ldr	r2, [pc, #36]	@ (8007008 <vPortSetupTimerInterrupt+0x3c>)
 8006fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8006fe6:	099b      	lsrs	r3, r3, #6
 8006fe8:	4a08      	ldr	r2, [pc, #32]	@ (800700c <vPortSetupTimerInterrupt+0x40>)
 8006fea:	3b01      	subs	r3, #1
 8006fec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006fee:	4b03      	ldr	r3, [pc, #12]	@ (8006ffc <vPortSetupTimerInterrupt+0x30>)
 8006ff0:	2207      	movs	r2, #7
 8006ff2:	601a      	str	r2, [r3, #0]
}
 8006ff4:	bf00      	nop
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	bc80      	pop	{r7}
 8006ffa:	4770      	bx	lr
 8006ffc:	e000e010 	.word	0xe000e010
 8007000:	e000e018 	.word	0xe000e018
 8007004:	20000000 	.word	0x20000000
 8007008:	10624dd3 	.word	0x10624dd3
 800700c:	e000e014 	.word	0xe000e014

08007010 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007010:	b480      	push	{r7}
 8007012:	b085      	sub	sp, #20
 8007014:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007016:	f3ef 8305 	mrs	r3, IPSR
 800701a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	2b0f      	cmp	r3, #15
 8007020:	d915      	bls.n	800704e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007022:	4a17      	ldr	r2, [pc, #92]	@ (8007080 <vPortValidateInterruptPriority+0x70>)
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	4413      	add	r3, r2
 8007028:	781b      	ldrb	r3, [r3, #0]
 800702a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800702c:	4b15      	ldr	r3, [pc, #84]	@ (8007084 <vPortValidateInterruptPriority+0x74>)
 800702e:	781b      	ldrb	r3, [r3, #0]
 8007030:	7afa      	ldrb	r2, [r7, #11]
 8007032:	429a      	cmp	r2, r3
 8007034:	d20b      	bcs.n	800704e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800703a:	f383 8811 	msr	BASEPRI, r3
 800703e:	f3bf 8f6f 	isb	sy
 8007042:	f3bf 8f4f 	dsb	sy
 8007046:	607b      	str	r3, [r7, #4]
}
 8007048:	bf00      	nop
 800704a:	bf00      	nop
 800704c:	e7fd      	b.n	800704a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800704e:	4b0e      	ldr	r3, [pc, #56]	@ (8007088 <vPortValidateInterruptPriority+0x78>)
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007056:	4b0d      	ldr	r3, [pc, #52]	@ (800708c <vPortValidateInterruptPriority+0x7c>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	429a      	cmp	r2, r3
 800705c:	d90b      	bls.n	8007076 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800705e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007062:	f383 8811 	msr	BASEPRI, r3
 8007066:	f3bf 8f6f 	isb	sy
 800706a:	f3bf 8f4f 	dsb	sy
 800706e:	603b      	str	r3, [r7, #0]
}
 8007070:	bf00      	nop
 8007072:	bf00      	nop
 8007074:	e7fd      	b.n	8007072 <vPortValidateInterruptPriority+0x62>
	}
 8007076:	bf00      	nop
 8007078:	3714      	adds	r7, #20
 800707a:	46bd      	mov	sp, r7
 800707c:	bc80      	pop	{r7}
 800707e:	4770      	bx	lr
 8007080:	e000e3f0 	.word	0xe000e3f0
 8007084:	2000090c 	.word	0x2000090c
 8007088:	e000ed0c 	.word	0xe000ed0c
 800708c:	20000910 	.word	0x20000910

08007090 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b08a      	sub	sp, #40	@ 0x28
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007098:	2300      	movs	r3, #0
 800709a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800709c:	f7fe ff5e 	bl	8005f5c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80070a0:	4b5c      	ldr	r3, [pc, #368]	@ (8007214 <pvPortMalloc+0x184>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d101      	bne.n	80070ac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80070a8:	f000 f924 	bl	80072f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80070ac:	4b5a      	ldr	r3, [pc, #360]	@ (8007218 <pvPortMalloc+0x188>)
 80070ae:	681a      	ldr	r2, [r3, #0]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	4013      	ands	r3, r2
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	f040 8095 	bne.w	80071e4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d01e      	beq.n	80070fe <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80070c0:	2208      	movs	r2, #8
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	4413      	add	r3, r2
 80070c6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f003 0307 	and.w	r3, r3, #7
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d015      	beq.n	80070fe <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	f023 0307 	bic.w	r3, r3, #7
 80070d8:	3308      	adds	r3, #8
 80070da:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f003 0307 	and.w	r3, r3, #7
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d00b      	beq.n	80070fe <pvPortMalloc+0x6e>
	__asm volatile
 80070e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070ea:	f383 8811 	msr	BASEPRI, r3
 80070ee:	f3bf 8f6f 	isb	sy
 80070f2:	f3bf 8f4f 	dsb	sy
 80070f6:	617b      	str	r3, [r7, #20]
}
 80070f8:	bf00      	nop
 80070fa:	bf00      	nop
 80070fc:	e7fd      	b.n	80070fa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d06f      	beq.n	80071e4 <pvPortMalloc+0x154>
 8007104:	4b45      	ldr	r3, [pc, #276]	@ (800721c <pvPortMalloc+0x18c>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	687a      	ldr	r2, [r7, #4]
 800710a:	429a      	cmp	r2, r3
 800710c:	d86a      	bhi.n	80071e4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800710e:	4b44      	ldr	r3, [pc, #272]	@ (8007220 <pvPortMalloc+0x190>)
 8007110:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007112:	4b43      	ldr	r3, [pc, #268]	@ (8007220 <pvPortMalloc+0x190>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007118:	e004      	b.n	8007124 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800711a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800711c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800711e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	687a      	ldr	r2, [r7, #4]
 800712a:	429a      	cmp	r2, r3
 800712c:	d903      	bls.n	8007136 <pvPortMalloc+0xa6>
 800712e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d1f1      	bne.n	800711a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007136:	4b37      	ldr	r3, [pc, #220]	@ (8007214 <pvPortMalloc+0x184>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800713c:	429a      	cmp	r2, r3
 800713e:	d051      	beq.n	80071e4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007140:	6a3b      	ldr	r3, [r7, #32]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	2208      	movs	r2, #8
 8007146:	4413      	add	r3, r2
 8007148:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800714a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800714c:	681a      	ldr	r2, [r3, #0]
 800714e:	6a3b      	ldr	r3, [r7, #32]
 8007150:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007154:	685a      	ldr	r2, [r3, #4]
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	1ad2      	subs	r2, r2, r3
 800715a:	2308      	movs	r3, #8
 800715c:	005b      	lsls	r3, r3, #1
 800715e:	429a      	cmp	r2, r3
 8007160:	d920      	bls.n	80071a4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007162:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	4413      	add	r3, r2
 8007168:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800716a:	69bb      	ldr	r3, [r7, #24]
 800716c:	f003 0307 	and.w	r3, r3, #7
 8007170:	2b00      	cmp	r3, #0
 8007172:	d00b      	beq.n	800718c <pvPortMalloc+0xfc>
	__asm volatile
 8007174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007178:	f383 8811 	msr	BASEPRI, r3
 800717c:	f3bf 8f6f 	isb	sy
 8007180:	f3bf 8f4f 	dsb	sy
 8007184:	613b      	str	r3, [r7, #16]
}
 8007186:	bf00      	nop
 8007188:	bf00      	nop
 800718a:	e7fd      	b.n	8007188 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800718c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718e:	685a      	ldr	r2, [r3, #4]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	1ad2      	subs	r2, r2, r3
 8007194:	69bb      	ldr	r3, [r7, #24]
 8007196:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800719a:	687a      	ldr	r2, [r7, #4]
 800719c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800719e:	69b8      	ldr	r0, [r7, #24]
 80071a0:	f000 f90a 	bl	80073b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80071a4:	4b1d      	ldr	r3, [pc, #116]	@ (800721c <pvPortMalloc+0x18c>)
 80071a6:	681a      	ldr	r2, [r3, #0]
 80071a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071aa:	685b      	ldr	r3, [r3, #4]
 80071ac:	1ad3      	subs	r3, r2, r3
 80071ae:	4a1b      	ldr	r2, [pc, #108]	@ (800721c <pvPortMalloc+0x18c>)
 80071b0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80071b2:	4b1a      	ldr	r3, [pc, #104]	@ (800721c <pvPortMalloc+0x18c>)
 80071b4:	681a      	ldr	r2, [r3, #0]
 80071b6:	4b1b      	ldr	r3, [pc, #108]	@ (8007224 <pvPortMalloc+0x194>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	429a      	cmp	r2, r3
 80071bc:	d203      	bcs.n	80071c6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80071be:	4b17      	ldr	r3, [pc, #92]	@ (800721c <pvPortMalloc+0x18c>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4a18      	ldr	r2, [pc, #96]	@ (8007224 <pvPortMalloc+0x194>)
 80071c4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80071c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c8:	685a      	ldr	r2, [r3, #4]
 80071ca:	4b13      	ldr	r3, [pc, #76]	@ (8007218 <pvPortMalloc+0x188>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	431a      	orrs	r2, r3
 80071d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80071d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d6:	2200      	movs	r2, #0
 80071d8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80071da:	4b13      	ldr	r3, [pc, #76]	@ (8007228 <pvPortMalloc+0x198>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	3301      	adds	r3, #1
 80071e0:	4a11      	ldr	r2, [pc, #68]	@ (8007228 <pvPortMalloc+0x198>)
 80071e2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80071e4:	f7fe fec8 	bl	8005f78 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80071e8:	69fb      	ldr	r3, [r7, #28]
 80071ea:	f003 0307 	and.w	r3, r3, #7
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d00b      	beq.n	800720a <pvPortMalloc+0x17a>
	__asm volatile
 80071f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071f6:	f383 8811 	msr	BASEPRI, r3
 80071fa:	f3bf 8f6f 	isb	sy
 80071fe:	f3bf 8f4f 	dsb	sy
 8007202:	60fb      	str	r3, [r7, #12]
}
 8007204:	bf00      	nop
 8007206:	bf00      	nop
 8007208:	e7fd      	b.n	8007206 <pvPortMalloc+0x176>
	return pvReturn;
 800720a:	69fb      	ldr	r3, [r7, #28]
}
 800720c:	4618      	mov	r0, r3
 800720e:	3728      	adds	r7, #40	@ 0x28
 8007210:	46bd      	mov	sp, r7
 8007212:	bd80      	pop	{r7, pc}
 8007214:	2000291c 	.word	0x2000291c
 8007218:	20002930 	.word	0x20002930
 800721c:	20002920 	.word	0x20002920
 8007220:	20002914 	.word	0x20002914
 8007224:	20002924 	.word	0x20002924
 8007228:	20002928 	.word	0x20002928

0800722c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b086      	sub	sp, #24
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d04f      	beq.n	80072de <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800723e:	2308      	movs	r3, #8
 8007240:	425b      	negs	r3, r3
 8007242:	697a      	ldr	r2, [r7, #20]
 8007244:	4413      	add	r3, r2
 8007246:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800724c:	693b      	ldr	r3, [r7, #16]
 800724e:	685a      	ldr	r2, [r3, #4]
 8007250:	4b25      	ldr	r3, [pc, #148]	@ (80072e8 <vPortFree+0xbc>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4013      	ands	r3, r2
 8007256:	2b00      	cmp	r3, #0
 8007258:	d10b      	bne.n	8007272 <vPortFree+0x46>
	__asm volatile
 800725a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800725e:	f383 8811 	msr	BASEPRI, r3
 8007262:	f3bf 8f6f 	isb	sy
 8007266:	f3bf 8f4f 	dsb	sy
 800726a:	60fb      	str	r3, [r7, #12]
}
 800726c:	bf00      	nop
 800726e:	bf00      	nop
 8007270:	e7fd      	b.n	800726e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d00b      	beq.n	8007292 <vPortFree+0x66>
	__asm volatile
 800727a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800727e:	f383 8811 	msr	BASEPRI, r3
 8007282:	f3bf 8f6f 	isb	sy
 8007286:	f3bf 8f4f 	dsb	sy
 800728a:	60bb      	str	r3, [r7, #8]
}
 800728c:	bf00      	nop
 800728e:	bf00      	nop
 8007290:	e7fd      	b.n	800728e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	685a      	ldr	r2, [r3, #4]
 8007296:	4b14      	ldr	r3, [pc, #80]	@ (80072e8 <vPortFree+0xbc>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4013      	ands	r3, r2
 800729c:	2b00      	cmp	r3, #0
 800729e:	d01e      	beq.n	80072de <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d11a      	bne.n	80072de <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	685a      	ldr	r2, [r3, #4]
 80072ac:	4b0e      	ldr	r3, [pc, #56]	@ (80072e8 <vPortFree+0xbc>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	43db      	mvns	r3, r3
 80072b2:	401a      	ands	r2, r3
 80072b4:	693b      	ldr	r3, [r7, #16]
 80072b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80072b8:	f7fe fe50 	bl	8005f5c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	685a      	ldr	r2, [r3, #4]
 80072c0:	4b0a      	ldr	r3, [pc, #40]	@ (80072ec <vPortFree+0xc0>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4413      	add	r3, r2
 80072c6:	4a09      	ldr	r2, [pc, #36]	@ (80072ec <vPortFree+0xc0>)
 80072c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80072ca:	6938      	ldr	r0, [r7, #16]
 80072cc:	f000 f874 	bl	80073b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80072d0:	4b07      	ldr	r3, [pc, #28]	@ (80072f0 <vPortFree+0xc4>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	3301      	adds	r3, #1
 80072d6:	4a06      	ldr	r2, [pc, #24]	@ (80072f0 <vPortFree+0xc4>)
 80072d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80072da:	f7fe fe4d 	bl	8005f78 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80072de:	bf00      	nop
 80072e0:	3718      	adds	r7, #24
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}
 80072e6:	bf00      	nop
 80072e8:	20002930 	.word	0x20002930
 80072ec:	20002920 	.word	0x20002920
 80072f0:	2000292c 	.word	0x2000292c

080072f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80072f4:	b480      	push	{r7}
 80072f6:	b085      	sub	sp, #20
 80072f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80072fa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80072fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007300:	4b27      	ldr	r3, [pc, #156]	@ (80073a0 <prvHeapInit+0xac>)
 8007302:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	f003 0307 	and.w	r3, r3, #7
 800730a:	2b00      	cmp	r3, #0
 800730c:	d00c      	beq.n	8007328 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	3307      	adds	r3, #7
 8007312:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	f023 0307 	bic.w	r3, r3, #7
 800731a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800731c:	68ba      	ldr	r2, [r7, #8]
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	1ad3      	subs	r3, r2, r3
 8007322:	4a1f      	ldr	r2, [pc, #124]	@ (80073a0 <prvHeapInit+0xac>)
 8007324:	4413      	add	r3, r2
 8007326:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800732c:	4a1d      	ldr	r2, [pc, #116]	@ (80073a4 <prvHeapInit+0xb0>)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007332:	4b1c      	ldr	r3, [pc, #112]	@ (80073a4 <prvHeapInit+0xb0>)
 8007334:	2200      	movs	r2, #0
 8007336:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	68ba      	ldr	r2, [r7, #8]
 800733c:	4413      	add	r3, r2
 800733e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007340:	2208      	movs	r2, #8
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	1a9b      	subs	r3, r3, r2
 8007346:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f023 0307 	bic.w	r3, r3, #7
 800734e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	4a15      	ldr	r2, [pc, #84]	@ (80073a8 <prvHeapInit+0xb4>)
 8007354:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007356:	4b14      	ldr	r3, [pc, #80]	@ (80073a8 <prvHeapInit+0xb4>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	2200      	movs	r2, #0
 800735c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800735e:	4b12      	ldr	r3, [pc, #72]	@ (80073a8 <prvHeapInit+0xb4>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	2200      	movs	r2, #0
 8007364:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	68fa      	ldr	r2, [r7, #12]
 800736e:	1ad2      	subs	r2, r2, r3
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007374:	4b0c      	ldr	r3, [pc, #48]	@ (80073a8 <prvHeapInit+0xb4>)
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	4a0a      	ldr	r2, [pc, #40]	@ (80073ac <prvHeapInit+0xb8>)
 8007382:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	4a09      	ldr	r2, [pc, #36]	@ (80073b0 <prvHeapInit+0xbc>)
 800738a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800738c:	4b09      	ldr	r3, [pc, #36]	@ (80073b4 <prvHeapInit+0xc0>)
 800738e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007392:	601a      	str	r2, [r3, #0]
}
 8007394:	bf00      	nop
 8007396:	3714      	adds	r7, #20
 8007398:	46bd      	mov	sp, r7
 800739a:	bc80      	pop	{r7}
 800739c:	4770      	bx	lr
 800739e:	bf00      	nop
 80073a0:	20000914 	.word	0x20000914
 80073a4:	20002914 	.word	0x20002914
 80073a8:	2000291c 	.word	0x2000291c
 80073ac:	20002924 	.word	0x20002924
 80073b0:	20002920 	.word	0x20002920
 80073b4:	20002930 	.word	0x20002930

080073b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80073b8:	b480      	push	{r7}
 80073ba:	b085      	sub	sp, #20
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80073c0:	4b27      	ldr	r3, [pc, #156]	@ (8007460 <prvInsertBlockIntoFreeList+0xa8>)
 80073c2:	60fb      	str	r3, [r7, #12]
 80073c4:	e002      	b.n	80073cc <prvInsertBlockIntoFreeList+0x14>
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	60fb      	str	r3, [r7, #12]
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d8f7      	bhi.n	80073c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	68ba      	ldr	r2, [r7, #8]
 80073e0:	4413      	add	r3, r2
 80073e2:	687a      	ldr	r2, [r7, #4]
 80073e4:	429a      	cmp	r2, r3
 80073e6:	d108      	bne.n	80073fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	685a      	ldr	r2, [r3, #4]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	441a      	add	r2, r3
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	68ba      	ldr	r2, [r7, #8]
 8007404:	441a      	add	r2, r3
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	429a      	cmp	r2, r3
 800740c:	d118      	bne.n	8007440 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681a      	ldr	r2, [r3, #0]
 8007412:	4b14      	ldr	r3, [pc, #80]	@ (8007464 <prvInsertBlockIntoFreeList+0xac>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	429a      	cmp	r2, r3
 8007418:	d00d      	beq.n	8007436 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	685a      	ldr	r2, [r3, #4]
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	441a      	add	r2, r3
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	681a      	ldr	r2, [r3, #0]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	601a      	str	r2, [r3, #0]
 8007434:	e008      	b.n	8007448 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007436:	4b0b      	ldr	r3, [pc, #44]	@ (8007464 <prvInsertBlockIntoFreeList+0xac>)
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	601a      	str	r2, [r3, #0]
 800743e:	e003      	b.n	8007448 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007448:	68fa      	ldr	r2, [r7, #12]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	429a      	cmp	r2, r3
 800744e:	d002      	beq.n	8007456 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	687a      	ldr	r2, [r7, #4]
 8007454:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007456:	bf00      	nop
 8007458:	3714      	adds	r7, #20
 800745a:	46bd      	mov	sp, r7
 800745c:	bc80      	pop	{r7}
 800745e:	4770      	bx	lr
 8007460:	20002914 	.word	0x20002914
 8007464:	2000291c 	.word	0x2000291c

08007468 <memset>:
 8007468:	4603      	mov	r3, r0
 800746a:	4402      	add	r2, r0
 800746c:	4293      	cmp	r3, r2
 800746e:	d100      	bne.n	8007472 <memset+0xa>
 8007470:	4770      	bx	lr
 8007472:	f803 1b01 	strb.w	r1, [r3], #1
 8007476:	e7f9      	b.n	800746c <memset+0x4>

08007478 <__libc_init_array>:
 8007478:	b570      	push	{r4, r5, r6, lr}
 800747a:	2600      	movs	r6, #0
 800747c:	4d0c      	ldr	r5, [pc, #48]	@ (80074b0 <__libc_init_array+0x38>)
 800747e:	4c0d      	ldr	r4, [pc, #52]	@ (80074b4 <__libc_init_array+0x3c>)
 8007480:	1b64      	subs	r4, r4, r5
 8007482:	10a4      	asrs	r4, r4, #2
 8007484:	42a6      	cmp	r6, r4
 8007486:	d109      	bne.n	800749c <__libc_init_array+0x24>
 8007488:	f000 f828 	bl	80074dc <_init>
 800748c:	2600      	movs	r6, #0
 800748e:	4d0a      	ldr	r5, [pc, #40]	@ (80074b8 <__libc_init_array+0x40>)
 8007490:	4c0a      	ldr	r4, [pc, #40]	@ (80074bc <__libc_init_array+0x44>)
 8007492:	1b64      	subs	r4, r4, r5
 8007494:	10a4      	asrs	r4, r4, #2
 8007496:	42a6      	cmp	r6, r4
 8007498:	d105      	bne.n	80074a6 <__libc_init_array+0x2e>
 800749a:	bd70      	pop	{r4, r5, r6, pc}
 800749c:	f855 3b04 	ldr.w	r3, [r5], #4
 80074a0:	4798      	blx	r3
 80074a2:	3601      	adds	r6, #1
 80074a4:	e7ee      	b.n	8007484 <__libc_init_array+0xc>
 80074a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80074aa:	4798      	blx	r3
 80074ac:	3601      	adds	r6, #1
 80074ae:	e7f2      	b.n	8007496 <__libc_init_array+0x1e>
 80074b0:	080075dc 	.word	0x080075dc
 80074b4:	080075dc 	.word	0x080075dc
 80074b8:	080075dc 	.word	0x080075dc
 80074bc:	080075e0 	.word	0x080075e0

080074c0 <memcpy>:
 80074c0:	440a      	add	r2, r1
 80074c2:	4291      	cmp	r1, r2
 80074c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80074c8:	d100      	bne.n	80074cc <memcpy+0xc>
 80074ca:	4770      	bx	lr
 80074cc:	b510      	push	{r4, lr}
 80074ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074d2:	4291      	cmp	r1, r2
 80074d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074d8:	d1f9      	bne.n	80074ce <memcpy+0xe>
 80074da:	bd10      	pop	{r4, pc}

080074dc <_init>:
 80074dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074de:	bf00      	nop
 80074e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074e2:	bc08      	pop	{r3}
 80074e4:	469e      	mov	lr, r3
 80074e6:	4770      	bx	lr

080074e8 <_fini>:
 80074e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ea:	bf00      	nop
 80074ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074ee:	bc08      	pop	{r3}
 80074f0:	469e      	mov	lr, r3
 80074f2:	4770      	bx	lr
