Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c669b2e72b734755868d069831720dff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot async_fifo_tb_behav xil_defaultlib.async_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bin_gray
Compiling module xil_defaultlib.write_ptr
Compiling module xil_defaultlib.read_ptr
Compiling module xil_defaultlib.sync_gray
Compiling module xil_defaultlib.fifo_memory
Compiling module xil_defaultlib.Asynchronous_FIFO
Compiling module xil_defaultlib.async_fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot async_fifo_tb_behav
