<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4816" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4816{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4816{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4816{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4816{left:189px;bottom:943px;letter-spacing:-0.12px;}
#t5_4816{left:526px;bottom:943px;letter-spacing:-0.12px;}
#t6_4816{left:526px;bottom:921px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#t7_4816{left:526px;bottom:904px;letter-spacing:-0.11px;}
#t8_4816{left:526px;bottom:883px;letter-spacing:-0.11px;}
#t9_4816{left:526px;bottom:866px;letter-spacing:-0.1px;}
#ta_4816{left:189px;bottom:842px;letter-spacing:-0.18px;}
#tb_4816{left:526px;bottom:842px;letter-spacing:-0.12px;}
#tc_4816{left:526px;bottom:820px;letter-spacing:-0.11px;}
#td_4816{left:526px;bottom:804px;letter-spacing:-0.11px;}
#te_4816{left:526px;bottom:782px;letter-spacing:-0.11px;}
#tf_4816{left:526px;bottom:765px;letter-spacing:-0.1px;}
#tg_4816{left:189px;bottom:741px;letter-spacing:-0.16px;}
#th_4816{left:526px;bottom:741px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#ti_4816{left:526px;bottom:719px;letter-spacing:-0.11px;}
#tj_4816{left:526px;bottom:703px;letter-spacing:-0.11px;}
#tk_4816{left:526px;bottom:681px;letter-spacing:-0.11px;}
#tl_4816{left:526px;bottom:664px;letter-spacing:-0.1px;}
#tm_4816{left:189px;bottom:640px;letter-spacing:-0.14px;}
#tn_4816{left:526px;bottom:640px;letter-spacing:-0.12px;}
#to_4816{left:189px;bottom:594px;letter-spacing:-0.14px;}
#tp_4816{left:526px;bottom:594px;letter-spacing:-0.12px;}
#tq_4816{left:526px;bottom:573px;letter-spacing:-0.11px;word-spacing:-0.43px;}
#tr_4816{left:526px;bottom:556px;letter-spacing:-0.11px;}
#ts_4816{left:526px;bottom:539px;letter-spacing:-0.11px;}
#tt_4816{left:526px;bottom:518px;letter-spacing:-0.11px;}
#tu_4816{left:526px;bottom:501px;letter-spacing:-0.1px;}
#tv_4816{left:189px;bottom:477px;letter-spacing:-0.14px;}
#tw_4816{left:526px;bottom:477px;letter-spacing:-0.12px;}
#tx_4816{left:526px;bottom:455px;letter-spacing:-0.11px;word-spacing:-0.43px;}
#ty_4816{left:526px;bottom:438px;letter-spacing:-0.12px;}
#tz_4816{left:526px;bottom:422px;letter-spacing:-0.1px;}
#t10_4816{left:526px;bottom:400px;letter-spacing:-0.11px;}
#t11_4816{left:526px;bottom:383px;letter-spacing:-0.1px;}
#t12_4816{left:189px;bottom:359px;letter-spacing:-0.15px;}
#t13_4816{left:526px;bottom:359px;letter-spacing:-0.12px;}
#t14_4816{left:526px;bottom:338px;letter-spacing:-0.11px;word-spacing:-0.53px;}
#t15_4816{left:526px;bottom:321px;letter-spacing:-0.11px;}
#t16_4816{left:526px;bottom:299px;letter-spacing:-0.11px;}
#t17_4816{left:526px;bottom:283px;letter-spacing:-0.1px;}
#t18_4816{left:189px;bottom:258px;letter-spacing:-0.17px;}
#t19_4816{left:526px;bottom:258px;letter-spacing:-0.12px;}
#t1a_4816{left:526px;bottom:237px;letter-spacing:-0.11px;}
#t1b_4816{left:526px;bottom:220px;letter-spacing:-0.11px;}
#t1c_4816{left:526px;bottom:203px;letter-spacing:-0.11px;}
#t1d_4816{left:526px;bottom:182px;letter-spacing:-0.11px;}
#t1e_4816{left:526px;bottom:165px;letter-spacing:-0.1px;}
#t1f_4816{left:189px;bottom:140px;letter-spacing:-0.14px;}
#t1g_4816{left:526px;bottom:140px;letter-spacing:-0.14px;}
#t1h_4816{left:81px;bottom:116px;letter-spacing:-0.16px;}
#t1i_4816{left:138px;bottom:116px;letter-spacing:-0.16px;}
#t1j_4816{left:189px;bottom:116px;letter-spacing:-0.15px;}
#t1k_4816{left:433px;bottom:116px;letter-spacing:-0.13px;}
#t1l_4816{left:526px;bottom:116px;letter-spacing:-0.12px;}
#t1m_4816{left:89px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1n_4816{left:175px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1o_4816{left:124px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1p_4816{left:90px;bottom:1049px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1q_4816{left:213px;bottom:1031px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1r_4816{left:100px;bottom:1008px;letter-spacing:-0.12px;}
#t1s_4816{left:101px;bottom:991px;letter-spacing:-0.13px;}
#t1t_4816{left:224px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1u_4816{left:455px;bottom:991px;letter-spacing:-0.16px;}
#t1v_4816{left:640px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1w_4816{left:87px;bottom:967px;letter-spacing:-0.18px;}
#t1x_4816{left:143px;bottom:967px;letter-spacing:-0.14px;}

.s1_4816{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4816{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4816{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4816{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4816{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4816" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4816Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4816" style="-webkit-user-select: none;"><object width="935" height="1210" data="4816/4816.svg" type="image/svg+xml" id="pdf4816" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4816" class="t s1_4816">2-294 </span><span id="t2_4816" class="t s1_4816">Vol. 4 </span>
<span id="t3_4816" class="t s2_4816">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4816" class="t s3_4816">22 </span><span id="t5_4816" class="t s3_4816">VR Therm Alert Log </span>
<span id="t6_4816" class="t s3_4816">When set, indicates that the VR Therm Alert Status bit </span>
<span id="t7_4816" class="t s3_4816">has asserted since the log bit was last cleared. </span>
<span id="t8_4816" class="t s3_4816">This log bit will remain set until cleared by software </span>
<span id="t9_4816" class="t s3_4816">writing 0. </span>
<span id="ta_4816" class="t s3_4816">23 </span><span id="tb_4816" class="t s3_4816">VR Thermal Design Current Log </span>
<span id="tc_4816" class="t s3_4816">When set, indicates that the VR TDC Status bit has </span>
<span id="td_4816" class="t s3_4816">asserted since the log bit was last cleared. </span>
<span id="te_4816" class="t s3_4816">This log bit will remain set until cleared by software </span>
<span id="tf_4816" class="t s3_4816">writing 0. </span>
<span id="tg_4816" class="t s3_4816">24 </span><span id="th_4816" class="t s3_4816">Other Log </span>
<span id="ti_4816" class="t s3_4816">When set, indicates that the Other Status bit has </span>
<span id="tj_4816" class="t s3_4816">asserted since the log bit was last cleared. </span>
<span id="tk_4816" class="t s3_4816">This log bit will remain set until cleared by software </span>
<span id="tl_4816" class="t s3_4816">writing 0. </span>
<span id="tm_4816" class="t s3_4816">25 </span><span id="tn_4816" class="t s3_4816">Reserved </span>
<span id="to_4816" class="t s3_4816">26 </span><span id="tp_4816" class="t s3_4816">Package/Platform-Level PL1 Power Limiting Log </span>
<span id="tq_4816" class="t s3_4816">When set, indicates that the Package or Platform Level </span>
<span id="tr_4816" class="t s3_4816">PL1 Power Limiting Status bit has asserted since the </span>
<span id="ts_4816" class="t s3_4816">log bit was last cleared. </span>
<span id="tt_4816" class="t s3_4816">This log bit will remain set until cleared by software </span>
<span id="tu_4816" class="t s3_4816">writing 0. </span>
<span id="tv_4816" class="t s3_4816">27 </span><span id="tw_4816" class="t s3_4816">Package/Platform-Level PL2 Power Limiting Log </span>
<span id="tx_4816" class="t s3_4816">When set, indicates that the Package or Platform Level </span>
<span id="ty_4816" class="t s3_4816">PL2/PL3 Power Limiting Status bit has asserted since </span>
<span id="tz_4816" class="t s3_4816">the log bit was last cleared. </span>
<span id="t10_4816" class="t s3_4816">This log bit will remain set until cleared by software </span>
<span id="t11_4816" class="t s3_4816">writing 0. </span>
<span id="t12_4816" class="t s3_4816">28 </span><span id="t13_4816" class="t s3_4816">Max Turbo Limit Log </span>
<span id="t14_4816" class="t s3_4816">When set, indicates that the Max Turbo Limit Status bit </span>
<span id="t15_4816" class="t s3_4816">has asserted since the log bit was last cleared. </span>
<span id="t16_4816" class="t s3_4816">This log bit will remain set until cleared by software </span>
<span id="t17_4816" class="t s3_4816">writing 0. </span>
<span id="t18_4816" class="t s3_4816">29 </span><span id="t19_4816" class="t s3_4816">Turbo Transition Attenuation Log </span>
<span id="t1a_4816" class="t s3_4816">When set, indicates that the Turbo Transition </span>
<span id="t1b_4816" class="t s3_4816">Attenuation Status bit has asserted since the log bit </span>
<span id="t1c_4816" class="t s3_4816">was last cleared. </span>
<span id="t1d_4816" class="t s3_4816">This log bit will remain set until cleared by software </span>
<span id="t1e_4816" class="t s3_4816">writing 0. </span>
<span id="t1f_4816" class="t s3_4816">63:30 </span><span id="t1g_4816" class="t s3_4816">Reserved </span>
<span id="t1h_4816" class="t s3_4816">652H </span><span id="t1i_4816" class="t s3_4816">1618 </span><span id="t1j_4816" class="t s3_4816">MSR_PKG_HDC_CONFIG </span><span id="t1k_4816" class="t s3_4816">Package </span><span id="t1l_4816" class="t s3_4816">HDC Configuration (R/W) </span>
<span id="t1m_4816" class="t s4_4816">Table 2-39. </span><span id="t1n_4816" class="t s4_4816">Additional MSRs Supported by 6th Generation, 7th Generation, 8th Generation, 9th Generation, </span>
<span id="t1o_4816" class="t s4_4816">10th Generation, 11th Generation, 12th Generation, and 13th Generation Intel® Core™ Processors, </span>
<span id="t1p_4816" class="t s4_4816">Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation Intel® Xeon® Scalable Processor Family, </span>
<span id="t1q_4816" class="t s4_4816">8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors </span>
<span id="t1r_4816" class="t s5_4816">Register </span>
<span id="t1s_4816" class="t s5_4816">Address </span><span id="t1t_4816" class="t s5_4816">Register Name / Bit Fields </span><span id="t1u_4816" class="t s5_4816">Scope </span><span id="t1v_4816" class="t s5_4816">Bit Description </span>
<span id="t1w_4816" class="t s5_4816">Hex </span><span id="t1x_4816" class="t s5_4816">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
