Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/ISE_Program/My_LEDP2S/shift_reg72b_sim_isim_beh.exe -prj E:/ISE_Program/My_LEDP2S/shift_reg72b_sim_beh.prj work.shift_reg72b_sim work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "E:/ISE_Program/My_LEDP2S/shift_reg.v" into library work
Analyzing Verilog file "E:/ISE_Program/My_LEDP2S/shift_reg72b.v" into library work
Analyzing Verilog file "E:/ISE_Program/My_LEDP2S/shift_reg72b_sim.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module FD
Compiling module INV
Compiling module AND2
Compiling module OR2
Compiling module shift_reg
Compiling module shift_reg72b
Compiling module shift_reg72b_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 8 Verilog Units
Built simulation executable E:/ISE_Program/My_LEDP2S/shift_reg72b_sim_isim_beh.exe
Fuse Memory Usage: 28884 KB
Fuse CPU Usage: 280 ms
