* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Sep 14 2025 20:14:40

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev  D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP  --package  TQ144  --outdir  D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc  --dst_sdc_file  D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: U712_TOP
Used Logic Cell: 271/3520
Used Logic Tile: 106/440
Used IO Cell:    98/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: CLK80_PLL
Clock Source: CLK40_IN_c GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 CONSTANT_ONE_NET 
Clock Driver: pll (SB_PLL40_2F_CORE)
Driver Position: (12, 0, 1)
Fanout to FF: 89
Fanout to Tile: 51

Clock Domain: CLK40_PLL
Clock Source: CLK40_IN_c GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 CONSTANT_ONE_NET 
Clock Driver: pll (SB_PLL40_2F_CORE)
Driver Position: (12, 0, 1)
Fanout to FF: 5
Fanout to Tile: 3

Clock Domain: C3_c_g
Clock Source: C3_c 
Clock Driver: C3_ibuf_RNIRKME (ICE_GB)
Driver Position: (25, 10, 1)
Fanout to FF: 10
Fanout to Tile: 7

Clock Domain: C1_c_g
Clock Source: C1_c 
Clock Driver: C1_ibuf_RNIPA2A (ICE_GB)
Driver Position: (13, 21, 0)
Fanout to FF: 18
Fanout to Tile: 10


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
19|   0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 2   
18|   0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
17|   0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0   
16|   0 0 0 0 0 0 0 0 1 1 3 1 1 1 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 2 2 1 0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 1 0 2 6 7 4 1 1 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 1 8 1 3 8 2 8 4 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 2 8 8 8 1 4 1 1 2 1 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 1 8 8 8 6 3 1 0 1 2 2 4 2 1 0 0 0 0 0 0   
10|   0 0 0 0 0 5 5 8 1 5 1 3 2 1 1 1 1 1 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 2 6 4 0 3 3 3 3 1 1 1 1 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 0 1 0 1 8 4 5 3 2 1 2 2 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 2.56

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  6    
18|     0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  0  4  1  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  3  4  6  3  2  1  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  6  4  2  0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  1  0  6 11 12  8  1  4  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  3 16  4  5 15  5 14  6  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  4 22 19 17  4  5  4  4  3  2  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  2 20 17 19 17  9  2  0  4  5  4  4  4  3  0  0  0  0  0  0    
10|     0  0  0  0  0 12 12 18  2 17  3 10  5  4  3  3  3  1  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  6 13  6  0 10  8  8  9  3  3  3  2  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  2  0  4 16 10 13  9  5  3  5  5  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  4  4  2  4  3  3  3  3  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  4  1  4  4  4  4  4  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  1  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 6.07

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  8    
18|     0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  0  4  1  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  3  4 11  3  2  1  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  6  4  2  0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  1  0  7 20 22  9  1  4  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  3 29  4  5 26  7 25 13  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  6 29 25 27  4  8  4  4  3  2  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  2 30 22 27 21 11  2  0  4  8  4  4  6  3  0  0  0  0  0  0    
10|     0  0  0  0  0 14 12 29  2 18  3 12  6  4  3  3  3  1  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  7 18 12  0 10 10 10 12  3  3  3  2  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  2  0  4 16 16 20 12  6  3  6  6  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  4  4  2  4  3  3  3  3  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  4  1  4  4  4  4  4  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  1  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 30
Average number of input pins per logic tile: 7.85

***** Run Time Info *****
Run Time:  0
