{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 13:13:47 2010 " "Info: Processing started: Tue Nov 30 13:13:47 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off display -c display --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off display -c display --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[0\] s\[3\] 8.723 ns Longest " "Info: Longest tpd from source pin \"a\[0\]\" to destination pin \"s\[3\]\" is 8.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns a\[0\] 1 PIN PIN_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 3; PIN Node = 'a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "somador4bits.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/display/somador4bits.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.550 ns) + CELL(0.150 ns) 3.699 ns sc:soma2\|c_out~0 2 COMB LCCOMB_X33_Y4_N28 2 " "Info: 2: + IC(2.550 ns) + CELL(0.150 ns) = 3.699 ns; Loc. = LCCOMB_X33_Y4_N28; Fanout = 2; COMB Node = 'sc:soma2\|c_out~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { a[0] sc:soma2|c_out~0 } "NODE_NAME" } } { "sc.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/display/sc.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 4.373 ns sc:soma3\|c_out~0 3 COMB LCCOMB_X33_Y4_N0 2 " "Info: 3: + IC(0.254 ns) + CELL(0.420 ns) = 4.373 ns; Loc. = LCCOMB_X33_Y4_N0; Fanout = 2; COMB Node = 'sc:soma3\|c_out~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { sc:soma2|c_out~0 sc:soma3|c_out~0 } "NODE_NAME" } } { "sc.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/display/sc.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.766 ns sc:soma4\|s 4 COMB LCCOMB_X33_Y4_N2 1 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 4.766 ns; Loc. = LCCOMB_X33_Y4_N2; Fanout = 1; COMB Node = 'sc:soma4\|s'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { sc:soma3|c_out~0 sc:soma4|s } "NODE_NAME" } } { "sc.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/display/sc.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(2.798 ns) 8.723 ns s\[3\] 5 PIN PIN_AD11 0 " "Info: 5: + IC(1.159 ns) + CELL(2.798 ns) = 8.723 ns; Loc. = PIN_AD11; Fanout = 0; PIN Node = 's\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.957 ns" { sc:soma4|s s[3] } "NODE_NAME" } } { "somador4bits.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/display/somador4bits.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.517 ns ( 51.78 % ) " "Info: Total cell delay = 4.517 ns ( 51.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.206 ns ( 48.22 % ) " "Info: Total interconnect delay = 4.206 ns ( 48.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.723 ns" { a[0] sc:soma2|c_out~0 sc:soma3|c_out~0 sc:soma4|s s[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.723 ns" { a[0] {} a[0]~combout {} sc:soma2|c_out~0 {} sc:soma3|c_out~0 {} sc:soma4|s {} s[3] {} } { 0.000ns 0.000ns 2.550ns 0.254ns 0.243ns 1.159ns } { 0.000ns 0.999ns 0.150ns 0.420ns 0.150ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 13:13:48 2010 " "Info: Processing ended: Tue Nov 30 13:13:48 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
