// Seed: 4088506082
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  assign module_1.id_4 = 0;
  output tri1 id_2;
  input wire id_1;
  assign id_4 = id_1;
  logic id_9 = id_3;
  wire  id_10;
  assign #id_11 id_2 = 1;
endmodule
module module_1 (
    input  wire id_0,
    output wor  id_1,
    inout  wire id_2,
    input  wire id_3,
    output tri0 id_4,
    inout  tri1 id_5,
    input  wor  id_6,
    output tri0 id_7,
    output tri0 id_8,
    input  tri1 id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
