set ::env(PROJECT_NAME) osc_alu
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/osc_alu/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/osc_alu/rtl/oc8051_alu.v
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) digital_design
