
*** Running vivado
    with args -log memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source memory.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon May  5 00:23:23 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source memory.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/utils_1/imports/synth_1/risc_cpu.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/utils_1/imports/synth_1/risc_cpu.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top memory -part xc7a15tcpg236-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcpg236-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7684
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.910 ; gain = 466.805
---------------------------------------------------------------------------------
ERROR: [Synth 8-10632] declarations are not allowed in an unnamed block [D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/memory.v:53]
INFO: [Synth 8-10285] module 'memory' is ignored due to previous errors [D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/memory.v:69]
INFO: [Synth 8-9084] Verilog file 'D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/memory.v' ignored due to errors
ERROR: [Synth 8-12188] Failed to read verilog 'D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/memory.v'
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1125.250 ; gain = 565.145
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon May  5 00:23:38 2025...
