use alloc::{boxed::Box, vec};

use crate::bus::Bus;
use crate::csr::*;
use crate::decode::*;
use crate::exception::Exception;

/// Why `step`/`run` returned control to the caller.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum StopReason {
    /// Instruction budget exhausted; just call run() again.
    Budget,
    /// ECALL returned to the caller. Architecture tests use this as a stop
    /// marker. Direct Linux boot uses it for supervisor SBI calls.
    Ecall,
    /// EBREAK executed without a configured trap handler.
    Break,
    /// An exception occurred without a configured trap handler.
    Trap(Exception),
    /// WFI with no pending interrupt (full-system only): host may idle.
    Wfi,
}

/// Result from a decoded block. `Trapped` means a synchronous exception was
/// delivered to the configured system trap handler; the caller must route the
/// new PC before it executes another cached instruction.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum DecodedRunOutcome {
    Stop(StopReason),
    Trapped,
}

/// One instruction after variable-length fetch and RVC expansion.
///
/// The full-system interpreter caches this representation by code page. The
/// architecture semantics remain in [`Cpu::execute_decoded`], so cached and
/// uncached execution cannot drift into separate decoders.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct DecodedInsn {
    bits: u32,
    len: u8,
    valid: bool,
}

impl DecodedInsn {
    pub const INVALID: Self = Self {
        bits: 0,
        len: 0,
        valid: false,
    };

    /// Decode an instruction from the four bytes beginning at its PC.
    /// Only the low halfword is consumed for a compressed instruction.
    #[inline]
    pub fn from_word(word: u32) -> Self {
        let lo = word & 0xffff;
        if lo & 3 == 3 {
            Self {
                bits: word,
                len: 4,
                valid: true,
            }
        } else {
            match crate::compressed::expand(lo as u16) {
                Some(bits) => Self {
                    bits,
                    len: 2,
                    valid: true,
                },
                None => Self {
                    bits: lo,
                    len: 2,
                    valid: false,
                },
            }
        }
    }

    #[inline]
    pub fn bits(self) -> u32 {
        self.bits
    }

    #[inline]
    pub fn byte_len(self) -> u64 {
        u64::from(self.len)
    }

    /// Boundaries at which the page-cache dispatcher must reconsider the next
    /// execution route. Memory faults and illegal instructions are detected at
    /// runtime and also leave the cached straight-line path immediately.
    #[inline]
    pub fn ends_basic_block(self) -> bool {
        !self.valid || matches!(opcode(self.bits), 0x0f | 0x63 | 0x67 | 0x6f | 0x73)
    }
}

/// Memory access type, for translation and fault selection.
#[derive(Clone, Copy, PartialEq, Eq)]
enum Access {
    Fetch,
    Load,
    Store,
}

// 12 bits = 4096 entries/class. 256 was fine for small-working-set loops but
// direct-mapped-thrashes on multi-MB working sets (a compiler's symbol tables
// and mallocs): every conflict is a page walk in the interpreter and a block
// BAIL in the JIT. 4096 entries cover common Sv39 working sets without a
// large cold-state allocation.
const TLB_BITS: u32 = 12;
const TLB_SIZE: usize = 1 << TLB_BITS;
const TLB_INVALID: u64 = !0;
// RV64 leaves 12 bits above the complete 52-bit virtual page number.
// Permission context occupies those bits, so translations from U/S/M and
// SUM/MXR states can stay resident across traps without becoming interchangeable.
const TLB_VPN_BITS: u32 = 52;
const TLB_VPN_MASK: u64 = (1 << TLB_VPN_BITS) - 1;
const TLB_CONTEXT_SHIFT: u32 = TLB_VPN_BITS;
const MAP_GENERATION_MASK: u64 = u32::MAX as u64;
/// Instructions between interrupt polls in the interpreter (see irq_poll_cd).
const IRQ_POLL_INTERVAL: u32 = 32;

/// Heap-backed fixed-width TLB rows.
///
/// Keeping the rows contiguous preserves the generated-code pointer ABI. The
/// heap allocation also keeps the roughly 160 KiB translation cache out of
/// `Cpu` value copies and Wasm stack frames.
struct TlbRows<T, const ROWS: usize> {
    entries: Box<[T]>,
}

impl<T: Clone, const ROWS: usize> TlbRows<T, ROWS> {
    fn new(value: T) -> Self {
        Self {
            entries: vec![value; ROWS * TLB_SIZE].into_boxed_slice(),
        }
    }

    fn fill(&mut self, value: T) {
        self.entries.fill(value);
    }
}

impl<T, const ROWS: usize> TlbRows<T, ROWS> {
    const fn len(&self) -> usize {
        ROWS
    }
}

impl<T, const ROWS: usize> core::ops::Index<usize> for TlbRows<T, ROWS> {
    type Output = [T];

    #[inline]
    fn index(&self, row: usize) -> &Self::Output {
        let start = row * TLB_SIZE;
        &self.entries[start..start + TLB_SIZE]
    }
}

impl<T, const ROWS: usize> core::ops::IndexMut<usize> for TlbRows<T, ROWS> {
    #[inline]
    fn index_mut(&mut self, row: usize) -> &mut Self::Output {
        let start = row * TLB_SIZE;
        &mut self.entries[start..start + TLB_SIZE]
    }
}

/// RV64I hart state + interpreter.
///
/// Generic over [`Bus`]. Architecture tests use flat memory. The product
/// machine uses translated RAM, MMIO, and interrupts.
pub struct Cpu {
    /// x0..x31; x0 reads as zero (enforced at write sites).
    pub x: [u64; 32],
    pub pc: u64,
    /// Retired instruction count (minstret / rdinstret).
    pub insn_count: u64,
    /// LR/SC reservation address (A extension); None = no reservation.
    pub reservation: Option<u64>,
    /// Debug ring buffer of the last user ecalls: (a7 syscall nr, satp).
    /// Written on every U-mode ecall; dumped by the host to diagnose hangs.
    pub syscall_log: [(u64, u64); 64],
    pub syscall_log_pos: usize,
    /// f0..f31 (F/D extensions). f32 values are NaN-boxed in the low bits.
    pub f: [u64; 32],
    /// fcsr: fflags[4:0] | frm[7:5].
    pub fcsr: u32,
    /// Privileged state. Architecture tests can omit MMU and trap state.
    pub sys: Option<SysCsrs>,
    /// Return supervisor ECALLs to the machine instead of trapping to M-mode.
    /// Used by firmware-free Linux boot, where the emulator is the SBI layer.
    pub host_sbi: bool,
    /// Diagnostics: exception counts by cause, interrupt counts by cause.
    pub exc_counts: [u64; 16],
    pub irq_counts: [u64; 16],
    /// Bumped whenever the va→pa code mapping may have changed (satp write,
    /// SFENCE.VMA). A JIT host keyed on virtual pc flushes its cache when
    /// this changes, which removes the need to re-verify pa on every block
    /// dispatch. Privilege changes do NOT bump it (they flush the data TLB
    /// but leave va→pa identity for a given satp intact).
    pub jit_flush_gen: u64,
    /// Instruction-cache synchronization generation. A page decoder may retain
    /// old instruction bytes until FENCE.I, then must discard them before the
    /// next basic block.
    pub icache_gen: u64,
    /// Instructions still to run before the next interrupt poll. Sampling the
    /// bus's interrupt lines is a virtual call plus a CLINT/PLIC evaluation; at
    /// one poll per instruction it was most of the interpreter's cost. Between
    /// polls the lines can only change when devices advance (the host's
    /// sync_devices) — a guest write that could make an interrupt deliverable
    /// resets this to zero, so enabling interrupts still takes effect at once.
    irq_poll_cd: u32,
    /// Packed JIT translation state. The low 32 bits are bumped after an event
    /// that can stale a cached va→pa code mapping (SFENCE.VMA, satp write).
    /// Permission-context bits occupy the otherwise unused high bits and are
    /// read live by compiled memory operations. Keeping both in one cell gives
    /// generated code one stable address without growing [`Cpu`].
    pub map_gen: u64,
    // Direct-mapped TLBs (virtual page tag -> pa-va diff), one per access
    // type so permission bits never need re-checking on a hit.
    tlb_tag: TlbRows<u64, 3>,
    tlb_diff: TlbRows<u64, 3>,
    // Fused JIT-TLB ([0]=load, [1]=store): stores a *linear memory offset*
    // (`linear_index = va + off`) instead of a pa-va diff, and is filled ONLY
    // for pages the JIT can access directly — in guest RAM (and, for stores,
    // writable and not holding compiled code). So a hit lets a JIT block skip
    // the RAM range-check and store-to-compiled-page check entirely; the whole
    // inline memory op becomes tag-match + one add. Filled lazily by the
    // interpreter's own loads/stores (i.e. on JIT bail); flushed with the TLB.
    jtlb_tag: TlbRows<u64, 2>,
    jtlb_off: TlbRows<i64, 2>,
}

/// NaN-box an f32 into a 64-bit F register (high 32 bits all-ones).
#[inline]
fn box32(v: f32) -> u64 {
    0xffff_ffff_0000_0000 | v.to_bits() as u64
}

impl Default for Cpu {
    fn default() -> Self {
        Self::new()
    }
}

impl Cpu {
    pub fn new() -> Self {
        Self {
            x: [0; 32],
            pc: 0,
            insn_count: 0,
            syscall_log: [(u64::MAX, 0); 64],
            syscall_log_pos: 0,
            reservation: None,
            f: [0; 32],
            fcsr: 0,
            sys: None,
            host_sbi: false,
            exc_counts: [0; 16],
            irq_counts: [0; 16],
            jit_flush_gen: 0,
            icache_gen: 0,
            irq_poll_cd: 0,
            map_gen: 0,
            tlb_tag: TlbRows::new(TLB_INVALID),
            tlb_diff: TlbRows::new(0),
            jtlb_tag: TlbRows::new(TLB_INVALID),
            jtlb_off: TlbRows::new(0),
        }
    }

    /// Enable full-system mode: M/S/U privileges, MMU, traps. The hart
    /// resets to M-mode at `pc` with a0=hartid, a1=dtb (set by caller).
    pub fn enable_system(&mut self, hartid: u64) {
        let mut sys = SysCsrs::new();
        sys.mhartid = hartid;
        self.sys = Some(sys);
        self.refresh_jit_tlb_context();
    }

    /// Route supervisor-mode ECALLs to the host as [`StopReason::Ecall`].
    pub fn enable_host_sbi(&mut self) {
        self.host_sbi = true;
    }

    pub fn flush_tlb(&mut self) {
        self.tlb_tag.fill(TLB_INVALID);
        self.jtlb_tag.fill(TLB_INVALID);
    }

    /// Invalidate every cached access class for one virtual page. Context is
    /// deliberately ignored: SFENCE.VMA without ASID support must remove all
    /// permission-context variants of the current address space.
    pub fn flush_tlb_page(&mut self, va: u64) {
        let vpn = (va >> 12) & TLB_VPN_MASK;
        let index = vpn as usize & (TLB_SIZE - 1);
        for access in 0..self.tlb_tag.len() {
            let tag = self.tlb_tag[access][index];
            if tag != TLB_INVALID && tag & TLB_VPN_MASK == vpn {
                self.tlb_tag[access][index] = TLB_INVALID;
            }
        }
        for access in 0..self.jtlb_tag.len() {
            let tag = self.jtlb_tag[access][index];
            if tag != TLB_INVALID && tag & TLB_VPN_MASK == vpn {
                self.jtlb_tag[access][index] = TLB_INVALID;
            }
        }
    }

    /// Invalidate fused store translations that map one physical code page.
    ///
    pub fn invalidate_store_jtlb_page(&mut self, pa: u64) -> usize {
        let physical_page = pa & !0xfff;
        let store = Access::Store as usize;
        let mut invalidated = 0;
        for index in 0..TLB_SIZE {
            let tag = self.jtlb_tag[1][index];
            if tag == TLB_INVALID {
                continue;
            }
            if self.tlb_tag[store][index] != tag {
                self.jtlb_tag[1][index] = TLB_INVALID;
                continue;
            }
            let virtual_page = (tag & TLB_VPN_MASK) << 12;
            let mapped_page = virtual_page.wrapping_add(self.tlb_diff[store][index]) & !0xfff;
            if mapped_page == physical_page {
                self.jtlb_tag[1][index] = TLB_INVALID;
                invalidated += 1;
            }
        }
        invalidated
    }

    /// Fused JIT-TLB rows (load tag, load off, store tag, store off), for JIT
    /// blocks that probe it inline: `tag[(va>>12)&(size-1)] == va>>12` means hit
    /// and `linear_index = va + off[idx]` (no range or compiled-page check).
    /// Address of mstatus for the JIT's FP-state guard (0 in flat tests):
    /// compiled FP instructions bail unless mstatus.FS == Dirty, so FS=Off
    /// traps and Initial/Clean transition through the interpreter exactly
    /// like fp_check/fp_dirty.
    /// Address of cpu.map_gen (u64; blocks compare its low 32 bits against a
    /// dispatch line's generation stamp before tail-calling the next block).
    pub fn jit_map_gen_ptr(&self) -> usize {
        &self.map_gen as *const u64 as usize
    }

    /// Generation used by host dispatch lines and virtual-code windows.
    #[inline]
    pub fn map_generation(&self) -> u32 {
        self.map_gen as u32
    }

    #[inline]
    fn bump_map_generation(&mut self) {
        let next = self.map_generation().wrapping_add(1);
        self.map_gen = (self.map_gen & !MAP_GENERATION_MASK) | u64::from(next);
    }

    pub fn jit_mstatus_ptr(&self) -> usize {
        self.sys
            .as_ref()
            .map_or(0, |s| &s.mstatus as *const u64 as usize)
    }

    pub fn jit_ftlb_ptrs(&self) -> (usize, usize, usize, usize) {
        (
            self.jtlb_tag[0].as_ptr() as usize,
            self.jtlb_off[0].as_ptr() as usize,
            self.jtlb_tag[1].as_ptr() as usize,
            self.jtlb_off[1].as_ptr() as usize,
        )
    }

    /// Populate a fused JIT-TLB entry if `bus` says the page is directly
    /// accessible. Called from the interpreter's own load/store path, so the
    /// entry is warm the next time a JIT block reaches it.
    #[inline]
    fn fill_jtlb<B: Bus>(&mut self, bus: &B, va: u64, pa: u64, store: bool) {
        if let Some(off) = bus.jit_fast_off(va, pa, store) {
            let idx = ((va >> 12) as usize) & (TLB_SIZE - 1);
            self.jtlb_tag[store as usize][idx] = self.translation_tag(va);
            self.jtlb_off[store as usize][idx] = off;
        }
    }

    /// Fill the fused JIT-TLB row for `va` without raising a fault, returning
    /// the offset a compiled block needs (`linear_index = va + off`), or None
    /// if the access can't be served inline — unmapped, permission-denied,
    /// MMIO, or a page holding compiled code. Compiled blocks call this on a
    /// TLB miss and carry on; None sends them to the interpreter, which
    /// re-executes the instruction and raises the exact architectural fault.
    pub fn jit_fill_tlb<B: Bus>(&mut self, bus: &mut B, va: u64, store: bool) -> Option<i64> {
        let access = if store { Access::Store } else { Access::Load };
        let pa = self.translate(bus, va, access).ok()?;
        let off = bus.jit_fast_off(va, pa, store)?;
        let idx = ((va >> 12) as usize) & (TLB_SIZE - 1);
        self.jtlb_tag[store as usize][idx] = self.translation_tag(va);
        self.jtlb_off[store as usize][idx] = off;
        Some(off)
    }

    /// Translate a fetch address without raising a fault (JIT support:
    /// verify that a va-keyed compiled block still maps to the same
    /// physical code before dispatching to it).
    pub fn jit_probe_fetch<B: Bus>(&mut self, bus: &mut B, va: u64) -> Option<u64> {
        self.translate(bus, va, Access::Fetch).ok()
    }

    /// Addresses of the Load/Store TLB rows (tag then pa-va diff, each
    /// TLB_SIZE u64 entries), for JIT blocks that probe the TLB inline.
    /// Layout contract: tag[i] == va>>12 means hit; pa = va + diff[i];
    /// index = (va>>12) & (jit_tlb_size()-1). Entries are only ever filled
    /// by successful translations (permissions + A/D already applied) and
    /// are flushed on satp/mstatus/priv changes — so a hit is always safe
    /// to use directly.
    pub fn jit_tlb_ptrs(&self) -> (usize, usize, usize, usize) {
        let l = Access::Load as usize;
        let s = Access::Store as usize;
        (
            self.tlb_tag[l].as_ptr() as usize,
            self.tlb_diff[l].as_ptr() as usize,
            self.tlb_tag[s].as_ptr() as usize,
            self.tlb_diff[s].as_ptr() as usize,
        )
    }

    pub fn jit_tlb_size() -> usize {
        TLB_SIZE
    }

    #[inline]
    fn wr(&mut self, rd: usize, val: u64) {
        if rd != 0 {
            self.x[rd] = val;
        }
    }

    /// FP instructions are illegal while mstatus.FS = Off (system mode).
    #[inline]
    fn fp_check(&self, insn: u32) -> Result<(), Exception> {
        if let Some(sys) = &self.sys {
            if sys.mstatus & MSTATUS_FS == 0 {
                return Err(Exception::IllegalInstruction { insn });
            }
        }
        Ok(())
    }

    /// Mark FP state dirty (mstatus.FS = 11) after FP execution.
    #[inline]
    fn fp_dirty(&mut self) {
        if let Some(sys) = &mut self.sys {
            sys.mstatus |= MSTATUS_FS;
        }
    }

    // ---- address translation --------------------------------------------

    #[inline]
    fn fault(access: Access, addr: u64) -> Exception {
        match access {
            Access::Fetch => Exception::InstructionPageFault { addr },
            Access::Load => Exception::LoadPageFault { addr },
            Access::Store => Exception::StorePageFault { addr },
        }
    }

    /// Effective privilege for data accesses (MPRV) or fetch.
    fn eff_mode(&self, access: Access) -> Mode {
        let sys = self.sys.as_ref().unwrap();
        if access != Access::Fetch && sys.mstatus & MSTATUS_MPRV != 0 {
            Mode::from_bits((sys.mstatus & MSTATUS_MPP) >> 11)
        } else {
            sys.mode
        }
    }

    #[inline]
    fn translation_context(&self) -> u64 {
        let Some(sys) = self.sys.as_ref() else {
            return 0;
        };
        let execution_mode = sys.mode as u64;
        let data_mode = if sys.mstatus & MSTATUS_MPRV != 0 {
            Mode::from_bits((sys.mstatus & MSTATUS_MPP) >> 11)
        } else {
            sys.mode
        } as u64;
        let sum = u64::from(sys.mstatus & MSTATUS_SUM != 0);
        let mxr = u64::from(sys.mstatus & MSTATUS_MXR != 0);
        execution_mode | (data_mode << 2) | (sum << 4) | (mxr << 5)
    }

    #[inline]
    fn translation_tag(&self, va: u64) -> u64 {
        ((va >> 12) & TLB_VPN_MASK) | (self.translation_context() << TLB_CONTEXT_SHIFT)
    }

    /// Refresh the context consumed by compiled data accesses after direct
    /// machine setup changes privileged state outside the CSR executor.
    pub fn refresh_jit_tlb_context(&mut self) {
        let context = self.translation_context() << TLB_CONTEXT_SHIFT;
        self.map_gen = (self.map_gen & MAP_GENERATION_MASK) | context;
    }

    /// Current permission-context bits for a compiled block.
    pub fn jit_tlb_context_tag(&self) -> u64 {
        self.map_gen & !TLB_VPN_MASK
    }

    /// Address of the packed live translation state used by generated code.
    /// Consumers must mask away the low generation bits before forming a TLB
    /// tag.
    pub fn jit_tlb_context_ptr(&self) -> usize {
        &self.map_gen as *const u64 as usize
    }

    /// Translate a virtual address (full-system mode). Hot path: TLB hit.
    #[inline]
    fn translate<B: Bus>(
        &mut self,
        bus: &mut B,
        va: u64,
        access: Access,
    ) -> Result<u64, Exception> {
        if self.sys.is_none() {
            return Ok(va);
        }
        let idx = ((va >> 12) as usize) & (TLB_SIZE - 1);
        let tag = self.translation_tag(va);
        let a = access as usize;
        if self.tlb_tag[a][idx] == tag {
            return Ok(va.wrapping_add(self.tlb_diff[a][idx]));
        }
        self.translate_slow(bus, va, access)
    }

    /// Page-table walk (sv39/sv48), permission checks, A/D update, TLB fill.
    fn translate_slow<B: Bus>(
        &mut self,
        bus: &mut B,
        va: u64,
        access: Access,
    ) -> Result<u64, Exception> {
        let sys = self.sys.as_ref().unwrap();
        let mode = self.eff_mode(access);
        let satp = sys.satp;
        let vm = satp >> 60;

        // Bare, or M-mode without MPRV redirection: identity.
        if vm == 0 || mode == Mode::Machine {
            return Ok(va);
        }
        let levels: i32 = match vm {
            8 => 3, // sv39
            9 => 4, // sv48
            _ => return Err(Self::fault(access, va)),
        };
        // Canonical check: high bits must equal bit (9*levels + 12 - 1).
        let va_bits = 9 * levels as u32 + 12;
        let ext = (va as i64) >> (va_bits - 1);
        if ext != 0 && ext != -1 {
            return Err(Self::fault(access, va));
        }

        let sum = sys.mstatus & MSTATUS_SUM != 0;
        let mxr = sys.mstatus & MSTATUS_MXR != 0;

        let mut table = (satp & 0xfff_ffff_ffff) << 12; // PPN
        let mut level = levels - 1;
        loop {
            let vpn = (va >> (12 + 9 * level as u32)) & 0x1ff;
            let pte_addr = table + vpn * 8;
            let pte = bus.read64(pte_addr).map_err(|_| Self::fault(access, va))?;
            let v = pte & 1;
            let r = pte >> 1 & 1;
            let w = pte >> 2 & 1;
            let x = pte >> 3 & 1;
            if v == 0 || (r == 0 && w == 1) {
                return Err(Self::fault(access, va));
            }
            if r == 0 && x == 0 {
                // pointer to next level
                if level == 0 {
                    return Err(Self::fault(access, va));
                }
                table = (pte >> 10) << 12;
                level -= 1;
                continue;
            }
            // Leaf. Check alignment of superpages.
            let ppn = pte >> 10;
            if level > 0 && (ppn & ((1 << (9 * level as u32)) - 1)) != 0 {
                return Err(Self::fault(access, va));
            }
            // Permission checks.
            let u = pte >> 4 & 1 != 0;
            match mode {
                Mode::User if !u => return Err(Self::fault(access, va)),
                Mode::Supervisor if u && !(sum && access != Access::Fetch) => {
                    return Err(Self::fault(access, va))
                }
                _ => {}
            }
            let ok = match access {
                Access::Fetch => x == 1,
                Access::Load => r == 1 || (mxr && x == 1),
                Access::Store => w == 1,
            };
            if !ok {
                return Err(Self::fault(access, va));
            }
            // A/D update (hardware-managed, like TinyEMU).
            let mut new_pte = pte | 1 << 6; // A
            if access == Access::Store {
                new_pte |= 1 << 7; // D
            }
            if new_pte != pte {
                bus.write64(pte_addr, new_pte)
                    .map_err(|_| Self::fault(access, va))?;
            }
            // Physical address: superpage low VPN bits come from va.
            let mask = (1u64 << (12 + 9 * level as u32)) - 1;
            let pa = ((ppn << 12) & !mask) | (va & mask);

            // Fill TLB (only 4K granularity; superpages fill one entry).
            // Don't cache Load entries whose D bit isn't set for stores etc.
            let idx = ((va >> 12) as usize) & (TLB_SIZE - 1);
            let a = access as usize;
            let tag = self.translation_tag(va);
            if access == Access::Store && self.jtlb_tag[1][idx] != tag {
                self.jtlb_tag[1][idx] = TLB_INVALID;
            }
            self.tlb_tag[a][idx] = tag;
            self.tlb_diff[a][idx] = pa.wrapping_sub(va);
            return Ok(pa);
        }
    }

    // ---- memory accessors (virtual in full-system, direct otherwise) -----

    #[inline]
    fn ld<B: Bus, const N: u32>(&mut self, bus: &mut B, va: u64) -> Result<u64, Exception> {
        // Split accesses that cross a page boundary (two translations).
        if self.sys.is_some() && (va & 0xfff) + N as u64 > 0x1000 {
            let mut v: u64 = 0;
            for i in 0..N as u64 {
                let pa = self.translate(bus, va + i, Access::Load)?;
                v |= (bus.read8(pa)? as u64) << (8 * i);
            }
            return Ok(v);
        }
        let pa = self.translate(bus, va, Access::Load)?;
        self.fill_jtlb(bus, va, pa, false);
        match N {
            1 => bus.read8(pa).map(|v| v as u64),
            2 => bus.read16(pa).map(|v| v as u64),
            4 => bus.read32(pa).map(|v| v as u64),
            _ => bus.read64(pa),
        }
    }

    #[inline]
    fn st<B: Bus, const N: u32>(
        &mut self,
        bus: &mut B,
        va: u64,
        val: u64,
    ) -> Result<(), Exception> {
        if self.sys.is_some() && (va & 0xfff) + N as u64 > 0x1000 {
            for i in 0..N as u64 {
                let pa = self.translate(bus, va + i, Access::Store)?;
                bus.write8(pa, (val >> (8 * i)) as u8)?;
            }
            return Ok(());
        }
        let pa = self.translate(bus, va, Access::Store)?;
        self.fill_jtlb(bus, va, pa, true);
        match N {
            1 => bus.write8(pa, val as u8),
            2 => bus.write16(pa, val as u16),
            4 => bus.write32(pa, val as u32),
            _ => bus.write64(pa, val),
        }
    }

    // ---- traps ------------------------------------------------------------

    /// Enter the trap handler for an exception or interrupt.
    pub fn take_trap(&mut self, cause: u64, tval: u64, is_interrupt: bool) {
        // Entering a trap changes xIE and mode; re-poll on the next instruction.
        self.irq_poll_cd = 0;
        // A trap between an LR and its SC must invalidate the reservation, so
        // the SC fails and the guest's LR/SC loop retries. Linux's atomics rely
        // on this: without it, an interrupt handler that updates the same word
        // via LR/SC lets the interrupted SC still succeed, silently losing the
        // handler's update — an intermittent source of lost wakeups.
        self.reservation = None;
        // Record user syscalls (ecall from U-mode = cause 8) in a ring buffer.
        if !is_interrupt && cause == 8 {
            let satp = self.sys.as_ref().map_or(0, |s| s.satp);
            self.syscall_log[self.syscall_log_pos] = (self.x[17], satp);
            self.syscall_log_pos = (self.syscall_log_pos + 1) % self.syscall_log.len();
        }
        let c = (cause & 15) as usize;
        if is_interrupt {
            self.irq_counts[c] += 1;
        } else {
            self.exc_counts[c] += 1;
        }
        let sys = self.sys.as_mut().unwrap();
        let deleg = if is_interrupt {
            sys.mideleg
        } else {
            sys.medeleg
        };
        let bit = 1u64 << (cause & 63);
        let to_s = sys.mode != Mode::Machine && (deleg & bit) != 0;

        let cause_val = if is_interrupt {
            (1 << 63) | cause
        } else {
            cause
        };
        if to_s {
            sys.scause = cause_val;
            sys.stval = tval;
            sys.sepc = self.pc;
            // SPIE = SIE; SIE = 0; SPP = prev
            let sie = (sys.mstatus >> 1) & 1;
            sys.mstatus = (sys.mstatus & !(MSTATUS_SPIE | MSTATUS_SPP | MSTATUS_SIE))
                | (sie << 5)
                | (if sys.mode == Mode::Supervisor {
                    MSTATUS_SPP
                } else {
                    0
                });
            sys.mode = Mode::Supervisor;
            let base = sys.stvec & !3;
            self.pc = if sys.stvec & 3 == 1 && is_interrupt {
                base + 4 * cause
            } else {
                base
            };
        } else {
            sys.mcause = cause_val;
            sys.mtval = tval;
            sys.mepc = self.pc;
            let mie = (sys.mstatus >> 3) & 1;
            sys.mstatus = (sys.mstatus & !(MSTATUS_MPIE | MSTATUS_MPP | MSTATUS_MIE))
                | (mie << 7)
                | ((sys.mode as u64) << 11);
            sys.mode = Mode::Machine;
            let base = sys.mtvec & !3;
            self.pc = if sys.mtvec & 3 == 1 && is_interrupt {
                base + 4 * cause
            } else {
                base
            };
        }
        // Translation tags include effective privilege and SUM/MXR. Keep both
        // user and supervisor working sets resident across the trap.
        self.refresh_jit_tlb_context();
    }

    fn exception_to_trap(&mut self, e: Exception) {
        let (cause, tval) = match e {
            Exception::InstructionAddressMisaligned { addr } => (0, addr),
            Exception::InstructionAccessFault { addr } => (1, addr),
            Exception::IllegalInstruction { insn } => (2, insn as u64),
            Exception::Breakpoint => (3, self.pc),
            Exception::LoadAddressMisaligned { addr } => (4, addr),
            Exception::LoadAccessFault { addr } => (5, addr),
            Exception::StoreAddressMisaligned { addr } => (6, addr),
            Exception::StoreAccessFault { addr } => (7, addr),
            Exception::EnvironmentCallFromUMode => (8, 0),
            Exception::EnvironmentCallFromSMode => (9, 0),
            Exception::EnvironmentCallFromMMode => (11, 0),
            Exception::InstructionPageFault { addr } => (12, addr),
            Exception::LoadPageFault { addr } => (13, addr),
            Exception::StorePageFault { addr } => (15, addr),
        };
        self.take_trap(cause, tval, false);
    }

    /// Check for a deliverable interrupt; take the highest-priority one.
    /// Returns true if a trap was taken. Hardware lines (timer/external)
    /// come live from the bus; only software bits live in sys.mip.
    pub fn check_interrupts<B: Bus>(&mut self, bus: &mut B) -> bool {
        let Some(sys) = self.sys.as_mut() else {
            return false;
        };
        const HW: u64 = IRQ_MTIP | IRQ_MSIP | IRQ_MEIP | IRQ_SEIP;
        sys.mip = (sys.mip & !HW) | (bus.irq_lines() & HW);
        let sys = self.sys.as_ref().unwrap();
        let pending = sys.mip & sys.mie;
        if pending == 0 {
            return false;
        }
        let mideleg = sys.mideleg;
        let m_enabled = sys.mode != Mode::Machine || (sys.mstatus & MSTATUS_MIE) != 0;
        let s_enabled = sys.mode == Mode::User
            || (sys.mode == Mode::Supervisor && (sys.mstatus & MSTATUS_SIE) != 0);

        // Priority: MEI, MSI, MTI, SEI, SSI, STI.
        for &irq in &[11u64, 3, 7, 9, 1, 5] {
            let bit = 1u64 << irq;
            if pending & bit == 0 {
                continue;
            }
            let target_s = mideleg & bit != 0;
            let deliverable = if target_s {
                // S-target: fires when we're below S, or in S with SIE.
                sys.mode == Mode::User || (sys.mode == Mode::Supervisor && s_enabled)
            } else {
                // M-target: fires when below M, or in M with MIE.
                sys.mode != Mode::Machine || m_enabled
            };
            if deliverable {
                self.take_trap(irq, 0, true);
                return true;
            }
        }
        false
    }

    /// Run up to `budget` instructions; returns why we stopped.
    pub fn run<B: Bus>(&mut self, bus: &mut B, budget: u64) -> StopReason {
        let system = self.sys.is_some();
        for _ in 0..budget {
            if system {
                if self.irq_poll_cd == 0 {
                    self.irq_poll_cd = IRQ_POLL_INTERVAL;
                    self.check_interrupts(bus);
                } else {
                    self.irq_poll_cd -= 1;
                }
            }
            match self.step(bus) {
                Ok(None) => {}
                Ok(Some(stop)) => return stop,
                Err(e) => {
                    if system {
                        self.exception_to_trap(e);
                    } else {
                        return StopReason::Trap(e);
                    }
                }
            }
        }
        StopReason::Budget
    }

    /// Execute a cached straight-line sequence of decoded instructions.
    ///
    /// The sequence must start at the current PC and must not contain a taken
    /// control transfer before its final instruction. The method checks that
    /// invariant at runtime, so traps, interrupts, and exceptional memory
    /// accesses leave the sequence before a stale decoded instruction runs.
    pub fn run_decoded<B: Bus>(
        &mut self,
        bus: &mut B,
        instructions: &[DecodedInsn],
    ) -> DecodedRunOutcome {
        let system = self.sys.is_some();
        for &decoded in instructions {
            if system {
                if self.irq_poll_cd == 0 {
                    self.irq_poll_cd = IRQ_POLL_INTERVAL;
                    if self.check_interrupts(bus) {
                        return DecodedRunOutcome::Stop(StopReason::Budget);
                    }
                } else {
                    self.irq_poll_cd -= 1;
                }
            }
            let sequential_pc = self.pc.wrapping_add(decoded.byte_len());
            match self.execute_decoded(bus, decoded) {
                Ok(None) => {}
                Ok(Some(stop)) => return DecodedRunOutcome::Stop(stop),
                Err(e) => {
                    if system {
                        self.exception_to_trap(e);
                        return DecodedRunOutcome::Trapped;
                    } else {
                        return DecodedRunOutcome::Stop(StopReason::Trap(e));
                    }
                }
            }
            if self.pc != sequential_pc {
                return DecodedRunOutcome::Stop(StopReason::Budget);
            }
        }
        DecodedRunOutcome::Stop(StopReason::Budget)
    }

    /// Execute one instruction. `Ok(Some(_))` = clean stop (ecall/ebreak),
    /// `Err` = exception. PC already points at the *next* instruction when
    /// Ecall/Break is returned, so the host can service and resume directly.
    pub fn step<B: Bus>(&mut self, bus: &mut B) -> Result<Option<StopReason>, Exception> {
        if self.pc & 1 != 0 {
            return Err(Exception::InstructionAddressMisaligned { addr: self.pc });
        }

        // Most instructions can be fetched with one bus range check. At a
        // virtual page boundary, or when the bus cannot guarantee a complete
        // side-effect-free word, fetch halfwords so a compressed instruction
        // at the end of a page or memory region does not over-fetch.
        let pa = self.translate(bus, self.pc, Access::Fetch)?;
        let word = if self.pc & 0xfff != 0xffe {
            bus.fetch32_if_safe(pa)
        } else {
            None
        };
        let lo = match word {
            Some(insn) => insn & 0xffff,
            None => bus.fetch16(pa)? as u32,
        };
        let word = if lo & 3 == 3 {
            if let Some(insn) = word {
                insn
            } else {
                let pc2 = self.pc.wrapping_add(2);
                let pa2 = if pc2 & 0xfff == 0 {
                    self.translate(bus, pc2, Access::Fetch)?
                } else {
                    pa + 2
                };
                let hi = bus.fetch16(pa2)? as u32;
                lo | (hi << 16)
            }
        } else {
            lo
        };
        self.execute_decoded(bus, DecodedInsn::from_word(word))
    }

    /// Execute one instruction that has already been fetched and RVC-expanded.
    /// All interpreter frontends use this method as their only semantic path.
    pub fn execute_decoded<B: Bus>(
        &mut self,
        bus: &mut B,
        decoded: DecodedInsn,
    ) -> Result<Option<StopReason>, Exception> {
        if !decoded.valid {
            return Err(Exception::IllegalInstruction { insn: decoded.bits });
        }
        let insn = decoded.bits;
        let ilen = decoded.byte_len();
        let mut next_pc = self.pc.wrapping_add(ilen);
        let mut stop = None;

        match opcode(insn) {
            // LUI
            0x37 => self.wr(rd(insn), imm_u(insn) as u64),
            // AUIPC
            0x17 => self.wr(rd(insn), self.pc.wrapping_add(imm_u(insn) as u64)),
            // JAL
            0x6f => {
                self.wr(rd(insn), next_pc);
                next_pc = self.pc.wrapping_add(imm_j(insn) as u64);
            }
            // JALR
            0x67 => {
                let target = self.x[rs1(insn)].wrapping_add(imm_i(insn) as u64) & !1;
                self.wr(rd(insn), next_pc);
                next_pc = target;
            }
            // BRANCH
            0x63 => {
                let (a, b) = (self.x[rs1(insn)], self.x[rs2(insn)]);
                let taken = match funct3(insn) {
                    0 => a == b,                   // BEQ
                    1 => a != b,                   // BNE
                    4 => (a as i64) < (b as i64),  // BLT
                    5 => (a as i64) >= (b as i64), // BGE
                    6 => a < b,                    // BLTU
                    7 => a >= b,                   // BGEU
                    _ => return Err(Exception::IllegalInstruction { insn }),
                };
                if taken {
                    next_pc = self.pc.wrapping_add(imm_b(insn) as u64);
                }
            }
            // LOAD
            0x03 => {
                let addr = self.x[rs1(insn)].wrapping_add(imm_i(insn) as u64);
                let val = match funct3(insn) {
                    0 => self.ld::<B, 1>(bus, addr)? as i8 as i64 as u64, // LB
                    1 => self.ld::<B, 2>(bus, addr)? as i16 as i64 as u64, // LH
                    2 => self.ld::<B, 4>(bus, addr)? as i32 as i64 as u64, // LW
                    3 => self.ld::<B, 8>(bus, addr)?,                     // LD
                    4 => self.ld::<B, 1>(bus, addr)?,                     // LBU
                    5 => self.ld::<B, 2>(bus, addr)?,                     // LHU
                    6 => self.ld::<B, 4>(bus, addr)?,                     // LWU
                    _ => return Err(Exception::IllegalInstruction { insn }),
                };
                self.wr(rd(insn), val);
            }
            // STORE
            0x23 => {
                let addr = self.x[rs1(insn)].wrapping_add(imm_s(insn) as u64);
                let val = self.x[rs2(insn)];
                match funct3(insn) {
                    0 => self.st::<B, 1>(bus, addr, val)?, // SB
                    1 => self.st::<B, 2>(bus, addr, val)?, // SH
                    2 => self.st::<B, 4>(bus, addr, val)?, // SW
                    3 => self.st::<B, 8>(bus, addr, val)?, // SD
                    _ => return Err(Exception::IllegalInstruction { insn }),
                }
            }
            // OP-IMM
            0x13 => {
                let a = self.x[rs1(insn)];
                let imm = imm_i(insn) as u64;
                let shamt = (imm & 0x3f) as u32;
                let val = match funct3(insn) {
                    0 => a.wrapping_add(imm),                // ADDI
                    1 => a << shamt,                         // SLLI
                    2 => ((a as i64) < (imm as i64)) as u64, // SLTI
                    3 => (a < imm) as u64,                   // SLTIU
                    4 => a ^ imm,                            // XORI
                    5 => {
                        if insn >> 26 == 0x10 {
                            ((a as i64) >> shamt) as u64 // SRAI
                        } else {
                            a >> shamt // SRLI
                        }
                    }
                    6 => a | imm, // ORI
                    7 => a & imm, // ANDI
                    _ => unreachable!(),
                };
                self.wr(rd(insn), val);
            }
            // OP-IMM-32 (ADDIW/SLLIW/SRLIW/SRAIW)
            0x1b => {
                let a = self.x[rs1(insn)] as u32;
                let imm = imm_i(insn);
                let shamt = (imm & 0x1f) as u32;
                let val32 = match funct3(insn) {
                    0 => a.wrapping_add(imm as u32),
                    1 => a << shamt,
                    5 => {
                        if funct7(insn) == 0x20 {
                            ((a as i32) >> shamt) as u32
                        } else {
                            a >> shamt
                        }
                    }
                    _ => return Err(Exception::IllegalInstruction { insn }),
                };
                self.wr(rd(insn), val32 as i32 as i64 as u64);
            }
            // OP
            0x33 => {
                let (a, b) = (self.x[rs1(insn)], self.x[rs2(insn)]);
                let shamt = (b & 0x3f) as u32;
                let val = match (funct7(insn), funct3(insn)) {
                    (0x00, 0) => a.wrapping_add(b),                // ADD
                    (0x20, 0) => a.wrapping_sub(b),                // SUB
                    (0x00, 1) => a << shamt,                       // SLL
                    (0x00, 2) => ((a as i64) < (b as i64)) as u64, // SLT
                    (0x00, 3) => (a < b) as u64,                   // SLTU
                    (0x00, 4) => a ^ b,                            // XOR
                    (0x00, 5) => a >> shamt,                       // SRL
                    (0x20, 5) => ((a as i64) >> shamt) as u64,     // SRA
                    (0x00, 6) => a | b,                            // OR
                    (0x00, 7) => a & b,                            // AND
                    // M extension
                    (0x01, 0) => a.wrapping_mul(b), // MUL
                    (0x01, 1) => {
                        (((a as i64 as i128) * (b as i64 as i128)) >> 64) as u64
                        // MULH
                    }
                    (0x01, 2) => {
                        (((a as i64 as i128) * (b as u128 as i128)) >> 64) as u64
                        // MULHSU
                    }
                    (0x01, 3) => (((a as u128) * (b as u128)) >> 64) as u64, // MULHU
                    (0x01, 4) => {
                        // DIV: div-by-zero -> -1; overflow MIN/-1 -> MIN
                        let (a, b) = (a as i64, b as i64);
                        if b == 0 {
                            u64::MAX
                        } else {
                            a.wrapping_div(b) as u64
                        }
                    }
                    (0x01, 5) => {
                        a.checked_div(b).unwrap_or(u64::MAX) // DIVU
                    }
                    (0x01, 6) => {
                        let (a, b) = (a as i64, b as i64);
                        if b == 0 {
                            a as u64
                        } else {
                            a.wrapping_rem(b) as u64
                        } // REM
                    }
                    (0x01, 7) => {
                        if b == 0 {
                            a
                        } else {
                            a % b
                        } // REMU
                    }
                    _ => return Err(Exception::IllegalInstruction { insn }),
                };
                self.wr(rd(insn), val);
            }
            // OP-32 (ADDW/SUBW/SLLW/SRLW/SRAW)
            0x3b => {
                let (a, b) = (self.x[rs1(insn)] as u32, self.x[rs2(insn)] as u32);
                let shamt = b & 0x1f;
                let val32 = match (funct7(insn), funct3(insn)) {
                    (0x00, 0) => a.wrapping_add(b),
                    (0x20, 0) => a.wrapping_sub(b),
                    (0x00, 1) => a << shamt,
                    (0x00, 5) => a >> shamt,
                    (0x20, 5) => ((a as i32) >> shamt) as u32,
                    // M extension (32-bit forms)
                    (0x01, 0) => a.wrapping_mul(b), // MULW
                    (0x01, 4) => {
                        let (a, b) = (a as i32, b as i32);
                        if b == 0 {
                            u32::MAX
                        } else {
                            a.wrapping_div(b) as u32
                        } // DIVW
                    }
                    (0x01, 5) => {
                        a.checked_div(b).unwrap_or(u32::MAX) // DIVUW
                    }
                    (0x01, 6) => {
                        let (a, b) = (a as i32, b as i32);
                        if b == 0 {
                            a as u32
                        } else {
                            a.wrapping_rem(b) as u32
                        } // REMW
                    }
                    (0x01, 7) => {
                        if b == 0 {
                            a
                        } else {
                            a % b
                        } // REMUW
                    }
                    _ => return Err(Exception::IllegalInstruction { insn }),
                };
                self.wr(rd(insn), val32 as i32 as i64 as u64);
            }
            // AMO (A extension). Single hart: LR sets a reservation, SC
            // succeeds iff it matches; AMOs are read-modify-write.
            0x2f => {
                let addr = self.x[rs1(insn)];
                let src = self.x[rs2(insn)];
                let funct5 = funct7(insn) >> 2;
                let is64 = match funct3(insn) {
                    2 => false,
                    3 => true,
                    _ => return Err(Exception::IllegalInstruction { insn }),
                };
                macro_rules! aload {
                    () => {
                        if is64 {
                            self.ld::<B, 8>(bus, addr)?
                        } else {
                            self.ld::<B, 4>(bus, addr)? as i32 as i64 as u64
                        }
                    };
                }
                macro_rules! astore {
                    ($v:expr) => {
                        if is64 {
                            self.st::<B, 8>(bus, addr, $v)?
                        } else {
                            self.st::<B, 4>(bus, addr, $v)?
                        }
                    };
                }
                match funct5 {
                    0x02 => {
                        // LR
                        let v = aload!();
                        self.reservation = Some(addr);
                        self.wr(rd(insn), v);
                    }
                    0x03 => {
                        // SC
                        if self.reservation == Some(addr) {
                            astore!(src);
                            self.wr(rd(insn), 0);
                        } else {
                            self.wr(rd(insn), 1);
                        }
                        self.reservation = None;
                    }
                    _ => {
                        let old = aload!();
                        // 32-bit AMOs compare/compute on the low 32 bits
                        // only (the register's high bits are ignored).
                        let (co, cs) = if is64 {
                            (old, src)
                        } else {
                            (old as u32 as u64, src as u32 as u64)
                        };
                        let signed_lt = if is64 {
                            (co as i64) < (cs as i64)
                        } else {
                            (co as u32 as i32) < (cs as u32 as i32)
                        };
                        let new = match funct5 {
                            0x01 => src,                   // AMOSWAP
                            0x00 => old.wrapping_add(src), // AMOADD
                            0x04 => old ^ src,             // AMOXOR
                            0x0c => old & src,             // AMOAND
                            0x08 => old | src,             // AMOOR
                            0x10 => {
                                if signed_lt {
                                    old
                                } else {
                                    src
                                }
                            } // AMOMIN
                            0x14 => {
                                if !signed_lt && co != cs {
                                    old
                                } else {
                                    src
                                }
                            } // AMOMAX
                            0x18 => {
                                if co < cs {
                                    old
                                } else {
                                    src
                                }
                            } // AMOMINU
                            0x1c => {
                                if co > cs {
                                    old
                                } else {
                                    src
                                }
                            } // AMOMAXU
                            _ => return Err(Exception::IllegalInstruction { insn }),
                        };
                        // 32-bit AMOs operate on the sign-extended old value
                        // but store only the low 32 bits.
                        astore!(new);
                        self.wr(rd(insn), old);
                    }
                }
            }
            // LOAD-FP (FLW/FLD)
            0x07 => {
                self.fp_check(insn)?;
                self.fp_dirty();
                let addr = self.x[rs1(insn)].wrapping_add(imm_i(insn) as u64);
                self.f[rd(insn)] = match funct3(insn) {
                    2 => box32(f32::from_bits(self.ld::<B, 4>(bus, addr)? as u32)),
                    3 => self.ld::<B, 8>(bus, addr)?,
                    _ => return Err(Exception::IllegalInstruction { insn }),
                };
            }
            // STORE-FP (FSW/FSD)
            0x27 => {
                self.fp_check(insn)?;
                let addr = self.x[rs1(insn)].wrapping_add(imm_s(insn) as u64);
                let v = self.f[rs2(insn)];
                match funct3(insn) {
                    2 => self.st::<B, 4>(bus, addr, v)?,
                    3 => self.st::<B, 8>(bus, addr, v)?,
                    _ => return Err(Exception::IllegalInstruction { insn }),
                }
            }
            // FMADD/FMSUB/FNMSUB/FNMADD (softfloat: exact flags)
            0x43 | 0x47 | 0x4b | 0x4f => {
                self.fp_check(insn)?;
                self.fp_dirty();
                use crate::softfp::{sf32, sf64};
                let rs3 = (insn >> 27) as usize;
                let neg_prod = opcode(insn) == 0x4b || opcode(insn) == 0x4f;
                let neg_c = opcode(insn) == 0x47 || opcode(insn) == 0x4f;
                let rm = self
                    .get_rm(funct3(insn))
                    .ok_or(Exception::IllegalInstruction { insn })?;
                let mut fl: u32 = 0;
                match (insn >> 25) & 3 {
                    0 => {
                        let ub = |r: u64| -> u32 {
                            if r >> 32 == 0xffff_ffff {
                                r as u32
                            } else {
                                0x7fc0_0000
                            }
                        };
                        let mut a = ub(self.f[rs1(insn)]);
                        let b = ub(self.f[rs2(insn)]);
                        let mut c = ub(self.f[rs3]);
                        if neg_prod {
                            a ^= 0x8000_0000;
                        }
                        if neg_c {
                            c ^= 0x8000_0000;
                        }
                        let r = sf32::fma(a, b, c, rm, &mut fl);
                        self.f[rd(insn)] = 0xffff_ffff_0000_0000 | r as u64;
                    }
                    1 => {
                        let mut a = self.f[rs1(insn)];
                        let b = self.f[rs2(insn)];
                        let mut c = self.f[rs3];
                        if neg_prod {
                            a ^= 1 << 63;
                        }
                        if neg_c {
                            c ^= 1 << 63;
                        }
                        self.f[rd(insn)] = sf64::fma(a, b, c, rm, &mut fl);
                    }
                    _ => return Err(Exception::IllegalInstruction { insn }),
                }
                self.fcsr |= fl & 0x1f;
            }
            // OP-FP
            0x53 => {
                self.fp_check(insn)?;
                self.fp_dirty();
                self.op_fp(insn)?
            }
            // MISC-MEM: FENCE is a no-op for one in-order hart. FENCE.I makes
            // instruction stores visible to the decoded page cache.
            0x0f => {
                if funct3(insn) == 1 {
                    self.icache_gen = self.icache_gen.wrapping_add(1);
                }
            }
            // SYSTEM
            0x73 => match (insn, funct3(insn)) {
                (0x0000_0073, _) => {
                    if let Some(sys) = self.sys.as_ref() {
                        if self.host_sbi && sys.mode == Mode::Supervisor {
                            stop = Some(StopReason::Ecall);
                        } else {
                            let cause = match sys.mode {
                                Mode::User => 8,
                                Mode::Supervisor => 9,
                                Mode::Machine => 11,
                            };
                            self.take_trap(cause, 0, false);
                            self.insn_count += 1;
                            return Ok(None); // pc set by take_trap
                        }
                    }
                    if self.sys.is_none() {
                        stop = Some(StopReason::Ecall);
                    }
                }
                (0x0010_0073, _) => {
                    if self.sys.is_some() {
                        return Err(Exception::Breakpoint); // routed to trap
                    }
                    stop = Some(StopReason::Break);
                }
                // MRET
                (0x3020_0073, _) => {
                    self.irq_poll_cd = 0; // MPIE restores interrupt enable
                    let sys = self
                        .sys
                        .as_mut()
                        .ok_or(Exception::IllegalInstruction { insn })?;
                    if sys.mode != Mode::Machine {
                        return Err(Exception::IllegalInstruction { insn });
                    }
                    let mpp = Mode::from_bits((sys.mstatus & MSTATUS_MPP) >> 11);
                    let mpie = (sys.mstatus >> 7) & 1;
                    sys.mstatus = (sys.mstatus & !(MSTATUS_MIE | MSTATUS_MPIE | MSTATUS_MPP))
                        | (mpie << 3)
                        | MSTATUS_MPIE;
                    if mpp != Mode::Machine {
                        sys.mstatus &= !MSTATUS_MPRV;
                    }
                    sys.mode = mpp;
                    next_pc = sys.mepc;
                    self.refresh_jit_tlb_context();
                }
                // SRET
                (0x1020_0073, _) => {
                    self.irq_poll_cd = 0; // SPIE restores interrupt enable
                    let sys = self
                        .sys
                        .as_mut()
                        .ok_or(Exception::IllegalInstruction { insn })?;
                    if sys.mode == Mode::User
                        || (sys.mode == Mode::Supervisor && sys.mstatus & MSTATUS_TSR != 0)
                    {
                        return Err(Exception::IllegalInstruction { insn });
                    }
                    let spp = if sys.mstatus & MSTATUS_SPP != 0 {
                        Mode::Supervisor
                    } else {
                        Mode::User
                    };
                    let spie = (sys.mstatus >> 5) & 1;
                    sys.mstatus = (sys.mstatus & !(MSTATUS_SIE | MSTATUS_SPIE | MSTATUS_SPP))
                        | (spie << 1)
                        | MSTATUS_SPIE;
                    if spp != Mode::Machine {
                        sys.mstatus &= !MSTATUS_MPRV;
                    }
                    sys.mode = spp;
                    next_pc = sys.sepc;
                    self.refresh_jit_tlb_context();
                }
                // WFI: report to host if nothing pending (host may idle).
                (0x1050_0073, _) => {
                    if let Some(sys) = self.sys.as_ref() {
                        // U-mode WFI is illegal; S-mode WFI traps when TW=1.
                        if sys.mode == Mode::User
                            || (sys.mode == Mode::Supervisor && sys.mstatus & MSTATUS_TW != 0)
                        {
                            return Err(Exception::IllegalInstruction { insn });
                        }
                        if sys.mip & sys.mie == 0 {
                            stop = Some(StopReason::Wfi);
                        }
                    }
                }
                // SFENCE.VMA (funct7 = 0x09, f3 = 0)
                _ if funct7(insn) == 0x09 && funct3(insn) == 0 => {
                    if let Some(sys) = self.sys.as_ref() {
                        // U-mode always traps; S-mode traps when TVM=1.
                        if sys.mode == Mode::User
                            || (sys.mode == Mode::Supervisor && sys.mstatus & MSTATUS_TVM != 0)
                        {
                            return Err(Exception::IllegalInstruction { insn });
                        }
                    }
                    if rs1(insn) == 0 {
                        self.flush_tlb();
                    } else {
                        self.flush_tlb_page(self.x[rs1(insn)]);
                    }
                    self.bump_map_generation(); // cached translations must re-verify
                                                // NOTE: do NOT bump jit_flush_gen here. SFENCE.VMA is
                                                // issued on every page-table change — including the
                                                // frequent data mmaps of a malloc-heavy process (a
                                                // compiler!) — which would flush the whole JIT block
                                                // cache and keep coverage at ~0% on realistic workloads.
                                                // Stale *code* mappings are instead caught cheaply by
                                                // the dispatcher's per-block pa re-verification.
                }
                // Zicsr
                (_, f3 @ 1..=3) | (_, f3 @ 5..=7) => {
                    let csr = insn >> 20;
                    if csr <= 3 {
                        // fflags/frm/fcsr are FP state
                        self.fp_check(insn)?;
                        self.fp_dirty();
                    }
                    let src = if f3 >= 5 {
                        rs1(insn) as u64 // immediate form: uimm5
                    } else {
                        self.x[rs1(insn)]
                    };
                    let old = self
                        .csr_read(csr)
                        .ok_or(Exception::IllegalInstruction { insn })?;
                    // CSRRS/CSRRC with rs1=x0 (or uimm=0) must not write.
                    let src_is_zero = if f3 >= 5 { src == 0 } else { rs1(insn) == 0 };
                    let new = match f3 & 3 {
                        1 => Some(src),                        // CSRRW[I]
                        2 if !src_is_zero => Some(old | src),  // CSRRS[I]
                        3 if !src_is_zero => Some(old & !src), // CSRRC[I]
                        _ => None,
                    };
                    if let Some(v) = new {
                        if !self.csr_write(csr, v) {
                            return Err(Exception::IllegalInstruction { insn });
                        }
                    }
                    self.wr(rd(insn), old);
                }
                _ => return Err(Exception::IllegalInstruction { insn }),
            },
            _ => return Err(Exception::IllegalInstruction { insn }),
        }

        self.pc = next_pc;
        self.insn_count += 1;
        Ok(stop)
    }

    /// Resolve a rounding mode field (0b111 = dynamic via frm).
    /// None = reserved encoding -> illegal instruction.
    fn get_rm(&self, rm_field: u32) -> Option<u32> {
        let rm = if rm_field == 7 {
            (self.fcsr >> 5) & 7
        } else {
            rm_field
        };
        (rm <= 4).then_some(rm)
    }

    /// Native-FP fast path for FADD/FSUB/FMUL/FDIV, valid only when no new
    /// fflags information is possible. Preconditions checked by the caller:
    /// rm == RNE and NX already set (flags are sticky, so once NX is set,
    /// an op whose only possible flag is NX changes nothing architectural).
    /// This function then excludes every operand/result shape that could
    /// raise NV/DZ/OF/UF:
    ///
    ///   - operands must be finite (no NaN/inf -> no NV; nonzero divisor -> no DZ)
    ///   - result must not be inf (no OF)
    ///   - UF: add/sub of finite values never underflows inexactly (a
    ///     subnormal sum is exact — classic IEEE result), so any non-inf
    ///     result is fine; mul/div require a *normal* result, or an exactly
    ///     zero result forced by a zero operand.
    ///
    /// Under those conditions the host op (native FPU, or wasm f32/f64
    /// instructions in the wasm build) is bit-exact IEEE RNE, and no flag
    /// computation is needed at all. Everything else falls to softfp.
    #[inline]
    fn fp_fast64(op: u32, a: u64, b: u64) -> Option<u64> {
        let ea = (a >> 52) & 0x7ff;
        let eb = (b >> 52) & 0x7ff;
        if ea == 0x7ff || eb == 0x7ff {
            return None; // NaN/inf operands
        }
        if op == 3 && b << 1 == 0 {
            return None; // divide by zero
        }
        let (fa, fb) = (f64::from_bits(a), f64::from_bits(b));
        let r = match op {
            0 => fa + fb,
            1 => fa - fb,
            2 => fa * fb,
            _ => fa / fb,
        };
        let rb = r.to_bits();
        let er = (rb >> 52) & 0x7ff;
        let ok = match op {
            0 | 1 => er != 0x7ff,
            2 => (1..=0x7fe).contains(&er) || (rb << 1 == 0 && (a << 1 == 0 || b << 1 == 0)),
            _ => (1..=0x7fe).contains(&er) || (rb << 1 == 0 && a << 1 == 0),
        };
        ok.then_some(rb)
    }

    #[inline]
    fn fp_fast32(op: u32, a: u32, b: u32) -> Option<u32> {
        let ea = (a >> 23) & 0xff;
        let eb = (b >> 23) & 0xff;
        if ea == 0xff || eb == 0xff {
            return None;
        }
        if op == 3 && b << 1 == 0 {
            return None;
        }
        let (fa, fb) = (f32::from_bits(a), f32::from_bits(b));
        let r = match op {
            0 => fa + fb,
            1 => fa - fb,
            2 => fa * fb,
            _ => fa / fb,
        };
        let rb = r.to_bits();
        let er = (rb >> 23) & 0xff;
        let ok = match op {
            0 | 1 => er != 0xff,
            2 => (1..=0xfe).contains(&er) || (rb << 1 == 0 && (a << 1 == 0 || b << 1 == 0)),
            _ => (1..=0xfe).contains(&er) || (rb << 1 == 0 && a << 1 == 0),
        };
        ok.then_some(rb)
    }

    /// OP-FP (opcode 0x53), softfloat implementation (exact fflags).
    /// Ported from TinyEMU's softfp (see softfp.rs).
    fn op_fp(&mut self, insn: u32) -> Result<(), Exception> {
        use crate::softfp::{self as sfp, sf32, sf64};

        /// f32 operand: NaN-boxed reads; improper boxes read as qNaN.
        #[inline]
        fn ub32(r: u64) -> u32 {
            if r >> 32 == 0xffff_ffff {
                r as u32
            } else {
                0x7fc0_0000
            }
        }
        #[inline]
        fn bx32(v: u32) -> u64 {
            0xffff_ffff_0000_0000 | v as u64
        }

        let f7 = funct7(insn);
        let fmt = f7 & 3;
        let op = f7 >> 2;
        let f3 = funct3(insn);
        let (d, s1, s2) = (rd(insn), rs1(insn), rs2(insn));
        let ill = Exception::IllegalInstruction { insn };
        let mut fl: u32 = 0;

        match (op, fmt) {
            // ---- arithmetic ----
            (0x00..=0x03, 0) => {
                let rm = self.get_rm(f3).ok_or(ill)?;
                let (a, b) = (ub32(self.f[s1]), ub32(self.f[s2]));
                // Fast path: see fp_fast32 — exact, no flag math needed.
                if rm == sfp::RM_RNE && self.fcsr & sfp::FFLAG_INEXACT != 0 {
                    if let Some(r) = Self::fp_fast32(op, a, b) {
                        self.f[d] = bx32(r);
                        return Ok(());
                    }
                }
                let r = match op {
                    0 => sf32::add(a, b, rm, &mut fl),
                    1 => sf32::sub(a, b, rm, &mut fl),
                    2 => sf32::mul(a, b, rm, &mut fl),
                    _ => sf32::div(a, b, rm, &mut fl),
                };
                self.f[d] = bx32(r);
            }
            (0x00..=0x03, 1) => {
                let rm = self.get_rm(f3).ok_or(ill)?;
                let (a, b) = (self.f[s1], self.f[s2]);
                if rm == sfp::RM_RNE && self.fcsr & sfp::FFLAG_INEXACT != 0 {
                    if let Some(r) = Self::fp_fast64(op, a, b) {
                        self.f[d] = r;
                        return Ok(());
                    }
                }
                self.f[d] = match op {
                    0 => sf64::add(a, b, rm, &mut fl),
                    1 => sf64::sub(a, b, rm, &mut fl),
                    2 => sf64::mul(a, b, rm, &mut fl),
                    _ => sf64::div(a, b, rm, &mut fl),
                };
            }
            (0x0b, 0) if s2 == 0 => {
                let rm = self.get_rm(f3).ok_or(ill)?;
                self.f[d] = bx32(sf32::sqrt(ub32(self.f[s1]), rm, &mut fl));
            }
            (0x0b, 1) if s2 == 0 => {
                let rm = self.get_rm(f3).ok_or(ill)?;
                self.f[d] = sf64::sqrt(self.f[s1], rm, &mut fl);
            }

            // ---- sign injection (no flags) ----
            (0x04, 0) => {
                let (a, b) = (ub32(self.f[s1]), ub32(self.f[s2]));
                let r = match f3 {
                    0 => (a & 0x7fff_ffff) | (b & 0x8000_0000),
                    1 => (a & 0x7fff_ffff) | (!b & 0x8000_0000),
                    2 => a ^ (b & 0x8000_0000),
                    _ => return Err(ill),
                };
                self.f[d] = bx32(r);
            }
            (0x04, 1) => {
                let (a, b) = (self.f[s1], self.f[s2]);
                const S: u64 = 1 << 63;
                self.f[d] = match f3 {
                    0 => (a & !S) | (b & S),
                    1 => (a & !S) | (!b & S),
                    2 => a ^ (b & S),
                    _ => return Err(ill),
                };
            }

            // ---- min / max ----
            (0x05, 0) => {
                let (a, b) = (ub32(self.f[s1]), ub32(self.f[s2]));
                let r = match f3 {
                    0 => sf32::min(a, b, &mut fl),
                    1 => sf32::max(a, b, &mut fl),
                    _ => return Err(ill),
                };
                self.f[d] = bx32(r);
            }
            (0x05, 1) => {
                let (a, b) = (self.f[s1], self.f[s2]);
                self.f[d] = match f3 {
                    0 => sf64::min(a, b, &mut fl),
                    1 => sf64::max(a, b, &mut fl),
                    _ => return Err(ill),
                };
            }

            // ---- float <-> float ----
            (0x08, 0) if s2 == 1 => {
                let rm = self.get_rm(f3).ok_or(ill)?;
                self.f[d] = bx32(sfp::cvt_sf64_sf32(self.f[s1], rm, &mut fl)); // FCVT.S.D
            }
            (0x08, 1) if s2 == 0 => {
                self.f[d] = sfp::cvt_sf32_sf64(ub32(self.f[s1]), &mut fl); // FCVT.D.S
            }

            // ---- comparisons ----
            (0x14, 0) => {
                let (a, b) = (ub32(self.f[s1]), ub32(self.f[s2]));
                let r = match f3 {
                    2 => sf32::eq_quiet(a, b, &mut fl),
                    1 => sf32::lt(a, b, &mut fl),
                    0 => sf32::le(a, b, &mut fl),
                    _ => return Err(ill),
                };
                self.wr(d, r as u64);
            }
            (0x14, 1) => {
                let (a, b) = (self.f[s1], self.f[s2]);
                let r = match f3 {
                    2 => sf64::eq_quiet(a, b, &mut fl),
                    1 => sf64::lt(a, b, &mut fl),
                    0 => sf64::le(a, b, &mut fl),
                    _ => return Err(ill),
                };
                self.wr(d, r as u64);
            }

            // ---- float -> int ----
            (0x18, 0) => {
                let rm = self.get_rm(f3).ok_or(ill)?;
                let a = ub32(self.f[s1]);
                let r = match s2 {
                    0 => sf32::cvt_to_i32(a, rm, &mut fl, false) as i32 as i64 as u64,
                    1 => sf32::cvt_to_i32(a, rm, &mut fl, true) as i32 as i64 as u64,
                    2 => sf32::cvt_to_i64(a, rm, &mut fl, false),
                    3 => sf32::cvt_to_i64(a, rm, &mut fl, true),
                    _ => return Err(ill),
                };
                self.wr(d, r);
            }
            (0x18, 1) => {
                let rm = self.get_rm(f3).ok_or(ill)?;
                let a = self.f[s1];
                let r = match s2 {
                    0 => sf64::cvt_to_i32(a, rm, &mut fl, false) as i32 as i64 as u64,
                    1 => sf64::cvt_to_i32(a, rm, &mut fl, true) as i32 as i64 as u64,
                    2 => sf64::cvt_to_i64(a, rm, &mut fl, false),
                    3 => sf64::cvt_to_i64(a, rm, &mut fl, true),
                    _ => return Err(ill),
                };
                self.wr(d, r);
            }

            // ---- int -> float ----
            (0x1a, 0) => {
                let rm = self.get_rm(f3).ok_or(ill)?;
                let x = self.x[s1];
                let r = match s2 {
                    0 => sf32::cvt_from_i32(x as u32, rm, &mut fl, false),
                    1 => sf32::cvt_from_i32(x as u32, rm, &mut fl, true),
                    2 => sf32::cvt_from_i64(x, rm, &mut fl, false),
                    3 => sf32::cvt_from_i64(x, rm, &mut fl, true),
                    _ => return Err(ill),
                };
                self.f[d] = bx32(r);
            }
            (0x1a, 1) => {
                let rm = self.get_rm(f3).ok_or(ill)?;
                let x = self.x[s1];
                self.f[d] = match s2 {
                    0 => sf64::cvt_from_i32(x as u32, rm, &mut fl, false),
                    1 => sf64::cvt_from_i32(x as u32, rm, &mut fl, true),
                    2 => sf64::cvt_from_i64(x, rm, &mut fl, false),
                    3 => sf64::cvt_from_i64(x, rm, &mut fl, true),
                    _ => return Err(ill),
                };
            }

            // ---- moves / classify (no flags) ----
            (0x1c, 0) if f3 == 0 => self.wr(d, self.f[s1] as u32 as i32 as i64 as u64), // FMV.X.W
            (0x1c, 0) if f3 == 1 => self.wr(d, sf32::fclass(ub32(self.f[s1])) as u64),
            (0x1c, 1) if f3 == 0 => self.wr(d, self.f[s1]), // FMV.X.D
            (0x1c, 1) if f3 == 1 => self.wr(d, sf64::fclass(self.f[s1]) as u64),
            (0x1e, 0) if f3 == 0 => self.f[d] = bx32(self.x[s1] as u32), // FMV.W.X
            (0x1e, 1) if f3 == 0 => self.f[d] = self.x[s1],              // FMV.D.X

            _ => return Err(ill),
        }
        self.fcsr |= fl & 0x1f;
        Ok(())
    }

    /// Read a CSR; None = unimplemented (traps as illegal instruction).
    fn csr_read(&self, csr: u32) -> Option<u64> {
        // Privilege check: bits [9:8] of the address encode the minimum mode.
        if let Some(sys) = self.sys.as_ref() {
            if ((csr >> 8) & 3) as u64 > sys.mode as u64 {
                return None;
            }
        }
        match csr {
            FFLAGS => Some((self.fcsr & 0x1f) as u64),
            FRM => Some(((self.fcsr >> 5) & 7) as u64),
            FCSR => Some(self.fcsr as u64),
            CYCLE | INSTRET | MCYCLE | MINSTRET => Some(
                self.insn_count
                    .wrapping_add(self.sys.as_ref().map_or(0, |s| s.minstret_off)),
            ),
            TIME => Some(self.sys.as_ref().map_or(self.insn_count, |s| {
                self.insn_count
                    .checked_div(s.time_scale)
                    .map(|time| time.wrapping_add(s.time_offset))
                    .unwrap_or(s.mtime)
            })),
            // PMP: storage only, no enforcement (single-guest machine).
            0x3a0..=0x3af if csr & 1 == 0 => self
                .sys
                .as_ref()
                .map(|s| s.pmpcfg[((csr - 0x3a0) / 2) as usize]),
            0x3b0..=0x3ef => self.sys.as_ref().map(|s| s.pmpaddr[(csr - 0x3b0) as usize]),
            _ => {
                let sys = self.sys.as_ref()?;
                // SD summarizes FS: set when FP state is dirty.
                let mstatus = if sys.mstatus & MSTATUS_FS == MSTATUS_FS {
                    sys.mstatus | MSTATUS_SD
                } else {
                    sys.mstatus
                };
                Some(match csr {
                    SSTATUS => mstatus & SSTATUS_MASK,
                    SIE => sys.mie & sys.mideleg,
                    STVEC => sys.stvec,
                    SCOUNTEREN => sys.scounteren,
                    SSCRATCH => sys.sscratch,
                    SEPC => sys.sepc,
                    SCAUSE => sys.scause,
                    STVAL => sys.stval,
                    SIP => sys.mip & sys.mideleg,
                    SATP => {
                        // S-mode satp access traps when mstatus.TVM = 1.
                        if sys.mode == Mode::Supervisor && sys.mstatus & MSTATUS_TVM != 0 {
                            return None;
                        }
                        sys.satp
                    }
                    // Debug triggers: none implemented. tselect reads back
                    // nonzero after writing 0 — the architected "hardwired"
                    // signal riscv-tests uses to skip trigger tests.
                    0x7a0 => 1,
                    0x7a1..=0x7a3 | 0x7a5 => 0,
                    MSTATUS => mstatus,
                    MISA => MISA_VALUE,
                    MEDELEG => sys.medeleg,
                    MIDELEG => sys.mideleg,
                    MIE => sys.mie,
                    MTVEC => sys.mtvec,
                    MCOUNTEREN => sys.mcounteren,
                    MSCRATCH => sys.mscratch,
                    MEPC => sys.mepc,
                    MCAUSE => sys.mcause,
                    MTVAL => sys.mtval,
                    MIP => sys.mip,
                    MVENDORID | MARCHID | MIMPID => 0,
                    MHARTID => sys.mhartid,
                    _ => return None,
                })
            }
        }
    }

    /// Write a CSR; false = unimplemented/read-only.
    fn csr_write(&mut self, csr: u32, v: u64) -> bool {
        // Enabling interrupts (mstatus/sstatus.xIE, mie/sie) or clearing a
        // pending bit must be visible to the very next instruction, so drop the
        // interpreter's interrupt-poll countdown (see irq_poll_cd).
        self.irq_poll_cd = 0;
        if csr >> 10 == 3 {
            return false; // read-only region
        }
        if let Some(sys) = self.sys.as_ref() {
            if ((csr >> 8) & 3) as u64 > sys.mode as u64 {
                return false;
            }
        }
        match csr {
            FFLAGS => self.fcsr = (self.fcsr & !0x1f) | (v as u32 & 0x1f),
            FRM => self.fcsr = (self.fcsr & !0xe0) | ((v as u32 & 7) << 5),
            FCSR => self.fcsr = v as u32 & 0xff,
            MCYCLE | MINSTRET => {
                // Writable counters. The writing csrw itself retires after
                // the write takes effect, so bias by insn_count+1: a
                // csrw 0 / csrr pair reads back exactly 0.
                let ic = self.insn_count.wrapping_add(1);
                if let Some(sys) = self.sys.as_mut() {
                    sys.minstret_off = v.wrapping_sub(ic);
                }
            }
            0x3a0..=0x3af if csr & 1 == 0 => {
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                sys.pmpcfg[((csr - 0x3a0) / 2) as usize] = v;
            }
            0x3b0..=0x3ef => {
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                // WARL: address bits [53:0]
                sys.pmpaddr[(csr - 0x3b0) as usize] = v & 0x003f_ffff_ffff_ffff;
            }
            SSTATUS => {
                const W: u64 = MSTATUS_SIE
                    | MSTATUS_SPIE
                    | MSTATUS_SPP
                    | MSTATUS_FS
                    | MSTATUS_SUM
                    | MSTATUS_MXR;
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                sys.mstatus = (sys.mstatus & !W) | (v & W);
                // Permission context is part of each TLB tag.
                self.refresh_jit_tlb_context();
            }
            SIE => {
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                let mask = sys.mideleg;
                sys.mie = (sys.mie & !mask) | (v & mask);
            }
            STVEC => {
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                sys.stvec = v & !2;
            }
            SCOUNTEREN => {
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                sys.scounteren = v & 7;
            }
            SSCRATCH => {
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                sys.sscratch = v;
            }
            SEPC => {
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                sys.sepc = v & !1;
            }
            SCAUSE => {
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                sys.scause = v;
            }
            STVAL => {
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                sys.stval = v;
            }
            SIP => {
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                // Only SSIP is directly writable by S-mode.
                let mask = IRQ_SSIP & sys.mideleg;
                sys.mip = (sys.mip & !mask) | (v & mask);
            }
            SATP => {
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                if sys.mode == Mode::Supervisor && sys.mstatus & MSTATUS_TVM != 0 {
                    return false; // traps as illegal under TVM
                }
                // Accept bare/sv39/sv48; ignore others (WARL).
                let mode = v >> 60;
                if mode == 0 || mode == 8 || mode == 9 {
                    let changed = sys.satp != v;
                    sys.satp = v;
                    self.flush_tlb();
                    if changed {
                        self.jit_flush_gen += 1; // address space switched
                        self.bump_map_generation();
                    }
                }
            }
            // Debug trigger CSRs: writes ignored (no triggers implemented).
            0x7a0..=0x7a3 | 0x7a5 => {}
            MSTATUS => {
                const W: u64 = MSTATUS_SIE
                    | MSTATUS_MIE
                    | MSTATUS_SPIE
                    | MSTATUS_MPIE
                    | MSTATUS_SPP
                    | MSTATUS_MPP
                    | MSTATUS_FS
                    | MSTATUS_MPRV
                    | MSTATUS_SUM
                    | MSTATUS_MXR
                    | MSTATUS_TVM
                    | MSTATUS_TW
                    | MSTATUS_TSR;
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                sys.mstatus = (sys.mstatus & !W) | (v & W);
                // Permission context is part of each TLB tag.
                self.refresh_jit_tlb_context();
            }
            MISA => {}
            MEDELEG => {
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                sys.medeleg = v;
            }
            MIDELEG => {
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                sys.mideleg = v & (IRQ_SSIP | IRQ_STIP | IRQ_SEIP);
            }
            MIE => {
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                sys.mie = v;
            }
            MTVEC => {
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                sys.mtvec = v & !2;
            }
            MCOUNTEREN => {
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                sys.mcounteren = v & 7;
            }
            MSCRATCH => {
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                sys.mscratch = v;
            }
            MEPC => {
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                sys.mepc = v & !1;
            }
            MCAUSE => {
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                sys.mcause = v;
            }
            MTVAL => {
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                sys.mtval = v;
            }
            MIP => {
                let Some(sys) = self.sys.as_mut() else {
                    return false;
                };
                // MSIP/MTIP are set by the CLINT; software may write others.
                const W: u64 = IRQ_SSIP | IRQ_STIP | IRQ_SEIP;
                sys.mip = (sys.mip & !W) | (v & W);
            }
            _ => return false,
        }
        true
    }
}

#[cfg(test)]
mod tests {
    use super::*;
    use crate::bus::FlatMemory;

    const BASE: u64 = 0x1000;

    #[derive(Default)]
    struct CountingBus {
        accesses: usize,
    }

    impl CountingBus {
        fn access<T>(&mut self, value: T) -> Result<T, Exception> {
            self.accesses += 1;
            Ok(value)
        }
    }

    #[test]
    fn code_page_invalidation_preserves_unrelated_store_jtlb_entries() {
        let mut cpu = Cpu::new();
        let store = Access::Store as usize;
        let mappings = [(3u64, 0x80003u64), (5u64, 0x80004u64)];
        for &(virtual_page, physical_page) in &mappings {
            let index = virtual_page as usize & (TLB_SIZE - 1);
            cpu.tlb_tag[store][index] = virtual_page;
            cpu.tlb_diff[store][index] = (physical_page << 12).wrapping_sub(virtual_page << 12);
            cpu.jtlb_tag[1][index] = virtual_page;
        }

        assert_eq!(cpu.invalidate_store_jtlb_page(0x80003_000), 1);
        assert_eq!(cpu.jtlb_tag[1][3], TLB_INVALID);
        assert_eq!(cpu.jtlb_tag[1][5], 5);
        assert_eq!(cpu.invalidate_store_jtlb_page(0x80003_800), 0);
    }

    #[test]
    fn tlb_tags_keep_privilege_contexts_distinct() {
        let mut cpu = Cpu::new();
        cpu.enable_system(0);
        let va = 0xffff_ffc0_1234_5000;

        cpu.sys.as_mut().unwrap().mode = Mode::User;
        cpu.refresh_jit_tlb_context();
        let user = cpu.translation_tag(va);
        cpu.sys.as_mut().unwrap().mode = Mode::Supervisor;
        cpu.refresh_jit_tlb_context();
        let supervisor = cpu.translation_tag(va);

        assert_eq!(user & TLB_VPN_MASK, va >> 12);
        assert_eq!(supervisor & TLB_VPN_MASK, va >> 12);
        assert_ne!(user, supervisor);
        assert_eq!(cpu.jit_tlb_context_tag(), supervisor & !TLB_VPN_MASK);
    }

    #[test]
    fn page_flush_invalidates_all_permission_contexts_only_at_that_vpn() {
        let mut cpu = Cpu::new();
        let va = 0x1234_5000;
        let index = (va >> 12) as usize & (TLB_SIZE - 1);
        let other_index = index ^ 1;
        cpu.tlb_tag[Access::Fetch as usize][index] = (va >> 12) | (1 << TLB_CONTEXT_SHIFT);
        cpu.tlb_tag[Access::Load as usize][index] = (va >> 12) | (5 << TLB_CONTEXT_SHIFT);
        cpu.jtlb_tag[0][index] = (va >> 12) | (9 << TLB_CONTEXT_SHIFT);
        cpu.jtlb_tag[0][other_index] = ((va >> 12) ^ 1) | (9 << TLB_CONTEXT_SHIFT);

        cpu.flush_tlb_page(va + 8);

        assert_eq!(cpu.tlb_tag[Access::Fetch as usize][index], TLB_INVALID);
        assert_eq!(cpu.tlb_tag[Access::Load as usize][index], TLB_INVALID);
        assert_eq!(cpu.jtlb_tag[0][index], TLB_INVALID);
        assert_ne!(cpu.jtlb_tag[0][other_index], TLB_INVALID);
    }

    impl Bus for CountingBus {
        fn read8(&mut self, _addr: u64) -> Result<u8, Exception> {
            self.access(0)
        }

        fn read16(&mut self, _addr: u64) -> Result<u16, Exception> {
            self.access(0)
        }

        fn read32(&mut self, _addr: u64) -> Result<u32, Exception> {
            self.access(0)
        }

        fn read64(&mut self, _addr: u64) -> Result<u64, Exception> {
            self.access(0)
        }

        fn write8(&mut self, _addr: u64, _val: u8) -> Result<(), Exception> {
            self.access(())
        }

        fn write16(&mut self, _addr: u64, _val: u16) -> Result<(), Exception> {
            self.access(())
        }

        fn write32(&mut self, _addr: u64, _val: u32) -> Result<(), Exception> {
            self.access(())
        }

        fn write64(&mut self, _addr: u64, _val: u64) -> Result<(), Exception> {
            self.access(())
        }

        fn fetch32_if_safe(&mut self, _addr: u64) -> Option<u32> {
            self.accesses += 1;
            Some(0)
        }
    }

    fn run_program(words: &[u32]) -> (Cpu, Vec<u8>) {
        let mut mem = vec![0u8; 0x10000];
        for (i, w) in words.iter().enumerate() {
            mem[i * 4..i * 4 + 4].copy_from_slice(&w.to_le_bytes());
        }
        let mut cpu = Cpu::new();
        cpu.pc = BASE;
        let mut bus = FlatMemory::new(BASE, &mut mem);
        let stop = cpu.run(&mut bus, 10_000);
        assert_eq!(stop, StopReason::Ecall, "program should end in ecall");
        (cpu, mem)
    }

    #[test]
    fn host_sbi_returns_supervisor_ecall_without_machine_trap() {
        let mut mem = vec![0u8; 0x1000];
        mem[..4].copy_from_slice(&0x0000_0073u32.to_le_bytes());
        let mut bus = FlatMemory::new(BASE, &mut mem);
        let mut cpu = Cpu::new();
        cpu.enable_system(0);
        cpu.enable_host_sbi();
        cpu.sys.as_mut().unwrap().mode = Mode::Supervisor;
        cpu.pc = BASE;
        assert_eq!(cpu.run(&mut bus, 1), StopReason::Ecall);
        assert_eq!(cpu.pc, BASE + 4);
        assert_eq!(cpu.sys.as_ref().unwrap().mode, Mode::Supervisor);
        assert_eq!(cpu.insn_count, 1);
    }

    #[test]
    fn addi_add_sub() {
        // addi x1, x0, 5 ; addi x2, x0, 7 ; add x3, x1, x2 ; sub x4, x2, x1 ; ecall
        let (cpu, _) = run_program(&[0x00500093, 0x00700113, 0x002081b3, 0x40110233, 0x00000073]);
        assert_eq!(cpu.x[3], 12);
        assert_eq!(cpu.x[4], 2);
    }

    #[test]
    fn x0_is_hardwired_zero() {
        // addi x0, x0, 42 ; ecall
        let (cpu, _) = run_program(&[0x02a00013, 0x00000073]);
        assert_eq!(cpu.x[0], 0);
    }

    #[test]
    fn lui_auipc() {
        // lui x1, 0x12345 ; auipc x2, 0 ; ecall
        let (cpu, _) = run_program(&[0x1234_50b7, 0x0000_0117, 0x0000_0073]);
        assert_eq!(cpu.x[1], 0x12345000);
        assert_eq!(cpu.x[2], BASE + 4);
    }

    #[test]
    fn negative_immediate_sign_extends() {
        // addi x1, x0, -1 ; ecall
        let (cpu, _) = run_program(&[0xfff00093, 0x00000073]);
        assert_eq!(cpu.x[1], u64::MAX);
    }

    #[test]
    fn loads_stores_roundtrip() {
        let (cpu, _) = run_program(&[
            0xffe00093, // addi x1, x0, -2
            0x000012b7, // lui x5, 0x1  (x5 = 0x1000 = BASE)
            0x10129023, // sh x1, 0x100(x5)
            0x1012b423, // sd x1, 0x108(x5)
            0x1082b103, // ld x2, 0x108(x5)
            0x1082a183, // lw x3, 0x108(x5)
            0x1082c203, // lbu x4, 0x108(x5)
            0x00000073, // ecall
        ]);
        assert_eq!(cpu.x[2], (-2i64) as u64);
        assert_eq!(cpu.x[3], (-2i64) as u64); // lw sign-extends
        assert_eq!(cpu.x[4], 0xfe); // lbu zero-extends
    }

    #[test]
    fn branch_loop_sums_1_to_10() {
        // x1 = 0 (sum), x2 = 1 (i), x3 = 11 (limit)
        // loop: add x1, x1, x2 ; addi x2, x2, 1 ; bne x2, x3, loop ; ecall
        let (cpu, _) = run_program(&[
            0x00000093, // addi x1, x0, 0
            0x00100113, // addi x2, x0, 1
            0x00b00193, // addi x3, x0, 11
            0x002080b3, // add x1, x1, x2
            0x00110113, // addi x2, x2, 1
            0xfe311ce3, // bne x2, x3, -8
            0x00000073, // ecall
        ]);
        assert_eq!(cpu.x[1], 55);
    }

    #[test]
    fn jal_jalr_link() {
        // jal x1, +8 ; ecall(skipped) ; jalr x0, 0(x1) -> lands on ecall
        let (cpu, _) = run_program(&[
            0x008000ef, // jal x1, +8
            0x00000073, // ecall (return target)
            0x00008067, // jalr x0, 0(x1)
        ]);
        assert_eq!(cpu.x[1], BASE + 4);
        assert_eq!(cpu.pc, BASE + 8); // pc after the ecall at BASE+4
    }

    #[test]
    fn m_extension() {
        // x1 = 7, x2 = -3; mul, mulh, div, rem, divw by zero
        let (cpu, _) = run_program(&[
            0x00700093, // addi x1, x0, 7
            0xffd00113, // addi x2, x0, -3
            0x022081b3, // mul  x3, x1, x2
            0x02209233, // mulh x4, x1, x2
            0x0220c2b3, // div  x5, x1, x2
            0x0220e333, // rem  x6, x1, x2
            0x0200c3bb, // divw x7, x1, x0  (div by zero -> -1)
            0x00000073, // ecall
        ]);
        assert_eq!(cpu.x[3] as i64, -21);
        assert_eq!(cpu.x[4] as i64, -1); // high bits of 7 * -3
        assert_eq!(cpu.x[5] as i64, -2); // 7 / -3 truncates toward zero
        assert_eq!(cpu.x[6] as i64, 1); // 7 rem -3
        assert_eq!(cpu.x[7] as i64, -1); // div by zero
    }

    #[test]
    fn a_extension_lr_sc_amo() {
        // x5 = BASE; store 100 at 0x100(x5); lr.d x1; sc.d x2 (succeeds -> 0);
        // amoadd.d x3 = old(100), mem += 5; ld x4 = 105... build:
        let (cpu, _) = run_program(&[
            0x000012b7, // lui x5, 0x1 (BASE)
            0x10028293, // addi x5, x5, 0x100
            0x06400313, // addi x6, x0, 100
            0x0062b023, // sd x6, 0(x5)
            0x1002b0af, // lr.d x1, (x5)
            0x1862b12f, // sc.d x2, x6, (x5)
            0x00500393, // addi x7, x0, 5
            0x0072b1af, // amoadd.d x3, x7, (x5)
            0x0002b203, // ld x4, 0(x5)
            0x00000073, // ecall
        ]);
        assert_eq!(cpu.x[1], 100); // lr loaded
        assert_eq!(cpu.x[2], 0); // sc succeeded
        assert_eq!(cpu.x[3], 100); // amoadd returned old
        assert_eq!(cpu.x[4], 105); // memory updated
    }

    #[test]
    fn trap_invalidates_lr_reservation() {
        // A trap taken between an LR and its SC must clear the reservation, so
        // the SC fails and the guest's LR/SC loop retries. Without this, an
        // interrupt handler updating the same word via LR/SC lets the
        // interrupted SC still succeed and silently lose the handler's update
        // (an intermittent lost-wakeup source under Linux). Deterministic guard
        // for a bug the full-system smoke test only trips probabilistically.
        let mut cpu = Cpu::new();
        cpu.enable_system(0);
        cpu.reservation = Some(0x8000_0000);
        cpu.take_trap(7, 0, true); // e.g. a timer interrupt
        assert_eq!(cpu.reservation, None, "trap must invalidate LR reservation");

        // Any exception must too (page fault, ecall, ...).
        cpu.reservation = Some(0x8000_1000);
        cpu.take_trap(8, 0, false); // ecall from U-mode
        assert_eq!(
            cpu.reservation, None,
            "exception must invalidate LR reservation"
        );
    }

    #[test]
    fn rdtime_derives_live_from_insn_count() {
        // In full-system mode the machine sets time_scale/time_offset so rdtime
        // advances every instruction (matching the CLINT clock at instruction
        // granularity) instead of only at slice boundaries — kernel busy-wait
        // loops like __delay read rdtime tightly and must see it move.
        let mut cpu = Cpu::new();
        cpu.enable_system(0);
        {
            let sys = cpu.sys.as_mut().unwrap();
            sys.time_scale = 10;
            sys.time_offset = 5;
        }
        cpu.insn_count = 0;
        assert_eq!(cpu.csr_read(TIME), Some(5)); // 0/10 + 5
        cpu.insn_count = 100;
        assert_eq!(cpu.csr_read(TIME), Some(15)); // 100/10 + 5
                                                  // time_scale == 0 falls back to the mirrored mtime (legacy machine).
        {
            let sys = cpu.sys.as_mut().unwrap();
            sys.time_scale = 0;
            sys.mtime = 42;
        }
        assert_eq!(cpu.csr_read(TIME), Some(42));
    }

    #[test]
    fn compressed_instructions_execute() {
        // c.li a0, 21 (0x4555); c.mv a1, a0 (0x85aa); c.add a0, a1 (0x952e); ecall
        let mut mem = vec![0u8; 0x10000];
        let halves: [u16; 3] = [0x4555, 0x85aa, 0x952e];
        for (i, h) in halves.iter().enumerate() {
            mem[i * 2..i * 2 + 2].copy_from_slice(&h.to_le_bytes());
        }
        mem[6..10].copy_from_slice(&0x00000073u32.to_le_bytes());
        let mut cpu = Cpu::new();
        cpu.pc = BASE;
        let mut bus = FlatMemory::new(BASE, &mut mem);
        assert_eq!(cpu.run(&mut bus, 100), StopReason::Ecall);
        assert_eq!(cpu.x[10], 42); // a0 = 21 + 21
        assert_eq!(cpu.x[11], 21); // a1
    }

    #[test]
    fn compressed_instruction_at_memory_end_does_not_overfetch() {
        let mut mem = 0x4505u16.to_le_bytes(); // c.li a0, 1
        let mut cpu = Cpu::new();
        cpu.pc = BASE;
        let mut bus = FlatMemory::new(BASE, &mut mem);

        assert_eq!(cpu.step(&mut bus), Ok(None));
        assert_eq!(cpu.x[10], 1);
        assert_eq!(cpu.pc, BASE + 2);
    }

    #[test]
    fn misaligned_pc_faults_before_address_translation_or_bus_access() {
        let mut cpu = Cpu::new();
        cpu.enable_system(0);
        cpu.pc = BASE + 1;
        {
            let sys = cpu.sys.as_mut().unwrap();
            sys.mode = Mode::Supervisor;
            sys.satp = (8 << 60) | 1;
        }
        let mut bus = CountingBus::default();

        assert_eq!(
            cpu.step(&mut bus),
            Err(Exception::InstructionAddressMisaligned { addr: BASE + 1 })
        );
        assert_eq!(bus.accesses, 0);
        assert_eq!(cpu.pc, BASE + 1);
    }

    #[test]
    fn truncated_full_instruction_faults_on_the_second_halfword() {
        let mut mem = 0x0003u16.to_le_bytes();
        let mut cpu = Cpu::new();
        cpu.pc = BASE;
        let mut bus = FlatMemory::new(BASE, &mut mem);

        assert_eq!(
            cpu.step(&mut bus),
            Err(Exception::InstructionAccessFault { addr: BASE + 2 })
        );
        assert_eq!(cpu.pc, BASE);
    }

    #[test]
    fn compressed_instruction_at_page_end_does_not_overfetch() {
        let mut mem = vec![0u8; 0x1000];
        mem[0xffe..].copy_from_slice(&0x4505u16.to_le_bytes()); // c.li a0, 1
        let mut cpu = Cpu::new();
        cpu.pc = BASE + 0xffe;
        let mut bus = FlatMemory::new(BASE, &mut mem);

        assert_eq!(cpu.step(&mut bus), Ok(None));
        assert_eq!(cpu.x[10], 1);
        assert_eq!(cpu.pc, BASE + 0x1000);
    }

    #[test]
    fn full_instruction_at_page_end_fetches_both_halves() {
        let mut mem = vec![0u8; 0x1002];
        mem[0xffe..0x1002].copy_from_slice(&0x0010_0513u32.to_le_bytes()); // addi a0, x0, 1
        let mut cpu = Cpu::new();
        cpu.pc = BASE + 0xffe;
        let mut bus = FlatMemory::new(BASE, &mut mem);

        assert_eq!(cpu.step(&mut bus), Ok(None));
        assert_eq!(cpu.x[10], 1);
        assert_eq!(cpu.pc, BASE + 0x1002);
    }

    #[test]
    fn illegal_instruction_traps() {
        let mut mem = vec![0u8; 0x100];
        let mut cpu = Cpu::new();
        cpu.pc = 0;
        let mut bus = FlatMemory::new(0, &mut mem);
        // all-zero word is defined illegal in RISC-V
        match cpu.run(&mut bus, 10) {
            StopReason::Trap(Exception::IllegalInstruction { .. }) => {}
            other => panic!("expected illegal instruction, got {other:?}"),
        }
    }
}

#[cfg(test)]
mod fp_fastpath_tests {
    use super::Cpu;
    use crate::softfp::{sf32, sf64, FFLAG_INEXACT, RM_RNE};

    struct Rng(u64);
    impl Rng {
        fn next(&mut self) -> u64 {
            self.0 ^= self.0 << 13;
            self.0 ^= self.0 >> 7;
            self.0 ^= self.0 << 17;
            self.0
        }
    }

    /// The fast path must be bit-identical to softfp, and softfp must set
    /// no flag beyond NX whenever the fast path considered itself eligible
    /// (that's the entire correctness argument for skipping flag math).
    #[test]
    fn fast64_matches_softfp() {
        let mut rng = Rng(0x9E3779B97F4A7C15);
        let mut hits = 0u32;
        for i in 0..300_000 {
            let (mut a, mut b) = (rng.next(), rng.next());
            if i % 3 == 0 {
                // bias exponents toward mid-range so most samples are
                // eligible normals, not NaN/inf/subnormal rejects
                a = (a & !(0x7ff << 52)) | (((a >> 52) % 0x600 + 0x100) << 52);
                b = (b & !(0x7ff << 52)) | (((b >> 52) % 0x600 + 0x100) << 52);
            }
            let op = (rng.next() % 4) as u32;
            if let Some(fast) = Cpu::fp_fast64(op, a, b) {
                hits += 1;
                let mut fl = 0u32;
                let soft = match op {
                    0 => sf64::add(a, b, RM_RNE, &mut fl),
                    1 => sf64::sub(a, b, RM_RNE, &mut fl),
                    2 => sf64::mul(a, b, RM_RNE, &mut fl),
                    _ => sf64::div(a, b, RM_RNE, &mut fl),
                };
                assert_eq!(fast, soft, "op {op} a={a:#x} b={b:#x}");
                assert_eq!(
                    fl & !FFLAG_INEXACT,
                    0,
                    "op {op} a={a:#x} b={b:#x} flags {fl:#x}"
                );
            }
        }
        assert!(hits > 50_000, "fast path rarely eligible: {hits}");
    }

    #[test]
    fn fast32_matches_softfp() {
        let mut rng = Rng(0xDEADBEEFCAFED00D);
        let mut hits = 0u32;
        for i in 0..300_000 {
            let (mut a, mut b) = (rng.next() as u32, rng.next() as u32);
            if i % 3 == 0 {
                a = (a & !(0xff << 23)) | ((((a >> 23) % 0xc0) + 0x20) << 23);
                b = (b & !(0xff << 23)) | ((((b >> 23) % 0xc0) + 0x20) << 23);
            }
            let op = (rng.next() % 4) as u32;
            if let Some(fast) = Cpu::fp_fast32(op, a, b) {
                hits += 1;
                let mut fl = 0u32;
                let soft = match op {
                    0 => sf32::add(a, b, RM_RNE, &mut fl),
                    1 => sf32::sub(a, b, RM_RNE, &mut fl),
                    2 => sf32::mul(a, b, RM_RNE, &mut fl),
                    _ => sf32::div(a, b, RM_RNE, &mut fl),
                };
                assert_eq!(fast, soft, "op {op} a={a:#x} b={b:#x}");
                assert_eq!(
                    fl & !FFLAG_INEXACT,
                    0,
                    "op {op} a={a:#x} b={b:#x} flags {fl:#x}"
                );
            }
        }
        assert!(hits > 50_000, "fast path rarely eligible: {hits}");
    }
}
