//
// Copyright (c) 2016 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//  * Redistributions of source code must retain the above copyright
//    notice, this list of conditions and the following disclaimer.
//  * Redistributions in binary form must reproduce the above copyright
//    notice, this list of conditions and the following disclaimer in the
//    documentation and/or other materials provided with the distribution.
//  * Neither the name of NVIDIA CORPORATION nor the names of its
//    contributors may be used to endorse or promote products derived
//    from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS ``AS IS'' AND ANY
// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
// PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR
// CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
// OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARTSA_H_INC_
#define ___ARTSA_H_INC_

// Register TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0                     _MK_ADDR_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_SECURE                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_SCR                         0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_WORD_COUNT                  0x1
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_RESET_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_READ_MASK                   _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_WRITE_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_CLK_OVR_ON_RANGE                    0:0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_CLK_OVR_ON_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                        _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_TSA_SPARE_REGS_FIELD                        _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_TSA_SPARE_REGS_RANGE                        31:24
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0                       _MK_ADDR_CONST(0x4)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_SECURE                        0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_SCR                   0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_WORD_COUNT                    0x1
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_RESET_VAL                     _MK_MASK_CONST(0x20101)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_RESET_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_READ_MASK                     _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_WRITE_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_WR_WEIGHT_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_WR_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_WR_WEIGHT_RANGE                       4:0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_WR_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_WR_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_WR_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_WR_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_RD_WEIGHT_SHIFT                       _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_RD_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_RD_WEIGHT_RANGE                       12:8
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_RD_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_RD_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_RD_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_RD_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_RANGE                 17:16
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0                       _MK_ADDR_CONST(0x8)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_SECURE                        0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_SCR                   0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_WORD_COUNT                    0x1
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_RESET_VAL                     _MK_MASK_CONST(0x20101)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_RESET_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_READ_MASK                     _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_WRITE_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_WR_WEIGHT_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_WR_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_WR_WEIGHT_RANGE                       4:0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_WR_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_WR_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_WR_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_WR_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_RD_WEIGHT_SHIFT                       _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_RD_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_RD_WEIGHT_RANGE                       12:8
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_RD_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_RD_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_RD_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_RD_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_RANGE                 17:16
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0                       _MK_ADDR_CONST(0xc)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_SECURE                        0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_SCR                   0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_WORD_COUNT                    0x1
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_RESET_VAL                     _MK_MASK_CONST(0x20101)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_RESET_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_READ_MASK                     _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_WRITE_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_WR_WEIGHT_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_WR_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_WR_WEIGHT_RANGE                       4:0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_WR_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_WR_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_WR_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_WR_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_RD_WEIGHT_SHIFT                       _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_RD_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_RD_WEIGHT_RANGE                       12:8
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_RD_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_RD_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_RD_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_RD_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_RANGE                 17:16
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 16 [0x10]

// Reserved address 20 [0x14]

// Reserved address 24 [0x18]

// Reserved address 28 [0x1c]

// Reserved address 32 [0x20]

// Reserved address 36 [0x24]

// Reserved address 40 [0x28]

// Reserved address 44 [0x2c]

// Reserved address 48 [0x30]

// Reserved address 52 [0x34]

// Reserved address 56 [0x38]

// Reserved address 60 [0x3c]

// Reserved address 64 [0x40]

// Reserved address 68 [0x44]

// Reserved address 72 [0x48]

// Reserved address 76 [0x4c]

// Reserved address 80 [0x50]

// Reserved address 84 [0x54]

// Reserved address 88 [0x58]

// Reserved address 92 [0x5c]

// Reserved address 96 [0x60]

// Reserved address 100 [0x64]

// Reserved address 104 [0x68]

// Reserved address 108 [0x6c]

// Reserved address 112 [0x70]

// Reserved address 116 [0x74]

// Reserved address 120 [0x78]

// Reserved address 124 [0x7c]

// Reserved address 128 [0x80]

// Reserved address 132 [0x84]

// Reserved address 136 [0x88]

// Reserved address 140 [0x8c]

// Reserved address 144 [0x90]

// Reserved address 148 [0x94]

// Reserved address 152 [0x98]

// Reserved address 156 [0x9c]

// Reserved address 160 [0xa0]

// Reserved address 164 [0xa4]

// Reserved address 168 [0xa8]

// Reserved address 172 [0xac]

// Reserved address 176 [0xb0]

// Reserved address 180 [0xb4]

// Reserved address 184 [0xb8]

// Reserved address 188 [0xbc]

// Reserved address 192 [0xc0]

// Reserved address 196 [0xc4]

// Reserved address 200 [0xc8]

// Reserved address 204 [0xcc]

// Reserved address 208 [0xd0]

// Reserved address 212 [0xd4]

// Reserved address 216 [0xd8]

// Reserved address 220 [0xdc]

// Reserved address 224 [0xe0]

// Reserved address 228 [0xe4]

// Reserved address 232 [0xe8]

// Reserved address 236 [0xec]

// Reserved address 240 [0xf0]

// Reserved address 244 [0xf4]

// Reserved address 248 [0xf8]

// Reserved address 252 [0xfc]

// Reserved address 256 [0x100]

// Reserved address 260 [0x104]

// Reserved address 264 [0x108]

// Reserved address 268 [0x10c]

// Reserved address 272 [0x110]

// Reserved address 276 [0x114]

// Reserved address 280 [0x118]

// Reserved address 284 [0x11c]

// Reserved address 288 [0x120]

// Reserved address 292 [0x124]

// Reserved address 296 [0x128]

// Reserved address 300 [0x12c]

// Reserved address 304 [0x130]

// Reserved address 308 [0x134]

// Reserved address 312 [0x138]

// Reserved address 316 [0x13c]

// Reserved address 320 [0x140]

// Reserved address 324 [0x144]

// Reserved address 328 [0x148]

// Reserved address 332 [0x14c]

// Reserved address 336 [0x150]

// Reserved address 340 [0x154]

// Reserved address 344 [0x158]

// Reserved address 348 [0x15c]

// Reserved address 352 [0x160]

// Reserved address 356 [0x164]

// Reserved address 360 [0x168]

// Reserved address 364 [0x16c]

// Reserved address 368 [0x170]

// Reserved address 372 [0x174]

// Reserved address 376 [0x178]

// Reserved address 380 [0x17c]

// Reserved address 384 [0x180]

// Reserved address 388 [0x184]

// Reserved address 392 [0x188]

// Reserved address 396 [0x18c]

// Reserved address 400 [0x190]

// Reserved address 404 [0x194]

// Reserved address 408 [0x198]

// Reserved address 412 [0x19c]

// Reserved address 416 [0x1a0]

// Reserved address 420 [0x1a4]

// Reserved address 424 [0x1a8]

// Reserved address 428 [0x1ac]

// Reserved address 432 [0x1b0]

// Reserved address 436 [0x1b4]

// Reserved address 440 [0x1b8]

// Reserved address 444 [0x1bc]

// Reserved address 448 [0x1c0]

// Reserved address 452 [0x1c4]

// Reserved address 456 [0x1c8]

// Reserved address 460 [0x1cc]

// Reserved address 464 [0x1d0]

// Reserved address 468 [0x1d4]

// Reserved address 472 [0x1d8]

// Reserved address 476 [0x1dc]

// Reserved address 480 [0x1e0]

// Reserved address 484 [0x1e4]

// Reserved address 488 [0x1e8]

// Reserved address 492 [0x1ec]

// Reserved address 496 [0x1f0]

// Reserved address 500 [0x1f4]

// Reserved address 504 [0x1f8]

// Reserved address 508 [0x1fc]

// Reserved address 512 [0x200]

// Reserved address 516 [0x204]

// Reserved address 520 [0x208]

// Reserved address 524 [0x20c]

// Reserved address 528 [0x210]

// Reserved address 532 [0x214]

// Reserved address 536 [0x218]

// Reserved address 540 [0x21c]

// Reserved address 544 [0x220]

// Reserved address 548 [0x224]

// Reserved address 552 [0x228]

// Reserved address 556 [0x22c]

// Reserved address 560 [0x230]

// Reserved address 564 [0x234]

// Reserved address 568 [0x238]

// Reserved address 572 [0x23c]

// Reserved address 576 [0x240]

// Reserved address 580 [0x244]

// Reserved address 584 [0x248]

// Reserved address 588 [0x24c]

// Reserved address 592 [0x250]

// Reserved address 596 [0x254]

// Reserved address 600 [0x258]

// Reserved address 604 [0x25c]

// Reserved address 608 [0x260]

// Reserved address 612 [0x264]

// Reserved address 616 [0x268]

// Reserved address 620 [0x26c]

// Reserved address 624 [0x270]

// Reserved address 628 [0x274]

// Reserved address 632 [0x278]

// Reserved address 636 [0x27c]

// Reserved address 640 [0x280]

// Reserved address 644 [0x284]

// Reserved address 648 [0x288]

// Reserved address 652 [0x28c]

// Reserved address 656 [0x290]

// Reserved address 660 [0x294]

// Reserved address 664 [0x298]

// Reserved address 668 [0x29c]

// Reserved address 672 [0x2a0]

// Reserved address 676 [0x2a4]

// Reserved address 680 [0x2a8]

// Reserved address 684 [0x2ac]

// Reserved address 688 [0x2b0]

// Reserved address 692 [0x2b4]

// Reserved address 696 [0x2b8]

// Reserved address 700 [0x2bc]

// Reserved address 704 [0x2c0]

// Reserved address 708 [0x2c4]

// Reserved address 712 [0x2c8]

// Reserved address 716 [0x2cc]

// Reserved address 720 [0x2d0]

// Reserved address 724 [0x2d4]

// Reserved address 728 [0x2d8]

// Reserved address 732 [0x2dc]

// Reserved address 736 [0x2e0]

// Reserved address 740 [0x2e4]

// Reserved address 744 [0x2e8]

// Reserved address 748 [0x2ec]

// Reserved address 752 [0x2f0]

// Reserved address 756 [0x2f4]

// Reserved address 760 [0x2f8]

// Reserved address 764 [0x2fc]

// Reserved address 768 [0x300]

// Reserved address 772 [0x304]

// Reserved address 776 [0x308]

// Reserved address 780 [0x30c]

// Reserved address 784 [0x310]

// Reserved address 788 [0x314]

// Reserved address 792 [0x318]

// Reserved address 796 [0x31c]

// Reserved address 800 [0x320]

// Reserved address 804 [0x324]

// Reserved address 808 [0x328]

// Reserved address 812 [0x32c]

// Reserved address 816 [0x330]

// Reserved address 820 [0x334]

// Reserved address 824 [0x338]

// Reserved address 828 [0x33c]

// Reserved address 832 [0x340]

// Reserved address 836 [0x344]

// Reserved address 840 [0x348]

// Reserved address 844 [0x34c]

// Reserved address 848 [0x350]

// Reserved address 852 [0x354]

// Reserved address 856 [0x358]

// Reserved address 860 [0x35c]

// Reserved address 864 [0x360]

// Reserved address 868 [0x364]

// Reserved address 872 [0x368]

// Reserved address 876 [0x36c]

// Reserved address 880 [0x370]

// Reserved address 884 [0x374]

// Reserved address 888 [0x378]

// Reserved address 892 [0x37c]

// Reserved address 896 [0x380]

// Reserved address 900 [0x384]

// Reserved address 904 [0x388]

// Reserved address 908 [0x38c]

// Reserved address 912 [0x390]

// Reserved address 916 [0x394]

// Reserved address 920 [0x398]

// Reserved address 924 [0x39c]

// Reserved address 928 [0x3a0]

// Reserved address 932 [0x3a4]

// Reserved address 936 [0x3a8]

// Reserved address 940 [0x3ac]

// Reserved address 944 [0x3b0]

// Reserved address 948 [0x3b4]

// Reserved address 952 [0x3b8]

// Reserved address 956 [0x3bc]

// Reserved address 960 [0x3c0]

// Reserved address 964 [0x3c4]

// Reserved address 968 [0x3c8]

// Reserved address 972 [0x3cc]

// Reserved address 976 [0x3d0]

// Reserved address 980 [0x3d4]

// Reserved address 984 [0x3d8]

// Reserved address 988 [0x3dc]

// Reserved address 992 [0x3e0]

// Reserved address 996 [0x3e4]

// Reserved address 1000 [0x3e8]

// Reserved address 1004 [0x3ec]

// Reserved address 1008 [0x3f0]

// Reserved address 1012 [0x3f4]

// Reserved address 1016 [0x3f8]

// Reserved address 1020 [0x3fc]

// Reserved address 1024 [0x400]

// Reserved address 1028 [0x404]

// Reserved address 1032 [0x408]

// Reserved address 1036 [0x40c]

// Reserved address 1040 [0x410]

// Reserved address 1044 [0x414]

// Reserved address 1048 [0x418]

// Reserved address 1052 [0x41c]

// Reserved address 1056 [0x420]

// Reserved address 1060 [0x424]

// Reserved address 1064 [0x428]

// Reserved address 1068 [0x42c]

// Reserved address 1072 [0x430]

// Reserved address 1076 [0x434]

// Reserved address 1080 [0x438]

// Reserved address 1084 [0x43c]

// Reserved address 1088 [0x440]

// Reserved address 1092 [0x444]

// Reserved address 1096 [0x448]

// Reserved address 1100 [0x44c]

// Reserved address 1104 [0x450]

// Reserved address 1108 [0x454]

// Reserved address 1112 [0x458]

// Reserved address 1116 [0x45c]

// Reserved address 1120 [0x460]

// Reserved address 1124 [0x464]

// Reserved address 1128 [0x468]

// Reserved address 1132 [0x46c]

// Reserved address 1136 [0x470]

// Reserved address 1140 [0x474]

// Reserved address 1144 [0x478]

// Reserved address 1148 [0x47c]

// Reserved address 1152 [0x480]

// Reserved address 1156 [0x484]

// Reserved address 1160 [0x488]

// Reserved address 1164 [0x48c]

// Reserved address 1168 [0x490]

// Reserved address 1172 [0x494]

// Reserved address 1176 [0x498]

// Reserved address 1180 [0x49c]

// Reserved address 1184 [0x4a0]

// Reserved address 1188 [0x4a4]

// Reserved address 1192 [0x4a8]

// Reserved address 1196 [0x4ac]

// Reserved address 1200 [0x4b0]

// Reserved address 1204 [0x4b4]

// Reserved address 1208 [0x4b8]

// Reserved address 1212 [0x4bc]

// Reserved address 1216 [0x4c0]

// Reserved address 1220 [0x4c4]

// Reserved address 1224 [0x4c8]

// Reserved address 1228 [0x4cc]

// Reserved address 1232 [0x4d0]

// Reserved address 1236 [0x4d4]

// Reserved address 1240 [0x4d8]

// Reserved address 1244 [0x4dc]

// Reserved address 1248 [0x4e0]

// Reserved address 1252 [0x4e4]

// Reserved address 1256 [0x4e8]

// Reserved address 1260 [0x4ec]

// Reserved address 1264 [0x4f0]

// Reserved address 1268 [0x4f4]

// Reserved address 1272 [0x4f8]

// Reserved address 1276 [0x4fc]

// Reserved address 1280 [0x500]

// Reserved address 1284 [0x504]

// Reserved address 1288 [0x508]

// Reserved address 1292 [0x50c]

// Reserved address 1296 [0x510]

// Reserved address 1300 [0x514]

// Reserved address 1304 [0x518]

// Reserved address 1308 [0x51c]

// Reserved address 1312 [0x520]

// Reserved address 1316 [0x524]

// Reserved address 1320 [0x528]

// Reserved address 1324 [0x52c]

// Reserved address 1328 [0x530]

// Reserved address 1332 [0x534]

// Reserved address 1336 [0x538]

// Reserved address 1340 [0x53c]

// Reserved address 1344 [0x540]

// Reserved address 1348 [0x544]

// Reserved address 1352 [0x548]

// Reserved address 1356 [0x54c]

// Reserved address 1360 [0x550]

// Reserved address 1364 [0x554]

// Reserved address 1368 [0x558]

// Reserved address 1372 [0x55c]

// Reserved address 1376 [0x560]

// Reserved address 1380 [0x564]

// Reserved address 1384 [0x568]

// Reserved address 1388 [0x56c]

// Reserved address 1392 [0x570]

// Reserved address 1396 [0x574]

// Reserved address 1400 [0x578]

// Reserved address 1404 [0x57c]

// Reserved address 1408 [0x580]

// Reserved address 1412 [0x584]

// Reserved address 1416 [0x588]

// Reserved address 1420 [0x58c]

// Reserved address 1424 [0x590]

// Reserved address 1428 [0x594]

// Reserved address 1432 [0x598]

// Reserved address 1436 [0x59c]

// Reserved address 1440 [0x5a0]

// Reserved address 1444 [0x5a4]

// Reserved address 1448 [0x5a8]

// Reserved address 1452 [0x5ac]

// Reserved address 1456 [0x5b0]

// Reserved address 1460 [0x5b4]

// Reserved address 1464 [0x5b8]

// Reserved address 1468 [0x5bc]

// Reserved address 1472 [0x5c0]

// Reserved address 1476 [0x5c4]

// Reserved address 1480 [0x5c8]

// Reserved address 1484 [0x5cc]

// Reserved address 1488 [0x5d0]

// Reserved address 1492 [0x5d4]

// Reserved address 1496 [0x5d8]

// Reserved address 1500 [0x5dc]

// Reserved address 1504 [0x5e0]

// Reserved address 1508 [0x5e4]

// Reserved address 1512 [0x5e8]

// Reserved address 1516 [0x5ec]

// Reserved address 1520 [0x5f0]

// Reserved address 1524 [0x5f4]

// Reserved address 1528 [0x5f8]

// Reserved address 1532 [0x5fc]

// Reserved address 1536 [0x600]

// Reserved address 1540 [0x604]

// Reserved address 1544 [0x608]

// Reserved address 1548 [0x60c]

// Reserved address 1552 [0x610]

// Reserved address 1556 [0x614]

// Reserved address 1560 [0x618]

// Reserved address 1564 [0x61c]

// Reserved address 1568 [0x620]

// Reserved address 1572 [0x624]

// Reserved address 1576 [0x628]

// Reserved address 1580 [0x62c]

// Reserved address 1584 [0x630]

// Reserved address 1588 [0x634]

// Reserved address 1592 [0x638]

// Reserved address 1596 [0x63c]

// Reserved address 1600 [0x640]

// Reserved address 1604 [0x644]

// Reserved address 1608 [0x648]

// Reserved address 1612 [0x64c]

// Reserved address 1616 [0x650]

// Reserved address 1620 [0x654]

// Reserved address 1624 [0x658]

// Reserved address 1628 [0x65c]

// Reserved address 1632 [0x660]

// Reserved address 1636 [0x664]

// Reserved address 1640 [0x668]

// Reserved address 1644 [0x66c]

// Reserved address 1648 [0x670]

// Reserved address 1652 [0x674]

// Reserved address 1656 [0x678]

// Reserved address 1660 [0x67c]

// Reserved address 1664 [0x680]

// Reserved address 1668 [0x684]

// Reserved address 1672 [0x688]

// Reserved address 1676 [0x68c]

// Reserved address 1680 [0x690]

// Reserved address 1684 [0x694]

// Reserved address 1688 [0x698]

// Reserved address 1692 [0x69c]

// Reserved address 1696 [0x6a0]

// Reserved address 1700 [0x6a4]

// Reserved address 1704 [0x6a8]

// Reserved address 1708 [0x6ac]

// Reserved address 1712 [0x6b0]

// Reserved address 1716 [0x6b4]

// Reserved address 1720 [0x6b8]

// Reserved address 1724 [0x6bc]

// Reserved address 1728 [0x6c0]

// Reserved address 1732 [0x6c4]

// Reserved address 1736 [0x6c8]

// Reserved address 1740 [0x6cc]

// Reserved address 1744 [0x6d0]

// Reserved address 1748 [0x6d4]

// Reserved address 1752 [0x6d8]

// Reserved address 1756 [0x6dc]

// Reserved address 1760 [0x6e0]

// Reserved address 1764 [0x6e4]

// Reserved address 1768 [0x6e8]

// Reserved address 1772 [0x6ec]

// Reserved address 1776 [0x6f0]

// Reserved address 1780 [0x6f4]

// Reserved address 1784 [0x6f8]

// Reserved address 1788 [0x6fc]

// Reserved address 1792 [0x700]

// Reserved address 1796 [0x704]

// Reserved address 1800 [0x708]

// Reserved address 1804 [0x70c]

// Reserved address 1808 [0x710]

// Reserved address 1812 [0x714]

// Reserved address 1816 [0x718]

// Reserved address 1820 [0x71c]

// Reserved address 1824 [0x720]

// Reserved address 1828 [0x724]

// Reserved address 1832 [0x728]

// Reserved address 1836 [0x72c]

// Reserved address 1840 [0x730]

// Reserved address 1844 [0x734]

// Reserved address 1848 [0x738]

// Reserved address 1852 [0x73c]

// Reserved address 1856 [0x740]

// Reserved address 1860 [0x744]

// Reserved address 1864 [0x748]

// Reserved address 1868 [0x74c]

// Reserved address 1872 [0x750]

// Reserved address 1876 [0x754]

// Reserved address 1880 [0x758]

// Reserved address 1884 [0x75c]

// Reserved address 1888 [0x760]

// Reserved address 1892 [0x764]

// Reserved address 1896 [0x768]

// Reserved address 1900 [0x76c]

// Reserved address 1904 [0x770]

// Reserved address 1908 [0x774]

// Reserved address 1912 [0x778]

// Reserved address 1916 [0x77c]

// Reserved address 1920 [0x780]

// Reserved address 1924 [0x784]

// Reserved address 1928 [0x788]

// Reserved address 1932 [0x78c]

// Reserved address 1936 [0x790]

// Reserved address 1940 [0x794]

// Reserved address 1944 [0x798]

// Reserved address 1948 [0x79c]

// Reserved address 1952 [0x7a0]

// Reserved address 1956 [0x7a4]

// Reserved address 1960 [0x7a8]

// Reserved address 1964 [0x7ac]

// Reserved address 1968 [0x7b0]

// Reserved address 1972 [0x7b4]

// Reserved address 1976 [0x7b8]

// Reserved address 1980 [0x7bc]

// Reserved address 1984 [0x7c0]

// Reserved address 1988 [0x7c4]

// Reserved address 1992 [0x7c8]

// Reserved address 1996 [0x7cc]

// Reserved address 2000 [0x7d0]

// Reserved address 2004 [0x7d4]

// Reserved address 2008 [0x7d8]

// Reserved address 2012 [0x7dc]

// Reserved address 2016 [0x7e0]

// Reserved address 2020 [0x7e4]

// Reserved address 2024 [0x7e8]

// Reserved address 2028 [0x7ec]

// Reserved address 2032 [0x7f0]

// Reserved address 2036 [0x7f4]

// Reserved address 2040 [0x7f8]

// Reserved address 2044 [0x7fc]

// Reserved address 2048 [0x800]

// Reserved address 2052 [0x804]

// Reserved address 2056 [0x808]

// Reserved address 2060 [0x80c]

// Reserved address 2064 [0x810]

// Reserved address 2068 [0x814]

// Reserved address 2072 [0x818]

// Reserved address 2076 [0x81c]

// Reserved address 2080 [0x820]

// Reserved address 2084 [0x824]

// Reserved address 2088 [0x828]

// Reserved address 2092 [0x82c]

// Reserved address 2096 [0x830]

// Reserved address 2100 [0x834]

// Reserved address 2104 [0x838]

// Reserved address 2108 [0x83c]

// Reserved address 2112 [0x840]

// Reserved address 2116 [0x844]

// Reserved address 2120 [0x848]

// Reserved address 2124 [0x84c]

// Reserved address 2128 [0x850]

// Reserved address 2132 [0x854]

// Reserved address 2136 [0x858]

// Reserved address 2140 [0x85c]

// Reserved address 2144 [0x860]

// Reserved address 2148 [0x864]

// Reserved address 2152 [0x868]

// Reserved address 2156 [0x86c]

// Reserved address 2160 [0x870]

// Reserved address 2164 [0x874]

// Reserved address 2168 [0x878]

// Reserved address 2172 [0x87c]

// Reserved address 2176 [0x880]

// Reserved address 2180 [0x884]

// Reserved address 2184 [0x888]

// Reserved address 2188 [0x88c]

// Reserved address 2192 [0x890]

// Reserved address 2196 [0x894]

// Reserved address 2200 [0x898]

// Reserved address 2204 [0x89c]

// Reserved address 2208 [0x8a0]

// Reserved address 2212 [0x8a4]

// Reserved address 2216 [0x8a8]

// Reserved address 2220 [0x8ac]

// Reserved address 2224 [0x8b0]

// Reserved address 2228 [0x8b4]

// Reserved address 2232 [0x8b8]

// Reserved address 2236 [0x8bc]

// Reserved address 2240 [0x8c0]

// Reserved address 2244 [0x8c4]

// Reserved address 2248 [0x8c8]

// Reserved address 2252 [0x8cc]

// Reserved address 2256 [0x8d0]

// Reserved address 2260 [0x8d4]

// Reserved address 2264 [0x8d8]

// Reserved address 2268 [0x8dc]

// Reserved address 2272 [0x8e0]

// Reserved address 2276 [0x8e4]

// Reserved address 2280 [0x8e8]

// Reserved address 2284 [0x8ec]

// Reserved address 2288 [0x8f0]

// Reserved address 2292 [0x8f4]

// Reserved address 2296 [0x8f8]

// Reserved address 2300 [0x8fc]

// Reserved address 2304 [0x900]

// Reserved address 2308 [0x904]

// Reserved address 2312 [0x908]

// Reserved address 2316 [0x90c]

// Reserved address 2320 [0x910]

// Reserved address 2324 [0x914]

// Reserved address 2328 [0x918]

// Reserved address 2332 [0x91c]

// Reserved address 2336 [0x920]

// Reserved address 2340 [0x924]

// Reserved address 2344 [0x928]

// Reserved address 2348 [0x92c]

// Reserved address 2352 [0x930]

// Reserved address 2356 [0x934]

// Reserved address 2360 [0x938]

// Reserved address 2364 [0x93c]

// Reserved address 2368 [0x940]

// Reserved address 2372 [0x944]

// Reserved address 2376 [0x948]

// Reserved address 2380 [0x94c]

// Reserved address 2384 [0x950]

// Reserved address 2388 [0x954]

// Reserved address 2392 [0x958]

// Reserved address 2396 [0x95c]

// Reserved address 2400 [0x960]

// Reserved address 2404 [0x964]

// Reserved address 2408 [0x968]

// Reserved address 2412 [0x96c]

// Reserved address 2416 [0x970]

// Reserved address 2420 [0x974]

// Reserved address 2424 [0x978]

// Reserved address 2428 [0x97c]

// Reserved address 2432 [0x980]

// Reserved address 2436 [0x984]

// Reserved address 2440 [0x988]

// Reserved address 2444 [0x98c]

// Reserved address 2448 [0x990]

// Reserved address 2452 [0x994]

// Reserved address 2456 [0x998]

// Reserved address 2460 [0x99c]

// Reserved address 2464 [0x9a0]

// Reserved address 2468 [0x9a4]

// Reserved address 2472 [0x9a8]

// Reserved address 2476 [0x9ac]

// Reserved address 2480 [0x9b0]

// Reserved address 2484 [0x9b4]

// Reserved address 2488 [0x9b8]

// Reserved address 2492 [0x9bc]

// Reserved address 2496 [0x9c0]

// Reserved address 2500 [0x9c4]

// Reserved address 2504 [0x9c8]

// Reserved address 2508 [0x9cc]

// Reserved address 2512 [0x9d0]

// Reserved address 2516 [0x9d4]

// Reserved address 2520 [0x9d8]

// Reserved address 2524 [0x9dc]

// Reserved address 2528 [0x9e0]

// Reserved address 2532 [0x9e4]

// Reserved address 2536 [0x9e8]

// Reserved address 2540 [0x9ec]

// Reserved address 2544 [0x9f0]

// Reserved address 2548 [0x9f4]

// Reserved address 2552 [0x9f8]

// Reserved address 2556 [0x9fc]

// Reserved address 2560 [0xa00]

// Reserved address 2564 [0xa04]

// Reserved address 2568 [0xa08]

// Reserved address 2572 [0xa0c]

// Reserved address 2576 [0xa10]

// Reserved address 2580 [0xa14]

// Reserved address 2584 [0xa18]

// Reserved address 2588 [0xa1c]

// Reserved address 2592 [0xa20]

// Reserved address 2596 [0xa24]

// Reserved address 2600 [0xa28]

// Reserved address 2604 [0xa2c]

// Reserved address 2608 [0xa30]

// Reserved address 2612 [0xa34]

// Reserved address 2616 [0xa38]

// Reserved address 2620 [0xa3c]

// Reserved address 2624 [0xa40]

// Reserved address 2628 [0xa44]

// Reserved address 2632 [0xa48]

// Reserved address 2636 [0xa4c]

// Reserved address 2640 [0xa50]

// Reserved address 2644 [0xa54]

// Reserved address 2648 [0xa58]

// Reserved address 2652 [0xa5c]

// Reserved address 2656 [0xa60]

// Reserved address 2660 [0xa64]

// Reserved address 2664 [0xa68]

// Reserved address 2668 [0xa6c]

// Reserved address 2672 [0xa70]

// Reserved address 2676 [0xa74]

// Reserved address 2680 [0xa78]

// Reserved address 2684 [0xa7c]

// Reserved address 2688 [0xa80]

// Reserved address 2692 [0xa84]

// Reserved address 2696 [0xa88]

// Reserved address 2700 [0xa8c]

// Reserved address 2704 [0xa90]

// Reserved address 2708 [0xa94]

// Reserved address 2712 [0xa98]

// Reserved address 2716 [0xa9c]

// Reserved address 2720 [0xaa0]

// Reserved address 2724 [0xaa4]

// Reserved address 2728 [0xaa8]

// Reserved address 2732 [0xaac]

// Reserved address 2736 [0xab0]

// Reserved address 2740 [0xab4]

// Reserved address 2744 [0xab8]

// Reserved address 2748 [0xabc]

// Reserved address 2752 [0xac0]

// Reserved address 2756 [0xac4]

// Reserved address 2760 [0xac8]

// Reserved address 2764 [0xacc]

// Reserved address 2768 [0xad0]

// Reserved address 2772 [0xad4]

// Reserved address 2776 [0xad8]

// Reserved address 2780 [0xadc]

// Reserved address 2784 [0xae0]

// Reserved address 2788 [0xae4]

// Reserved address 2792 [0xae8]

// Reserved address 2796 [0xaec]

// Reserved address 2800 [0xaf0]

// Reserved address 2804 [0xaf4]

// Reserved address 2808 [0xaf8]

// Reserved address 2812 [0xafc]

// Reserved address 2816 [0xb00]

// Reserved address 2820 [0xb04]

// Reserved address 2824 [0xb08]

// Reserved address 2828 [0xb0c]

// Reserved address 2832 [0xb10]

// Reserved address 2836 [0xb14]

// Reserved address 2840 [0xb18]

// Reserved address 2844 [0xb1c]

// Reserved address 2848 [0xb20]

// Reserved address 2852 [0xb24]

// Reserved address 2856 [0xb28]

// Reserved address 2860 [0xb2c]

// Reserved address 2864 [0xb30]

// Reserved address 2868 [0xb34]

// Reserved address 2872 [0xb38]

// Reserved address 2876 [0xb3c]

// Reserved address 2880 [0xb40]

// Reserved address 2884 [0xb44]

// Reserved address 2888 [0xb48]

// Reserved address 2892 [0xb4c]

// Reserved address 2896 [0xb50]

// Reserved address 2900 [0xb54]

// Reserved address 2904 [0xb58]

// Reserved address 2908 [0xb5c]

// Reserved address 2912 [0xb60]

// Reserved address 2916 [0xb64]

// Reserved address 2920 [0xb68]

// Reserved address 2924 [0xb6c]

// Reserved address 2928 [0xb70]

// Reserved address 2932 [0xb74]

// Reserved address 2936 [0xb78]

// Reserved address 2940 [0xb7c]

// Reserved address 2944 [0xb80]

// Reserved address 2948 [0xb84]

// Reserved address 2952 [0xb88]

// Reserved address 2956 [0xb8c]

// Reserved address 2960 [0xb90]

// Reserved address 2964 [0xb94]

// Reserved address 2968 [0xb98]

// Reserved address 2972 [0xb9c]

// Reserved address 2976 [0xba0]

// Reserved address 2980 [0xba4]

// Reserved address 2984 [0xba8]

// Reserved address 2988 [0xbac]

// Reserved address 2992 [0xbb0]

// Reserved address 2996 [0xbb4]

// Reserved address 3000 [0xbb8]

// Reserved address 3004 [0xbbc]

// Reserved address 3008 [0xbc0]

// Reserved address 3012 [0xbc4]

// Reserved address 3016 [0xbc8]

// Reserved address 3020 [0xbcc]

// Reserved address 3024 [0xbd0]

// Reserved address 3028 [0xbd4]

// Reserved address 3032 [0xbd8]

// Reserved address 3036 [0xbdc]

// Reserved address 3040 [0xbe0]

// Reserved address 3044 [0xbe4]

// Reserved address 3048 [0xbe8]

// Reserved address 3052 [0xbec]

// Reserved address 3056 [0xbf0]

// Reserved address 3060 [0xbf4]

// Reserved address 3064 [0xbf8]

// Reserved address 3068 [0xbfc]

// Reserved address 3072 [0xc00]

// Reserved address 3076 [0xc04]

// Reserved address 3080 [0xc08]

// Reserved address 3084 [0xc0c]

// Reserved address 3088 [0xc10]

// Reserved address 3092 [0xc14]

// Reserved address 3096 [0xc18]

// Reserved address 3100 [0xc1c]

// Reserved address 3104 [0xc20]

// Reserved address 3108 [0xc24]

// Reserved address 3112 [0xc28]

// Reserved address 3116 [0xc2c]

// Reserved address 3120 [0xc30]

// Reserved address 3124 [0xc34]

// Reserved address 3128 [0xc38]

// Reserved address 3132 [0xc3c]

// Reserved address 3136 [0xc40]

// Reserved address 3140 [0xc44]

// Reserved address 3144 [0xc48]

// Reserved address 3148 [0xc4c]

// Reserved address 3152 [0xc50]

// Reserved address 3156 [0xc54]

// Reserved address 3160 [0xc58]

// Reserved address 3164 [0xc5c]

// Reserved address 3168 [0xc60]

// Reserved address 3172 [0xc64]

// Reserved address 3176 [0xc68]

// Reserved address 3180 [0xc6c]

// Reserved address 3184 [0xc70]

// Reserved address 3188 [0xc74]

// Reserved address 3192 [0xc78]

// Reserved address 3196 [0xc7c]

// Reserved address 3200 [0xc80]

// Reserved address 3204 [0xc84]

// Reserved address 3208 [0xc88]

// Reserved address 3212 [0xc8c]

// Reserved address 3216 [0xc90]

// Reserved address 3220 [0xc94]

// Reserved address 3224 [0xc98]

// Reserved address 3228 [0xc9c]

// Reserved address 3232 [0xca0]

// Reserved address 3236 [0xca4]

// Reserved address 3240 [0xca8]

// Reserved address 3244 [0xcac]

// Reserved address 3248 [0xcb0]

// Reserved address 3252 [0xcb4]

// Reserved address 3256 [0xcb8]

// Reserved address 3260 [0xcbc]

// Reserved address 3264 [0xcc0]

// Reserved address 3268 [0xcc4]

// Reserved address 3272 [0xcc8]

// Reserved address 3276 [0xccc]

// Reserved address 3280 [0xcd0]

// Reserved address 3284 [0xcd4]

// Reserved address 3288 [0xcd8]

// Reserved address 3292 [0xcdc]

// Reserved address 3296 [0xce0]

// Reserved address 3300 [0xce4]

// Reserved address 3304 [0xce8]

// Reserved address 3308 [0xcec]

// Reserved address 3312 [0xcf0]

// Reserved address 3316 [0xcf4]

// Reserved address 3320 [0xcf8]

// Reserved address 3324 [0xcfc]

// Reserved address 3328 [0xd00]

// Reserved address 3332 [0xd04]

// Reserved address 3336 [0xd08]

// Reserved address 3340 [0xd0c]

// Reserved address 3344 [0xd10]

// Reserved address 3348 [0xd14]

// Reserved address 3352 [0xd18]

// Reserved address 3356 [0xd1c]

// Reserved address 3360 [0xd20]

// Reserved address 3364 [0xd24]

// Reserved address 3368 [0xd28]

// Reserved address 3372 [0xd2c]

// Reserved address 3376 [0xd30]

// Reserved address 3380 [0xd34]

// Reserved address 3384 [0xd38]

// Reserved address 3388 [0xd3c]

// Reserved address 3392 [0xd40]

// Reserved address 3396 [0xd44]

// Reserved address 3400 [0xd48]

// Reserved address 3404 [0xd4c]

// Reserved address 3408 [0xd50]

// Reserved address 3412 [0xd54]

// Reserved address 3416 [0xd58]

// Reserved address 3420 [0xd5c]

// Reserved address 3424 [0xd60]

// Reserved address 3428 [0xd64]

// Reserved address 3432 [0xd68]

// Reserved address 3436 [0xd6c]

// Reserved address 3440 [0xd70]

// Reserved address 3444 [0xd74]

// Reserved address 3448 [0xd78]

// Reserved address 3452 [0xd7c]

// Reserved address 3456 [0xd80]

// Reserved address 3460 [0xd84]

// Reserved address 3464 [0xd88]

// Reserved address 3468 [0xd8c]

// Reserved address 3472 [0xd90]

// Reserved address 3476 [0xd94]

// Reserved address 3480 [0xd98]

// Reserved address 3484 [0xd9c]

// Reserved address 3488 [0xda0]

// Reserved address 3492 [0xda4]

// Reserved address 3496 [0xda8]

// Reserved address 3500 [0xdac]

// Reserved address 3504 [0xdb0]

// Reserved address 3508 [0xdb4]

// Reserved address 3512 [0xdb8]

// Reserved address 3516 [0xdbc]

// Reserved address 3520 [0xdc0]

// Reserved address 3524 [0xdc4]

// Reserved address 3528 [0xdc8]

// Reserved address 3532 [0xdcc]

// Reserved address 3536 [0xdd0]

// Reserved address 3540 [0xdd4]

// Reserved address 3544 [0xdd8]

// Reserved address 3548 [0xddc]

// Reserved address 3552 [0xde0]

// Reserved address 3556 [0xde4]

// Reserved address 3560 [0xde8]

// Reserved address 3564 [0xdec]

// Reserved address 3568 [0xdf0]

// Reserved address 3572 [0xdf4]

// Reserved address 3576 [0xdf8]

// Reserved address 3580 [0xdfc]

// Reserved address 3584 [0xe00]

// Reserved address 3588 [0xe04]

// Reserved address 3592 [0xe08]

// Reserved address 3596 [0xe0c]

// Reserved address 3600 [0xe10]

// Reserved address 3604 [0xe14]

// Reserved address 3608 [0xe18]

// Reserved address 3612 [0xe1c]

// Reserved address 3616 [0xe20]

// Reserved address 3620 [0xe24]

// Reserved address 3624 [0xe28]

// Reserved address 3628 [0xe2c]

// Reserved address 3632 [0xe30]

// Reserved address 3636 [0xe34]

// Reserved address 3640 [0xe38]

// Reserved address 3644 [0xe3c]

// Reserved address 3648 [0xe40]

// Reserved address 3652 [0xe44]

// Reserved address 3656 [0xe48]

// Reserved address 3660 [0xe4c]

// Reserved address 3664 [0xe50]

// Reserved address 3668 [0xe54]

// Reserved address 3672 [0xe58]

// Reserved address 3676 [0xe5c]

// Reserved address 3680 [0xe60]

// Reserved address 3684 [0xe64]

// Reserved address 3688 [0xe68]

// Reserved address 3692 [0xe6c]

// Reserved address 3696 [0xe70]

// Reserved address 3700 [0xe74]

// Reserved address 3704 [0xe78]

// Reserved address 3708 [0xe7c]

// Reserved address 3712 [0xe80]

// Reserved address 3716 [0xe84]

// Reserved address 3720 [0xe88]

// Reserved address 3724 [0xe8c]

// Reserved address 3728 [0xe90]

// Reserved address 3732 [0xe94]

// Reserved address 3736 [0xe98]

// Reserved address 3740 [0xe9c]

// Reserved address 3744 [0xea0]

// Reserved address 3748 [0xea4]

// Reserved address 3752 [0xea8]

// Reserved address 3756 [0xeac]

// Reserved address 3760 [0xeb0]

// Reserved address 3764 [0xeb4]

// Reserved address 3768 [0xeb8]

// Reserved address 3772 [0xebc]

// Reserved address 3776 [0xec0]

// Reserved address 3780 [0xec4]

// Reserved address 3784 [0xec8]

// Reserved address 3788 [0xecc]

// Reserved address 3792 [0xed0]

// Reserved address 3796 [0xed4]

// Reserved address 3800 [0xed8]

// Reserved address 3804 [0xedc]

// Reserved address 3808 [0xee0]

// Reserved address 3812 [0xee4]

// Reserved address 3816 [0xee8]

// Reserved address 3820 [0xeec]

// Reserved address 3824 [0xef0]

// Reserved address 3828 [0xef4]

// Reserved address 3832 [0xef8]

// Reserved address 3836 [0xefc]

// Reserved address 3840 [0xf00]

// Reserved address 3844 [0xf04]

// Reserved address 3848 [0xf08]

// Reserved address 3852 [0xf0c]

// Reserved address 3856 [0xf10]

// Reserved address 3860 [0xf14]

// Reserved address 3864 [0xf18]

// Reserved address 3868 [0xf1c]

// Reserved address 3872 [0xf20]

// Reserved address 3876 [0xf24]

// Reserved address 3880 [0xf28]

// Reserved address 3884 [0xf2c]

// Reserved address 3888 [0xf30]

// Reserved address 3892 [0xf34]

// Reserved address 3896 [0xf38]

// Reserved address 3900 [0xf3c]

// Reserved address 3904 [0xf40]

// Reserved address 3908 [0xf44]

// Reserved address 3912 [0xf48]

// Reserved address 3916 [0xf4c]

// Reserved address 3920 [0xf50]

// Reserved address 3924 [0xf54]

// Reserved address 3928 [0xf58]

// Reserved address 3932 [0xf5c]

// Reserved address 3936 [0xf60]

// Reserved address 3940 [0xf64]

// Reserved address 3944 [0xf68]

// Reserved address 3948 [0xf6c]

// Reserved address 3952 [0xf70]

// Reserved address 3956 [0xf74]

// Reserved address 3960 [0xf78]

// Reserved address 3964 [0xf7c]

// Reserved address 3968 [0xf80]

// Reserved address 3972 [0xf84]

// Reserved address 3976 [0xf88]

// Reserved address 3980 [0xf8c]

// Reserved address 3984 [0xf90]

// Reserved address 3988 [0xf94]

// Reserved address 3992 [0xf98]

// Reserved address 3996 [0xf9c]

// Reserved address 4000 [0xfa0]

// Reserved address 4004 [0xfa4]

// Reserved address 4008 [0xfa8]

// Reserved address 4012 [0xfac]

// Reserved address 4016 [0xfb0]

// Reserved address 4020 [0xfb4]

// Reserved address 4024 [0xfb8]

// Reserved address 4028 [0xfbc]

// Reserved address 4032 [0xfc0]

// Reserved address 4036 [0xfc4]

// Reserved address 4040 [0xfc8]

// Reserved address 4044 [0xfcc]

// Reserved address 4048 [0xfd0]

// Reserved address 4052 [0xfd4]

// Reserved address 4056 [0xfd8]

// Reserved address 4060 [0xfdc]

// Reserved address 4064 [0xfe0]

// Reserved address 4068 [0xfe4]

// Reserved address 4072 [0xfe8]

// Reserved address 4076 [0xfec]

// Reserved address 4080 [0xff0]

// Reserved address 4084 [0xff4]

// Reserved address 4088 [0xff8]

// Reserved address 4092 [0xffc]

// Register TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0                     _MK_ADDR_CONST(0x1000)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_SECURE                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_SCR                         0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_WORD_COUNT                  0x1
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_RESET_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_READ_MASK                   _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_WRITE_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_CLK_OVR_ON_RANGE                    0:0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_CLK_OVR_ON_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                        _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_TSA_SPARE_REGS_FIELD                        _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_TSA_SPARE_REGS_RANGE                        31:24
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_STATIC0_CSW_VIW_0
#define TSA_CONFIG_STATIC0_CSW_VIW_0                    _MK_ADDR_CONST(0x1004)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_SECURE                     0x0
#define TSA_CONFIG_STATIC0_CSW_VIW_0_SCR                        0
#define TSA_CONFIG_STATIC0_CSW_VIW_0_WORD_COUNT                         0x1
#define TSA_CONFIG_STATIC0_CSW_VIW_0_RESET_VAL                  _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_RESET_MASK                         _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_READ_MASK                  _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_WRITE_MASK                         _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_REORDER_DEPTH_LIMIT_SHIFT                  _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_REORDER_DEPTH_LIMIT_FIELD                  _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_VIW_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_REORDER_DEPTH_LIMIT_RANGE                  8:0
#define TSA_CONFIG_STATIC0_CSW_VIW_0_REORDER_DEPTH_LIMIT_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_CSW_VIW_0_REORDER_DEPTH_LIMIT_DEFAULT                        _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                   _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_REORDER_DEPTH_LIMIT_INIT_ENUM                      NONE
#define TSA_CONFIG_STATIC0_CSW_VIW_0_REORDER_DEPTH_LIMIT_NONE                   _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_VIW_0_SO_DEV_HUBID_SHIFT                 _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_SO_DEV_HUBID_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_VIW_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_SO_DEV_HUBID_RANGE                 9:9
#define TSA_CONFIG_STATIC0_CSW_VIW_0_SO_DEV_HUBID_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSW_VIW_0_SO_DEV_HUBID_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_SO_DEV_HUBID_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_SO_DEV_HUBID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_SO_DEV_HUBID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_SO_DEV_HUBID_INIT_ENUM                     HUB0
#define TSA_CONFIG_STATIC0_CSW_VIW_0_SO_DEV_HUBID_HUB0                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_SO_DEV_HUBID_HUB1                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_SHIFT                 _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_RANGE                 10:10
#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_INIT_ENUM                     HUB0
#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_HUB0                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_HUB1                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_VIW_0_MEMTYPE_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_MEMTYPE_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_VIW_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_MEMTYPE_OVERRIDE_RANGE                     12:11
#define TSA_CONFIG_STATIC0_CSW_VIW_0_MEMTYPE_OVERRIDE_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_VIW_0_MEMTYPE_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_MEMTYPE_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_MEMTYPE_OVERRIDE_INIT_ENUM                 PASSTHRU
#define TSA_CONFIG_STATIC0_CSW_VIW_0_MEMTYPE_OVERRIDE_PASSTHRU                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_MEMTYPE_OVERRIDE_NORMAL                    _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_MEMTYPE_OVERRIDE_SO_DEV                    _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_OVERRIDE_RANGE                        13:13
#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                    DISABLE
#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_OVERRIDE_DISABLE                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_VIW_0_NORMAL_HUBID_OVERRIDE_ENABLE                       _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_VI2_0
#define TSA_CONFIG_STATIC0_VI2_0                        _MK_ADDR_CONST(0x1008)
#define TSA_CONFIG_STATIC0_VI2_0_SECURE                         0x0
#define TSA_CONFIG_STATIC0_VI2_0_SCR                    0
#define TSA_CONFIG_STATIC0_VI2_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC0_VI2_0_RESET_VAL                      _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_VI2_0_RESET_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_VI2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_VI2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_VI2_0_READ_MASK                      _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_VI2_0_WRITE_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_VI2_0_HUB_MASK_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_VI2_0_HUB_MASK_FIELD                 _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_VI2_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_VI2_0_HUB_MASK_RANGE                 21:0
#define TSA_CONFIG_STATIC0_VI2_0_HUB_MASK_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_VI2_0_HUB_MASK_DEFAULT                       _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_VI2_0_HUB_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_VI2_0_HUB_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_VI2_0_HUB_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_VI2_0_HUB_MASK_INIT_ENUM                     ONEKB
#define TSA_CONFIG_STATIC0_VI2_0_HUB_MASK_HUB0                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_VI2_0_HUB_MASK_ONEKB                 _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_VI2_0_ERR_HANDLING_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_VI2_0_ERR_HANDLING_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_VI2_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_VI2_0_ERR_HANDLING_OVR_MODE_RANGE                    31:30
#define TSA_CONFIG_STATIC0_VI2_0_ERR_HANDLING_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_VI2_0_ERR_HANDLING_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_VI2_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_VI2_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_VI2_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_VI2_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                        MODE2
#define TSA_CONFIG_STATIC0_VI2_0_ERR_HANDLING_OVR_MODE_MODE0                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_VI2_0_ERR_HANDLING_OVR_MODE_MODE1                    _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_VI2_0_ERR_HANDLING_OVR_MODE_MODE2                    _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_VI2_0
#define TSA_CONFIG_STATIC1_VI2_0                        _MK_ADDR_CONST(0x100c)
#define TSA_CONFIG_STATIC1_VI2_0_SECURE                         0x0
#define TSA_CONFIG_STATIC1_VI2_0_SCR                    0
#define TSA_CONFIG_STATIC1_VI2_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC1_VI2_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VI2_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_VI2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VI2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VI2_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_VI2_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_VI2_0_RCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_VI2_0_RCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_VI2_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_VI2_0_RCLK_OVERRIDE_RANGE                    0:0
#define TSA_CONFIG_STATIC1_VI2_0_RCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_VI2_0_RCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VI2_0_RCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_VI2_0_RCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VI2_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VI2_0_RCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_VI2_0_RCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_VI2_0_RCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_VI2_0_WCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_VI2_0_WCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_VI2_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_VI2_0_WCLK_OVERRIDE_RANGE                    1:1
#define TSA_CONFIG_STATIC1_VI2_0_WCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_VI2_0_WCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VI2_0_WCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_VI2_0_WCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VI2_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VI2_0_WCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_VI2_0_WCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_VI2_0_WCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_VI2_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVERRIDE_RANGE                    2:2
#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_VI2_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVR_MODE_RANGE                    3:3
#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVR_MODE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVR_MODE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_VI2_0_CCLK_OVR_MODE_ENABLE                   _MK_ENUM_CONST(1)


// Register TSA_CONFIG_INTERNAL_VE_ARB_0
#define TSA_CONFIG_INTERNAL_VE_ARB_0                    _MK_ADDR_CONST(0x1010)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_SECURE                     0x0
#define TSA_CONFIG_INTERNAL_VE_ARB_0_SCR                        0
#define TSA_CONFIG_INTERNAL_VE_ARB_0_WORD_COUNT                         0x1
#define TSA_CONFIG_INTERNAL_VE_ARB_0_RESET_VAL                  _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_RESET_MASK                         _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_READ_MASK                  _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_WRITE_MASK                         _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_WR_WEIGHT_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_WR_WEIGHT_FIELD                    _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_VE_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_WR_WEIGHT_RANGE                    4:0
#define TSA_CONFIG_INTERNAL_VE_ARB_0_WR_WEIGHT_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_VE_ARB_0_WR_WEIGHT_DEFAULT                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_WR_WEIGHT_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_WR_WEIGHT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_VE_ARB_0_RD_WEIGHT_SHIFT                    _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_RD_WEIGHT_FIELD                    _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_VE_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_RD_WEIGHT_RANGE                    12:8
#define TSA_CONFIG_INTERNAL_VE_ARB_0_RD_WEIGHT_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_VE_ARB_0_RD_WEIGHT_DEFAULT                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_RD_WEIGHT_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_RD_WEIGHT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_VE_ARB_0_WEIGHT_OVR_MODE_SHIFT                      _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_WEIGHT_OVR_MODE_FIELD                      _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_VE_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_WEIGHT_OVR_MODE_RANGE                      17:16
#define TSA_CONFIG_INTERNAL_VE_ARB_0_WEIGHT_OVR_MODE_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_VE_ARB_0_WEIGHT_OVR_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_VE_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 4116 [0x1014]

// Reserved address 4120 [0x1018]

// Reserved address 4124 [0x101c]

// Reserved address 4128 [0x1020]

// Reserved address 4132 [0x1024]

// Reserved address 4136 [0x1028]

// Reserved address 4140 [0x102c]

// Reserved address 4144 [0x1030]

// Reserved address 4148 [0x1034]

// Reserved address 4152 [0x1038]

// Reserved address 4156 [0x103c]

// Reserved address 4160 [0x1040]

// Reserved address 4164 [0x1044]

// Reserved address 4168 [0x1048]

// Reserved address 4172 [0x104c]

// Reserved address 4176 [0x1050]

// Reserved address 4180 [0x1054]

// Reserved address 4184 [0x1058]

// Reserved address 4188 [0x105c]

// Reserved address 4192 [0x1060]

// Reserved address 4196 [0x1064]

// Reserved address 4200 [0x1068]

// Reserved address 4204 [0x106c]

// Reserved address 4208 [0x1070]

// Reserved address 4212 [0x1074]

// Reserved address 4216 [0x1078]

// Reserved address 4220 [0x107c]

// Reserved address 4224 [0x1080]

// Reserved address 4228 [0x1084]

// Reserved address 4232 [0x1088]

// Reserved address 4236 [0x108c]

// Reserved address 4240 [0x1090]

// Reserved address 4244 [0x1094]

// Reserved address 4248 [0x1098]

// Reserved address 4252 [0x109c]

// Reserved address 4256 [0x10a0]

// Reserved address 4260 [0x10a4]

// Reserved address 4264 [0x10a8]

// Reserved address 4268 [0x10ac]

// Reserved address 4272 [0x10b0]

// Reserved address 4276 [0x10b4]

// Reserved address 4280 [0x10b8]

// Reserved address 4284 [0x10bc]

// Reserved address 4288 [0x10c0]

// Reserved address 4292 [0x10c4]

// Reserved address 4296 [0x10c8]

// Reserved address 4300 [0x10cc]

// Reserved address 4304 [0x10d0]

// Reserved address 4308 [0x10d4]

// Reserved address 4312 [0x10d8]

// Reserved address 4316 [0x10dc]

// Reserved address 4320 [0x10e0]

// Reserved address 4324 [0x10e4]

// Reserved address 4328 [0x10e8]

// Reserved address 4332 [0x10ec]

// Reserved address 4336 [0x10f0]

// Reserved address 4340 [0x10f4]

// Reserved address 4344 [0x10f8]

// Reserved address 4348 [0x10fc]

// Reserved address 4352 [0x1100]

// Reserved address 4356 [0x1104]

// Reserved address 4360 [0x1108]

// Reserved address 4364 [0x110c]

// Reserved address 4368 [0x1110]

// Reserved address 4372 [0x1114]

// Reserved address 4376 [0x1118]

// Reserved address 4380 [0x111c]

// Reserved address 4384 [0x1120]

// Reserved address 4388 [0x1124]

// Reserved address 4392 [0x1128]

// Reserved address 4396 [0x112c]

// Reserved address 4400 [0x1130]

// Reserved address 4404 [0x1134]

// Reserved address 4408 [0x1138]

// Reserved address 4412 [0x113c]

// Reserved address 4416 [0x1140]

// Reserved address 4420 [0x1144]

// Reserved address 4424 [0x1148]

// Reserved address 4428 [0x114c]

// Reserved address 4432 [0x1150]

// Reserved address 4436 [0x1154]

// Reserved address 4440 [0x1158]

// Reserved address 4444 [0x115c]

// Reserved address 4448 [0x1160]

// Reserved address 4452 [0x1164]

// Reserved address 4456 [0x1168]

// Reserved address 4460 [0x116c]

// Reserved address 4464 [0x1170]

// Reserved address 4468 [0x1174]

// Reserved address 4472 [0x1178]

// Reserved address 4476 [0x117c]

// Reserved address 4480 [0x1180]

// Reserved address 4484 [0x1184]

// Reserved address 4488 [0x1188]

// Reserved address 4492 [0x118c]

// Reserved address 4496 [0x1190]

// Reserved address 4500 [0x1194]

// Reserved address 4504 [0x1198]

// Reserved address 4508 [0x119c]

// Reserved address 4512 [0x11a0]

// Reserved address 4516 [0x11a4]

// Reserved address 4520 [0x11a8]

// Reserved address 4524 [0x11ac]

// Reserved address 4528 [0x11b0]

// Reserved address 4532 [0x11b4]

// Reserved address 4536 [0x11b8]

// Reserved address 4540 [0x11bc]

// Reserved address 4544 [0x11c0]

// Reserved address 4548 [0x11c4]

// Reserved address 4552 [0x11c8]

// Reserved address 4556 [0x11cc]

// Reserved address 4560 [0x11d0]

// Reserved address 4564 [0x11d4]

// Reserved address 4568 [0x11d8]

// Reserved address 4572 [0x11dc]

// Reserved address 4576 [0x11e0]

// Reserved address 4580 [0x11e4]

// Reserved address 4584 [0x11e8]

// Reserved address 4588 [0x11ec]

// Reserved address 4592 [0x11f0]

// Reserved address 4596 [0x11f4]

// Reserved address 4600 [0x11f8]

// Reserved address 4604 [0x11fc]

// Reserved address 4608 [0x1200]

// Reserved address 4612 [0x1204]

// Reserved address 4616 [0x1208]

// Reserved address 4620 [0x120c]

// Reserved address 4624 [0x1210]

// Reserved address 4628 [0x1214]

// Reserved address 4632 [0x1218]

// Reserved address 4636 [0x121c]

// Reserved address 4640 [0x1220]

// Reserved address 4644 [0x1224]

// Reserved address 4648 [0x1228]

// Reserved address 4652 [0x122c]

// Reserved address 4656 [0x1230]

// Reserved address 4660 [0x1234]

// Reserved address 4664 [0x1238]

// Reserved address 4668 [0x123c]

// Reserved address 4672 [0x1240]

// Reserved address 4676 [0x1244]

// Reserved address 4680 [0x1248]

// Reserved address 4684 [0x124c]

// Reserved address 4688 [0x1250]

// Reserved address 4692 [0x1254]

// Reserved address 4696 [0x1258]

// Reserved address 4700 [0x125c]

// Reserved address 4704 [0x1260]

// Reserved address 4708 [0x1264]

// Reserved address 4712 [0x1268]

// Reserved address 4716 [0x126c]

// Reserved address 4720 [0x1270]

// Reserved address 4724 [0x1274]

// Reserved address 4728 [0x1278]

// Reserved address 4732 [0x127c]

// Reserved address 4736 [0x1280]

// Reserved address 4740 [0x1284]

// Reserved address 4744 [0x1288]

// Reserved address 4748 [0x128c]

// Reserved address 4752 [0x1290]

// Reserved address 4756 [0x1294]

// Reserved address 4760 [0x1298]

// Reserved address 4764 [0x129c]

// Reserved address 4768 [0x12a0]

// Reserved address 4772 [0x12a4]

// Reserved address 4776 [0x12a8]

// Reserved address 4780 [0x12ac]

// Reserved address 4784 [0x12b0]

// Reserved address 4788 [0x12b4]

// Reserved address 4792 [0x12b8]

// Reserved address 4796 [0x12bc]

// Reserved address 4800 [0x12c0]

// Reserved address 4804 [0x12c4]

// Reserved address 4808 [0x12c8]

// Reserved address 4812 [0x12cc]

// Reserved address 4816 [0x12d0]

// Reserved address 4820 [0x12d4]

// Reserved address 4824 [0x12d8]

// Reserved address 4828 [0x12dc]

// Reserved address 4832 [0x12e0]

// Reserved address 4836 [0x12e4]

// Reserved address 4840 [0x12e8]

// Reserved address 4844 [0x12ec]

// Reserved address 4848 [0x12f0]

// Reserved address 4852 [0x12f4]

// Reserved address 4856 [0x12f8]

// Reserved address 4860 [0x12fc]

// Reserved address 4864 [0x1300]

// Reserved address 4868 [0x1304]

// Reserved address 4872 [0x1308]

// Reserved address 4876 [0x130c]

// Reserved address 4880 [0x1310]

// Reserved address 4884 [0x1314]

// Reserved address 4888 [0x1318]

// Reserved address 4892 [0x131c]

// Reserved address 4896 [0x1320]

// Reserved address 4900 [0x1324]

// Reserved address 4904 [0x1328]

// Reserved address 4908 [0x132c]

// Reserved address 4912 [0x1330]

// Reserved address 4916 [0x1334]

// Reserved address 4920 [0x1338]

// Reserved address 4924 [0x133c]

// Reserved address 4928 [0x1340]

// Reserved address 4932 [0x1344]

// Reserved address 4936 [0x1348]

// Reserved address 4940 [0x134c]

// Reserved address 4944 [0x1350]

// Reserved address 4948 [0x1354]

// Reserved address 4952 [0x1358]

// Reserved address 4956 [0x135c]

// Reserved address 4960 [0x1360]

// Reserved address 4964 [0x1364]

// Reserved address 4968 [0x1368]

// Reserved address 4972 [0x136c]

// Reserved address 4976 [0x1370]

// Reserved address 4980 [0x1374]

// Reserved address 4984 [0x1378]

// Reserved address 4988 [0x137c]

// Reserved address 4992 [0x1380]

// Reserved address 4996 [0x1384]

// Reserved address 5000 [0x1388]

// Reserved address 5004 [0x138c]

// Reserved address 5008 [0x1390]

// Reserved address 5012 [0x1394]

// Reserved address 5016 [0x1398]

// Reserved address 5020 [0x139c]

// Reserved address 5024 [0x13a0]

// Reserved address 5028 [0x13a4]

// Reserved address 5032 [0x13a8]

// Reserved address 5036 [0x13ac]

// Reserved address 5040 [0x13b0]

// Reserved address 5044 [0x13b4]

// Reserved address 5048 [0x13b8]

// Reserved address 5052 [0x13bc]

// Reserved address 5056 [0x13c0]

// Reserved address 5060 [0x13c4]

// Reserved address 5064 [0x13c8]

// Reserved address 5068 [0x13cc]

// Reserved address 5072 [0x13d0]

// Reserved address 5076 [0x13d4]

// Reserved address 5080 [0x13d8]

// Reserved address 5084 [0x13dc]

// Reserved address 5088 [0x13e0]

// Reserved address 5092 [0x13e4]

// Reserved address 5096 [0x13e8]

// Reserved address 5100 [0x13ec]

// Reserved address 5104 [0x13f0]

// Reserved address 5108 [0x13f4]

// Reserved address 5112 [0x13f8]

// Reserved address 5116 [0x13fc]

// Reserved address 5120 [0x1400]

// Reserved address 5124 [0x1404]

// Reserved address 5128 [0x1408]

// Reserved address 5132 [0x140c]

// Reserved address 5136 [0x1410]

// Reserved address 5140 [0x1414]

// Reserved address 5144 [0x1418]

// Reserved address 5148 [0x141c]

// Reserved address 5152 [0x1420]

// Reserved address 5156 [0x1424]

// Reserved address 5160 [0x1428]

// Reserved address 5164 [0x142c]

// Reserved address 5168 [0x1430]

// Reserved address 5172 [0x1434]

// Reserved address 5176 [0x1438]

// Reserved address 5180 [0x143c]

// Reserved address 5184 [0x1440]

// Reserved address 5188 [0x1444]

// Reserved address 5192 [0x1448]

// Reserved address 5196 [0x144c]

// Reserved address 5200 [0x1450]

// Reserved address 5204 [0x1454]

// Reserved address 5208 [0x1458]

// Reserved address 5212 [0x145c]

// Reserved address 5216 [0x1460]

// Reserved address 5220 [0x1464]

// Reserved address 5224 [0x1468]

// Reserved address 5228 [0x146c]

// Reserved address 5232 [0x1470]

// Reserved address 5236 [0x1474]

// Reserved address 5240 [0x1478]

// Reserved address 5244 [0x147c]

// Reserved address 5248 [0x1480]

// Reserved address 5252 [0x1484]

// Reserved address 5256 [0x1488]

// Reserved address 5260 [0x148c]

// Reserved address 5264 [0x1490]

// Reserved address 5268 [0x1494]

// Reserved address 5272 [0x1498]

// Reserved address 5276 [0x149c]

// Reserved address 5280 [0x14a0]

// Reserved address 5284 [0x14a4]

// Reserved address 5288 [0x14a8]

// Reserved address 5292 [0x14ac]

// Reserved address 5296 [0x14b0]

// Reserved address 5300 [0x14b4]

// Reserved address 5304 [0x14b8]

// Reserved address 5308 [0x14bc]

// Reserved address 5312 [0x14c0]

// Reserved address 5316 [0x14c4]

// Reserved address 5320 [0x14c8]

// Reserved address 5324 [0x14cc]

// Reserved address 5328 [0x14d0]

// Reserved address 5332 [0x14d4]

// Reserved address 5336 [0x14d8]

// Reserved address 5340 [0x14dc]

// Reserved address 5344 [0x14e0]

// Reserved address 5348 [0x14e4]

// Reserved address 5352 [0x14e8]

// Reserved address 5356 [0x14ec]

// Reserved address 5360 [0x14f0]

// Reserved address 5364 [0x14f4]

// Reserved address 5368 [0x14f8]

// Reserved address 5372 [0x14fc]

// Reserved address 5376 [0x1500]

// Reserved address 5380 [0x1504]

// Reserved address 5384 [0x1508]

// Reserved address 5388 [0x150c]

// Reserved address 5392 [0x1510]

// Reserved address 5396 [0x1514]

// Reserved address 5400 [0x1518]

// Reserved address 5404 [0x151c]

// Reserved address 5408 [0x1520]

// Reserved address 5412 [0x1524]

// Reserved address 5416 [0x1528]

// Reserved address 5420 [0x152c]

// Reserved address 5424 [0x1530]

// Reserved address 5428 [0x1534]

// Reserved address 5432 [0x1538]

// Reserved address 5436 [0x153c]

// Reserved address 5440 [0x1540]

// Reserved address 5444 [0x1544]

// Reserved address 5448 [0x1548]

// Reserved address 5452 [0x154c]

// Reserved address 5456 [0x1550]

// Reserved address 5460 [0x1554]

// Reserved address 5464 [0x1558]

// Reserved address 5468 [0x155c]

// Reserved address 5472 [0x1560]

// Reserved address 5476 [0x1564]

// Reserved address 5480 [0x1568]

// Reserved address 5484 [0x156c]

// Reserved address 5488 [0x1570]

// Reserved address 5492 [0x1574]

// Reserved address 5496 [0x1578]

// Reserved address 5500 [0x157c]

// Reserved address 5504 [0x1580]

// Reserved address 5508 [0x1584]

// Reserved address 5512 [0x1588]

// Reserved address 5516 [0x158c]

// Reserved address 5520 [0x1590]

// Reserved address 5524 [0x1594]

// Reserved address 5528 [0x1598]

// Reserved address 5532 [0x159c]

// Reserved address 5536 [0x15a0]

// Reserved address 5540 [0x15a4]

// Reserved address 5544 [0x15a8]

// Reserved address 5548 [0x15ac]

// Reserved address 5552 [0x15b0]

// Reserved address 5556 [0x15b4]

// Reserved address 5560 [0x15b8]

// Reserved address 5564 [0x15bc]

// Reserved address 5568 [0x15c0]

// Reserved address 5572 [0x15c4]

// Reserved address 5576 [0x15c8]

// Reserved address 5580 [0x15cc]

// Reserved address 5584 [0x15d0]

// Reserved address 5588 [0x15d4]

// Reserved address 5592 [0x15d8]

// Reserved address 5596 [0x15dc]

// Reserved address 5600 [0x15e0]

// Reserved address 5604 [0x15e4]

// Reserved address 5608 [0x15e8]

// Reserved address 5612 [0x15ec]

// Reserved address 5616 [0x15f0]

// Reserved address 5620 [0x15f4]

// Reserved address 5624 [0x15f8]

// Reserved address 5628 [0x15fc]

// Reserved address 5632 [0x1600]

// Reserved address 5636 [0x1604]

// Reserved address 5640 [0x1608]

// Reserved address 5644 [0x160c]

// Reserved address 5648 [0x1610]

// Reserved address 5652 [0x1614]

// Reserved address 5656 [0x1618]

// Reserved address 5660 [0x161c]

// Reserved address 5664 [0x1620]

// Reserved address 5668 [0x1624]

// Reserved address 5672 [0x1628]

// Reserved address 5676 [0x162c]

// Reserved address 5680 [0x1630]

// Reserved address 5684 [0x1634]

// Reserved address 5688 [0x1638]

// Reserved address 5692 [0x163c]

// Reserved address 5696 [0x1640]

// Reserved address 5700 [0x1644]

// Reserved address 5704 [0x1648]

// Reserved address 5708 [0x164c]

// Reserved address 5712 [0x1650]

// Reserved address 5716 [0x1654]

// Reserved address 5720 [0x1658]

// Reserved address 5724 [0x165c]

// Reserved address 5728 [0x1660]

// Reserved address 5732 [0x1664]

// Reserved address 5736 [0x1668]

// Reserved address 5740 [0x166c]

// Reserved address 5744 [0x1670]

// Reserved address 5748 [0x1674]

// Reserved address 5752 [0x1678]

// Reserved address 5756 [0x167c]

// Reserved address 5760 [0x1680]

// Reserved address 5764 [0x1684]

// Reserved address 5768 [0x1688]

// Reserved address 5772 [0x168c]

// Reserved address 5776 [0x1690]

// Reserved address 5780 [0x1694]

// Reserved address 5784 [0x1698]

// Reserved address 5788 [0x169c]

// Reserved address 5792 [0x16a0]

// Reserved address 5796 [0x16a4]

// Reserved address 5800 [0x16a8]

// Reserved address 5804 [0x16ac]

// Reserved address 5808 [0x16b0]

// Reserved address 5812 [0x16b4]

// Reserved address 5816 [0x16b8]

// Reserved address 5820 [0x16bc]

// Reserved address 5824 [0x16c0]

// Reserved address 5828 [0x16c4]

// Reserved address 5832 [0x16c8]

// Reserved address 5836 [0x16cc]

// Reserved address 5840 [0x16d0]

// Reserved address 5844 [0x16d4]

// Reserved address 5848 [0x16d8]

// Reserved address 5852 [0x16dc]

// Reserved address 5856 [0x16e0]

// Reserved address 5860 [0x16e4]

// Reserved address 5864 [0x16e8]

// Reserved address 5868 [0x16ec]

// Reserved address 5872 [0x16f0]

// Reserved address 5876 [0x16f4]

// Reserved address 5880 [0x16f8]

// Reserved address 5884 [0x16fc]

// Reserved address 5888 [0x1700]

// Reserved address 5892 [0x1704]

// Reserved address 5896 [0x1708]

// Reserved address 5900 [0x170c]

// Reserved address 5904 [0x1710]

// Reserved address 5908 [0x1714]

// Reserved address 5912 [0x1718]

// Reserved address 5916 [0x171c]

// Reserved address 5920 [0x1720]

// Reserved address 5924 [0x1724]

// Reserved address 5928 [0x1728]

// Reserved address 5932 [0x172c]

// Reserved address 5936 [0x1730]

// Reserved address 5940 [0x1734]

// Reserved address 5944 [0x1738]

// Reserved address 5948 [0x173c]

// Reserved address 5952 [0x1740]

// Reserved address 5956 [0x1744]

// Reserved address 5960 [0x1748]

// Reserved address 5964 [0x174c]

// Reserved address 5968 [0x1750]

// Reserved address 5972 [0x1754]

// Reserved address 5976 [0x1758]

// Reserved address 5980 [0x175c]

// Reserved address 5984 [0x1760]

// Reserved address 5988 [0x1764]

// Reserved address 5992 [0x1768]

// Reserved address 5996 [0x176c]

// Reserved address 6000 [0x1770]

// Reserved address 6004 [0x1774]

// Reserved address 6008 [0x1778]

// Reserved address 6012 [0x177c]

// Reserved address 6016 [0x1780]

// Reserved address 6020 [0x1784]

// Reserved address 6024 [0x1788]

// Reserved address 6028 [0x178c]

// Reserved address 6032 [0x1790]

// Reserved address 6036 [0x1794]

// Reserved address 6040 [0x1798]

// Reserved address 6044 [0x179c]

// Reserved address 6048 [0x17a0]

// Reserved address 6052 [0x17a4]

// Reserved address 6056 [0x17a8]

// Reserved address 6060 [0x17ac]

// Reserved address 6064 [0x17b0]

// Reserved address 6068 [0x17b4]

// Reserved address 6072 [0x17b8]

// Reserved address 6076 [0x17bc]

// Reserved address 6080 [0x17c0]

// Reserved address 6084 [0x17c4]

// Reserved address 6088 [0x17c8]

// Reserved address 6092 [0x17cc]

// Reserved address 6096 [0x17d0]

// Reserved address 6100 [0x17d4]

// Reserved address 6104 [0x17d8]

// Reserved address 6108 [0x17dc]

// Reserved address 6112 [0x17e0]

// Reserved address 6116 [0x17e4]

// Reserved address 6120 [0x17e8]

// Reserved address 6124 [0x17ec]

// Reserved address 6128 [0x17f0]

// Reserved address 6132 [0x17f4]

// Reserved address 6136 [0x17f8]

// Reserved address 6140 [0x17fc]

// Reserved address 6144 [0x1800]

// Reserved address 6148 [0x1804]

// Reserved address 6152 [0x1808]

// Reserved address 6156 [0x180c]

// Reserved address 6160 [0x1810]

// Reserved address 6164 [0x1814]

// Reserved address 6168 [0x1818]

// Reserved address 6172 [0x181c]

// Reserved address 6176 [0x1820]

// Reserved address 6180 [0x1824]

// Reserved address 6184 [0x1828]

// Reserved address 6188 [0x182c]

// Reserved address 6192 [0x1830]

// Reserved address 6196 [0x1834]

// Reserved address 6200 [0x1838]

// Reserved address 6204 [0x183c]

// Reserved address 6208 [0x1840]

// Reserved address 6212 [0x1844]

// Reserved address 6216 [0x1848]

// Reserved address 6220 [0x184c]

// Reserved address 6224 [0x1850]

// Reserved address 6228 [0x1854]

// Reserved address 6232 [0x1858]

// Reserved address 6236 [0x185c]

// Reserved address 6240 [0x1860]

// Reserved address 6244 [0x1864]

// Reserved address 6248 [0x1868]

// Reserved address 6252 [0x186c]

// Reserved address 6256 [0x1870]

// Reserved address 6260 [0x1874]

// Reserved address 6264 [0x1878]

// Reserved address 6268 [0x187c]

// Reserved address 6272 [0x1880]

// Reserved address 6276 [0x1884]

// Reserved address 6280 [0x1888]

// Reserved address 6284 [0x188c]

// Reserved address 6288 [0x1890]

// Reserved address 6292 [0x1894]

// Reserved address 6296 [0x1898]

// Reserved address 6300 [0x189c]

// Reserved address 6304 [0x18a0]

// Reserved address 6308 [0x18a4]

// Reserved address 6312 [0x18a8]

// Reserved address 6316 [0x18ac]

// Reserved address 6320 [0x18b0]

// Reserved address 6324 [0x18b4]

// Reserved address 6328 [0x18b8]

// Reserved address 6332 [0x18bc]

// Reserved address 6336 [0x18c0]

// Reserved address 6340 [0x18c4]

// Reserved address 6344 [0x18c8]

// Reserved address 6348 [0x18cc]

// Reserved address 6352 [0x18d0]

// Reserved address 6356 [0x18d4]

// Reserved address 6360 [0x18d8]

// Reserved address 6364 [0x18dc]

// Reserved address 6368 [0x18e0]

// Reserved address 6372 [0x18e4]

// Reserved address 6376 [0x18e8]

// Reserved address 6380 [0x18ec]

// Reserved address 6384 [0x18f0]

// Reserved address 6388 [0x18f4]

// Reserved address 6392 [0x18f8]

// Reserved address 6396 [0x18fc]

// Reserved address 6400 [0x1900]

// Reserved address 6404 [0x1904]

// Reserved address 6408 [0x1908]

// Reserved address 6412 [0x190c]

// Reserved address 6416 [0x1910]

// Reserved address 6420 [0x1914]

// Reserved address 6424 [0x1918]

// Reserved address 6428 [0x191c]

// Reserved address 6432 [0x1920]

// Reserved address 6436 [0x1924]

// Reserved address 6440 [0x1928]

// Reserved address 6444 [0x192c]

// Reserved address 6448 [0x1930]

// Reserved address 6452 [0x1934]

// Reserved address 6456 [0x1938]

// Reserved address 6460 [0x193c]

// Reserved address 6464 [0x1940]

// Reserved address 6468 [0x1944]

// Reserved address 6472 [0x1948]

// Reserved address 6476 [0x194c]

// Reserved address 6480 [0x1950]

// Reserved address 6484 [0x1954]

// Reserved address 6488 [0x1958]

// Reserved address 6492 [0x195c]

// Reserved address 6496 [0x1960]

// Reserved address 6500 [0x1964]

// Reserved address 6504 [0x1968]

// Reserved address 6508 [0x196c]

// Reserved address 6512 [0x1970]

// Reserved address 6516 [0x1974]

// Reserved address 6520 [0x1978]

// Reserved address 6524 [0x197c]

// Reserved address 6528 [0x1980]

// Reserved address 6532 [0x1984]

// Reserved address 6536 [0x1988]

// Reserved address 6540 [0x198c]

// Reserved address 6544 [0x1990]

// Reserved address 6548 [0x1994]

// Reserved address 6552 [0x1998]

// Reserved address 6556 [0x199c]

// Reserved address 6560 [0x19a0]

// Reserved address 6564 [0x19a4]

// Reserved address 6568 [0x19a8]

// Reserved address 6572 [0x19ac]

// Reserved address 6576 [0x19b0]

// Reserved address 6580 [0x19b4]

// Reserved address 6584 [0x19b8]

// Reserved address 6588 [0x19bc]

// Reserved address 6592 [0x19c0]

// Reserved address 6596 [0x19c4]

// Reserved address 6600 [0x19c8]

// Reserved address 6604 [0x19cc]

// Reserved address 6608 [0x19d0]

// Reserved address 6612 [0x19d4]

// Reserved address 6616 [0x19d8]

// Reserved address 6620 [0x19dc]

// Reserved address 6624 [0x19e0]

// Reserved address 6628 [0x19e4]

// Reserved address 6632 [0x19e8]

// Reserved address 6636 [0x19ec]

// Reserved address 6640 [0x19f0]

// Reserved address 6644 [0x19f4]

// Reserved address 6648 [0x19f8]

// Reserved address 6652 [0x19fc]

// Reserved address 6656 [0x1a00]

// Reserved address 6660 [0x1a04]

// Reserved address 6664 [0x1a08]

// Reserved address 6668 [0x1a0c]

// Reserved address 6672 [0x1a10]

// Reserved address 6676 [0x1a14]

// Reserved address 6680 [0x1a18]

// Reserved address 6684 [0x1a1c]

// Reserved address 6688 [0x1a20]

// Reserved address 6692 [0x1a24]

// Reserved address 6696 [0x1a28]

// Reserved address 6700 [0x1a2c]

// Reserved address 6704 [0x1a30]

// Reserved address 6708 [0x1a34]

// Reserved address 6712 [0x1a38]

// Reserved address 6716 [0x1a3c]

// Reserved address 6720 [0x1a40]

// Reserved address 6724 [0x1a44]

// Reserved address 6728 [0x1a48]

// Reserved address 6732 [0x1a4c]

// Reserved address 6736 [0x1a50]

// Reserved address 6740 [0x1a54]

// Reserved address 6744 [0x1a58]

// Reserved address 6748 [0x1a5c]

// Reserved address 6752 [0x1a60]

// Reserved address 6756 [0x1a64]

// Reserved address 6760 [0x1a68]

// Reserved address 6764 [0x1a6c]

// Reserved address 6768 [0x1a70]

// Reserved address 6772 [0x1a74]

// Reserved address 6776 [0x1a78]

// Reserved address 6780 [0x1a7c]

// Reserved address 6784 [0x1a80]

// Reserved address 6788 [0x1a84]

// Reserved address 6792 [0x1a88]

// Reserved address 6796 [0x1a8c]

// Reserved address 6800 [0x1a90]

// Reserved address 6804 [0x1a94]

// Reserved address 6808 [0x1a98]

// Reserved address 6812 [0x1a9c]

// Reserved address 6816 [0x1aa0]

// Reserved address 6820 [0x1aa4]

// Reserved address 6824 [0x1aa8]

// Reserved address 6828 [0x1aac]

// Reserved address 6832 [0x1ab0]

// Reserved address 6836 [0x1ab4]

// Reserved address 6840 [0x1ab8]

// Reserved address 6844 [0x1abc]

// Reserved address 6848 [0x1ac0]

// Reserved address 6852 [0x1ac4]

// Reserved address 6856 [0x1ac8]

// Reserved address 6860 [0x1acc]

// Reserved address 6864 [0x1ad0]

// Reserved address 6868 [0x1ad4]

// Reserved address 6872 [0x1ad8]

// Reserved address 6876 [0x1adc]

// Reserved address 6880 [0x1ae0]

// Reserved address 6884 [0x1ae4]

// Reserved address 6888 [0x1ae8]

// Reserved address 6892 [0x1aec]

// Reserved address 6896 [0x1af0]

// Reserved address 6900 [0x1af4]

// Reserved address 6904 [0x1af8]

// Reserved address 6908 [0x1afc]

// Reserved address 6912 [0x1b00]

// Reserved address 6916 [0x1b04]

// Reserved address 6920 [0x1b08]

// Reserved address 6924 [0x1b0c]

// Reserved address 6928 [0x1b10]

// Reserved address 6932 [0x1b14]

// Reserved address 6936 [0x1b18]

// Reserved address 6940 [0x1b1c]

// Reserved address 6944 [0x1b20]

// Reserved address 6948 [0x1b24]

// Reserved address 6952 [0x1b28]

// Reserved address 6956 [0x1b2c]

// Reserved address 6960 [0x1b30]

// Reserved address 6964 [0x1b34]

// Reserved address 6968 [0x1b38]

// Reserved address 6972 [0x1b3c]

// Reserved address 6976 [0x1b40]

// Reserved address 6980 [0x1b44]

// Reserved address 6984 [0x1b48]

// Reserved address 6988 [0x1b4c]

// Reserved address 6992 [0x1b50]

// Reserved address 6996 [0x1b54]

// Reserved address 7000 [0x1b58]

// Reserved address 7004 [0x1b5c]

// Reserved address 7008 [0x1b60]

// Reserved address 7012 [0x1b64]

// Reserved address 7016 [0x1b68]

// Reserved address 7020 [0x1b6c]

// Reserved address 7024 [0x1b70]

// Reserved address 7028 [0x1b74]

// Reserved address 7032 [0x1b78]

// Reserved address 7036 [0x1b7c]

// Reserved address 7040 [0x1b80]

// Reserved address 7044 [0x1b84]

// Reserved address 7048 [0x1b88]

// Reserved address 7052 [0x1b8c]

// Reserved address 7056 [0x1b90]

// Reserved address 7060 [0x1b94]

// Reserved address 7064 [0x1b98]

// Reserved address 7068 [0x1b9c]

// Reserved address 7072 [0x1ba0]

// Reserved address 7076 [0x1ba4]

// Reserved address 7080 [0x1ba8]

// Reserved address 7084 [0x1bac]

// Reserved address 7088 [0x1bb0]

// Reserved address 7092 [0x1bb4]

// Reserved address 7096 [0x1bb8]

// Reserved address 7100 [0x1bbc]

// Reserved address 7104 [0x1bc0]

// Reserved address 7108 [0x1bc4]

// Reserved address 7112 [0x1bc8]

// Reserved address 7116 [0x1bcc]

// Reserved address 7120 [0x1bd0]

// Reserved address 7124 [0x1bd4]

// Reserved address 7128 [0x1bd8]

// Reserved address 7132 [0x1bdc]

// Reserved address 7136 [0x1be0]

// Reserved address 7140 [0x1be4]

// Reserved address 7144 [0x1be8]

// Reserved address 7148 [0x1bec]

// Reserved address 7152 [0x1bf0]

// Reserved address 7156 [0x1bf4]

// Reserved address 7160 [0x1bf8]

// Reserved address 7164 [0x1bfc]

// Reserved address 7168 [0x1c00]

// Reserved address 7172 [0x1c04]

// Reserved address 7176 [0x1c08]

// Reserved address 7180 [0x1c0c]

// Reserved address 7184 [0x1c10]

// Reserved address 7188 [0x1c14]

// Reserved address 7192 [0x1c18]

// Reserved address 7196 [0x1c1c]

// Reserved address 7200 [0x1c20]

// Reserved address 7204 [0x1c24]

// Reserved address 7208 [0x1c28]

// Reserved address 7212 [0x1c2c]

// Reserved address 7216 [0x1c30]

// Reserved address 7220 [0x1c34]

// Reserved address 7224 [0x1c38]

// Reserved address 7228 [0x1c3c]

// Reserved address 7232 [0x1c40]

// Reserved address 7236 [0x1c44]

// Reserved address 7240 [0x1c48]

// Reserved address 7244 [0x1c4c]

// Reserved address 7248 [0x1c50]

// Reserved address 7252 [0x1c54]

// Reserved address 7256 [0x1c58]

// Reserved address 7260 [0x1c5c]

// Reserved address 7264 [0x1c60]

// Reserved address 7268 [0x1c64]

// Reserved address 7272 [0x1c68]

// Reserved address 7276 [0x1c6c]

// Reserved address 7280 [0x1c70]

// Reserved address 7284 [0x1c74]

// Reserved address 7288 [0x1c78]

// Reserved address 7292 [0x1c7c]

// Reserved address 7296 [0x1c80]

// Reserved address 7300 [0x1c84]

// Reserved address 7304 [0x1c88]

// Reserved address 7308 [0x1c8c]

// Reserved address 7312 [0x1c90]

// Reserved address 7316 [0x1c94]

// Reserved address 7320 [0x1c98]

// Reserved address 7324 [0x1c9c]

// Reserved address 7328 [0x1ca0]

// Reserved address 7332 [0x1ca4]

// Reserved address 7336 [0x1ca8]

// Reserved address 7340 [0x1cac]

// Reserved address 7344 [0x1cb0]

// Reserved address 7348 [0x1cb4]

// Reserved address 7352 [0x1cb8]

// Reserved address 7356 [0x1cbc]

// Reserved address 7360 [0x1cc0]

// Reserved address 7364 [0x1cc4]

// Reserved address 7368 [0x1cc8]

// Reserved address 7372 [0x1ccc]

// Reserved address 7376 [0x1cd0]

// Reserved address 7380 [0x1cd4]

// Reserved address 7384 [0x1cd8]

// Reserved address 7388 [0x1cdc]

// Reserved address 7392 [0x1ce0]

// Reserved address 7396 [0x1ce4]

// Reserved address 7400 [0x1ce8]

// Reserved address 7404 [0x1cec]

// Reserved address 7408 [0x1cf0]

// Reserved address 7412 [0x1cf4]

// Reserved address 7416 [0x1cf8]

// Reserved address 7420 [0x1cfc]

// Reserved address 7424 [0x1d00]

// Reserved address 7428 [0x1d04]

// Reserved address 7432 [0x1d08]

// Reserved address 7436 [0x1d0c]

// Reserved address 7440 [0x1d10]

// Reserved address 7444 [0x1d14]

// Reserved address 7448 [0x1d18]

// Reserved address 7452 [0x1d1c]

// Reserved address 7456 [0x1d20]

// Reserved address 7460 [0x1d24]

// Reserved address 7464 [0x1d28]

// Reserved address 7468 [0x1d2c]

// Reserved address 7472 [0x1d30]

// Reserved address 7476 [0x1d34]

// Reserved address 7480 [0x1d38]

// Reserved address 7484 [0x1d3c]

// Reserved address 7488 [0x1d40]

// Reserved address 7492 [0x1d44]

// Reserved address 7496 [0x1d48]

// Reserved address 7500 [0x1d4c]

// Reserved address 7504 [0x1d50]

// Reserved address 7508 [0x1d54]

// Reserved address 7512 [0x1d58]

// Reserved address 7516 [0x1d5c]

// Reserved address 7520 [0x1d60]

// Reserved address 7524 [0x1d64]

// Reserved address 7528 [0x1d68]

// Reserved address 7532 [0x1d6c]

// Reserved address 7536 [0x1d70]

// Reserved address 7540 [0x1d74]

// Reserved address 7544 [0x1d78]

// Reserved address 7548 [0x1d7c]

// Reserved address 7552 [0x1d80]

// Reserved address 7556 [0x1d84]

// Reserved address 7560 [0x1d88]

// Reserved address 7564 [0x1d8c]

// Reserved address 7568 [0x1d90]

// Reserved address 7572 [0x1d94]

// Reserved address 7576 [0x1d98]

// Reserved address 7580 [0x1d9c]

// Reserved address 7584 [0x1da0]

// Reserved address 7588 [0x1da4]

// Reserved address 7592 [0x1da8]

// Reserved address 7596 [0x1dac]

// Reserved address 7600 [0x1db0]

// Reserved address 7604 [0x1db4]

// Reserved address 7608 [0x1db8]

// Reserved address 7612 [0x1dbc]

// Reserved address 7616 [0x1dc0]

// Reserved address 7620 [0x1dc4]

// Reserved address 7624 [0x1dc8]

// Reserved address 7628 [0x1dcc]

// Reserved address 7632 [0x1dd0]

// Reserved address 7636 [0x1dd4]

// Reserved address 7640 [0x1dd8]

// Reserved address 7644 [0x1ddc]

// Reserved address 7648 [0x1de0]

// Reserved address 7652 [0x1de4]

// Reserved address 7656 [0x1de8]

// Reserved address 7660 [0x1dec]

// Reserved address 7664 [0x1df0]

// Reserved address 7668 [0x1df4]

// Reserved address 7672 [0x1df8]

// Reserved address 7676 [0x1dfc]

// Reserved address 7680 [0x1e00]

// Reserved address 7684 [0x1e04]

// Reserved address 7688 [0x1e08]

// Reserved address 7692 [0x1e0c]

// Reserved address 7696 [0x1e10]

// Reserved address 7700 [0x1e14]

// Reserved address 7704 [0x1e18]

// Reserved address 7708 [0x1e1c]

// Reserved address 7712 [0x1e20]

// Reserved address 7716 [0x1e24]

// Reserved address 7720 [0x1e28]

// Reserved address 7724 [0x1e2c]

// Reserved address 7728 [0x1e30]

// Reserved address 7732 [0x1e34]

// Reserved address 7736 [0x1e38]

// Reserved address 7740 [0x1e3c]

// Reserved address 7744 [0x1e40]

// Reserved address 7748 [0x1e44]

// Reserved address 7752 [0x1e48]

// Reserved address 7756 [0x1e4c]

// Reserved address 7760 [0x1e50]

// Reserved address 7764 [0x1e54]

// Reserved address 7768 [0x1e58]

// Reserved address 7772 [0x1e5c]

// Reserved address 7776 [0x1e60]

// Reserved address 7780 [0x1e64]

// Reserved address 7784 [0x1e68]

// Reserved address 7788 [0x1e6c]

// Reserved address 7792 [0x1e70]

// Reserved address 7796 [0x1e74]

// Reserved address 7800 [0x1e78]

// Reserved address 7804 [0x1e7c]

// Reserved address 7808 [0x1e80]

// Reserved address 7812 [0x1e84]

// Reserved address 7816 [0x1e88]

// Reserved address 7820 [0x1e8c]

// Reserved address 7824 [0x1e90]

// Reserved address 7828 [0x1e94]

// Reserved address 7832 [0x1e98]

// Reserved address 7836 [0x1e9c]

// Reserved address 7840 [0x1ea0]

// Reserved address 7844 [0x1ea4]

// Reserved address 7848 [0x1ea8]

// Reserved address 7852 [0x1eac]

// Reserved address 7856 [0x1eb0]

// Reserved address 7860 [0x1eb4]

// Reserved address 7864 [0x1eb8]

// Reserved address 7868 [0x1ebc]

// Reserved address 7872 [0x1ec0]

// Reserved address 7876 [0x1ec4]

// Reserved address 7880 [0x1ec8]

// Reserved address 7884 [0x1ecc]

// Reserved address 7888 [0x1ed0]

// Reserved address 7892 [0x1ed4]

// Reserved address 7896 [0x1ed8]

// Reserved address 7900 [0x1edc]

// Reserved address 7904 [0x1ee0]

// Reserved address 7908 [0x1ee4]

// Reserved address 7912 [0x1ee8]

// Reserved address 7916 [0x1eec]

// Reserved address 7920 [0x1ef0]

// Reserved address 7924 [0x1ef4]

// Reserved address 7928 [0x1ef8]

// Reserved address 7932 [0x1efc]

// Reserved address 7936 [0x1f00]

// Reserved address 7940 [0x1f04]

// Reserved address 7944 [0x1f08]

// Reserved address 7948 [0x1f0c]

// Reserved address 7952 [0x1f10]

// Reserved address 7956 [0x1f14]

// Reserved address 7960 [0x1f18]

// Reserved address 7964 [0x1f1c]

// Reserved address 7968 [0x1f20]

// Reserved address 7972 [0x1f24]

// Reserved address 7976 [0x1f28]

// Reserved address 7980 [0x1f2c]

// Reserved address 7984 [0x1f30]

// Reserved address 7988 [0x1f34]

// Reserved address 7992 [0x1f38]

// Reserved address 7996 [0x1f3c]

// Reserved address 8000 [0x1f40]

// Reserved address 8004 [0x1f44]

// Reserved address 8008 [0x1f48]

// Reserved address 8012 [0x1f4c]

// Reserved address 8016 [0x1f50]

// Reserved address 8020 [0x1f54]

// Reserved address 8024 [0x1f58]

// Reserved address 8028 [0x1f5c]

// Reserved address 8032 [0x1f60]

// Reserved address 8036 [0x1f64]

// Reserved address 8040 [0x1f68]

// Reserved address 8044 [0x1f6c]

// Reserved address 8048 [0x1f70]

// Reserved address 8052 [0x1f74]

// Reserved address 8056 [0x1f78]

// Reserved address 8060 [0x1f7c]

// Reserved address 8064 [0x1f80]

// Reserved address 8068 [0x1f84]

// Reserved address 8072 [0x1f88]

// Reserved address 8076 [0x1f8c]

// Reserved address 8080 [0x1f90]

// Reserved address 8084 [0x1f94]

// Reserved address 8088 [0x1f98]

// Reserved address 8092 [0x1f9c]

// Reserved address 8096 [0x1fa0]

// Reserved address 8100 [0x1fa4]

// Reserved address 8104 [0x1fa8]

// Reserved address 8108 [0x1fac]

// Reserved address 8112 [0x1fb0]

// Reserved address 8116 [0x1fb4]

// Reserved address 8120 [0x1fb8]

// Reserved address 8124 [0x1fbc]

// Reserved address 8128 [0x1fc0]

// Reserved address 8132 [0x1fc4]

// Reserved address 8136 [0x1fc8]

// Reserved address 8140 [0x1fcc]

// Reserved address 8144 [0x1fd0]

// Reserved address 8148 [0x1fd4]

// Reserved address 8152 [0x1fd8]

// Reserved address 8156 [0x1fdc]

// Reserved address 8160 [0x1fe0]

// Reserved address 8164 [0x1fe4]

// Reserved address 8168 [0x1fe8]

// Reserved address 8172 [0x1fec]

// Reserved address 8176 [0x1ff0]

// Reserved address 8180 [0x1ff4]

// Reserved address 8184 [0x1ff8]

// Reserved address 8188 [0x1ffc]

// Register TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0                     _MK_ADDR_CONST(0x2000)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_SECURE                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_SCR                         0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_WORD_COUNT                  0x1
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_RESET_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_READ_MASK                   _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_WRITE_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_CLK_OVR_ON_RANGE                    0:0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_CLK_OVR_ON_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                        _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_TSA_SPARE_REGS_FIELD                        _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_TSA_SPARE_REGS_RANGE                        31:24
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_STATIC0_CSW_VICSWR_0
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0                 _MK_ADDR_CONST(0x2004)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_SECURE                  0x0
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_SCR                     0
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_WORD_COUNT                      0x1
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_RESET_VAL                       _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_RESET_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_READ_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_WRITE_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_REORDER_DEPTH_LIMIT_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_REORDER_DEPTH_LIMIT_FIELD                       _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_VICSWR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_REORDER_DEPTH_LIMIT_RANGE                       8:0
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_REORDER_DEPTH_LIMIT_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_REORDER_DEPTH_LIMIT_DEFAULT                     _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                   NONE
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_REORDER_DEPTH_LIMIT_NONE                        _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_SO_DEV_HUBID_SHIFT                      _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_SO_DEV_HUBID_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_VICSWR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_SO_DEV_HUBID_RANGE                      9:9
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_SO_DEV_HUBID_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_SO_DEV_HUBID_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_SO_DEV_HUBID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_SO_DEV_HUBID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_SO_DEV_HUBID_INIT_ENUM                  HUB0
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_SO_DEV_HUBID_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_SO_DEV_HUBID_HUB1                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_SHIFT                      _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_RANGE                      10:10
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_INIT_ENUM                  HUB0
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_HUB1                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_MEMTYPE_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_MEMTYPE_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_VICSWR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_MEMTYPE_OVERRIDE_RANGE                  12:11
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_MEMTYPE_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_MEMTYPE_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_MEMTYPE_OVERRIDE_INIT_ENUM                      PASSTHRU
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_MEMTYPE_OVERRIDE_PASSTHRU                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_MEMTYPE_OVERRIDE_NORMAL                 _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_MEMTYPE_OVERRIDE_SO_DEV                 _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_OVERRIDE_RANGE                     13:13
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                 DISABLE
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_VICSWR_0_NORMAL_HUBID_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_VIC3_0
#define TSA_CONFIG_STATIC0_VIC3_0                       _MK_ADDR_CONST(0x2008)
#define TSA_CONFIG_STATIC0_VIC3_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_VIC3_0_SCR                   0
#define TSA_CONFIG_STATIC0_VIC3_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_VIC3_0_RESET_VAL                     _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_VIC3_0_RESET_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_VIC3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_VIC3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_VIC3_0_READ_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_VIC3_0_WRITE_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_VIC3_0_HUB_MASK_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_VIC3_0_HUB_MASK_FIELD                        _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_VIC3_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_VIC3_0_HUB_MASK_RANGE                        21:0
#define TSA_CONFIG_STATIC0_VIC3_0_HUB_MASK_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_VIC3_0_HUB_MASK_DEFAULT                      _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_VIC3_0_HUB_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_VIC3_0_HUB_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_VIC3_0_HUB_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_VIC3_0_HUB_MASK_INIT_ENUM                    ONEKB
#define TSA_CONFIG_STATIC0_VIC3_0_HUB_MASK_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_VIC3_0_HUB_MASK_ONEKB                        _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_VIC3_0_ERR_HANDLING_OVR_MODE_SHIFT                   _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_VIC3_0_ERR_HANDLING_OVR_MODE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_VIC3_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_VIC3_0_ERR_HANDLING_OVR_MODE_RANGE                   31:30
#define TSA_CONFIG_STATIC0_VIC3_0_ERR_HANDLING_OVR_MODE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_VIC3_0_ERR_HANDLING_OVR_MODE_DEFAULT                 _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_VIC3_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_VIC3_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_VIC3_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_VIC3_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                       MODE2
#define TSA_CONFIG_STATIC0_VIC3_0_ERR_HANDLING_OVR_MODE_MODE0                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_VIC3_0_ERR_HANDLING_OVR_MODE_MODE1                   _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_VIC3_0_ERR_HANDLING_OVR_MODE_MODE2                   _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_VIC3_0
#define TSA_CONFIG_STATIC1_VIC3_0                       _MK_ADDR_CONST(0x200c)
#define TSA_CONFIG_STATIC1_VIC3_0_SECURE                        0x0
#define TSA_CONFIG_STATIC1_VIC3_0_SCR                   0
#define TSA_CONFIG_STATIC1_VIC3_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC1_VIC3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC3_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_VIC3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC3_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_VIC3_0_WRITE_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_VIC3_0_RCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_VIC3_0_RCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_VIC3_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_VIC3_0_RCLK_OVERRIDE_RANGE                   0:0
#define TSA_CONFIG_STATIC1_VIC3_0_RCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_VIC3_0_RCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC3_0_RCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_VIC3_0_RCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC3_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC3_0_RCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_VIC3_0_RCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_VIC3_0_RCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_VIC3_0_WCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_VIC3_0_WCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_VIC3_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_VIC3_0_WCLK_OVERRIDE_RANGE                   1:1
#define TSA_CONFIG_STATIC1_VIC3_0_WCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_VIC3_0_WCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC3_0_WCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_VIC3_0_WCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC3_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC3_0_WCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_VIC3_0_WCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_VIC3_0_WCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVERRIDE_RANGE                   2:2
#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVR_MODE_SHIFT                   _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVR_MODE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVR_MODE_RANGE                   3:3
#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVR_MODE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVR_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVR_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVR_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVR_MODE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVR_MODE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_VIC3_0_CCLK_OVR_MODE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSR_VICSRD_0
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0                 _MK_ADDR_CONST(0x2010)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_SECURE                  0x0
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_SCR                     0
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_WORD_COUNT                      0x1
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_RESET_VAL                       _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_RESET_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_READ_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_WRITE_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_REORDER_DEPTH_LIMIT_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_REORDER_DEPTH_LIMIT_FIELD                       _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_VICSRD_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_REORDER_DEPTH_LIMIT_RANGE                       8:0
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_REORDER_DEPTH_LIMIT_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_REORDER_DEPTH_LIMIT_DEFAULT                     _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_REORDER_DEPTH_LIMIT_INIT_ENUM                   NONE
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_REORDER_DEPTH_LIMIT_NONE                        _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_SO_DEV_HUBID_SHIFT                      _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_SO_DEV_HUBID_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_VICSRD_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_SO_DEV_HUBID_RANGE                      9:9
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_SO_DEV_HUBID_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_SO_DEV_HUBID_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_SO_DEV_HUBID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_SO_DEV_HUBID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_SO_DEV_HUBID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_SO_DEV_HUBID_INIT_ENUM                  HUB0
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_SO_DEV_HUBID_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_SO_DEV_HUBID_HUB1                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_SHIFT                      _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_RANGE                      10:10
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_INIT_ENUM                  HUB0
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_HUB1                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_MEMTYPE_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_MEMTYPE_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_VICSRD_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_MEMTYPE_OVERRIDE_RANGE                  12:11
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_MEMTYPE_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_MEMTYPE_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_MEMTYPE_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_MEMTYPE_OVERRIDE_INIT_ENUM                      PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_MEMTYPE_OVERRIDE_PASSTHRU                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_MEMTYPE_OVERRIDE_NORMAL                 _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_MEMTYPE_OVERRIDE_SO_DEV                 _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_OVERRIDE_RANGE                     13:13
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_OVERRIDE_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                 DISABLE
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_VICSRD_0_NORMAL_HUBID_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_VIC_0
#define TSA_CONFIG_STATIC0_VIC_0                        _MK_ADDR_CONST(0x2014)
#define TSA_CONFIG_STATIC0_VIC_0_SECURE                         0x0
#define TSA_CONFIG_STATIC0_VIC_0_SCR                    0
#define TSA_CONFIG_STATIC0_VIC_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC0_VIC_0_RESET_VAL                      _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_VIC_0_RESET_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_VIC_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_VIC_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_VIC_0_READ_MASK                      _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_VIC_0_WRITE_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_VIC_0_HUB_MASK_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_VIC_0_HUB_MASK_FIELD                 _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_VIC_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_VIC_0_HUB_MASK_RANGE                 21:0
#define TSA_CONFIG_STATIC0_VIC_0_HUB_MASK_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_VIC_0_HUB_MASK_DEFAULT                       _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_VIC_0_HUB_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_VIC_0_HUB_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_VIC_0_HUB_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_VIC_0_HUB_MASK_INIT_ENUM                     ONEKB
#define TSA_CONFIG_STATIC0_VIC_0_HUB_MASK_HUB0                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_VIC_0_HUB_MASK_ONEKB                 _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_VIC_0_ERR_HANDLING_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_VIC_0_ERR_HANDLING_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_VIC_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_VIC_0_ERR_HANDLING_OVR_MODE_RANGE                    31:30
#define TSA_CONFIG_STATIC0_VIC_0_ERR_HANDLING_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_VIC_0_ERR_HANDLING_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_VIC_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_VIC_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_VIC_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_VIC_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                        MODE2
#define TSA_CONFIG_STATIC0_VIC_0_ERR_HANDLING_OVR_MODE_MODE0                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_VIC_0_ERR_HANDLING_OVR_MODE_MODE1                    _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_VIC_0_ERR_HANDLING_OVR_MODE_MODE2                    _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_VIC_0
#define TSA_CONFIG_STATIC1_VIC_0                        _MK_ADDR_CONST(0x2018)
#define TSA_CONFIG_STATIC1_VIC_0_SECURE                         0x0
#define TSA_CONFIG_STATIC1_VIC_0_SCR                    0
#define TSA_CONFIG_STATIC1_VIC_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC1_VIC_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_VIC_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_VIC_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_VIC_0_RCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_VIC_0_RCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_VIC_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_VIC_0_RCLK_OVERRIDE_RANGE                    0:0
#define TSA_CONFIG_STATIC1_VIC_0_RCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_VIC_0_RCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC_0_RCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_VIC_0_RCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC_0_RCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_VIC_0_RCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_VIC_0_RCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_VIC_0_WCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_VIC_0_WCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_VIC_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_VIC_0_WCLK_OVERRIDE_RANGE                    1:1
#define TSA_CONFIG_STATIC1_VIC_0_WCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_VIC_0_WCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC_0_WCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_VIC_0_WCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC_0_WCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_VIC_0_WCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_VIC_0_WCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_VIC_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVERRIDE_RANGE                    2:2
#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_VIC_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVR_MODE_RANGE                    3:3
#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVR_MODE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVR_MODE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_VIC_0_CCLK_OVR_MODE_ENABLE                   _MK_ENUM_CONST(1)


// Register TSA_CONFIG_INTERNAL_VICPC3_ARB_0
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0                        _MK_ADDR_CONST(0x201c)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_SECURE                         0x0
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_SCR                    0
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_WORD_COUNT                     0x1
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_RESET_VAL                      _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_RESET_MASK                     _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_READ_MASK                      _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_WRITE_MASK                     _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_WR_WEIGHT_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_WR_WEIGHT_FIELD                        _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_VICPC3_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_WR_WEIGHT_RANGE                        4:0
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_WR_WEIGHT_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_WR_WEIGHT_DEFAULT                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_WR_WEIGHT_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_WR_WEIGHT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_RD_WEIGHT_SHIFT                        _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_RD_WEIGHT_FIELD                        _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_VICPC3_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_RD_WEIGHT_RANGE                        12:8
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_RD_WEIGHT_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_RD_WEIGHT_DEFAULT                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_RD_WEIGHT_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_RD_WEIGHT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_WEIGHT_OVR_MODE_SHIFT                  _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_WEIGHT_OVR_MODE_FIELD                  _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_VICPC3_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_WEIGHT_OVR_MODE_RANGE                  17:16
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_WEIGHT_OVR_MODE_WOFFSET                        0x0
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_WEIGHT_OVR_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_VICPC3_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 8224 [0x2020]

// Reserved address 8228 [0x2024]

// Reserved address 8232 [0x2028]

// Reserved address 8236 [0x202c]

// Reserved address 8240 [0x2030]

// Reserved address 8244 [0x2034]

// Reserved address 8248 [0x2038]

// Reserved address 8252 [0x203c]

// Reserved address 8256 [0x2040]

// Reserved address 8260 [0x2044]

// Reserved address 8264 [0x2048]

// Reserved address 8268 [0x204c]

// Reserved address 8272 [0x2050]

// Reserved address 8276 [0x2054]

// Reserved address 8280 [0x2058]

// Reserved address 8284 [0x205c]

// Reserved address 8288 [0x2060]

// Reserved address 8292 [0x2064]

// Reserved address 8296 [0x2068]

// Reserved address 8300 [0x206c]

// Reserved address 8304 [0x2070]

// Reserved address 8308 [0x2074]

// Reserved address 8312 [0x2078]

// Reserved address 8316 [0x207c]

// Reserved address 8320 [0x2080]

// Reserved address 8324 [0x2084]

// Reserved address 8328 [0x2088]

// Reserved address 8332 [0x208c]

// Reserved address 8336 [0x2090]

// Reserved address 8340 [0x2094]

// Reserved address 8344 [0x2098]

// Reserved address 8348 [0x209c]

// Reserved address 8352 [0x20a0]

// Reserved address 8356 [0x20a4]

// Reserved address 8360 [0x20a8]

// Reserved address 8364 [0x20ac]

// Reserved address 8368 [0x20b0]

// Reserved address 8372 [0x20b4]

// Reserved address 8376 [0x20b8]

// Reserved address 8380 [0x20bc]

// Reserved address 8384 [0x20c0]

// Reserved address 8388 [0x20c4]

// Reserved address 8392 [0x20c8]

// Reserved address 8396 [0x20cc]

// Reserved address 8400 [0x20d0]

// Reserved address 8404 [0x20d4]

// Reserved address 8408 [0x20d8]

// Reserved address 8412 [0x20dc]

// Reserved address 8416 [0x20e0]

// Reserved address 8420 [0x20e4]

// Reserved address 8424 [0x20e8]

// Reserved address 8428 [0x20ec]

// Reserved address 8432 [0x20f0]

// Reserved address 8436 [0x20f4]

// Reserved address 8440 [0x20f8]

// Reserved address 8444 [0x20fc]

// Reserved address 8448 [0x2100]

// Reserved address 8452 [0x2104]

// Reserved address 8456 [0x2108]

// Reserved address 8460 [0x210c]

// Reserved address 8464 [0x2110]

// Reserved address 8468 [0x2114]

// Reserved address 8472 [0x2118]

// Reserved address 8476 [0x211c]

// Reserved address 8480 [0x2120]

// Reserved address 8484 [0x2124]

// Reserved address 8488 [0x2128]

// Reserved address 8492 [0x212c]

// Reserved address 8496 [0x2130]

// Reserved address 8500 [0x2134]

// Reserved address 8504 [0x2138]

// Reserved address 8508 [0x213c]

// Reserved address 8512 [0x2140]

// Reserved address 8516 [0x2144]

// Reserved address 8520 [0x2148]

// Reserved address 8524 [0x214c]

// Reserved address 8528 [0x2150]

// Reserved address 8532 [0x2154]

// Reserved address 8536 [0x2158]

// Reserved address 8540 [0x215c]

// Reserved address 8544 [0x2160]

// Reserved address 8548 [0x2164]

// Reserved address 8552 [0x2168]

// Reserved address 8556 [0x216c]

// Reserved address 8560 [0x2170]

// Reserved address 8564 [0x2174]

// Reserved address 8568 [0x2178]

// Reserved address 8572 [0x217c]

// Reserved address 8576 [0x2180]

// Reserved address 8580 [0x2184]

// Reserved address 8584 [0x2188]

// Reserved address 8588 [0x218c]

// Reserved address 8592 [0x2190]

// Reserved address 8596 [0x2194]

// Reserved address 8600 [0x2198]

// Reserved address 8604 [0x219c]

// Reserved address 8608 [0x21a0]

// Reserved address 8612 [0x21a4]

// Reserved address 8616 [0x21a8]

// Reserved address 8620 [0x21ac]

// Reserved address 8624 [0x21b0]

// Reserved address 8628 [0x21b4]

// Reserved address 8632 [0x21b8]

// Reserved address 8636 [0x21bc]

// Reserved address 8640 [0x21c0]

// Reserved address 8644 [0x21c4]

// Reserved address 8648 [0x21c8]

// Reserved address 8652 [0x21cc]

// Reserved address 8656 [0x21d0]

// Reserved address 8660 [0x21d4]

// Reserved address 8664 [0x21d8]

// Reserved address 8668 [0x21dc]

// Reserved address 8672 [0x21e0]

// Reserved address 8676 [0x21e4]

// Reserved address 8680 [0x21e8]

// Reserved address 8684 [0x21ec]

// Reserved address 8688 [0x21f0]

// Reserved address 8692 [0x21f4]

// Reserved address 8696 [0x21f8]

// Reserved address 8700 [0x21fc]

// Reserved address 8704 [0x2200]

// Reserved address 8708 [0x2204]

// Reserved address 8712 [0x2208]

// Reserved address 8716 [0x220c]

// Reserved address 8720 [0x2210]

// Reserved address 8724 [0x2214]

// Reserved address 8728 [0x2218]

// Reserved address 8732 [0x221c]

// Reserved address 8736 [0x2220]

// Reserved address 8740 [0x2224]

// Reserved address 8744 [0x2228]

// Reserved address 8748 [0x222c]

// Reserved address 8752 [0x2230]

// Reserved address 8756 [0x2234]

// Reserved address 8760 [0x2238]

// Reserved address 8764 [0x223c]

// Reserved address 8768 [0x2240]

// Reserved address 8772 [0x2244]

// Reserved address 8776 [0x2248]

// Reserved address 8780 [0x224c]

// Reserved address 8784 [0x2250]

// Reserved address 8788 [0x2254]

// Reserved address 8792 [0x2258]

// Reserved address 8796 [0x225c]

// Reserved address 8800 [0x2260]

// Reserved address 8804 [0x2264]

// Reserved address 8808 [0x2268]

// Reserved address 8812 [0x226c]

// Reserved address 8816 [0x2270]

// Reserved address 8820 [0x2274]

// Reserved address 8824 [0x2278]

// Reserved address 8828 [0x227c]

// Reserved address 8832 [0x2280]

// Reserved address 8836 [0x2284]

// Reserved address 8840 [0x2288]

// Reserved address 8844 [0x228c]

// Reserved address 8848 [0x2290]

// Reserved address 8852 [0x2294]

// Reserved address 8856 [0x2298]

// Reserved address 8860 [0x229c]

// Reserved address 8864 [0x22a0]

// Reserved address 8868 [0x22a4]

// Reserved address 8872 [0x22a8]

// Reserved address 8876 [0x22ac]

// Reserved address 8880 [0x22b0]

// Reserved address 8884 [0x22b4]

// Reserved address 8888 [0x22b8]

// Reserved address 8892 [0x22bc]

// Reserved address 8896 [0x22c0]

// Reserved address 8900 [0x22c4]

// Reserved address 8904 [0x22c8]

// Reserved address 8908 [0x22cc]

// Reserved address 8912 [0x22d0]

// Reserved address 8916 [0x22d4]

// Reserved address 8920 [0x22d8]

// Reserved address 8924 [0x22dc]

// Reserved address 8928 [0x22e0]

// Reserved address 8932 [0x22e4]

// Reserved address 8936 [0x22e8]

// Reserved address 8940 [0x22ec]

// Reserved address 8944 [0x22f0]

// Reserved address 8948 [0x22f4]

// Reserved address 8952 [0x22f8]

// Reserved address 8956 [0x22fc]

// Reserved address 8960 [0x2300]

// Reserved address 8964 [0x2304]

// Reserved address 8968 [0x2308]

// Reserved address 8972 [0x230c]

// Reserved address 8976 [0x2310]

// Reserved address 8980 [0x2314]

// Reserved address 8984 [0x2318]

// Reserved address 8988 [0x231c]

// Reserved address 8992 [0x2320]

// Reserved address 8996 [0x2324]

// Reserved address 9000 [0x2328]

// Reserved address 9004 [0x232c]

// Reserved address 9008 [0x2330]

// Reserved address 9012 [0x2334]

// Reserved address 9016 [0x2338]

// Reserved address 9020 [0x233c]

// Reserved address 9024 [0x2340]

// Reserved address 9028 [0x2344]

// Reserved address 9032 [0x2348]

// Reserved address 9036 [0x234c]

// Reserved address 9040 [0x2350]

// Reserved address 9044 [0x2354]

// Reserved address 9048 [0x2358]

// Reserved address 9052 [0x235c]

// Reserved address 9056 [0x2360]

// Reserved address 9060 [0x2364]

// Reserved address 9064 [0x2368]

// Reserved address 9068 [0x236c]

// Reserved address 9072 [0x2370]

// Reserved address 9076 [0x2374]

// Reserved address 9080 [0x2378]

// Reserved address 9084 [0x237c]

// Reserved address 9088 [0x2380]

// Reserved address 9092 [0x2384]

// Reserved address 9096 [0x2388]

// Reserved address 9100 [0x238c]

// Reserved address 9104 [0x2390]

// Reserved address 9108 [0x2394]

// Reserved address 9112 [0x2398]

// Reserved address 9116 [0x239c]

// Reserved address 9120 [0x23a0]

// Reserved address 9124 [0x23a4]

// Reserved address 9128 [0x23a8]

// Reserved address 9132 [0x23ac]

// Reserved address 9136 [0x23b0]

// Reserved address 9140 [0x23b4]

// Reserved address 9144 [0x23b8]

// Reserved address 9148 [0x23bc]

// Reserved address 9152 [0x23c0]

// Reserved address 9156 [0x23c4]

// Reserved address 9160 [0x23c8]

// Reserved address 9164 [0x23cc]

// Reserved address 9168 [0x23d0]

// Reserved address 9172 [0x23d4]

// Reserved address 9176 [0x23d8]

// Reserved address 9180 [0x23dc]

// Reserved address 9184 [0x23e0]

// Reserved address 9188 [0x23e4]

// Reserved address 9192 [0x23e8]

// Reserved address 9196 [0x23ec]

// Reserved address 9200 [0x23f0]

// Reserved address 9204 [0x23f4]

// Reserved address 9208 [0x23f8]

// Reserved address 9212 [0x23fc]

// Reserved address 9216 [0x2400]

// Reserved address 9220 [0x2404]

// Reserved address 9224 [0x2408]

// Reserved address 9228 [0x240c]

// Reserved address 9232 [0x2410]

// Reserved address 9236 [0x2414]

// Reserved address 9240 [0x2418]

// Reserved address 9244 [0x241c]

// Reserved address 9248 [0x2420]

// Reserved address 9252 [0x2424]

// Reserved address 9256 [0x2428]

// Reserved address 9260 [0x242c]

// Reserved address 9264 [0x2430]

// Reserved address 9268 [0x2434]

// Reserved address 9272 [0x2438]

// Reserved address 9276 [0x243c]

// Reserved address 9280 [0x2440]

// Reserved address 9284 [0x2444]

// Reserved address 9288 [0x2448]

// Reserved address 9292 [0x244c]

// Reserved address 9296 [0x2450]

// Reserved address 9300 [0x2454]

// Reserved address 9304 [0x2458]

// Reserved address 9308 [0x245c]

// Reserved address 9312 [0x2460]

// Reserved address 9316 [0x2464]

// Reserved address 9320 [0x2468]

// Reserved address 9324 [0x246c]

// Reserved address 9328 [0x2470]

// Reserved address 9332 [0x2474]

// Reserved address 9336 [0x2478]

// Reserved address 9340 [0x247c]

// Reserved address 9344 [0x2480]

// Reserved address 9348 [0x2484]

// Reserved address 9352 [0x2488]

// Reserved address 9356 [0x248c]

// Reserved address 9360 [0x2490]

// Reserved address 9364 [0x2494]

// Reserved address 9368 [0x2498]

// Reserved address 9372 [0x249c]

// Reserved address 9376 [0x24a0]

// Reserved address 9380 [0x24a4]

// Reserved address 9384 [0x24a8]

// Reserved address 9388 [0x24ac]

// Reserved address 9392 [0x24b0]

// Reserved address 9396 [0x24b4]

// Reserved address 9400 [0x24b8]

// Reserved address 9404 [0x24bc]

// Reserved address 9408 [0x24c0]

// Reserved address 9412 [0x24c4]

// Reserved address 9416 [0x24c8]

// Reserved address 9420 [0x24cc]

// Reserved address 9424 [0x24d0]

// Reserved address 9428 [0x24d4]

// Reserved address 9432 [0x24d8]

// Reserved address 9436 [0x24dc]

// Reserved address 9440 [0x24e0]

// Reserved address 9444 [0x24e4]

// Reserved address 9448 [0x24e8]

// Reserved address 9452 [0x24ec]

// Reserved address 9456 [0x24f0]

// Reserved address 9460 [0x24f4]

// Reserved address 9464 [0x24f8]

// Reserved address 9468 [0x24fc]

// Reserved address 9472 [0x2500]

// Reserved address 9476 [0x2504]

// Reserved address 9480 [0x2508]

// Reserved address 9484 [0x250c]

// Reserved address 9488 [0x2510]

// Reserved address 9492 [0x2514]

// Reserved address 9496 [0x2518]

// Reserved address 9500 [0x251c]

// Reserved address 9504 [0x2520]

// Reserved address 9508 [0x2524]

// Reserved address 9512 [0x2528]

// Reserved address 9516 [0x252c]

// Reserved address 9520 [0x2530]

// Reserved address 9524 [0x2534]

// Reserved address 9528 [0x2538]

// Reserved address 9532 [0x253c]

// Reserved address 9536 [0x2540]

// Reserved address 9540 [0x2544]

// Reserved address 9544 [0x2548]

// Reserved address 9548 [0x254c]

// Reserved address 9552 [0x2550]

// Reserved address 9556 [0x2554]

// Reserved address 9560 [0x2558]

// Reserved address 9564 [0x255c]

// Reserved address 9568 [0x2560]

// Reserved address 9572 [0x2564]

// Reserved address 9576 [0x2568]

// Reserved address 9580 [0x256c]

// Reserved address 9584 [0x2570]

// Reserved address 9588 [0x2574]

// Reserved address 9592 [0x2578]

// Reserved address 9596 [0x257c]

// Reserved address 9600 [0x2580]

// Reserved address 9604 [0x2584]

// Reserved address 9608 [0x2588]

// Reserved address 9612 [0x258c]

// Reserved address 9616 [0x2590]

// Reserved address 9620 [0x2594]

// Reserved address 9624 [0x2598]

// Reserved address 9628 [0x259c]

// Reserved address 9632 [0x25a0]

// Reserved address 9636 [0x25a4]

// Reserved address 9640 [0x25a8]

// Reserved address 9644 [0x25ac]

// Reserved address 9648 [0x25b0]

// Reserved address 9652 [0x25b4]

// Reserved address 9656 [0x25b8]

// Reserved address 9660 [0x25bc]

// Reserved address 9664 [0x25c0]

// Reserved address 9668 [0x25c4]

// Reserved address 9672 [0x25c8]

// Reserved address 9676 [0x25cc]

// Reserved address 9680 [0x25d0]

// Reserved address 9684 [0x25d4]

// Reserved address 9688 [0x25d8]

// Reserved address 9692 [0x25dc]

// Reserved address 9696 [0x25e0]

// Reserved address 9700 [0x25e4]

// Reserved address 9704 [0x25e8]

// Reserved address 9708 [0x25ec]

// Reserved address 9712 [0x25f0]

// Reserved address 9716 [0x25f4]

// Reserved address 9720 [0x25f8]

// Reserved address 9724 [0x25fc]

// Reserved address 9728 [0x2600]

// Reserved address 9732 [0x2604]

// Reserved address 9736 [0x2608]

// Reserved address 9740 [0x260c]

// Reserved address 9744 [0x2610]

// Reserved address 9748 [0x2614]

// Reserved address 9752 [0x2618]

// Reserved address 9756 [0x261c]

// Reserved address 9760 [0x2620]

// Reserved address 9764 [0x2624]

// Reserved address 9768 [0x2628]

// Reserved address 9772 [0x262c]

// Reserved address 9776 [0x2630]

// Reserved address 9780 [0x2634]

// Reserved address 9784 [0x2638]

// Reserved address 9788 [0x263c]

// Reserved address 9792 [0x2640]

// Reserved address 9796 [0x2644]

// Reserved address 9800 [0x2648]

// Reserved address 9804 [0x264c]

// Reserved address 9808 [0x2650]

// Reserved address 9812 [0x2654]

// Reserved address 9816 [0x2658]

// Reserved address 9820 [0x265c]

// Reserved address 9824 [0x2660]

// Reserved address 9828 [0x2664]

// Reserved address 9832 [0x2668]

// Reserved address 9836 [0x266c]

// Reserved address 9840 [0x2670]

// Reserved address 9844 [0x2674]

// Reserved address 9848 [0x2678]

// Reserved address 9852 [0x267c]

// Reserved address 9856 [0x2680]

// Reserved address 9860 [0x2684]

// Reserved address 9864 [0x2688]

// Reserved address 9868 [0x268c]

// Reserved address 9872 [0x2690]

// Reserved address 9876 [0x2694]

// Reserved address 9880 [0x2698]

// Reserved address 9884 [0x269c]

// Reserved address 9888 [0x26a0]

// Reserved address 9892 [0x26a4]

// Reserved address 9896 [0x26a8]

// Reserved address 9900 [0x26ac]

// Reserved address 9904 [0x26b0]

// Reserved address 9908 [0x26b4]

// Reserved address 9912 [0x26b8]

// Reserved address 9916 [0x26bc]

// Reserved address 9920 [0x26c0]

// Reserved address 9924 [0x26c4]

// Reserved address 9928 [0x26c8]

// Reserved address 9932 [0x26cc]

// Reserved address 9936 [0x26d0]

// Reserved address 9940 [0x26d4]

// Reserved address 9944 [0x26d8]

// Reserved address 9948 [0x26dc]

// Reserved address 9952 [0x26e0]

// Reserved address 9956 [0x26e4]

// Reserved address 9960 [0x26e8]

// Reserved address 9964 [0x26ec]

// Reserved address 9968 [0x26f0]

// Reserved address 9972 [0x26f4]

// Reserved address 9976 [0x26f8]

// Reserved address 9980 [0x26fc]

// Reserved address 9984 [0x2700]

// Reserved address 9988 [0x2704]

// Reserved address 9992 [0x2708]

// Reserved address 9996 [0x270c]

// Reserved address 10000 [0x2710]

// Reserved address 10004 [0x2714]

// Reserved address 10008 [0x2718]

// Reserved address 10012 [0x271c]

// Reserved address 10016 [0x2720]

// Reserved address 10020 [0x2724]

// Reserved address 10024 [0x2728]

// Reserved address 10028 [0x272c]

// Reserved address 10032 [0x2730]

// Reserved address 10036 [0x2734]

// Reserved address 10040 [0x2738]

// Reserved address 10044 [0x273c]

// Reserved address 10048 [0x2740]

// Reserved address 10052 [0x2744]

// Reserved address 10056 [0x2748]

// Reserved address 10060 [0x274c]

// Reserved address 10064 [0x2750]

// Reserved address 10068 [0x2754]

// Reserved address 10072 [0x2758]

// Reserved address 10076 [0x275c]

// Reserved address 10080 [0x2760]

// Reserved address 10084 [0x2764]

// Reserved address 10088 [0x2768]

// Reserved address 10092 [0x276c]

// Reserved address 10096 [0x2770]

// Reserved address 10100 [0x2774]

// Reserved address 10104 [0x2778]

// Reserved address 10108 [0x277c]

// Reserved address 10112 [0x2780]

// Reserved address 10116 [0x2784]

// Reserved address 10120 [0x2788]

// Reserved address 10124 [0x278c]

// Reserved address 10128 [0x2790]

// Reserved address 10132 [0x2794]

// Reserved address 10136 [0x2798]

// Reserved address 10140 [0x279c]

// Reserved address 10144 [0x27a0]

// Reserved address 10148 [0x27a4]

// Reserved address 10152 [0x27a8]

// Reserved address 10156 [0x27ac]

// Reserved address 10160 [0x27b0]

// Reserved address 10164 [0x27b4]

// Reserved address 10168 [0x27b8]

// Reserved address 10172 [0x27bc]

// Reserved address 10176 [0x27c0]

// Reserved address 10180 [0x27c4]

// Reserved address 10184 [0x27c8]

// Reserved address 10188 [0x27cc]

// Reserved address 10192 [0x27d0]

// Reserved address 10196 [0x27d4]

// Reserved address 10200 [0x27d8]

// Reserved address 10204 [0x27dc]

// Reserved address 10208 [0x27e0]

// Reserved address 10212 [0x27e4]

// Reserved address 10216 [0x27e8]

// Reserved address 10220 [0x27ec]

// Reserved address 10224 [0x27f0]

// Reserved address 10228 [0x27f4]

// Reserved address 10232 [0x27f8]

// Reserved address 10236 [0x27fc]

// Reserved address 10240 [0x2800]

// Reserved address 10244 [0x2804]

// Reserved address 10248 [0x2808]

// Reserved address 10252 [0x280c]

// Reserved address 10256 [0x2810]

// Reserved address 10260 [0x2814]

// Reserved address 10264 [0x2818]

// Reserved address 10268 [0x281c]

// Reserved address 10272 [0x2820]

// Reserved address 10276 [0x2824]

// Reserved address 10280 [0x2828]

// Reserved address 10284 [0x282c]

// Reserved address 10288 [0x2830]

// Reserved address 10292 [0x2834]

// Reserved address 10296 [0x2838]

// Reserved address 10300 [0x283c]

// Reserved address 10304 [0x2840]

// Reserved address 10308 [0x2844]

// Reserved address 10312 [0x2848]

// Reserved address 10316 [0x284c]

// Reserved address 10320 [0x2850]

// Reserved address 10324 [0x2854]

// Reserved address 10328 [0x2858]

// Reserved address 10332 [0x285c]

// Reserved address 10336 [0x2860]

// Reserved address 10340 [0x2864]

// Reserved address 10344 [0x2868]

// Reserved address 10348 [0x286c]

// Reserved address 10352 [0x2870]

// Reserved address 10356 [0x2874]

// Reserved address 10360 [0x2878]

// Reserved address 10364 [0x287c]

// Reserved address 10368 [0x2880]

// Reserved address 10372 [0x2884]

// Reserved address 10376 [0x2888]

// Reserved address 10380 [0x288c]

// Reserved address 10384 [0x2890]

// Reserved address 10388 [0x2894]

// Reserved address 10392 [0x2898]

// Reserved address 10396 [0x289c]

// Reserved address 10400 [0x28a0]

// Reserved address 10404 [0x28a4]

// Reserved address 10408 [0x28a8]

// Reserved address 10412 [0x28ac]

// Reserved address 10416 [0x28b0]

// Reserved address 10420 [0x28b4]

// Reserved address 10424 [0x28b8]

// Reserved address 10428 [0x28bc]

// Reserved address 10432 [0x28c0]

// Reserved address 10436 [0x28c4]

// Reserved address 10440 [0x28c8]

// Reserved address 10444 [0x28cc]

// Reserved address 10448 [0x28d0]

// Reserved address 10452 [0x28d4]

// Reserved address 10456 [0x28d8]

// Reserved address 10460 [0x28dc]

// Reserved address 10464 [0x28e0]

// Reserved address 10468 [0x28e4]

// Reserved address 10472 [0x28e8]

// Reserved address 10476 [0x28ec]

// Reserved address 10480 [0x28f0]

// Reserved address 10484 [0x28f4]

// Reserved address 10488 [0x28f8]

// Reserved address 10492 [0x28fc]

// Reserved address 10496 [0x2900]

// Reserved address 10500 [0x2904]

// Reserved address 10504 [0x2908]

// Reserved address 10508 [0x290c]

// Reserved address 10512 [0x2910]

// Reserved address 10516 [0x2914]

// Reserved address 10520 [0x2918]

// Reserved address 10524 [0x291c]

// Reserved address 10528 [0x2920]

// Reserved address 10532 [0x2924]

// Reserved address 10536 [0x2928]

// Reserved address 10540 [0x292c]

// Reserved address 10544 [0x2930]

// Reserved address 10548 [0x2934]

// Reserved address 10552 [0x2938]

// Reserved address 10556 [0x293c]

// Reserved address 10560 [0x2940]

// Reserved address 10564 [0x2944]

// Reserved address 10568 [0x2948]

// Reserved address 10572 [0x294c]

// Reserved address 10576 [0x2950]

// Reserved address 10580 [0x2954]

// Reserved address 10584 [0x2958]

// Reserved address 10588 [0x295c]

// Reserved address 10592 [0x2960]

// Reserved address 10596 [0x2964]

// Reserved address 10600 [0x2968]

// Reserved address 10604 [0x296c]

// Reserved address 10608 [0x2970]

// Reserved address 10612 [0x2974]

// Reserved address 10616 [0x2978]

// Reserved address 10620 [0x297c]

// Reserved address 10624 [0x2980]

// Reserved address 10628 [0x2984]

// Reserved address 10632 [0x2988]

// Reserved address 10636 [0x298c]

// Reserved address 10640 [0x2990]

// Reserved address 10644 [0x2994]

// Reserved address 10648 [0x2998]

// Reserved address 10652 [0x299c]

// Reserved address 10656 [0x29a0]

// Reserved address 10660 [0x29a4]

// Reserved address 10664 [0x29a8]

// Reserved address 10668 [0x29ac]

// Reserved address 10672 [0x29b0]

// Reserved address 10676 [0x29b4]

// Reserved address 10680 [0x29b8]

// Reserved address 10684 [0x29bc]

// Reserved address 10688 [0x29c0]

// Reserved address 10692 [0x29c4]

// Reserved address 10696 [0x29c8]

// Reserved address 10700 [0x29cc]

// Reserved address 10704 [0x29d0]

// Reserved address 10708 [0x29d4]

// Reserved address 10712 [0x29d8]

// Reserved address 10716 [0x29dc]

// Reserved address 10720 [0x29e0]

// Reserved address 10724 [0x29e4]

// Reserved address 10728 [0x29e8]

// Reserved address 10732 [0x29ec]

// Reserved address 10736 [0x29f0]

// Reserved address 10740 [0x29f4]

// Reserved address 10744 [0x29f8]

// Reserved address 10748 [0x29fc]

// Reserved address 10752 [0x2a00]

// Reserved address 10756 [0x2a04]

// Reserved address 10760 [0x2a08]

// Reserved address 10764 [0x2a0c]

// Reserved address 10768 [0x2a10]

// Reserved address 10772 [0x2a14]

// Reserved address 10776 [0x2a18]

// Reserved address 10780 [0x2a1c]

// Reserved address 10784 [0x2a20]

// Reserved address 10788 [0x2a24]

// Reserved address 10792 [0x2a28]

// Reserved address 10796 [0x2a2c]

// Reserved address 10800 [0x2a30]

// Reserved address 10804 [0x2a34]

// Reserved address 10808 [0x2a38]

// Reserved address 10812 [0x2a3c]

// Reserved address 10816 [0x2a40]

// Reserved address 10820 [0x2a44]

// Reserved address 10824 [0x2a48]

// Reserved address 10828 [0x2a4c]

// Reserved address 10832 [0x2a50]

// Reserved address 10836 [0x2a54]

// Reserved address 10840 [0x2a58]

// Reserved address 10844 [0x2a5c]

// Reserved address 10848 [0x2a60]

// Reserved address 10852 [0x2a64]

// Reserved address 10856 [0x2a68]

// Reserved address 10860 [0x2a6c]

// Reserved address 10864 [0x2a70]

// Reserved address 10868 [0x2a74]

// Reserved address 10872 [0x2a78]

// Reserved address 10876 [0x2a7c]

// Reserved address 10880 [0x2a80]

// Reserved address 10884 [0x2a84]

// Reserved address 10888 [0x2a88]

// Reserved address 10892 [0x2a8c]

// Reserved address 10896 [0x2a90]

// Reserved address 10900 [0x2a94]

// Reserved address 10904 [0x2a98]

// Reserved address 10908 [0x2a9c]

// Reserved address 10912 [0x2aa0]

// Reserved address 10916 [0x2aa4]

// Reserved address 10920 [0x2aa8]

// Reserved address 10924 [0x2aac]

// Reserved address 10928 [0x2ab0]

// Reserved address 10932 [0x2ab4]

// Reserved address 10936 [0x2ab8]

// Reserved address 10940 [0x2abc]

// Reserved address 10944 [0x2ac0]

// Reserved address 10948 [0x2ac4]

// Reserved address 10952 [0x2ac8]

// Reserved address 10956 [0x2acc]

// Reserved address 10960 [0x2ad0]

// Reserved address 10964 [0x2ad4]

// Reserved address 10968 [0x2ad8]

// Reserved address 10972 [0x2adc]

// Reserved address 10976 [0x2ae0]

// Reserved address 10980 [0x2ae4]

// Reserved address 10984 [0x2ae8]

// Reserved address 10988 [0x2aec]

// Reserved address 10992 [0x2af0]

// Reserved address 10996 [0x2af4]

// Reserved address 11000 [0x2af8]

// Reserved address 11004 [0x2afc]

// Reserved address 11008 [0x2b00]

// Reserved address 11012 [0x2b04]

// Reserved address 11016 [0x2b08]

// Reserved address 11020 [0x2b0c]

// Reserved address 11024 [0x2b10]

// Reserved address 11028 [0x2b14]

// Reserved address 11032 [0x2b18]

// Reserved address 11036 [0x2b1c]

// Reserved address 11040 [0x2b20]

// Reserved address 11044 [0x2b24]

// Reserved address 11048 [0x2b28]

// Reserved address 11052 [0x2b2c]

// Reserved address 11056 [0x2b30]

// Reserved address 11060 [0x2b34]

// Reserved address 11064 [0x2b38]

// Reserved address 11068 [0x2b3c]

// Reserved address 11072 [0x2b40]

// Reserved address 11076 [0x2b44]

// Reserved address 11080 [0x2b48]

// Reserved address 11084 [0x2b4c]

// Reserved address 11088 [0x2b50]

// Reserved address 11092 [0x2b54]

// Reserved address 11096 [0x2b58]

// Reserved address 11100 [0x2b5c]

// Reserved address 11104 [0x2b60]

// Reserved address 11108 [0x2b64]

// Reserved address 11112 [0x2b68]

// Reserved address 11116 [0x2b6c]

// Reserved address 11120 [0x2b70]

// Reserved address 11124 [0x2b74]

// Reserved address 11128 [0x2b78]

// Reserved address 11132 [0x2b7c]

// Reserved address 11136 [0x2b80]

// Reserved address 11140 [0x2b84]

// Reserved address 11144 [0x2b88]

// Reserved address 11148 [0x2b8c]

// Reserved address 11152 [0x2b90]

// Reserved address 11156 [0x2b94]

// Reserved address 11160 [0x2b98]

// Reserved address 11164 [0x2b9c]

// Reserved address 11168 [0x2ba0]

// Reserved address 11172 [0x2ba4]

// Reserved address 11176 [0x2ba8]

// Reserved address 11180 [0x2bac]

// Reserved address 11184 [0x2bb0]

// Reserved address 11188 [0x2bb4]

// Reserved address 11192 [0x2bb8]

// Reserved address 11196 [0x2bbc]

// Reserved address 11200 [0x2bc0]

// Reserved address 11204 [0x2bc4]

// Reserved address 11208 [0x2bc8]

// Reserved address 11212 [0x2bcc]

// Reserved address 11216 [0x2bd0]

// Reserved address 11220 [0x2bd4]

// Reserved address 11224 [0x2bd8]

// Reserved address 11228 [0x2bdc]

// Reserved address 11232 [0x2be0]

// Reserved address 11236 [0x2be4]

// Reserved address 11240 [0x2be8]

// Reserved address 11244 [0x2bec]

// Reserved address 11248 [0x2bf0]

// Reserved address 11252 [0x2bf4]

// Reserved address 11256 [0x2bf8]

// Reserved address 11260 [0x2bfc]

// Reserved address 11264 [0x2c00]

// Reserved address 11268 [0x2c04]

// Reserved address 11272 [0x2c08]

// Reserved address 11276 [0x2c0c]

// Reserved address 11280 [0x2c10]

// Reserved address 11284 [0x2c14]

// Reserved address 11288 [0x2c18]

// Reserved address 11292 [0x2c1c]

// Reserved address 11296 [0x2c20]

// Reserved address 11300 [0x2c24]

// Reserved address 11304 [0x2c28]

// Reserved address 11308 [0x2c2c]

// Reserved address 11312 [0x2c30]

// Reserved address 11316 [0x2c34]

// Reserved address 11320 [0x2c38]

// Reserved address 11324 [0x2c3c]

// Reserved address 11328 [0x2c40]

// Reserved address 11332 [0x2c44]

// Reserved address 11336 [0x2c48]

// Reserved address 11340 [0x2c4c]

// Reserved address 11344 [0x2c50]

// Reserved address 11348 [0x2c54]

// Reserved address 11352 [0x2c58]

// Reserved address 11356 [0x2c5c]

// Reserved address 11360 [0x2c60]

// Reserved address 11364 [0x2c64]

// Reserved address 11368 [0x2c68]

// Reserved address 11372 [0x2c6c]

// Reserved address 11376 [0x2c70]

// Reserved address 11380 [0x2c74]

// Reserved address 11384 [0x2c78]

// Reserved address 11388 [0x2c7c]

// Reserved address 11392 [0x2c80]

// Reserved address 11396 [0x2c84]

// Reserved address 11400 [0x2c88]

// Reserved address 11404 [0x2c8c]

// Reserved address 11408 [0x2c90]

// Reserved address 11412 [0x2c94]

// Reserved address 11416 [0x2c98]

// Reserved address 11420 [0x2c9c]

// Reserved address 11424 [0x2ca0]

// Reserved address 11428 [0x2ca4]

// Reserved address 11432 [0x2ca8]

// Reserved address 11436 [0x2cac]

// Reserved address 11440 [0x2cb0]

// Reserved address 11444 [0x2cb4]

// Reserved address 11448 [0x2cb8]

// Reserved address 11452 [0x2cbc]

// Reserved address 11456 [0x2cc0]

// Reserved address 11460 [0x2cc4]

// Reserved address 11464 [0x2cc8]

// Reserved address 11468 [0x2ccc]

// Reserved address 11472 [0x2cd0]

// Reserved address 11476 [0x2cd4]

// Reserved address 11480 [0x2cd8]

// Reserved address 11484 [0x2cdc]

// Reserved address 11488 [0x2ce0]

// Reserved address 11492 [0x2ce4]

// Reserved address 11496 [0x2ce8]

// Reserved address 11500 [0x2cec]

// Reserved address 11504 [0x2cf0]

// Reserved address 11508 [0x2cf4]

// Reserved address 11512 [0x2cf8]

// Reserved address 11516 [0x2cfc]

// Reserved address 11520 [0x2d00]

// Reserved address 11524 [0x2d04]

// Reserved address 11528 [0x2d08]

// Reserved address 11532 [0x2d0c]

// Reserved address 11536 [0x2d10]

// Reserved address 11540 [0x2d14]

// Reserved address 11544 [0x2d18]

// Reserved address 11548 [0x2d1c]

// Reserved address 11552 [0x2d20]

// Reserved address 11556 [0x2d24]

// Reserved address 11560 [0x2d28]

// Reserved address 11564 [0x2d2c]

// Reserved address 11568 [0x2d30]

// Reserved address 11572 [0x2d34]

// Reserved address 11576 [0x2d38]

// Reserved address 11580 [0x2d3c]

// Reserved address 11584 [0x2d40]

// Reserved address 11588 [0x2d44]

// Reserved address 11592 [0x2d48]

// Reserved address 11596 [0x2d4c]

// Reserved address 11600 [0x2d50]

// Reserved address 11604 [0x2d54]

// Reserved address 11608 [0x2d58]

// Reserved address 11612 [0x2d5c]

// Reserved address 11616 [0x2d60]

// Reserved address 11620 [0x2d64]

// Reserved address 11624 [0x2d68]

// Reserved address 11628 [0x2d6c]

// Reserved address 11632 [0x2d70]

// Reserved address 11636 [0x2d74]

// Reserved address 11640 [0x2d78]

// Reserved address 11644 [0x2d7c]

// Reserved address 11648 [0x2d80]

// Reserved address 11652 [0x2d84]

// Reserved address 11656 [0x2d88]

// Reserved address 11660 [0x2d8c]

// Reserved address 11664 [0x2d90]

// Reserved address 11668 [0x2d94]

// Reserved address 11672 [0x2d98]

// Reserved address 11676 [0x2d9c]

// Reserved address 11680 [0x2da0]

// Reserved address 11684 [0x2da4]

// Reserved address 11688 [0x2da8]

// Reserved address 11692 [0x2dac]

// Reserved address 11696 [0x2db0]

// Reserved address 11700 [0x2db4]

// Reserved address 11704 [0x2db8]

// Reserved address 11708 [0x2dbc]

// Reserved address 11712 [0x2dc0]

// Reserved address 11716 [0x2dc4]

// Reserved address 11720 [0x2dc8]

// Reserved address 11724 [0x2dcc]

// Reserved address 11728 [0x2dd0]

// Reserved address 11732 [0x2dd4]

// Reserved address 11736 [0x2dd8]

// Reserved address 11740 [0x2ddc]

// Reserved address 11744 [0x2de0]

// Reserved address 11748 [0x2de4]

// Reserved address 11752 [0x2de8]

// Reserved address 11756 [0x2dec]

// Reserved address 11760 [0x2df0]

// Reserved address 11764 [0x2df4]

// Reserved address 11768 [0x2df8]

// Reserved address 11772 [0x2dfc]

// Reserved address 11776 [0x2e00]

// Reserved address 11780 [0x2e04]

// Reserved address 11784 [0x2e08]

// Reserved address 11788 [0x2e0c]

// Reserved address 11792 [0x2e10]

// Reserved address 11796 [0x2e14]

// Reserved address 11800 [0x2e18]

// Reserved address 11804 [0x2e1c]

// Reserved address 11808 [0x2e20]

// Reserved address 11812 [0x2e24]

// Reserved address 11816 [0x2e28]

// Reserved address 11820 [0x2e2c]

// Reserved address 11824 [0x2e30]

// Reserved address 11828 [0x2e34]

// Reserved address 11832 [0x2e38]

// Reserved address 11836 [0x2e3c]

// Reserved address 11840 [0x2e40]

// Reserved address 11844 [0x2e44]

// Reserved address 11848 [0x2e48]

// Reserved address 11852 [0x2e4c]

// Reserved address 11856 [0x2e50]

// Reserved address 11860 [0x2e54]

// Reserved address 11864 [0x2e58]

// Reserved address 11868 [0x2e5c]

// Reserved address 11872 [0x2e60]

// Reserved address 11876 [0x2e64]

// Reserved address 11880 [0x2e68]

// Reserved address 11884 [0x2e6c]

// Reserved address 11888 [0x2e70]

// Reserved address 11892 [0x2e74]

// Reserved address 11896 [0x2e78]

// Reserved address 11900 [0x2e7c]

// Reserved address 11904 [0x2e80]

// Reserved address 11908 [0x2e84]

// Reserved address 11912 [0x2e88]

// Reserved address 11916 [0x2e8c]

// Reserved address 11920 [0x2e90]

// Reserved address 11924 [0x2e94]

// Reserved address 11928 [0x2e98]

// Reserved address 11932 [0x2e9c]

// Reserved address 11936 [0x2ea0]

// Reserved address 11940 [0x2ea4]

// Reserved address 11944 [0x2ea8]

// Reserved address 11948 [0x2eac]

// Reserved address 11952 [0x2eb0]

// Reserved address 11956 [0x2eb4]

// Reserved address 11960 [0x2eb8]

// Reserved address 11964 [0x2ebc]

// Reserved address 11968 [0x2ec0]

// Reserved address 11972 [0x2ec4]

// Reserved address 11976 [0x2ec8]

// Reserved address 11980 [0x2ecc]

// Reserved address 11984 [0x2ed0]

// Reserved address 11988 [0x2ed4]

// Reserved address 11992 [0x2ed8]

// Reserved address 11996 [0x2edc]

// Reserved address 12000 [0x2ee0]

// Reserved address 12004 [0x2ee4]

// Reserved address 12008 [0x2ee8]

// Reserved address 12012 [0x2eec]

// Reserved address 12016 [0x2ef0]

// Reserved address 12020 [0x2ef4]

// Reserved address 12024 [0x2ef8]

// Reserved address 12028 [0x2efc]

// Reserved address 12032 [0x2f00]

// Reserved address 12036 [0x2f04]

// Reserved address 12040 [0x2f08]

// Reserved address 12044 [0x2f0c]

// Reserved address 12048 [0x2f10]

// Reserved address 12052 [0x2f14]

// Reserved address 12056 [0x2f18]

// Reserved address 12060 [0x2f1c]

// Reserved address 12064 [0x2f20]

// Reserved address 12068 [0x2f24]

// Reserved address 12072 [0x2f28]

// Reserved address 12076 [0x2f2c]

// Reserved address 12080 [0x2f30]

// Reserved address 12084 [0x2f34]

// Reserved address 12088 [0x2f38]

// Reserved address 12092 [0x2f3c]

// Reserved address 12096 [0x2f40]

// Reserved address 12100 [0x2f44]

// Reserved address 12104 [0x2f48]

// Reserved address 12108 [0x2f4c]

// Reserved address 12112 [0x2f50]

// Reserved address 12116 [0x2f54]

// Reserved address 12120 [0x2f58]

// Reserved address 12124 [0x2f5c]

// Reserved address 12128 [0x2f60]

// Reserved address 12132 [0x2f64]

// Reserved address 12136 [0x2f68]

// Reserved address 12140 [0x2f6c]

// Reserved address 12144 [0x2f70]

// Reserved address 12148 [0x2f74]

// Reserved address 12152 [0x2f78]

// Reserved address 12156 [0x2f7c]

// Reserved address 12160 [0x2f80]

// Reserved address 12164 [0x2f84]

// Reserved address 12168 [0x2f88]

// Reserved address 12172 [0x2f8c]

// Reserved address 12176 [0x2f90]

// Reserved address 12180 [0x2f94]

// Reserved address 12184 [0x2f98]

// Reserved address 12188 [0x2f9c]

// Reserved address 12192 [0x2fa0]

// Reserved address 12196 [0x2fa4]

// Reserved address 12200 [0x2fa8]

// Reserved address 12204 [0x2fac]

// Reserved address 12208 [0x2fb0]

// Reserved address 12212 [0x2fb4]

// Reserved address 12216 [0x2fb8]

// Reserved address 12220 [0x2fbc]

// Reserved address 12224 [0x2fc0]

// Reserved address 12228 [0x2fc4]

// Reserved address 12232 [0x2fc8]

// Reserved address 12236 [0x2fcc]

// Reserved address 12240 [0x2fd0]

// Reserved address 12244 [0x2fd4]

// Reserved address 12248 [0x2fd8]

// Reserved address 12252 [0x2fdc]

// Reserved address 12256 [0x2fe0]

// Reserved address 12260 [0x2fe4]

// Reserved address 12264 [0x2fe8]

// Reserved address 12268 [0x2fec]

// Reserved address 12272 [0x2ff0]

// Reserved address 12276 [0x2ff4]

// Reserved address 12280 [0x2ff8]

// Reserved address 12284 [0x2ffc]

// Register TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0                     _MK_ADDR_CONST(0x3000)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_SECURE                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_SCR                         0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_WORD_COUNT                  0x1
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_RESET_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_READ_MASK                   _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_WRITE_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_CLK_OVR_ON_RANGE                    0:0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_CLK_OVR_ON_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                        _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_TSA_SPARE_REGS_FIELD                        _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_TSA_SPARE_REGS_RANGE                        31:24
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_STATIC0_CSR_ISPRA_0
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0                  _MK_ADDR_CONST(0x3004)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_SECURE                   0x0
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_SCR                      0
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_WORD_COUNT                       0x1
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_RESET_VAL                        _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_RESET_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_READ_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_REORDER_DEPTH_LIMIT_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_REORDER_DEPTH_LIMIT_FIELD                        _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_ISPRA_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_REORDER_DEPTH_LIMIT_RANGE                        8:0
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_REORDER_DEPTH_LIMIT_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_REORDER_DEPTH_LIMIT_DEFAULT                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_REORDER_DEPTH_LIMIT_INIT_ENUM                    NONE
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_REORDER_DEPTH_LIMIT_NONE                 _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_SO_DEV_HUBID_SHIFT                       _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_SO_DEV_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_ISPRA_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_SO_DEV_HUBID_RANGE                       9:9
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_SO_DEV_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_SO_DEV_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_SO_DEV_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_SO_DEV_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_SO_DEV_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_SO_DEV_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_SO_DEV_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_SO_DEV_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_SHIFT                       _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_RANGE                       10:10
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_MEMTYPE_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_MEMTYPE_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_ISPRA_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_MEMTYPE_OVERRIDE_RANGE                   12:11
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_MEMTYPE_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_MEMTYPE_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_MEMTYPE_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_MEMTYPE_OVERRIDE_INIT_ENUM                       PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_MEMTYPE_OVERRIDE_PASSTHRU                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_MEMTYPE_OVERRIDE_NORMAL                  _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_MEMTYPE_OVERRIDE_SO_DEV                  _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_OVERRIDE_RANGE                      13:13
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                  DISABLE
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_ISPRA_0_NORMAL_HUBID_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_ISPWA_0
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0                  _MK_ADDR_CONST(0x3008)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_SECURE                   0x0
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_SCR                      0
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_WORD_COUNT                       0x1
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_RESET_VAL                        _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_RESET_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_READ_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_REORDER_DEPTH_LIMIT_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_REORDER_DEPTH_LIMIT_FIELD                        _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_ISPWA_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_REORDER_DEPTH_LIMIT_RANGE                        8:0
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_REORDER_DEPTH_LIMIT_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_REORDER_DEPTH_LIMIT_DEFAULT                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_REORDER_DEPTH_LIMIT_INIT_ENUM                    NONE
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_REORDER_DEPTH_LIMIT_NONE                 _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_SO_DEV_HUBID_SHIFT                       _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_SO_DEV_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_ISPWA_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_SO_DEV_HUBID_RANGE                       9:9
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_SO_DEV_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_SO_DEV_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_SO_DEV_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_SO_DEV_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_SO_DEV_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_SO_DEV_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_SO_DEV_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_SO_DEV_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_SHIFT                       _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_RANGE                       10:10
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_MEMTYPE_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_MEMTYPE_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_ISPWA_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_MEMTYPE_OVERRIDE_RANGE                   12:11
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_MEMTYPE_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_MEMTYPE_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_MEMTYPE_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_MEMTYPE_OVERRIDE_INIT_ENUM                       PASSTHRU
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_MEMTYPE_OVERRIDE_PASSTHRU                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_MEMTYPE_OVERRIDE_NORMAL                  _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_MEMTYPE_OVERRIDE_SO_DEV                  _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_OVERRIDE_RANGE                      13:13
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                  DISABLE
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_ISPWA_0_NORMAL_HUBID_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_ISPWB_0
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0                  _MK_ADDR_CONST(0x300c)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_SECURE                   0x0
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_SCR                      0
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_WORD_COUNT                       0x1
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_RESET_VAL                        _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_RESET_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_READ_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_REORDER_DEPTH_LIMIT_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_REORDER_DEPTH_LIMIT_FIELD                        _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_ISPWB_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_REORDER_DEPTH_LIMIT_RANGE                        8:0
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_REORDER_DEPTH_LIMIT_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_REORDER_DEPTH_LIMIT_DEFAULT                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_REORDER_DEPTH_LIMIT_INIT_ENUM                    NONE
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_REORDER_DEPTH_LIMIT_NONE                 _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_SO_DEV_HUBID_SHIFT                       _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_SO_DEV_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_ISPWB_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_SO_DEV_HUBID_RANGE                       9:9
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_SO_DEV_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_SO_DEV_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_SO_DEV_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_SO_DEV_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_SO_DEV_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_SO_DEV_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_SO_DEV_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_SO_DEV_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_SHIFT                       _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_RANGE                       10:10
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_MEMTYPE_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_MEMTYPE_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_ISPWB_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_MEMTYPE_OVERRIDE_RANGE                   12:11
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_MEMTYPE_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_MEMTYPE_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_MEMTYPE_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_MEMTYPE_OVERRIDE_INIT_ENUM                       PASSTHRU
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_MEMTYPE_OVERRIDE_PASSTHRU                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_MEMTYPE_OVERRIDE_NORMAL                  _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_MEMTYPE_OVERRIDE_SO_DEV                  _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_OVERRIDE_RANGE                      13:13
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                  DISABLE
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_ISPWB_0_NORMAL_HUBID_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_ISP2_0
#define TSA_CONFIG_STATIC0_ISP2_0                       _MK_ADDR_CONST(0x3010)
#define TSA_CONFIG_STATIC0_ISP2_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_ISP2_0_SCR                   0
#define TSA_CONFIG_STATIC0_ISP2_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_ISP2_0_RESET_VAL                     _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_ISP2_0_RESET_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_ISP2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_ISP2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_ISP2_0_READ_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_ISP2_0_WRITE_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_ISP2_0_HUB_MASK_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_ISP2_0_HUB_MASK_FIELD                        _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_ISP2_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_ISP2_0_HUB_MASK_RANGE                        21:0
#define TSA_CONFIG_STATIC0_ISP2_0_HUB_MASK_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_ISP2_0_HUB_MASK_DEFAULT                      _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_ISP2_0_HUB_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_ISP2_0_HUB_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_ISP2_0_HUB_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_ISP2_0_HUB_MASK_INIT_ENUM                    ONEKB
#define TSA_CONFIG_STATIC0_ISP2_0_HUB_MASK_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_ISP2_0_HUB_MASK_ONEKB                        _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_ISP2_0_ERR_HANDLING_OVR_MODE_SHIFT                   _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_ISP2_0_ERR_HANDLING_OVR_MODE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_ISP2_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_ISP2_0_ERR_HANDLING_OVR_MODE_RANGE                   31:30
#define TSA_CONFIG_STATIC0_ISP2_0_ERR_HANDLING_OVR_MODE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_ISP2_0_ERR_HANDLING_OVR_MODE_DEFAULT                 _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_ISP2_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_ISP2_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_ISP2_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_ISP2_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                       MODE2
#define TSA_CONFIG_STATIC0_ISP2_0_ERR_HANDLING_OVR_MODE_MODE0                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_ISP2_0_ERR_HANDLING_OVR_MODE_MODE1                   _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_ISP2_0_ERR_HANDLING_OVR_MODE_MODE2                   _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_ISP2_0
#define TSA_CONFIG_STATIC1_ISP2_0                       _MK_ADDR_CONST(0x3014)
#define TSA_CONFIG_STATIC1_ISP2_0_SECURE                        0x0
#define TSA_CONFIG_STATIC1_ISP2_0_SCR                   0
#define TSA_CONFIG_STATIC1_ISP2_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC1_ISP2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ISP2_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_ISP2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ISP2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ISP2_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_ISP2_0_WRITE_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_ISP2_0_RCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_ISP2_0_RCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_ISP2_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_ISP2_0_RCLK_OVERRIDE_RANGE                   0:0
#define TSA_CONFIG_STATIC1_ISP2_0_RCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_ISP2_0_RCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ISP2_0_RCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_ISP2_0_RCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ISP2_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ISP2_0_RCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_ISP2_0_RCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_ISP2_0_RCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_ISP2_0_WCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_ISP2_0_WCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_ISP2_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_ISP2_0_WCLK_OVERRIDE_RANGE                   1:1
#define TSA_CONFIG_STATIC1_ISP2_0_WCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_ISP2_0_WCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ISP2_0_WCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_ISP2_0_WCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ISP2_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ISP2_0_WCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_ISP2_0_WCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_ISP2_0_WCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVERRIDE_RANGE                   2:2
#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVR_MODE_SHIFT                   _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVR_MODE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVR_MODE_RANGE                   3:3
#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVR_MODE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVR_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVR_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVR_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVR_MODE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVR_MODE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_ISP2_0_CCLK_OVR_MODE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_INTERNAL_ISP_ARB_0
#define TSA_CONFIG_INTERNAL_ISP_ARB_0                   _MK_ADDR_CONST(0x3018)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_SECURE                    0x0
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_SCR                       0
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_WORD_COUNT                        0x1
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_RESET_VAL                         _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_RESET_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_READ_MASK                         _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_WRITE_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_WR_WEIGHT_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_WR_WEIGHT_FIELD                   _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_ISP_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_WR_WEIGHT_RANGE                   4:0
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_WR_WEIGHT_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_WR_WEIGHT_DEFAULT                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_WR_WEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_WR_WEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_ISP_ARB_0_RD_WEIGHT_SHIFT                   _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_RD_WEIGHT_FIELD                   _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_ISP_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_RD_WEIGHT_RANGE                   12:8
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_RD_WEIGHT_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_RD_WEIGHT_DEFAULT                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_RD_WEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_RD_WEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_ISP_ARB_0_WEIGHT_OVR_MODE_SHIFT                     _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_WEIGHT_OVR_MODE_FIELD                     _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_ISP_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_WEIGHT_OVR_MODE_RANGE                     17:16
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_WEIGHT_OVR_MODE_WOFFSET                   0x0
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_WEIGHT_OVR_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_ISP_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 12316 [0x301c]

// Reserved address 12320 [0x3020]

// Reserved address 12324 [0x3024]

// Reserved address 12328 [0x3028]

// Reserved address 12332 [0x302c]

// Reserved address 12336 [0x3030]

// Reserved address 12340 [0x3034]

// Reserved address 12344 [0x3038]

// Reserved address 12348 [0x303c]

// Reserved address 12352 [0x3040]

// Reserved address 12356 [0x3044]

// Reserved address 12360 [0x3048]

// Reserved address 12364 [0x304c]

// Reserved address 12368 [0x3050]

// Reserved address 12372 [0x3054]

// Reserved address 12376 [0x3058]

// Reserved address 12380 [0x305c]

// Reserved address 12384 [0x3060]

// Reserved address 12388 [0x3064]

// Reserved address 12392 [0x3068]

// Reserved address 12396 [0x306c]

// Reserved address 12400 [0x3070]

// Reserved address 12404 [0x3074]

// Reserved address 12408 [0x3078]

// Reserved address 12412 [0x307c]

// Reserved address 12416 [0x3080]

// Reserved address 12420 [0x3084]

// Reserved address 12424 [0x3088]

// Reserved address 12428 [0x308c]

// Reserved address 12432 [0x3090]

// Reserved address 12436 [0x3094]

// Reserved address 12440 [0x3098]

// Reserved address 12444 [0x309c]

// Reserved address 12448 [0x30a0]

// Reserved address 12452 [0x30a4]

// Reserved address 12456 [0x30a8]

// Reserved address 12460 [0x30ac]

// Reserved address 12464 [0x30b0]

// Reserved address 12468 [0x30b4]

// Reserved address 12472 [0x30b8]

// Reserved address 12476 [0x30bc]

// Reserved address 12480 [0x30c0]

// Reserved address 12484 [0x30c4]

// Reserved address 12488 [0x30c8]

// Reserved address 12492 [0x30cc]

// Reserved address 12496 [0x30d0]

// Reserved address 12500 [0x30d4]

// Reserved address 12504 [0x30d8]

// Reserved address 12508 [0x30dc]

// Reserved address 12512 [0x30e0]

// Reserved address 12516 [0x30e4]

// Reserved address 12520 [0x30e8]

// Reserved address 12524 [0x30ec]

// Reserved address 12528 [0x30f0]

// Reserved address 12532 [0x30f4]

// Reserved address 12536 [0x30f8]

// Reserved address 12540 [0x30fc]

// Reserved address 12544 [0x3100]

// Reserved address 12548 [0x3104]

// Reserved address 12552 [0x3108]

// Reserved address 12556 [0x310c]

// Reserved address 12560 [0x3110]

// Reserved address 12564 [0x3114]

// Reserved address 12568 [0x3118]

// Reserved address 12572 [0x311c]

// Reserved address 12576 [0x3120]

// Reserved address 12580 [0x3124]

// Reserved address 12584 [0x3128]

// Reserved address 12588 [0x312c]

// Reserved address 12592 [0x3130]

// Reserved address 12596 [0x3134]

// Reserved address 12600 [0x3138]

// Reserved address 12604 [0x313c]

// Reserved address 12608 [0x3140]

// Reserved address 12612 [0x3144]

// Reserved address 12616 [0x3148]

// Reserved address 12620 [0x314c]

// Reserved address 12624 [0x3150]

// Reserved address 12628 [0x3154]

// Reserved address 12632 [0x3158]

// Reserved address 12636 [0x315c]

// Reserved address 12640 [0x3160]

// Reserved address 12644 [0x3164]

// Reserved address 12648 [0x3168]

// Reserved address 12652 [0x316c]

// Reserved address 12656 [0x3170]

// Reserved address 12660 [0x3174]

// Reserved address 12664 [0x3178]

// Reserved address 12668 [0x317c]

// Reserved address 12672 [0x3180]

// Reserved address 12676 [0x3184]

// Reserved address 12680 [0x3188]

// Reserved address 12684 [0x318c]

// Reserved address 12688 [0x3190]

// Reserved address 12692 [0x3194]

// Reserved address 12696 [0x3198]

// Reserved address 12700 [0x319c]

// Reserved address 12704 [0x31a0]

// Reserved address 12708 [0x31a4]

// Reserved address 12712 [0x31a8]

// Reserved address 12716 [0x31ac]

// Reserved address 12720 [0x31b0]

// Reserved address 12724 [0x31b4]

// Reserved address 12728 [0x31b8]

// Reserved address 12732 [0x31bc]

// Reserved address 12736 [0x31c0]

// Reserved address 12740 [0x31c4]

// Reserved address 12744 [0x31c8]

// Reserved address 12748 [0x31cc]

// Reserved address 12752 [0x31d0]

// Reserved address 12756 [0x31d4]

// Reserved address 12760 [0x31d8]

// Reserved address 12764 [0x31dc]

// Reserved address 12768 [0x31e0]

// Reserved address 12772 [0x31e4]

// Reserved address 12776 [0x31e8]

// Reserved address 12780 [0x31ec]

// Reserved address 12784 [0x31f0]

// Reserved address 12788 [0x31f4]

// Reserved address 12792 [0x31f8]

// Reserved address 12796 [0x31fc]

// Reserved address 12800 [0x3200]

// Reserved address 12804 [0x3204]

// Reserved address 12808 [0x3208]

// Reserved address 12812 [0x320c]

// Reserved address 12816 [0x3210]

// Reserved address 12820 [0x3214]

// Reserved address 12824 [0x3218]

// Reserved address 12828 [0x321c]

// Reserved address 12832 [0x3220]

// Reserved address 12836 [0x3224]

// Reserved address 12840 [0x3228]

// Reserved address 12844 [0x322c]

// Reserved address 12848 [0x3230]

// Reserved address 12852 [0x3234]

// Reserved address 12856 [0x3238]

// Reserved address 12860 [0x323c]

// Reserved address 12864 [0x3240]

// Reserved address 12868 [0x3244]

// Reserved address 12872 [0x3248]

// Reserved address 12876 [0x324c]

// Reserved address 12880 [0x3250]

// Reserved address 12884 [0x3254]

// Reserved address 12888 [0x3258]

// Reserved address 12892 [0x325c]

// Reserved address 12896 [0x3260]

// Reserved address 12900 [0x3264]

// Reserved address 12904 [0x3268]

// Reserved address 12908 [0x326c]

// Reserved address 12912 [0x3270]

// Reserved address 12916 [0x3274]

// Reserved address 12920 [0x3278]

// Reserved address 12924 [0x327c]

// Reserved address 12928 [0x3280]

// Reserved address 12932 [0x3284]

// Reserved address 12936 [0x3288]

// Reserved address 12940 [0x328c]

// Reserved address 12944 [0x3290]

// Reserved address 12948 [0x3294]

// Reserved address 12952 [0x3298]

// Reserved address 12956 [0x329c]

// Reserved address 12960 [0x32a0]

// Reserved address 12964 [0x32a4]

// Reserved address 12968 [0x32a8]

// Reserved address 12972 [0x32ac]

// Reserved address 12976 [0x32b0]

// Reserved address 12980 [0x32b4]

// Reserved address 12984 [0x32b8]

// Reserved address 12988 [0x32bc]

// Reserved address 12992 [0x32c0]

// Reserved address 12996 [0x32c4]

// Reserved address 13000 [0x32c8]

// Reserved address 13004 [0x32cc]

// Reserved address 13008 [0x32d0]

// Reserved address 13012 [0x32d4]

// Reserved address 13016 [0x32d8]

// Reserved address 13020 [0x32dc]

// Reserved address 13024 [0x32e0]

// Reserved address 13028 [0x32e4]

// Reserved address 13032 [0x32e8]

// Reserved address 13036 [0x32ec]

// Reserved address 13040 [0x32f0]

// Reserved address 13044 [0x32f4]

// Reserved address 13048 [0x32f8]

// Reserved address 13052 [0x32fc]

// Reserved address 13056 [0x3300]

// Reserved address 13060 [0x3304]

// Reserved address 13064 [0x3308]

// Reserved address 13068 [0x330c]

// Reserved address 13072 [0x3310]

// Reserved address 13076 [0x3314]

// Reserved address 13080 [0x3318]

// Reserved address 13084 [0x331c]

// Reserved address 13088 [0x3320]

// Reserved address 13092 [0x3324]

// Reserved address 13096 [0x3328]

// Reserved address 13100 [0x332c]

// Reserved address 13104 [0x3330]

// Reserved address 13108 [0x3334]

// Reserved address 13112 [0x3338]

// Reserved address 13116 [0x333c]

// Reserved address 13120 [0x3340]

// Reserved address 13124 [0x3344]

// Reserved address 13128 [0x3348]

// Reserved address 13132 [0x334c]

// Reserved address 13136 [0x3350]

// Reserved address 13140 [0x3354]

// Reserved address 13144 [0x3358]

// Reserved address 13148 [0x335c]

// Reserved address 13152 [0x3360]

// Reserved address 13156 [0x3364]

// Reserved address 13160 [0x3368]

// Reserved address 13164 [0x336c]

// Reserved address 13168 [0x3370]

// Reserved address 13172 [0x3374]

// Reserved address 13176 [0x3378]

// Reserved address 13180 [0x337c]

// Reserved address 13184 [0x3380]

// Reserved address 13188 [0x3384]

// Reserved address 13192 [0x3388]

// Reserved address 13196 [0x338c]

// Reserved address 13200 [0x3390]

// Reserved address 13204 [0x3394]

// Reserved address 13208 [0x3398]

// Reserved address 13212 [0x339c]

// Reserved address 13216 [0x33a0]

// Reserved address 13220 [0x33a4]

// Reserved address 13224 [0x33a8]

// Reserved address 13228 [0x33ac]

// Reserved address 13232 [0x33b0]

// Reserved address 13236 [0x33b4]

// Reserved address 13240 [0x33b8]

// Reserved address 13244 [0x33bc]

// Reserved address 13248 [0x33c0]

// Reserved address 13252 [0x33c4]

// Reserved address 13256 [0x33c8]

// Reserved address 13260 [0x33cc]

// Reserved address 13264 [0x33d0]

// Reserved address 13268 [0x33d4]

// Reserved address 13272 [0x33d8]

// Reserved address 13276 [0x33dc]

// Reserved address 13280 [0x33e0]

// Reserved address 13284 [0x33e4]

// Reserved address 13288 [0x33e8]

// Reserved address 13292 [0x33ec]

// Reserved address 13296 [0x33f0]

// Reserved address 13300 [0x33f4]

// Reserved address 13304 [0x33f8]

// Reserved address 13308 [0x33fc]

// Reserved address 13312 [0x3400]

// Reserved address 13316 [0x3404]

// Reserved address 13320 [0x3408]

// Reserved address 13324 [0x340c]

// Reserved address 13328 [0x3410]

// Reserved address 13332 [0x3414]

// Reserved address 13336 [0x3418]

// Reserved address 13340 [0x341c]

// Reserved address 13344 [0x3420]

// Reserved address 13348 [0x3424]

// Reserved address 13352 [0x3428]

// Reserved address 13356 [0x342c]

// Reserved address 13360 [0x3430]

// Reserved address 13364 [0x3434]

// Reserved address 13368 [0x3438]

// Reserved address 13372 [0x343c]

// Reserved address 13376 [0x3440]

// Reserved address 13380 [0x3444]

// Reserved address 13384 [0x3448]

// Reserved address 13388 [0x344c]

// Reserved address 13392 [0x3450]

// Reserved address 13396 [0x3454]

// Reserved address 13400 [0x3458]

// Reserved address 13404 [0x345c]

// Reserved address 13408 [0x3460]

// Reserved address 13412 [0x3464]

// Reserved address 13416 [0x3468]

// Reserved address 13420 [0x346c]

// Reserved address 13424 [0x3470]

// Reserved address 13428 [0x3474]

// Reserved address 13432 [0x3478]

// Reserved address 13436 [0x347c]

// Reserved address 13440 [0x3480]

// Reserved address 13444 [0x3484]

// Reserved address 13448 [0x3488]

// Reserved address 13452 [0x348c]

// Reserved address 13456 [0x3490]

// Reserved address 13460 [0x3494]

// Reserved address 13464 [0x3498]

// Reserved address 13468 [0x349c]

// Reserved address 13472 [0x34a0]

// Reserved address 13476 [0x34a4]

// Reserved address 13480 [0x34a8]

// Reserved address 13484 [0x34ac]

// Reserved address 13488 [0x34b0]

// Reserved address 13492 [0x34b4]

// Reserved address 13496 [0x34b8]

// Reserved address 13500 [0x34bc]

// Reserved address 13504 [0x34c0]

// Reserved address 13508 [0x34c4]

// Reserved address 13512 [0x34c8]

// Reserved address 13516 [0x34cc]

// Reserved address 13520 [0x34d0]

// Reserved address 13524 [0x34d4]

// Reserved address 13528 [0x34d8]

// Reserved address 13532 [0x34dc]

// Reserved address 13536 [0x34e0]

// Reserved address 13540 [0x34e4]

// Reserved address 13544 [0x34e8]

// Reserved address 13548 [0x34ec]

// Reserved address 13552 [0x34f0]

// Reserved address 13556 [0x34f4]

// Reserved address 13560 [0x34f8]

// Reserved address 13564 [0x34fc]

// Reserved address 13568 [0x3500]

// Reserved address 13572 [0x3504]

// Reserved address 13576 [0x3508]

// Reserved address 13580 [0x350c]

// Reserved address 13584 [0x3510]

// Reserved address 13588 [0x3514]

// Reserved address 13592 [0x3518]

// Reserved address 13596 [0x351c]

// Reserved address 13600 [0x3520]

// Reserved address 13604 [0x3524]

// Reserved address 13608 [0x3528]

// Reserved address 13612 [0x352c]

// Reserved address 13616 [0x3530]

// Reserved address 13620 [0x3534]

// Reserved address 13624 [0x3538]

// Reserved address 13628 [0x353c]

// Reserved address 13632 [0x3540]

// Reserved address 13636 [0x3544]

// Reserved address 13640 [0x3548]

// Reserved address 13644 [0x354c]

// Reserved address 13648 [0x3550]

// Reserved address 13652 [0x3554]

// Reserved address 13656 [0x3558]

// Reserved address 13660 [0x355c]

// Reserved address 13664 [0x3560]

// Reserved address 13668 [0x3564]

// Reserved address 13672 [0x3568]

// Reserved address 13676 [0x356c]

// Reserved address 13680 [0x3570]

// Reserved address 13684 [0x3574]

// Reserved address 13688 [0x3578]

// Reserved address 13692 [0x357c]

// Reserved address 13696 [0x3580]

// Reserved address 13700 [0x3584]

// Reserved address 13704 [0x3588]

// Reserved address 13708 [0x358c]

// Reserved address 13712 [0x3590]

// Reserved address 13716 [0x3594]

// Reserved address 13720 [0x3598]

// Reserved address 13724 [0x359c]

// Reserved address 13728 [0x35a0]

// Reserved address 13732 [0x35a4]

// Reserved address 13736 [0x35a8]

// Reserved address 13740 [0x35ac]

// Reserved address 13744 [0x35b0]

// Reserved address 13748 [0x35b4]

// Reserved address 13752 [0x35b8]

// Reserved address 13756 [0x35bc]

// Reserved address 13760 [0x35c0]

// Reserved address 13764 [0x35c4]

// Reserved address 13768 [0x35c8]

// Reserved address 13772 [0x35cc]

// Reserved address 13776 [0x35d0]

// Reserved address 13780 [0x35d4]

// Reserved address 13784 [0x35d8]

// Reserved address 13788 [0x35dc]

// Reserved address 13792 [0x35e0]

// Reserved address 13796 [0x35e4]

// Reserved address 13800 [0x35e8]

// Reserved address 13804 [0x35ec]

// Reserved address 13808 [0x35f0]

// Reserved address 13812 [0x35f4]

// Reserved address 13816 [0x35f8]

// Reserved address 13820 [0x35fc]

// Reserved address 13824 [0x3600]

// Reserved address 13828 [0x3604]

// Reserved address 13832 [0x3608]

// Reserved address 13836 [0x360c]

// Reserved address 13840 [0x3610]

// Reserved address 13844 [0x3614]

// Reserved address 13848 [0x3618]

// Reserved address 13852 [0x361c]

// Reserved address 13856 [0x3620]

// Reserved address 13860 [0x3624]

// Reserved address 13864 [0x3628]

// Reserved address 13868 [0x362c]

// Reserved address 13872 [0x3630]

// Reserved address 13876 [0x3634]

// Reserved address 13880 [0x3638]

// Reserved address 13884 [0x363c]

// Reserved address 13888 [0x3640]

// Reserved address 13892 [0x3644]

// Reserved address 13896 [0x3648]

// Reserved address 13900 [0x364c]

// Reserved address 13904 [0x3650]

// Reserved address 13908 [0x3654]

// Reserved address 13912 [0x3658]

// Reserved address 13916 [0x365c]

// Reserved address 13920 [0x3660]

// Reserved address 13924 [0x3664]

// Reserved address 13928 [0x3668]

// Reserved address 13932 [0x366c]

// Reserved address 13936 [0x3670]

// Reserved address 13940 [0x3674]

// Reserved address 13944 [0x3678]

// Reserved address 13948 [0x367c]

// Reserved address 13952 [0x3680]

// Reserved address 13956 [0x3684]

// Reserved address 13960 [0x3688]

// Reserved address 13964 [0x368c]

// Reserved address 13968 [0x3690]

// Reserved address 13972 [0x3694]

// Reserved address 13976 [0x3698]

// Reserved address 13980 [0x369c]

// Reserved address 13984 [0x36a0]

// Reserved address 13988 [0x36a4]

// Reserved address 13992 [0x36a8]

// Reserved address 13996 [0x36ac]

// Reserved address 14000 [0x36b0]

// Reserved address 14004 [0x36b4]

// Reserved address 14008 [0x36b8]

// Reserved address 14012 [0x36bc]

// Reserved address 14016 [0x36c0]

// Reserved address 14020 [0x36c4]

// Reserved address 14024 [0x36c8]

// Reserved address 14028 [0x36cc]

// Reserved address 14032 [0x36d0]

// Reserved address 14036 [0x36d4]

// Reserved address 14040 [0x36d8]

// Reserved address 14044 [0x36dc]

// Reserved address 14048 [0x36e0]

// Reserved address 14052 [0x36e4]

// Reserved address 14056 [0x36e8]

// Reserved address 14060 [0x36ec]

// Reserved address 14064 [0x36f0]

// Reserved address 14068 [0x36f4]

// Reserved address 14072 [0x36f8]

// Reserved address 14076 [0x36fc]

// Reserved address 14080 [0x3700]

// Reserved address 14084 [0x3704]

// Reserved address 14088 [0x3708]

// Reserved address 14092 [0x370c]

// Reserved address 14096 [0x3710]

// Reserved address 14100 [0x3714]

// Reserved address 14104 [0x3718]

// Reserved address 14108 [0x371c]

// Reserved address 14112 [0x3720]

// Reserved address 14116 [0x3724]

// Reserved address 14120 [0x3728]

// Reserved address 14124 [0x372c]

// Reserved address 14128 [0x3730]

// Reserved address 14132 [0x3734]

// Reserved address 14136 [0x3738]

// Reserved address 14140 [0x373c]

// Reserved address 14144 [0x3740]

// Reserved address 14148 [0x3744]

// Reserved address 14152 [0x3748]

// Reserved address 14156 [0x374c]

// Reserved address 14160 [0x3750]

// Reserved address 14164 [0x3754]

// Reserved address 14168 [0x3758]

// Reserved address 14172 [0x375c]

// Reserved address 14176 [0x3760]

// Reserved address 14180 [0x3764]

// Reserved address 14184 [0x3768]

// Reserved address 14188 [0x376c]

// Reserved address 14192 [0x3770]

// Reserved address 14196 [0x3774]

// Reserved address 14200 [0x3778]

// Reserved address 14204 [0x377c]

// Reserved address 14208 [0x3780]

// Reserved address 14212 [0x3784]

// Reserved address 14216 [0x3788]

// Reserved address 14220 [0x378c]

// Reserved address 14224 [0x3790]

// Reserved address 14228 [0x3794]

// Reserved address 14232 [0x3798]

// Reserved address 14236 [0x379c]

// Reserved address 14240 [0x37a0]

// Reserved address 14244 [0x37a4]

// Reserved address 14248 [0x37a8]

// Reserved address 14252 [0x37ac]

// Reserved address 14256 [0x37b0]

// Reserved address 14260 [0x37b4]

// Reserved address 14264 [0x37b8]

// Reserved address 14268 [0x37bc]

// Reserved address 14272 [0x37c0]

// Reserved address 14276 [0x37c4]

// Reserved address 14280 [0x37c8]

// Reserved address 14284 [0x37cc]

// Reserved address 14288 [0x37d0]

// Reserved address 14292 [0x37d4]

// Reserved address 14296 [0x37d8]

// Reserved address 14300 [0x37dc]

// Reserved address 14304 [0x37e0]

// Reserved address 14308 [0x37e4]

// Reserved address 14312 [0x37e8]

// Reserved address 14316 [0x37ec]

// Reserved address 14320 [0x37f0]

// Reserved address 14324 [0x37f4]

// Reserved address 14328 [0x37f8]

// Reserved address 14332 [0x37fc]

// Reserved address 14336 [0x3800]

// Reserved address 14340 [0x3804]

// Reserved address 14344 [0x3808]

// Reserved address 14348 [0x380c]

// Reserved address 14352 [0x3810]

// Reserved address 14356 [0x3814]

// Reserved address 14360 [0x3818]

// Reserved address 14364 [0x381c]

// Reserved address 14368 [0x3820]

// Reserved address 14372 [0x3824]

// Reserved address 14376 [0x3828]

// Reserved address 14380 [0x382c]

// Reserved address 14384 [0x3830]

// Reserved address 14388 [0x3834]

// Reserved address 14392 [0x3838]

// Reserved address 14396 [0x383c]

// Reserved address 14400 [0x3840]

// Reserved address 14404 [0x3844]

// Reserved address 14408 [0x3848]

// Reserved address 14412 [0x384c]

// Reserved address 14416 [0x3850]

// Reserved address 14420 [0x3854]

// Reserved address 14424 [0x3858]

// Reserved address 14428 [0x385c]

// Reserved address 14432 [0x3860]

// Reserved address 14436 [0x3864]

// Reserved address 14440 [0x3868]

// Reserved address 14444 [0x386c]

// Reserved address 14448 [0x3870]

// Reserved address 14452 [0x3874]

// Reserved address 14456 [0x3878]

// Reserved address 14460 [0x387c]

// Reserved address 14464 [0x3880]

// Reserved address 14468 [0x3884]

// Reserved address 14472 [0x3888]

// Reserved address 14476 [0x388c]

// Reserved address 14480 [0x3890]

// Reserved address 14484 [0x3894]

// Reserved address 14488 [0x3898]

// Reserved address 14492 [0x389c]

// Reserved address 14496 [0x38a0]

// Reserved address 14500 [0x38a4]

// Reserved address 14504 [0x38a8]

// Reserved address 14508 [0x38ac]

// Reserved address 14512 [0x38b0]

// Reserved address 14516 [0x38b4]

// Reserved address 14520 [0x38b8]

// Reserved address 14524 [0x38bc]

// Reserved address 14528 [0x38c0]

// Reserved address 14532 [0x38c4]

// Reserved address 14536 [0x38c8]

// Reserved address 14540 [0x38cc]

// Reserved address 14544 [0x38d0]

// Reserved address 14548 [0x38d4]

// Reserved address 14552 [0x38d8]

// Reserved address 14556 [0x38dc]

// Reserved address 14560 [0x38e0]

// Reserved address 14564 [0x38e4]

// Reserved address 14568 [0x38e8]

// Reserved address 14572 [0x38ec]

// Reserved address 14576 [0x38f0]

// Reserved address 14580 [0x38f4]

// Reserved address 14584 [0x38f8]

// Reserved address 14588 [0x38fc]

// Reserved address 14592 [0x3900]

// Reserved address 14596 [0x3904]

// Reserved address 14600 [0x3908]

// Reserved address 14604 [0x390c]

// Reserved address 14608 [0x3910]

// Reserved address 14612 [0x3914]

// Reserved address 14616 [0x3918]

// Reserved address 14620 [0x391c]

// Reserved address 14624 [0x3920]

// Reserved address 14628 [0x3924]

// Reserved address 14632 [0x3928]

// Reserved address 14636 [0x392c]

// Reserved address 14640 [0x3930]

// Reserved address 14644 [0x3934]

// Reserved address 14648 [0x3938]

// Reserved address 14652 [0x393c]

// Reserved address 14656 [0x3940]

// Reserved address 14660 [0x3944]

// Reserved address 14664 [0x3948]

// Reserved address 14668 [0x394c]

// Reserved address 14672 [0x3950]

// Reserved address 14676 [0x3954]

// Reserved address 14680 [0x3958]

// Reserved address 14684 [0x395c]

// Reserved address 14688 [0x3960]

// Reserved address 14692 [0x3964]

// Reserved address 14696 [0x3968]

// Reserved address 14700 [0x396c]

// Reserved address 14704 [0x3970]

// Reserved address 14708 [0x3974]

// Reserved address 14712 [0x3978]

// Reserved address 14716 [0x397c]

// Reserved address 14720 [0x3980]

// Reserved address 14724 [0x3984]

// Reserved address 14728 [0x3988]

// Reserved address 14732 [0x398c]

// Reserved address 14736 [0x3990]

// Reserved address 14740 [0x3994]

// Reserved address 14744 [0x3998]

// Reserved address 14748 [0x399c]

// Reserved address 14752 [0x39a0]

// Reserved address 14756 [0x39a4]

// Reserved address 14760 [0x39a8]

// Reserved address 14764 [0x39ac]

// Reserved address 14768 [0x39b0]

// Reserved address 14772 [0x39b4]

// Reserved address 14776 [0x39b8]

// Reserved address 14780 [0x39bc]

// Reserved address 14784 [0x39c0]

// Reserved address 14788 [0x39c4]

// Reserved address 14792 [0x39c8]

// Reserved address 14796 [0x39cc]

// Reserved address 14800 [0x39d0]

// Reserved address 14804 [0x39d4]

// Reserved address 14808 [0x39d8]

// Reserved address 14812 [0x39dc]

// Reserved address 14816 [0x39e0]

// Reserved address 14820 [0x39e4]

// Reserved address 14824 [0x39e8]

// Reserved address 14828 [0x39ec]

// Reserved address 14832 [0x39f0]

// Reserved address 14836 [0x39f4]

// Reserved address 14840 [0x39f8]

// Reserved address 14844 [0x39fc]

// Reserved address 14848 [0x3a00]

// Reserved address 14852 [0x3a04]

// Reserved address 14856 [0x3a08]

// Reserved address 14860 [0x3a0c]

// Reserved address 14864 [0x3a10]

// Reserved address 14868 [0x3a14]

// Reserved address 14872 [0x3a18]

// Reserved address 14876 [0x3a1c]

// Reserved address 14880 [0x3a20]

// Reserved address 14884 [0x3a24]

// Reserved address 14888 [0x3a28]

// Reserved address 14892 [0x3a2c]

// Reserved address 14896 [0x3a30]

// Reserved address 14900 [0x3a34]

// Reserved address 14904 [0x3a38]

// Reserved address 14908 [0x3a3c]

// Reserved address 14912 [0x3a40]

// Reserved address 14916 [0x3a44]

// Reserved address 14920 [0x3a48]

// Reserved address 14924 [0x3a4c]

// Reserved address 14928 [0x3a50]

// Reserved address 14932 [0x3a54]

// Reserved address 14936 [0x3a58]

// Reserved address 14940 [0x3a5c]

// Reserved address 14944 [0x3a60]

// Reserved address 14948 [0x3a64]

// Reserved address 14952 [0x3a68]

// Reserved address 14956 [0x3a6c]

// Reserved address 14960 [0x3a70]

// Reserved address 14964 [0x3a74]

// Reserved address 14968 [0x3a78]

// Reserved address 14972 [0x3a7c]

// Reserved address 14976 [0x3a80]

// Reserved address 14980 [0x3a84]

// Reserved address 14984 [0x3a88]

// Reserved address 14988 [0x3a8c]

// Reserved address 14992 [0x3a90]

// Reserved address 14996 [0x3a94]

// Reserved address 15000 [0x3a98]

// Reserved address 15004 [0x3a9c]

// Reserved address 15008 [0x3aa0]

// Reserved address 15012 [0x3aa4]

// Reserved address 15016 [0x3aa8]

// Reserved address 15020 [0x3aac]

// Reserved address 15024 [0x3ab0]

// Reserved address 15028 [0x3ab4]

// Reserved address 15032 [0x3ab8]

// Reserved address 15036 [0x3abc]

// Reserved address 15040 [0x3ac0]

// Reserved address 15044 [0x3ac4]

// Reserved address 15048 [0x3ac8]

// Reserved address 15052 [0x3acc]

// Reserved address 15056 [0x3ad0]

// Reserved address 15060 [0x3ad4]

// Reserved address 15064 [0x3ad8]

// Reserved address 15068 [0x3adc]

// Reserved address 15072 [0x3ae0]

// Reserved address 15076 [0x3ae4]

// Reserved address 15080 [0x3ae8]

// Reserved address 15084 [0x3aec]

// Reserved address 15088 [0x3af0]

// Reserved address 15092 [0x3af4]

// Reserved address 15096 [0x3af8]

// Reserved address 15100 [0x3afc]

// Reserved address 15104 [0x3b00]

// Reserved address 15108 [0x3b04]

// Reserved address 15112 [0x3b08]

// Reserved address 15116 [0x3b0c]

// Reserved address 15120 [0x3b10]

// Reserved address 15124 [0x3b14]

// Reserved address 15128 [0x3b18]

// Reserved address 15132 [0x3b1c]

// Reserved address 15136 [0x3b20]

// Reserved address 15140 [0x3b24]

// Reserved address 15144 [0x3b28]

// Reserved address 15148 [0x3b2c]

// Reserved address 15152 [0x3b30]

// Reserved address 15156 [0x3b34]

// Reserved address 15160 [0x3b38]

// Reserved address 15164 [0x3b3c]

// Reserved address 15168 [0x3b40]

// Reserved address 15172 [0x3b44]

// Reserved address 15176 [0x3b48]

// Reserved address 15180 [0x3b4c]

// Reserved address 15184 [0x3b50]

// Reserved address 15188 [0x3b54]

// Reserved address 15192 [0x3b58]

// Reserved address 15196 [0x3b5c]

// Reserved address 15200 [0x3b60]

// Reserved address 15204 [0x3b64]

// Reserved address 15208 [0x3b68]

// Reserved address 15212 [0x3b6c]

// Reserved address 15216 [0x3b70]

// Reserved address 15220 [0x3b74]

// Reserved address 15224 [0x3b78]

// Reserved address 15228 [0x3b7c]

// Reserved address 15232 [0x3b80]

// Reserved address 15236 [0x3b84]

// Reserved address 15240 [0x3b88]

// Reserved address 15244 [0x3b8c]

// Reserved address 15248 [0x3b90]

// Reserved address 15252 [0x3b94]

// Reserved address 15256 [0x3b98]

// Reserved address 15260 [0x3b9c]

// Reserved address 15264 [0x3ba0]

// Reserved address 15268 [0x3ba4]

// Reserved address 15272 [0x3ba8]

// Reserved address 15276 [0x3bac]

// Reserved address 15280 [0x3bb0]

// Reserved address 15284 [0x3bb4]

// Reserved address 15288 [0x3bb8]

// Reserved address 15292 [0x3bbc]

// Reserved address 15296 [0x3bc0]

// Reserved address 15300 [0x3bc4]

// Reserved address 15304 [0x3bc8]

// Reserved address 15308 [0x3bcc]

// Reserved address 15312 [0x3bd0]

// Reserved address 15316 [0x3bd4]

// Reserved address 15320 [0x3bd8]

// Reserved address 15324 [0x3bdc]

// Reserved address 15328 [0x3be0]

// Reserved address 15332 [0x3be4]

// Reserved address 15336 [0x3be8]

// Reserved address 15340 [0x3bec]

// Reserved address 15344 [0x3bf0]

// Reserved address 15348 [0x3bf4]

// Reserved address 15352 [0x3bf8]

// Reserved address 15356 [0x3bfc]

// Reserved address 15360 [0x3c00]

// Reserved address 15364 [0x3c04]

// Reserved address 15368 [0x3c08]

// Reserved address 15372 [0x3c0c]

// Reserved address 15376 [0x3c10]

// Reserved address 15380 [0x3c14]

// Reserved address 15384 [0x3c18]

// Reserved address 15388 [0x3c1c]

// Reserved address 15392 [0x3c20]

// Reserved address 15396 [0x3c24]

// Reserved address 15400 [0x3c28]

// Reserved address 15404 [0x3c2c]

// Reserved address 15408 [0x3c30]

// Reserved address 15412 [0x3c34]

// Reserved address 15416 [0x3c38]

// Reserved address 15420 [0x3c3c]

// Reserved address 15424 [0x3c40]

// Reserved address 15428 [0x3c44]

// Reserved address 15432 [0x3c48]

// Reserved address 15436 [0x3c4c]

// Reserved address 15440 [0x3c50]

// Reserved address 15444 [0x3c54]

// Reserved address 15448 [0x3c58]

// Reserved address 15452 [0x3c5c]

// Reserved address 15456 [0x3c60]

// Reserved address 15460 [0x3c64]

// Reserved address 15464 [0x3c68]

// Reserved address 15468 [0x3c6c]

// Reserved address 15472 [0x3c70]

// Reserved address 15476 [0x3c74]

// Reserved address 15480 [0x3c78]

// Reserved address 15484 [0x3c7c]

// Reserved address 15488 [0x3c80]

// Reserved address 15492 [0x3c84]

// Reserved address 15496 [0x3c88]

// Reserved address 15500 [0x3c8c]

// Reserved address 15504 [0x3c90]

// Reserved address 15508 [0x3c94]

// Reserved address 15512 [0x3c98]

// Reserved address 15516 [0x3c9c]

// Reserved address 15520 [0x3ca0]

// Reserved address 15524 [0x3ca4]

// Reserved address 15528 [0x3ca8]

// Reserved address 15532 [0x3cac]

// Reserved address 15536 [0x3cb0]

// Reserved address 15540 [0x3cb4]

// Reserved address 15544 [0x3cb8]

// Reserved address 15548 [0x3cbc]

// Reserved address 15552 [0x3cc0]

// Reserved address 15556 [0x3cc4]

// Reserved address 15560 [0x3cc8]

// Reserved address 15564 [0x3ccc]

// Reserved address 15568 [0x3cd0]

// Reserved address 15572 [0x3cd4]

// Reserved address 15576 [0x3cd8]

// Reserved address 15580 [0x3cdc]

// Reserved address 15584 [0x3ce0]

// Reserved address 15588 [0x3ce4]

// Reserved address 15592 [0x3ce8]

// Reserved address 15596 [0x3cec]

// Reserved address 15600 [0x3cf0]

// Reserved address 15604 [0x3cf4]

// Reserved address 15608 [0x3cf8]

// Reserved address 15612 [0x3cfc]

// Reserved address 15616 [0x3d00]

// Reserved address 15620 [0x3d04]

// Reserved address 15624 [0x3d08]

// Reserved address 15628 [0x3d0c]

// Reserved address 15632 [0x3d10]

// Reserved address 15636 [0x3d14]

// Reserved address 15640 [0x3d18]

// Reserved address 15644 [0x3d1c]

// Reserved address 15648 [0x3d20]

// Reserved address 15652 [0x3d24]

// Reserved address 15656 [0x3d28]

// Reserved address 15660 [0x3d2c]

// Reserved address 15664 [0x3d30]

// Reserved address 15668 [0x3d34]

// Reserved address 15672 [0x3d38]

// Reserved address 15676 [0x3d3c]

// Reserved address 15680 [0x3d40]

// Reserved address 15684 [0x3d44]

// Reserved address 15688 [0x3d48]

// Reserved address 15692 [0x3d4c]

// Reserved address 15696 [0x3d50]

// Reserved address 15700 [0x3d54]

// Reserved address 15704 [0x3d58]

// Reserved address 15708 [0x3d5c]

// Reserved address 15712 [0x3d60]

// Reserved address 15716 [0x3d64]

// Reserved address 15720 [0x3d68]

// Reserved address 15724 [0x3d6c]

// Reserved address 15728 [0x3d70]

// Reserved address 15732 [0x3d74]

// Reserved address 15736 [0x3d78]

// Reserved address 15740 [0x3d7c]

// Reserved address 15744 [0x3d80]

// Reserved address 15748 [0x3d84]

// Reserved address 15752 [0x3d88]

// Reserved address 15756 [0x3d8c]

// Reserved address 15760 [0x3d90]

// Reserved address 15764 [0x3d94]

// Reserved address 15768 [0x3d98]

// Reserved address 15772 [0x3d9c]

// Reserved address 15776 [0x3da0]

// Reserved address 15780 [0x3da4]

// Reserved address 15784 [0x3da8]

// Reserved address 15788 [0x3dac]

// Reserved address 15792 [0x3db0]

// Reserved address 15796 [0x3db4]

// Reserved address 15800 [0x3db8]

// Reserved address 15804 [0x3dbc]

// Reserved address 15808 [0x3dc0]

// Reserved address 15812 [0x3dc4]

// Reserved address 15816 [0x3dc8]

// Reserved address 15820 [0x3dcc]

// Reserved address 15824 [0x3dd0]

// Reserved address 15828 [0x3dd4]

// Reserved address 15832 [0x3dd8]

// Reserved address 15836 [0x3ddc]

// Reserved address 15840 [0x3de0]

// Reserved address 15844 [0x3de4]

// Reserved address 15848 [0x3de8]

// Reserved address 15852 [0x3dec]

// Reserved address 15856 [0x3df0]

// Reserved address 15860 [0x3df4]

// Reserved address 15864 [0x3df8]

// Reserved address 15868 [0x3dfc]

// Reserved address 15872 [0x3e00]

// Reserved address 15876 [0x3e04]

// Reserved address 15880 [0x3e08]

// Reserved address 15884 [0x3e0c]

// Reserved address 15888 [0x3e10]

// Reserved address 15892 [0x3e14]

// Reserved address 15896 [0x3e18]

// Reserved address 15900 [0x3e1c]

// Reserved address 15904 [0x3e20]

// Reserved address 15908 [0x3e24]

// Reserved address 15912 [0x3e28]

// Reserved address 15916 [0x3e2c]

// Reserved address 15920 [0x3e30]

// Reserved address 15924 [0x3e34]

// Reserved address 15928 [0x3e38]

// Reserved address 15932 [0x3e3c]

// Reserved address 15936 [0x3e40]

// Reserved address 15940 [0x3e44]

// Reserved address 15944 [0x3e48]

// Reserved address 15948 [0x3e4c]

// Reserved address 15952 [0x3e50]

// Reserved address 15956 [0x3e54]

// Reserved address 15960 [0x3e58]

// Reserved address 15964 [0x3e5c]

// Reserved address 15968 [0x3e60]

// Reserved address 15972 [0x3e64]

// Reserved address 15976 [0x3e68]

// Reserved address 15980 [0x3e6c]

// Reserved address 15984 [0x3e70]

// Reserved address 15988 [0x3e74]

// Reserved address 15992 [0x3e78]

// Reserved address 15996 [0x3e7c]

// Reserved address 16000 [0x3e80]

// Reserved address 16004 [0x3e84]

// Reserved address 16008 [0x3e88]

// Reserved address 16012 [0x3e8c]

// Reserved address 16016 [0x3e90]

// Reserved address 16020 [0x3e94]

// Reserved address 16024 [0x3e98]

// Reserved address 16028 [0x3e9c]

// Reserved address 16032 [0x3ea0]

// Reserved address 16036 [0x3ea4]

// Reserved address 16040 [0x3ea8]

// Reserved address 16044 [0x3eac]

// Reserved address 16048 [0x3eb0]

// Reserved address 16052 [0x3eb4]

// Reserved address 16056 [0x3eb8]

// Reserved address 16060 [0x3ebc]

// Reserved address 16064 [0x3ec0]

// Reserved address 16068 [0x3ec4]

// Reserved address 16072 [0x3ec8]

// Reserved address 16076 [0x3ecc]

// Reserved address 16080 [0x3ed0]

// Reserved address 16084 [0x3ed4]

// Reserved address 16088 [0x3ed8]

// Reserved address 16092 [0x3edc]

// Reserved address 16096 [0x3ee0]

// Reserved address 16100 [0x3ee4]

// Reserved address 16104 [0x3ee8]

// Reserved address 16108 [0x3eec]

// Reserved address 16112 [0x3ef0]

// Reserved address 16116 [0x3ef4]

// Reserved address 16120 [0x3ef8]

// Reserved address 16124 [0x3efc]

// Reserved address 16128 [0x3f00]

// Reserved address 16132 [0x3f04]

// Reserved address 16136 [0x3f08]

// Reserved address 16140 [0x3f0c]

// Reserved address 16144 [0x3f10]

// Reserved address 16148 [0x3f14]

// Reserved address 16152 [0x3f18]

// Reserved address 16156 [0x3f1c]

// Reserved address 16160 [0x3f20]

// Reserved address 16164 [0x3f24]

// Reserved address 16168 [0x3f28]

// Reserved address 16172 [0x3f2c]

// Reserved address 16176 [0x3f30]

// Reserved address 16180 [0x3f34]

// Reserved address 16184 [0x3f38]

// Reserved address 16188 [0x3f3c]

// Reserved address 16192 [0x3f40]

// Reserved address 16196 [0x3f44]

// Reserved address 16200 [0x3f48]

// Reserved address 16204 [0x3f4c]

// Reserved address 16208 [0x3f50]

// Reserved address 16212 [0x3f54]

// Reserved address 16216 [0x3f58]

// Reserved address 16220 [0x3f5c]

// Reserved address 16224 [0x3f60]

// Reserved address 16228 [0x3f64]

// Reserved address 16232 [0x3f68]

// Reserved address 16236 [0x3f6c]

// Reserved address 16240 [0x3f70]

// Reserved address 16244 [0x3f74]

// Reserved address 16248 [0x3f78]

// Reserved address 16252 [0x3f7c]

// Reserved address 16256 [0x3f80]

// Reserved address 16260 [0x3f84]

// Reserved address 16264 [0x3f88]

// Reserved address 16268 [0x3f8c]

// Reserved address 16272 [0x3f90]

// Reserved address 16276 [0x3f94]

// Reserved address 16280 [0x3f98]

// Reserved address 16284 [0x3f9c]

// Reserved address 16288 [0x3fa0]

// Reserved address 16292 [0x3fa4]

// Reserved address 16296 [0x3fa8]

// Reserved address 16300 [0x3fac]

// Reserved address 16304 [0x3fb0]

// Reserved address 16308 [0x3fb4]

// Reserved address 16312 [0x3fb8]

// Reserved address 16316 [0x3fbc]

// Reserved address 16320 [0x3fc0]

// Reserved address 16324 [0x3fc4]

// Reserved address 16328 [0x3fc8]

// Reserved address 16332 [0x3fcc]

// Reserved address 16336 [0x3fd0]

// Reserved address 16340 [0x3fd4]

// Reserved address 16344 [0x3fd8]

// Reserved address 16348 [0x3fdc]

// Reserved address 16352 [0x3fe0]

// Reserved address 16356 [0x3fe4]

// Reserved address 16360 [0x3fe8]

// Reserved address 16364 [0x3fec]

// Reserved address 16368 [0x3ff0]

// Reserved address 16372 [0x3ff4]

// Reserved address 16376 [0x3ff8]

// Reserved address 16380 [0x3ffc]

// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0                     _MK_ADDR_CONST(0x4000)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_SECURE                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_SCR                         0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_WORD_COUNT                  0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_RESET_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_READ_MASK                   _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_WRITE_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_CLK_OVR_ON_RANGE                    0:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_CLK_OVR_ON_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                        _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_TSA_SPARE_REGS_FIELD                        _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_TSA_SPARE_REGS_RANGE                        31:24
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_STATIC0_CSR_SESRD_0
#define TSA_CONFIG_STATIC0_CSR_SESRD_0                  _MK_ADDR_CONST(0x4004)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_SECURE                   0x0
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_SCR                      0
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_WORD_COUNT                       0x1
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_RESET_VAL                        _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_RESET_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_READ_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_REORDER_DEPTH_LIMIT_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_REORDER_DEPTH_LIMIT_FIELD                        _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_SESRD_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_REORDER_DEPTH_LIMIT_RANGE                        8:0
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_REORDER_DEPTH_LIMIT_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_REORDER_DEPTH_LIMIT_DEFAULT                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_REORDER_DEPTH_LIMIT_INIT_ENUM                    NONE
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_REORDER_DEPTH_LIMIT_NONE                 _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_SESRD_0_SO_DEV_HUBID_SHIFT                       _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_SO_DEV_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SESRD_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_SO_DEV_HUBID_RANGE                       9:9
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_SO_DEV_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_SO_DEV_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_SO_DEV_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_SO_DEV_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_SO_DEV_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_SO_DEV_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_SO_DEV_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_SO_DEV_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_SHIFT                       _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_RANGE                       10:10
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_SESRD_0_MEMTYPE_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_MEMTYPE_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_SESRD_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_MEMTYPE_OVERRIDE_RANGE                   12:11
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_MEMTYPE_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_MEMTYPE_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_MEMTYPE_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_MEMTYPE_OVERRIDE_INIT_ENUM                       PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_MEMTYPE_OVERRIDE_PASSTHRU                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_MEMTYPE_OVERRIDE_NORMAL                  _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_MEMTYPE_OVERRIDE_SO_DEV                  _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_OVERRIDE_RANGE                      13:13
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                  DISABLE
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SESRD_0_NORMAL_HUBID_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSR_TSECSRD_0
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0                        _MK_ADDR_CONST(0x4008)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_SECURE                         0x0
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_SCR                    0
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_RESET_VAL                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_RESET_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_READ_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_WRITE_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_REORDER_DEPTH_LIMIT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_REORDER_DEPTH_LIMIT_FIELD                      _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_TSECSRD_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_REORDER_DEPTH_LIMIT_RANGE                      8:0
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_REORDER_DEPTH_LIMIT_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_REORDER_DEPTH_LIMIT_DEFAULT                    _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_REORDER_DEPTH_LIMIT_INIT_ENUM                  NONE
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_REORDER_DEPTH_LIMIT_NONE                       _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_SO_DEV_HUBID_SHIFT                     _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_SO_DEV_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_TSECSRD_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_SO_DEV_HUBID_RANGE                     9:9
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_SO_DEV_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_SO_DEV_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_SO_DEV_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_SO_DEV_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_SO_DEV_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_SO_DEV_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_SO_DEV_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_SO_DEV_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_SHIFT                     _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_RANGE                     10:10
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_MEMTYPE_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_MEMTYPE_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_TSECSRD_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_MEMTYPE_OVERRIDE_RANGE                 12:11
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_MEMTYPE_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_MEMTYPE_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_MEMTYPE_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_MEMTYPE_OVERRIDE_INIT_ENUM                     PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_MEMTYPE_OVERRIDE_PASSTHRU                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_MEMTYPE_OVERRIDE_NORMAL                        _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_MEMTYPE_OVERRIDE_SO_DEV                        _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_OVERRIDE_RANGE                    13:13
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRD_0_NORMAL_HUBID_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSR_TSECSRDB_0
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0                       _MK_ADDR_CONST(0x400c)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_SCR                   0
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_RESET_VAL                     _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_RESET_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_REORDER_DEPTH_LIMIT_SHIFT                     _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_REORDER_DEPTH_LIMIT_FIELD                     _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_REORDER_DEPTH_LIMIT_RANGE                     8:0
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_REORDER_DEPTH_LIMIT_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_REORDER_DEPTH_LIMIT_DEFAULT                   _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_REORDER_DEPTH_LIMIT_INIT_ENUM                 NONE
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_REORDER_DEPTH_LIMIT_NONE                      _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_SO_DEV_HUBID_SHIFT                    _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_SO_DEV_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_SO_DEV_HUBID_RANGE                    9:9
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_SO_DEV_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_SO_DEV_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_SO_DEV_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_SO_DEV_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_SO_DEV_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_SO_DEV_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_SO_DEV_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_SO_DEV_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_SHIFT                    _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_RANGE                    10:10
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_MEMTYPE_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_MEMTYPE_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_MEMTYPE_OVERRIDE_RANGE                        12:11
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_MEMTYPE_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_MEMTYPE_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_MEMTYPE_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_MEMTYPE_OVERRIDE_INIT_ENUM                    PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_MEMTYPE_OVERRIDE_PASSTHRU                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_MEMTYPE_OVERRIDE_NORMAL                       _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_MEMTYPE_OVERRIDE_SO_DEV                       _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_OVERRIDE_RANGE                   13:13
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_TSECSRDB_0_NORMAL_HUBID_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_SESWR_0
#define TSA_CONFIG_STATIC0_CSW_SESWR_0                  _MK_ADDR_CONST(0x4010)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_SECURE                   0x0
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_SCR                      0
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_WORD_COUNT                       0x1
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_RESET_VAL                        _MK_MASK_CONST(0x1100)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_RESET_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_READ_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_REORDER_DEPTH_LIMIT_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_REORDER_DEPTH_LIMIT_FIELD                        _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_SESWR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_REORDER_DEPTH_LIMIT_RANGE                        8:0
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_REORDER_DEPTH_LIMIT_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_REORDER_DEPTH_LIMIT_DEFAULT                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                    NONE
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_REORDER_DEPTH_LIMIT_NONE                 _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_SESWR_0_SO_DEV_HUBID_SHIFT                       _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_SO_DEV_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SESWR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_SO_DEV_HUBID_RANGE                       9:9
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_SO_DEV_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_SO_DEV_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_SO_DEV_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_SO_DEV_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_SO_DEV_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_SO_DEV_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_SO_DEV_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_SHIFT                       _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_RANGE                       10:10
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_SESWR_0_MEMTYPE_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_MEMTYPE_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_SESWR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_MEMTYPE_OVERRIDE_RANGE                   12:11
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_MEMTYPE_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_MEMTYPE_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_MEMTYPE_OVERRIDE_INIT_ENUM                       SO_DEV
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_MEMTYPE_OVERRIDE_PASSTHRU                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_MEMTYPE_OVERRIDE_NORMAL                  _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_MEMTYPE_OVERRIDE_SO_DEV                  _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_OVERRIDE_RANGE                      13:13
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                  DISABLE
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SESWR_0_NORMAL_HUBID_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_TSECSWR_0
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0                        _MK_ADDR_CONST(0x4014)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_SECURE                         0x0
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_SCR                    0
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_RESET_VAL                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_RESET_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_READ_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_WRITE_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_REORDER_DEPTH_LIMIT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_REORDER_DEPTH_LIMIT_FIELD                      _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_TSECSWR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_REORDER_DEPTH_LIMIT_RANGE                      8:0
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_REORDER_DEPTH_LIMIT_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_REORDER_DEPTH_LIMIT_DEFAULT                    _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                  NONE
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_REORDER_DEPTH_LIMIT_NONE                       _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_SO_DEV_HUBID_SHIFT                     _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_SO_DEV_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_TSECSWR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_SO_DEV_HUBID_RANGE                     9:9
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_SO_DEV_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_SO_DEV_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_SO_DEV_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_SO_DEV_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_SO_DEV_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_SO_DEV_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_SO_DEV_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_SHIFT                     _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_RANGE                     10:10
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_MEMTYPE_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_MEMTYPE_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_TSECSWR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_MEMTYPE_OVERRIDE_RANGE                 12:11
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_MEMTYPE_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_MEMTYPE_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_MEMTYPE_OVERRIDE_INIT_ENUM                     PASSTHRU
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_MEMTYPE_OVERRIDE_PASSTHRU                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_MEMTYPE_OVERRIDE_NORMAL                        _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_MEMTYPE_OVERRIDE_SO_DEV                        _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_OVERRIDE_RANGE                    13:13
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWR_0_NORMAL_HUBID_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_TSECSWRB_0
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0                       _MK_ADDR_CONST(0x4018)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_SCR                   0
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_RESET_VAL                     _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_RESET_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_REORDER_DEPTH_LIMIT_SHIFT                     _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_REORDER_DEPTH_LIMIT_FIELD                     _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_REORDER_DEPTH_LIMIT_RANGE                     8:0
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_REORDER_DEPTH_LIMIT_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_REORDER_DEPTH_LIMIT_DEFAULT                   _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_REORDER_DEPTH_LIMIT_INIT_ENUM                 NONE
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_REORDER_DEPTH_LIMIT_NONE                      _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_SO_DEV_HUBID_SHIFT                    _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_SO_DEV_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_SO_DEV_HUBID_RANGE                    9:9
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_SO_DEV_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_SO_DEV_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_SO_DEV_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_SO_DEV_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_SO_DEV_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_SO_DEV_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_SO_DEV_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_SO_DEV_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_SHIFT                    _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_RANGE                    10:10
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_MEMTYPE_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_MEMTYPE_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_MEMTYPE_OVERRIDE_RANGE                        12:11
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_MEMTYPE_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_MEMTYPE_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_MEMTYPE_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_MEMTYPE_OVERRIDE_INIT_ENUM                    PASSTHRU
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_MEMTYPE_OVERRIDE_PASSTHRU                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_MEMTYPE_OVERRIDE_NORMAL                       _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_MEMTYPE_OVERRIDE_SO_DEV                       _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_OVERRIDE_RANGE                   13:13
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_TSECSWRB_0_NORMAL_HUBID_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_SE_0
#define TSA_CONFIG_STATIC0_SE_0                 _MK_ADDR_CONST(0x401c)
#define TSA_CONFIG_STATIC0_SE_0_SECURE                  0x0
#define TSA_CONFIG_STATIC0_SE_0_SCR                     0
#define TSA_CONFIG_STATIC0_SE_0_WORD_COUNT                      0x1
#define TSA_CONFIG_STATIC0_SE_0_RESET_VAL                       _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_SE_0_RESET_MASK                      _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SE_0_READ_MASK                       _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SE_0_WRITE_MASK                      _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SE_0_HUB_MASK_SHIFT                  _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_SE_0_HUB_MASK_FIELD                  _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_SE_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_SE_0_HUB_MASK_RANGE                  21:0
#define TSA_CONFIG_STATIC0_SE_0_HUB_MASK_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_SE_0_HUB_MASK_DEFAULT                        _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_SE_0_HUB_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_SE_0_HUB_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SE_0_HUB_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SE_0_HUB_MASK_INIT_ENUM                      ONEKB
#define TSA_CONFIG_STATIC0_SE_0_HUB_MASK_HUB0                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_SE_0_HUB_MASK_ONEKB                  _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_SE_0_ERR_HANDLING_OVR_MODE_SHIFT                     _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_SE_0_ERR_HANDLING_OVR_MODE_FIELD                     _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_SE_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_SE_0_ERR_HANDLING_OVR_MODE_RANGE                     31:30
#define TSA_CONFIG_STATIC0_SE_0_ERR_HANDLING_OVR_MODE_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_SE_0_ERR_HANDLING_OVR_MODE_DEFAULT                   _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_SE_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_SE_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SE_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SE_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                 MODE2
#define TSA_CONFIG_STATIC0_SE_0_ERR_HANDLING_OVR_MODE_MODE0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_SE_0_ERR_HANDLING_OVR_MODE_MODE1                     _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_SE_0_ERR_HANDLING_OVR_MODE_MODE2                     _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_SE_0
#define TSA_CONFIG_STATIC1_SE_0                 _MK_ADDR_CONST(0x4020)
#define TSA_CONFIG_STATIC1_SE_0_SECURE                  0x0
#define TSA_CONFIG_STATIC1_SE_0_SCR                     0
#define TSA_CONFIG_STATIC1_SE_0_WORD_COUNT                      0x1
#define TSA_CONFIG_STATIC1_SE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SE_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SE_0_READ_MASK                       _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SE_0_WRITE_MASK                      _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SE_0_RCLK_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_SE_0_RCLK_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SE_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SE_0_RCLK_OVERRIDE_RANGE                     0:0
#define TSA_CONFIG_STATIC1_SE_0_RCLK_OVERRIDE_WOFFSET                   0x0
#define TSA_CONFIG_STATIC1_SE_0_RCLK_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SE_0_RCLK_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SE_0_RCLK_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SE_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SE_0_RCLK_OVERRIDE_INIT_ENUM                 DISABLE
#define TSA_CONFIG_STATIC1_SE_0_RCLK_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SE_0_RCLK_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SE_0_WCLK_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_SE_0_WCLK_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SE_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SE_0_WCLK_OVERRIDE_RANGE                     1:1
#define TSA_CONFIG_STATIC1_SE_0_WCLK_OVERRIDE_WOFFSET                   0x0
#define TSA_CONFIG_STATIC1_SE_0_WCLK_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SE_0_WCLK_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SE_0_WCLK_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SE_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SE_0_WCLK_OVERRIDE_INIT_ENUM                 DISABLE
#define TSA_CONFIG_STATIC1_SE_0_WCLK_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SE_0_WCLK_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SE_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVERRIDE_RANGE                     2:2
#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVERRIDE_WOFFSET                   0x0
#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVERRIDE_INIT_ENUM                 DISABLE
#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVR_MODE_SHIFT                     _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVR_MODE_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SE_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVR_MODE_RANGE                     3:3
#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVR_MODE_WOFFSET                   0x0
#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVR_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVR_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVR_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVR_MODE_INIT_ENUM                 DISABLE
#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVR_MODE_DISABLE                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SE_0_CCLK_OVR_MODE_ENABLE                    _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_TSEC_0
#define TSA_CONFIG_STATIC0_TSEC_0                       _MK_ADDR_CONST(0x4024)
#define TSA_CONFIG_STATIC0_TSEC_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_TSEC_0_SCR                   0
#define TSA_CONFIG_STATIC0_TSEC_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_TSEC_0_RESET_VAL                     _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_TSEC_0_RESET_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_TSEC_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_TSEC_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_TSEC_0_READ_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_TSEC_0_WRITE_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_TSEC_0_HUB_MASK_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_TSEC_0_HUB_MASK_FIELD                        _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_TSEC_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_TSEC_0_HUB_MASK_RANGE                        21:0
#define TSA_CONFIG_STATIC0_TSEC_0_HUB_MASK_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_TSEC_0_HUB_MASK_DEFAULT                      _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_TSEC_0_HUB_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_TSEC_0_HUB_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_TSEC_0_HUB_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_TSEC_0_HUB_MASK_INIT_ENUM                    ONEKB
#define TSA_CONFIG_STATIC0_TSEC_0_HUB_MASK_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_TSEC_0_HUB_MASK_ONEKB                        _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_TSEC_0_ERR_HANDLING_OVR_MODE_SHIFT                   _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_TSEC_0_ERR_HANDLING_OVR_MODE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_TSEC_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_TSEC_0_ERR_HANDLING_OVR_MODE_RANGE                   31:30
#define TSA_CONFIG_STATIC0_TSEC_0_ERR_HANDLING_OVR_MODE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_TSEC_0_ERR_HANDLING_OVR_MODE_DEFAULT                 _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_TSEC_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_TSEC_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_TSEC_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_TSEC_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                       MODE2
#define TSA_CONFIG_STATIC0_TSEC_0_ERR_HANDLING_OVR_MODE_MODE0                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_TSEC_0_ERR_HANDLING_OVR_MODE_MODE1                   _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_TSEC_0_ERR_HANDLING_OVR_MODE_MODE2                   _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_TSEC_0
#define TSA_CONFIG_STATIC1_TSEC_0                       _MK_ADDR_CONST(0x4028)
#define TSA_CONFIG_STATIC1_TSEC_0_SECURE                        0x0
#define TSA_CONFIG_STATIC1_TSEC_0_SCR                   0
#define TSA_CONFIG_STATIC1_TSEC_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC1_TSEC_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSEC_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_TSEC_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSEC_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSEC_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_TSEC_0_WRITE_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_TSEC_0_RCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_TSEC_0_RCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_TSEC_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_TSEC_0_RCLK_OVERRIDE_RANGE                   0:0
#define TSA_CONFIG_STATIC1_TSEC_0_RCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_TSEC_0_RCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSEC_0_RCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_TSEC_0_RCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSEC_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSEC_0_RCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_TSEC_0_RCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_TSEC_0_RCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_TSEC_0_WCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_TSEC_0_WCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_TSEC_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_TSEC_0_WCLK_OVERRIDE_RANGE                   1:1
#define TSA_CONFIG_STATIC1_TSEC_0_WCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_TSEC_0_WCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSEC_0_WCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_TSEC_0_WCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSEC_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSEC_0_WCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_TSEC_0_WCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_TSEC_0_WCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVERRIDE_RANGE                   2:2
#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVR_MODE_SHIFT                   _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVR_MODE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVR_MODE_RANGE                   3:3
#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVR_MODE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVR_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVR_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVR_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVR_MODE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVR_MODE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_TSEC_0_CCLK_OVR_MODE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_TSECB_0
#define TSA_CONFIG_STATIC0_TSECB_0                      _MK_ADDR_CONST(0x402c)
#define TSA_CONFIG_STATIC0_TSECB_0_SECURE                       0x0
#define TSA_CONFIG_STATIC0_TSECB_0_SCR                  0
#define TSA_CONFIG_STATIC0_TSECB_0_WORD_COUNT                   0x1
#define TSA_CONFIG_STATIC0_TSECB_0_RESET_VAL                    _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_TSECB_0_RESET_MASK                   _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_TSECB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_TSECB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_TSECB_0_READ_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_TSECB_0_WRITE_MASK                   _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_TSECB_0_HUB_MASK_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_TSECB_0_HUB_MASK_FIELD                       _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_TSECB_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_TSECB_0_HUB_MASK_RANGE                       21:0
#define TSA_CONFIG_STATIC0_TSECB_0_HUB_MASK_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_TSECB_0_HUB_MASK_DEFAULT                     _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_TSECB_0_HUB_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_TSECB_0_HUB_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_TSECB_0_HUB_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_TSECB_0_HUB_MASK_INIT_ENUM                   ONEKB
#define TSA_CONFIG_STATIC0_TSECB_0_HUB_MASK_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_TSECB_0_HUB_MASK_ONEKB                       _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_TSECB_0_ERR_HANDLING_OVR_MODE_SHIFT                  _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_TSECB_0_ERR_HANDLING_OVR_MODE_FIELD                  _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_TSECB_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_TSECB_0_ERR_HANDLING_OVR_MODE_RANGE                  31:30
#define TSA_CONFIG_STATIC0_TSECB_0_ERR_HANDLING_OVR_MODE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_TSECB_0_ERR_HANDLING_OVR_MODE_DEFAULT                        _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_TSECB_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_TSECB_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_TSECB_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_TSECB_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                      MODE2
#define TSA_CONFIG_STATIC0_TSECB_0_ERR_HANDLING_OVR_MODE_MODE0                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_TSECB_0_ERR_HANDLING_OVR_MODE_MODE1                  _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_TSECB_0_ERR_HANDLING_OVR_MODE_MODE2                  _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_TSECB_0
#define TSA_CONFIG_STATIC1_TSECB_0                      _MK_ADDR_CONST(0x4030)
#define TSA_CONFIG_STATIC1_TSECB_0_SECURE                       0x0
#define TSA_CONFIG_STATIC1_TSECB_0_SCR                  0
#define TSA_CONFIG_STATIC1_TSECB_0_WORD_COUNT                   0x1
#define TSA_CONFIG_STATIC1_TSECB_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSECB_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_TSECB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSECB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSECB_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_TSECB_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_TSECB_0_RCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_TSECB_0_RCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_TSECB_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_TSECB_0_RCLK_OVERRIDE_RANGE                  0:0
#define TSA_CONFIG_STATIC1_TSECB_0_RCLK_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_TSECB_0_RCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSECB_0_RCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_TSECB_0_RCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSECB_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSECB_0_RCLK_OVERRIDE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_TSECB_0_RCLK_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_TSECB_0_RCLK_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_TSECB_0_WCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_TSECB_0_WCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_TSECB_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_TSECB_0_WCLK_OVERRIDE_RANGE                  1:1
#define TSA_CONFIG_STATIC1_TSECB_0_WCLK_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_TSECB_0_WCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSECB_0_WCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_TSECB_0_WCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSECB_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSECB_0_WCLK_OVERRIDE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_TSECB_0_WCLK_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_TSECB_0_WCLK_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVERRIDE_RANGE                  2:2
#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVERRIDE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVR_MODE_SHIFT                  _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVR_MODE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVR_MODE_RANGE                  3:3
#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVR_MODE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVR_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVR_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVR_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVR_MODE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVR_MODE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_TSECB_0_CCLK_OVR_MODE_ENABLE                 _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSR_ETRR_0
#define TSA_CONFIG_STATIC0_CSR_ETRR_0                   _MK_ADDR_CONST(0x4034)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_SECURE                    0x0
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_SCR                       0
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_WORD_COUNT                        0x1
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_RESET_VAL                         _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_RESET_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_READ_MASK                         _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_WRITE_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_REORDER_DEPTH_LIMIT_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_REORDER_DEPTH_LIMIT_FIELD                 _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_ETRR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_REORDER_DEPTH_LIMIT_RANGE                 8:0
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_REORDER_DEPTH_LIMIT_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_REORDER_DEPTH_LIMIT_DEFAULT                       _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                     NONE
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_REORDER_DEPTH_LIMIT_NONE                  _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_ETRR_0_SO_DEV_HUBID_SHIFT                        _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_SO_DEV_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_ETRR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_SO_DEV_HUBID_RANGE                        9:9
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_SO_DEV_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_SO_DEV_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_SO_DEV_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_SO_DEV_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_SO_DEV_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_SO_DEV_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_SO_DEV_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_SHIFT                        _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_RANGE                        10:10
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_ETRR_0_MEMTYPE_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_MEMTYPE_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_ETRR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_MEMTYPE_OVERRIDE_RANGE                    12:11
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_MEMTYPE_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_MEMTYPE_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_MEMTYPE_OVERRIDE_INIT_ENUM                        PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_MEMTYPE_OVERRIDE_PASSTHRU                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_MEMTYPE_OVERRIDE_NORMAL                   _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_MEMTYPE_OVERRIDE_SO_DEV                   _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_OVERRIDE_RANGE                       13:13
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                   DISABLE
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_ETRR_0_NORMAL_HUBID_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_ETRW_0
#define TSA_CONFIG_STATIC0_CSW_ETRW_0                   _MK_ADDR_CONST(0x4038)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_SECURE                    0x0
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_SCR                       0
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_WORD_COUNT                        0x1
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_RESET_VAL                         _MK_MASK_CONST(0x1100)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_RESET_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_READ_MASK                         _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_WRITE_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_REORDER_DEPTH_LIMIT_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_REORDER_DEPTH_LIMIT_FIELD                 _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_ETRW_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_REORDER_DEPTH_LIMIT_RANGE                 8:0
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_REORDER_DEPTH_LIMIT_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_REORDER_DEPTH_LIMIT_DEFAULT                       _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_REORDER_DEPTH_LIMIT_INIT_ENUM                     NONE
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_REORDER_DEPTH_LIMIT_NONE                  _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_ETRW_0_SO_DEV_HUBID_SHIFT                        _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_SO_DEV_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_ETRW_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_SO_DEV_HUBID_RANGE                        9:9
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_SO_DEV_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_SO_DEV_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_SO_DEV_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_SO_DEV_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_SO_DEV_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_SO_DEV_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_SO_DEV_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_SO_DEV_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_SHIFT                        _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_RANGE                        10:10
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_ETRW_0_MEMTYPE_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_MEMTYPE_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_ETRW_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_MEMTYPE_OVERRIDE_RANGE                    12:11
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_MEMTYPE_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_MEMTYPE_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_MEMTYPE_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_MEMTYPE_OVERRIDE_INIT_ENUM                        SO_DEV
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_MEMTYPE_OVERRIDE_PASSTHRU                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_MEMTYPE_OVERRIDE_NORMAL                   _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_MEMTYPE_OVERRIDE_SO_DEV                   _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_OVERRIDE_RANGE                       13:13
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_OVERRIDE_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                   DISABLE
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_ETRW_0_NORMAL_HUBID_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_ETR_0
#define TSA_CONFIG_STATIC0_ETR_0                        _MK_ADDR_CONST(0x403c)
#define TSA_CONFIG_STATIC0_ETR_0_SECURE                         0x0
#define TSA_CONFIG_STATIC0_ETR_0_SCR                    0
#define TSA_CONFIG_STATIC0_ETR_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC0_ETR_0_RESET_VAL                      _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_ETR_0_RESET_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_ETR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_ETR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_ETR_0_READ_MASK                      _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_ETR_0_WRITE_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_ETR_0_HUB_MASK_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_ETR_0_HUB_MASK_FIELD                 _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_ETR_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_ETR_0_HUB_MASK_RANGE                 21:0
#define TSA_CONFIG_STATIC0_ETR_0_HUB_MASK_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_ETR_0_HUB_MASK_DEFAULT                       _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_ETR_0_HUB_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_ETR_0_HUB_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_ETR_0_HUB_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_ETR_0_HUB_MASK_INIT_ENUM                     ONEKB
#define TSA_CONFIG_STATIC0_ETR_0_HUB_MASK_HUB0                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_ETR_0_HUB_MASK_ONEKB                 _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_ETR_0_ERR_HANDLING_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_ETR_0_ERR_HANDLING_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_ETR_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_ETR_0_ERR_HANDLING_OVR_MODE_RANGE                    31:30
#define TSA_CONFIG_STATIC0_ETR_0_ERR_HANDLING_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_ETR_0_ERR_HANDLING_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_ETR_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_ETR_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_ETR_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_ETR_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                        MODE2
#define TSA_CONFIG_STATIC0_ETR_0_ERR_HANDLING_OVR_MODE_MODE0                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_ETR_0_ERR_HANDLING_OVR_MODE_MODE1                    _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_ETR_0_ERR_HANDLING_OVR_MODE_MODE2                    _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_ETR_0
#define TSA_CONFIG_STATIC1_ETR_0                        _MK_ADDR_CONST(0x4040)
#define TSA_CONFIG_STATIC1_ETR_0_SECURE                         0x0
#define TSA_CONFIG_STATIC1_ETR_0_SCR                    0
#define TSA_CONFIG_STATIC1_ETR_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC1_ETR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ETR_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_ETR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ETR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ETR_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_ETR_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_ETR_0_RCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_ETR_0_RCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_ETR_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_ETR_0_RCLK_OVERRIDE_RANGE                    0:0
#define TSA_CONFIG_STATIC1_ETR_0_RCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_ETR_0_RCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ETR_0_RCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_ETR_0_RCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ETR_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ETR_0_RCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_ETR_0_RCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_ETR_0_RCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_ETR_0_WCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_ETR_0_WCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_ETR_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_ETR_0_WCLK_OVERRIDE_RANGE                    1:1
#define TSA_CONFIG_STATIC1_ETR_0_WCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_ETR_0_WCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ETR_0_WCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_ETR_0_WCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ETR_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ETR_0_WCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_ETR_0_WCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_ETR_0_WCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_ETR_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVERRIDE_RANGE                    2:2
#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_ETR_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVR_MODE_RANGE                    3:3
#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVR_MODE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVR_MODE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_ETR_0_CCLK_OVR_MODE_ENABLE                   _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSR_GPUSRD_0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0                 _MK_ADDR_CONST(0x4044)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_SECURE                  0x0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_SCR                     0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_WORD_COUNT                      0x1
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_RESET_VAL                       _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_RESET_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_READ_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_WRITE_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_REORDER_DEPTH_LIMIT_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_REORDER_DEPTH_LIMIT_FIELD                       _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_GPUSRD_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_REORDER_DEPTH_LIMIT_RANGE                       8:0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_REORDER_DEPTH_LIMIT_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_REORDER_DEPTH_LIMIT_DEFAULT                     _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_REORDER_DEPTH_LIMIT_INIT_ENUM                   NONE
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_REORDER_DEPTH_LIMIT_NONE                        _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_SO_DEV_HUBID_SHIFT                      _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_SO_DEV_HUBID_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_GPUSRD_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_SO_DEV_HUBID_RANGE                      9:9
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_SO_DEV_HUBID_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_SO_DEV_HUBID_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_SO_DEV_HUBID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_SO_DEV_HUBID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_SO_DEV_HUBID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_SO_DEV_HUBID_INIT_ENUM                  HUB0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_SO_DEV_HUBID_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_SO_DEV_HUBID_HUB1                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_SHIFT                      _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_RANGE                      10:10
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_INIT_ENUM                  HUB0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_HUB1                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_MEMTYPE_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_MEMTYPE_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_GPUSRD_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_MEMTYPE_OVERRIDE_RANGE                  12:11
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_MEMTYPE_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_MEMTYPE_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_MEMTYPE_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_MEMTYPE_OVERRIDE_INIT_ENUM                      PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_MEMTYPE_OVERRIDE_PASSTHRU                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_MEMTYPE_OVERRIDE_NORMAL                 _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_MEMTYPE_OVERRIDE_SO_DEV                 _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_OVERRIDE_RANGE                     13:13
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_OVERRIDE_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                 DISABLE
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD_0_NORMAL_HUBID_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_GPUSWR_0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0                 _MK_ADDR_CONST(0x4048)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_SECURE                  0x0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_SCR                     0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_WORD_COUNT                      0x1
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_RESET_VAL                       _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_RESET_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_READ_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_WRITE_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_REORDER_DEPTH_LIMIT_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_REORDER_DEPTH_LIMIT_FIELD                       _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_GPUSWR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_REORDER_DEPTH_LIMIT_RANGE                       8:0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_REORDER_DEPTH_LIMIT_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_REORDER_DEPTH_LIMIT_DEFAULT                     _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                   NONE
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_REORDER_DEPTH_LIMIT_NONE                        _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_SO_DEV_HUBID_SHIFT                      _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_SO_DEV_HUBID_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_GPUSWR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_SO_DEV_HUBID_RANGE                      9:9
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_SO_DEV_HUBID_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_SO_DEV_HUBID_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_SO_DEV_HUBID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_SO_DEV_HUBID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_SO_DEV_HUBID_INIT_ENUM                  HUB0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_SO_DEV_HUBID_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_SO_DEV_HUBID_HUB1                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_SHIFT                      _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_RANGE                      10:10
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_INIT_ENUM                  HUB0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_HUB1                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_MEMTYPE_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_MEMTYPE_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_GPUSWR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_MEMTYPE_OVERRIDE_RANGE                  12:11
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_MEMTYPE_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_MEMTYPE_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_MEMTYPE_OVERRIDE_INIT_ENUM                      PASSTHRU
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_MEMTYPE_OVERRIDE_PASSTHRU                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_MEMTYPE_OVERRIDE_NORMAL                 _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_MEMTYPE_OVERRIDE_SO_DEV                 _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_OVERRIDE_RANGE                     13:13
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                 DISABLE
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR_0_NORMAL_HUBID_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_GPU_0
#define TSA_CONFIG_STATIC0_GPU_0                        _MK_ADDR_CONST(0x404c)
#define TSA_CONFIG_STATIC0_GPU_0_SECURE                         0x0
#define TSA_CONFIG_STATIC0_GPU_0_SCR                    0
#define TSA_CONFIG_STATIC0_GPU_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC0_GPU_0_RESET_VAL                      _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_GPU_0_RESET_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_GPU_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_GPU_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_GPU_0_READ_MASK                      _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_GPU_0_WRITE_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_GPU_0_HUB_MASK_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_GPU_0_HUB_MASK_FIELD                 _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_GPU_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_GPU_0_HUB_MASK_RANGE                 21:0
#define TSA_CONFIG_STATIC0_GPU_0_HUB_MASK_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_GPU_0_HUB_MASK_DEFAULT                       _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_GPU_0_HUB_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_GPU_0_HUB_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_GPU_0_HUB_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_GPU_0_HUB_MASK_INIT_ENUM                     ONEKB
#define TSA_CONFIG_STATIC0_GPU_0_HUB_MASK_HUB0                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_GPU_0_HUB_MASK_ONEKB                 _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_GPU_0_ERR_HANDLING_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_GPU_0_ERR_HANDLING_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_GPU_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_GPU_0_ERR_HANDLING_OVR_MODE_RANGE                    31:30
#define TSA_CONFIG_STATIC0_GPU_0_ERR_HANDLING_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_GPU_0_ERR_HANDLING_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_GPU_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_GPU_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_GPU_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_GPU_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                        MODE2
#define TSA_CONFIG_STATIC0_GPU_0_ERR_HANDLING_OVR_MODE_MODE0                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_GPU_0_ERR_HANDLING_OVR_MODE_MODE1                    _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_GPU_0_ERR_HANDLING_OVR_MODE_MODE2                    _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_GPU_0
#define TSA_CONFIG_STATIC1_GPU_0                        _MK_ADDR_CONST(0x4050)
#define TSA_CONFIG_STATIC1_GPU_0_SECURE                         0x0
#define TSA_CONFIG_STATIC1_GPU_0_SCR                    0
#define TSA_CONFIG_STATIC1_GPU_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC1_GPU_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_GPU_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_GPU_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_GPU_0_RCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_GPU_0_RCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_GPU_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_GPU_0_RCLK_OVERRIDE_RANGE                    0:0
#define TSA_CONFIG_STATIC1_GPU_0_RCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_GPU_0_RCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU_0_RCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_GPU_0_RCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU_0_RCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_GPU_0_RCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_GPU_0_RCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_GPU_0_WCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_GPU_0_WCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_GPU_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_GPU_0_WCLK_OVERRIDE_RANGE                    1:1
#define TSA_CONFIG_STATIC1_GPU_0_WCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_GPU_0_WCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU_0_WCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_GPU_0_WCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU_0_WCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_GPU_0_WCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_GPU_0_WCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_GPU_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVERRIDE_RANGE                    2:2
#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_GPU_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVR_MODE_RANGE                    3:3
#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVR_MODE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVR_MODE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_GPU_0_CCLK_OVR_MODE_ENABLE                   _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSR_GPUSRD2_0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0                        _MK_ADDR_CONST(0x4054)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_SECURE                         0x0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_SCR                    0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_RESET_VAL                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_RESET_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_READ_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_WRITE_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_REORDER_DEPTH_LIMIT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_REORDER_DEPTH_LIMIT_FIELD                      _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_REORDER_DEPTH_LIMIT_RANGE                      8:0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_REORDER_DEPTH_LIMIT_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_REORDER_DEPTH_LIMIT_DEFAULT                    _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_REORDER_DEPTH_LIMIT_INIT_ENUM                  NONE
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_REORDER_DEPTH_LIMIT_NONE                       _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_SO_DEV_HUBID_SHIFT                     _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_SO_DEV_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_SO_DEV_HUBID_RANGE                     9:9
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_SO_DEV_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_SO_DEV_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_SO_DEV_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_SO_DEV_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_SO_DEV_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_SO_DEV_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_SO_DEV_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_SO_DEV_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_SHIFT                     _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_RANGE                     10:10
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_MEMTYPE_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_MEMTYPE_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_MEMTYPE_OVERRIDE_RANGE                 12:11
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_MEMTYPE_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_MEMTYPE_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_MEMTYPE_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_MEMTYPE_OVERRIDE_INIT_ENUM                     PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_MEMTYPE_OVERRIDE_PASSTHRU                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_MEMTYPE_OVERRIDE_NORMAL                        _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_MEMTYPE_OVERRIDE_SO_DEV                        _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_OVERRIDE_RANGE                    13:13
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_GPUSRD2_0_NORMAL_HUBID_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_GPUSWR2_0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0                        _MK_ADDR_CONST(0x4058)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_SECURE                         0x0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_SCR                    0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_RESET_VAL                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_RESET_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_READ_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_WRITE_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_REORDER_DEPTH_LIMIT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_REORDER_DEPTH_LIMIT_FIELD                      _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_REORDER_DEPTH_LIMIT_RANGE                      8:0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_REORDER_DEPTH_LIMIT_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_REORDER_DEPTH_LIMIT_DEFAULT                    _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_REORDER_DEPTH_LIMIT_INIT_ENUM                  NONE
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_REORDER_DEPTH_LIMIT_NONE                       _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_SO_DEV_HUBID_SHIFT                     _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_SO_DEV_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_SO_DEV_HUBID_RANGE                     9:9
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_SO_DEV_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_SO_DEV_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_SO_DEV_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_SO_DEV_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_SO_DEV_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_SO_DEV_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_SO_DEV_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_SO_DEV_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_SHIFT                     _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_RANGE                     10:10
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_MEMTYPE_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_MEMTYPE_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_MEMTYPE_OVERRIDE_RANGE                 12:11
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_MEMTYPE_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_MEMTYPE_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_MEMTYPE_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_MEMTYPE_OVERRIDE_INIT_ENUM                     PASSTHRU
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_MEMTYPE_OVERRIDE_PASSTHRU                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_MEMTYPE_OVERRIDE_NORMAL                        _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_MEMTYPE_OVERRIDE_SO_DEV                        _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_OVERRIDE_RANGE                    13:13
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_GPUSWR2_0_NORMAL_HUBID_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_GPU2_0
#define TSA_CONFIG_STATIC0_GPU2_0                       _MK_ADDR_CONST(0x405c)
#define TSA_CONFIG_STATIC0_GPU2_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_GPU2_0_SCR                   0
#define TSA_CONFIG_STATIC0_GPU2_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_GPU2_0_RESET_VAL                     _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_GPU2_0_RESET_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_GPU2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_GPU2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_GPU2_0_READ_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_GPU2_0_WRITE_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_GPU2_0_HUB_MASK_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_GPU2_0_HUB_MASK_FIELD                        _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_GPU2_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_GPU2_0_HUB_MASK_RANGE                        21:0
#define TSA_CONFIG_STATIC0_GPU2_0_HUB_MASK_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_GPU2_0_HUB_MASK_DEFAULT                      _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_GPU2_0_HUB_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_GPU2_0_HUB_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_GPU2_0_HUB_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_GPU2_0_HUB_MASK_INIT_ENUM                    ONEKB
#define TSA_CONFIG_STATIC0_GPU2_0_HUB_MASK_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_GPU2_0_HUB_MASK_ONEKB                        _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_GPU2_0_ERR_HANDLING_OVR_MODE_SHIFT                   _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_GPU2_0_ERR_HANDLING_OVR_MODE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_GPU2_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_GPU2_0_ERR_HANDLING_OVR_MODE_RANGE                   31:30
#define TSA_CONFIG_STATIC0_GPU2_0_ERR_HANDLING_OVR_MODE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_GPU2_0_ERR_HANDLING_OVR_MODE_DEFAULT                 _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_GPU2_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_GPU2_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_GPU2_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_GPU2_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                       MODE2
#define TSA_CONFIG_STATIC0_GPU2_0_ERR_HANDLING_OVR_MODE_MODE0                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_GPU2_0_ERR_HANDLING_OVR_MODE_MODE1                   _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_GPU2_0_ERR_HANDLING_OVR_MODE_MODE2                   _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_GPU2_0
#define TSA_CONFIG_STATIC1_GPU2_0                       _MK_ADDR_CONST(0x4060)
#define TSA_CONFIG_STATIC1_GPU2_0_SECURE                        0x0
#define TSA_CONFIG_STATIC1_GPU2_0_SCR                   0
#define TSA_CONFIG_STATIC1_GPU2_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC1_GPU2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU2_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_GPU2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU2_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_GPU2_0_WRITE_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_GPU2_0_RCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_GPU2_0_RCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_GPU2_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_GPU2_0_RCLK_OVERRIDE_RANGE                   0:0
#define TSA_CONFIG_STATIC1_GPU2_0_RCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_GPU2_0_RCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU2_0_RCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_GPU2_0_RCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU2_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU2_0_RCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_GPU2_0_RCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_GPU2_0_RCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_GPU2_0_WCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_GPU2_0_WCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_GPU2_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_GPU2_0_WCLK_OVERRIDE_RANGE                   1:1
#define TSA_CONFIG_STATIC1_GPU2_0_WCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_GPU2_0_WCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU2_0_WCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_GPU2_0_WCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU2_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU2_0_WCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_GPU2_0_WCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_GPU2_0_WCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVERRIDE_RANGE                   2:2
#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVR_MODE_SHIFT                   _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVR_MODE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVR_MODE_RANGE                   3:3
#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVR_MODE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVR_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVR_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVR_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVR_MODE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVR_MODE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_GPU2_0_CCLK_OVR_MODE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_INTERNAL_APB_ARB_0
#define TSA_CONFIG_INTERNAL_APB_ARB_0                   _MK_ADDR_CONST(0x4064)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_SECURE                    0x0
#define TSA_CONFIG_INTERNAL_APB_ARB_0_SCR                       0
#define TSA_CONFIG_INTERNAL_APB_ARB_0_WORD_COUNT                        0x1
#define TSA_CONFIG_INTERNAL_APB_ARB_0_RESET_VAL                         _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_RESET_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_READ_MASK                         _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_WRITE_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_WR_WEIGHT_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_WR_WEIGHT_FIELD                   _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_APB_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_WR_WEIGHT_RANGE                   4:0
#define TSA_CONFIG_INTERNAL_APB_ARB_0_WR_WEIGHT_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_APB_ARB_0_WR_WEIGHT_DEFAULT                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_WR_WEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_WR_WEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_APB_ARB_0_RD_WEIGHT_SHIFT                   _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_RD_WEIGHT_FIELD                   _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_APB_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_RD_WEIGHT_RANGE                   12:8
#define TSA_CONFIG_INTERNAL_APB_ARB_0_RD_WEIGHT_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_APB_ARB_0_RD_WEIGHT_DEFAULT                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_RD_WEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_RD_WEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_APB_ARB_0_WEIGHT_OVR_MODE_SHIFT                     _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_WEIGHT_OVR_MODE_FIELD                     _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_APB_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_WEIGHT_OVR_MODE_RANGE                     17:16
#define TSA_CONFIG_INTERNAL_APB_ARB_0_WEIGHT_OVR_MODE_WOFFSET                   0x0
#define TSA_CONFIG_INTERNAL_APB_ARB_0_WEIGHT_OVR_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_APB_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_DFD_ARB_0
#define TSA_CONFIG_INTERNAL_DFD_ARB_0                   _MK_ADDR_CONST(0x4068)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_SECURE                    0x0
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_SCR                       0
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_WORD_COUNT                        0x1
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_RESET_VAL                         _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_RESET_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_READ_MASK                         _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_WRITE_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_WR_WEIGHT_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_WR_WEIGHT_FIELD                   _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_DFD_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_WR_WEIGHT_RANGE                   4:0
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_WR_WEIGHT_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_WR_WEIGHT_DEFAULT                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_WR_WEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_WR_WEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_DFD_ARB_0_RD_WEIGHT_SHIFT                   _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_RD_WEIGHT_FIELD                   _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_DFD_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_RD_WEIGHT_RANGE                   12:8
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_RD_WEIGHT_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_RD_WEIGHT_DEFAULT                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_RD_WEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_RD_WEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_DFD_ARB_0_WEIGHT_OVR_MODE_SHIFT                     _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_WEIGHT_OVR_MODE_FIELD                     _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_DFD_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_WEIGHT_OVR_MODE_RANGE                     17:16
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_WEIGHT_OVR_MODE_WOFFSET                   0x0
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_WEIGHT_OVR_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_DFD_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0                       _MK_ADDR_CONST(0x406c)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_SECURE                        0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_SCR                   0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_WORD_COUNT                    0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_RESET_VAL                     _MK_MASK_CONST(0x20101)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_RESET_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_READ_MASK                     _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_WRITE_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_WR_WEIGHT_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_WR_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_WR_WEIGHT_RANGE                       4:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_WR_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_WR_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_WR_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_WR_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_RD_WEIGHT_SHIFT                       _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_RD_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_RD_WEIGHT_RANGE                       12:8
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_RD_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_RD_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_RD_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_RD_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_RANGE                 17:16
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 16496 [0x4070]

// Reserved address 16500 [0x4074]

// Reserved address 16504 [0x4078]

// Reserved address 16508 [0x407c]

// Reserved address 16512 [0x4080]

// Reserved address 16516 [0x4084]

// Reserved address 16520 [0x4088]

// Reserved address 16524 [0x408c]

// Reserved address 16528 [0x4090]

// Reserved address 16532 [0x4094]

// Reserved address 16536 [0x4098]

// Reserved address 16540 [0x409c]

// Reserved address 16544 [0x40a0]

// Reserved address 16548 [0x40a4]

// Reserved address 16552 [0x40a8]

// Reserved address 16556 [0x40ac]

// Reserved address 16560 [0x40b0]

// Reserved address 16564 [0x40b4]

// Reserved address 16568 [0x40b8]

// Reserved address 16572 [0x40bc]

// Reserved address 16576 [0x40c0]

// Reserved address 16580 [0x40c4]

// Reserved address 16584 [0x40c8]

// Reserved address 16588 [0x40cc]

// Reserved address 16592 [0x40d0]

// Reserved address 16596 [0x40d4]

// Reserved address 16600 [0x40d8]

// Reserved address 16604 [0x40dc]

// Reserved address 16608 [0x40e0]

// Reserved address 16612 [0x40e4]

// Reserved address 16616 [0x40e8]

// Reserved address 16620 [0x40ec]

// Reserved address 16624 [0x40f0]

// Reserved address 16628 [0x40f4]

// Reserved address 16632 [0x40f8]

// Reserved address 16636 [0x40fc]

// Reserved address 16640 [0x4100]

// Reserved address 16644 [0x4104]

// Reserved address 16648 [0x4108]

// Reserved address 16652 [0x410c]

// Reserved address 16656 [0x4110]

// Reserved address 16660 [0x4114]

// Reserved address 16664 [0x4118]

// Reserved address 16668 [0x411c]

// Reserved address 16672 [0x4120]

// Reserved address 16676 [0x4124]

// Reserved address 16680 [0x4128]

// Reserved address 16684 [0x412c]

// Reserved address 16688 [0x4130]

// Reserved address 16692 [0x4134]

// Reserved address 16696 [0x4138]

// Reserved address 16700 [0x413c]

// Reserved address 16704 [0x4140]

// Reserved address 16708 [0x4144]

// Reserved address 16712 [0x4148]

// Reserved address 16716 [0x414c]

// Reserved address 16720 [0x4150]

// Reserved address 16724 [0x4154]

// Reserved address 16728 [0x4158]

// Reserved address 16732 [0x415c]

// Reserved address 16736 [0x4160]

// Reserved address 16740 [0x4164]

// Reserved address 16744 [0x4168]

// Reserved address 16748 [0x416c]

// Reserved address 16752 [0x4170]

// Reserved address 16756 [0x4174]

// Reserved address 16760 [0x4178]

// Reserved address 16764 [0x417c]

// Reserved address 16768 [0x4180]

// Reserved address 16772 [0x4184]

// Reserved address 16776 [0x4188]

// Reserved address 16780 [0x418c]

// Reserved address 16784 [0x4190]

// Reserved address 16788 [0x4194]

// Reserved address 16792 [0x4198]

// Reserved address 16796 [0x419c]

// Reserved address 16800 [0x41a0]

// Reserved address 16804 [0x41a4]

// Reserved address 16808 [0x41a8]

// Reserved address 16812 [0x41ac]

// Reserved address 16816 [0x41b0]

// Reserved address 16820 [0x41b4]

// Reserved address 16824 [0x41b8]

// Reserved address 16828 [0x41bc]

// Reserved address 16832 [0x41c0]

// Reserved address 16836 [0x41c4]

// Reserved address 16840 [0x41c8]

// Reserved address 16844 [0x41cc]

// Reserved address 16848 [0x41d0]

// Reserved address 16852 [0x41d4]

// Reserved address 16856 [0x41d8]

// Reserved address 16860 [0x41dc]

// Reserved address 16864 [0x41e0]

// Reserved address 16868 [0x41e4]

// Reserved address 16872 [0x41e8]

// Reserved address 16876 [0x41ec]

// Reserved address 16880 [0x41f0]

// Reserved address 16884 [0x41f4]

// Reserved address 16888 [0x41f8]

// Reserved address 16892 [0x41fc]

// Reserved address 16896 [0x4200]

// Reserved address 16900 [0x4204]

// Reserved address 16904 [0x4208]

// Reserved address 16908 [0x420c]

// Reserved address 16912 [0x4210]

// Reserved address 16916 [0x4214]

// Reserved address 16920 [0x4218]

// Reserved address 16924 [0x421c]

// Reserved address 16928 [0x4220]

// Reserved address 16932 [0x4224]

// Reserved address 16936 [0x4228]

// Reserved address 16940 [0x422c]

// Reserved address 16944 [0x4230]

// Reserved address 16948 [0x4234]

// Reserved address 16952 [0x4238]

// Reserved address 16956 [0x423c]

// Reserved address 16960 [0x4240]

// Reserved address 16964 [0x4244]

// Reserved address 16968 [0x4248]

// Reserved address 16972 [0x424c]

// Reserved address 16976 [0x4250]

// Reserved address 16980 [0x4254]

// Reserved address 16984 [0x4258]

// Reserved address 16988 [0x425c]

// Reserved address 16992 [0x4260]

// Reserved address 16996 [0x4264]

// Reserved address 17000 [0x4268]

// Reserved address 17004 [0x426c]

// Reserved address 17008 [0x4270]

// Reserved address 17012 [0x4274]

// Reserved address 17016 [0x4278]

// Reserved address 17020 [0x427c]

// Reserved address 17024 [0x4280]

// Reserved address 17028 [0x4284]

// Reserved address 17032 [0x4288]

// Reserved address 17036 [0x428c]

// Reserved address 17040 [0x4290]

// Reserved address 17044 [0x4294]

// Reserved address 17048 [0x4298]

// Reserved address 17052 [0x429c]

// Reserved address 17056 [0x42a0]

// Reserved address 17060 [0x42a4]

// Reserved address 17064 [0x42a8]

// Reserved address 17068 [0x42ac]

// Reserved address 17072 [0x42b0]

// Reserved address 17076 [0x42b4]

// Reserved address 17080 [0x42b8]

// Reserved address 17084 [0x42bc]

// Reserved address 17088 [0x42c0]

// Reserved address 17092 [0x42c4]

// Reserved address 17096 [0x42c8]

// Reserved address 17100 [0x42cc]

// Reserved address 17104 [0x42d0]

// Reserved address 17108 [0x42d4]

// Reserved address 17112 [0x42d8]

// Reserved address 17116 [0x42dc]

// Reserved address 17120 [0x42e0]

// Reserved address 17124 [0x42e4]

// Reserved address 17128 [0x42e8]

// Reserved address 17132 [0x42ec]

// Reserved address 17136 [0x42f0]

// Reserved address 17140 [0x42f4]

// Reserved address 17144 [0x42f8]

// Reserved address 17148 [0x42fc]

// Reserved address 17152 [0x4300]

// Reserved address 17156 [0x4304]

// Reserved address 17160 [0x4308]

// Reserved address 17164 [0x430c]

// Reserved address 17168 [0x4310]

// Reserved address 17172 [0x4314]

// Reserved address 17176 [0x4318]

// Reserved address 17180 [0x431c]

// Reserved address 17184 [0x4320]

// Reserved address 17188 [0x4324]

// Reserved address 17192 [0x4328]

// Reserved address 17196 [0x432c]

// Reserved address 17200 [0x4330]

// Reserved address 17204 [0x4334]

// Reserved address 17208 [0x4338]

// Reserved address 17212 [0x433c]

// Reserved address 17216 [0x4340]

// Reserved address 17220 [0x4344]

// Reserved address 17224 [0x4348]

// Reserved address 17228 [0x434c]

// Reserved address 17232 [0x4350]

// Reserved address 17236 [0x4354]

// Reserved address 17240 [0x4358]

// Reserved address 17244 [0x435c]

// Reserved address 17248 [0x4360]

// Reserved address 17252 [0x4364]

// Reserved address 17256 [0x4368]

// Reserved address 17260 [0x436c]

// Reserved address 17264 [0x4370]

// Reserved address 17268 [0x4374]

// Reserved address 17272 [0x4378]

// Reserved address 17276 [0x437c]

// Reserved address 17280 [0x4380]

// Reserved address 17284 [0x4384]

// Reserved address 17288 [0x4388]

// Reserved address 17292 [0x438c]

// Reserved address 17296 [0x4390]

// Reserved address 17300 [0x4394]

// Reserved address 17304 [0x4398]

// Reserved address 17308 [0x439c]

// Reserved address 17312 [0x43a0]

// Reserved address 17316 [0x43a4]

// Reserved address 17320 [0x43a8]

// Reserved address 17324 [0x43ac]

// Reserved address 17328 [0x43b0]

// Reserved address 17332 [0x43b4]

// Reserved address 17336 [0x43b8]

// Reserved address 17340 [0x43bc]

// Reserved address 17344 [0x43c0]

// Reserved address 17348 [0x43c4]

// Reserved address 17352 [0x43c8]

// Reserved address 17356 [0x43cc]

// Reserved address 17360 [0x43d0]

// Reserved address 17364 [0x43d4]

// Reserved address 17368 [0x43d8]

// Reserved address 17372 [0x43dc]

// Reserved address 17376 [0x43e0]

// Reserved address 17380 [0x43e4]

// Reserved address 17384 [0x43e8]

// Reserved address 17388 [0x43ec]

// Reserved address 17392 [0x43f0]

// Reserved address 17396 [0x43f4]

// Reserved address 17400 [0x43f8]

// Reserved address 17404 [0x43fc]

// Reserved address 17408 [0x4400]

// Reserved address 17412 [0x4404]

// Reserved address 17416 [0x4408]

// Reserved address 17420 [0x440c]

// Reserved address 17424 [0x4410]

// Reserved address 17428 [0x4414]

// Reserved address 17432 [0x4418]

// Reserved address 17436 [0x441c]

// Reserved address 17440 [0x4420]

// Reserved address 17444 [0x4424]

// Reserved address 17448 [0x4428]

// Reserved address 17452 [0x442c]

// Reserved address 17456 [0x4430]

// Reserved address 17460 [0x4434]

// Reserved address 17464 [0x4438]

// Reserved address 17468 [0x443c]

// Reserved address 17472 [0x4440]

// Reserved address 17476 [0x4444]

// Reserved address 17480 [0x4448]

// Reserved address 17484 [0x444c]

// Reserved address 17488 [0x4450]

// Reserved address 17492 [0x4454]

// Reserved address 17496 [0x4458]

// Reserved address 17500 [0x445c]

// Reserved address 17504 [0x4460]

// Reserved address 17508 [0x4464]

// Reserved address 17512 [0x4468]

// Reserved address 17516 [0x446c]

// Reserved address 17520 [0x4470]

// Reserved address 17524 [0x4474]

// Reserved address 17528 [0x4478]

// Reserved address 17532 [0x447c]

// Reserved address 17536 [0x4480]

// Reserved address 17540 [0x4484]

// Reserved address 17544 [0x4488]

// Reserved address 17548 [0x448c]

// Reserved address 17552 [0x4490]

// Reserved address 17556 [0x4494]

// Reserved address 17560 [0x4498]

// Reserved address 17564 [0x449c]

// Reserved address 17568 [0x44a0]

// Reserved address 17572 [0x44a4]

// Reserved address 17576 [0x44a8]

// Reserved address 17580 [0x44ac]

// Reserved address 17584 [0x44b0]

// Reserved address 17588 [0x44b4]

// Reserved address 17592 [0x44b8]

// Reserved address 17596 [0x44bc]

// Reserved address 17600 [0x44c0]

// Reserved address 17604 [0x44c4]

// Reserved address 17608 [0x44c8]

// Reserved address 17612 [0x44cc]

// Reserved address 17616 [0x44d0]

// Reserved address 17620 [0x44d4]

// Reserved address 17624 [0x44d8]

// Reserved address 17628 [0x44dc]

// Reserved address 17632 [0x44e0]

// Reserved address 17636 [0x44e4]

// Reserved address 17640 [0x44e8]

// Reserved address 17644 [0x44ec]

// Reserved address 17648 [0x44f0]

// Reserved address 17652 [0x44f4]

// Reserved address 17656 [0x44f8]

// Reserved address 17660 [0x44fc]

// Reserved address 17664 [0x4500]

// Reserved address 17668 [0x4504]

// Reserved address 17672 [0x4508]

// Reserved address 17676 [0x450c]

// Reserved address 17680 [0x4510]

// Reserved address 17684 [0x4514]

// Reserved address 17688 [0x4518]

// Reserved address 17692 [0x451c]

// Reserved address 17696 [0x4520]

// Reserved address 17700 [0x4524]

// Reserved address 17704 [0x4528]

// Reserved address 17708 [0x452c]

// Reserved address 17712 [0x4530]

// Reserved address 17716 [0x4534]

// Reserved address 17720 [0x4538]

// Reserved address 17724 [0x453c]

// Reserved address 17728 [0x4540]

// Reserved address 17732 [0x4544]

// Reserved address 17736 [0x4548]

// Reserved address 17740 [0x454c]

// Reserved address 17744 [0x4550]

// Reserved address 17748 [0x4554]

// Reserved address 17752 [0x4558]

// Reserved address 17756 [0x455c]

// Reserved address 17760 [0x4560]

// Reserved address 17764 [0x4564]

// Reserved address 17768 [0x4568]

// Reserved address 17772 [0x456c]

// Reserved address 17776 [0x4570]

// Reserved address 17780 [0x4574]

// Reserved address 17784 [0x4578]

// Reserved address 17788 [0x457c]

// Reserved address 17792 [0x4580]

// Reserved address 17796 [0x4584]

// Reserved address 17800 [0x4588]

// Reserved address 17804 [0x458c]

// Reserved address 17808 [0x4590]

// Reserved address 17812 [0x4594]

// Reserved address 17816 [0x4598]

// Reserved address 17820 [0x459c]

// Reserved address 17824 [0x45a0]

// Reserved address 17828 [0x45a4]

// Reserved address 17832 [0x45a8]

// Reserved address 17836 [0x45ac]

// Reserved address 17840 [0x45b0]

// Reserved address 17844 [0x45b4]

// Reserved address 17848 [0x45b8]

// Reserved address 17852 [0x45bc]

// Reserved address 17856 [0x45c0]

// Reserved address 17860 [0x45c4]

// Reserved address 17864 [0x45c8]

// Reserved address 17868 [0x45cc]

// Reserved address 17872 [0x45d0]

// Reserved address 17876 [0x45d4]

// Reserved address 17880 [0x45d8]

// Reserved address 17884 [0x45dc]

// Reserved address 17888 [0x45e0]

// Reserved address 17892 [0x45e4]

// Reserved address 17896 [0x45e8]

// Reserved address 17900 [0x45ec]

// Reserved address 17904 [0x45f0]

// Reserved address 17908 [0x45f4]

// Reserved address 17912 [0x45f8]

// Reserved address 17916 [0x45fc]

// Reserved address 17920 [0x4600]

// Reserved address 17924 [0x4604]

// Reserved address 17928 [0x4608]

// Reserved address 17932 [0x460c]

// Reserved address 17936 [0x4610]

// Reserved address 17940 [0x4614]

// Reserved address 17944 [0x4618]

// Reserved address 17948 [0x461c]

// Reserved address 17952 [0x4620]

// Reserved address 17956 [0x4624]

// Reserved address 17960 [0x4628]

// Reserved address 17964 [0x462c]

// Reserved address 17968 [0x4630]

// Reserved address 17972 [0x4634]

// Reserved address 17976 [0x4638]

// Reserved address 17980 [0x463c]

// Reserved address 17984 [0x4640]

// Reserved address 17988 [0x4644]

// Reserved address 17992 [0x4648]

// Reserved address 17996 [0x464c]

// Reserved address 18000 [0x4650]

// Reserved address 18004 [0x4654]

// Reserved address 18008 [0x4658]

// Reserved address 18012 [0x465c]

// Reserved address 18016 [0x4660]

// Reserved address 18020 [0x4664]

// Reserved address 18024 [0x4668]

// Reserved address 18028 [0x466c]

// Reserved address 18032 [0x4670]

// Reserved address 18036 [0x4674]

// Reserved address 18040 [0x4678]

// Reserved address 18044 [0x467c]

// Reserved address 18048 [0x4680]

// Reserved address 18052 [0x4684]

// Reserved address 18056 [0x4688]

// Reserved address 18060 [0x468c]

// Reserved address 18064 [0x4690]

// Reserved address 18068 [0x4694]

// Reserved address 18072 [0x4698]

// Reserved address 18076 [0x469c]

// Reserved address 18080 [0x46a0]

// Reserved address 18084 [0x46a4]

// Reserved address 18088 [0x46a8]

// Reserved address 18092 [0x46ac]

// Reserved address 18096 [0x46b0]

// Reserved address 18100 [0x46b4]

// Reserved address 18104 [0x46b8]

// Reserved address 18108 [0x46bc]

// Reserved address 18112 [0x46c0]

// Reserved address 18116 [0x46c4]

// Reserved address 18120 [0x46c8]

// Reserved address 18124 [0x46cc]

// Reserved address 18128 [0x46d0]

// Reserved address 18132 [0x46d4]

// Reserved address 18136 [0x46d8]

// Reserved address 18140 [0x46dc]

// Reserved address 18144 [0x46e0]

// Reserved address 18148 [0x46e4]

// Reserved address 18152 [0x46e8]

// Reserved address 18156 [0x46ec]

// Reserved address 18160 [0x46f0]

// Reserved address 18164 [0x46f4]

// Reserved address 18168 [0x46f8]

// Reserved address 18172 [0x46fc]

// Reserved address 18176 [0x4700]

// Reserved address 18180 [0x4704]

// Reserved address 18184 [0x4708]

// Reserved address 18188 [0x470c]

// Reserved address 18192 [0x4710]

// Reserved address 18196 [0x4714]

// Reserved address 18200 [0x4718]

// Reserved address 18204 [0x471c]

// Reserved address 18208 [0x4720]

// Reserved address 18212 [0x4724]

// Reserved address 18216 [0x4728]

// Reserved address 18220 [0x472c]

// Reserved address 18224 [0x4730]

// Reserved address 18228 [0x4734]

// Reserved address 18232 [0x4738]

// Reserved address 18236 [0x473c]

// Reserved address 18240 [0x4740]

// Reserved address 18244 [0x4744]

// Reserved address 18248 [0x4748]

// Reserved address 18252 [0x474c]

// Reserved address 18256 [0x4750]

// Reserved address 18260 [0x4754]

// Reserved address 18264 [0x4758]

// Reserved address 18268 [0x475c]

// Reserved address 18272 [0x4760]

// Reserved address 18276 [0x4764]

// Reserved address 18280 [0x4768]

// Reserved address 18284 [0x476c]

// Reserved address 18288 [0x4770]

// Reserved address 18292 [0x4774]

// Reserved address 18296 [0x4778]

// Reserved address 18300 [0x477c]

// Reserved address 18304 [0x4780]

// Reserved address 18308 [0x4784]

// Reserved address 18312 [0x4788]

// Reserved address 18316 [0x478c]

// Reserved address 18320 [0x4790]

// Reserved address 18324 [0x4794]

// Reserved address 18328 [0x4798]

// Reserved address 18332 [0x479c]

// Reserved address 18336 [0x47a0]

// Reserved address 18340 [0x47a4]

// Reserved address 18344 [0x47a8]

// Reserved address 18348 [0x47ac]

// Reserved address 18352 [0x47b0]

// Reserved address 18356 [0x47b4]

// Reserved address 18360 [0x47b8]

// Reserved address 18364 [0x47bc]

// Reserved address 18368 [0x47c0]

// Reserved address 18372 [0x47c4]

// Reserved address 18376 [0x47c8]

// Reserved address 18380 [0x47cc]

// Reserved address 18384 [0x47d0]

// Reserved address 18388 [0x47d4]

// Reserved address 18392 [0x47d8]

// Reserved address 18396 [0x47dc]

// Reserved address 18400 [0x47e0]

// Reserved address 18404 [0x47e4]

// Reserved address 18408 [0x47e8]

// Reserved address 18412 [0x47ec]

// Reserved address 18416 [0x47f0]

// Reserved address 18420 [0x47f4]

// Reserved address 18424 [0x47f8]

// Reserved address 18428 [0x47fc]

// Reserved address 18432 [0x4800]

// Reserved address 18436 [0x4804]

// Reserved address 18440 [0x4808]

// Reserved address 18444 [0x480c]

// Reserved address 18448 [0x4810]

// Reserved address 18452 [0x4814]

// Reserved address 18456 [0x4818]

// Reserved address 18460 [0x481c]

// Reserved address 18464 [0x4820]

// Reserved address 18468 [0x4824]

// Reserved address 18472 [0x4828]

// Reserved address 18476 [0x482c]

// Reserved address 18480 [0x4830]

// Reserved address 18484 [0x4834]

// Reserved address 18488 [0x4838]

// Reserved address 18492 [0x483c]

// Reserved address 18496 [0x4840]

// Reserved address 18500 [0x4844]

// Reserved address 18504 [0x4848]

// Reserved address 18508 [0x484c]

// Reserved address 18512 [0x4850]

// Reserved address 18516 [0x4854]

// Reserved address 18520 [0x4858]

// Reserved address 18524 [0x485c]

// Reserved address 18528 [0x4860]

// Reserved address 18532 [0x4864]

// Reserved address 18536 [0x4868]

// Reserved address 18540 [0x486c]

// Reserved address 18544 [0x4870]

// Reserved address 18548 [0x4874]

// Reserved address 18552 [0x4878]

// Reserved address 18556 [0x487c]

// Reserved address 18560 [0x4880]

// Reserved address 18564 [0x4884]

// Reserved address 18568 [0x4888]

// Reserved address 18572 [0x488c]

// Reserved address 18576 [0x4890]

// Reserved address 18580 [0x4894]

// Reserved address 18584 [0x4898]

// Reserved address 18588 [0x489c]

// Reserved address 18592 [0x48a0]

// Reserved address 18596 [0x48a4]

// Reserved address 18600 [0x48a8]

// Reserved address 18604 [0x48ac]

// Reserved address 18608 [0x48b0]

// Reserved address 18612 [0x48b4]

// Reserved address 18616 [0x48b8]

// Reserved address 18620 [0x48bc]

// Reserved address 18624 [0x48c0]

// Reserved address 18628 [0x48c4]

// Reserved address 18632 [0x48c8]

// Reserved address 18636 [0x48cc]

// Reserved address 18640 [0x48d0]

// Reserved address 18644 [0x48d4]

// Reserved address 18648 [0x48d8]

// Reserved address 18652 [0x48dc]

// Reserved address 18656 [0x48e0]

// Reserved address 18660 [0x48e4]

// Reserved address 18664 [0x48e8]

// Reserved address 18668 [0x48ec]

// Reserved address 18672 [0x48f0]

// Reserved address 18676 [0x48f4]

// Reserved address 18680 [0x48f8]

// Reserved address 18684 [0x48fc]

// Reserved address 18688 [0x4900]

// Reserved address 18692 [0x4904]

// Reserved address 18696 [0x4908]

// Reserved address 18700 [0x490c]

// Reserved address 18704 [0x4910]

// Reserved address 18708 [0x4914]

// Reserved address 18712 [0x4918]

// Reserved address 18716 [0x491c]

// Reserved address 18720 [0x4920]

// Reserved address 18724 [0x4924]

// Reserved address 18728 [0x4928]

// Reserved address 18732 [0x492c]

// Reserved address 18736 [0x4930]

// Reserved address 18740 [0x4934]

// Reserved address 18744 [0x4938]

// Reserved address 18748 [0x493c]

// Reserved address 18752 [0x4940]

// Reserved address 18756 [0x4944]

// Reserved address 18760 [0x4948]

// Reserved address 18764 [0x494c]

// Reserved address 18768 [0x4950]

// Reserved address 18772 [0x4954]

// Reserved address 18776 [0x4958]

// Reserved address 18780 [0x495c]

// Reserved address 18784 [0x4960]

// Reserved address 18788 [0x4964]

// Reserved address 18792 [0x4968]

// Reserved address 18796 [0x496c]

// Reserved address 18800 [0x4970]

// Reserved address 18804 [0x4974]

// Reserved address 18808 [0x4978]

// Reserved address 18812 [0x497c]

// Reserved address 18816 [0x4980]

// Reserved address 18820 [0x4984]

// Reserved address 18824 [0x4988]

// Reserved address 18828 [0x498c]

// Reserved address 18832 [0x4990]

// Reserved address 18836 [0x4994]

// Reserved address 18840 [0x4998]

// Reserved address 18844 [0x499c]

// Reserved address 18848 [0x49a0]

// Reserved address 18852 [0x49a4]

// Reserved address 18856 [0x49a8]

// Reserved address 18860 [0x49ac]

// Reserved address 18864 [0x49b0]

// Reserved address 18868 [0x49b4]

// Reserved address 18872 [0x49b8]

// Reserved address 18876 [0x49bc]

// Reserved address 18880 [0x49c0]

// Reserved address 18884 [0x49c4]

// Reserved address 18888 [0x49c8]

// Reserved address 18892 [0x49cc]

// Reserved address 18896 [0x49d0]

// Reserved address 18900 [0x49d4]

// Reserved address 18904 [0x49d8]

// Reserved address 18908 [0x49dc]

// Reserved address 18912 [0x49e0]

// Reserved address 18916 [0x49e4]

// Reserved address 18920 [0x49e8]

// Reserved address 18924 [0x49ec]

// Reserved address 18928 [0x49f0]

// Reserved address 18932 [0x49f4]

// Reserved address 18936 [0x49f8]

// Reserved address 18940 [0x49fc]

// Reserved address 18944 [0x4a00]

// Reserved address 18948 [0x4a04]

// Reserved address 18952 [0x4a08]

// Reserved address 18956 [0x4a0c]

// Reserved address 18960 [0x4a10]

// Reserved address 18964 [0x4a14]

// Reserved address 18968 [0x4a18]

// Reserved address 18972 [0x4a1c]

// Reserved address 18976 [0x4a20]

// Reserved address 18980 [0x4a24]

// Reserved address 18984 [0x4a28]

// Reserved address 18988 [0x4a2c]

// Reserved address 18992 [0x4a30]

// Reserved address 18996 [0x4a34]

// Reserved address 19000 [0x4a38]

// Reserved address 19004 [0x4a3c]

// Reserved address 19008 [0x4a40]

// Reserved address 19012 [0x4a44]

// Reserved address 19016 [0x4a48]

// Reserved address 19020 [0x4a4c]

// Reserved address 19024 [0x4a50]

// Reserved address 19028 [0x4a54]

// Reserved address 19032 [0x4a58]

// Reserved address 19036 [0x4a5c]

// Reserved address 19040 [0x4a60]

// Reserved address 19044 [0x4a64]

// Reserved address 19048 [0x4a68]

// Reserved address 19052 [0x4a6c]

// Reserved address 19056 [0x4a70]

// Reserved address 19060 [0x4a74]

// Reserved address 19064 [0x4a78]

// Reserved address 19068 [0x4a7c]

// Reserved address 19072 [0x4a80]

// Reserved address 19076 [0x4a84]

// Reserved address 19080 [0x4a88]

// Reserved address 19084 [0x4a8c]

// Reserved address 19088 [0x4a90]

// Reserved address 19092 [0x4a94]

// Reserved address 19096 [0x4a98]

// Reserved address 19100 [0x4a9c]

// Reserved address 19104 [0x4aa0]

// Reserved address 19108 [0x4aa4]

// Reserved address 19112 [0x4aa8]

// Reserved address 19116 [0x4aac]

// Reserved address 19120 [0x4ab0]

// Reserved address 19124 [0x4ab4]

// Reserved address 19128 [0x4ab8]

// Reserved address 19132 [0x4abc]

// Reserved address 19136 [0x4ac0]

// Reserved address 19140 [0x4ac4]

// Reserved address 19144 [0x4ac8]

// Reserved address 19148 [0x4acc]

// Reserved address 19152 [0x4ad0]

// Reserved address 19156 [0x4ad4]

// Reserved address 19160 [0x4ad8]

// Reserved address 19164 [0x4adc]

// Reserved address 19168 [0x4ae0]

// Reserved address 19172 [0x4ae4]

// Reserved address 19176 [0x4ae8]

// Reserved address 19180 [0x4aec]

// Reserved address 19184 [0x4af0]

// Reserved address 19188 [0x4af4]

// Reserved address 19192 [0x4af8]

// Reserved address 19196 [0x4afc]

// Reserved address 19200 [0x4b00]

// Reserved address 19204 [0x4b04]

// Reserved address 19208 [0x4b08]

// Reserved address 19212 [0x4b0c]

// Reserved address 19216 [0x4b10]

// Reserved address 19220 [0x4b14]

// Reserved address 19224 [0x4b18]

// Reserved address 19228 [0x4b1c]

// Reserved address 19232 [0x4b20]

// Reserved address 19236 [0x4b24]

// Reserved address 19240 [0x4b28]

// Reserved address 19244 [0x4b2c]

// Reserved address 19248 [0x4b30]

// Reserved address 19252 [0x4b34]

// Reserved address 19256 [0x4b38]

// Reserved address 19260 [0x4b3c]

// Reserved address 19264 [0x4b40]

// Reserved address 19268 [0x4b44]

// Reserved address 19272 [0x4b48]

// Reserved address 19276 [0x4b4c]

// Reserved address 19280 [0x4b50]

// Reserved address 19284 [0x4b54]

// Reserved address 19288 [0x4b58]

// Reserved address 19292 [0x4b5c]

// Reserved address 19296 [0x4b60]

// Reserved address 19300 [0x4b64]

// Reserved address 19304 [0x4b68]

// Reserved address 19308 [0x4b6c]

// Reserved address 19312 [0x4b70]

// Reserved address 19316 [0x4b74]

// Reserved address 19320 [0x4b78]

// Reserved address 19324 [0x4b7c]

// Reserved address 19328 [0x4b80]

// Reserved address 19332 [0x4b84]

// Reserved address 19336 [0x4b88]

// Reserved address 19340 [0x4b8c]

// Reserved address 19344 [0x4b90]

// Reserved address 19348 [0x4b94]

// Reserved address 19352 [0x4b98]

// Reserved address 19356 [0x4b9c]

// Reserved address 19360 [0x4ba0]

// Reserved address 19364 [0x4ba4]

// Reserved address 19368 [0x4ba8]

// Reserved address 19372 [0x4bac]

// Reserved address 19376 [0x4bb0]

// Reserved address 19380 [0x4bb4]

// Reserved address 19384 [0x4bb8]

// Reserved address 19388 [0x4bbc]

// Reserved address 19392 [0x4bc0]

// Reserved address 19396 [0x4bc4]

// Reserved address 19400 [0x4bc8]

// Reserved address 19404 [0x4bcc]

// Reserved address 19408 [0x4bd0]

// Reserved address 19412 [0x4bd4]

// Reserved address 19416 [0x4bd8]

// Reserved address 19420 [0x4bdc]

// Reserved address 19424 [0x4be0]

// Reserved address 19428 [0x4be4]

// Reserved address 19432 [0x4be8]

// Reserved address 19436 [0x4bec]

// Reserved address 19440 [0x4bf0]

// Reserved address 19444 [0x4bf4]

// Reserved address 19448 [0x4bf8]

// Reserved address 19452 [0x4bfc]

// Reserved address 19456 [0x4c00]

// Reserved address 19460 [0x4c04]

// Reserved address 19464 [0x4c08]

// Reserved address 19468 [0x4c0c]

// Reserved address 19472 [0x4c10]

// Reserved address 19476 [0x4c14]

// Reserved address 19480 [0x4c18]

// Reserved address 19484 [0x4c1c]

// Reserved address 19488 [0x4c20]

// Reserved address 19492 [0x4c24]

// Reserved address 19496 [0x4c28]

// Reserved address 19500 [0x4c2c]

// Reserved address 19504 [0x4c30]

// Reserved address 19508 [0x4c34]

// Reserved address 19512 [0x4c38]

// Reserved address 19516 [0x4c3c]

// Reserved address 19520 [0x4c40]

// Reserved address 19524 [0x4c44]

// Reserved address 19528 [0x4c48]

// Reserved address 19532 [0x4c4c]

// Reserved address 19536 [0x4c50]

// Reserved address 19540 [0x4c54]

// Reserved address 19544 [0x4c58]

// Reserved address 19548 [0x4c5c]

// Reserved address 19552 [0x4c60]

// Reserved address 19556 [0x4c64]

// Reserved address 19560 [0x4c68]

// Reserved address 19564 [0x4c6c]

// Reserved address 19568 [0x4c70]

// Reserved address 19572 [0x4c74]

// Reserved address 19576 [0x4c78]

// Reserved address 19580 [0x4c7c]

// Reserved address 19584 [0x4c80]

// Reserved address 19588 [0x4c84]

// Reserved address 19592 [0x4c88]

// Reserved address 19596 [0x4c8c]

// Reserved address 19600 [0x4c90]

// Reserved address 19604 [0x4c94]

// Reserved address 19608 [0x4c98]

// Reserved address 19612 [0x4c9c]

// Reserved address 19616 [0x4ca0]

// Reserved address 19620 [0x4ca4]

// Reserved address 19624 [0x4ca8]

// Reserved address 19628 [0x4cac]

// Reserved address 19632 [0x4cb0]

// Reserved address 19636 [0x4cb4]

// Reserved address 19640 [0x4cb8]

// Reserved address 19644 [0x4cbc]

// Reserved address 19648 [0x4cc0]

// Reserved address 19652 [0x4cc4]

// Reserved address 19656 [0x4cc8]

// Reserved address 19660 [0x4ccc]

// Reserved address 19664 [0x4cd0]

// Reserved address 19668 [0x4cd4]

// Reserved address 19672 [0x4cd8]

// Reserved address 19676 [0x4cdc]

// Reserved address 19680 [0x4ce0]

// Reserved address 19684 [0x4ce4]

// Reserved address 19688 [0x4ce8]

// Reserved address 19692 [0x4cec]

// Reserved address 19696 [0x4cf0]

// Reserved address 19700 [0x4cf4]

// Reserved address 19704 [0x4cf8]

// Reserved address 19708 [0x4cfc]

// Reserved address 19712 [0x4d00]

// Reserved address 19716 [0x4d04]

// Reserved address 19720 [0x4d08]

// Reserved address 19724 [0x4d0c]

// Reserved address 19728 [0x4d10]

// Reserved address 19732 [0x4d14]

// Reserved address 19736 [0x4d18]

// Reserved address 19740 [0x4d1c]

// Reserved address 19744 [0x4d20]

// Reserved address 19748 [0x4d24]

// Reserved address 19752 [0x4d28]

// Reserved address 19756 [0x4d2c]

// Reserved address 19760 [0x4d30]

// Reserved address 19764 [0x4d34]

// Reserved address 19768 [0x4d38]

// Reserved address 19772 [0x4d3c]

// Reserved address 19776 [0x4d40]

// Reserved address 19780 [0x4d44]

// Reserved address 19784 [0x4d48]

// Reserved address 19788 [0x4d4c]

// Reserved address 19792 [0x4d50]

// Reserved address 19796 [0x4d54]

// Reserved address 19800 [0x4d58]

// Reserved address 19804 [0x4d5c]

// Reserved address 19808 [0x4d60]

// Reserved address 19812 [0x4d64]

// Reserved address 19816 [0x4d68]

// Reserved address 19820 [0x4d6c]

// Reserved address 19824 [0x4d70]

// Reserved address 19828 [0x4d74]

// Reserved address 19832 [0x4d78]

// Reserved address 19836 [0x4d7c]

// Reserved address 19840 [0x4d80]

// Reserved address 19844 [0x4d84]

// Reserved address 19848 [0x4d88]

// Reserved address 19852 [0x4d8c]

// Reserved address 19856 [0x4d90]

// Reserved address 19860 [0x4d94]

// Reserved address 19864 [0x4d98]

// Reserved address 19868 [0x4d9c]

// Reserved address 19872 [0x4da0]

// Reserved address 19876 [0x4da4]

// Reserved address 19880 [0x4da8]

// Reserved address 19884 [0x4dac]

// Reserved address 19888 [0x4db0]

// Reserved address 19892 [0x4db4]

// Reserved address 19896 [0x4db8]

// Reserved address 19900 [0x4dbc]

// Reserved address 19904 [0x4dc0]

// Reserved address 19908 [0x4dc4]

// Reserved address 19912 [0x4dc8]

// Reserved address 19916 [0x4dcc]

// Reserved address 19920 [0x4dd0]

// Reserved address 19924 [0x4dd4]

// Reserved address 19928 [0x4dd8]

// Reserved address 19932 [0x4ddc]

// Reserved address 19936 [0x4de0]

// Reserved address 19940 [0x4de4]

// Reserved address 19944 [0x4de8]

// Reserved address 19948 [0x4dec]

// Reserved address 19952 [0x4df0]

// Reserved address 19956 [0x4df4]

// Reserved address 19960 [0x4df8]

// Reserved address 19964 [0x4dfc]

// Reserved address 19968 [0x4e00]

// Reserved address 19972 [0x4e04]

// Reserved address 19976 [0x4e08]

// Reserved address 19980 [0x4e0c]

// Reserved address 19984 [0x4e10]

// Reserved address 19988 [0x4e14]

// Reserved address 19992 [0x4e18]

// Reserved address 19996 [0x4e1c]

// Reserved address 20000 [0x4e20]

// Reserved address 20004 [0x4e24]

// Reserved address 20008 [0x4e28]

// Reserved address 20012 [0x4e2c]

// Reserved address 20016 [0x4e30]

// Reserved address 20020 [0x4e34]

// Reserved address 20024 [0x4e38]

// Reserved address 20028 [0x4e3c]

// Reserved address 20032 [0x4e40]

// Reserved address 20036 [0x4e44]

// Reserved address 20040 [0x4e48]

// Reserved address 20044 [0x4e4c]

// Reserved address 20048 [0x4e50]

// Reserved address 20052 [0x4e54]

// Reserved address 20056 [0x4e58]

// Reserved address 20060 [0x4e5c]

// Reserved address 20064 [0x4e60]

// Reserved address 20068 [0x4e64]

// Reserved address 20072 [0x4e68]

// Reserved address 20076 [0x4e6c]

// Reserved address 20080 [0x4e70]

// Reserved address 20084 [0x4e74]

// Reserved address 20088 [0x4e78]

// Reserved address 20092 [0x4e7c]

// Reserved address 20096 [0x4e80]

// Reserved address 20100 [0x4e84]

// Reserved address 20104 [0x4e88]

// Reserved address 20108 [0x4e8c]

// Reserved address 20112 [0x4e90]

// Reserved address 20116 [0x4e94]

// Reserved address 20120 [0x4e98]

// Reserved address 20124 [0x4e9c]

// Reserved address 20128 [0x4ea0]

// Reserved address 20132 [0x4ea4]

// Reserved address 20136 [0x4ea8]

// Reserved address 20140 [0x4eac]

// Reserved address 20144 [0x4eb0]

// Reserved address 20148 [0x4eb4]

// Reserved address 20152 [0x4eb8]

// Reserved address 20156 [0x4ebc]

// Reserved address 20160 [0x4ec0]

// Reserved address 20164 [0x4ec4]

// Reserved address 20168 [0x4ec8]

// Reserved address 20172 [0x4ecc]

// Reserved address 20176 [0x4ed0]

// Reserved address 20180 [0x4ed4]

// Reserved address 20184 [0x4ed8]

// Reserved address 20188 [0x4edc]

// Reserved address 20192 [0x4ee0]

// Reserved address 20196 [0x4ee4]

// Reserved address 20200 [0x4ee8]

// Reserved address 20204 [0x4eec]

// Reserved address 20208 [0x4ef0]

// Reserved address 20212 [0x4ef4]

// Reserved address 20216 [0x4ef8]

// Reserved address 20220 [0x4efc]

// Reserved address 20224 [0x4f00]

// Reserved address 20228 [0x4f04]

// Reserved address 20232 [0x4f08]

// Reserved address 20236 [0x4f0c]

// Reserved address 20240 [0x4f10]

// Reserved address 20244 [0x4f14]

// Reserved address 20248 [0x4f18]

// Reserved address 20252 [0x4f1c]

// Reserved address 20256 [0x4f20]

// Reserved address 20260 [0x4f24]

// Reserved address 20264 [0x4f28]

// Reserved address 20268 [0x4f2c]

// Reserved address 20272 [0x4f30]

// Reserved address 20276 [0x4f34]

// Reserved address 20280 [0x4f38]

// Reserved address 20284 [0x4f3c]

// Reserved address 20288 [0x4f40]

// Reserved address 20292 [0x4f44]

// Reserved address 20296 [0x4f48]

// Reserved address 20300 [0x4f4c]

// Reserved address 20304 [0x4f50]

// Reserved address 20308 [0x4f54]

// Reserved address 20312 [0x4f58]

// Reserved address 20316 [0x4f5c]

// Reserved address 20320 [0x4f60]

// Reserved address 20324 [0x4f64]

// Reserved address 20328 [0x4f68]

// Reserved address 20332 [0x4f6c]

// Reserved address 20336 [0x4f70]

// Reserved address 20340 [0x4f74]

// Reserved address 20344 [0x4f78]

// Reserved address 20348 [0x4f7c]

// Reserved address 20352 [0x4f80]

// Reserved address 20356 [0x4f84]

// Reserved address 20360 [0x4f88]

// Reserved address 20364 [0x4f8c]

// Reserved address 20368 [0x4f90]

// Reserved address 20372 [0x4f94]

// Reserved address 20376 [0x4f98]

// Reserved address 20380 [0x4f9c]

// Reserved address 20384 [0x4fa0]

// Reserved address 20388 [0x4fa4]

// Reserved address 20392 [0x4fa8]

// Reserved address 20396 [0x4fac]

// Reserved address 20400 [0x4fb0]

// Reserved address 20404 [0x4fb4]

// Reserved address 20408 [0x4fb8]

// Reserved address 20412 [0x4fbc]

// Reserved address 20416 [0x4fc0]

// Reserved address 20420 [0x4fc4]

// Reserved address 20424 [0x4fc8]

// Reserved address 20428 [0x4fcc]

// Reserved address 20432 [0x4fd0]

// Reserved address 20436 [0x4fd4]

// Reserved address 20440 [0x4fd8]

// Reserved address 20444 [0x4fdc]

// Reserved address 20448 [0x4fe0]

// Reserved address 20452 [0x4fe4]

// Reserved address 20456 [0x4fe8]

// Reserved address 20460 [0x4fec]

// Reserved address 20464 [0x4ff0]

// Reserved address 20468 [0x4ff4]

// Reserved address 20472 [0x4ff8]

// Reserved address 20476 [0x4ffc]

// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0                     _MK_ADDR_CONST(0x5000)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_SECURE                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_SCR                         0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_WORD_COUNT                  0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_RESET_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_READ_MASK                   _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_WRITE_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_CLK_OVR_ON_RANGE                    0:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_CLK_OVR_ON_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                        _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_TSA_SPARE_REGS_FIELD                        _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_TSA_SPARE_REGS_RANGE                        31:24
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_STATIC0_CSR_SDMMCRA_0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0                        _MK_ADDR_CONST(0x5004)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_SECURE                         0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_SCR                    0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_RESET_VAL                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_RESET_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_READ_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_WRITE_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_REORDER_DEPTH_LIMIT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_REORDER_DEPTH_LIMIT_FIELD                      _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_REORDER_DEPTH_LIMIT_RANGE                      8:0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_REORDER_DEPTH_LIMIT_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_REORDER_DEPTH_LIMIT_DEFAULT                    _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_REORDER_DEPTH_LIMIT_INIT_ENUM                  NONE
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_REORDER_DEPTH_LIMIT_NONE                       _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_SO_DEV_HUBID_SHIFT                     _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_SO_DEV_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_SO_DEV_HUBID_RANGE                     9:9
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_SO_DEV_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_SO_DEV_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_SO_DEV_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_SO_DEV_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_SO_DEV_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_SO_DEV_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_SO_DEV_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_SO_DEV_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_SHIFT                     _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_RANGE                     10:10
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_MEMTYPE_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_MEMTYPE_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_MEMTYPE_OVERRIDE_RANGE                 12:11
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_MEMTYPE_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_MEMTYPE_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_MEMTYPE_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_MEMTYPE_OVERRIDE_INIT_ENUM                     PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_MEMTYPE_OVERRIDE_PASSTHRU                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_MEMTYPE_OVERRIDE_NORMAL                        _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_MEMTYPE_OVERRIDE_SO_DEV                        _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_OVERRIDE_RANGE                    13:13
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRA_0_NORMAL_HUBID_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0                       _MK_ADDR_CONST(0x5008)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_SCR                   0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_RESET_VAL                     _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_RESET_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_REORDER_DEPTH_LIMIT_SHIFT                     _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_REORDER_DEPTH_LIMIT_FIELD                     _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_REORDER_DEPTH_LIMIT_RANGE                     8:0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_REORDER_DEPTH_LIMIT_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_REORDER_DEPTH_LIMIT_DEFAULT                   _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_REORDER_DEPTH_LIMIT_INIT_ENUM                 NONE
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_REORDER_DEPTH_LIMIT_NONE                      _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_SO_DEV_HUBID_SHIFT                    _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_SO_DEV_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_SO_DEV_HUBID_RANGE                    9:9
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_SO_DEV_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_SO_DEV_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_SO_DEV_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_SO_DEV_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_SO_DEV_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_SO_DEV_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_SO_DEV_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_SO_DEV_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_SHIFT                    _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_RANGE                    10:10
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_MEMTYPE_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_MEMTYPE_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_MEMTYPE_OVERRIDE_RANGE                        12:11
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_MEMTYPE_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_MEMTYPE_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_MEMTYPE_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_MEMTYPE_OVERRIDE_INIT_ENUM                    PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_MEMTYPE_OVERRIDE_PASSTHRU                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_MEMTYPE_OVERRIDE_NORMAL                       _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_MEMTYPE_OVERRIDE_SO_DEV                       _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_OVERRIDE_RANGE                   13:13
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0_NORMAL_HUBID_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_SDMMCWA_0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0                        _MK_ADDR_CONST(0x500c)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_SECURE                         0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_SCR                    0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_RESET_VAL                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_RESET_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_READ_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_WRITE_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_REORDER_DEPTH_LIMIT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_REORDER_DEPTH_LIMIT_FIELD                      _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_REORDER_DEPTH_LIMIT_RANGE                      8:0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_REORDER_DEPTH_LIMIT_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_REORDER_DEPTH_LIMIT_DEFAULT                    _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_REORDER_DEPTH_LIMIT_INIT_ENUM                  NONE
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_REORDER_DEPTH_LIMIT_NONE                       _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_SO_DEV_HUBID_SHIFT                     _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_SO_DEV_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_SO_DEV_HUBID_RANGE                     9:9
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_SO_DEV_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_SO_DEV_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_SO_DEV_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_SO_DEV_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_SO_DEV_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_SO_DEV_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_SO_DEV_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_SO_DEV_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_SHIFT                     _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_RANGE                     10:10
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_MEMTYPE_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_MEMTYPE_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_MEMTYPE_OVERRIDE_RANGE                 12:11
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_MEMTYPE_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_MEMTYPE_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_MEMTYPE_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_MEMTYPE_OVERRIDE_INIT_ENUM                     PASSTHRU
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_MEMTYPE_OVERRIDE_PASSTHRU                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_MEMTYPE_OVERRIDE_NORMAL                        _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_MEMTYPE_OVERRIDE_SO_DEV                        _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_OVERRIDE_RANGE                    13:13
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWA_0_NORMAL_HUBID_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0                       _MK_ADDR_CONST(0x5010)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_SCR                   0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_RESET_VAL                     _MK_MASK_CONST(0x1100)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_RESET_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_REORDER_DEPTH_LIMIT_SHIFT                     _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_REORDER_DEPTH_LIMIT_FIELD                     _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_REORDER_DEPTH_LIMIT_RANGE                     8:0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_REORDER_DEPTH_LIMIT_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_REORDER_DEPTH_LIMIT_DEFAULT                   _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_REORDER_DEPTH_LIMIT_INIT_ENUM                 NONE
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_REORDER_DEPTH_LIMIT_NONE                      _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_SO_DEV_HUBID_SHIFT                    _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_SO_DEV_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_SO_DEV_HUBID_RANGE                    9:9
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_SO_DEV_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_SO_DEV_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_SO_DEV_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_SO_DEV_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_SO_DEV_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_SO_DEV_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_SO_DEV_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_SO_DEV_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_SHIFT                    _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_RANGE                    10:10
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_MEMTYPE_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_MEMTYPE_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_MEMTYPE_OVERRIDE_RANGE                        12:11
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_MEMTYPE_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_MEMTYPE_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_MEMTYPE_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_MEMTYPE_OVERRIDE_INIT_ENUM                    SO_DEV
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_MEMTYPE_OVERRIDE_PASSTHRU                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_MEMTYPE_OVERRIDE_NORMAL                       _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_MEMTYPE_OVERRIDE_SO_DEV                       _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_OVERRIDE_RANGE                   13:13
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0_NORMAL_HUBID_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_SDMMCA_0
#define TSA_CONFIG_STATIC0_SDMMCA_0                     _MK_ADDR_CONST(0x5014)
#define TSA_CONFIG_STATIC0_SDMMCA_0_SECURE                      0x0
#define TSA_CONFIG_STATIC0_SDMMCA_0_SCR                         0
#define TSA_CONFIG_STATIC0_SDMMCA_0_WORD_COUNT                  0x1
#define TSA_CONFIG_STATIC0_SDMMCA_0_RESET_VAL                   _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_SDMMCA_0_RESET_MASK                  _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SDMMCA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMCA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMCA_0_READ_MASK                   _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SDMMCA_0_WRITE_MASK                  _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SDMMCA_0_HUB_MASK_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_SDMMCA_0_HUB_MASK_FIELD                      _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_SDMMCA_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_SDMMCA_0_HUB_MASK_RANGE                      21:0
#define TSA_CONFIG_STATIC0_SDMMCA_0_HUB_MASK_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_SDMMCA_0_HUB_MASK_DEFAULT                    _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_SDMMCA_0_HUB_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_SDMMCA_0_HUB_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMCA_0_HUB_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMCA_0_HUB_MASK_INIT_ENUM                  ONEKB
#define TSA_CONFIG_STATIC0_SDMMCA_0_HUB_MASK_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_SDMMCA_0_HUB_MASK_ONEKB                      _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_SDMMCA_0_ERR_HANDLING_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_SDMMCA_0_ERR_HANDLING_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_SDMMCA_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_SDMMCA_0_ERR_HANDLING_OVR_MODE_RANGE                 31:30
#define TSA_CONFIG_STATIC0_SDMMCA_0_ERR_HANDLING_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_SDMMCA_0_ERR_HANDLING_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_SDMMCA_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_SDMMCA_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMCA_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMCA_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                     MODE2
#define TSA_CONFIG_STATIC0_SDMMCA_0_ERR_HANDLING_OVR_MODE_MODE0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_SDMMCA_0_ERR_HANDLING_OVR_MODE_MODE1                 _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_SDMMCA_0_ERR_HANDLING_OVR_MODE_MODE2                 _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_SDMMCA_0
#define TSA_CONFIG_STATIC1_SDMMCA_0                     _MK_ADDR_CONST(0x5018)
#define TSA_CONFIG_STATIC1_SDMMCA_0_SECURE                      0x0
#define TSA_CONFIG_STATIC1_SDMMCA_0_SCR                         0
#define TSA_CONFIG_STATIC1_SDMMCA_0_WORD_COUNT                  0x1
#define TSA_CONFIG_STATIC1_SDMMCA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCA_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SDMMCA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCA_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SDMMCA_0_WRITE_MASK                  _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SDMMCA_0_RCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_SDMMCA_0_RCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SDMMCA_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SDMMCA_0_RCLK_OVERRIDE_RANGE                 0:0
#define TSA_CONFIG_STATIC1_SDMMCA_0_RCLK_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_SDMMCA_0_RCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCA_0_RCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SDMMCA_0_RCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCA_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCA_0_RCLK_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_SDMMCA_0_RCLK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SDMMCA_0_RCLK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SDMMCA_0_WCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_SDMMCA_0_WCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SDMMCA_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SDMMCA_0_WCLK_OVERRIDE_RANGE                 1:1
#define TSA_CONFIG_STATIC1_SDMMCA_0_WCLK_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_SDMMCA_0_WCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCA_0_WCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SDMMCA_0_WCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCA_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCA_0_WCLK_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_SDMMCA_0_WCLK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SDMMCA_0_WCLK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVERRIDE_RANGE                 2:2
#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVR_MODE_RANGE                 3:3
#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVR_MODE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVR_MODE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SDMMCA_0_CCLK_OVR_MODE_ENABLE                        _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_SDMMCAB_0
#define TSA_CONFIG_STATIC0_SDMMCAB_0                    _MK_ADDR_CONST(0x501c)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_SECURE                     0x0
#define TSA_CONFIG_STATIC0_SDMMCAB_0_SCR                        0
#define TSA_CONFIG_STATIC0_SDMMCAB_0_WORD_COUNT                         0x1
#define TSA_CONFIG_STATIC0_SDMMCAB_0_RESET_VAL                  _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_RESET_MASK                         _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_READ_MASK                  _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_WRITE_MASK                         _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_HUB_MASK_SHIFT                     _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_HUB_MASK_FIELD                     _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_SDMMCAB_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_HUB_MASK_RANGE                     21:0
#define TSA_CONFIG_STATIC0_SDMMCAB_0_HUB_MASK_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_SDMMCAB_0_HUB_MASK_DEFAULT                   _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_HUB_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_HUB_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_HUB_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_HUB_MASK_INIT_ENUM                 ONEKB
#define TSA_CONFIG_STATIC0_SDMMCAB_0_HUB_MASK_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_HUB_MASK_ONEKB                     _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_SDMMCAB_0_ERR_HANDLING_OVR_MODE_SHIFT                        _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_ERR_HANDLING_OVR_MODE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_SDMMCAB_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_ERR_HANDLING_OVR_MODE_RANGE                        31:30
#define TSA_CONFIG_STATIC0_SDMMCAB_0_ERR_HANDLING_OVR_MODE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_SDMMCAB_0_ERR_HANDLING_OVR_MODE_DEFAULT                      _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                    MODE2
#define TSA_CONFIG_STATIC0_SDMMCAB_0_ERR_HANDLING_OVR_MODE_MODE0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_ERR_HANDLING_OVR_MODE_MODE1                        _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_SDMMCAB_0_ERR_HANDLING_OVR_MODE_MODE2                        _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_SDMMCAB_0
#define TSA_CONFIG_STATIC1_SDMMCAB_0                    _MK_ADDR_CONST(0x5020)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_SECURE                     0x0
#define TSA_CONFIG_STATIC1_SDMMCAB_0_SCR                        0
#define TSA_CONFIG_STATIC1_SDMMCAB_0_WORD_COUNT                         0x1
#define TSA_CONFIG_STATIC1_SDMMCAB_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_RCLK_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_RCLK_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SDMMCAB_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_RCLK_OVERRIDE_RANGE                        0:0
#define TSA_CONFIG_STATIC1_SDMMCAB_0_RCLK_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC1_SDMMCAB_0_RCLK_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_RCLK_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_RCLK_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_RCLK_OVERRIDE_INIT_ENUM                    DISABLE
#define TSA_CONFIG_STATIC1_SDMMCAB_0_RCLK_OVERRIDE_DISABLE                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_RCLK_OVERRIDE_ENABLE                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SDMMCAB_0_WCLK_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_WCLK_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SDMMCAB_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_WCLK_OVERRIDE_RANGE                        1:1
#define TSA_CONFIG_STATIC1_SDMMCAB_0_WCLK_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC1_SDMMCAB_0_WCLK_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_WCLK_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_WCLK_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_WCLK_OVERRIDE_INIT_ENUM                    DISABLE
#define TSA_CONFIG_STATIC1_SDMMCAB_0_WCLK_OVERRIDE_DISABLE                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_WCLK_OVERRIDE_ENABLE                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVERRIDE_RANGE                        2:2
#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVERRIDE_INIT_ENUM                    DISABLE
#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVERRIDE_DISABLE                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVERRIDE_ENABLE                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVR_MODE_SHIFT                        _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVR_MODE_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVR_MODE_RANGE                        3:3
#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVR_MODE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVR_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVR_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVR_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVR_MODE_INIT_ENUM                    DISABLE
#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVR_MODE_DISABLE                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SDMMCAB_0_CCLK_OVR_MODE_ENABLE                       _MK_ENUM_CONST(1)


// Register TSA_CONFIG_INTERNAL_SDM_ARB_0
#define TSA_CONFIG_INTERNAL_SDM_ARB_0                   _MK_ADDR_CONST(0x5024)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_SECURE                    0x0
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_SCR                       0
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_WORD_COUNT                        0x1
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_RESET_VAL                         _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_RESET_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_READ_MASK                         _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_WRITE_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_WR_WEIGHT_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_WR_WEIGHT_FIELD                   _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_SDM_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_WR_WEIGHT_RANGE                   4:0
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_WR_WEIGHT_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_WR_WEIGHT_DEFAULT                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_WR_WEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_WR_WEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_SDM_ARB_0_RD_WEIGHT_SHIFT                   _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_RD_WEIGHT_FIELD                   _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_SDM_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_RD_WEIGHT_RANGE                   12:8
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_RD_WEIGHT_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_RD_WEIGHT_DEFAULT                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_RD_WEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_RD_WEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_SDM_ARB_0_WEIGHT_OVR_MODE_SHIFT                     _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_WEIGHT_OVR_MODE_FIELD                     _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_SDM_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_WEIGHT_OVR_MODE_RANGE                     17:16
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_WEIGHT_OVR_MODE_WOFFSET                   0x0
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_WEIGHT_OVR_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SDM_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 20520 [0x5028]

// Reserved address 20524 [0x502c]

// Reserved address 20528 [0x5030]

// Reserved address 20532 [0x5034]

// Reserved address 20536 [0x5038]

// Reserved address 20540 [0x503c]

// Reserved address 20544 [0x5040]

// Reserved address 20548 [0x5044]

// Reserved address 20552 [0x5048]

// Reserved address 20556 [0x504c]

// Reserved address 20560 [0x5050]

// Reserved address 20564 [0x5054]

// Reserved address 20568 [0x5058]

// Reserved address 20572 [0x505c]

// Reserved address 20576 [0x5060]

// Reserved address 20580 [0x5064]

// Reserved address 20584 [0x5068]

// Reserved address 20588 [0x506c]

// Reserved address 20592 [0x5070]

// Reserved address 20596 [0x5074]

// Reserved address 20600 [0x5078]

// Reserved address 20604 [0x507c]

// Reserved address 20608 [0x5080]

// Reserved address 20612 [0x5084]

// Reserved address 20616 [0x5088]

// Reserved address 20620 [0x508c]

// Reserved address 20624 [0x5090]

// Reserved address 20628 [0x5094]

// Reserved address 20632 [0x5098]

// Reserved address 20636 [0x509c]

// Reserved address 20640 [0x50a0]

// Reserved address 20644 [0x50a4]

// Reserved address 20648 [0x50a8]

// Reserved address 20652 [0x50ac]

// Reserved address 20656 [0x50b0]

// Reserved address 20660 [0x50b4]

// Reserved address 20664 [0x50b8]

// Reserved address 20668 [0x50bc]

// Reserved address 20672 [0x50c0]

// Reserved address 20676 [0x50c4]

// Reserved address 20680 [0x50c8]

// Reserved address 20684 [0x50cc]

// Reserved address 20688 [0x50d0]

// Reserved address 20692 [0x50d4]

// Reserved address 20696 [0x50d8]

// Reserved address 20700 [0x50dc]

// Reserved address 20704 [0x50e0]

// Reserved address 20708 [0x50e4]

// Reserved address 20712 [0x50e8]

// Reserved address 20716 [0x50ec]

// Reserved address 20720 [0x50f0]

// Reserved address 20724 [0x50f4]

// Reserved address 20728 [0x50f8]

// Reserved address 20732 [0x50fc]

// Reserved address 20736 [0x5100]

// Reserved address 20740 [0x5104]

// Reserved address 20744 [0x5108]

// Reserved address 20748 [0x510c]

// Reserved address 20752 [0x5110]

// Reserved address 20756 [0x5114]

// Reserved address 20760 [0x5118]

// Reserved address 20764 [0x511c]

// Reserved address 20768 [0x5120]

// Reserved address 20772 [0x5124]

// Reserved address 20776 [0x5128]

// Reserved address 20780 [0x512c]

// Reserved address 20784 [0x5130]

// Reserved address 20788 [0x5134]

// Reserved address 20792 [0x5138]

// Reserved address 20796 [0x513c]

// Reserved address 20800 [0x5140]

// Reserved address 20804 [0x5144]

// Reserved address 20808 [0x5148]

// Reserved address 20812 [0x514c]

// Reserved address 20816 [0x5150]

// Reserved address 20820 [0x5154]

// Reserved address 20824 [0x5158]

// Reserved address 20828 [0x515c]

// Reserved address 20832 [0x5160]

// Reserved address 20836 [0x5164]

// Reserved address 20840 [0x5168]

// Reserved address 20844 [0x516c]

// Reserved address 20848 [0x5170]

// Reserved address 20852 [0x5174]

// Reserved address 20856 [0x5178]

// Reserved address 20860 [0x517c]

// Reserved address 20864 [0x5180]

// Reserved address 20868 [0x5184]

// Reserved address 20872 [0x5188]

// Reserved address 20876 [0x518c]

// Reserved address 20880 [0x5190]

// Reserved address 20884 [0x5194]

// Reserved address 20888 [0x5198]

// Reserved address 20892 [0x519c]

// Reserved address 20896 [0x51a0]

// Reserved address 20900 [0x51a4]

// Reserved address 20904 [0x51a8]

// Reserved address 20908 [0x51ac]

// Reserved address 20912 [0x51b0]

// Reserved address 20916 [0x51b4]

// Reserved address 20920 [0x51b8]

// Reserved address 20924 [0x51bc]

// Reserved address 20928 [0x51c0]

// Reserved address 20932 [0x51c4]

// Reserved address 20936 [0x51c8]

// Reserved address 20940 [0x51cc]

// Reserved address 20944 [0x51d0]

// Reserved address 20948 [0x51d4]

// Reserved address 20952 [0x51d8]

// Reserved address 20956 [0x51dc]

// Reserved address 20960 [0x51e0]

// Reserved address 20964 [0x51e4]

// Reserved address 20968 [0x51e8]

// Reserved address 20972 [0x51ec]

// Reserved address 20976 [0x51f0]

// Reserved address 20980 [0x51f4]

// Reserved address 20984 [0x51f8]

// Reserved address 20988 [0x51fc]

// Reserved address 20992 [0x5200]

// Reserved address 20996 [0x5204]

// Reserved address 21000 [0x5208]

// Reserved address 21004 [0x520c]

// Reserved address 21008 [0x5210]

// Reserved address 21012 [0x5214]

// Reserved address 21016 [0x5218]

// Reserved address 21020 [0x521c]

// Reserved address 21024 [0x5220]

// Reserved address 21028 [0x5224]

// Reserved address 21032 [0x5228]

// Reserved address 21036 [0x522c]

// Reserved address 21040 [0x5230]

// Reserved address 21044 [0x5234]

// Reserved address 21048 [0x5238]

// Reserved address 21052 [0x523c]

// Reserved address 21056 [0x5240]

// Reserved address 21060 [0x5244]

// Reserved address 21064 [0x5248]

// Reserved address 21068 [0x524c]

// Reserved address 21072 [0x5250]

// Reserved address 21076 [0x5254]

// Reserved address 21080 [0x5258]

// Reserved address 21084 [0x525c]

// Reserved address 21088 [0x5260]

// Reserved address 21092 [0x5264]

// Reserved address 21096 [0x5268]

// Reserved address 21100 [0x526c]

// Reserved address 21104 [0x5270]

// Reserved address 21108 [0x5274]

// Reserved address 21112 [0x5278]

// Reserved address 21116 [0x527c]

// Reserved address 21120 [0x5280]

// Reserved address 21124 [0x5284]

// Reserved address 21128 [0x5288]

// Reserved address 21132 [0x528c]

// Reserved address 21136 [0x5290]

// Reserved address 21140 [0x5294]

// Reserved address 21144 [0x5298]

// Reserved address 21148 [0x529c]

// Reserved address 21152 [0x52a0]

// Reserved address 21156 [0x52a4]

// Reserved address 21160 [0x52a8]

// Reserved address 21164 [0x52ac]

// Reserved address 21168 [0x52b0]

// Reserved address 21172 [0x52b4]

// Reserved address 21176 [0x52b8]

// Reserved address 21180 [0x52bc]

// Reserved address 21184 [0x52c0]

// Reserved address 21188 [0x52c4]

// Reserved address 21192 [0x52c8]

// Reserved address 21196 [0x52cc]

// Reserved address 21200 [0x52d0]

// Reserved address 21204 [0x52d4]

// Reserved address 21208 [0x52d8]

// Reserved address 21212 [0x52dc]

// Reserved address 21216 [0x52e0]

// Reserved address 21220 [0x52e4]

// Reserved address 21224 [0x52e8]

// Reserved address 21228 [0x52ec]

// Reserved address 21232 [0x52f0]

// Reserved address 21236 [0x52f4]

// Reserved address 21240 [0x52f8]

// Reserved address 21244 [0x52fc]

// Reserved address 21248 [0x5300]

// Reserved address 21252 [0x5304]

// Reserved address 21256 [0x5308]

// Reserved address 21260 [0x530c]

// Reserved address 21264 [0x5310]

// Reserved address 21268 [0x5314]

// Reserved address 21272 [0x5318]

// Reserved address 21276 [0x531c]

// Reserved address 21280 [0x5320]

// Reserved address 21284 [0x5324]

// Reserved address 21288 [0x5328]

// Reserved address 21292 [0x532c]

// Reserved address 21296 [0x5330]

// Reserved address 21300 [0x5334]

// Reserved address 21304 [0x5338]

// Reserved address 21308 [0x533c]

// Reserved address 21312 [0x5340]

// Reserved address 21316 [0x5344]

// Reserved address 21320 [0x5348]

// Reserved address 21324 [0x534c]

// Reserved address 21328 [0x5350]

// Reserved address 21332 [0x5354]

// Reserved address 21336 [0x5358]

// Reserved address 21340 [0x535c]

// Reserved address 21344 [0x5360]

// Reserved address 21348 [0x5364]

// Reserved address 21352 [0x5368]

// Reserved address 21356 [0x536c]

// Reserved address 21360 [0x5370]

// Reserved address 21364 [0x5374]

// Reserved address 21368 [0x5378]

// Reserved address 21372 [0x537c]

// Reserved address 21376 [0x5380]

// Reserved address 21380 [0x5384]

// Reserved address 21384 [0x5388]

// Reserved address 21388 [0x538c]

// Reserved address 21392 [0x5390]

// Reserved address 21396 [0x5394]

// Reserved address 21400 [0x5398]

// Reserved address 21404 [0x539c]

// Reserved address 21408 [0x53a0]

// Reserved address 21412 [0x53a4]

// Reserved address 21416 [0x53a8]

// Reserved address 21420 [0x53ac]

// Reserved address 21424 [0x53b0]

// Reserved address 21428 [0x53b4]

// Reserved address 21432 [0x53b8]

// Reserved address 21436 [0x53bc]

// Reserved address 21440 [0x53c0]

// Reserved address 21444 [0x53c4]

// Reserved address 21448 [0x53c8]

// Reserved address 21452 [0x53cc]

// Reserved address 21456 [0x53d0]

// Reserved address 21460 [0x53d4]

// Reserved address 21464 [0x53d8]

// Reserved address 21468 [0x53dc]

// Reserved address 21472 [0x53e0]

// Reserved address 21476 [0x53e4]

// Reserved address 21480 [0x53e8]

// Reserved address 21484 [0x53ec]

// Reserved address 21488 [0x53f0]

// Reserved address 21492 [0x53f4]

// Reserved address 21496 [0x53f8]

// Reserved address 21500 [0x53fc]

// Reserved address 21504 [0x5400]

// Reserved address 21508 [0x5404]

// Reserved address 21512 [0x5408]

// Reserved address 21516 [0x540c]

// Reserved address 21520 [0x5410]

// Reserved address 21524 [0x5414]

// Reserved address 21528 [0x5418]

// Reserved address 21532 [0x541c]

// Reserved address 21536 [0x5420]

// Reserved address 21540 [0x5424]

// Reserved address 21544 [0x5428]

// Reserved address 21548 [0x542c]

// Reserved address 21552 [0x5430]

// Reserved address 21556 [0x5434]

// Reserved address 21560 [0x5438]

// Reserved address 21564 [0x543c]

// Reserved address 21568 [0x5440]

// Reserved address 21572 [0x5444]

// Reserved address 21576 [0x5448]

// Reserved address 21580 [0x544c]

// Reserved address 21584 [0x5450]

// Reserved address 21588 [0x5454]

// Reserved address 21592 [0x5458]

// Reserved address 21596 [0x545c]

// Reserved address 21600 [0x5460]

// Reserved address 21604 [0x5464]

// Reserved address 21608 [0x5468]

// Reserved address 21612 [0x546c]

// Reserved address 21616 [0x5470]

// Reserved address 21620 [0x5474]

// Reserved address 21624 [0x5478]

// Reserved address 21628 [0x547c]

// Reserved address 21632 [0x5480]

// Reserved address 21636 [0x5484]

// Reserved address 21640 [0x5488]

// Reserved address 21644 [0x548c]

// Reserved address 21648 [0x5490]

// Reserved address 21652 [0x5494]

// Reserved address 21656 [0x5498]

// Reserved address 21660 [0x549c]

// Reserved address 21664 [0x54a0]

// Reserved address 21668 [0x54a4]

// Reserved address 21672 [0x54a8]

// Reserved address 21676 [0x54ac]

// Reserved address 21680 [0x54b0]

// Reserved address 21684 [0x54b4]

// Reserved address 21688 [0x54b8]

// Reserved address 21692 [0x54bc]

// Reserved address 21696 [0x54c0]

// Reserved address 21700 [0x54c4]

// Reserved address 21704 [0x54c8]

// Reserved address 21708 [0x54cc]

// Reserved address 21712 [0x54d0]

// Reserved address 21716 [0x54d4]

// Reserved address 21720 [0x54d8]

// Reserved address 21724 [0x54dc]

// Reserved address 21728 [0x54e0]

// Reserved address 21732 [0x54e4]

// Reserved address 21736 [0x54e8]

// Reserved address 21740 [0x54ec]

// Reserved address 21744 [0x54f0]

// Reserved address 21748 [0x54f4]

// Reserved address 21752 [0x54f8]

// Reserved address 21756 [0x54fc]

// Reserved address 21760 [0x5500]

// Reserved address 21764 [0x5504]

// Reserved address 21768 [0x5508]

// Reserved address 21772 [0x550c]

// Reserved address 21776 [0x5510]

// Reserved address 21780 [0x5514]

// Reserved address 21784 [0x5518]

// Reserved address 21788 [0x551c]

// Reserved address 21792 [0x5520]

// Reserved address 21796 [0x5524]

// Reserved address 21800 [0x5528]

// Reserved address 21804 [0x552c]

// Reserved address 21808 [0x5530]

// Reserved address 21812 [0x5534]

// Reserved address 21816 [0x5538]

// Reserved address 21820 [0x553c]

// Reserved address 21824 [0x5540]

// Reserved address 21828 [0x5544]

// Reserved address 21832 [0x5548]

// Reserved address 21836 [0x554c]

// Reserved address 21840 [0x5550]

// Reserved address 21844 [0x5554]

// Reserved address 21848 [0x5558]

// Reserved address 21852 [0x555c]

// Reserved address 21856 [0x5560]

// Reserved address 21860 [0x5564]

// Reserved address 21864 [0x5568]

// Reserved address 21868 [0x556c]

// Reserved address 21872 [0x5570]

// Reserved address 21876 [0x5574]

// Reserved address 21880 [0x5578]

// Reserved address 21884 [0x557c]

// Reserved address 21888 [0x5580]

// Reserved address 21892 [0x5584]

// Reserved address 21896 [0x5588]

// Reserved address 21900 [0x558c]

// Reserved address 21904 [0x5590]

// Reserved address 21908 [0x5594]

// Reserved address 21912 [0x5598]

// Reserved address 21916 [0x559c]

// Reserved address 21920 [0x55a0]

// Reserved address 21924 [0x55a4]

// Reserved address 21928 [0x55a8]

// Reserved address 21932 [0x55ac]

// Reserved address 21936 [0x55b0]

// Reserved address 21940 [0x55b4]

// Reserved address 21944 [0x55b8]

// Reserved address 21948 [0x55bc]

// Reserved address 21952 [0x55c0]

// Reserved address 21956 [0x55c4]

// Reserved address 21960 [0x55c8]

// Reserved address 21964 [0x55cc]

// Reserved address 21968 [0x55d0]

// Reserved address 21972 [0x55d4]

// Reserved address 21976 [0x55d8]

// Reserved address 21980 [0x55dc]

// Reserved address 21984 [0x55e0]

// Reserved address 21988 [0x55e4]

// Reserved address 21992 [0x55e8]

// Reserved address 21996 [0x55ec]

// Reserved address 22000 [0x55f0]

// Reserved address 22004 [0x55f4]

// Reserved address 22008 [0x55f8]

// Reserved address 22012 [0x55fc]

// Reserved address 22016 [0x5600]

// Reserved address 22020 [0x5604]

// Reserved address 22024 [0x5608]

// Reserved address 22028 [0x560c]

// Reserved address 22032 [0x5610]

// Reserved address 22036 [0x5614]

// Reserved address 22040 [0x5618]

// Reserved address 22044 [0x561c]

// Reserved address 22048 [0x5620]

// Reserved address 22052 [0x5624]

// Reserved address 22056 [0x5628]

// Reserved address 22060 [0x562c]

// Reserved address 22064 [0x5630]

// Reserved address 22068 [0x5634]

// Reserved address 22072 [0x5638]

// Reserved address 22076 [0x563c]

// Reserved address 22080 [0x5640]

// Reserved address 22084 [0x5644]

// Reserved address 22088 [0x5648]

// Reserved address 22092 [0x564c]

// Reserved address 22096 [0x5650]

// Reserved address 22100 [0x5654]

// Reserved address 22104 [0x5658]

// Reserved address 22108 [0x565c]

// Reserved address 22112 [0x5660]

// Reserved address 22116 [0x5664]

// Reserved address 22120 [0x5668]

// Reserved address 22124 [0x566c]

// Reserved address 22128 [0x5670]

// Reserved address 22132 [0x5674]

// Reserved address 22136 [0x5678]

// Reserved address 22140 [0x567c]

// Reserved address 22144 [0x5680]

// Reserved address 22148 [0x5684]

// Reserved address 22152 [0x5688]

// Reserved address 22156 [0x568c]

// Reserved address 22160 [0x5690]

// Reserved address 22164 [0x5694]

// Reserved address 22168 [0x5698]

// Reserved address 22172 [0x569c]

// Reserved address 22176 [0x56a0]

// Reserved address 22180 [0x56a4]

// Reserved address 22184 [0x56a8]

// Reserved address 22188 [0x56ac]

// Reserved address 22192 [0x56b0]

// Reserved address 22196 [0x56b4]

// Reserved address 22200 [0x56b8]

// Reserved address 22204 [0x56bc]

// Reserved address 22208 [0x56c0]

// Reserved address 22212 [0x56c4]

// Reserved address 22216 [0x56c8]

// Reserved address 22220 [0x56cc]

// Reserved address 22224 [0x56d0]

// Reserved address 22228 [0x56d4]

// Reserved address 22232 [0x56d8]

// Reserved address 22236 [0x56dc]

// Reserved address 22240 [0x56e0]

// Reserved address 22244 [0x56e4]

// Reserved address 22248 [0x56e8]

// Reserved address 22252 [0x56ec]

// Reserved address 22256 [0x56f0]

// Reserved address 22260 [0x56f4]

// Reserved address 22264 [0x56f8]

// Reserved address 22268 [0x56fc]

// Reserved address 22272 [0x5700]

// Reserved address 22276 [0x5704]

// Reserved address 22280 [0x5708]

// Reserved address 22284 [0x570c]

// Reserved address 22288 [0x5710]

// Reserved address 22292 [0x5714]

// Reserved address 22296 [0x5718]

// Reserved address 22300 [0x571c]

// Reserved address 22304 [0x5720]

// Reserved address 22308 [0x5724]

// Reserved address 22312 [0x5728]

// Reserved address 22316 [0x572c]

// Reserved address 22320 [0x5730]

// Reserved address 22324 [0x5734]

// Reserved address 22328 [0x5738]

// Reserved address 22332 [0x573c]

// Reserved address 22336 [0x5740]

// Reserved address 22340 [0x5744]

// Reserved address 22344 [0x5748]

// Reserved address 22348 [0x574c]

// Reserved address 22352 [0x5750]

// Reserved address 22356 [0x5754]

// Reserved address 22360 [0x5758]

// Reserved address 22364 [0x575c]

// Reserved address 22368 [0x5760]

// Reserved address 22372 [0x5764]

// Reserved address 22376 [0x5768]

// Reserved address 22380 [0x576c]

// Reserved address 22384 [0x5770]

// Reserved address 22388 [0x5774]

// Reserved address 22392 [0x5778]

// Reserved address 22396 [0x577c]

// Reserved address 22400 [0x5780]

// Reserved address 22404 [0x5784]

// Reserved address 22408 [0x5788]

// Reserved address 22412 [0x578c]

// Reserved address 22416 [0x5790]

// Reserved address 22420 [0x5794]

// Reserved address 22424 [0x5798]

// Reserved address 22428 [0x579c]

// Reserved address 22432 [0x57a0]

// Reserved address 22436 [0x57a4]

// Reserved address 22440 [0x57a8]

// Reserved address 22444 [0x57ac]

// Reserved address 22448 [0x57b0]

// Reserved address 22452 [0x57b4]

// Reserved address 22456 [0x57b8]

// Reserved address 22460 [0x57bc]

// Reserved address 22464 [0x57c0]

// Reserved address 22468 [0x57c4]

// Reserved address 22472 [0x57c8]

// Reserved address 22476 [0x57cc]

// Reserved address 22480 [0x57d0]

// Reserved address 22484 [0x57d4]

// Reserved address 22488 [0x57d8]

// Reserved address 22492 [0x57dc]

// Reserved address 22496 [0x57e0]

// Reserved address 22500 [0x57e4]

// Reserved address 22504 [0x57e8]

// Reserved address 22508 [0x57ec]

// Reserved address 22512 [0x57f0]

// Reserved address 22516 [0x57f4]

// Reserved address 22520 [0x57f8]

// Reserved address 22524 [0x57fc]

// Reserved address 22528 [0x5800]

// Reserved address 22532 [0x5804]

// Reserved address 22536 [0x5808]

// Reserved address 22540 [0x580c]

// Reserved address 22544 [0x5810]

// Reserved address 22548 [0x5814]

// Reserved address 22552 [0x5818]

// Reserved address 22556 [0x581c]

// Reserved address 22560 [0x5820]

// Reserved address 22564 [0x5824]

// Reserved address 22568 [0x5828]

// Reserved address 22572 [0x582c]

// Reserved address 22576 [0x5830]

// Reserved address 22580 [0x5834]

// Reserved address 22584 [0x5838]

// Reserved address 22588 [0x583c]

// Reserved address 22592 [0x5840]

// Reserved address 22596 [0x5844]

// Reserved address 22600 [0x5848]

// Reserved address 22604 [0x584c]

// Reserved address 22608 [0x5850]

// Reserved address 22612 [0x5854]

// Reserved address 22616 [0x5858]

// Reserved address 22620 [0x585c]

// Reserved address 22624 [0x5860]

// Reserved address 22628 [0x5864]

// Reserved address 22632 [0x5868]

// Reserved address 22636 [0x586c]

// Reserved address 22640 [0x5870]

// Reserved address 22644 [0x5874]

// Reserved address 22648 [0x5878]

// Reserved address 22652 [0x587c]

// Reserved address 22656 [0x5880]

// Reserved address 22660 [0x5884]

// Reserved address 22664 [0x5888]

// Reserved address 22668 [0x588c]

// Reserved address 22672 [0x5890]

// Reserved address 22676 [0x5894]

// Reserved address 22680 [0x5898]

// Reserved address 22684 [0x589c]

// Reserved address 22688 [0x58a0]

// Reserved address 22692 [0x58a4]

// Reserved address 22696 [0x58a8]

// Reserved address 22700 [0x58ac]

// Reserved address 22704 [0x58b0]

// Reserved address 22708 [0x58b4]

// Reserved address 22712 [0x58b8]

// Reserved address 22716 [0x58bc]

// Reserved address 22720 [0x58c0]

// Reserved address 22724 [0x58c4]

// Reserved address 22728 [0x58c8]

// Reserved address 22732 [0x58cc]

// Reserved address 22736 [0x58d0]

// Reserved address 22740 [0x58d4]

// Reserved address 22744 [0x58d8]

// Reserved address 22748 [0x58dc]

// Reserved address 22752 [0x58e0]

// Reserved address 22756 [0x58e4]

// Reserved address 22760 [0x58e8]

// Reserved address 22764 [0x58ec]

// Reserved address 22768 [0x58f0]

// Reserved address 22772 [0x58f4]

// Reserved address 22776 [0x58f8]

// Reserved address 22780 [0x58fc]

// Reserved address 22784 [0x5900]

// Reserved address 22788 [0x5904]

// Reserved address 22792 [0x5908]

// Reserved address 22796 [0x590c]

// Reserved address 22800 [0x5910]

// Reserved address 22804 [0x5914]

// Reserved address 22808 [0x5918]

// Reserved address 22812 [0x591c]

// Reserved address 22816 [0x5920]

// Reserved address 22820 [0x5924]

// Reserved address 22824 [0x5928]

// Reserved address 22828 [0x592c]

// Reserved address 22832 [0x5930]

// Reserved address 22836 [0x5934]

// Reserved address 22840 [0x5938]

// Reserved address 22844 [0x593c]

// Reserved address 22848 [0x5940]

// Reserved address 22852 [0x5944]

// Reserved address 22856 [0x5948]

// Reserved address 22860 [0x594c]

// Reserved address 22864 [0x5950]

// Reserved address 22868 [0x5954]

// Reserved address 22872 [0x5958]

// Reserved address 22876 [0x595c]

// Reserved address 22880 [0x5960]

// Reserved address 22884 [0x5964]

// Reserved address 22888 [0x5968]

// Reserved address 22892 [0x596c]

// Reserved address 22896 [0x5970]

// Reserved address 22900 [0x5974]

// Reserved address 22904 [0x5978]

// Reserved address 22908 [0x597c]

// Reserved address 22912 [0x5980]

// Reserved address 22916 [0x5984]

// Reserved address 22920 [0x5988]

// Reserved address 22924 [0x598c]

// Reserved address 22928 [0x5990]

// Reserved address 22932 [0x5994]

// Reserved address 22936 [0x5998]

// Reserved address 22940 [0x599c]

// Reserved address 22944 [0x59a0]

// Reserved address 22948 [0x59a4]

// Reserved address 22952 [0x59a8]

// Reserved address 22956 [0x59ac]

// Reserved address 22960 [0x59b0]

// Reserved address 22964 [0x59b4]

// Reserved address 22968 [0x59b8]

// Reserved address 22972 [0x59bc]

// Reserved address 22976 [0x59c0]

// Reserved address 22980 [0x59c4]

// Reserved address 22984 [0x59c8]

// Reserved address 22988 [0x59cc]

// Reserved address 22992 [0x59d0]

// Reserved address 22996 [0x59d4]

// Reserved address 23000 [0x59d8]

// Reserved address 23004 [0x59dc]

// Reserved address 23008 [0x59e0]

// Reserved address 23012 [0x59e4]

// Reserved address 23016 [0x59e8]

// Reserved address 23020 [0x59ec]

// Reserved address 23024 [0x59f0]

// Reserved address 23028 [0x59f4]

// Reserved address 23032 [0x59f8]

// Reserved address 23036 [0x59fc]

// Reserved address 23040 [0x5a00]

// Reserved address 23044 [0x5a04]

// Reserved address 23048 [0x5a08]

// Reserved address 23052 [0x5a0c]

// Reserved address 23056 [0x5a10]

// Reserved address 23060 [0x5a14]

// Reserved address 23064 [0x5a18]

// Reserved address 23068 [0x5a1c]

// Reserved address 23072 [0x5a20]

// Reserved address 23076 [0x5a24]

// Reserved address 23080 [0x5a28]

// Reserved address 23084 [0x5a2c]

// Reserved address 23088 [0x5a30]

// Reserved address 23092 [0x5a34]

// Reserved address 23096 [0x5a38]

// Reserved address 23100 [0x5a3c]

// Reserved address 23104 [0x5a40]

// Reserved address 23108 [0x5a44]

// Reserved address 23112 [0x5a48]

// Reserved address 23116 [0x5a4c]

// Reserved address 23120 [0x5a50]

// Reserved address 23124 [0x5a54]

// Reserved address 23128 [0x5a58]

// Reserved address 23132 [0x5a5c]

// Reserved address 23136 [0x5a60]

// Reserved address 23140 [0x5a64]

// Reserved address 23144 [0x5a68]

// Reserved address 23148 [0x5a6c]

// Reserved address 23152 [0x5a70]

// Reserved address 23156 [0x5a74]

// Reserved address 23160 [0x5a78]

// Reserved address 23164 [0x5a7c]

// Reserved address 23168 [0x5a80]

// Reserved address 23172 [0x5a84]

// Reserved address 23176 [0x5a88]

// Reserved address 23180 [0x5a8c]

// Reserved address 23184 [0x5a90]

// Reserved address 23188 [0x5a94]

// Reserved address 23192 [0x5a98]

// Reserved address 23196 [0x5a9c]

// Reserved address 23200 [0x5aa0]

// Reserved address 23204 [0x5aa4]

// Reserved address 23208 [0x5aa8]

// Reserved address 23212 [0x5aac]

// Reserved address 23216 [0x5ab0]

// Reserved address 23220 [0x5ab4]

// Reserved address 23224 [0x5ab8]

// Reserved address 23228 [0x5abc]

// Reserved address 23232 [0x5ac0]

// Reserved address 23236 [0x5ac4]

// Reserved address 23240 [0x5ac8]

// Reserved address 23244 [0x5acc]

// Reserved address 23248 [0x5ad0]

// Reserved address 23252 [0x5ad4]

// Reserved address 23256 [0x5ad8]

// Reserved address 23260 [0x5adc]

// Reserved address 23264 [0x5ae0]

// Reserved address 23268 [0x5ae4]

// Reserved address 23272 [0x5ae8]

// Reserved address 23276 [0x5aec]

// Reserved address 23280 [0x5af0]

// Reserved address 23284 [0x5af4]

// Reserved address 23288 [0x5af8]

// Reserved address 23292 [0x5afc]

// Reserved address 23296 [0x5b00]

// Reserved address 23300 [0x5b04]

// Reserved address 23304 [0x5b08]

// Reserved address 23308 [0x5b0c]

// Reserved address 23312 [0x5b10]

// Reserved address 23316 [0x5b14]

// Reserved address 23320 [0x5b18]

// Reserved address 23324 [0x5b1c]

// Reserved address 23328 [0x5b20]

// Reserved address 23332 [0x5b24]

// Reserved address 23336 [0x5b28]

// Reserved address 23340 [0x5b2c]

// Reserved address 23344 [0x5b30]

// Reserved address 23348 [0x5b34]

// Reserved address 23352 [0x5b38]

// Reserved address 23356 [0x5b3c]

// Reserved address 23360 [0x5b40]

// Reserved address 23364 [0x5b44]

// Reserved address 23368 [0x5b48]

// Reserved address 23372 [0x5b4c]

// Reserved address 23376 [0x5b50]

// Reserved address 23380 [0x5b54]

// Reserved address 23384 [0x5b58]

// Reserved address 23388 [0x5b5c]

// Reserved address 23392 [0x5b60]

// Reserved address 23396 [0x5b64]

// Reserved address 23400 [0x5b68]

// Reserved address 23404 [0x5b6c]

// Reserved address 23408 [0x5b70]

// Reserved address 23412 [0x5b74]

// Reserved address 23416 [0x5b78]

// Reserved address 23420 [0x5b7c]

// Reserved address 23424 [0x5b80]

// Reserved address 23428 [0x5b84]

// Reserved address 23432 [0x5b88]

// Reserved address 23436 [0x5b8c]

// Reserved address 23440 [0x5b90]

// Reserved address 23444 [0x5b94]

// Reserved address 23448 [0x5b98]

// Reserved address 23452 [0x5b9c]

// Reserved address 23456 [0x5ba0]

// Reserved address 23460 [0x5ba4]

// Reserved address 23464 [0x5ba8]

// Reserved address 23468 [0x5bac]

// Reserved address 23472 [0x5bb0]

// Reserved address 23476 [0x5bb4]

// Reserved address 23480 [0x5bb8]

// Reserved address 23484 [0x5bbc]

// Reserved address 23488 [0x5bc0]

// Reserved address 23492 [0x5bc4]

// Reserved address 23496 [0x5bc8]

// Reserved address 23500 [0x5bcc]

// Reserved address 23504 [0x5bd0]

// Reserved address 23508 [0x5bd4]

// Reserved address 23512 [0x5bd8]

// Reserved address 23516 [0x5bdc]

// Reserved address 23520 [0x5be0]

// Reserved address 23524 [0x5be4]

// Reserved address 23528 [0x5be8]

// Reserved address 23532 [0x5bec]

// Reserved address 23536 [0x5bf0]

// Reserved address 23540 [0x5bf4]

// Reserved address 23544 [0x5bf8]

// Reserved address 23548 [0x5bfc]

// Reserved address 23552 [0x5c00]

// Reserved address 23556 [0x5c04]

// Reserved address 23560 [0x5c08]

// Reserved address 23564 [0x5c0c]

// Reserved address 23568 [0x5c10]

// Reserved address 23572 [0x5c14]

// Reserved address 23576 [0x5c18]

// Reserved address 23580 [0x5c1c]

// Reserved address 23584 [0x5c20]

// Reserved address 23588 [0x5c24]

// Reserved address 23592 [0x5c28]

// Reserved address 23596 [0x5c2c]

// Reserved address 23600 [0x5c30]

// Reserved address 23604 [0x5c34]

// Reserved address 23608 [0x5c38]

// Reserved address 23612 [0x5c3c]

// Reserved address 23616 [0x5c40]

// Reserved address 23620 [0x5c44]

// Reserved address 23624 [0x5c48]

// Reserved address 23628 [0x5c4c]

// Reserved address 23632 [0x5c50]

// Reserved address 23636 [0x5c54]

// Reserved address 23640 [0x5c58]

// Reserved address 23644 [0x5c5c]

// Reserved address 23648 [0x5c60]

// Reserved address 23652 [0x5c64]

// Reserved address 23656 [0x5c68]

// Reserved address 23660 [0x5c6c]

// Reserved address 23664 [0x5c70]

// Reserved address 23668 [0x5c74]

// Reserved address 23672 [0x5c78]

// Reserved address 23676 [0x5c7c]

// Reserved address 23680 [0x5c80]

// Reserved address 23684 [0x5c84]

// Reserved address 23688 [0x5c88]

// Reserved address 23692 [0x5c8c]

// Reserved address 23696 [0x5c90]

// Reserved address 23700 [0x5c94]

// Reserved address 23704 [0x5c98]

// Reserved address 23708 [0x5c9c]

// Reserved address 23712 [0x5ca0]

// Reserved address 23716 [0x5ca4]

// Reserved address 23720 [0x5ca8]

// Reserved address 23724 [0x5cac]

// Reserved address 23728 [0x5cb0]

// Reserved address 23732 [0x5cb4]

// Reserved address 23736 [0x5cb8]

// Reserved address 23740 [0x5cbc]

// Reserved address 23744 [0x5cc0]

// Reserved address 23748 [0x5cc4]

// Reserved address 23752 [0x5cc8]

// Reserved address 23756 [0x5ccc]

// Reserved address 23760 [0x5cd0]

// Reserved address 23764 [0x5cd4]

// Reserved address 23768 [0x5cd8]

// Reserved address 23772 [0x5cdc]

// Reserved address 23776 [0x5ce0]

// Reserved address 23780 [0x5ce4]

// Reserved address 23784 [0x5ce8]

// Reserved address 23788 [0x5cec]

// Reserved address 23792 [0x5cf0]

// Reserved address 23796 [0x5cf4]

// Reserved address 23800 [0x5cf8]

// Reserved address 23804 [0x5cfc]

// Reserved address 23808 [0x5d00]

// Reserved address 23812 [0x5d04]

// Reserved address 23816 [0x5d08]

// Reserved address 23820 [0x5d0c]

// Reserved address 23824 [0x5d10]

// Reserved address 23828 [0x5d14]

// Reserved address 23832 [0x5d18]

// Reserved address 23836 [0x5d1c]

// Reserved address 23840 [0x5d20]

// Reserved address 23844 [0x5d24]

// Reserved address 23848 [0x5d28]

// Reserved address 23852 [0x5d2c]

// Reserved address 23856 [0x5d30]

// Reserved address 23860 [0x5d34]

// Reserved address 23864 [0x5d38]

// Reserved address 23868 [0x5d3c]

// Reserved address 23872 [0x5d40]

// Reserved address 23876 [0x5d44]

// Reserved address 23880 [0x5d48]

// Reserved address 23884 [0x5d4c]

// Reserved address 23888 [0x5d50]

// Reserved address 23892 [0x5d54]

// Reserved address 23896 [0x5d58]

// Reserved address 23900 [0x5d5c]

// Reserved address 23904 [0x5d60]

// Reserved address 23908 [0x5d64]

// Reserved address 23912 [0x5d68]

// Reserved address 23916 [0x5d6c]

// Reserved address 23920 [0x5d70]

// Reserved address 23924 [0x5d74]

// Reserved address 23928 [0x5d78]

// Reserved address 23932 [0x5d7c]

// Reserved address 23936 [0x5d80]

// Reserved address 23940 [0x5d84]

// Reserved address 23944 [0x5d88]

// Reserved address 23948 [0x5d8c]

// Reserved address 23952 [0x5d90]

// Reserved address 23956 [0x5d94]

// Reserved address 23960 [0x5d98]

// Reserved address 23964 [0x5d9c]

// Reserved address 23968 [0x5da0]

// Reserved address 23972 [0x5da4]

// Reserved address 23976 [0x5da8]

// Reserved address 23980 [0x5dac]

// Reserved address 23984 [0x5db0]

// Reserved address 23988 [0x5db4]

// Reserved address 23992 [0x5db8]

// Reserved address 23996 [0x5dbc]

// Reserved address 24000 [0x5dc0]

// Reserved address 24004 [0x5dc4]

// Reserved address 24008 [0x5dc8]

// Reserved address 24012 [0x5dcc]

// Reserved address 24016 [0x5dd0]

// Reserved address 24020 [0x5dd4]

// Reserved address 24024 [0x5dd8]

// Reserved address 24028 [0x5ddc]

// Reserved address 24032 [0x5de0]

// Reserved address 24036 [0x5de4]

// Reserved address 24040 [0x5de8]

// Reserved address 24044 [0x5dec]

// Reserved address 24048 [0x5df0]

// Reserved address 24052 [0x5df4]

// Reserved address 24056 [0x5df8]

// Reserved address 24060 [0x5dfc]

// Reserved address 24064 [0x5e00]

// Reserved address 24068 [0x5e04]

// Reserved address 24072 [0x5e08]

// Reserved address 24076 [0x5e0c]

// Reserved address 24080 [0x5e10]

// Reserved address 24084 [0x5e14]

// Reserved address 24088 [0x5e18]

// Reserved address 24092 [0x5e1c]

// Reserved address 24096 [0x5e20]

// Reserved address 24100 [0x5e24]

// Reserved address 24104 [0x5e28]

// Reserved address 24108 [0x5e2c]

// Reserved address 24112 [0x5e30]

// Reserved address 24116 [0x5e34]

// Reserved address 24120 [0x5e38]

// Reserved address 24124 [0x5e3c]

// Reserved address 24128 [0x5e40]

// Reserved address 24132 [0x5e44]

// Reserved address 24136 [0x5e48]

// Reserved address 24140 [0x5e4c]

// Reserved address 24144 [0x5e50]

// Reserved address 24148 [0x5e54]

// Reserved address 24152 [0x5e58]

// Reserved address 24156 [0x5e5c]

// Reserved address 24160 [0x5e60]

// Reserved address 24164 [0x5e64]

// Reserved address 24168 [0x5e68]

// Reserved address 24172 [0x5e6c]

// Reserved address 24176 [0x5e70]

// Reserved address 24180 [0x5e74]

// Reserved address 24184 [0x5e78]

// Reserved address 24188 [0x5e7c]

// Reserved address 24192 [0x5e80]

// Reserved address 24196 [0x5e84]

// Reserved address 24200 [0x5e88]

// Reserved address 24204 [0x5e8c]

// Reserved address 24208 [0x5e90]

// Reserved address 24212 [0x5e94]

// Reserved address 24216 [0x5e98]

// Reserved address 24220 [0x5e9c]

// Reserved address 24224 [0x5ea0]

// Reserved address 24228 [0x5ea4]

// Reserved address 24232 [0x5ea8]

// Reserved address 24236 [0x5eac]

// Reserved address 24240 [0x5eb0]

// Reserved address 24244 [0x5eb4]

// Reserved address 24248 [0x5eb8]

// Reserved address 24252 [0x5ebc]

// Reserved address 24256 [0x5ec0]

// Reserved address 24260 [0x5ec4]

// Reserved address 24264 [0x5ec8]

// Reserved address 24268 [0x5ecc]

// Reserved address 24272 [0x5ed0]

// Reserved address 24276 [0x5ed4]

// Reserved address 24280 [0x5ed8]

// Reserved address 24284 [0x5edc]

// Reserved address 24288 [0x5ee0]

// Reserved address 24292 [0x5ee4]

// Reserved address 24296 [0x5ee8]

// Reserved address 24300 [0x5eec]

// Reserved address 24304 [0x5ef0]

// Reserved address 24308 [0x5ef4]

// Reserved address 24312 [0x5ef8]

// Reserved address 24316 [0x5efc]

// Reserved address 24320 [0x5f00]

// Reserved address 24324 [0x5f04]

// Reserved address 24328 [0x5f08]

// Reserved address 24332 [0x5f0c]

// Reserved address 24336 [0x5f10]

// Reserved address 24340 [0x5f14]

// Reserved address 24344 [0x5f18]

// Reserved address 24348 [0x5f1c]

// Reserved address 24352 [0x5f20]

// Reserved address 24356 [0x5f24]

// Reserved address 24360 [0x5f28]

// Reserved address 24364 [0x5f2c]

// Reserved address 24368 [0x5f30]

// Reserved address 24372 [0x5f34]

// Reserved address 24376 [0x5f38]

// Reserved address 24380 [0x5f3c]

// Reserved address 24384 [0x5f40]

// Reserved address 24388 [0x5f44]

// Reserved address 24392 [0x5f48]

// Reserved address 24396 [0x5f4c]

// Reserved address 24400 [0x5f50]

// Reserved address 24404 [0x5f54]

// Reserved address 24408 [0x5f58]

// Reserved address 24412 [0x5f5c]

// Reserved address 24416 [0x5f60]

// Reserved address 24420 [0x5f64]

// Reserved address 24424 [0x5f68]

// Reserved address 24428 [0x5f6c]

// Reserved address 24432 [0x5f70]

// Reserved address 24436 [0x5f74]

// Reserved address 24440 [0x5f78]

// Reserved address 24444 [0x5f7c]

// Reserved address 24448 [0x5f80]

// Reserved address 24452 [0x5f84]

// Reserved address 24456 [0x5f88]

// Reserved address 24460 [0x5f8c]

// Reserved address 24464 [0x5f90]

// Reserved address 24468 [0x5f94]

// Reserved address 24472 [0x5f98]

// Reserved address 24476 [0x5f9c]

// Reserved address 24480 [0x5fa0]

// Reserved address 24484 [0x5fa4]

// Reserved address 24488 [0x5fa8]

// Reserved address 24492 [0x5fac]

// Reserved address 24496 [0x5fb0]

// Reserved address 24500 [0x5fb4]

// Reserved address 24504 [0x5fb8]

// Reserved address 24508 [0x5fbc]

// Reserved address 24512 [0x5fc0]

// Reserved address 24516 [0x5fc4]

// Reserved address 24520 [0x5fc8]

// Reserved address 24524 [0x5fcc]

// Reserved address 24528 [0x5fd0]

// Reserved address 24532 [0x5fd4]

// Reserved address 24536 [0x5fd8]

// Reserved address 24540 [0x5fdc]

// Reserved address 24544 [0x5fe0]

// Reserved address 24548 [0x5fe4]

// Reserved address 24552 [0x5fe8]

// Reserved address 24556 [0x5fec]

// Reserved address 24560 [0x5ff0]

// Reserved address 24564 [0x5ff4]

// Reserved address 24568 [0x5ff8]

// Reserved address 24572 [0x5ffc]

// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0                     _MK_ADDR_CONST(0x6000)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_SECURE                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_SCR                         0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_WORD_COUNT                  0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_RESET_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_READ_MASK                   _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_WRITE_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_CLK_OVR_ON_RANGE                    0:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_CLK_OVR_ON_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                        _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_TSA_SPARE_REGS_FIELD                        _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_TSA_SPARE_REGS_RANGE                        31:24
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0                       _MK_ADDR_CONST(0x6004)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_SCR                   0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_RESET_VAL                     _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_RESET_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_REORDER_DEPTH_LIMIT_SHIFT                     _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_REORDER_DEPTH_LIMIT_FIELD                     _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_REORDER_DEPTH_LIMIT_RANGE                     8:0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_REORDER_DEPTH_LIMIT_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_REORDER_DEPTH_LIMIT_DEFAULT                   _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_REORDER_DEPTH_LIMIT_INIT_ENUM                 NONE
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_REORDER_DEPTH_LIMIT_NONE                      _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_SO_DEV_HUBID_SHIFT                    _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_SO_DEV_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_SO_DEV_HUBID_RANGE                    9:9
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_SO_DEV_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_SO_DEV_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_SO_DEV_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_SO_DEV_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_SO_DEV_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_SO_DEV_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_SO_DEV_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_SO_DEV_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_SHIFT                    _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_RANGE                    10:10
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_MEMTYPE_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_MEMTYPE_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_MEMTYPE_OVERRIDE_RANGE                        12:11
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_MEMTYPE_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_MEMTYPE_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_MEMTYPE_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_MEMTYPE_OVERRIDE_INIT_ENUM                    PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_MEMTYPE_OVERRIDE_PASSTHRU                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_MEMTYPE_OVERRIDE_NORMAL                       _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_MEMTYPE_OVERRIDE_SO_DEV                       _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_OVERRIDE_RANGE                   13:13
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0_NORMAL_HUBID_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0                       _MK_ADDR_CONST(0x6008)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_SCR                   0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_RESET_VAL                     _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_RESET_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_REORDER_DEPTH_LIMIT_SHIFT                     _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_REORDER_DEPTH_LIMIT_FIELD                     _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_REORDER_DEPTH_LIMIT_RANGE                     8:0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_REORDER_DEPTH_LIMIT_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_REORDER_DEPTH_LIMIT_DEFAULT                   _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_REORDER_DEPTH_LIMIT_INIT_ENUM                 NONE
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_REORDER_DEPTH_LIMIT_NONE                      _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_SO_DEV_HUBID_SHIFT                    _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_SO_DEV_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_SO_DEV_HUBID_RANGE                    9:9
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_SO_DEV_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_SO_DEV_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_SO_DEV_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_SO_DEV_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_SO_DEV_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_SO_DEV_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_SO_DEV_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_SO_DEV_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_SHIFT                    _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_RANGE                    10:10
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_MEMTYPE_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_MEMTYPE_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_MEMTYPE_OVERRIDE_RANGE                        12:11
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_MEMTYPE_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_MEMTYPE_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_MEMTYPE_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_MEMTYPE_OVERRIDE_INIT_ENUM                    PASSTHRU
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_MEMTYPE_OVERRIDE_PASSTHRU                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_MEMTYPE_OVERRIDE_NORMAL                       _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_MEMTYPE_OVERRIDE_SO_DEV                       _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_OVERRIDE_RANGE                   13:13
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0_NORMAL_HUBID_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_SDMMCAA_0
#define TSA_CONFIG_STATIC0_SDMMCAA_0                    _MK_ADDR_CONST(0x600c)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_SECURE                     0x0
#define TSA_CONFIG_STATIC0_SDMMCAA_0_SCR                        0
#define TSA_CONFIG_STATIC0_SDMMCAA_0_WORD_COUNT                         0x1
#define TSA_CONFIG_STATIC0_SDMMCAA_0_RESET_VAL                  _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_RESET_MASK                         _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_READ_MASK                  _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_WRITE_MASK                         _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_HUB_MASK_SHIFT                     _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_HUB_MASK_FIELD                     _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_SDMMCAA_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_HUB_MASK_RANGE                     21:0
#define TSA_CONFIG_STATIC0_SDMMCAA_0_HUB_MASK_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_SDMMCAA_0_HUB_MASK_DEFAULT                   _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_HUB_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_HUB_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_HUB_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_HUB_MASK_INIT_ENUM                 ONEKB
#define TSA_CONFIG_STATIC0_SDMMCAA_0_HUB_MASK_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_HUB_MASK_ONEKB                     _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_SDMMCAA_0_ERR_HANDLING_OVR_MODE_SHIFT                        _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_ERR_HANDLING_OVR_MODE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_SDMMCAA_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_ERR_HANDLING_OVR_MODE_RANGE                        31:30
#define TSA_CONFIG_STATIC0_SDMMCAA_0_ERR_HANDLING_OVR_MODE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_SDMMCAA_0_ERR_HANDLING_OVR_MODE_DEFAULT                      _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                    MODE2
#define TSA_CONFIG_STATIC0_SDMMCAA_0_ERR_HANDLING_OVR_MODE_MODE0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_ERR_HANDLING_OVR_MODE_MODE1                        _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_SDMMCAA_0_ERR_HANDLING_OVR_MODE_MODE2                        _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_SDMMCAA_0
#define TSA_CONFIG_STATIC1_SDMMCAA_0                    _MK_ADDR_CONST(0x6010)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_SECURE                     0x0
#define TSA_CONFIG_STATIC1_SDMMCAA_0_SCR                        0
#define TSA_CONFIG_STATIC1_SDMMCAA_0_WORD_COUNT                         0x1
#define TSA_CONFIG_STATIC1_SDMMCAA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_RCLK_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_RCLK_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SDMMCAA_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_RCLK_OVERRIDE_RANGE                        0:0
#define TSA_CONFIG_STATIC1_SDMMCAA_0_RCLK_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC1_SDMMCAA_0_RCLK_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_RCLK_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_RCLK_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_RCLK_OVERRIDE_INIT_ENUM                    DISABLE
#define TSA_CONFIG_STATIC1_SDMMCAA_0_RCLK_OVERRIDE_DISABLE                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_RCLK_OVERRIDE_ENABLE                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SDMMCAA_0_WCLK_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_WCLK_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SDMMCAA_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_WCLK_OVERRIDE_RANGE                        1:1
#define TSA_CONFIG_STATIC1_SDMMCAA_0_WCLK_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC1_SDMMCAA_0_WCLK_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_WCLK_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_WCLK_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_WCLK_OVERRIDE_INIT_ENUM                    DISABLE
#define TSA_CONFIG_STATIC1_SDMMCAA_0_WCLK_OVERRIDE_DISABLE                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_WCLK_OVERRIDE_ENABLE                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVERRIDE_RANGE                        2:2
#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVERRIDE_INIT_ENUM                    DISABLE
#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVERRIDE_DISABLE                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVERRIDE_ENABLE                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVR_MODE_SHIFT                        _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVR_MODE_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVR_MODE_RANGE                        3:3
#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVR_MODE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVR_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVR_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVR_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVR_MODE_INIT_ENUM                    DISABLE
#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVR_MODE_DISABLE                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SDMMCAA_0_CCLK_OVR_MODE_ENABLE                       _MK_ENUM_CONST(1)


// Register TSA_CONFIG_INTERNAL_SDM1_ARB_0
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0                  _MK_ADDR_CONST(0x6014)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_SECURE                   0x0
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_SCR                      0
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_WORD_COUNT                       0x1
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_RESET_VAL                        _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_RESET_MASK                       _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_READ_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_WRITE_MASK                       _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_WR_WEIGHT_SHIFT                  _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_WR_WEIGHT_FIELD                  _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_SDM1_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_WR_WEIGHT_RANGE                  4:0
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_WR_WEIGHT_WOFFSET                        0x0
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_WR_WEIGHT_DEFAULT                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_WR_WEIGHT_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_WR_WEIGHT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_RD_WEIGHT_SHIFT                  _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_RD_WEIGHT_FIELD                  _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_SDM1_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_RD_WEIGHT_RANGE                  12:8
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_RD_WEIGHT_WOFFSET                        0x0
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_RD_WEIGHT_DEFAULT                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_RD_WEIGHT_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_RD_WEIGHT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_WEIGHT_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_WEIGHT_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_SDM1_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_WEIGHT_OVR_MODE_RANGE                    17:16
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_WEIGHT_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_WEIGHT_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SDM1_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 24600 [0x6018]

// Reserved address 24604 [0x601c]

// Reserved address 24608 [0x6020]

// Reserved address 24612 [0x6024]

// Reserved address 24616 [0x6028]

// Reserved address 24620 [0x602c]

// Reserved address 24624 [0x6030]

// Reserved address 24628 [0x6034]

// Reserved address 24632 [0x6038]

// Reserved address 24636 [0x603c]

// Reserved address 24640 [0x6040]

// Reserved address 24644 [0x6044]

// Reserved address 24648 [0x6048]

// Reserved address 24652 [0x604c]

// Reserved address 24656 [0x6050]

// Reserved address 24660 [0x6054]

// Reserved address 24664 [0x6058]

// Reserved address 24668 [0x605c]

// Reserved address 24672 [0x6060]

// Reserved address 24676 [0x6064]

// Reserved address 24680 [0x6068]

// Reserved address 24684 [0x606c]

// Reserved address 24688 [0x6070]

// Reserved address 24692 [0x6074]

// Reserved address 24696 [0x6078]

// Reserved address 24700 [0x607c]

// Reserved address 24704 [0x6080]

// Reserved address 24708 [0x6084]

// Reserved address 24712 [0x6088]

// Reserved address 24716 [0x608c]

// Reserved address 24720 [0x6090]

// Reserved address 24724 [0x6094]

// Reserved address 24728 [0x6098]

// Reserved address 24732 [0x609c]

// Reserved address 24736 [0x60a0]

// Reserved address 24740 [0x60a4]

// Reserved address 24744 [0x60a8]

// Reserved address 24748 [0x60ac]

// Reserved address 24752 [0x60b0]

// Reserved address 24756 [0x60b4]

// Reserved address 24760 [0x60b8]

// Reserved address 24764 [0x60bc]

// Reserved address 24768 [0x60c0]

// Reserved address 24772 [0x60c4]

// Reserved address 24776 [0x60c8]

// Reserved address 24780 [0x60cc]

// Reserved address 24784 [0x60d0]

// Reserved address 24788 [0x60d4]

// Reserved address 24792 [0x60d8]

// Reserved address 24796 [0x60dc]

// Reserved address 24800 [0x60e0]

// Reserved address 24804 [0x60e4]

// Reserved address 24808 [0x60e8]

// Reserved address 24812 [0x60ec]

// Reserved address 24816 [0x60f0]

// Reserved address 24820 [0x60f4]

// Reserved address 24824 [0x60f8]

// Reserved address 24828 [0x60fc]

// Reserved address 24832 [0x6100]

// Reserved address 24836 [0x6104]

// Reserved address 24840 [0x6108]

// Reserved address 24844 [0x610c]

// Reserved address 24848 [0x6110]

// Reserved address 24852 [0x6114]

// Reserved address 24856 [0x6118]

// Reserved address 24860 [0x611c]

// Reserved address 24864 [0x6120]

// Reserved address 24868 [0x6124]

// Reserved address 24872 [0x6128]

// Reserved address 24876 [0x612c]

// Reserved address 24880 [0x6130]

// Reserved address 24884 [0x6134]

// Reserved address 24888 [0x6138]

// Reserved address 24892 [0x613c]

// Reserved address 24896 [0x6140]

// Reserved address 24900 [0x6144]

// Reserved address 24904 [0x6148]

// Reserved address 24908 [0x614c]

// Reserved address 24912 [0x6150]

// Reserved address 24916 [0x6154]

// Reserved address 24920 [0x6158]

// Reserved address 24924 [0x615c]

// Reserved address 24928 [0x6160]

// Reserved address 24932 [0x6164]

// Reserved address 24936 [0x6168]

// Reserved address 24940 [0x616c]

// Reserved address 24944 [0x6170]

// Reserved address 24948 [0x6174]

// Reserved address 24952 [0x6178]

// Reserved address 24956 [0x617c]

// Reserved address 24960 [0x6180]

// Reserved address 24964 [0x6184]

// Reserved address 24968 [0x6188]

// Reserved address 24972 [0x618c]

// Reserved address 24976 [0x6190]

// Reserved address 24980 [0x6194]

// Reserved address 24984 [0x6198]

// Reserved address 24988 [0x619c]

// Reserved address 24992 [0x61a0]

// Reserved address 24996 [0x61a4]

// Reserved address 25000 [0x61a8]

// Reserved address 25004 [0x61ac]

// Reserved address 25008 [0x61b0]

// Reserved address 25012 [0x61b4]

// Reserved address 25016 [0x61b8]

// Reserved address 25020 [0x61bc]

// Reserved address 25024 [0x61c0]

// Reserved address 25028 [0x61c4]

// Reserved address 25032 [0x61c8]

// Reserved address 25036 [0x61cc]

// Reserved address 25040 [0x61d0]

// Reserved address 25044 [0x61d4]

// Reserved address 25048 [0x61d8]

// Reserved address 25052 [0x61dc]

// Reserved address 25056 [0x61e0]

// Reserved address 25060 [0x61e4]

// Reserved address 25064 [0x61e8]

// Reserved address 25068 [0x61ec]

// Reserved address 25072 [0x61f0]

// Reserved address 25076 [0x61f4]

// Reserved address 25080 [0x61f8]

// Reserved address 25084 [0x61fc]

// Reserved address 25088 [0x6200]

// Reserved address 25092 [0x6204]

// Reserved address 25096 [0x6208]

// Reserved address 25100 [0x620c]

// Reserved address 25104 [0x6210]

// Reserved address 25108 [0x6214]

// Reserved address 25112 [0x6218]

// Reserved address 25116 [0x621c]

// Reserved address 25120 [0x6220]

// Reserved address 25124 [0x6224]

// Reserved address 25128 [0x6228]

// Reserved address 25132 [0x622c]

// Reserved address 25136 [0x6230]

// Reserved address 25140 [0x6234]

// Reserved address 25144 [0x6238]

// Reserved address 25148 [0x623c]

// Reserved address 25152 [0x6240]

// Reserved address 25156 [0x6244]

// Reserved address 25160 [0x6248]

// Reserved address 25164 [0x624c]

// Reserved address 25168 [0x6250]

// Reserved address 25172 [0x6254]

// Reserved address 25176 [0x6258]

// Reserved address 25180 [0x625c]

// Reserved address 25184 [0x6260]

// Reserved address 25188 [0x6264]

// Reserved address 25192 [0x6268]

// Reserved address 25196 [0x626c]

// Reserved address 25200 [0x6270]

// Reserved address 25204 [0x6274]

// Reserved address 25208 [0x6278]

// Reserved address 25212 [0x627c]

// Reserved address 25216 [0x6280]

// Reserved address 25220 [0x6284]

// Reserved address 25224 [0x6288]

// Reserved address 25228 [0x628c]

// Reserved address 25232 [0x6290]

// Reserved address 25236 [0x6294]

// Reserved address 25240 [0x6298]

// Reserved address 25244 [0x629c]

// Reserved address 25248 [0x62a0]

// Reserved address 25252 [0x62a4]

// Reserved address 25256 [0x62a8]

// Reserved address 25260 [0x62ac]

// Reserved address 25264 [0x62b0]

// Reserved address 25268 [0x62b4]

// Reserved address 25272 [0x62b8]

// Reserved address 25276 [0x62bc]

// Reserved address 25280 [0x62c0]

// Reserved address 25284 [0x62c4]

// Reserved address 25288 [0x62c8]

// Reserved address 25292 [0x62cc]

// Reserved address 25296 [0x62d0]

// Reserved address 25300 [0x62d4]

// Reserved address 25304 [0x62d8]

// Reserved address 25308 [0x62dc]

// Reserved address 25312 [0x62e0]

// Reserved address 25316 [0x62e4]

// Reserved address 25320 [0x62e8]

// Reserved address 25324 [0x62ec]

// Reserved address 25328 [0x62f0]

// Reserved address 25332 [0x62f4]

// Reserved address 25336 [0x62f8]

// Reserved address 25340 [0x62fc]

// Reserved address 25344 [0x6300]

// Reserved address 25348 [0x6304]

// Reserved address 25352 [0x6308]

// Reserved address 25356 [0x630c]

// Reserved address 25360 [0x6310]

// Reserved address 25364 [0x6314]

// Reserved address 25368 [0x6318]

// Reserved address 25372 [0x631c]

// Reserved address 25376 [0x6320]

// Reserved address 25380 [0x6324]

// Reserved address 25384 [0x6328]

// Reserved address 25388 [0x632c]

// Reserved address 25392 [0x6330]

// Reserved address 25396 [0x6334]

// Reserved address 25400 [0x6338]

// Reserved address 25404 [0x633c]

// Reserved address 25408 [0x6340]

// Reserved address 25412 [0x6344]

// Reserved address 25416 [0x6348]

// Reserved address 25420 [0x634c]

// Reserved address 25424 [0x6350]

// Reserved address 25428 [0x6354]

// Reserved address 25432 [0x6358]

// Reserved address 25436 [0x635c]

// Reserved address 25440 [0x6360]

// Reserved address 25444 [0x6364]

// Reserved address 25448 [0x6368]

// Reserved address 25452 [0x636c]

// Reserved address 25456 [0x6370]

// Reserved address 25460 [0x6374]

// Reserved address 25464 [0x6378]

// Reserved address 25468 [0x637c]

// Reserved address 25472 [0x6380]

// Reserved address 25476 [0x6384]

// Reserved address 25480 [0x6388]

// Reserved address 25484 [0x638c]

// Reserved address 25488 [0x6390]

// Reserved address 25492 [0x6394]

// Reserved address 25496 [0x6398]

// Reserved address 25500 [0x639c]

// Reserved address 25504 [0x63a0]

// Reserved address 25508 [0x63a4]

// Reserved address 25512 [0x63a8]

// Reserved address 25516 [0x63ac]

// Reserved address 25520 [0x63b0]

// Reserved address 25524 [0x63b4]

// Reserved address 25528 [0x63b8]

// Reserved address 25532 [0x63bc]

// Reserved address 25536 [0x63c0]

// Reserved address 25540 [0x63c4]

// Reserved address 25544 [0x63c8]

// Reserved address 25548 [0x63cc]

// Reserved address 25552 [0x63d0]

// Reserved address 25556 [0x63d4]

// Reserved address 25560 [0x63d8]

// Reserved address 25564 [0x63dc]

// Reserved address 25568 [0x63e0]

// Reserved address 25572 [0x63e4]

// Reserved address 25576 [0x63e8]

// Reserved address 25580 [0x63ec]

// Reserved address 25584 [0x63f0]

// Reserved address 25588 [0x63f4]

// Reserved address 25592 [0x63f8]

// Reserved address 25596 [0x63fc]

// Reserved address 25600 [0x6400]

// Reserved address 25604 [0x6404]

// Reserved address 25608 [0x6408]

// Reserved address 25612 [0x640c]

// Reserved address 25616 [0x6410]

// Reserved address 25620 [0x6414]

// Reserved address 25624 [0x6418]

// Reserved address 25628 [0x641c]

// Reserved address 25632 [0x6420]

// Reserved address 25636 [0x6424]

// Reserved address 25640 [0x6428]

// Reserved address 25644 [0x642c]

// Reserved address 25648 [0x6430]

// Reserved address 25652 [0x6434]

// Reserved address 25656 [0x6438]

// Reserved address 25660 [0x643c]

// Reserved address 25664 [0x6440]

// Reserved address 25668 [0x6444]

// Reserved address 25672 [0x6448]

// Reserved address 25676 [0x644c]

// Reserved address 25680 [0x6450]

// Reserved address 25684 [0x6454]

// Reserved address 25688 [0x6458]

// Reserved address 25692 [0x645c]

// Reserved address 25696 [0x6460]

// Reserved address 25700 [0x6464]

// Reserved address 25704 [0x6468]

// Reserved address 25708 [0x646c]

// Reserved address 25712 [0x6470]

// Reserved address 25716 [0x6474]

// Reserved address 25720 [0x6478]

// Reserved address 25724 [0x647c]

// Reserved address 25728 [0x6480]

// Reserved address 25732 [0x6484]

// Reserved address 25736 [0x6488]

// Reserved address 25740 [0x648c]

// Reserved address 25744 [0x6490]

// Reserved address 25748 [0x6494]

// Reserved address 25752 [0x6498]

// Reserved address 25756 [0x649c]

// Reserved address 25760 [0x64a0]

// Reserved address 25764 [0x64a4]

// Reserved address 25768 [0x64a8]

// Reserved address 25772 [0x64ac]

// Reserved address 25776 [0x64b0]

// Reserved address 25780 [0x64b4]

// Reserved address 25784 [0x64b8]

// Reserved address 25788 [0x64bc]

// Reserved address 25792 [0x64c0]

// Reserved address 25796 [0x64c4]

// Reserved address 25800 [0x64c8]

// Reserved address 25804 [0x64cc]

// Reserved address 25808 [0x64d0]

// Reserved address 25812 [0x64d4]

// Reserved address 25816 [0x64d8]

// Reserved address 25820 [0x64dc]

// Reserved address 25824 [0x64e0]

// Reserved address 25828 [0x64e4]

// Reserved address 25832 [0x64e8]

// Reserved address 25836 [0x64ec]

// Reserved address 25840 [0x64f0]

// Reserved address 25844 [0x64f4]

// Reserved address 25848 [0x64f8]

// Reserved address 25852 [0x64fc]

// Reserved address 25856 [0x6500]

// Reserved address 25860 [0x6504]

// Reserved address 25864 [0x6508]

// Reserved address 25868 [0x650c]

// Reserved address 25872 [0x6510]

// Reserved address 25876 [0x6514]

// Reserved address 25880 [0x6518]

// Reserved address 25884 [0x651c]

// Reserved address 25888 [0x6520]

// Reserved address 25892 [0x6524]

// Reserved address 25896 [0x6528]

// Reserved address 25900 [0x652c]

// Reserved address 25904 [0x6530]

// Reserved address 25908 [0x6534]

// Reserved address 25912 [0x6538]

// Reserved address 25916 [0x653c]

// Reserved address 25920 [0x6540]

// Reserved address 25924 [0x6544]

// Reserved address 25928 [0x6548]

// Reserved address 25932 [0x654c]

// Reserved address 25936 [0x6550]

// Reserved address 25940 [0x6554]

// Reserved address 25944 [0x6558]

// Reserved address 25948 [0x655c]

// Reserved address 25952 [0x6560]

// Reserved address 25956 [0x6564]

// Reserved address 25960 [0x6568]

// Reserved address 25964 [0x656c]

// Reserved address 25968 [0x6570]

// Reserved address 25972 [0x6574]

// Reserved address 25976 [0x6578]

// Reserved address 25980 [0x657c]

// Reserved address 25984 [0x6580]

// Reserved address 25988 [0x6584]

// Reserved address 25992 [0x6588]

// Reserved address 25996 [0x658c]

// Reserved address 26000 [0x6590]

// Reserved address 26004 [0x6594]

// Reserved address 26008 [0x6598]

// Reserved address 26012 [0x659c]

// Reserved address 26016 [0x65a0]

// Reserved address 26020 [0x65a4]

// Reserved address 26024 [0x65a8]

// Reserved address 26028 [0x65ac]

// Reserved address 26032 [0x65b0]

// Reserved address 26036 [0x65b4]

// Reserved address 26040 [0x65b8]

// Reserved address 26044 [0x65bc]

// Reserved address 26048 [0x65c0]

// Reserved address 26052 [0x65c4]

// Reserved address 26056 [0x65c8]

// Reserved address 26060 [0x65cc]

// Reserved address 26064 [0x65d0]

// Reserved address 26068 [0x65d4]

// Reserved address 26072 [0x65d8]

// Reserved address 26076 [0x65dc]

// Reserved address 26080 [0x65e0]

// Reserved address 26084 [0x65e4]

// Reserved address 26088 [0x65e8]

// Reserved address 26092 [0x65ec]

// Reserved address 26096 [0x65f0]

// Reserved address 26100 [0x65f4]

// Reserved address 26104 [0x65f8]

// Reserved address 26108 [0x65fc]

// Reserved address 26112 [0x6600]

// Reserved address 26116 [0x6604]

// Reserved address 26120 [0x6608]

// Reserved address 26124 [0x660c]

// Reserved address 26128 [0x6610]

// Reserved address 26132 [0x6614]

// Reserved address 26136 [0x6618]

// Reserved address 26140 [0x661c]

// Reserved address 26144 [0x6620]

// Reserved address 26148 [0x6624]

// Reserved address 26152 [0x6628]

// Reserved address 26156 [0x662c]

// Reserved address 26160 [0x6630]

// Reserved address 26164 [0x6634]

// Reserved address 26168 [0x6638]

// Reserved address 26172 [0x663c]

// Reserved address 26176 [0x6640]

// Reserved address 26180 [0x6644]

// Reserved address 26184 [0x6648]

// Reserved address 26188 [0x664c]

// Reserved address 26192 [0x6650]

// Reserved address 26196 [0x6654]

// Reserved address 26200 [0x6658]

// Reserved address 26204 [0x665c]

// Reserved address 26208 [0x6660]

// Reserved address 26212 [0x6664]

// Reserved address 26216 [0x6668]

// Reserved address 26220 [0x666c]

// Reserved address 26224 [0x6670]

// Reserved address 26228 [0x6674]

// Reserved address 26232 [0x6678]

// Reserved address 26236 [0x667c]

// Reserved address 26240 [0x6680]

// Reserved address 26244 [0x6684]

// Reserved address 26248 [0x6688]

// Reserved address 26252 [0x668c]

// Reserved address 26256 [0x6690]

// Reserved address 26260 [0x6694]

// Reserved address 26264 [0x6698]

// Reserved address 26268 [0x669c]

// Reserved address 26272 [0x66a0]

// Reserved address 26276 [0x66a4]

// Reserved address 26280 [0x66a8]

// Reserved address 26284 [0x66ac]

// Reserved address 26288 [0x66b0]

// Reserved address 26292 [0x66b4]

// Reserved address 26296 [0x66b8]

// Reserved address 26300 [0x66bc]

// Reserved address 26304 [0x66c0]

// Reserved address 26308 [0x66c4]

// Reserved address 26312 [0x66c8]

// Reserved address 26316 [0x66cc]

// Reserved address 26320 [0x66d0]

// Reserved address 26324 [0x66d4]

// Reserved address 26328 [0x66d8]

// Reserved address 26332 [0x66dc]

// Reserved address 26336 [0x66e0]

// Reserved address 26340 [0x66e4]

// Reserved address 26344 [0x66e8]

// Reserved address 26348 [0x66ec]

// Reserved address 26352 [0x66f0]

// Reserved address 26356 [0x66f4]

// Reserved address 26360 [0x66f8]

// Reserved address 26364 [0x66fc]

// Reserved address 26368 [0x6700]

// Reserved address 26372 [0x6704]

// Reserved address 26376 [0x6708]

// Reserved address 26380 [0x670c]

// Reserved address 26384 [0x6710]

// Reserved address 26388 [0x6714]

// Reserved address 26392 [0x6718]

// Reserved address 26396 [0x671c]

// Reserved address 26400 [0x6720]

// Reserved address 26404 [0x6724]

// Reserved address 26408 [0x6728]

// Reserved address 26412 [0x672c]

// Reserved address 26416 [0x6730]

// Reserved address 26420 [0x6734]

// Reserved address 26424 [0x6738]

// Reserved address 26428 [0x673c]

// Reserved address 26432 [0x6740]

// Reserved address 26436 [0x6744]

// Reserved address 26440 [0x6748]

// Reserved address 26444 [0x674c]

// Reserved address 26448 [0x6750]

// Reserved address 26452 [0x6754]

// Reserved address 26456 [0x6758]

// Reserved address 26460 [0x675c]

// Reserved address 26464 [0x6760]

// Reserved address 26468 [0x6764]

// Reserved address 26472 [0x6768]

// Reserved address 26476 [0x676c]

// Reserved address 26480 [0x6770]

// Reserved address 26484 [0x6774]

// Reserved address 26488 [0x6778]

// Reserved address 26492 [0x677c]

// Reserved address 26496 [0x6780]

// Reserved address 26500 [0x6784]

// Reserved address 26504 [0x6788]

// Reserved address 26508 [0x678c]

// Reserved address 26512 [0x6790]

// Reserved address 26516 [0x6794]

// Reserved address 26520 [0x6798]

// Reserved address 26524 [0x679c]

// Reserved address 26528 [0x67a0]

// Reserved address 26532 [0x67a4]

// Reserved address 26536 [0x67a8]

// Reserved address 26540 [0x67ac]

// Reserved address 26544 [0x67b0]

// Reserved address 26548 [0x67b4]

// Reserved address 26552 [0x67b8]

// Reserved address 26556 [0x67bc]

// Reserved address 26560 [0x67c0]

// Reserved address 26564 [0x67c4]

// Reserved address 26568 [0x67c8]

// Reserved address 26572 [0x67cc]

// Reserved address 26576 [0x67d0]

// Reserved address 26580 [0x67d4]

// Reserved address 26584 [0x67d8]

// Reserved address 26588 [0x67dc]

// Reserved address 26592 [0x67e0]

// Reserved address 26596 [0x67e4]

// Reserved address 26600 [0x67e8]

// Reserved address 26604 [0x67ec]

// Reserved address 26608 [0x67f0]

// Reserved address 26612 [0x67f4]

// Reserved address 26616 [0x67f8]

// Reserved address 26620 [0x67fc]

// Reserved address 26624 [0x6800]

// Reserved address 26628 [0x6804]

// Reserved address 26632 [0x6808]

// Reserved address 26636 [0x680c]

// Reserved address 26640 [0x6810]

// Reserved address 26644 [0x6814]

// Reserved address 26648 [0x6818]

// Reserved address 26652 [0x681c]

// Reserved address 26656 [0x6820]

// Reserved address 26660 [0x6824]

// Reserved address 26664 [0x6828]

// Reserved address 26668 [0x682c]

// Reserved address 26672 [0x6830]

// Reserved address 26676 [0x6834]

// Reserved address 26680 [0x6838]

// Reserved address 26684 [0x683c]

// Reserved address 26688 [0x6840]

// Reserved address 26692 [0x6844]

// Reserved address 26696 [0x6848]

// Reserved address 26700 [0x684c]

// Reserved address 26704 [0x6850]

// Reserved address 26708 [0x6854]

// Reserved address 26712 [0x6858]

// Reserved address 26716 [0x685c]

// Reserved address 26720 [0x6860]

// Reserved address 26724 [0x6864]

// Reserved address 26728 [0x6868]

// Reserved address 26732 [0x686c]

// Reserved address 26736 [0x6870]

// Reserved address 26740 [0x6874]

// Reserved address 26744 [0x6878]

// Reserved address 26748 [0x687c]

// Reserved address 26752 [0x6880]

// Reserved address 26756 [0x6884]

// Reserved address 26760 [0x6888]

// Reserved address 26764 [0x688c]

// Reserved address 26768 [0x6890]

// Reserved address 26772 [0x6894]

// Reserved address 26776 [0x6898]

// Reserved address 26780 [0x689c]

// Reserved address 26784 [0x68a0]

// Reserved address 26788 [0x68a4]

// Reserved address 26792 [0x68a8]

// Reserved address 26796 [0x68ac]

// Reserved address 26800 [0x68b0]

// Reserved address 26804 [0x68b4]

// Reserved address 26808 [0x68b8]

// Reserved address 26812 [0x68bc]

// Reserved address 26816 [0x68c0]

// Reserved address 26820 [0x68c4]

// Reserved address 26824 [0x68c8]

// Reserved address 26828 [0x68cc]

// Reserved address 26832 [0x68d0]

// Reserved address 26836 [0x68d4]

// Reserved address 26840 [0x68d8]

// Reserved address 26844 [0x68dc]

// Reserved address 26848 [0x68e0]

// Reserved address 26852 [0x68e4]

// Reserved address 26856 [0x68e8]

// Reserved address 26860 [0x68ec]

// Reserved address 26864 [0x68f0]

// Reserved address 26868 [0x68f4]

// Reserved address 26872 [0x68f8]

// Reserved address 26876 [0x68fc]

// Reserved address 26880 [0x6900]

// Reserved address 26884 [0x6904]

// Reserved address 26888 [0x6908]

// Reserved address 26892 [0x690c]

// Reserved address 26896 [0x6910]

// Reserved address 26900 [0x6914]

// Reserved address 26904 [0x6918]

// Reserved address 26908 [0x691c]

// Reserved address 26912 [0x6920]

// Reserved address 26916 [0x6924]

// Reserved address 26920 [0x6928]

// Reserved address 26924 [0x692c]

// Reserved address 26928 [0x6930]

// Reserved address 26932 [0x6934]

// Reserved address 26936 [0x6938]

// Reserved address 26940 [0x693c]

// Reserved address 26944 [0x6940]

// Reserved address 26948 [0x6944]

// Reserved address 26952 [0x6948]

// Reserved address 26956 [0x694c]

// Reserved address 26960 [0x6950]

// Reserved address 26964 [0x6954]

// Reserved address 26968 [0x6958]

// Reserved address 26972 [0x695c]

// Reserved address 26976 [0x6960]

// Reserved address 26980 [0x6964]

// Reserved address 26984 [0x6968]

// Reserved address 26988 [0x696c]

// Reserved address 26992 [0x6970]

// Reserved address 26996 [0x6974]

// Reserved address 27000 [0x6978]

// Reserved address 27004 [0x697c]

// Reserved address 27008 [0x6980]

// Reserved address 27012 [0x6984]

// Reserved address 27016 [0x6988]

// Reserved address 27020 [0x698c]

// Reserved address 27024 [0x6990]

// Reserved address 27028 [0x6994]

// Reserved address 27032 [0x6998]

// Reserved address 27036 [0x699c]

// Reserved address 27040 [0x69a0]

// Reserved address 27044 [0x69a4]

// Reserved address 27048 [0x69a8]

// Reserved address 27052 [0x69ac]

// Reserved address 27056 [0x69b0]

// Reserved address 27060 [0x69b4]

// Reserved address 27064 [0x69b8]

// Reserved address 27068 [0x69bc]

// Reserved address 27072 [0x69c0]

// Reserved address 27076 [0x69c4]

// Reserved address 27080 [0x69c8]

// Reserved address 27084 [0x69cc]

// Reserved address 27088 [0x69d0]

// Reserved address 27092 [0x69d4]

// Reserved address 27096 [0x69d8]

// Reserved address 27100 [0x69dc]

// Reserved address 27104 [0x69e0]

// Reserved address 27108 [0x69e4]

// Reserved address 27112 [0x69e8]

// Reserved address 27116 [0x69ec]

// Reserved address 27120 [0x69f0]

// Reserved address 27124 [0x69f4]

// Reserved address 27128 [0x69f8]

// Reserved address 27132 [0x69fc]

// Reserved address 27136 [0x6a00]

// Reserved address 27140 [0x6a04]

// Reserved address 27144 [0x6a08]

// Reserved address 27148 [0x6a0c]

// Reserved address 27152 [0x6a10]

// Reserved address 27156 [0x6a14]

// Reserved address 27160 [0x6a18]

// Reserved address 27164 [0x6a1c]

// Reserved address 27168 [0x6a20]

// Reserved address 27172 [0x6a24]

// Reserved address 27176 [0x6a28]

// Reserved address 27180 [0x6a2c]

// Reserved address 27184 [0x6a30]

// Reserved address 27188 [0x6a34]

// Reserved address 27192 [0x6a38]

// Reserved address 27196 [0x6a3c]

// Reserved address 27200 [0x6a40]

// Reserved address 27204 [0x6a44]

// Reserved address 27208 [0x6a48]

// Reserved address 27212 [0x6a4c]

// Reserved address 27216 [0x6a50]

// Reserved address 27220 [0x6a54]

// Reserved address 27224 [0x6a58]

// Reserved address 27228 [0x6a5c]

// Reserved address 27232 [0x6a60]

// Reserved address 27236 [0x6a64]

// Reserved address 27240 [0x6a68]

// Reserved address 27244 [0x6a6c]

// Reserved address 27248 [0x6a70]

// Reserved address 27252 [0x6a74]

// Reserved address 27256 [0x6a78]

// Reserved address 27260 [0x6a7c]

// Reserved address 27264 [0x6a80]

// Reserved address 27268 [0x6a84]

// Reserved address 27272 [0x6a88]

// Reserved address 27276 [0x6a8c]

// Reserved address 27280 [0x6a90]

// Reserved address 27284 [0x6a94]

// Reserved address 27288 [0x6a98]

// Reserved address 27292 [0x6a9c]

// Reserved address 27296 [0x6aa0]

// Reserved address 27300 [0x6aa4]

// Reserved address 27304 [0x6aa8]

// Reserved address 27308 [0x6aac]

// Reserved address 27312 [0x6ab0]

// Reserved address 27316 [0x6ab4]

// Reserved address 27320 [0x6ab8]

// Reserved address 27324 [0x6abc]

// Reserved address 27328 [0x6ac0]

// Reserved address 27332 [0x6ac4]

// Reserved address 27336 [0x6ac8]

// Reserved address 27340 [0x6acc]

// Reserved address 27344 [0x6ad0]

// Reserved address 27348 [0x6ad4]

// Reserved address 27352 [0x6ad8]

// Reserved address 27356 [0x6adc]

// Reserved address 27360 [0x6ae0]

// Reserved address 27364 [0x6ae4]

// Reserved address 27368 [0x6ae8]

// Reserved address 27372 [0x6aec]

// Reserved address 27376 [0x6af0]

// Reserved address 27380 [0x6af4]

// Reserved address 27384 [0x6af8]

// Reserved address 27388 [0x6afc]

// Reserved address 27392 [0x6b00]

// Reserved address 27396 [0x6b04]

// Reserved address 27400 [0x6b08]

// Reserved address 27404 [0x6b0c]

// Reserved address 27408 [0x6b10]

// Reserved address 27412 [0x6b14]

// Reserved address 27416 [0x6b18]

// Reserved address 27420 [0x6b1c]

// Reserved address 27424 [0x6b20]

// Reserved address 27428 [0x6b24]

// Reserved address 27432 [0x6b28]

// Reserved address 27436 [0x6b2c]

// Reserved address 27440 [0x6b30]

// Reserved address 27444 [0x6b34]

// Reserved address 27448 [0x6b38]

// Reserved address 27452 [0x6b3c]

// Reserved address 27456 [0x6b40]

// Reserved address 27460 [0x6b44]

// Reserved address 27464 [0x6b48]

// Reserved address 27468 [0x6b4c]

// Reserved address 27472 [0x6b50]

// Reserved address 27476 [0x6b54]

// Reserved address 27480 [0x6b58]

// Reserved address 27484 [0x6b5c]

// Reserved address 27488 [0x6b60]

// Reserved address 27492 [0x6b64]

// Reserved address 27496 [0x6b68]

// Reserved address 27500 [0x6b6c]

// Reserved address 27504 [0x6b70]

// Reserved address 27508 [0x6b74]

// Reserved address 27512 [0x6b78]

// Reserved address 27516 [0x6b7c]

// Reserved address 27520 [0x6b80]

// Reserved address 27524 [0x6b84]

// Reserved address 27528 [0x6b88]

// Reserved address 27532 [0x6b8c]

// Reserved address 27536 [0x6b90]

// Reserved address 27540 [0x6b94]

// Reserved address 27544 [0x6b98]

// Reserved address 27548 [0x6b9c]

// Reserved address 27552 [0x6ba0]

// Reserved address 27556 [0x6ba4]

// Reserved address 27560 [0x6ba8]

// Reserved address 27564 [0x6bac]

// Reserved address 27568 [0x6bb0]

// Reserved address 27572 [0x6bb4]

// Reserved address 27576 [0x6bb8]

// Reserved address 27580 [0x6bbc]

// Reserved address 27584 [0x6bc0]

// Reserved address 27588 [0x6bc4]

// Reserved address 27592 [0x6bc8]

// Reserved address 27596 [0x6bcc]

// Reserved address 27600 [0x6bd0]

// Reserved address 27604 [0x6bd4]

// Reserved address 27608 [0x6bd8]

// Reserved address 27612 [0x6bdc]

// Reserved address 27616 [0x6be0]

// Reserved address 27620 [0x6be4]

// Reserved address 27624 [0x6be8]

// Reserved address 27628 [0x6bec]

// Reserved address 27632 [0x6bf0]

// Reserved address 27636 [0x6bf4]

// Reserved address 27640 [0x6bf8]

// Reserved address 27644 [0x6bfc]

// Reserved address 27648 [0x6c00]

// Reserved address 27652 [0x6c04]

// Reserved address 27656 [0x6c08]

// Reserved address 27660 [0x6c0c]

// Reserved address 27664 [0x6c10]

// Reserved address 27668 [0x6c14]

// Reserved address 27672 [0x6c18]

// Reserved address 27676 [0x6c1c]

// Reserved address 27680 [0x6c20]

// Reserved address 27684 [0x6c24]

// Reserved address 27688 [0x6c28]

// Reserved address 27692 [0x6c2c]

// Reserved address 27696 [0x6c30]

// Reserved address 27700 [0x6c34]

// Reserved address 27704 [0x6c38]

// Reserved address 27708 [0x6c3c]

// Reserved address 27712 [0x6c40]

// Reserved address 27716 [0x6c44]

// Reserved address 27720 [0x6c48]

// Reserved address 27724 [0x6c4c]

// Reserved address 27728 [0x6c50]

// Reserved address 27732 [0x6c54]

// Reserved address 27736 [0x6c58]

// Reserved address 27740 [0x6c5c]

// Reserved address 27744 [0x6c60]

// Reserved address 27748 [0x6c64]

// Reserved address 27752 [0x6c68]

// Reserved address 27756 [0x6c6c]

// Reserved address 27760 [0x6c70]

// Reserved address 27764 [0x6c74]

// Reserved address 27768 [0x6c78]

// Reserved address 27772 [0x6c7c]

// Reserved address 27776 [0x6c80]

// Reserved address 27780 [0x6c84]

// Reserved address 27784 [0x6c88]

// Reserved address 27788 [0x6c8c]

// Reserved address 27792 [0x6c90]

// Reserved address 27796 [0x6c94]

// Reserved address 27800 [0x6c98]

// Reserved address 27804 [0x6c9c]

// Reserved address 27808 [0x6ca0]

// Reserved address 27812 [0x6ca4]

// Reserved address 27816 [0x6ca8]

// Reserved address 27820 [0x6cac]

// Reserved address 27824 [0x6cb0]

// Reserved address 27828 [0x6cb4]

// Reserved address 27832 [0x6cb8]

// Reserved address 27836 [0x6cbc]

// Reserved address 27840 [0x6cc0]

// Reserved address 27844 [0x6cc4]

// Reserved address 27848 [0x6cc8]

// Reserved address 27852 [0x6ccc]

// Reserved address 27856 [0x6cd0]

// Reserved address 27860 [0x6cd4]

// Reserved address 27864 [0x6cd8]

// Reserved address 27868 [0x6cdc]

// Reserved address 27872 [0x6ce0]

// Reserved address 27876 [0x6ce4]

// Reserved address 27880 [0x6ce8]

// Reserved address 27884 [0x6cec]

// Reserved address 27888 [0x6cf0]

// Reserved address 27892 [0x6cf4]

// Reserved address 27896 [0x6cf8]

// Reserved address 27900 [0x6cfc]

// Reserved address 27904 [0x6d00]

// Reserved address 27908 [0x6d04]

// Reserved address 27912 [0x6d08]

// Reserved address 27916 [0x6d0c]

// Reserved address 27920 [0x6d10]

// Reserved address 27924 [0x6d14]

// Reserved address 27928 [0x6d18]

// Reserved address 27932 [0x6d1c]

// Reserved address 27936 [0x6d20]

// Reserved address 27940 [0x6d24]

// Reserved address 27944 [0x6d28]

// Reserved address 27948 [0x6d2c]

// Reserved address 27952 [0x6d30]

// Reserved address 27956 [0x6d34]

// Reserved address 27960 [0x6d38]

// Reserved address 27964 [0x6d3c]

// Reserved address 27968 [0x6d40]

// Reserved address 27972 [0x6d44]

// Reserved address 27976 [0x6d48]

// Reserved address 27980 [0x6d4c]

// Reserved address 27984 [0x6d50]

// Reserved address 27988 [0x6d54]

// Reserved address 27992 [0x6d58]

// Reserved address 27996 [0x6d5c]

// Reserved address 28000 [0x6d60]

// Reserved address 28004 [0x6d64]

// Reserved address 28008 [0x6d68]

// Reserved address 28012 [0x6d6c]

// Reserved address 28016 [0x6d70]

// Reserved address 28020 [0x6d74]

// Reserved address 28024 [0x6d78]

// Reserved address 28028 [0x6d7c]

// Reserved address 28032 [0x6d80]

// Reserved address 28036 [0x6d84]

// Reserved address 28040 [0x6d88]

// Reserved address 28044 [0x6d8c]

// Reserved address 28048 [0x6d90]

// Reserved address 28052 [0x6d94]

// Reserved address 28056 [0x6d98]

// Reserved address 28060 [0x6d9c]

// Reserved address 28064 [0x6da0]

// Reserved address 28068 [0x6da4]

// Reserved address 28072 [0x6da8]

// Reserved address 28076 [0x6dac]

// Reserved address 28080 [0x6db0]

// Reserved address 28084 [0x6db4]

// Reserved address 28088 [0x6db8]

// Reserved address 28092 [0x6dbc]

// Reserved address 28096 [0x6dc0]

// Reserved address 28100 [0x6dc4]

// Reserved address 28104 [0x6dc8]

// Reserved address 28108 [0x6dcc]

// Reserved address 28112 [0x6dd0]

// Reserved address 28116 [0x6dd4]

// Reserved address 28120 [0x6dd8]

// Reserved address 28124 [0x6ddc]

// Reserved address 28128 [0x6de0]

// Reserved address 28132 [0x6de4]

// Reserved address 28136 [0x6de8]

// Reserved address 28140 [0x6dec]

// Reserved address 28144 [0x6df0]

// Reserved address 28148 [0x6df4]

// Reserved address 28152 [0x6df8]

// Reserved address 28156 [0x6dfc]

// Reserved address 28160 [0x6e00]

// Reserved address 28164 [0x6e04]

// Reserved address 28168 [0x6e08]

// Reserved address 28172 [0x6e0c]

// Reserved address 28176 [0x6e10]

// Reserved address 28180 [0x6e14]

// Reserved address 28184 [0x6e18]

// Reserved address 28188 [0x6e1c]

// Reserved address 28192 [0x6e20]

// Reserved address 28196 [0x6e24]

// Reserved address 28200 [0x6e28]

// Reserved address 28204 [0x6e2c]

// Reserved address 28208 [0x6e30]

// Reserved address 28212 [0x6e34]

// Reserved address 28216 [0x6e38]

// Reserved address 28220 [0x6e3c]

// Reserved address 28224 [0x6e40]

// Reserved address 28228 [0x6e44]

// Reserved address 28232 [0x6e48]

// Reserved address 28236 [0x6e4c]

// Reserved address 28240 [0x6e50]

// Reserved address 28244 [0x6e54]

// Reserved address 28248 [0x6e58]

// Reserved address 28252 [0x6e5c]

// Reserved address 28256 [0x6e60]

// Reserved address 28260 [0x6e64]

// Reserved address 28264 [0x6e68]

// Reserved address 28268 [0x6e6c]

// Reserved address 28272 [0x6e70]

// Reserved address 28276 [0x6e74]

// Reserved address 28280 [0x6e78]

// Reserved address 28284 [0x6e7c]

// Reserved address 28288 [0x6e80]

// Reserved address 28292 [0x6e84]

// Reserved address 28296 [0x6e88]

// Reserved address 28300 [0x6e8c]

// Reserved address 28304 [0x6e90]

// Reserved address 28308 [0x6e94]

// Reserved address 28312 [0x6e98]

// Reserved address 28316 [0x6e9c]

// Reserved address 28320 [0x6ea0]

// Reserved address 28324 [0x6ea4]

// Reserved address 28328 [0x6ea8]

// Reserved address 28332 [0x6eac]

// Reserved address 28336 [0x6eb0]

// Reserved address 28340 [0x6eb4]

// Reserved address 28344 [0x6eb8]

// Reserved address 28348 [0x6ebc]

// Reserved address 28352 [0x6ec0]

// Reserved address 28356 [0x6ec4]

// Reserved address 28360 [0x6ec8]

// Reserved address 28364 [0x6ecc]

// Reserved address 28368 [0x6ed0]

// Reserved address 28372 [0x6ed4]

// Reserved address 28376 [0x6ed8]

// Reserved address 28380 [0x6edc]

// Reserved address 28384 [0x6ee0]

// Reserved address 28388 [0x6ee4]

// Reserved address 28392 [0x6ee8]

// Reserved address 28396 [0x6eec]

// Reserved address 28400 [0x6ef0]

// Reserved address 28404 [0x6ef4]

// Reserved address 28408 [0x6ef8]

// Reserved address 28412 [0x6efc]

// Reserved address 28416 [0x6f00]

// Reserved address 28420 [0x6f04]

// Reserved address 28424 [0x6f08]

// Reserved address 28428 [0x6f0c]

// Reserved address 28432 [0x6f10]

// Reserved address 28436 [0x6f14]

// Reserved address 28440 [0x6f18]

// Reserved address 28444 [0x6f1c]

// Reserved address 28448 [0x6f20]

// Reserved address 28452 [0x6f24]

// Reserved address 28456 [0x6f28]

// Reserved address 28460 [0x6f2c]

// Reserved address 28464 [0x6f30]

// Reserved address 28468 [0x6f34]

// Reserved address 28472 [0x6f38]

// Reserved address 28476 [0x6f3c]

// Reserved address 28480 [0x6f40]

// Reserved address 28484 [0x6f44]

// Reserved address 28488 [0x6f48]

// Reserved address 28492 [0x6f4c]

// Reserved address 28496 [0x6f50]

// Reserved address 28500 [0x6f54]

// Reserved address 28504 [0x6f58]

// Reserved address 28508 [0x6f5c]

// Reserved address 28512 [0x6f60]

// Reserved address 28516 [0x6f64]

// Reserved address 28520 [0x6f68]

// Reserved address 28524 [0x6f6c]

// Reserved address 28528 [0x6f70]

// Reserved address 28532 [0x6f74]

// Reserved address 28536 [0x6f78]

// Reserved address 28540 [0x6f7c]

// Reserved address 28544 [0x6f80]

// Reserved address 28548 [0x6f84]

// Reserved address 28552 [0x6f88]

// Reserved address 28556 [0x6f8c]

// Reserved address 28560 [0x6f90]

// Reserved address 28564 [0x6f94]

// Reserved address 28568 [0x6f98]

// Reserved address 28572 [0x6f9c]

// Reserved address 28576 [0x6fa0]

// Reserved address 28580 [0x6fa4]

// Reserved address 28584 [0x6fa8]

// Reserved address 28588 [0x6fac]

// Reserved address 28592 [0x6fb0]

// Reserved address 28596 [0x6fb4]

// Reserved address 28600 [0x6fb8]

// Reserved address 28604 [0x6fbc]

// Reserved address 28608 [0x6fc0]

// Reserved address 28612 [0x6fc4]

// Reserved address 28616 [0x6fc8]

// Reserved address 28620 [0x6fcc]

// Reserved address 28624 [0x6fd0]

// Reserved address 28628 [0x6fd4]

// Reserved address 28632 [0x6fd8]

// Reserved address 28636 [0x6fdc]

// Reserved address 28640 [0x6fe0]

// Reserved address 28644 [0x6fe4]

// Reserved address 28648 [0x6fe8]

// Reserved address 28652 [0x6fec]

// Reserved address 28656 [0x6ff0]

// Reserved address 28660 [0x6ff4]

// Reserved address 28664 [0x6ff8]

// Reserved address 28668 [0x6ffc]

// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0                     _MK_ADDR_CONST(0x7000)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_SECURE                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_SCR                         0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_WORD_COUNT                  0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_RESET_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_READ_MASK                   _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_WRITE_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_CLK_OVR_ON_RANGE                    0:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_CLK_OVR_ON_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                        _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_TSA_SPARE_REGS_FIELD                        _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_TSA_SPARE_REGS_RANGE                        31:24
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_STATIC0_CSR_AXISR_0
#define TSA_CONFIG_STATIC0_CSR_AXISR_0                  _MK_ADDR_CONST(0x7004)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_SECURE                   0x0
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_SCR                      0
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_WORD_COUNT                       0x1
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_RESET_VAL                        _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_RESET_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_READ_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_REORDER_DEPTH_LIMIT_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_REORDER_DEPTH_LIMIT_FIELD                        _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_AXISR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_REORDER_DEPTH_LIMIT_RANGE                        8:0
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_REORDER_DEPTH_LIMIT_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_REORDER_DEPTH_LIMIT_DEFAULT                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                    NONE
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_REORDER_DEPTH_LIMIT_NONE                 _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_AXISR_0_SO_DEV_HUBID_SHIFT                       _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_SO_DEV_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_AXISR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_SO_DEV_HUBID_RANGE                       9:9
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_SO_DEV_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_SO_DEV_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_SO_DEV_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_SO_DEV_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_SO_DEV_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_SO_DEV_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_SO_DEV_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_SHIFT                       _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_RANGE                       10:10
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_AXISR_0_MEMTYPE_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_MEMTYPE_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_AXISR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_MEMTYPE_OVERRIDE_RANGE                   12:11
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_MEMTYPE_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_MEMTYPE_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_MEMTYPE_OVERRIDE_INIT_ENUM                       PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_MEMTYPE_OVERRIDE_PASSTHRU                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_MEMTYPE_OVERRIDE_NORMAL                  _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_MEMTYPE_OVERRIDE_SO_DEV                  _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_OVERRIDE_RANGE                      13:13
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                  DISABLE
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_AXISR_0_NORMAL_HUBID_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_AXISW_0
#define TSA_CONFIG_STATIC0_CSW_AXISW_0                  _MK_ADDR_CONST(0x7008)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_SECURE                   0x0
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_SCR                      0
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_WORD_COUNT                       0x1
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_RESET_VAL                        _MK_MASK_CONST(0x1100)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_RESET_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_READ_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_REORDER_DEPTH_LIMIT_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_REORDER_DEPTH_LIMIT_FIELD                        _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_AXISW_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_REORDER_DEPTH_LIMIT_RANGE                        8:0
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_REORDER_DEPTH_LIMIT_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_REORDER_DEPTH_LIMIT_DEFAULT                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_REORDER_DEPTH_LIMIT_INIT_ENUM                    NONE
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_REORDER_DEPTH_LIMIT_NONE                 _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_AXISW_0_SO_DEV_HUBID_SHIFT                       _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_SO_DEV_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_AXISW_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_SO_DEV_HUBID_RANGE                       9:9
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_SO_DEV_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_SO_DEV_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_SO_DEV_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_SO_DEV_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_SO_DEV_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_SO_DEV_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_SO_DEV_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_SO_DEV_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_SHIFT                       _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_RANGE                       10:10
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_AXISW_0_MEMTYPE_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_MEMTYPE_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_AXISW_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_MEMTYPE_OVERRIDE_RANGE                   12:11
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_MEMTYPE_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_MEMTYPE_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_MEMTYPE_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_MEMTYPE_OVERRIDE_INIT_ENUM                       SO_DEV
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_MEMTYPE_OVERRIDE_PASSTHRU                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_MEMTYPE_OVERRIDE_NORMAL                  _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_MEMTYPE_OVERRIDE_SO_DEV                  _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_OVERRIDE_RANGE                      13:13
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                  DISABLE
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_AXISW_0_NORMAL_HUBID_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_AXIS_0
#define TSA_CONFIG_STATIC0_AXIS_0                       _MK_ADDR_CONST(0x700c)
#define TSA_CONFIG_STATIC0_AXIS_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_AXIS_0_SCR                   0
#define TSA_CONFIG_STATIC0_AXIS_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_AXIS_0_RESET_VAL                     _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_AXIS_0_RESET_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_AXIS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AXIS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AXIS_0_READ_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_AXIS_0_WRITE_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_AXIS_0_HUB_MASK_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_AXIS_0_HUB_MASK_FIELD                        _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_AXIS_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_AXIS_0_HUB_MASK_RANGE                        21:0
#define TSA_CONFIG_STATIC0_AXIS_0_HUB_MASK_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_AXIS_0_HUB_MASK_DEFAULT                      _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_AXIS_0_HUB_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_AXIS_0_HUB_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AXIS_0_HUB_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AXIS_0_HUB_MASK_INIT_ENUM                    ONEKB
#define TSA_CONFIG_STATIC0_AXIS_0_HUB_MASK_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_AXIS_0_HUB_MASK_ONEKB                        _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_AXIS_0_ERR_HANDLING_OVR_MODE_SHIFT                   _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_AXIS_0_ERR_HANDLING_OVR_MODE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_AXIS_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_AXIS_0_ERR_HANDLING_OVR_MODE_RANGE                   31:30
#define TSA_CONFIG_STATIC0_AXIS_0_ERR_HANDLING_OVR_MODE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_AXIS_0_ERR_HANDLING_OVR_MODE_DEFAULT                 _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_AXIS_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_AXIS_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AXIS_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AXIS_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                       MODE2
#define TSA_CONFIG_STATIC0_AXIS_0_ERR_HANDLING_OVR_MODE_MODE0                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_AXIS_0_ERR_HANDLING_OVR_MODE_MODE1                   _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_AXIS_0_ERR_HANDLING_OVR_MODE_MODE2                   _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_AXIS_0
#define TSA_CONFIG_STATIC1_AXIS_0                       _MK_ADDR_CONST(0x7010)
#define TSA_CONFIG_STATIC1_AXIS_0_SECURE                        0x0
#define TSA_CONFIG_STATIC1_AXIS_0_SCR                   0
#define TSA_CONFIG_STATIC1_AXIS_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC1_AXIS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AXIS_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_AXIS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AXIS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AXIS_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_AXIS_0_WRITE_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_AXIS_0_RCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_AXIS_0_RCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_AXIS_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_AXIS_0_RCLK_OVERRIDE_RANGE                   0:0
#define TSA_CONFIG_STATIC1_AXIS_0_RCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_AXIS_0_RCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AXIS_0_RCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_AXIS_0_RCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AXIS_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AXIS_0_RCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_AXIS_0_RCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_AXIS_0_RCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_AXIS_0_WCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_AXIS_0_WCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_AXIS_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_AXIS_0_WCLK_OVERRIDE_RANGE                   1:1
#define TSA_CONFIG_STATIC1_AXIS_0_WCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_AXIS_0_WCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AXIS_0_WCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_AXIS_0_WCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AXIS_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AXIS_0_WCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_AXIS_0_WCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_AXIS_0_WCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVERRIDE_RANGE                   2:2
#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVR_MODE_SHIFT                   _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVR_MODE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVR_MODE_RANGE                   3:3
#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVR_MODE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVR_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVR_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVR_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVR_MODE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVR_MODE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_AXIS_0_CCLK_OVR_MODE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_INTERNAL_NIC_ARB_0
#define TSA_CONFIG_INTERNAL_NIC_ARB_0                   _MK_ADDR_CONST(0x7014)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_SECURE                    0x0
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_SCR                       0
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_WORD_COUNT                        0x1
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_RESET_VAL                         _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_RESET_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_READ_MASK                         _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_WRITE_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_WR_WEIGHT_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_WR_WEIGHT_FIELD                   _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_NIC_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_WR_WEIGHT_RANGE                   4:0
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_WR_WEIGHT_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_WR_WEIGHT_DEFAULT                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_WR_WEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_WR_WEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_NIC_ARB_0_RD_WEIGHT_SHIFT                   _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_RD_WEIGHT_FIELD                   _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_NIC_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_RD_WEIGHT_RANGE                   12:8
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_RD_WEIGHT_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_RD_WEIGHT_DEFAULT                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_RD_WEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_RD_WEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_NIC_ARB_0_WEIGHT_OVR_MODE_SHIFT                     _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_WEIGHT_OVR_MODE_FIELD                     _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_NIC_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_WEIGHT_OVR_MODE_RANGE                     17:16
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_WEIGHT_OVR_MODE_WOFFSET                   0x0
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_WEIGHT_OVR_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_NIC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0                       _MK_ADDR_CONST(0x7018)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_SECURE                        0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_SCR                   0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_WORD_COUNT                    0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_RESET_VAL                     _MK_MASK_CONST(0x20101)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_RESET_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_READ_MASK                     _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_WRITE_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_WR_WEIGHT_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_WR_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_WR_WEIGHT_RANGE                       4:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_WR_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_WR_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_WR_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_WR_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_RD_WEIGHT_SHIFT                       _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_RD_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_RD_WEIGHT_RANGE                       12:8
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_RD_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_RD_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_RD_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_RD_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_RANGE                 17:16
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0                       _MK_ADDR_CONST(0x701c)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_SECURE                        0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_SCR                   0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_WORD_COUNT                    0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_RESET_VAL                     _MK_MASK_CONST(0x20101)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_RESET_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_READ_MASK                     _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_WRITE_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_WR_WEIGHT_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_WR_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_WR_WEIGHT_RANGE                       4:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_WR_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_WR_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_WR_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_WR_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_RD_WEIGHT_SHIFT                       _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_RD_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_RD_WEIGHT_RANGE                       12:8
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_RD_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_RD_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_RD_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_RD_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_RANGE                 17:16
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0                       _MK_ADDR_CONST(0x7020)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_SECURE                        0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_SCR                   0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_WORD_COUNT                    0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_RESET_VAL                     _MK_MASK_CONST(0x20101)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_RESET_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_READ_MASK                     _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_WRITE_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_WR_WEIGHT_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_WR_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_WR_WEIGHT_RANGE                       4:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_WR_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_WR_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_WR_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_WR_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_RD_WEIGHT_SHIFT                       _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_RD_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_RD_WEIGHT_RANGE                       12:8
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_RD_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_RD_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_RD_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_RD_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_RANGE                 17:16
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 28708 [0x7024]

// Reserved address 28712 [0x7028]

// Reserved address 28716 [0x702c]

// Reserved address 28720 [0x7030]

// Reserved address 28724 [0x7034]

// Reserved address 28728 [0x7038]

// Reserved address 28732 [0x703c]

// Reserved address 28736 [0x7040]

// Reserved address 28740 [0x7044]

// Reserved address 28744 [0x7048]

// Reserved address 28748 [0x704c]

// Reserved address 28752 [0x7050]

// Reserved address 28756 [0x7054]

// Reserved address 28760 [0x7058]

// Reserved address 28764 [0x705c]

// Reserved address 28768 [0x7060]

// Reserved address 28772 [0x7064]

// Reserved address 28776 [0x7068]

// Reserved address 28780 [0x706c]

// Reserved address 28784 [0x7070]

// Reserved address 28788 [0x7074]

// Reserved address 28792 [0x7078]

// Reserved address 28796 [0x707c]

// Reserved address 28800 [0x7080]

// Reserved address 28804 [0x7084]

// Reserved address 28808 [0x7088]

// Reserved address 28812 [0x708c]

// Reserved address 28816 [0x7090]

// Reserved address 28820 [0x7094]

// Reserved address 28824 [0x7098]

// Reserved address 28828 [0x709c]

// Reserved address 28832 [0x70a0]

// Reserved address 28836 [0x70a4]

// Reserved address 28840 [0x70a8]

// Reserved address 28844 [0x70ac]

// Reserved address 28848 [0x70b0]

// Reserved address 28852 [0x70b4]

// Reserved address 28856 [0x70b8]

// Reserved address 28860 [0x70bc]

// Reserved address 28864 [0x70c0]

// Reserved address 28868 [0x70c4]

// Reserved address 28872 [0x70c8]

// Reserved address 28876 [0x70cc]

// Reserved address 28880 [0x70d0]

// Reserved address 28884 [0x70d4]

// Reserved address 28888 [0x70d8]

// Reserved address 28892 [0x70dc]

// Reserved address 28896 [0x70e0]

// Reserved address 28900 [0x70e4]

// Reserved address 28904 [0x70e8]

// Reserved address 28908 [0x70ec]

// Reserved address 28912 [0x70f0]

// Reserved address 28916 [0x70f4]

// Reserved address 28920 [0x70f8]

// Reserved address 28924 [0x70fc]

// Reserved address 28928 [0x7100]

// Reserved address 28932 [0x7104]

// Reserved address 28936 [0x7108]

// Reserved address 28940 [0x710c]

// Reserved address 28944 [0x7110]

// Reserved address 28948 [0x7114]

// Reserved address 28952 [0x7118]

// Reserved address 28956 [0x711c]

// Reserved address 28960 [0x7120]

// Reserved address 28964 [0x7124]

// Reserved address 28968 [0x7128]

// Reserved address 28972 [0x712c]

// Reserved address 28976 [0x7130]

// Reserved address 28980 [0x7134]

// Reserved address 28984 [0x7138]

// Reserved address 28988 [0x713c]

// Reserved address 28992 [0x7140]

// Reserved address 28996 [0x7144]

// Reserved address 29000 [0x7148]

// Reserved address 29004 [0x714c]

// Reserved address 29008 [0x7150]

// Reserved address 29012 [0x7154]

// Reserved address 29016 [0x7158]

// Reserved address 29020 [0x715c]

// Reserved address 29024 [0x7160]

// Reserved address 29028 [0x7164]

// Reserved address 29032 [0x7168]

// Reserved address 29036 [0x716c]

// Reserved address 29040 [0x7170]

// Reserved address 29044 [0x7174]

// Reserved address 29048 [0x7178]

// Reserved address 29052 [0x717c]

// Reserved address 29056 [0x7180]

// Reserved address 29060 [0x7184]

// Reserved address 29064 [0x7188]

// Reserved address 29068 [0x718c]

// Reserved address 29072 [0x7190]

// Reserved address 29076 [0x7194]

// Reserved address 29080 [0x7198]

// Reserved address 29084 [0x719c]

// Reserved address 29088 [0x71a0]

// Reserved address 29092 [0x71a4]

// Reserved address 29096 [0x71a8]

// Reserved address 29100 [0x71ac]

// Reserved address 29104 [0x71b0]

// Reserved address 29108 [0x71b4]

// Reserved address 29112 [0x71b8]

// Reserved address 29116 [0x71bc]

// Reserved address 29120 [0x71c0]

// Reserved address 29124 [0x71c4]

// Reserved address 29128 [0x71c8]

// Reserved address 29132 [0x71cc]

// Reserved address 29136 [0x71d0]

// Reserved address 29140 [0x71d4]

// Reserved address 29144 [0x71d8]

// Reserved address 29148 [0x71dc]

// Reserved address 29152 [0x71e0]

// Reserved address 29156 [0x71e4]

// Reserved address 29160 [0x71e8]

// Reserved address 29164 [0x71ec]

// Reserved address 29168 [0x71f0]

// Reserved address 29172 [0x71f4]

// Reserved address 29176 [0x71f8]

// Reserved address 29180 [0x71fc]

// Reserved address 29184 [0x7200]

// Reserved address 29188 [0x7204]

// Reserved address 29192 [0x7208]

// Reserved address 29196 [0x720c]

// Reserved address 29200 [0x7210]

// Reserved address 29204 [0x7214]

// Reserved address 29208 [0x7218]

// Reserved address 29212 [0x721c]

// Reserved address 29216 [0x7220]

// Reserved address 29220 [0x7224]

// Reserved address 29224 [0x7228]

// Reserved address 29228 [0x722c]

// Reserved address 29232 [0x7230]

// Reserved address 29236 [0x7234]

// Reserved address 29240 [0x7238]

// Reserved address 29244 [0x723c]

// Reserved address 29248 [0x7240]

// Reserved address 29252 [0x7244]

// Reserved address 29256 [0x7248]

// Reserved address 29260 [0x724c]

// Reserved address 29264 [0x7250]

// Reserved address 29268 [0x7254]

// Reserved address 29272 [0x7258]

// Reserved address 29276 [0x725c]

// Reserved address 29280 [0x7260]

// Reserved address 29284 [0x7264]

// Reserved address 29288 [0x7268]

// Reserved address 29292 [0x726c]

// Reserved address 29296 [0x7270]

// Reserved address 29300 [0x7274]

// Reserved address 29304 [0x7278]

// Reserved address 29308 [0x727c]

// Reserved address 29312 [0x7280]

// Reserved address 29316 [0x7284]

// Reserved address 29320 [0x7288]

// Reserved address 29324 [0x728c]

// Reserved address 29328 [0x7290]

// Reserved address 29332 [0x7294]

// Reserved address 29336 [0x7298]

// Reserved address 29340 [0x729c]

// Reserved address 29344 [0x72a0]

// Reserved address 29348 [0x72a4]

// Reserved address 29352 [0x72a8]

// Reserved address 29356 [0x72ac]

// Reserved address 29360 [0x72b0]

// Reserved address 29364 [0x72b4]

// Reserved address 29368 [0x72b8]

// Reserved address 29372 [0x72bc]

// Reserved address 29376 [0x72c0]

// Reserved address 29380 [0x72c4]

// Reserved address 29384 [0x72c8]

// Reserved address 29388 [0x72cc]

// Reserved address 29392 [0x72d0]

// Reserved address 29396 [0x72d4]

// Reserved address 29400 [0x72d8]

// Reserved address 29404 [0x72dc]

// Reserved address 29408 [0x72e0]

// Reserved address 29412 [0x72e4]

// Reserved address 29416 [0x72e8]

// Reserved address 29420 [0x72ec]

// Reserved address 29424 [0x72f0]

// Reserved address 29428 [0x72f4]

// Reserved address 29432 [0x72f8]

// Reserved address 29436 [0x72fc]

// Reserved address 29440 [0x7300]

// Reserved address 29444 [0x7304]

// Reserved address 29448 [0x7308]

// Reserved address 29452 [0x730c]

// Reserved address 29456 [0x7310]

// Reserved address 29460 [0x7314]

// Reserved address 29464 [0x7318]

// Reserved address 29468 [0x731c]

// Reserved address 29472 [0x7320]

// Reserved address 29476 [0x7324]

// Reserved address 29480 [0x7328]

// Reserved address 29484 [0x732c]

// Reserved address 29488 [0x7330]

// Reserved address 29492 [0x7334]

// Reserved address 29496 [0x7338]

// Reserved address 29500 [0x733c]

// Reserved address 29504 [0x7340]

// Reserved address 29508 [0x7344]

// Reserved address 29512 [0x7348]

// Reserved address 29516 [0x734c]

// Reserved address 29520 [0x7350]

// Reserved address 29524 [0x7354]

// Reserved address 29528 [0x7358]

// Reserved address 29532 [0x735c]

// Reserved address 29536 [0x7360]

// Reserved address 29540 [0x7364]

// Reserved address 29544 [0x7368]

// Reserved address 29548 [0x736c]

// Reserved address 29552 [0x7370]

// Reserved address 29556 [0x7374]

// Reserved address 29560 [0x7378]

// Reserved address 29564 [0x737c]

// Reserved address 29568 [0x7380]

// Reserved address 29572 [0x7384]

// Reserved address 29576 [0x7388]

// Reserved address 29580 [0x738c]

// Reserved address 29584 [0x7390]

// Reserved address 29588 [0x7394]

// Reserved address 29592 [0x7398]

// Reserved address 29596 [0x739c]

// Reserved address 29600 [0x73a0]

// Reserved address 29604 [0x73a4]

// Reserved address 29608 [0x73a8]

// Reserved address 29612 [0x73ac]

// Reserved address 29616 [0x73b0]

// Reserved address 29620 [0x73b4]

// Reserved address 29624 [0x73b8]

// Reserved address 29628 [0x73bc]

// Reserved address 29632 [0x73c0]

// Reserved address 29636 [0x73c4]

// Reserved address 29640 [0x73c8]

// Reserved address 29644 [0x73cc]

// Reserved address 29648 [0x73d0]

// Reserved address 29652 [0x73d4]

// Reserved address 29656 [0x73d8]

// Reserved address 29660 [0x73dc]

// Reserved address 29664 [0x73e0]

// Reserved address 29668 [0x73e4]

// Reserved address 29672 [0x73e8]

// Reserved address 29676 [0x73ec]

// Reserved address 29680 [0x73f0]

// Reserved address 29684 [0x73f4]

// Reserved address 29688 [0x73f8]

// Reserved address 29692 [0x73fc]

// Reserved address 29696 [0x7400]

// Reserved address 29700 [0x7404]

// Reserved address 29704 [0x7408]

// Reserved address 29708 [0x740c]

// Reserved address 29712 [0x7410]

// Reserved address 29716 [0x7414]

// Reserved address 29720 [0x7418]

// Reserved address 29724 [0x741c]

// Reserved address 29728 [0x7420]

// Reserved address 29732 [0x7424]

// Reserved address 29736 [0x7428]

// Reserved address 29740 [0x742c]

// Reserved address 29744 [0x7430]

// Reserved address 29748 [0x7434]

// Reserved address 29752 [0x7438]

// Reserved address 29756 [0x743c]

// Reserved address 29760 [0x7440]

// Reserved address 29764 [0x7444]

// Reserved address 29768 [0x7448]

// Reserved address 29772 [0x744c]

// Reserved address 29776 [0x7450]

// Reserved address 29780 [0x7454]

// Reserved address 29784 [0x7458]

// Reserved address 29788 [0x745c]

// Reserved address 29792 [0x7460]

// Reserved address 29796 [0x7464]

// Reserved address 29800 [0x7468]

// Reserved address 29804 [0x746c]

// Reserved address 29808 [0x7470]

// Reserved address 29812 [0x7474]

// Reserved address 29816 [0x7478]

// Reserved address 29820 [0x747c]

// Reserved address 29824 [0x7480]

// Reserved address 29828 [0x7484]

// Reserved address 29832 [0x7488]

// Reserved address 29836 [0x748c]

// Reserved address 29840 [0x7490]

// Reserved address 29844 [0x7494]

// Reserved address 29848 [0x7498]

// Reserved address 29852 [0x749c]

// Reserved address 29856 [0x74a0]

// Reserved address 29860 [0x74a4]

// Reserved address 29864 [0x74a8]

// Reserved address 29868 [0x74ac]

// Reserved address 29872 [0x74b0]

// Reserved address 29876 [0x74b4]

// Reserved address 29880 [0x74b8]

// Reserved address 29884 [0x74bc]

// Reserved address 29888 [0x74c0]

// Reserved address 29892 [0x74c4]

// Reserved address 29896 [0x74c8]

// Reserved address 29900 [0x74cc]

// Reserved address 29904 [0x74d0]

// Reserved address 29908 [0x74d4]

// Reserved address 29912 [0x74d8]

// Reserved address 29916 [0x74dc]

// Reserved address 29920 [0x74e0]

// Reserved address 29924 [0x74e4]

// Reserved address 29928 [0x74e8]

// Reserved address 29932 [0x74ec]

// Reserved address 29936 [0x74f0]

// Reserved address 29940 [0x74f4]

// Reserved address 29944 [0x74f8]

// Reserved address 29948 [0x74fc]

// Reserved address 29952 [0x7500]

// Reserved address 29956 [0x7504]

// Reserved address 29960 [0x7508]

// Reserved address 29964 [0x750c]

// Reserved address 29968 [0x7510]

// Reserved address 29972 [0x7514]

// Reserved address 29976 [0x7518]

// Reserved address 29980 [0x751c]

// Reserved address 29984 [0x7520]

// Reserved address 29988 [0x7524]

// Reserved address 29992 [0x7528]

// Reserved address 29996 [0x752c]

// Reserved address 30000 [0x7530]

// Reserved address 30004 [0x7534]

// Reserved address 30008 [0x7538]

// Reserved address 30012 [0x753c]

// Reserved address 30016 [0x7540]

// Reserved address 30020 [0x7544]

// Reserved address 30024 [0x7548]

// Reserved address 30028 [0x754c]

// Reserved address 30032 [0x7550]

// Reserved address 30036 [0x7554]

// Reserved address 30040 [0x7558]

// Reserved address 30044 [0x755c]

// Reserved address 30048 [0x7560]

// Reserved address 30052 [0x7564]

// Reserved address 30056 [0x7568]

// Reserved address 30060 [0x756c]

// Reserved address 30064 [0x7570]

// Reserved address 30068 [0x7574]

// Reserved address 30072 [0x7578]

// Reserved address 30076 [0x757c]

// Reserved address 30080 [0x7580]

// Reserved address 30084 [0x7584]

// Reserved address 30088 [0x7588]

// Reserved address 30092 [0x758c]

// Reserved address 30096 [0x7590]

// Reserved address 30100 [0x7594]

// Reserved address 30104 [0x7598]

// Reserved address 30108 [0x759c]

// Reserved address 30112 [0x75a0]

// Reserved address 30116 [0x75a4]

// Reserved address 30120 [0x75a8]

// Reserved address 30124 [0x75ac]

// Reserved address 30128 [0x75b0]

// Reserved address 30132 [0x75b4]

// Reserved address 30136 [0x75b8]

// Reserved address 30140 [0x75bc]

// Reserved address 30144 [0x75c0]

// Reserved address 30148 [0x75c4]

// Reserved address 30152 [0x75c8]

// Reserved address 30156 [0x75cc]

// Reserved address 30160 [0x75d0]

// Reserved address 30164 [0x75d4]

// Reserved address 30168 [0x75d8]

// Reserved address 30172 [0x75dc]

// Reserved address 30176 [0x75e0]

// Reserved address 30180 [0x75e4]

// Reserved address 30184 [0x75e8]

// Reserved address 30188 [0x75ec]

// Reserved address 30192 [0x75f0]

// Reserved address 30196 [0x75f4]

// Reserved address 30200 [0x75f8]

// Reserved address 30204 [0x75fc]

// Reserved address 30208 [0x7600]

// Reserved address 30212 [0x7604]

// Reserved address 30216 [0x7608]

// Reserved address 30220 [0x760c]

// Reserved address 30224 [0x7610]

// Reserved address 30228 [0x7614]

// Reserved address 30232 [0x7618]

// Reserved address 30236 [0x761c]

// Reserved address 30240 [0x7620]

// Reserved address 30244 [0x7624]

// Reserved address 30248 [0x7628]

// Reserved address 30252 [0x762c]

// Reserved address 30256 [0x7630]

// Reserved address 30260 [0x7634]

// Reserved address 30264 [0x7638]

// Reserved address 30268 [0x763c]

// Reserved address 30272 [0x7640]

// Reserved address 30276 [0x7644]

// Reserved address 30280 [0x7648]

// Reserved address 30284 [0x764c]

// Reserved address 30288 [0x7650]

// Reserved address 30292 [0x7654]

// Reserved address 30296 [0x7658]

// Reserved address 30300 [0x765c]

// Reserved address 30304 [0x7660]

// Reserved address 30308 [0x7664]

// Reserved address 30312 [0x7668]

// Reserved address 30316 [0x766c]

// Reserved address 30320 [0x7670]

// Reserved address 30324 [0x7674]

// Reserved address 30328 [0x7678]

// Reserved address 30332 [0x767c]

// Reserved address 30336 [0x7680]

// Reserved address 30340 [0x7684]

// Reserved address 30344 [0x7688]

// Reserved address 30348 [0x768c]

// Reserved address 30352 [0x7690]

// Reserved address 30356 [0x7694]

// Reserved address 30360 [0x7698]

// Reserved address 30364 [0x769c]

// Reserved address 30368 [0x76a0]

// Reserved address 30372 [0x76a4]

// Reserved address 30376 [0x76a8]

// Reserved address 30380 [0x76ac]

// Reserved address 30384 [0x76b0]

// Reserved address 30388 [0x76b4]

// Reserved address 30392 [0x76b8]

// Reserved address 30396 [0x76bc]

// Reserved address 30400 [0x76c0]

// Reserved address 30404 [0x76c4]

// Reserved address 30408 [0x76c8]

// Reserved address 30412 [0x76cc]

// Reserved address 30416 [0x76d0]

// Reserved address 30420 [0x76d4]

// Reserved address 30424 [0x76d8]

// Reserved address 30428 [0x76dc]

// Reserved address 30432 [0x76e0]

// Reserved address 30436 [0x76e4]

// Reserved address 30440 [0x76e8]

// Reserved address 30444 [0x76ec]

// Reserved address 30448 [0x76f0]

// Reserved address 30452 [0x76f4]

// Reserved address 30456 [0x76f8]

// Reserved address 30460 [0x76fc]

// Reserved address 30464 [0x7700]

// Reserved address 30468 [0x7704]

// Reserved address 30472 [0x7708]

// Reserved address 30476 [0x770c]

// Reserved address 30480 [0x7710]

// Reserved address 30484 [0x7714]

// Reserved address 30488 [0x7718]

// Reserved address 30492 [0x771c]

// Reserved address 30496 [0x7720]

// Reserved address 30500 [0x7724]

// Reserved address 30504 [0x7728]

// Reserved address 30508 [0x772c]

// Reserved address 30512 [0x7730]

// Reserved address 30516 [0x7734]

// Reserved address 30520 [0x7738]

// Reserved address 30524 [0x773c]

// Reserved address 30528 [0x7740]

// Reserved address 30532 [0x7744]

// Reserved address 30536 [0x7748]

// Reserved address 30540 [0x774c]

// Reserved address 30544 [0x7750]

// Reserved address 30548 [0x7754]

// Reserved address 30552 [0x7758]

// Reserved address 30556 [0x775c]

// Reserved address 30560 [0x7760]

// Reserved address 30564 [0x7764]

// Reserved address 30568 [0x7768]

// Reserved address 30572 [0x776c]

// Reserved address 30576 [0x7770]

// Reserved address 30580 [0x7774]

// Reserved address 30584 [0x7778]

// Reserved address 30588 [0x777c]

// Reserved address 30592 [0x7780]

// Reserved address 30596 [0x7784]

// Reserved address 30600 [0x7788]

// Reserved address 30604 [0x778c]

// Reserved address 30608 [0x7790]

// Reserved address 30612 [0x7794]

// Reserved address 30616 [0x7798]

// Reserved address 30620 [0x779c]

// Reserved address 30624 [0x77a0]

// Reserved address 30628 [0x77a4]

// Reserved address 30632 [0x77a8]

// Reserved address 30636 [0x77ac]

// Reserved address 30640 [0x77b0]

// Reserved address 30644 [0x77b4]

// Reserved address 30648 [0x77b8]

// Reserved address 30652 [0x77bc]

// Reserved address 30656 [0x77c0]

// Reserved address 30660 [0x77c4]

// Reserved address 30664 [0x77c8]

// Reserved address 30668 [0x77cc]

// Reserved address 30672 [0x77d0]

// Reserved address 30676 [0x77d4]

// Reserved address 30680 [0x77d8]

// Reserved address 30684 [0x77dc]

// Reserved address 30688 [0x77e0]

// Reserved address 30692 [0x77e4]

// Reserved address 30696 [0x77e8]

// Reserved address 30700 [0x77ec]

// Reserved address 30704 [0x77f0]

// Reserved address 30708 [0x77f4]

// Reserved address 30712 [0x77f8]

// Reserved address 30716 [0x77fc]

// Reserved address 30720 [0x7800]

// Reserved address 30724 [0x7804]

// Reserved address 30728 [0x7808]

// Reserved address 30732 [0x780c]

// Reserved address 30736 [0x7810]

// Reserved address 30740 [0x7814]

// Reserved address 30744 [0x7818]

// Reserved address 30748 [0x781c]

// Reserved address 30752 [0x7820]

// Reserved address 30756 [0x7824]

// Reserved address 30760 [0x7828]

// Reserved address 30764 [0x782c]

// Reserved address 30768 [0x7830]

// Reserved address 30772 [0x7834]

// Reserved address 30776 [0x7838]

// Reserved address 30780 [0x783c]

// Reserved address 30784 [0x7840]

// Reserved address 30788 [0x7844]

// Reserved address 30792 [0x7848]

// Reserved address 30796 [0x784c]

// Reserved address 30800 [0x7850]

// Reserved address 30804 [0x7854]

// Reserved address 30808 [0x7858]

// Reserved address 30812 [0x785c]

// Reserved address 30816 [0x7860]

// Reserved address 30820 [0x7864]

// Reserved address 30824 [0x7868]

// Reserved address 30828 [0x786c]

// Reserved address 30832 [0x7870]

// Reserved address 30836 [0x7874]

// Reserved address 30840 [0x7878]

// Reserved address 30844 [0x787c]

// Reserved address 30848 [0x7880]

// Reserved address 30852 [0x7884]

// Reserved address 30856 [0x7888]

// Reserved address 30860 [0x788c]

// Reserved address 30864 [0x7890]

// Reserved address 30868 [0x7894]

// Reserved address 30872 [0x7898]

// Reserved address 30876 [0x789c]

// Reserved address 30880 [0x78a0]

// Reserved address 30884 [0x78a4]

// Reserved address 30888 [0x78a8]

// Reserved address 30892 [0x78ac]

// Reserved address 30896 [0x78b0]

// Reserved address 30900 [0x78b4]

// Reserved address 30904 [0x78b8]

// Reserved address 30908 [0x78bc]

// Reserved address 30912 [0x78c0]

// Reserved address 30916 [0x78c4]

// Reserved address 30920 [0x78c8]

// Reserved address 30924 [0x78cc]

// Reserved address 30928 [0x78d0]

// Reserved address 30932 [0x78d4]

// Reserved address 30936 [0x78d8]

// Reserved address 30940 [0x78dc]

// Reserved address 30944 [0x78e0]

// Reserved address 30948 [0x78e4]

// Reserved address 30952 [0x78e8]

// Reserved address 30956 [0x78ec]

// Reserved address 30960 [0x78f0]

// Reserved address 30964 [0x78f4]

// Reserved address 30968 [0x78f8]

// Reserved address 30972 [0x78fc]

// Reserved address 30976 [0x7900]

// Reserved address 30980 [0x7904]

// Reserved address 30984 [0x7908]

// Reserved address 30988 [0x790c]

// Reserved address 30992 [0x7910]

// Reserved address 30996 [0x7914]

// Reserved address 31000 [0x7918]

// Reserved address 31004 [0x791c]

// Reserved address 31008 [0x7920]

// Reserved address 31012 [0x7924]

// Reserved address 31016 [0x7928]

// Reserved address 31020 [0x792c]

// Reserved address 31024 [0x7930]

// Reserved address 31028 [0x7934]

// Reserved address 31032 [0x7938]

// Reserved address 31036 [0x793c]

// Reserved address 31040 [0x7940]

// Reserved address 31044 [0x7944]

// Reserved address 31048 [0x7948]

// Reserved address 31052 [0x794c]

// Reserved address 31056 [0x7950]

// Reserved address 31060 [0x7954]

// Reserved address 31064 [0x7958]

// Reserved address 31068 [0x795c]

// Reserved address 31072 [0x7960]

// Reserved address 31076 [0x7964]

// Reserved address 31080 [0x7968]

// Reserved address 31084 [0x796c]

// Reserved address 31088 [0x7970]

// Reserved address 31092 [0x7974]

// Reserved address 31096 [0x7978]

// Reserved address 31100 [0x797c]

// Reserved address 31104 [0x7980]

// Reserved address 31108 [0x7984]

// Reserved address 31112 [0x7988]

// Reserved address 31116 [0x798c]

// Reserved address 31120 [0x7990]

// Reserved address 31124 [0x7994]

// Reserved address 31128 [0x7998]

// Reserved address 31132 [0x799c]

// Reserved address 31136 [0x79a0]

// Reserved address 31140 [0x79a4]

// Reserved address 31144 [0x79a8]

// Reserved address 31148 [0x79ac]

// Reserved address 31152 [0x79b0]

// Reserved address 31156 [0x79b4]

// Reserved address 31160 [0x79b8]

// Reserved address 31164 [0x79bc]

// Reserved address 31168 [0x79c0]

// Reserved address 31172 [0x79c4]

// Reserved address 31176 [0x79c8]

// Reserved address 31180 [0x79cc]

// Reserved address 31184 [0x79d0]

// Reserved address 31188 [0x79d4]

// Reserved address 31192 [0x79d8]

// Reserved address 31196 [0x79dc]

// Reserved address 31200 [0x79e0]

// Reserved address 31204 [0x79e4]

// Reserved address 31208 [0x79e8]

// Reserved address 31212 [0x79ec]

// Reserved address 31216 [0x79f0]

// Reserved address 31220 [0x79f4]

// Reserved address 31224 [0x79f8]

// Reserved address 31228 [0x79fc]

// Reserved address 31232 [0x7a00]

// Reserved address 31236 [0x7a04]

// Reserved address 31240 [0x7a08]

// Reserved address 31244 [0x7a0c]

// Reserved address 31248 [0x7a10]

// Reserved address 31252 [0x7a14]

// Reserved address 31256 [0x7a18]

// Reserved address 31260 [0x7a1c]

// Reserved address 31264 [0x7a20]

// Reserved address 31268 [0x7a24]

// Reserved address 31272 [0x7a28]

// Reserved address 31276 [0x7a2c]

// Reserved address 31280 [0x7a30]

// Reserved address 31284 [0x7a34]

// Reserved address 31288 [0x7a38]

// Reserved address 31292 [0x7a3c]

// Reserved address 31296 [0x7a40]

// Reserved address 31300 [0x7a44]

// Reserved address 31304 [0x7a48]

// Reserved address 31308 [0x7a4c]

// Reserved address 31312 [0x7a50]

// Reserved address 31316 [0x7a54]

// Reserved address 31320 [0x7a58]

// Reserved address 31324 [0x7a5c]

// Reserved address 31328 [0x7a60]

// Reserved address 31332 [0x7a64]

// Reserved address 31336 [0x7a68]

// Reserved address 31340 [0x7a6c]

// Reserved address 31344 [0x7a70]

// Reserved address 31348 [0x7a74]

// Reserved address 31352 [0x7a78]

// Reserved address 31356 [0x7a7c]

// Reserved address 31360 [0x7a80]

// Reserved address 31364 [0x7a84]

// Reserved address 31368 [0x7a88]

// Reserved address 31372 [0x7a8c]

// Reserved address 31376 [0x7a90]

// Reserved address 31380 [0x7a94]

// Reserved address 31384 [0x7a98]

// Reserved address 31388 [0x7a9c]

// Reserved address 31392 [0x7aa0]

// Reserved address 31396 [0x7aa4]

// Reserved address 31400 [0x7aa8]

// Reserved address 31404 [0x7aac]

// Reserved address 31408 [0x7ab0]

// Reserved address 31412 [0x7ab4]

// Reserved address 31416 [0x7ab8]

// Reserved address 31420 [0x7abc]

// Reserved address 31424 [0x7ac0]

// Reserved address 31428 [0x7ac4]

// Reserved address 31432 [0x7ac8]

// Reserved address 31436 [0x7acc]

// Reserved address 31440 [0x7ad0]

// Reserved address 31444 [0x7ad4]

// Reserved address 31448 [0x7ad8]

// Reserved address 31452 [0x7adc]

// Reserved address 31456 [0x7ae0]

// Reserved address 31460 [0x7ae4]

// Reserved address 31464 [0x7ae8]

// Reserved address 31468 [0x7aec]

// Reserved address 31472 [0x7af0]

// Reserved address 31476 [0x7af4]

// Reserved address 31480 [0x7af8]

// Reserved address 31484 [0x7afc]

// Reserved address 31488 [0x7b00]

// Reserved address 31492 [0x7b04]

// Reserved address 31496 [0x7b08]

// Reserved address 31500 [0x7b0c]

// Reserved address 31504 [0x7b10]

// Reserved address 31508 [0x7b14]

// Reserved address 31512 [0x7b18]

// Reserved address 31516 [0x7b1c]

// Reserved address 31520 [0x7b20]

// Reserved address 31524 [0x7b24]

// Reserved address 31528 [0x7b28]

// Reserved address 31532 [0x7b2c]

// Reserved address 31536 [0x7b30]

// Reserved address 31540 [0x7b34]

// Reserved address 31544 [0x7b38]

// Reserved address 31548 [0x7b3c]

// Reserved address 31552 [0x7b40]

// Reserved address 31556 [0x7b44]

// Reserved address 31560 [0x7b48]

// Reserved address 31564 [0x7b4c]

// Reserved address 31568 [0x7b50]

// Reserved address 31572 [0x7b54]

// Reserved address 31576 [0x7b58]

// Reserved address 31580 [0x7b5c]

// Reserved address 31584 [0x7b60]

// Reserved address 31588 [0x7b64]

// Reserved address 31592 [0x7b68]

// Reserved address 31596 [0x7b6c]

// Reserved address 31600 [0x7b70]

// Reserved address 31604 [0x7b74]

// Reserved address 31608 [0x7b78]

// Reserved address 31612 [0x7b7c]

// Reserved address 31616 [0x7b80]

// Reserved address 31620 [0x7b84]

// Reserved address 31624 [0x7b88]

// Reserved address 31628 [0x7b8c]

// Reserved address 31632 [0x7b90]

// Reserved address 31636 [0x7b94]

// Reserved address 31640 [0x7b98]

// Reserved address 31644 [0x7b9c]

// Reserved address 31648 [0x7ba0]

// Reserved address 31652 [0x7ba4]

// Reserved address 31656 [0x7ba8]

// Reserved address 31660 [0x7bac]

// Reserved address 31664 [0x7bb0]

// Reserved address 31668 [0x7bb4]

// Reserved address 31672 [0x7bb8]

// Reserved address 31676 [0x7bbc]

// Reserved address 31680 [0x7bc0]

// Reserved address 31684 [0x7bc4]

// Reserved address 31688 [0x7bc8]

// Reserved address 31692 [0x7bcc]

// Reserved address 31696 [0x7bd0]

// Reserved address 31700 [0x7bd4]

// Reserved address 31704 [0x7bd8]

// Reserved address 31708 [0x7bdc]

// Reserved address 31712 [0x7be0]

// Reserved address 31716 [0x7be4]

// Reserved address 31720 [0x7be8]

// Reserved address 31724 [0x7bec]

// Reserved address 31728 [0x7bf0]

// Reserved address 31732 [0x7bf4]

// Reserved address 31736 [0x7bf8]

// Reserved address 31740 [0x7bfc]

// Reserved address 31744 [0x7c00]

// Reserved address 31748 [0x7c04]

// Reserved address 31752 [0x7c08]

// Reserved address 31756 [0x7c0c]

// Reserved address 31760 [0x7c10]

// Reserved address 31764 [0x7c14]

// Reserved address 31768 [0x7c18]

// Reserved address 31772 [0x7c1c]

// Reserved address 31776 [0x7c20]

// Reserved address 31780 [0x7c24]

// Reserved address 31784 [0x7c28]

// Reserved address 31788 [0x7c2c]

// Reserved address 31792 [0x7c30]

// Reserved address 31796 [0x7c34]

// Reserved address 31800 [0x7c38]

// Reserved address 31804 [0x7c3c]

// Reserved address 31808 [0x7c40]

// Reserved address 31812 [0x7c44]

// Reserved address 31816 [0x7c48]

// Reserved address 31820 [0x7c4c]

// Reserved address 31824 [0x7c50]

// Reserved address 31828 [0x7c54]

// Reserved address 31832 [0x7c58]

// Reserved address 31836 [0x7c5c]

// Reserved address 31840 [0x7c60]

// Reserved address 31844 [0x7c64]

// Reserved address 31848 [0x7c68]

// Reserved address 31852 [0x7c6c]

// Reserved address 31856 [0x7c70]

// Reserved address 31860 [0x7c74]

// Reserved address 31864 [0x7c78]

// Reserved address 31868 [0x7c7c]

// Reserved address 31872 [0x7c80]

// Reserved address 31876 [0x7c84]

// Reserved address 31880 [0x7c88]

// Reserved address 31884 [0x7c8c]

// Reserved address 31888 [0x7c90]

// Reserved address 31892 [0x7c94]

// Reserved address 31896 [0x7c98]

// Reserved address 31900 [0x7c9c]

// Reserved address 31904 [0x7ca0]

// Reserved address 31908 [0x7ca4]

// Reserved address 31912 [0x7ca8]

// Reserved address 31916 [0x7cac]

// Reserved address 31920 [0x7cb0]

// Reserved address 31924 [0x7cb4]

// Reserved address 31928 [0x7cb8]

// Reserved address 31932 [0x7cbc]

// Reserved address 31936 [0x7cc0]

// Reserved address 31940 [0x7cc4]

// Reserved address 31944 [0x7cc8]

// Reserved address 31948 [0x7ccc]

// Reserved address 31952 [0x7cd0]

// Reserved address 31956 [0x7cd4]

// Reserved address 31960 [0x7cd8]

// Reserved address 31964 [0x7cdc]

// Reserved address 31968 [0x7ce0]

// Reserved address 31972 [0x7ce4]

// Reserved address 31976 [0x7ce8]

// Reserved address 31980 [0x7cec]

// Reserved address 31984 [0x7cf0]

// Reserved address 31988 [0x7cf4]

// Reserved address 31992 [0x7cf8]

// Reserved address 31996 [0x7cfc]

// Reserved address 32000 [0x7d00]

// Reserved address 32004 [0x7d04]

// Reserved address 32008 [0x7d08]

// Reserved address 32012 [0x7d0c]

// Reserved address 32016 [0x7d10]

// Reserved address 32020 [0x7d14]

// Reserved address 32024 [0x7d18]

// Reserved address 32028 [0x7d1c]

// Reserved address 32032 [0x7d20]

// Reserved address 32036 [0x7d24]

// Reserved address 32040 [0x7d28]

// Reserved address 32044 [0x7d2c]

// Reserved address 32048 [0x7d30]

// Reserved address 32052 [0x7d34]

// Reserved address 32056 [0x7d38]

// Reserved address 32060 [0x7d3c]

// Reserved address 32064 [0x7d40]

// Reserved address 32068 [0x7d44]

// Reserved address 32072 [0x7d48]

// Reserved address 32076 [0x7d4c]

// Reserved address 32080 [0x7d50]

// Reserved address 32084 [0x7d54]

// Reserved address 32088 [0x7d58]

// Reserved address 32092 [0x7d5c]

// Reserved address 32096 [0x7d60]

// Reserved address 32100 [0x7d64]

// Reserved address 32104 [0x7d68]

// Reserved address 32108 [0x7d6c]

// Reserved address 32112 [0x7d70]

// Reserved address 32116 [0x7d74]

// Reserved address 32120 [0x7d78]

// Reserved address 32124 [0x7d7c]

// Reserved address 32128 [0x7d80]

// Reserved address 32132 [0x7d84]

// Reserved address 32136 [0x7d88]

// Reserved address 32140 [0x7d8c]

// Reserved address 32144 [0x7d90]

// Reserved address 32148 [0x7d94]

// Reserved address 32152 [0x7d98]

// Reserved address 32156 [0x7d9c]

// Reserved address 32160 [0x7da0]

// Reserved address 32164 [0x7da4]

// Reserved address 32168 [0x7da8]

// Reserved address 32172 [0x7dac]

// Reserved address 32176 [0x7db0]

// Reserved address 32180 [0x7db4]

// Reserved address 32184 [0x7db8]

// Reserved address 32188 [0x7dbc]

// Reserved address 32192 [0x7dc0]

// Reserved address 32196 [0x7dc4]

// Reserved address 32200 [0x7dc8]

// Reserved address 32204 [0x7dcc]

// Reserved address 32208 [0x7dd0]

// Reserved address 32212 [0x7dd4]

// Reserved address 32216 [0x7dd8]

// Reserved address 32220 [0x7ddc]

// Reserved address 32224 [0x7de0]

// Reserved address 32228 [0x7de4]

// Reserved address 32232 [0x7de8]

// Reserved address 32236 [0x7dec]

// Reserved address 32240 [0x7df0]

// Reserved address 32244 [0x7df4]

// Reserved address 32248 [0x7df8]

// Reserved address 32252 [0x7dfc]

// Reserved address 32256 [0x7e00]

// Reserved address 32260 [0x7e04]

// Reserved address 32264 [0x7e08]

// Reserved address 32268 [0x7e0c]

// Reserved address 32272 [0x7e10]

// Reserved address 32276 [0x7e14]

// Reserved address 32280 [0x7e18]

// Reserved address 32284 [0x7e1c]

// Reserved address 32288 [0x7e20]

// Reserved address 32292 [0x7e24]

// Reserved address 32296 [0x7e28]

// Reserved address 32300 [0x7e2c]

// Reserved address 32304 [0x7e30]

// Reserved address 32308 [0x7e34]

// Reserved address 32312 [0x7e38]

// Reserved address 32316 [0x7e3c]

// Reserved address 32320 [0x7e40]

// Reserved address 32324 [0x7e44]

// Reserved address 32328 [0x7e48]

// Reserved address 32332 [0x7e4c]

// Reserved address 32336 [0x7e50]

// Reserved address 32340 [0x7e54]

// Reserved address 32344 [0x7e58]

// Reserved address 32348 [0x7e5c]

// Reserved address 32352 [0x7e60]

// Reserved address 32356 [0x7e64]

// Reserved address 32360 [0x7e68]

// Reserved address 32364 [0x7e6c]

// Reserved address 32368 [0x7e70]

// Reserved address 32372 [0x7e74]

// Reserved address 32376 [0x7e78]

// Reserved address 32380 [0x7e7c]

// Reserved address 32384 [0x7e80]

// Reserved address 32388 [0x7e84]

// Reserved address 32392 [0x7e88]

// Reserved address 32396 [0x7e8c]

// Reserved address 32400 [0x7e90]

// Reserved address 32404 [0x7e94]

// Reserved address 32408 [0x7e98]

// Reserved address 32412 [0x7e9c]

// Reserved address 32416 [0x7ea0]

// Reserved address 32420 [0x7ea4]

// Reserved address 32424 [0x7ea8]

// Reserved address 32428 [0x7eac]

// Reserved address 32432 [0x7eb0]

// Reserved address 32436 [0x7eb4]

// Reserved address 32440 [0x7eb8]

// Reserved address 32444 [0x7ebc]

// Reserved address 32448 [0x7ec0]

// Reserved address 32452 [0x7ec4]

// Reserved address 32456 [0x7ec8]

// Reserved address 32460 [0x7ecc]

// Reserved address 32464 [0x7ed0]

// Reserved address 32468 [0x7ed4]

// Reserved address 32472 [0x7ed8]

// Reserved address 32476 [0x7edc]

// Reserved address 32480 [0x7ee0]

// Reserved address 32484 [0x7ee4]

// Reserved address 32488 [0x7ee8]

// Reserved address 32492 [0x7eec]

// Reserved address 32496 [0x7ef0]

// Reserved address 32500 [0x7ef4]

// Reserved address 32504 [0x7ef8]

// Reserved address 32508 [0x7efc]

// Reserved address 32512 [0x7f00]

// Reserved address 32516 [0x7f04]

// Reserved address 32520 [0x7f08]

// Reserved address 32524 [0x7f0c]

// Reserved address 32528 [0x7f10]

// Reserved address 32532 [0x7f14]

// Reserved address 32536 [0x7f18]

// Reserved address 32540 [0x7f1c]

// Reserved address 32544 [0x7f20]

// Reserved address 32548 [0x7f24]

// Reserved address 32552 [0x7f28]

// Reserved address 32556 [0x7f2c]

// Reserved address 32560 [0x7f30]

// Reserved address 32564 [0x7f34]

// Reserved address 32568 [0x7f38]

// Reserved address 32572 [0x7f3c]

// Reserved address 32576 [0x7f40]

// Reserved address 32580 [0x7f44]

// Reserved address 32584 [0x7f48]

// Reserved address 32588 [0x7f4c]

// Reserved address 32592 [0x7f50]

// Reserved address 32596 [0x7f54]

// Reserved address 32600 [0x7f58]

// Reserved address 32604 [0x7f5c]

// Reserved address 32608 [0x7f60]

// Reserved address 32612 [0x7f64]

// Reserved address 32616 [0x7f68]

// Reserved address 32620 [0x7f6c]

// Reserved address 32624 [0x7f70]

// Reserved address 32628 [0x7f74]

// Reserved address 32632 [0x7f78]

// Reserved address 32636 [0x7f7c]

// Reserved address 32640 [0x7f80]

// Reserved address 32644 [0x7f84]

// Reserved address 32648 [0x7f88]

// Reserved address 32652 [0x7f8c]

// Reserved address 32656 [0x7f90]

// Reserved address 32660 [0x7f94]

// Reserved address 32664 [0x7f98]

// Reserved address 32668 [0x7f9c]

// Reserved address 32672 [0x7fa0]

// Reserved address 32676 [0x7fa4]

// Reserved address 32680 [0x7fa8]

// Reserved address 32684 [0x7fac]

// Reserved address 32688 [0x7fb0]

// Reserved address 32692 [0x7fb4]

// Reserved address 32696 [0x7fb8]

// Reserved address 32700 [0x7fbc]

// Reserved address 32704 [0x7fc0]

// Reserved address 32708 [0x7fc4]

// Reserved address 32712 [0x7fc8]

// Reserved address 32716 [0x7fcc]

// Reserved address 32720 [0x7fd0]

// Reserved address 32724 [0x7fd4]

// Reserved address 32728 [0x7fd8]

// Reserved address 32732 [0x7fdc]

// Reserved address 32736 [0x7fe0]

// Reserved address 32740 [0x7fe4]

// Reserved address 32744 [0x7fe8]

// Reserved address 32748 [0x7fec]

// Reserved address 32752 [0x7ff0]

// Reserved address 32756 [0x7ff4]

// Reserved address 32760 [0x7ff8]

// Reserved address 32764 [0x7ffc]

// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0                     _MK_ADDR_CONST(0x8000)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_SECURE                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_SCR                         0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_WORD_COUNT                  0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_RESET_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_READ_MASK                   _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_WRITE_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_CLK_OVR_ON_RANGE                    0:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_CLK_OVR_ON_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                        _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_TSA_SPARE_REGS_FIELD                        _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_TSA_SPARE_REGS_RANGE                        31:24
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_STATIC0_CSW_NVDECSWR_0
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0                       _MK_ADDR_CONST(0x8004)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_SCR                   0
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_RESET_VAL                     _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_RESET_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_REORDER_DEPTH_LIMIT_SHIFT                     _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_REORDER_DEPTH_LIMIT_FIELD                     _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_REORDER_DEPTH_LIMIT_RANGE                     8:0
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_REORDER_DEPTH_LIMIT_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_REORDER_DEPTH_LIMIT_DEFAULT                   _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                 NONE
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_REORDER_DEPTH_LIMIT_NONE                      _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_SO_DEV_HUBID_SHIFT                    _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_SO_DEV_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_SO_DEV_HUBID_RANGE                    9:9
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_SO_DEV_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_SO_DEV_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_SO_DEV_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_SO_DEV_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_SO_DEV_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_SO_DEV_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_SO_DEV_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_SHIFT                    _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_RANGE                    10:10
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_MEMTYPE_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_MEMTYPE_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_MEMTYPE_OVERRIDE_RANGE                        12:11
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_MEMTYPE_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_MEMTYPE_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_MEMTYPE_OVERRIDE_INIT_ENUM                    PASSTHRU
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_MEMTYPE_OVERRIDE_PASSTHRU                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_MEMTYPE_OVERRIDE_NORMAL                       _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_MEMTYPE_OVERRIDE_SO_DEV                       _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_OVERRIDE_RANGE                   13:13
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_NVDECSWR_0_NORMAL_HUBID_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_NVDEC3_0
#define TSA_CONFIG_STATIC0_NVDEC3_0                     _MK_ADDR_CONST(0x8008)
#define TSA_CONFIG_STATIC0_NVDEC3_0_SECURE                      0x0
#define TSA_CONFIG_STATIC0_NVDEC3_0_SCR                         0
#define TSA_CONFIG_STATIC0_NVDEC3_0_WORD_COUNT                  0x1
#define TSA_CONFIG_STATIC0_NVDEC3_0_RESET_VAL                   _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_NVDEC3_0_RESET_MASK                  _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_NVDEC3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVDEC3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVDEC3_0_READ_MASK                   _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_NVDEC3_0_WRITE_MASK                  _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_NVDEC3_0_HUB_MASK_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_NVDEC3_0_HUB_MASK_FIELD                      _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_NVDEC3_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_NVDEC3_0_HUB_MASK_RANGE                      21:0
#define TSA_CONFIG_STATIC0_NVDEC3_0_HUB_MASK_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_NVDEC3_0_HUB_MASK_DEFAULT                    _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_NVDEC3_0_HUB_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_NVDEC3_0_HUB_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVDEC3_0_HUB_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVDEC3_0_HUB_MASK_INIT_ENUM                  ONEKB
#define TSA_CONFIG_STATIC0_NVDEC3_0_HUB_MASK_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_NVDEC3_0_HUB_MASK_ONEKB                      _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_NVDEC3_0_ERR_HANDLING_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_NVDEC3_0_ERR_HANDLING_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_NVDEC3_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_NVDEC3_0_ERR_HANDLING_OVR_MODE_RANGE                 31:30
#define TSA_CONFIG_STATIC0_NVDEC3_0_ERR_HANDLING_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_NVDEC3_0_ERR_HANDLING_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_NVDEC3_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_NVDEC3_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVDEC3_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVDEC3_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                     MODE2
#define TSA_CONFIG_STATIC0_NVDEC3_0_ERR_HANDLING_OVR_MODE_MODE0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_NVDEC3_0_ERR_HANDLING_OVR_MODE_MODE1                 _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_NVDEC3_0_ERR_HANDLING_OVR_MODE_MODE2                 _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_NVDEC3_0
#define TSA_CONFIG_STATIC1_NVDEC3_0                     _MK_ADDR_CONST(0x800c)
#define TSA_CONFIG_STATIC1_NVDEC3_0_SECURE                      0x0
#define TSA_CONFIG_STATIC1_NVDEC3_0_SCR                         0
#define TSA_CONFIG_STATIC1_NVDEC3_0_WORD_COUNT                  0x1
#define TSA_CONFIG_STATIC1_NVDEC3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC3_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_NVDEC3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC3_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_NVDEC3_0_WRITE_MASK                  _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_NVDEC3_0_RCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_NVDEC3_0_RCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVDEC3_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_NVDEC3_0_RCLK_OVERRIDE_RANGE                 0:0
#define TSA_CONFIG_STATIC1_NVDEC3_0_RCLK_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_NVDEC3_0_RCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC3_0_RCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVDEC3_0_RCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC3_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC3_0_RCLK_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_NVDEC3_0_RCLK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVDEC3_0_RCLK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_NVDEC3_0_WCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_NVDEC3_0_WCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVDEC3_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_NVDEC3_0_WCLK_OVERRIDE_RANGE                 1:1
#define TSA_CONFIG_STATIC1_NVDEC3_0_WCLK_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_NVDEC3_0_WCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC3_0_WCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVDEC3_0_WCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC3_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC3_0_WCLK_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_NVDEC3_0_WCLK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVDEC3_0_WCLK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVERRIDE_RANGE                 2:2
#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVR_MODE_RANGE                 3:3
#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVR_MODE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVR_MODE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVDEC3_0_CCLK_OVR_MODE_ENABLE                        _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSR_NVDECSRD_0
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0                       _MK_ADDR_CONST(0x8010)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_SCR                   0
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_RESET_VAL                     _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_RESET_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_REORDER_DEPTH_LIMIT_SHIFT                     _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_REORDER_DEPTH_LIMIT_FIELD                     _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_REORDER_DEPTH_LIMIT_RANGE                     8:0
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_REORDER_DEPTH_LIMIT_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_REORDER_DEPTH_LIMIT_DEFAULT                   _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_REORDER_DEPTH_LIMIT_INIT_ENUM                 NONE
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_REORDER_DEPTH_LIMIT_NONE                      _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_SO_DEV_HUBID_SHIFT                    _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_SO_DEV_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_SO_DEV_HUBID_RANGE                    9:9
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_SO_DEV_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_SO_DEV_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_SO_DEV_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_SO_DEV_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_SO_DEV_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_SO_DEV_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_SO_DEV_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_SO_DEV_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_SHIFT                    _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_RANGE                    10:10
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_MEMTYPE_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_MEMTYPE_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_MEMTYPE_OVERRIDE_RANGE                        12:11
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_MEMTYPE_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_MEMTYPE_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_MEMTYPE_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_MEMTYPE_OVERRIDE_INIT_ENUM                    PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_MEMTYPE_OVERRIDE_PASSTHRU                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_MEMTYPE_OVERRIDE_NORMAL                       _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_MEMTYPE_OVERRIDE_SO_DEV                       _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_OVERRIDE_RANGE                   13:13
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_NVDECSRD_0_NORMAL_HUBID_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_NVDEC_0
#define TSA_CONFIG_STATIC0_NVDEC_0                      _MK_ADDR_CONST(0x8014)
#define TSA_CONFIG_STATIC0_NVDEC_0_SECURE                       0x0
#define TSA_CONFIG_STATIC0_NVDEC_0_SCR                  0
#define TSA_CONFIG_STATIC0_NVDEC_0_WORD_COUNT                   0x1
#define TSA_CONFIG_STATIC0_NVDEC_0_RESET_VAL                    _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_NVDEC_0_RESET_MASK                   _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_NVDEC_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVDEC_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVDEC_0_READ_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_NVDEC_0_WRITE_MASK                   _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_NVDEC_0_HUB_MASK_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_NVDEC_0_HUB_MASK_FIELD                       _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_NVDEC_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_NVDEC_0_HUB_MASK_RANGE                       21:0
#define TSA_CONFIG_STATIC0_NVDEC_0_HUB_MASK_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_NVDEC_0_HUB_MASK_DEFAULT                     _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_NVDEC_0_HUB_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_NVDEC_0_HUB_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVDEC_0_HUB_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVDEC_0_HUB_MASK_INIT_ENUM                   ONEKB
#define TSA_CONFIG_STATIC0_NVDEC_0_HUB_MASK_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_NVDEC_0_HUB_MASK_ONEKB                       _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_NVDEC_0_ERR_HANDLING_OVR_MODE_SHIFT                  _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_NVDEC_0_ERR_HANDLING_OVR_MODE_FIELD                  _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_NVDEC_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_NVDEC_0_ERR_HANDLING_OVR_MODE_RANGE                  31:30
#define TSA_CONFIG_STATIC0_NVDEC_0_ERR_HANDLING_OVR_MODE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_NVDEC_0_ERR_HANDLING_OVR_MODE_DEFAULT                        _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_NVDEC_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_NVDEC_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVDEC_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVDEC_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                      MODE2
#define TSA_CONFIG_STATIC0_NVDEC_0_ERR_HANDLING_OVR_MODE_MODE0                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_NVDEC_0_ERR_HANDLING_OVR_MODE_MODE1                  _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_NVDEC_0_ERR_HANDLING_OVR_MODE_MODE2                  _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_NVDEC_0
#define TSA_CONFIG_STATIC1_NVDEC_0                      _MK_ADDR_CONST(0x8018)
#define TSA_CONFIG_STATIC1_NVDEC_0_SECURE                       0x0
#define TSA_CONFIG_STATIC1_NVDEC_0_SCR                  0
#define TSA_CONFIG_STATIC1_NVDEC_0_WORD_COUNT                   0x1
#define TSA_CONFIG_STATIC1_NVDEC_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_NVDEC_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_NVDEC_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_NVDEC_0_RCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_NVDEC_0_RCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVDEC_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_NVDEC_0_RCLK_OVERRIDE_RANGE                  0:0
#define TSA_CONFIG_STATIC1_NVDEC_0_RCLK_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_NVDEC_0_RCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC_0_RCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVDEC_0_RCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC_0_RCLK_OVERRIDE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_NVDEC_0_RCLK_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVDEC_0_RCLK_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_NVDEC_0_WCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_NVDEC_0_WCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVDEC_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_NVDEC_0_WCLK_OVERRIDE_RANGE                  1:1
#define TSA_CONFIG_STATIC1_NVDEC_0_WCLK_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_NVDEC_0_WCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC_0_WCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVDEC_0_WCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC_0_WCLK_OVERRIDE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_NVDEC_0_WCLK_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVDEC_0_WCLK_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVERRIDE_RANGE                  2:2
#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVERRIDE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVR_MODE_SHIFT                  _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVR_MODE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVR_MODE_RANGE                  3:3
#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVR_MODE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVR_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVR_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVR_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVR_MODE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVR_MODE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVDEC_0_CCLK_OVR_MODE_ENABLE                 _MK_ENUM_CONST(1)


// Register TSA_CONFIG_INTERNAL_NVD3_ARB_0
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0                  _MK_ADDR_CONST(0x801c)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_SECURE                   0x0
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_SCR                      0
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_WORD_COUNT                       0x1
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_RESET_VAL                        _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_RESET_MASK                       _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_READ_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_WRITE_MASK                       _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_WR_WEIGHT_SHIFT                  _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_WR_WEIGHT_FIELD                  _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_NVD3_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_WR_WEIGHT_RANGE                  4:0
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_WR_WEIGHT_WOFFSET                        0x0
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_WR_WEIGHT_DEFAULT                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_WR_WEIGHT_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_WR_WEIGHT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_RD_WEIGHT_SHIFT                  _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_RD_WEIGHT_FIELD                  _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_NVD3_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_RD_WEIGHT_RANGE                  12:8
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_RD_WEIGHT_WOFFSET                        0x0
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_RD_WEIGHT_DEFAULT                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_RD_WEIGHT_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_RD_WEIGHT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_WEIGHT_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_WEIGHT_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_NVD3_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_WEIGHT_OVR_MODE_RANGE                    17:16
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_WEIGHT_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_WEIGHT_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_NVD3_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 32800 [0x8020]

// Reserved address 32804 [0x8024]

// Reserved address 32808 [0x8028]

// Reserved address 32812 [0x802c]

// Reserved address 32816 [0x8030]

// Reserved address 32820 [0x8034]

// Reserved address 32824 [0x8038]

// Reserved address 32828 [0x803c]

// Reserved address 32832 [0x8040]

// Reserved address 32836 [0x8044]

// Reserved address 32840 [0x8048]

// Reserved address 32844 [0x804c]

// Reserved address 32848 [0x8050]

// Reserved address 32852 [0x8054]

// Reserved address 32856 [0x8058]

// Reserved address 32860 [0x805c]

// Reserved address 32864 [0x8060]

// Reserved address 32868 [0x8064]

// Reserved address 32872 [0x8068]

// Reserved address 32876 [0x806c]

// Reserved address 32880 [0x8070]

// Reserved address 32884 [0x8074]

// Reserved address 32888 [0x8078]

// Reserved address 32892 [0x807c]

// Reserved address 32896 [0x8080]

// Reserved address 32900 [0x8084]

// Reserved address 32904 [0x8088]

// Reserved address 32908 [0x808c]

// Reserved address 32912 [0x8090]

// Reserved address 32916 [0x8094]

// Reserved address 32920 [0x8098]

// Reserved address 32924 [0x809c]

// Reserved address 32928 [0x80a0]

// Reserved address 32932 [0x80a4]

// Reserved address 32936 [0x80a8]

// Reserved address 32940 [0x80ac]

// Reserved address 32944 [0x80b0]

// Reserved address 32948 [0x80b4]

// Reserved address 32952 [0x80b8]

// Reserved address 32956 [0x80bc]

// Reserved address 32960 [0x80c0]

// Reserved address 32964 [0x80c4]

// Reserved address 32968 [0x80c8]

// Reserved address 32972 [0x80cc]

// Reserved address 32976 [0x80d0]

// Reserved address 32980 [0x80d4]

// Reserved address 32984 [0x80d8]

// Reserved address 32988 [0x80dc]

// Reserved address 32992 [0x80e0]

// Reserved address 32996 [0x80e4]

// Reserved address 33000 [0x80e8]

// Reserved address 33004 [0x80ec]

// Reserved address 33008 [0x80f0]

// Reserved address 33012 [0x80f4]

// Reserved address 33016 [0x80f8]

// Reserved address 33020 [0x80fc]

// Reserved address 33024 [0x8100]

// Reserved address 33028 [0x8104]

// Reserved address 33032 [0x8108]

// Reserved address 33036 [0x810c]

// Reserved address 33040 [0x8110]

// Reserved address 33044 [0x8114]

// Reserved address 33048 [0x8118]

// Reserved address 33052 [0x811c]

// Reserved address 33056 [0x8120]

// Reserved address 33060 [0x8124]

// Reserved address 33064 [0x8128]

// Reserved address 33068 [0x812c]

// Reserved address 33072 [0x8130]

// Reserved address 33076 [0x8134]

// Reserved address 33080 [0x8138]

// Reserved address 33084 [0x813c]

// Reserved address 33088 [0x8140]

// Reserved address 33092 [0x8144]

// Reserved address 33096 [0x8148]

// Reserved address 33100 [0x814c]

// Reserved address 33104 [0x8150]

// Reserved address 33108 [0x8154]

// Reserved address 33112 [0x8158]

// Reserved address 33116 [0x815c]

// Reserved address 33120 [0x8160]

// Reserved address 33124 [0x8164]

// Reserved address 33128 [0x8168]

// Reserved address 33132 [0x816c]

// Reserved address 33136 [0x8170]

// Reserved address 33140 [0x8174]

// Reserved address 33144 [0x8178]

// Reserved address 33148 [0x817c]

// Reserved address 33152 [0x8180]

// Reserved address 33156 [0x8184]

// Reserved address 33160 [0x8188]

// Reserved address 33164 [0x818c]

// Reserved address 33168 [0x8190]

// Reserved address 33172 [0x8194]

// Reserved address 33176 [0x8198]

// Reserved address 33180 [0x819c]

// Reserved address 33184 [0x81a0]

// Reserved address 33188 [0x81a4]

// Reserved address 33192 [0x81a8]

// Reserved address 33196 [0x81ac]

// Reserved address 33200 [0x81b0]

// Reserved address 33204 [0x81b4]

// Reserved address 33208 [0x81b8]

// Reserved address 33212 [0x81bc]

// Reserved address 33216 [0x81c0]

// Reserved address 33220 [0x81c4]

// Reserved address 33224 [0x81c8]

// Reserved address 33228 [0x81cc]

// Reserved address 33232 [0x81d0]

// Reserved address 33236 [0x81d4]

// Reserved address 33240 [0x81d8]

// Reserved address 33244 [0x81dc]

// Reserved address 33248 [0x81e0]

// Reserved address 33252 [0x81e4]

// Reserved address 33256 [0x81e8]

// Reserved address 33260 [0x81ec]

// Reserved address 33264 [0x81f0]

// Reserved address 33268 [0x81f4]

// Reserved address 33272 [0x81f8]

// Reserved address 33276 [0x81fc]

// Reserved address 33280 [0x8200]

// Reserved address 33284 [0x8204]

// Reserved address 33288 [0x8208]

// Reserved address 33292 [0x820c]

// Reserved address 33296 [0x8210]

// Reserved address 33300 [0x8214]

// Reserved address 33304 [0x8218]

// Reserved address 33308 [0x821c]

// Reserved address 33312 [0x8220]

// Reserved address 33316 [0x8224]

// Reserved address 33320 [0x8228]

// Reserved address 33324 [0x822c]

// Reserved address 33328 [0x8230]

// Reserved address 33332 [0x8234]

// Reserved address 33336 [0x8238]

// Reserved address 33340 [0x823c]

// Reserved address 33344 [0x8240]

// Reserved address 33348 [0x8244]

// Reserved address 33352 [0x8248]

// Reserved address 33356 [0x824c]

// Reserved address 33360 [0x8250]

// Reserved address 33364 [0x8254]

// Reserved address 33368 [0x8258]

// Reserved address 33372 [0x825c]

// Reserved address 33376 [0x8260]

// Reserved address 33380 [0x8264]

// Reserved address 33384 [0x8268]

// Reserved address 33388 [0x826c]

// Reserved address 33392 [0x8270]

// Reserved address 33396 [0x8274]

// Reserved address 33400 [0x8278]

// Reserved address 33404 [0x827c]

// Reserved address 33408 [0x8280]

// Reserved address 33412 [0x8284]

// Reserved address 33416 [0x8288]

// Reserved address 33420 [0x828c]

// Reserved address 33424 [0x8290]

// Reserved address 33428 [0x8294]

// Reserved address 33432 [0x8298]

// Reserved address 33436 [0x829c]

// Reserved address 33440 [0x82a0]

// Reserved address 33444 [0x82a4]

// Reserved address 33448 [0x82a8]

// Reserved address 33452 [0x82ac]

// Reserved address 33456 [0x82b0]

// Reserved address 33460 [0x82b4]

// Reserved address 33464 [0x82b8]

// Reserved address 33468 [0x82bc]

// Reserved address 33472 [0x82c0]

// Reserved address 33476 [0x82c4]

// Reserved address 33480 [0x82c8]

// Reserved address 33484 [0x82cc]

// Reserved address 33488 [0x82d0]

// Reserved address 33492 [0x82d4]

// Reserved address 33496 [0x82d8]

// Reserved address 33500 [0x82dc]

// Reserved address 33504 [0x82e0]

// Reserved address 33508 [0x82e4]

// Reserved address 33512 [0x82e8]

// Reserved address 33516 [0x82ec]

// Reserved address 33520 [0x82f0]

// Reserved address 33524 [0x82f4]

// Reserved address 33528 [0x82f8]

// Reserved address 33532 [0x82fc]

// Reserved address 33536 [0x8300]

// Reserved address 33540 [0x8304]

// Reserved address 33544 [0x8308]

// Reserved address 33548 [0x830c]

// Reserved address 33552 [0x8310]

// Reserved address 33556 [0x8314]

// Reserved address 33560 [0x8318]

// Reserved address 33564 [0x831c]

// Reserved address 33568 [0x8320]

// Reserved address 33572 [0x8324]

// Reserved address 33576 [0x8328]

// Reserved address 33580 [0x832c]

// Reserved address 33584 [0x8330]

// Reserved address 33588 [0x8334]

// Reserved address 33592 [0x8338]

// Reserved address 33596 [0x833c]

// Reserved address 33600 [0x8340]

// Reserved address 33604 [0x8344]

// Reserved address 33608 [0x8348]

// Reserved address 33612 [0x834c]

// Reserved address 33616 [0x8350]

// Reserved address 33620 [0x8354]

// Reserved address 33624 [0x8358]

// Reserved address 33628 [0x835c]

// Reserved address 33632 [0x8360]

// Reserved address 33636 [0x8364]

// Reserved address 33640 [0x8368]

// Reserved address 33644 [0x836c]

// Reserved address 33648 [0x8370]

// Reserved address 33652 [0x8374]

// Reserved address 33656 [0x8378]

// Reserved address 33660 [0x837c]

// Reserved address 33664 [0x8380]

// Reserved address 33668 [0x8384]

// Reserved address 33672 [0x8388]

// Reserved address 33676 [0x838c]

// Reserved address 33680 [0x8390]

// Reserved address 33684 [0x8394]

// Reserved address 33688 [0x8398]

// Reserved address 33692 [0x839c]

// Reserved address 33696 [0x83a0]

// Reserved address 33700 [0x83a4]

// Reserved address 33704 [0x83a8]

// Reserved address 33708 [0x83ac]

// Reserved address 33712 [0x83b0]

// Reserved address 33716 [0x83b4]

// Reserved address 33720 [0x83b8]

// Reserved address 33724 [0x83bc]

// Reserved address 33728 [0x83c0]

// Reserved address 33732 [0x83c4]

// Reserved address 33736 [0x83c8]

// Reserved address 33740 [0x83cc]

// Reserved address 33744 [0x83d0]

// Reserved address 33748 [0x83d4]

// Reserved address 33752 [0x83d8]

// Reserved address 33756 [0x83dc]

// Reserved address 33760 [0x83e0]

// Reserved address 33764 [0x83e4]

// Reserved address 33768 [0x83e8]

// Reserved address 33772 [0x83ec]

// Reserved address 33776 [0x83f0]

// Reserved address 33780 [0x83f4]

// Reserved address 33784 [0x83f8]

// Reserved address 33788 [0x83fc]

// Reserved address 33792 [0x8400]

// Reserved address 33796 [0x8404]

// Reserved address 33800 [0x8408]

// Reserved address 33804 [0x840c]

// Reserved address 33808 [0x8410]

// Reserved address 33812 [0x8414]

// Reserved address 33816 [0x8418]

// Reserved address 33820 [0x841c]

// Reserved address 33824 [0x8420]

// Reserved address 33828 [0x8424]

// Reserved address 33832 [0x8428]

// Reserved address 33836 [0x842c]

// Reserved address 33840 [0x8430]

// Reserved address 33844 [0x8434]

// Reserved address 33848 [0x8438]

// Reserved address 33852 [0x843c]

// Reserved address 33856 [0x8440]

// Reserved address 33860 [0x8444]

// Reserved address 33864 [0x8448]

// Reserved address 33868 [0x844c]

// Reserved address 33872 [0x8450]

// Reserved address 33876 [0x8454]

// Reserved address 33880 [0x8458]

// Reserved address 33884 [0x845c]

// Reserved address 33888 [0x8460]

// Reserved address 33892 [0x8464]

// Reserved address 33896 [0x8468]

// Reserved address 33900 [0x846c]

// Reserved address 33904 [0x8470]

// Reserved address 33908 [0x8474]

// Reserved address 33912 [0x8478]

// Reserved address 33916 [0x847c]

// Reserved address 33920 [0x8480]

// Reserved address 33924 [0x8484]

// Reserved address 33928 [0x8488]

// Reserved address 33932 [0x848c]

// Reserved address 33936 [0x8490]

// Reserved address 33940 [0x8494]

// Reserved address 33944 [0x8498]

// Reserved address 33948 [0x849c]

// Reserved address 33952 [0x84a0]

// Reserved address 33956 [0x84a4]

// Reserved address 33960 [0x84a8]

// Reserved address 33964 [0x84ac]

// Reserved address 33968 [0x84b0]

// Reserved address 33972 [0x84b4]

// Reserved address 33976 [0x84b8]

// Reserved address 33980 [0x84bc]

// Reserved address 33984 [0x84c0]

// Reserved address 33988 [0x84c4]

// Reserved address 33992 [0x84c8]

// Reserved address 33996 [0x84cc]

// Reserved address 34000 [0x84d0]

// Reserved address 34004 [0x84d4]

// Reserved address 34008 [0x84d8]

// Reserved address 34012 [0x84dc]

// Reserved address 34016 [0x84e0]

// Reserved address 34020 [0x84e4]

// Reserved address 34024 [0x84e8]

// Reserved address 34028 [0x84ec]

// Reserved address 34032 [0x84f0]

// Reserved address 34036 [0x84f4]

// Reserved address 34040 [0x84f8]

// Reserved address 34044 [0x84fc]

// Reserved address 34048 [0x8500]

// Reserved address 34052 [0x8504]

// Reserved address 34056 [0x8508]

// Reserved address 34060 [0x850c]

// Reserved address 34064 [0x8510]

// Reserved address 34068 [0x8514]

// Reserved address 34072 [0x8518]

// Reserved address 34076 [0x851c]

// Reserved address 34080 [0x8520]

// Reserved address 34084 [0x8524]

// Reserved address 34088 [0x8528]

// Reserved address 34092 [0x852c]

// Reserved address 34096 [0x8530]

// Reserved address 34100 [0x8534]

// Reserved address 34104 [0x8538]

// Reserved address 34108 [0x853c]

// Reserved address 34112 [0x8540]

// Reserved address 34116 [0x8544]

// Reserved address 34120 [0x8548]

// Reserved address 34124 [0x854c]

// Reserved address 34128 [0x8550]

// Reserved address 34132 [0x8554]

// Reserved address 34136 [0x8558]

// Reserved address 34140 [0x855c]

// Reserved address 34144 [0x8560]

// Reserved address 34148 [0x8564]

// Reserved address 34152 [0x8568]

// Reserved address 34156 [0x856c]

// Reserved address 34160 [0x8570]

// Reserved address 34164 [0x8574]

// Reserved address 34168 [0x8578]

// Reserved address 34172 [0x857c]

// Reserved address 34176 [0x8580]

// Reserved address 34180 [0x8584]

// Reserved address 34184 [0x8588]

// Reserved address 34188 [0x858c]

// Reserved address 34192 [0x8590]

// Reserved address 34196 [0x8594]

// Reserved address 34200 [0x8598]

// Reserved address 34204 [0x859c]

// Reserved address 34208 [0x85a0]

// Reserved address 34212 [0x85a4]

// Reserved address 34216 [0x85a8]

// Reserved address 34220 [0x85ac]

// Reserved address 34224 [0x85b0]

// Reserved address 34228 [0x85b4]

// Reserved address 34232 [0x85b8]

// Reserved address 34236 [0x85bc]

// Reserved address 34240 [0x85c0]

// Reserved address 34244 [0x85c4]

// Reserved address 34248 [0x85c8]

// Reserved address 34252 [0x85cc]

// Reserved address 34256 [0x85d0]

// Reserved address 34260 [0x85d4]

// Reserved address 34264 [0x85d8]

// Reserved address 34268 [0x85dc]

// Reserved address 34272 [0x85e0]

// Reserved address 34276 [0x85e4]

// Reserved address 34280 [0x85e8]

// Reserved address 34284 [0x85ec]

// Reserved address 34288 [0x85f0]

// Reserved address 34292 [0x85f4]

// Reserved address 34296 [0x85f8]

// Reserved address 34300 [0x85fc]

// Reserved address 34304 [0x8600]

// Reserved address 34308 [0x8604]

// Reserved address 34312 [0x8608]

// Reserved address 34316 [0x860c]

// Reserved address 34320 [0x8610]

// Reserved address 34324 [0x8614]

// Reserved address 34328 [0x8618]

// Reserved address 34332 [0x861c]

// Reserved address 34336 [0x8620]

// Reserved address 34340 [0x8624]

// Reserved address 34344 [0x8628]

// Reserved address 34348 [0x862c]

// Reserved address 34352 [0x8630]

// Reserved address 34356 [0x8634]

// Reserved address 34360 [0x8638]

// Reserved address 34364 [0x863c]

// Reserved address 34368 [0x8640]

// Reserved address 34372 [0x8644]

// Reserved address 34376 [0x8648]

// Reserved address 34380 [0x864c]

// Reserved address 34384 [0x8650]

// Reserved address 34388 [0x8654]

// Reserved address 34392 [0x8658]

// Reserved address 34396 [0x865c]

// Reserved address 34400 [0x8660]

// Reserved address 34404 [0x8664]

// Reserved address 34408 [0x8668]

// Reserved address 34412 [0x866c]

// Reserved address 34416 [0x8670]

// Reserved address 34420 [0x8674]

// Reserved address 34424 [0x8678]

// Reserved address 34428 [0x867c]

// Reserved address 34432 [0x8680]

// Reserved address 34436 [0x8684]

// Reserved address 34440 [0x8688]

// Reserved address 34444 [0x868c]

// Reserved address 34448 [0x8690]

// Reserved address 34452 [0x8694]

// Reserved address 34456 [0x8698]

// Reserved address 34460 [0x869c]

// Reserved address 34464 [0x86a0]

// Reserved address 34468 [0x86a4]

// Reserved address 34472 [0x86a8]

// Reserved address 34476 [0x86ac]

// Reserved address 34480 [0x86b0]

// Reserved address 34484 [0x86b4]

// Reserved address 34488 [0x86b8]

// Reserved address 34492 [0x86bc]

// Reserved address 34496 [0x86c0]

// Reserved address 34500 [0x86c4]

// Reserved address 34504 [0x86c8]

// Reserved address 34508 [0x86cc]

// Reserved address 34512 [0x86d0]

// Reserved address 34516 [0x86d4]

// Reserved address 34520 [0x86d8]

// Reserved address 34524 [0x86dc]

// Reserved address 34528 [0x86e0]

// Reserved address 34532 [0x86e4]

// Reserved address 34536 [0x86e8]

// Reserved address 34540 [0x86ec]

// Reserved address 34544 [0x86f0]

// Reserved address 34548 [0x86f4]

// Reserved address 34552 [0x86f8]

// Reserved address 34556 [0x86fc]

// Reserved address 34560 [0x8700]

// Reserved address 34564 [0x8704]

// Reserved address 34568 [0x8708]

// Reserved address 34572 [0x870c]

// Reserved address 34576 [0x8710]

// Reserved address 34580 [0x8714]

// Reserved address 34584 [0x8718]

// Reserved address 34588 [0x871c]

// Reserved address 34592 [0x8720]

// Reserved address 34596 [0x8724]

// Reserved address 34600 [0x8728]

// Reserved address 34604 [0x872c]

// Reserved address 34608 [0x8730]

// Reserved address 34612 [0x8734]

// Reserved address 34616 [0x8738]

// Reserved address 34620 [0x873c]

// Reserved address 34624 [0x8740]

// Reserved address 34628 [0x8744]

// Reserved address 34632 [0x8748]

// Reserved address 34636 [0x874c]

// Reserved address 34640 [0x8750]

// Reserved address 34644 [0x8754]

// Reserved address 34648 [0x8758]

// Reserved address 34652 [0x875c]

// Reserved address 34656 [0x8760]

// Reserved address 34660 [0x8764]

// Reserved address 34664 [0x8768]

// Reserved address 34668 [0x876c]

// Reserved address 34672 [0x8770]

// Reserved address 34676 [0x8774]

// Reserved address 34680 [0x8778]

// Reserved address 34684 [0x877c]

// Reserved address 34688 [0x8780]

// Reserved address 34692 [0x8784]

// Reserved address 34696 [0x8788]

// Reserved address 34700 [0x878c]

// Reserved address 34704 [0x8790]

// Reserved address 34708 [0x8794]

// Reserved address 34712 [0x8798]

// Reserved address 34716 [0x879c]

// Reserved address 34720 [0x87a0]

// Reserved address 34724 [0x87a4]

// Reserved address 34728 [0x87a8]

// Reserved address 34732 [0x87ac]

// Reserved address 34736 [0x87b0]

// Reserved address 34740 [0x87b4]

// Reserved address 34744 [0x87b8]

// Reserved address 34748 [0x87bc]

// Reserved address 34752 [0x87c0]

// Reserved address 34756 [0x87c4]

// Reserved address 34760 [0x87c8]

// Reserved address 34764 [0x87cc]

// Reserved address 34768 [0x87d0]

// Reserved address 34772 [0x87d4]

// Reserved address 34776 [0x87d8]

// Reserved address 34780 [0x87dc]

// Reserved address 34784 [0x87e0]

// Reserved address 34788 [0x87e4]

// Reserved address 34792 [0x87e8]

// Reserved address 34796 [0x87ec]

// Reserved address 34800 [0x87f0]

// Reserved address 34804 [0x87f4]

// Reserved address 34808 [0x87f8]

// Reserved address 34812 [0x87fc]

// Reserved address 34816 [0x8800]

// Reserved address 34820 [0x8804]

// Reserved address 34824 [0x8808]

// Reserved address 34828 [0x880c]

// Reserved address 34832 [0x8810]

// Reserved address 34836 [0x8814]

// Reserved address 34840 [0x8818]

// Reserved address 34844 [0x881c]

// Reserved address 34848 [0x8820]

// Reserved address 34852 [0x8824]

// Reserved address 34856 [0x8828]

// Reserved address 34860 [0x882c]

// Reserved address 34864 [0x8830]

// Reserved address 34868 [0x8834]

// Reserved address 34872 [0x8838]

// Reserved address 34876 [0x883c]

// Reserved address 34880 [0x8840]

// Reserved address 34884 [0x8844]

// Reserved address 34888 [0x8848]

// Reserved address 34892 [0x884c]

// Reserved address 34896 [0x8850]

// Reserved address 34900 [0x8854]

// Reserved address 34904 [0x8858]

// Reserved address 34908 [0x885c]

// Reserved address 34912 [0x8860]

// Reserved address 34916 [0x8864]

// Reserved address 34920 [0x8868]

// Reserved address 34924 [0x886c]

// Reserved address 34928 [0x8870]

// Reserved address 34932 [0x8874]

// Reserved address 34936 [0x8878]

// Reserved address 34940 [0x887c]

// Reserved address 34944 [0x8880]

// Reserved address 34948 [0x8884]

// Reserved address 34952 [0x8888]

// Reserved address 34956 [0x888c]

// Reserved address 34960 [0x8890]

// Reserved address 34964 [0x8894]

// Reserved address 34968 [0x8898]

// Reserved address 34972 [0x889c]

// Reserved address 34976 [0x88a0]

// Reserved address 34980 [0x88a4]

// Reserved address 34984 [0x88a8]

// Reserved address 34988 [0x88ac]

// Reserved address 34992 [0x88b0]

// Reserved address 34996 [0x88b4]

// Reserved address 35000 [0x88b8]

// Reserved address 35004 [0x88bc]

// Reserved address 35008 [0x88c0]

// Reserved address 35012 [0x88c4]

// Reserved address 35016 [0x88c8]

// Reserved address 35020 [0x88cc]

// Reserved address 35024 [0x88d0]

// Reserved address 35028 [0x88d4]

// Reserved address 35032 [0x88d8]

// Reserved address 35036 [0x88dc]

// Reserved address 35040 [0x88e0]

// Reserved address 35044 [0x88e4]

// Reserved address 35048 [0x88e8]

// Reserved address 35052 [0x88ec]

// Reserved address 35056 [0x88f0]

// Reserved address 35060 [0x88f4]

// Reserved address 35064 [0x88f8]

// Reserved address 35068 [0x88fc]

// Reserved address 35072 [0x8900]

// Reserved address 35076 [0x8904]

// Reserved address 35080 [0x8908]

// Reserved address 35084 [0x890c]

// Reserved address 35088 [0x8910]

// Reserved address 35092 [0x8914]

// Reserved address 35096 [0x8918]

// Reserved address 35100 [0x891c]

// Reserved address 35104 [0x8920]

// Reserved address 35108 [0x8924]

// Reserved address 35112 [0x8928]

// Reserved address 35116 [0x892c]

// Reserved address 35120 [0x8930]

// Reserved address 35124 [0x8934]

// Reserved address 35128 [0x8938]

// Reserved address 35132 [0x893c]

// Reserved address 35136 [0x8940]

// Reserved address 35140 [0x8944]

// Reserved address 35144 [0x8948]

// Reserved address 35148 [0x894c]

// Reserved address 35152 [0x8950]

// Reserved address 35156 [0x8954]

// Reserved address 35160 [0x8958]

// Reserved address 35164 [0x895c]

// Reserved address 35168 [0x8960]

// Reserved address 35172 [0x8964]

// Reserved address 35176 [0x8968]

// Reserved address 35180 [0x896c]

// Reserved address 35184 [0x8970]

// Reserved address 35188 [0x8974]

// Reserved address 35192 [0x8978]

// Reserved address 35196 [0x897c]

// Reserved address 35200 [0x8980]

// Reserved address 35204 [0x8984]

// Reserved address 35208 [0x8988]

// Reserved address 35212 [0x898c]

// Reserved address 35216 [0x8990]

// Reserved address 35220 [0x8994]

// Reserved address 35224 [0x8998]

// Reserved address 35228 [0x899c]

// Reserved address 35232 [0x89a0]

// Reserved address 35236 [0x89a4]

// Reserved address 35240 [0x89a8]

// Reserved address 35244 [0x89ac]

// Reserved address 35248 [0x89b0]

// Reserved address 35252 [0x89b4]

// Reserved address 35256 [0x89b8]

// Reserved address 35260 [0x89bc]

// Reserved address 35264 [0x89c0]

// Reserved address 35268 [0x89c4]

// Reserved address 35272 [0x89c8]

// Reserved address 35276 [0x89cc]

// Reserved address 35280 [0x89d0]

// Reserved address 35284 [0x89d4]

// Reserved address 35288 [0x89d8]

// Reserved address 35292 [0x89dc]

// Reserved address 35296 [0x89e0]

// Reserved address 35300 [0x89e4]

// Reserved address 35304 [0x89e8]

// Reserved address 35308 [0x89ec]

// Reserved address 35312 [0x89f0]

// Reserved address 35316 [0x89f4]

// Reserved address 35320 [0x89f8]

// Reserved address 35324 [0x89fc]

// Reserved address 35328 [0x8a00]

// Reserved address 35332 [0x8a04]

// Reserved address 35336 [0x8a08]

// Reserved address 35340 [0x8a0c]

// Reserved address 35344 [0x8a10]

// Reserved address 35348 [0x8a14]

// Reserved address 35352 [0x8a18]

// Reserved address 35356 [0x8a1c]

// Reserved address 35360 [0x8a20]

// Reserved address 35364 [0x8a24]

// Reserved address 35368 [0x8a28]

// Reserved address 35372 [0x8a2c]

// Reserved address 35376 [0x8a30]

// Reserved address 35380 [0x8a34]

// Reserved address 35384 [0x8a38]

// Reserved address 35388 [0x8a3c]

// Reserved address 35392 [0x8a40]

// Reserved address 35396 [0x8a44]

// Reserved address 35400 [0x8a48]

// Reserved address 35404 [0x8a4c]

// Reserved address 35408 [0x8a50]

// Reserved address 35412 [0x8a54]

// Reserved address 35416 [0x8a58]

// Reserved address 35420 [0x8a5c]

// Reserved address 35424 [0x8a60]

// Reserved address 35428 [0x8a64]

// Reserved address 35432 [0x8a68]

// Reserved address 35436 [0x8a6c]

// Reserved address 35440 [0x8a70]

// Reserved address 35444 [0x8a74]

// Reserved address 35448 [0x8a78]

// Reserved address 35452 [0x8a7c]

// Reserved address 35456 [0x8a80]

// Reserved address 35460 [0x8a84]

// Reserved address 35464 [0x8a88]

// Reserved address 35468 [0x8a8c]

// Reserved address 35472 [0x8a90]

// Reserved address 35476 [0x8a94]

// Reserved address 35480 [0x8a98]

// Reserved address 35484 [0x8a9c]

// Reserved address 35488 [0x8aa0]

// Reserved address 35492 [0x8aa4]

// Reserved address 35496 [0x8aa8]

// Reserved address 35500 [0x8aac]

// Reserved address 35504 [0x8ab0]

// Reserved address 35508 [0x8ab4]

// Reserved address 35512 [0x8ab8]

// Reserved address 35516 [0x8abc]

// Reserved address 35520 [0x8ac0]

// Reserved address 35524 [0x8ac4]

// Reserved address 35528 [0x8ac8]

// Reserved address 35532 [0x8acc]

// Reserved address 35536 [0x8ad0]

// Reserved address 35540 [0x8ad4]

// Reserved address 35544 [0x8ad8]

// Reserved address 35548 [0x8adc]

// Reserved address 35552 [0x8ae0]

// Reserved address 35556 [0x8ae4]

// Reserved address 35560 [0x8ae8]

// Reserved address 35564 [0x8aec]

// Reserved address 35568 [0x8af0]

// Reserved address 35572 [0x8af4]

// Reserved address 35576 [0x8af8]

// Reserved address 35580 [0x8afc]

// Reserved address 35584 [0x8b00]

// Reserved address 35588 [0x8b04]

// Reserved address 35592 [0x8b08]

// Reserved address 35596 [0x8b0c]

// Reserved address 35600 [0x8b10]

// Reserved address 35604 [0x8b14]

// Reserved address 35608 [0x8b18]

// Reserved address 35612 [0x8b1c]

// Reserved address 35616 [0x8b20]

// Reserved address 35620 [0x8b24]

// Reserved address 35624 [0x8b28]

// Reserved address 35628 [0x8b2c]

// Reserved address 35632 [0x8b30]

// Reserved address 35636 [0x8b34]

// Reserved address 35640 [0x8b38]

// Reserved address 35644 [0x8b3c]

// Reserved address 35648 [0x8b40]

// Reserved address 35652 [0x8b44]

// Reserved address 35656 [0x8b48]

// Reserved address 35660 [0x8b4c]

// Reserved address 35664 [0x8b50]

// Reserved address 35668 [0x8b54]

// Reserved address 35672 [0x8b58]

// Reserved address 35676 [0x8b5c]

// Reserved address 35680 [0x8b60]

// Reserved address 35684 [0x8b64]

// Reserved address 35688 [0x8b68]

// Reserved address 35692 [0x8b6c]

// Reserved address 35696 [0x8b70]

// Reserved address 35700 [0x8b74]

// Reserved address 35704 [0x8b78]

// Reserved address 35708 [0x8b7c]

// Reserved address 35712 [0x8b80]

// Reserved address 35716 [0x8b84]

// Reserved address 35720 [0x8b88]

// Reserved address 35724 [0x8b8c]

// Reserved address 35728 [0x8b90]

// Reserved address 35732 [0x8b94]

// Reserved address 35736 [0x8b98]

// Reserved address 35740 [0x8b9c]

// Reserved address 35744 [0x8ba0]

// Reserved address 35748 [0x8ba4]

// Reserved address 35752 [0x8ba8]

// Reserved address 35756 [0x8bac]

// Reserved address 35760 [0x8bb0]

// Reserved address 35764 [0x8bb4]

// Reserved address 35768 [0x8bb8]

// Reserved address 35772 [0x8bbc]

// Reserved address 35776 [0x8bc0]

// Reserved address 35780 [0x8bc4]

// Reserved address 35784 [0x8bc8]

// Reserved address 35788 [0x8bcc]

// Reserved address 35792 [0x8bd0]

// Reserved address 35796 [0x8bd4]

// Reserved address 35800 [0x8bd8]

// Reserved address 35804 [0x8bdc]

// Reserved address 35808 [0x8be0]

// Reserved address 35812 [0x8be4]

// Reserved address 35816 [0x8be8]

// Reserved address 35820 [0x8bec]

// Reserved address 35824 [0x8bf0]

// Reserved address 35828 [0x8bf4]

// Reserved address 35832 [0x8bf8]

// Reserved address 35836 [0x8bfc]

// Reserved address 35840 [0x8c00]

// Reserved address 35844 [0x8c04]

// Reserved address 35848 [0x8c08]

// Reserved address 35852 [0x8c0c]

// Reserved address 35856 [0x8c10]

// Reserved address 35860 [0x8c14]

// Reserved address 35864 [0x8c18]

// Reserved address 35868 [0x8c1c]

// Reserved address 35872 [0x8c20]

// Reserved address 35876 [0x8c24]

// Reserved address 35880 [0x8c28]

// Reserved address 35884 [0x8c2c]

// Reserved address 35888 [0x8c30]

// Reserved address 35892 [0x8c34]

// Reserved address 35896 [0x8c38]

// Reserved address 35900 [0x8c3c]

// Reserved address 35904 [0x8c40]

// Reserved address 35908 [0x8c44]

// Reserved address 35912 [0x8c48]

// Reserved address 35916 [0x8c4c]

// Reserved address 35920 [0x8c50]

// Reserved address 35924 [0x8c54]

// Reserved address 35928 [0x8c58]

// Reserved address 35932 [0x8c5c]

// Reserved address 35936 [0x8c60]

// Reserved address 35940 [0x8c64]

// Reserved address 35944 [0x8c68]

// Reserved address 35948 [0x8c6c]

// Reserved address 35952 [0x8c70]

// Reserved address 35956 [0x8c74]

// Reserved address 35960 [0x8c78]

// Reserved address 35964 [0x8c7c]

// Reserved address 35968 [0x8c80]

// Reserved address 35972 [0x8c84]

// Reserved address 35976 [0x8c88]

// Reserved address 35980 [0x8c8c]

// Reserved address 35984 [0x8c90]

// Reserved address 35988 [0x8c94]

// Reserved address 35992 [0x8c98]

// Reserved address 35996 [0x8c9c]

// Reserved address 36000 [0x8ca0]

// Reserved address 36004 [0x8ca4]

// Reserved address 36008 [0x8ca8]

// Reserved address 36012 [0x8cac]

// Reserved address 36016 [0x8cb0]

// Reserved address 36020 [0x8cb4]

// Reserved address 36024 [0x8cb8]

// Reserved address 36028 [0x8cbc]

// Reserved address 36032 [0x8cc0]

// Reserved address 36036 [0x8cc4]

// Reserved address 36040 [0x8cc8]

// Reserved address 36044 [0x8ccc]

// Reserved address 36048 [0x8cd0]

// Reserved address 36052 [0x8cd4]

// Reserved address 36056 [0x8cd8]

// Reserved address 36060 [0x8cdc]

// Reserved address 36064 [0x8ce0]

// Reserved address 36068 [0x8ce4]

// Reserved address 36072 [0x8ce8]

// Reserved address 36076 [0x8cec]

// Reserved address 36080 [0x8cf0]

// Reserved address 36084 [0x8cf4]

// Reserved address 36088 [0x8cf8]

// Reserved address 36092 [0x8cfc]

// Reserved address 36096 [0x8d00]

// Reserved address 36100 [0x8d04]

// Reserved address 36104 [0x8d08]

// Reserved address 36108 [0x8d0c]

// Reserved address 36112 [0x8d10]

// Reserved address 36116 [0x8d14]

// Reserved address 36120 [0x8d18]

// Reserved address 36124 [0x8d1c]

// Reserved address 36128 [0x8d20]

// Reserved address 36132 [0x8d24]

// Reserved address 36136 [0x8d28]

// Reserved address 36140 [0x8d2c]

// Reserved address 36144 [0x8d30]

// Reserved address 36148 [0x8d34]

// Reserved address 36152 [0x8d38]

// Reserved address 36156 [0x8d3c]

// Reserved address 36160 [0x8d40]

// Reserved address 36164 [0x8d44]

// Reserved address 36168 [0x8d48]

// Reserved address 36172 [0x8d4c]

// Reserved address 36176 [0x8d50]

// Reserved address 36180 [0x8d54]

// Reserved address 36184 [0x8d58]

// Reserved address 36188 [0x8d5c]

// Reserved address 36192 [0x8d60]

// Reserved address 36196 [0x8d64]

// Reserved address 36200 [0x8d68]

// Reserved address 36204 [0x8d6c]

// Reserved address 36208 [0x8d70]

// Reserved address 36212 [0x8d74]

// Reserved address 36216 [0x8d78]

// Reserved address 36220 [0x8d7c]

// Reserved address 36224 [0x8d80]

// Reserved address 36228 [0x8d84]

// Reserved address 36232 [0x8d88]

// Reserved address 36236 [0x8d8c]

// Reserved address 36240 [0x8d90]

// Reserved address 36244 [0x8d94]

// Reserved address 36248 [0x8d98]

// Reserved address 36252 [0x8d9c]

// Reserved address 36256 [0x8da0]

// Reserved address 36260 [0x8da4]

// Reserved address 36264 [0x8da8]

// Reserved address 36268 [0x8dac]

// Reserved address 36272 [0x8db0]

// Reserved address 36276 [0x8db4]

// Reserved address 36280 [0x8db8]

// Reserved address 36284 [0x8dbc]

// Reserved address 36288 [0x8dc0]

// Reserved address 36292 [0x8dc4]

// Reserved address 36296 [0x8dc8]

// Reserved address 36300 [0x8dcc]

// Reserved address 36304 [0x8dd0]

// Reserved address 36308 [0x8dd4]

// Reserved address 36312 [0x8dd8]

// Reserved address 36316 [0x8ddc]

// Reserved address 36320 [0x8de0]

// Reserved address 36324 [0x8de4]

// Reserved address 36328 [0x8de8]

// Reserved address 36332 [0x8dec]

// Reserved address 36336 [0x8df0]

// Reserved address 36340 [0x8df4]

// Reserved address 36344 [0x8df8]

// Reserved address 36348 [0x8dfc]

// Reserved address 36352 [0x8e00]

// Reserved address 36356 [0x8e04]

// Reserved address 36360 [0x8e08]

// Reserved address 36364 [0x8e0c]

// Reserved address 36368 [0x8e10]

// Reserved address 36372 [0x8e14]

// Reserved address 36376 [0x8e18]

// Reserved address 36380 [0x8e1c]

// Reserved address 36384 [0x8e20]

// Reserved address 36388 [0x8e24]

// Reserved address 36392 [0x8e28]

// Reserved address 36396 [0x8e2c]

// Reserved address 36400 [0x8e30]

// Reserved address 36404 [0x8e34]

// Reserved address 36408 [0x8e38]

// Reserved address 36412 [0x8e3c]

// Reserved address 36416 [0x8e40]

// Reserved address 36420 [0x8e44]

// Reserved address 36424 [0x8e48]

// Reserved address 36428 [0x8e4c]

// Reserved address 36432 [0x8e50]

// Reserved address 36436 [0x8e54]

// Reserved address 36440 [0x8e58]

// Reserved address 36444 [0x8e5c]

// Reserved address 36448 [0x8e60]

// Reserved address 36452 [0x8e64]

// Reserved address 36456 [0x8e68]

// Reserved address 36460 [0x8e6c]

// Reserved address 36464 [0x8e70]

// Reserved address 36468 [0x8e74]

// Reserved address 36472 [0x8e78]

// Reserved address 36476 [0x8e7c]

// Reserved address 36480 [0x8e80]

// Reserved address 36484 [0x8e84]

// Reserved address 36488 [0x8e88]

// Reserved address 36492 [0x8e8c]

// Reserved address 36496 [0x8e90]

// Reserved address 36500 [0x8e94]

// Reserved address 36504 [0x8e98]

// Reserved address 36508 [0x8e9c]

// Reserved address 36512 [0x8ea0]

// Reserved address 36516 [0x8ea4]

// Reserved address 36520 [0x8ea8]

// Reserved address 36524 [0x8eac]

// Reserved address 36528 [0x8eb0]

// Reserved address 36532 [0x8eb4]

// Reserved address 36536 [0x8eb8]

// Reserved address 36540 [0x8ebc]

// Reserved address 36544 [0x8ec0]

// Reserved address 36548 [0x8ec4]

// Reserved address 36552 [0x8ec8]

// Reserved address 36556 [0x8ecc]

// Reserved address 36560 [0x8ed0]

// Reserved address 36564 [0x8ed4]

// Reserved address 36568 [0x8ed8]

// Reserved address 36572 [0x8edc]

// Reserved address 36576 [0x8ee0]

// Reserved address 36580 [0x8ee4]

// Reserved address 36584 [0x8ee8]

// Reserved address 36588 [0x8eec]

// Reserved address 36592 [0x8ef0]

// Reserved address 36596 [0x8ef4]

// Reserved address 36600 [0x8ef8]

// Reserved address 36604 [0x8efc]

// Reserved address 36608 [0x8f00]

// Reserved address 36612 [0x8f04]

// Reserved address 36616 [0x8f08]

// Reserved address 36620 [0x8f0c]

// Reserved address 36624 [0x8f10]

// Reserved address 36628 [0x8f14]

// Reserved address 36632 [0x8f18]

// Reserved address 36636 [0x8f1c]

// Reserved address 36640 [0x8f20]

// Reserved address 36644 [0x8f24]

// Reserved address 36648 [0x8f28]

// Reserved address 36652 [0x8f2c]

// Reserved address 36656 [0x8f30]

// Reserved address 36660 [0x8f34]

// Reserved address 36664 [0x8f38]

// Reserved address 36668 [0x8f3c]

// Reserved address 36672 [0x8f40]

// Reserved address 36676 [0x8f44]

// Reserved address 36680 [0x8f48]

// Reserved address 36684 [0x8f4c]

// Reserved address 36688 [0x8f50]

// Reserved address 36692 [0x8f54]

// Reserved address 36696 [0x8f58]

// Reserved address 36700 [0x8f5c]

// Reserved address 36704 [0x8f60]

// Reserved address 36708 [0x8f64]

// Reserved address 36712 [0x8f68]

// Reserved address 36716 [0x8f6c]

// Reserved address 36720 [0x8f70]

// Reserved address 36724 [0x8f74]

// Reserved address 36728 [0x8f78]

// Reserved address 36732 [0x8f7c]

// Reserved address 36736 [0x8f80]

// Reserved address 36740 [0x8f84]

// Reserved address 36744 [0x8f88]

// Reserved address 36748 [0x8f8c]

// Reserved address 36752 [0x8f90]

// Reserved address 36756 [0x8f94]

// Reserved address 36760 [0x8f98]

// Reserved address 36764 [0x8f9c]

// Reserved address 36768 [0x8fa0]

// Reserved address 36772 [0x8fa4]

// Reserved address 36776 [0x8fa8]

// Reserved address 36780 [0x8fac]

// Reserved address 36784 [0x8fb0]

// Reserved address 36788 [0x8fb4]

// Reserved address 36792 [0x8fb8]

// Reserved address 36796 [0x8fbc]

// Reserved address 36800 [0x8fc0]

// Reserved address 36804 [0x8fc4]

// Reserved address 36808 [0x8fc8]

// Reserved address 36812 [0x8fcc]

// Reserved address 36816 [0x8fd0]

// Reserved address 36820 [0x8fd4]

// Reserved address 36824 [0x8fd8]

// Reserved address 36828 [0x8fdc]

// Reserved address 36832 [0x8fe0]

// Reserved address 36836 [0x8fe4]

// Reserved address 36840 [0x8fe8]

// Reserved address 36844 [0x8fec]

// Reserved address 36848 [0x8ff0]

// Reserved address 36852 [0x8ff4]

// Reserved address 36856 [0x8ff8]

// Reserved address 36860 [0x8ffc]

// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0                     _MK_ADDR_CONST(0x9000)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_SECURE                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_SCR                         0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_WORD_COUNT                  0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_RESET_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_READ_MASK                   _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_WRITE_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_CLK_OVR_ON_RANGE                    0:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_CLK_OVR_ON_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                        _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_TSA_SPARE_REGS_FIELD                        _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_TSA_SPARE_REGS_RANGE                        31:24
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0                       _MK_ADDR_CONST(0x9004)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_SECURE                        0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_SCR                   0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_WORD_COUNT                    0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_RESET_VAL                     _MK_MASK_CONST(0x20101)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_RESET_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_READ_MASK                     _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_WRITE_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_WR_WEIGHT_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_WR_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_WR_WEIGHT_RANGE                       4:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_WR_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_WR_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_WR_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_WR_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_RD_WEIGHT_SHIFT                       _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_RD_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_RD_WEIGHT_RANGE                       12:8
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_RD_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_RD_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_RD_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_RD_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_RANGE                 17:16
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0                       _MK_ADDR_CONST(0x9008)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_SECURE                        0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_SCR                   0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_WORD_COUNT                    0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_RESET_VAL                     _MK_MASK_CONST(0x20101)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_RESET_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_READ_MASK                     _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_WRITE_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_WR_WEIGHT_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_WR_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_WR_WEIGHT_RANGE                       4:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_WR_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_WR_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_WR_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_WR_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_RD_WEIGHT_SHIFT                       _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_RD_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_RD_WEIGHT_RANGE                       12:8
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_RD_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_RD_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_RD_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_RD_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_RANGE                 17:16
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 36876 [0x900c]

// Reserved address 36880 [0x9010]

// Reserved address 36884 [0x9014]

// Reserved address 36888 [0x9018]

// Reserved address 36892 [0x901c]

// Reserved address 36896 [0x9020]

// Reserved address 36900 [0x9024]

// Reserved address 36904 [0x9028]

// Reserved address 36908 [0x902c]

// Reserved address 36912 [0x9030]

// Reserved address 36916 [0x9034]

// Reserved address 36920 [0x9038]

// Reserved address 36924 [0x903c]

// Reserved address 36928 [0x9040]

// Reserved address 36932 [0x9044]

// Reserved address 36936 [0x9048]

// Reserved address 36940 [0x904c]

// Reserved address 36944 [0x9050]

// Reserved address 36948 [0x9054]

// Reserved address 36952 [0x9058]

// Reserved address 36956 [0x905c]

// Reserved address 36960 [0x9060]

// Reserved address 36964 [0x9064]

// Reserved address 36968 [0x9068]

// Reserved address 36972 [0x906c]

// Reserved address 36976 [0x9070]

// Reserved address 36980 [0x9074]

// Reserved address 36984 [0x9078]

// Reserved address 36988 [0x907c]

// Reserved address 36992 [0x9080]

// Reserved address 36996 [0x9084]

// Reserved address 37000 [0x9088]

// Reserved address 37004 [0x908c]

// Reserved address 37008 [0x9090]

// Reserved address 37012 [0x9094]

// Reserved address 37016 [0x9098]

// Reserved address 37020 [0x909c]

// Reserved address 37024 [0x90a0]

// Reserved address 37028 [0x90a4]

// Reserved address 37032 [0x90a8]

// Reserved address 37036 [0x90ac]

// Reserved address 37040 [0x90b0]

// Reserved address 37044 [0x90b4]

// Reserved address 37048 [0x90b8]

// Reserved address 37052 [0x90bc]

// Reserved address 37056 [0x90c0]

// Reserved address 37060 [0x90c4]

// Reserved address 37064 [0x90c8]

// Reserved address 37068 [0x90cc]

// Reserved address 37072 [0x90d0]

// Reserved address 37076 [0x90d4]

// Reserved address 37080 [0x90d8]

// Reserved address 37084 [0x90dc]

// Reserved address 37088 [0x90e0]

// Reserved address 37092 [0x90e4]

// Reserved address 37096 [0x90e8]

// Reserved address 37100 [0x90ec]

// Reserved address 37104 [0x90f0]

// Reserved address 37108 [0x90f4]

// Reserved address 37112 [0x90f8]

// Reserved address 37116 [0x90fc]

// Reserved address 37120 [0x9100]

// Reserved address 37124 [0x9104]

// Reserved address 37128 [0x9108]

// Reserved address 37132 [0x910c]

// Reserved address 37136 [0x9110]

// Reserved address 37140 [0x9114]

// Reserved address 37144 [0x9118]

// Reserved address 37148 [0x911c]

// Reserved address 37152 [0x9120]

// Reserved address 37156 [0x9124]

// Reserved address 37160 [0x9128]

// Reserved address 37164 [0x912c]

// Reserved address 37168 [0x9130]

// Reserved address 37172 [0x9134]

// Reserved address 37176 [0x9138]

// Reserved address 37180 [0x913c]

// Reserved address 37184 [0x9140]

// Reserved address 37188 [0x9144]

// Reserved address 37192 [0x9148]

// Reserved address 37196 [0x914c]

// Reserved address 37200 [0x9150]

// Reserved address 37204 [0x9154]

// Reserved address 37208 [0x9158]

// Reserved address 37212 [0x915c]

// Reserved address 37216 [0x9160]

// Reserved address 37220 [0x9164]

// Reserved address 37224 [0x9168]

// Reserved address 37228 [0x916c]

// Reserved address 37232 [0x9170]

// Reserved address 37236 [0x9174]

// Reserved address 37240 [0x9178]

// Reserved address 37244 [0x917c]

// Reserved address 37248 [0x9180]

// Reserved address 37252 [0x9184]

// Reserved address 37256 [0x9188]

// Reserved address 37260 [0x918c]

// Reserved address 37264 [0x9190]

// Reserved address 37268 [0x9194]

// Reserved address 37272 [0x9198]

// Reserved address 37276 [0x919c]

// Reserved address 37280 [0x91a0]

// Reserved address 37284 [0x91a4]

// Reserved address 37288 [0x91a8]

// Reserved address 37292 [0x91ac]

// Reserved address 37296 [0x91b0]

// Reserved address 37300 [0x91b4]

// Reserved address 37304 [0x91b8]

// Reserved address 37308 [0x91bc]

// Reserved address 37312 [0x91c0]

// Reserved address 37316 [0x91c4]

// Reserved address 37320 [0x91c8]

// Reserved address 37324 [0x91cc]

// Reserved address 37328 [0x91d0]

// Reserved address 37332 [0x91d4]

// Reserved address 37336 [0x91d8]

// Reserved address 37340 [0x91dc]

// Reserved address 37344 [0x91e0]

// Reserved address 37348 [0x91e4]

// Reserved address 37352 [0x91e8]

// Reserved address 37356 [0x91ec]

// Reserved address 37360 [0x91f0]

// Reserved address 37364 [0x91f4]

// Reserved address 37368 [0x91f8]

// Reserved address 37372 [0x91fc]

// Reserved address 37376 [0x9200]

// Reserved address 37380 [0x9204]

// Reserved address 37384 [0x9208]

// Reserved address 37388 [0x920c]

// Reserved address 37392 [0x9210]

// Reserved address 37396 [0x9214]

// Reserved address 37400 [0x9218]

// Reserved address 37404 [0x921c]

// Reserved address 37408 [0x9220]

// Reserved address 37412 [0x9224]

// Reserved address 37416 [0x9228]

// Reserved address 37420 [0x922c]

// Reserved address 37424 [0x9230]

// Reserved address 37428 [0x9234]

// Reserved address 37432 [0x9238]

// Reserved address 37436 [0x923c]

// Reserved address 37440 [0x9240]

// Reserved address 37444 [0x9244]

// Reserved address 37448 [0x9248]

// Reserved address 37452 [0x924c]

// Reserved address 37456 [0x9250]

// Reserved address 37460 [0x9254]

// Reserved address 37464 [0x9258]

// Reserved address 37468 [0x925c]

// Reserved address 37472 [0x9260]

// Reserved address 37476 [0x9264]

// Reserved address 37480 [0x9268]

// Reserved address 37484 [0x926c]

// Reserved address 37488 [0x9270]

// Reserved address 37492 [0x9274]

// Reserved address 37496 [0x9278]

// Reserved address 37500 [0x927c]

// Reserved address 37504 [0x9280]

// Reserved address 37508 [0x9284]

// Reserved address 37512 [0x9288]

// Reserved address 37516 [0x928c]

// Reserved address 37520 [0x9290]

// Reserved address 37524 [0x9294]

// Reserved address 37528 [0x9298]

// Reserved address 37532 [0x929c]

// Reserved address 37536 [0x92a0]

// Reserved address 37540 [0x92a4]

// Reserved address 37544 [0x92a8]

// Reserved address 37548 [0x92ac]

// Reserved address 37552 [0x92b0]

// Reserved address 37556 [0x92b4]

// Reserved address 37560 [0x92b8]

// Reserved address 37564 [0x92bc]

// Reserved address 37568 [0x92c0]

// Reserved address 37572 [0x92c4]

// Reserved address 37576 [0x92c8]

// Reserved address 37580 [0x92cc]

// Reserved address 37584 [0x92d0]

// Reserved address 37588 [0x92d4]

// Reserved address 37592 [0x92d8]

// Reserved address 37596 [0x92dc]

// Reserved address 37600 [0x92e0]

// Reserved address 37604 [0x92e4]

// Reserved address 37608 [0x92e8]

// Reserved address 37612 [0x92ec]

// Reserved address 37616 [0x92f0]

// Reserved address 37620 [0x92f4]

// Reserved address 37624 [0x92f8]

// Reserved address 37628 [0x92fc]

// Reserved address 37632 [0x9300]

// Reserved address 37636 [0x9304]

// Reserved address 37640 [0x9308]

// Reserved address 37644 [0x930c]

// Reserved address 37648 [0x9310]

// Reserved address 37652 [0x9314]

// Reserved address 37656 [0x9318]

// Reserved address 37660 [0x931c]

// Reserved address 37664 [0x9320]

// Reserved address 37668 [0x9324]

// Reserved address 37672 [0x9328]

// Reserved address 37676 [0x932c]

// Reserved address 37680 [0x9330]

// Reserved address 37684 [0x9334]

// Reserved address 37688 [0x9338]

// Reserved address 37692 [0x933c]

// Reserved address 37696 [0x9340]

// Reserved address 37700 [0x9344]

// Reserved address 37704 [0x9348]

// Reserved address 37708 [0x934c]

// Reserved address 37712 [0x9350]

// Reserved address 37716 [0x9354]

// Reserved address 37720 [0x9358]

// Reserved address 37724 [0x935c]

// Reserved address 37728 [0x9360]

// Reserved address 37732 [0x9364]

// Reserved address 37736 [0x9368]

// Reserved address 37740 [0x936c]

// Reserved address 37744 [0x9370]

// Reserved address 37748 [0x9374]

// Reserved address 37752 [0x9378]

// Reserved address 37756 [0x937c]

// Reserved address 37760 [0x9380]

// Reserved address 37764 [0x9384]

// Reserved address 37768 [0x9388]

// Reserved address 37772 [0x938c]

// Reserved address 37776 [0x9390]

// Reserved address 37780 [0x9394]

// Reserved address 37784 [0x9398]

// Reserved address 37788 [0x939c]

// Reserved address 37792 [0x93a0]

// Reserved address 37796 [0x93a4]

// Reserved address 37800 [0x93a8]

// Reserved address 37804 [0x93ac]

// Reserved address 37808 [0x93b0]

// Reserved address 37812 [0x93b4]

// Reserved address 37816 [0x93b8]

// Reserved address 37820 [0x93bc]

// Reserved address 37824 [0x93c0]

// Reserved address 37828 [0x93c4]

// Reserved address 37832 [0x93c8]

// Reserved address 37836 [0x93cc]

// Reserved address 37840 [0x93d0]

// Reserved address 37844 [0x93d4]

// Reserved address 37848 [0x93d8]

// Reserved address 37852 [0x93dc]

// Reserved address 37856 [0x93e0]

// Reserved address 37860 [0x93e4]

// Reserved address 37864 [0x93e8]

// Reserved address 37868 [0x93ec]

// Reserved address 37872 [0x93f0]

// Reserved address 37876 [0x93f4]

// Reserved address 37880 [0x93f8]

// Reserved address 37884 [0x93fc]

// Reserved address 37888 [0x9400]

// Reserved address 37892 [0x9404]

// Reserved address 37896 [0x9408]

// Reserved address 37900 [0x940c]

// Reserved address 37904 [0x9410]

// Reserved address 37908 [0x9414]

// Reserved address 37912 [0x9418]

// Reserved address 37916 [0x941c]

// Reserved address 37920 [0x9420]

// Reserved address 37924 [0x9424]

// Reserved address 37928 [0x9428]

// Reserved address 37932 [0x942c]

// Reserved address 37936 [0x9430]

// Reserved address 37940 [0x9434]

// Reserved address 37944 [0x9438]

// Reserved address 37948 [0x943c]

// Reserved address 37952 [0x9440]

// Reserved address 37956 [0x9444]

// Reserved address 37960 [0x9448]

// Reserved address 37964 [0x944c]

// Reserved address 37968 [0x9450]

// Reserved address 37972 [0x9454]

// Reserved address 37976 [0x9458]

// Reserved address 37980 [0x945c]

// Reserved address 37984 [0x9460]

// Reserved address 37988 [0x9464]

// Reserved address 37992 [0x9468]

// Reserved address 37996 [0x946c]

// Reserved address 38000 [0x9470]

// Reserved address 38004 [0x9474]

// Reserved address 38008 [0x9478]

// Reserved address 38012 [0x947c]

// Reserved address 38016 [0x9480]

// Reserved address 38020 [0x9484]

// Reserved address 38024 [0x9488]

// Reserved address 38028 [0x948c]

// Reserved address 38032 [0x9490]

// Reserved address 38036 [0x9494]

// Reserved address 38040 [0x9498]

// Reserved address 38044 [0x949c]

// Reserved address 38048 [0x94a0]

// Reserved address 38052 [0x94a4]

// Reserved address 38056 [0x94a8]

// Reserved address 38060 [0x94ac]

// Reserved address 38064 [0x94b0]

// Reserved address 38068 [0x94b4]

// Reserved address 38072 [0x94b8]

// Reserved address 38076 [0x94bc]

// Reserved address 38080 [0x94c0]

// Reserved address 38084 [0x94c4]

// Reserved address 38088 [0x94c8]

// Reserved address 38092 [0x94cc]

// Reserved address 38096 [0x94d0]

// Reserved address 38100 [0x94d4]

// Reserved address 38104 [0x94d8]

// Reserved address 38108 [0x94dc]

// Reserved address 38112 [0x94e0]

// Reserved address 38116 [0x94e4]

// Reserved address 38120 [0x94e8]

// Reserved address 38124 [0x94ec]

// Reserved address 38128 [0x94f0]

// Reserved address 38132 [0x94f4]

// Reserved address 38136 [0x94f8]

// Reserved address 38140 [0x94fc]

// Reserved address 38144 [0x9500]

// Reserved address 38148 [0x9504]

// Reserved address 38152 [0x9508]

// Reserved address 38156 [0x950c]

// Reserved address 38160 [0x9510]

// Reserved address 38164 [0x9514]

// Reserved address 38168 [0x9518]

// Reserved address 38172 [0x951c]

// Reserved address 38176 [0x9520]

// Reserved address 38180 [0x9524]

// Reserved address 38184 [0x9528]

// Reserved address 38188 [0x952c]

// Reserved address 38192 [0x9530]

// Reserved address 38196 [0x9534]

// Reserved address 38200 [0x9538]

// Reserved address 38204 [0x953c]

// Reserved address 38208 [0x9540]

// Reserved address 38212 [0x9544]

// Reserved address 38216 [0x9548]

// Reserved address 38220 [0x954c]

// Reserved address 38224 [0x9550]

// Reserved address 38228 [0x9554]

// Reserved address 38232 [0x9558]

// Reserved address 38236 [0x955c]

// Reserved address 38240 [0x9560]

// Reserved address 38244 [0x9564]

// Reserved address 38248 [0x9568]

// Reserved address 38252 [0x956c]

// Reserved address 38256 [0x9570]

// Reserved address 38260 [0x9574]

// Reserved address 38264 [0x9578]

// Reserved address 38268 [0x957c]

// Reserved address 38272 [0x9580]

// Reserved address 38276 [0x9584]

// Reserved address 38280 [0x9588]

// Reserved address 38284 [0x958c]

// Reserved address 38288 [0x9590]

// Reserved address 38292 [0x9594]

// Reserved address 38296 [0x9598]

// Reserved address 38300 [0x959c]

// Reserved address 38304 [0x95a0]

// Reserved address 38308 [0x95a4]

// Reserved address 38312 [0x95a8]

// Reserved address 38316 [0x95ac]

// Reserved address 38320 [0x95b0]

// Reserved address 38324 [0x95b4]

// Reserved address 38328 [0x95b8]

// Reserved address 38332 [0x95bc]

// Reserved address 38336 [0x95c0]

// Reserved address 38340 [0x95c4]

// Reserved address 38344 [0x95c8]

// Reserved address 38348 [0x95cc]

// Reserved address 38352 [0x95d0]

// Reserved address 38356 [0x95d4]

// Reserved address 38360 [0x95d8]

// Reserved address 38364 [0x95dc]

// Reserved address 38368 [0x95e0]

// Reserved address 38372 [0x95e4]

// Reserved address 38376 [0x95e8]

// Reserved address 38380 [0x95ec]

// Reserved address 38384 [0x95f0]

// Reserved address 38388 [0x95f4]

// Reserved address 38392 [0x95f8]

// Reserved address 38396 [0x95fc]

// Reserved address 38400 [0x9600]

// Reserved address 38404 [0x9604]

// Reserved address 38408 [0x9608]

// Reserved address 38412 [0x960c]

// Reserved address 38416 [0x9610]

// Reserved address 38420 [0x9614]

// Reserved address 38424 [0x9618]

// Reserved address 38428 [0x961c]

// Reserved address 38432 [0x9620]

// Reserved address 38436 [0x9624]

// Reserved address 38440 [0x9628]

// Reserved address 38444 [0x962c]

// Reserved address 38448 [0x9630]

// Reserved address 38452 [0x9634]

// Reserved address 38456 [0x9638]

// Reserved address 38460 [0x963c]

// Reserved address 38464 [0x9640]

// Reserved address 38468 [0x9644]

// Reserved address 38472 [0x9648]

// Reserved address 38476 [0x964c]

// Reserved address 38480 [0x9650]

// Reserved address 38484 [0x9654]

// Reserved address 38488 [0x9658]

// Reserved address 38492 [0x965c]

// Reserved address 38496 [0x9660]

// Reserved address 38500 [0x9664]

// Reserved address 38504 [0x9668]

// Reserved address 38508 [0x966c]

// Reserved address 38512 [0x9670]

// Reserved address 38516 [0x9674]

// Reserved address 38520 [0x9678]

// Reserved address 38524 [0x967c]

// Reserved address 38528 [0x9680]

// Reserved address 38532 [0x9684]

// Reserved address 38536 [0x9688]

// Reserved address 38540 [0x968c]

// Reserved address 38544 [0x9690]

// Reserved address 38548 [0x9694]

// Reserved address 38552 [0x9698]

// Reserved address 38556 [0x969c]

// Reserved address 38560 [0x96a0]

// Reserved address 38564 [0x96a4]

// Reserved address 38568 [0x96a8]

// Reserved address 38572 [0x96ac]

// Reserved address 38576 [0x96b0]

// Reserved address 38580 [0x96b4]

// Reserved address 38584 [0x96b8]

// Reserved address 38588 [0x96bc]

// Reserved address 38592 [0x96c0]

// Reserved address 38596 [0x96c4]

// Reserved address 38600 [0x96c8]

// Reserved address 38604 [0x96cc]

// Reserved address 38608 [0x96d0]

// Reserved address 38612 [0x96d4]

// Reserved address 38616 [0x96d8]

// Reserved address 38620 [0x96dc]

// Reserved address 38624 [0x96e0]

// Reserved address 38628 [0x96e4]

// Reserved address 38632 [0x96e8]

// Reserved address 38636 [0x96ec]

// Reserved address 38640 [0x96f0]

// Reserved address 38644 [0x96f4]

// Reserved address 38648 [0x96f8]

// Reserved address 38652 [0x96fc]

// Reserved address 38656 [0x9700]

// Reserved address 38660 [0x9704]

// Reserved address 38664 [0x9708]

// Reserved address 38668 [0x970c]

// Reserved address 38672 [0x9710]

// Reserved address 38676 [0x9714]

// Reserved address 38680 [0x9718]

// Reserved address 38684 [0x971c]

// Reserved address 38688 [0x9720]

// Reserved address 38692 [0x9724]

// Reserved address 38696 [0x9728]

// Reserved address 38700 [0x972c]

// Reserved address 38704 [0x9730]

// Reserved address 38708 [0x9734]

// Reserved address 38712 [0x9738]

// Reserved address 38716 [0x973c]

// Reserved address 38720 [0x9740]

// Reserved address 38724 [0x9744]

// Reserved address 38728 [0x9748]

// Reserved address 38732 [0x974c]

// Reserved address 38736 [0x9750]

// Reserved address 38740 [0x9754]

// Reserved address 38744 [0x9758]

// Reserved address 38748 [0x975c]

// Reserved address 38752 [0x9760]

// Reserved address 38756 [0x9764]

// Reserved address 38760 [0x9768]

// Reserved address 38764 [0x976c]

// Reserved address 38768 [0x9770]

// Reserved address 38772 [0x9774]

// Reserved address 38776 [0x9778]

// Reserved address 38780 [0x977c]

// Reserved address 38784 [0x9780]

// Reserved address 38788 [0x9784]

// Reserved address 38792 [0x9788]

// Reserved address 38796 [0x978c]

// Reserved address 38800 [0x9790]

// Reserved address 38804 [0x9794]

// Reserved address 38808 [0x9798]

// Reserved address 38812 [0x979c]

// Reserved address 38816 [0x97a0]

// Reserved address 38820 [0x97a4]

// Reserved address 38824 [0x97a8]

// Reserved address 38828 [0x97ac]

// Reserved address 38832 [0x97b0]

// Reserved address 38836 [0x97b4]

// Reserved address 38840 [0x97b8]

// Reserved address 38844 [0x97bc]

// Reserved address 38848 [0x97c0]

// Reserved address 38852 [0x97c4]

// Reserved address 38856 [0x97c8]

// Reserved address 38860 [0x97cc]

// Reserved address 38864 [0x97d0]

// Reserved address 38868 [0x97d4]

// Reserved address 38872 [0x97d8]

// Reserved address 38876 [0x97dc]

// Reserved address 38880 [0x97e0]

// Reserved address 38884 [0x97e4]

// Reserved address 38888 [0x97e8]

// Reserved address 38892 [0x97ec]

// Reserved address 38896 [0x97f0]

// Reserved address 38900 [0x97f4]

// Reserved address 38904 [0x97f8]

// Reserved address 38908 [0x97fc]

// Reserved address 38912 [0x9800]

// Reserved address 38916 [0x9804]

// Reserved address 38920 [0x9808]

// Reserved address 38924 [0x980c]

// Reserved address 38928 [0x9810]

// Reserved address 38932 [0x9814]

// Reserved address 38936 [0x9818]

// Reserved address 38940 [0x981c]

// Reserved address 38944 [0x9820]

// Reserved address 38948 [0x9824]

// Reserved address 38952 [0x9828]

// Reserved address 38956 [0x982c]

// Reserved address 38960 [0x9830]

// Reserved address 38964 [0x9834]

// Reserved address 38968 [0x9838]

// Reserved address 38972 [0x983c]

// Reserved address 38976 [0x9840]

// Reserved address 38980 [0x9844]

// Reserved address 38984 [0x9848]

// Reserved address 38988 [0x984c]

// Reserved address 38992 [0x9850]

// Reserved address 38996 [0x9854]

// Reserved address 39000 [0x9858]

// Reserved address 39004 [0x985c]

// Reserved address 39008 [0x9860]

// Reserved address 39012 [0x9864]

// Reserved address 39016 [0x9868]

// Reserved address 39020 [0x986c]

// Reserved address 39024 [0x9870]

// Reserved address 39028 [0x9874]

// Reserved address 39032 [0x9878]

// Reserved address 39036 [0x987c]

// Reserved address 39040 [0x9880]

// Reserved address 39044 [0x9884]

// Reserved address 39048 [0x9888]

// Reserved address 39052 [0x988c]

// Reserved address 39056 [0x9890]

// Reserved address 39060 [0x9894]

// Reserved address 39064 [0x9898]

// Reserved address 39068 [0x989c]

// Reserved address 39072 [0x98a0]

// Reserved address 39076 [0x98a4]

// Reserved address 39080 [0x98a8]

// Reserved address 39084 [0x98ac]

// Reserved address 39088 [0x98b0]

// Reserved address 39092 [0x98b4]

// Reserved address 39096 [0x98b8]

// Reserved address 39100 [0x98bc]

// Reserved address 39104 [0x98c0]

// Reserved address 39108 [0x98c4]

// Reserved address 39112 [0x98c8]

// Reserved address 39116 [0x98cc]

// Reserved address 39120 [0x98d0]

// Reserved address 39124 [0x98d4]

// Reserved address 39128 [0x98d8]

// Reserved address 39132 [0x98dc]

// Reserved address 39136 [0x98e0]

// Reserved address 39140 [0x98e4]

// Reserved address 39144 [0x98e8]

// Reserved address 39148 [0x98ec]

// Reserved address 39152 [0x98f0]

// Reserved address 39156 [0x98f4]

// Reserved address 39160 [0x98f8]

// Reserved address 39164 [0x98fc]

// Reserved address 39168 [0x9900]

// Reserved address 39172 [0x9904]

// Reserved address 39176 [0x9908]

// Reserved address 39180 [0x990c]

// Reserved address 39184 [0x9910]

// Reserved address 39188 [0x9914]

// Reserved address 39192 [0x9918]

// Reserved address 39196 [0x991c]

// Reserved address 39200 [0x9920]

// Reserved address 39204 [0x9924]

// Reserved address 39208 [0x9928]

// Reserved address 39212 [0x992c]

// Reserved address 39216 [0x9930]

// Reserved address 39220 [0x9934]

// Reserved address 39224 [0x9938]

// Reserved address 39228 [0x993c]

// Reserved address 39232 [0x9940]

// Reserved address 39236 [0x9944]

// Reserved address 39240 [0x9948]

// Reserved address 39244 [0x994c]

// Reserved address 39248 [0x9950]

// Reserved address 39252 [0x9954]

// Reserved address 39256 [0x9958]

// Reserved address 39260 [0x995c]

// Reserved address 39264 [0x9960]

// Reserved address 39268 [0x9964]

// Reserved address 39272 [0x9968]

// Reserved address 39276 [0x996c]

// Reserved address 39280 [0x9970]

// Reserved address 39284 [0x9974]

// Reserved address 39288 [0x9978]

// Reserved address 39292 [0x997c]

// Reserved address 39296 [0x9980]

// Reserved address 39300 [0x9984]

// Reserved address 39304 [0x9988]

// Reserved address 39308 [0x998c]

// Reserved address 39312 [0x9990]

// Reserved address 39316 [0x9994]

// Reserved address 39320 [0x9998]

// Reserved address 39324 [0x999c]

// Reserved address 39328 [0x99a0]

// Reserved address 39332 [0x99a4]

// Reserved address 39336 [0x99a8]

// Reserved address 39340 [0x99ac]

// Reserved address 39344 [0x99b0]

// Reserved address 39348 [0x99b4]

// Reserved address 39352 [0x99b8]

// Reserved address 39356 [0x99bc]

// Reserved address 39360 [0x99c0]

// Reserved address 39364 [0x99c4]

// Reserved address 39368 [0x99c8]

// Reserved address 39372 [0x99cc]

// Reserved address 39376 [0x99d0]

// Reserved address 39380 [0x99d4]

// Reserved address 39384 [0x99d8]

// Reserved address 39388 [0x99dc]

// Reserved address 39392 [0x99e0]

// Reserved address 39396 [0x99e4]

// Reserved address 39400 [0x99e8]

// Reserved address 39404 [0x99ec]

// Reserved address 39408 [0x99f0]

// Reserved address 39412 [0x99f4]

// Reserved address 39416 [0x99f8]

// Reserved address 39420 [0x99fc]

// Reserved address 39424 [0x9a00]

// Reserved address 39428 [0x9a04]

// Reserved address 39432 [0x9a08]

// Reserved address 39436 [0x9a0c]

// Reserved address 39440 [0x9a10]

// Reserved address 39444 [0x9a14]

// Reserved address 39448 [0x9a18]

// Reserved address 39452 [0x9a1c]

// Reserved address 39456 [0x9a20]

// Reserved address 39460 [0x9a24]

// Reserved address 39464 [0x9a28]

// Reserved address 39468 [0x9a2c]

// Reserved address 39472 [0x9a30]

// Reserved address 39476 [0x9a34]

// Reserved address 39480 [0x9a38]

// Reserved address 39484 [0x9a3c]

// Reserved address 39488 [0x9a40]

// Reserved address 39492 [0x9a44]

// Reserved address 39496 [0x9a48]

// Reserved address 39500 [0x9a4c]

// Reserved address 39504 [0x9a50]

// Reserved address 39508 [0x9a54]

// Reserved address 39512 [0x9a58]

// Reserved address 39516 [0x9a5c]

// Reserved address 39520 [0x9a60]

// Reserved address 39524 [0x9a64]

// Reserved address 39528 [0x9a68]

// Reserved address 39532 [0x9a6c]

// Reserved address 39536 [0x9a70]

// Reserved address 39540 [0x9a74]

// Reserved address 39544 [0x9a78]

// Reserved address 39548 [0x9a7c]

// Reserved address 39552 [0x9a80]

// Reserved address 39556 [0x9a84]

// Reserved address 39560 [0x9a88]

// Reserved address 39564 [0x9a8c]

// Reserved address 39568 [0x9a90]

// Reserved address 39572 [0x9a94]

// Reserved address 39576 [0x9a98]

// Reserved address 39580 [0x9a9c]

// Reserved address 39584 [0x9aa0]

// Reserved address 39588 [0x9aa4]

// Reserved address 39592 [0x9aa8]

// Reserved address 39596 [0x9aac]

// Reserved address 39600 [0x9ab0]

// Reserved address 39604 [0x9ab4]

// Reserved address 39608 [0x9ab8]

// Reserved address 39612 [0x9abc]

// Reserved address 39616 [0x9ac0]

// Reserved address 39620 [0x9ac4]

// Reserved address 39624 [0x9ac8]

// Reserved address 39628 [0x9acc]

// Reserved address 39632 [0x9ad0]

// Reserved address 39636 [0x9ad4]

// Reserved address 39640 [0x9ad8]

// Reserved address 39644 [0x9adc]

// Reserved address 39648 [0x9ae0]

// Reserved address 39652 [0x9ae4]

// Reserved address 39656 [0x9ae8]

// Reserved address 39660 [0x9aec]

// Reserved address 39664 [0x9af0]

// Reserved address 39668 [0x9af4]

// Reserved address 39672 [0x9af8]

// Reserved address 39676 [0x9afc]

// Reserved address 39680 [0x9b00]

// Reserved address 39684 [0x9b04]

// Reserved address 39688 [0x9b08]

// Reserved address 39692 [0x9b0c]

// Reserved address 39696 [0x9b10]

// Reserved address 39700 [0x9b14]

// Reserved address 39704 [0x9b18]

// Reserved address 39708 [0x9b1c]

// Reserved address 39712 [0x9b20]

// Reserved address 39716 [0x9b24]

// Reserved address 39720 [0x9b28]

// Reserved address 39724 [0x9b2c]

// Reserved address 39728 [0x9b30]

// Reserved address 39732 [0x9b34]

// Reserved address 39736 [0x9b38]

// Reserved address 39740 [0x9b3c]

// Reserved address 39744 [0x9b40]

// Reserved address 39748 [0x9b44]

// Reserved address 39752 [0x9b48]

// Reserved address 39756 [0x9b4c]

// Reserved address 39760 [0x9b50]

// Reserved address 39764 [0x9b54]

// Reserved address 39768 [0x9b58]

// Reserved address 39772 [0x9b5c]

// Reserved address 39776 [0x9b60]

// Reserved address 39780 [0x9b64]

// Reserved address 39784 [0x9b68]

// Reserved address 39788 [0x9b6c]

// Reserved address 39792 [0x9b70]

// Reserved address 39796 [0x9b74]

// Reserved address 39800 [0x9b78]

// Reserved address 39804 [0x9b7c]

// Reserved address 39808 [0x9b80]

// Reserved address 39812 [0x9b84]

// Reserved address 39816 [0x9b88]

// Reserved address 39820 [0x9b8c]

// Reserved address 39824 [0x9b90]

// Reserved address 39828 [0x9b94]

// Reserved address 39832 [0x9b98]

// Reserved address 39836 [0x9b9c]

// Reserved address 39840 [0x9ba0]

// Reserved address 39844 [0x9ba4]

// Reserved address 39848 [0x9ba8]

// Reserved address 39852 [0x9bac]

// Reserved address 39856 [0x9bb0]

// Reserved address 39860 [0x9bb4]

// Reserved address 39864 [0x9bb8]

// Reserved address 39868 [0x9bbc]

// Reserved address 39872 [0x9bc0]

// Reserved address 39876 [0x9bc4]

// Reserved address 39880 [0x9bc8]

// Reserved address 39884 [0x9bcc]

// Reserved address 39888 [0x9bd0]

// Reserved address 39892 [0x9bd4]

// Reserved address 39896 [0x9bd8]

// Reserved address 39900 [0x9bdc]

// Reserved address 39904 [0x9be0]

// Reserved address 39908 [0x9be4]

// Reserved address 39912 [0x9be8]

// Reserved address 39916 [0x9bec]

// Reserved address 39920 [0x9bf0]

// Reserved address 39924 [0x9bf4]

// Reserved address 39928 [0x9bf8]

// Reserved address 39932 [0x9bfc]

// Reserved address 39936 [0x9c00]

// Reserved address 39940 [0x9c04]

// Reserved address 39944 [0x9c08]

// Reserved address 39948 [0x9c0c]

// Reserved address 39952 [0x9c10]

// Reserved address 39956 [0x9c14]

// Reserved address 39960 [0x9c18]

// Reserved address 39964 [0x9c1c]

// Reserved address 39968 [0x9c20]

// Reserved address 39972 [0x9c24]

// Reserved address 39976 [0x9c28]

// Reserved address 39980 [0x9c2c]

// Reserved address 39984 [0x9c30]

// Reserved address 39988 [0x9c34]

// Reserved address 39992 [0x9c38]

// Reserved address 39996 [0x9c3c]

// Reserved address 40000 [0x9c40]

// Reserved address 40004 [0x9c44]

// Reserved address 40008 [0x9c48]

// Reserved address 40012 [0x9c4c]

// Reserved address 40016 [0x9c50]

// Reserved address 40020 [0x9c54]

// Reserved address 40024 [0x9c58]

// Reserved address 40028 [0x9c5c]

// Reserved address 40032 [0x9c60]

// Reserved address 40036 [0x9c64]

// Reserved address 40040 [0x9c68]

// Reserved address 40044 [0x9c6c]

// Reserved address 40048 [0x9c70]

// Reserved address 40052 [0x9c74]

// Reserved address 40056 [0x9c78]

// Reserved address 40060 [0x9c7c]

// Reserved address 40064 [0x9c80]

// Reserved address 40068 [0x9c84]

// Reserved address 40072 [0x9c88]

// Reserved address 40076 [0x9c8c]

// Reserved address 40080 [0x9c90]

// Reserved address 40084 [0x9c94]

// Reserved address 40088 [0x9c98]

// Reserved address 40092 [0x9c9c]

// Reserved address 40096 [0x9ca0]

// Reserved address 40100 [0x9ca4]

// Reserved address 40104 [0x9ca8]

// Reserved address 40108 [0x9cac]

// Reserved address 40112 [0x9cb0]

// Reserved address 40116 [0x9cb4]

// Reserved address 40120 [0x9cb8]

// Reserved address 40124 [0x9cbc]

// Reserved address 40128 [0x9cc0]

// Reserved address 40132 [0x9cc4]

// Reserved address 40136 [0x9cc8]

// Reserved address 40140 [0x9ccc]

// Reserved address 40144 [0x9cd0]

// Reserved address 40148 [0x9cd4]

// Reserved address 40152 [0x9cd8]

// Reserved address 40156 [0x9cdc]

// Reserved address 40160 [0x9ce0]

// Reserved address 40164 [0x9ce4]

// Reserved address 40168 [0x9ce8]

// Reserved address 40172 [0x9cec]

// Reserved address 40176 [0x9cf0]

// Reserved address 40180 [0x9cf4]

// Reserved address 40184 [0x9cf8]

// Reserved address 40188 [0x9cfc]

// Reserved address 40192 [0x9d00]

// Reserved address 40196 [0x9d04]

// Reserved address 40200 [0x9d08]

// Reserved address 40204 [0x9d0c]

// Reserved address 40208 [0x9d10]

// Reserved address 40212 [0x9d14]

// Reserved address 40216 [0x9d18]

// Reserved address 40220 [0x9d1c]

// Reserved address 40224 [0x9d20]

// Reserved address 40228 [0x9d24]

// Reserved address 40232 [0x9d28]

// Reserved address 40236 [0x9d2c]

// Reserved address 40240 [0x9d30]

// Reserved address 40244 [0x9d34]

// Reserved address 40248 [0x9d38]

// Reserved address 40252 [0x9d3c]

// Reserved address 40256 [0x9d40]

// Reserved address 40260 [0x9d44]

// Reserved address 40264 [0x9d48]

// Reserved address 40268 [0x9d4c]

// Reserved address 40272 [0x9d50]

// Reserved address 40276 [0x9d54]

// Reserved address 40280 [0x9d58]

// Reserved address 40284 [0x9d5c]

// Reserved address 40288 [0x9d60]

// Reserved address 40292 [0x9d64]

// Reserved address 40296 [0x9d68]

// Reserved address 40300 [0x9d6c]

// Reserved address 40304 [0x9d70]

// Reserved address 40308 [0x9d74]

// Reserved address 40312 [0x9d78]

// Reserved address 40316 [0x9d7c]

// Reserved address 40320 [0x9d80]

// Reserved address 40324 [0x9d84]

// Reserved address 40328 [0x9d88]

// Reserved address 40332 [0x9d8c]

// Reserved address 40336 [0x9d90]

// Reserved address 40340 [0x9d94]

// Reserved address 40344 [0x9d98]

// Reserved address 40348 [0x9d9c]

// Reserved address 40352 [0x9da0]

// Reserved address 40356 [0x9da4]

// Reserved address 40360 [0x9da8]

// Reserved address 40364 [0x9dac]

// Reserved address 40368 [0x9db0]

// Reserved address 40372 [0x9db4]

// Reserved address 40376 [0x9db8]

// Reserved address 40380 [0x9dbc]

// Reserved address 40384 [0x9dc0]

// Reserved address 40388 [0x9dc4]

// Reserved address 40392 [0x9dc8]

// Reserved address 40396 [0x9dcc]

// Reserved address 40400 [0x9dd0]

// Reserved address 40404 [0x9dd4]

// Reserved address 40408 [0x9dd8]

// Reserved address 40412 [0x9ddc]

// Reserved address 40416 [0x9de0]

// Reserved address 40420 [0x9de4]

// Reserved address 40424 [0x9de8]

// Reserved address 40428 [0x9dec]

// Reserved address 40432 [0x9df0]

// Reserved address 40436 [0x9df4]

// Reserved address 40440 [0x9df8]

// Reserved address 40444 [0x9dfc]

// Reserved address 40448 [0x9e00]

// Reserved address 40452 [0x9e04]

// Reserved address 40456 [0x9e08]

// Reserved address 40460 [0x9e0c]

// Reserved address 40464 [0x9e10]

// Reserved address 40468 [0x9e14]

// Reserved address 40472 [0x9e18]

// Reserved address 40476 [0x9e1c]

// Reserved address 40480 [0x9e20]

// Reserved address 40484 [0x9e24]

// Reserved address 40488 [0x9e28]

// Reserved address 40492 [0x9e2c]

// Reserved address 40496 [0x9e30]

// Reserved address 40500 [0x9e34]

// Reserved address 40504 [0x9e38]

// Reserved address 40508 [0x9e3c]

// Reserved address 40512 [0x9e40]

// Reserved address 40516 [0x9e44]

// Reserved address 40520 [0x9e48]

// Reserved address 40524 [0x9e4c]

// Reserved address 40528 [0x9e50]

// Reserved address 40532 [0x9e54]

// Reserved address 40536 [0x9e58]

// Reserved address 40540 [0x9e5c]

// Reserved address 40544 [0x9e60]

// Reserved address 40548 [0x9e64]

// Reserved address 40552 [0x9e68]

// Reserved address 40556 [0x9e6c]

// Reserved address 40560 [0x9e70]

// Reserved address 40564 [0x9e74]

// Reserved address 40568 [0x9e78]

// Reserved address 40572 [0x9e7c]

// Reserved address 40576 [0x9e80]

// Reserved address 40580 [0x9e84]

// Reserved address 40584 [0x9e88]

// Reserved address 40588 [0x9e8c]

// Reserved address 40592 [0x9e90]

// Reserved address 40596 [0x9e94]

// Reserved address 40600 [0x9e98]

// Reserved address 40604 [0x9e9c]

// Reserved address 40608 [0x9ea0]

// Reserved address 40612 [0x9ea4]

// Reserved address 40616 [0x9ea8]

// Reserved address 40620 [0x9eac]

// Reserved address 40624 [0x9eb0]

// Reserved address 40628 [0x9eb4]

// Reserved address 40632 [0x9eb8]

// Reserved address 40636 [0x9ebc]

// Reserved address 40640 [0x9ec0]

// Reserved address 40644 [0x9ec4]

// Reserved address 40648 [0x9ec8]

// Reserved address 40652 [0x9ecc]

// Reserved address 40656 [0x9ed0]

// Reserved address 40660 [0x9ed4]

// Reserved address 40664 [0x9ed8]

// Reserved address 40668 [0x9edc]

// Reserved address 40672 [0x9ee0]

// Reserved address 40676 [0x9ee4]

// Reserved address 40680 [0x9ee8]

// Reserved address 40684 [0x9eec]

// Reserved address 40688 [0x9ef0]

// Reserved address 40692 [0x9ef4]

// Reserved address 40696 [0x9ef8]

// Reserved address 40700 [0x9efc]

// Reserved address 40704 [0x9f00]

// Reserved address 40708 [0x9f04]

// Reserved address 40712 [0x9f08]

// Reserved address 40716 [0x9f0c]

// Reserved address 40720 [0x9f10]

// Reserved address 40724 [0x9f14]

// Reserved address 40728 [0x9f18]

// Reserved address 40732 [0x9f1c]

// Reserved address 40736 [0x9f20]

// Reserved address 40740 [0x9f24]

// Reserved address 40744 [0x9f28]

// Reserved address 40748 [0x9f2c]

// Reserved address 40752 [0x9f30]

// Reserved address 40756 [0x9f34]

// Reserved address 40760 [0x9f38]

// Reserved address 40764 [0x9f3c]

// Reserved address 40768 [0x9f40]

// Reserved address 40772 [0x9f44]

// Reserved address 40776 [0x9f48]

// Reserved address 40780 [0x9f4c]

// Reserved address 40784 [0x9f50]

// Reserved address 40788 [0x9f54]

// Reserved address 40792 [0x9f58]

// Reserved address 40796 [0x9f5c]

// Reserved address 40800 [0x9f60]

// Reserved address 40804 [0x9f64]

// Reserved address 40808 [0x9f68]

// Reserved address 40812 [0x9f6c]

// Reserved address 40816 [0x9f70]

// Reserved address 40820 [0x9f74]

// Reserved address 40824 [0x9f78]

// Reserved address 40828 [0x9f7c]

// Reserved address 40832 [0x9f80]

// Reserved address 40836 [0x9f84]

// Reserved address 40840 [0x9f88]

// Reserved address 40844 [0x9f8c]

// Reserved address 40848 [0x9f90]

// Reserved address 40852 [0x9f94]

// Reserved address 40856 [0x9f98]

// Reserved address 40860 [0x9f9c]

// Reserved address 40864 [0x9fa0]

// Reserved address 40868 [0x9fa4]

// Reserved address 40872 [0x9fa8]

// Reserved address 40876 [0x9fac]

// Reserved address 40880 [0x9fb0]

// Reserved address 40884 [0x9fb4]

// Reserved address 40888 [0x9fb8]

// Reserved address 40892 [0x9fbc]

// Reserved address 40896 [0x9fc0]

// Reserved address 40900 [0x9fc4]

// Reserved address 40904 [0x9fc8]

// Reserved address 40908 [0x9fcc]

// Reserved address 40912 [0x9fd0]

// Reserved address 40916 [0x9fd4]

// Reserved address 40920 [0x9fd8]

// Reserved address 40924 [0x9fdc]

// Reserved address 40928 [0x9fe0]

// Reserved address 40932 [0x9fe4]

// Reserved address 40936 [0x9fe8]

// Reserved address 40940 [0x9fec]

// Reserved address 40944 [0x9ff0]

// Reserved address 40948 [0x9ff4]

// Reserved address 40952 [0x9ff8]

// Reserved address 40956 [0x9ffc]

// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0                     _MK_ADDR_CONST(0xa000)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_SECURE                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_SCR                         0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_WORD_COUNT                  0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_RESET_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_READ_MASK                   _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_WRITE_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_CLK_OVR_ON_RANGE                    0:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_CLK_OVR_ON_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                        _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_TSA_SPARE_REGS_FIELD                        _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_TSA_SPARE_REGS_RANGE                        31:24
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_STATIC0_CSR_HDAR_0
#define TSA_CONFIG_STATIC0_CSR_HDAR_0                   _MK_ADDR_CONST(0xa004)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_SECURE                    0x0
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_SCR                       0
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_WORD_COUNT                        0x1
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_RESET_VAL                         _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_RESET_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_READ_MASK                         _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_WRITE_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_REORDER_DEPTH_LIMIT_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_REORDER_DEPTH_LIMIT_FIELD                 _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_HDAR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_REORDER_DEPTH_LIMIT_RANGE                 8:0
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_REORDER_DEPTH_LIMIT_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_REORDER_DEPTH_LIMIT_DEFAULT                       _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                     NONE
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_REORDER_DEPTH_LIMIT_NONE                  _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_HDAR_0_SO_DEV_HUBID_SHIFT                        _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_SO_DEV_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_HDAR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_SO_DEV_HUBID_RANGE                        9:9
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_SO_DEV_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_SO_DEV_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_SO_DEV_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_SO_DEV_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_SO_DEV_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_SO_DEV_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_SO_DEV_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_SHIFT                        _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_RANGE                        10:10
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_HDAR_0_MEMTYPE_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_MEMTYPE_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_HDAR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_MEMTYPE_OVERRIDE_RANGE                    12:11
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_MEMTYPE_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_MEMTYPE_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_MEMTYPE_OVERRIDE_INIT_ENUM                        PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_MEMTYPE_OVERRIDE_PASSTHRU                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_MEMTYPE_OVERRIDE_NORMAL                   _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_MEMTYPE_OVERRIDE_SO_DEV                   _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_OVERRIDE_RANGE                       13:13
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                   DISABLE
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_HDAR_0_NORMAL_HUBID_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_HDAW_0
#define TSA_CONFIG_STATIC0_CSW_HDAW_0                   _MK_ADDR_CONST(0xa008)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_SECURE                    0x0
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_SCR                       0
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_WORD_COUNT                        0x1
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_RESET_VAL                         _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_RESET_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_READ_MASK                         _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_WRITE_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_REORDER_DEPTH_LIMIT_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_REORDER_DEPTH_LIMIT_FIELD                 _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_HDAW_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_REORDER_DEPTH_LIMIT_RANGE                 8:0
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_REORDER_DEPTH_LIMIT_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_REORDER_DEPTH_LIMIT_DEFAULT                       _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_REORDER_DEPTH_LIMIT_INIT_ENUM                     NONE
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_REORDER_DEPTH_LIMIT_NONE                  _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_HDAW_0_SO_DEV_HUBID_SHIFT                        _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_SO_DEV_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_HDAW_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_SO_DEV_HUBID_RANGE                        9:9
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_SO_DEV_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_SO_DEV_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_SO_DEV_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_SO_DEV_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_SO_DEV_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_SO_DEV_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_SO_DEV_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_SO_DEV_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_SHIFT                        _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_RANGE                        10:10
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_HDAW_0_MEMTYPE_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_MEMTYPE_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_HDAW_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_MEMTYPE_OVERRIDE_RANGE                    12:11
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_MEMTYPE_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_MEMTYPE_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_MEMTYPE_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_MEMTYPE_OVERRIDE_INIT_ENUM                        PASSTHRU
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_MEMTYPE_OVERRIDE_PASSTHRU                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_MEMTYPE_OVERRIDE_NORMAL                   _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_MEMTYPE_OVERRIDE_SO_DEV                   _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_OVERRIDE_RANGE                       13:13
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_OVERRIDE_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                   DISABLE
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_HDAW_0_NORMAL_HUBID_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_HDA_0
#define TSA_CONFIG_STATIC0_HDA_0                        _MK_ADDR_CONST(0xa00c)
#define TSA_CONFIG_STATIC0_HDA_0_SECURE                         0x0
#define TSA_CONFIG_STATIC0_HDA_0_SCR                    0
#define TSA_CONFIG_STATIC0_HDA_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC0_HDA_0_RESET_VAL                      _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_HDA_0_RESET_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_HDA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_HDA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_HDA_0_READ_MASK                      _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_HDA_0_WRITE_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_HDA_0_HUB_MASK_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_HDA_0_HUB_MASK_FIELD                 _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_HDA_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_HDA_0_HUB_MASK_RANGE                 21:0
#define TSA_CONFIG_STATIC0_HDA_0_HUB_MASK_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_HDA_0_HUB_MASK_DEFAULT                       _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_HDA_0_HUB_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_HDA_0_HUB_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_HDA_0_HUB_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_HDA_0_HUB_MASK_INIT_ENUM                     ONEKB
#define TSA_CONFIG_STATIC0_HDA_0_HUB_MASK_HUB0                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_HDA_0_HUB_MASK_ONEKB                 _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_HDA_0_ERR_HANDLING_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_HDA_0_ERR_HANDLING_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_HDA_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_HDA_0_ERR_HANDLING_OVR_MODE_RANGE                    31:30
#define TSA_CONFIG_STATIC0_HDA_0_ERR_HANDLING_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_HDA_0_ERR_HANDLING_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_HDA_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_HDA_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_HDA_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_HDA_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                        MODE2
#define TSA_CONFIG_STATIC0_HDA_0_ERR_HANDLING_OVR_MODE_MODE0                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_HDA_0_ERR_HANDLING_OVR_MODE_MODE1                    _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_HDA_0_ERR_HANDLING_OVR_MODE_MODE2                    _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_HDA_0
#define TSA_CONFIG_STATIC1_HDA_0                        _MK_ADDR_CONST(0xa010)
#define TSA_CONFIG_STATIC1_HDA_0_SECURE                         0x0
#define TSA_CONFIG_STATIC1_HDA_0_SCR                    0
#define TSA_CONFIG_STATIC1_HDA_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC1_HDA_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HDA_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_HDA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HDA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HDA_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_HDA_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_HDA_0_RCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_HDA_0_RCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_HDA_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_HDA_0_RCLK_OVERRIDE_RANGE                    0:0
#define TSA_CONFIG_STATIC1_HDA_0_RCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_HDA_0_RCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HDA_0_RCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_HDA_0_RCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HDA_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HDA_0_RCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_HDA_0_RCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_HDA_0_RCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_HDA_0_WCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_HDA_0_WCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_HDA_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_HDA_0_WCLK_OVERRIDE_RANGE                    1:1
#define TSA_CONFIG_STATIC1_HDA_0_WCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_HDA_0_WCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HDA_0_WCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_HDA_0_WCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HDA_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HDA_0_WCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_HDA_0_WCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_HDA_0_WCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_HDA_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVERRIDE_RANGE                    2:2
#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_HDA_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVR_MODE_RANGE                    3:3
#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVR_MODE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVR_MODE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_HDA_0_CCLK_OVR_MODE_ENABLE                   _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0                     _MK_ADDR_CONST(0xa014)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_SECURE                      0x0
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_SCR                         0
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_WORD_COUNT                  0x1
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_RESET_VAL                   _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_RESET_MASK                  _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_READ_MASK                   _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_WRITE_MASK                  _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_REORDER_DEPTH_LIMIT_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_REORDER_DEPTH_LIMIT_FIELD                   _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_REORDER_DEPTH_LIMIT_RANGE                   8:0
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_REORDER_DEPTH_LIMIT_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_REORDER_DEPTH_LIMIT_DEFAULT                 _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                    _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                       NONE
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_REORDER_DEPTH_LIMIT_NONE                    _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_SO_DEV_HUBID_SHIFT                  _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_SO_DEV_HUBID_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_SO_DEV_HUBID_RANGE                  9:9
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_SO_DEV_HUBID_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_SO_DEV_HUBID_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_SO_DEV_HUBID_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_SO_DEV_HUBID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_SO_DEV_HUBID_INIT_ENUM                      HUB0
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_SO_DEV_HUBID_HUB0                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_SO_DEV_HUBID_HUB1                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_SHIFT                  _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_RANGE                  10:10
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_INIT_ENUM                      HUB0
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_HUB0                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_HUB1                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_MEMTYPE_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_MEMTYPE_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_MEMTYPE_OVERRIDE_RANGE                      12:11
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_MEMTYPE_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_MEMTYPE_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_MEMTYPE_OVERRIDE_INIT_ENUM                  PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_MEMTYPE_OVERRIDE_PASSTHRU                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_MEMTYPE_OVERRIDE_NORMAL                     _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_MEMTYPE_OVERRIDE_SO_DEV                     _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_OVERRIDE_RANGE                 13:13
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0_NORMAL_HUBID_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_NVDISPLAY_0
#define TSA_CONFIG_STATIC0_NVDISPLAY_0                  _MK_ADDR_CONST(0xa018)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_SECURE                   0x0
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_SCR                      0
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_WORD_COUNT                       0x1
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_RESET_VAL                        _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_RESET_MASK                       _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_READ_MASK                        _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_WRITE_MASK                       _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_HUB_MASK_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_HUB_MASK_FIELD                   _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_NVDISPLAY_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_HUB_MASK_RANGE                   21:0
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_HUB_MASK_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_HUB_MASK_DEFAULT                 _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_HUB_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_HUB_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_HUB_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_HUB_MASK_INIT_ENUM                       ONEKB
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_HUB_MASK_HUB0                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_HUB_MASK_ONEKB                   _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_NVDISPLAY_0_ERR_HANDLING_OVR_MODE_SHIFT                      _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_ERR_HANDLING_OVR_MODE_FIELD                      _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_NVDISPLAY_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_ERR_HANDLING_OVR_MODE_RANGE                      31:30
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_ERR_HANDLING_OVR_MODE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_ERR_HANDLING_OVR_MODE_DEFAULT                    _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                  MODE2
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_ERR_HANDLING_OVR_MODE_MODE0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_ERR_HANDLING_OVR_MODE_MODE1                      _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_NVDISPLAY_0_ERR_HANDLING_OVR_MODE_MODE2                      _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_NVDISPLAY_0
#define TSA_CONFIG_STATIC1_NVDISPLAY_0                  _MK_ADDR_CONST(0xa01c)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_SECURE                   0x0
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_SCR                      0
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_WORD_COUNT                       0x1
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_WRITE_MASK                       _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_RCLK_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_RCLK_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVDISPLAY_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_RCLK_OVERRIDE_RANGE                      0:0
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_RCLK_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_RCLK_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_RCLK_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_RCLK_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_RCLK_OVERRIDE_INIT_ENUM                  DISABLE
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_RCLK_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_RCLK_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_NVDISPLAY_0_WCLK_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_WCLK_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVDISPLAY_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_WCLK_OVERRIDE_RANGE                      1:1
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_WCLK_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_WCLK_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_WCLK_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_WCLK_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_WCLK_OVERRIDE_INIT_ENUM                  DISABLE
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_WCLK_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_WCLK_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVERRIDE_RANGE                      2:2
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVERRIDE_INIT_ENUM                  DISABLE
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVR_MODE_SHIFT                      _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVR_MODE_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVR_MODE_RANGE                      3:3
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVR_MODE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVR_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVR_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVR_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVR_MODE_INIT_ENUM                  DISABLE
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVR_MODE_DISABLE                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVDISPLAY_0_CCLK_OVR_MODE_ENABLE                     _MK_ENUM_CONST(1)


// Register TSA_CONFIG_INTERNAL_HDAPC_ARB_0
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0                 _MK_ADDR_CONST(0xa020)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_SECURE                  0x0
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_SCR                     0
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_WORD_COUNT                      0x1
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_RESET_VAL                       _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_RESET_MASK                      _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_READ_MASK                       _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_WRITE_MASK                      _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_WR_WEIGHT_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_WR_WEIGHT_FIELD                 _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_HDAPC_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_WR_WEIGHT_RANGE                 4:0
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_WR_WEIGHT_WOFFSET                       0x0
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_WR_WEIGHT_DEFAULT                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_WR_WEIGHT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_WR_WEIGHT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_RD_WEIGHT_SHIFT                 _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_RD_WEIGHT_FIELD                 _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_HDAPC_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_RD_WEIGHT_RANGE                 12:8
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_RD_WEIGHT_WOFFSET                       0x0
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_RD_WEIGHT_DEFAULT                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_RD_WEIGHT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_RD_WEIGHT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_WEIGHT_OVR_MODE_SHIFT                   _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_WEIGHT_OVR_MODE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_HDAPC_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_WEIGHT_OVR_MODE_RANGE                   17:16
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_WEIGHT_OVR_MODE_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_WEIGHT_OVR_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_HDAPC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 40996 [0xa024]

// Reserved address 41000 [0xa028]

// Reserved address 41004 [0xa02c]

// Reserved address 41008 [0xa030]

// Reserved address 41012 [0xa034]

// Reserved address 41016 [0xa038]

// Reserved address 41020 [0xa03c]

// Reserved address 41024 [0xa040]

// Reserved address 41028 [0xa044]

// Reserved address 41032 [0xa048]

// Reserved address 41036 [0xa04c]

// Reserved address 41040 [0xa050]

// Reserved address 41044 [0xa054]

// Reserved address 41048 [0xa058]

// Reserved address 41052 [0xa05c]

// Reserved address 41056 [0xa060]

// Reserved address 41060 [0xa064]

// Reserved address 41064 [0xa068]

// Reserved address 41068 [0xa06c]

// Reserved address 41072 [0xa070]

// Reserved address 41076 [0xa074]

// Reserved address 41080 [0xa078]

// Reserved address 41084 [0xa07c]

// Reserved address 41088 [0xa080]

// Reserved address 41092 [0xa084]

// Reserved address 41096 [0xa088]

// Reserved address 41100 [0xa08c]

// Reserved address 41104 [0xa090]

// Reserved address 41108 [0xa094]

// Reserved address 41112 [0xa098]

// Reserved address 41116 [0xa09c]

// Reserved address 41120 [0xa0a0]

// Reserved address 41124 [0xa0a4]

// Reserved address 41128 [0xa0a8]

// Reserved address 41132 [0xa0ac]

// Reserved address 41136 [0xa0b0]

// Reserved address 41140 [0xa0b4]

// Reserved address 41144 [0xa0b8]

// Reserved address 41148 [0xa0bc]

// Reserved address 41152 [0xa0c0]

// Reserved address 41156 [0xa0c4]

// Reserved address 41160 [0xa0c8]

// Reserved address 41164 [0xa0cc]

// Reserved address 41168 [0xa0d0]

// Reserved address 41172 [0xa0d4]

// Reserved address 41176 [0xa0d8]

// Reserved address 41180 [0xa0dc]

// Reserved address 41184 [0xa0e0]

// Reserved address 41188 [0xa0e4]

// Reserved address 41192 [0xa0e8]

// Reserved address 41196 [0xa0ec]

// Reserved address 41200 [0xa0f0]

// Reserved address 41204 [0xa0f4]

// Reserved address 41208 [0xa0f8]

// Reserved address 41212 [0xa0fc]

// Reserved address 41216 [0xa100]

// Reserved address 41220 [0xa104]

// Reserved address 41224 [0xa108]

// Reserved address 41228 [0xa10c]

// Reserved address 41232 [0xa110]

// Reserved address 41236 [0xa114]

// Reserved address 41240 [0xa118]

// Reserved address 41244 [0xa11c]

// Reserved address 41248 [0xa120]

// Reserved address 41252 [0xa124]

// Reserved address 41256 [0xa128]

// Reserved address 41260 [0xa12c]

// Reserved address 41264 [0xa130]

// Reserved address 41268 [0xa134]

// Reserved address 41272 [0xa138]

// Reserved address 41276 [0xa13c]

// Reserved address 41280 [0xa140]

// Reserved address 41284 [0xa144]

// Reserved address 41288 [0xa148]

// Reserved address 41292 [0xa14c]

// Reserved address 41296 [0xa150]

// Reserved address 41300 [0xa154]

// Reserved address 41304 [0xa158]

// Reserved address 41308 [0xa15c]

// Reserved address 41312 [0xa160]

// Reserved address 41316 [0xa164]

// Reserved address 41320 [0xa168]

// Reserved address 41324 [0xa16c]

// Reserved address 41328 [0xa170]

// Reserved address 41332 [0xa174]

// Reserved address 41336 [0xa178]

// Reserved address 41340 [0xa17c]

// Reserved address 41344 [0xa180]

// Reserved address 41348 [0xa184]

// Reserved address 41352 [0xa188]

// Reserved address 41356 [0xa18c]

// Reserved address 41360 [0xa190]

// Reserved address 41364 [0xa194]

// Reserved address 41368 [0xa198]

// Reserved address 41372 [0xa19c]

// Reserved address 41376 [0xa1a0]

// Reserved address 41380 [0xa1a4]

// Reserved address 41384 [0xa1a8]

// Reserved address 41388 [0xa1ac]

// Reserved address 41392 [0xa1b0]

// Reserved address 41396 [0xa1b4]

// Reserved address 41400 [0xa1b8]

// Reserved address 41404 [0xa1bc]

// Reserved address 41408 [0xa1c0]

// Reserved address 41412 [0xa1c4]

// Reserved address 41416 [0xa1c8]

// Reserved address 41420 [0xa1cc]

// Reserved address 41424 [0xa1d0]

// Reserved address 41428 [0xa1d4]

// Reserved address 41432 [0xa1d8]

// Reserved address 41436 [0xa1dc]

// Reserved address 41440 [0xa1e0]

// Reserved address 41444 [0xa1e4]

// Reserved address 41448 [0xa1e8]

// Reserved address 41452 [0xa1ec]

// Reserved address 41456 [0xa1f0]

// Reserved address 41460 [0xa1f4]

// Reserved address 41464 [0xa1f8]

// Reserved address 41468 [0xa1fc]

// Reserved address 41472 [0xa200]

// Reserved address 41476 [0xa204]

// Reserved address 41480 [0xa208]

// Reserved address 41484 [0xa20c]

// Reserved address 41488 [0xa210]

// Reserved address 41492 [0xa214]

// Reserved address 41496 [0xa218]

// Reserved address 41500 [0xa21c]

// Reserved address 41504 [0xa220]

// Reserved address 41508 [0xa224]

// Reserved address 41512 [0xa228]

// Reserved address 41516 [0xa22c]

// Reserved address 41520 [0xa230]

// Reserved address 41524 [0xa234]

// Reserved address 41528 [0xa238]

// Reserved address 41532 [0xa23c]

// Reserved address 41536 [0xa240]

// Reserved address 41540 [0xa244]

// Reserved address 41544 [0xa248]

// Reserved address 41548 [0xa24c]

// Reserved address 41552 [0xa250]

// Reserved address 41556 [0xa254]

// Reserved address 41560 [0xa258]

// Reserved address 41564 [0xa25c]

// Reserved address 41568 [0xa260]

// Reserved address 41572 [0xa264]

// Reserved address 41576 [0xa268]

// Reserved address 41580 [0xa26c]

// Reserved address 41584 [0xa270]

// Reserved address 41588 [0xa274]

// Reserved address 41592 [0xa278]

// Reserved address 41596 [0xa27c]

// Reserved address 41600 [0xa280]

// Reserved address 41604 [0xa284]

// Reserved address 41608 [0xa288]

// Reserved address 41612 [0xa28c]

// Reserved address 41616 [0xa290]

// Reserved address 41620 [0xa294]

// Reserved address 41624 [0xa298]

// Reserved address 41628 [0xa29c]

// Reserved address 41632 [0xa2a0]

// Reserved address 41636 [0xa2a4]

// Reserved address 41640 [0xa2a8]

// Reserved address 41644 [0xa2ac]

// Reserved address 41648 [0xa2b0]

// Reserved address 41652 [0xa2b4]

// Reserved address 41656 [0xa2b8]

// Reserved address 41660 [0xa2bc]

// Reserved address 41664 [0xa2c0]

// Reserved address 41668 [0xa2c4]

// Reserved address 41672 [0xa2c8]

// Reserved address 41676 [0xa2cc]

// Reserved address 41680 [0xa2d0]

// Reserved address 41684 [0xa2d4]

// Reserved address 41688 [0xa2d8]

// Reserved address 41692 [0xa2dc]

// Reserved address 41696 [0xa2e0]

// Reserved address 41700 [0xa2e4]

// Reserved address 41704 [0xa2e8]

// Reserved address 41708 [0xa2ec]

// Reserved address 41712 [0xa2f0]

// Reserved address 41716 [0xa2f4]

// Reserved address 41720 [0xa2f8]

// Reserved address 41724 [0xa2fc]

// Reserved address 41728 [0xa300]

// Reserved address 41732 [0xa304]

// Reserved address 41736 [0xa308]

// Reserved address 41740 [0xa30c]

// Reserved address 41744 [0xa310]

// Reserved address 41748 [0xa314]

// Reserved address 41752 [0xa318]

// Reserved address 41756 [0xa31c]

// Reserved address 41760 [0xa320]

// Reserved address 41764 [0xa324]

// Reserved address 41768 [0xa328]

// Reserved address 41772 [0xa32c]

// Reserved address 41776 [0xa330]

// Reserved address 41780 [0xa334]

// Reserved address 41784 [0xa338]

// Reserved address 41788 [0xa33c]

// Reserved address 41792 [0xa340]

// Reserved address 41796 [0xa344]

// Reserved address 41800 [0xa348]

// Reserved address 41804 [0xa34c]

// Reserved address 41808 [0xa350]

// Reserved address 41812 [0xa354]

// Reserved address 41816 [0xa358]

// Reserved address 41820 [0xa35c]

// Reserved address 41824 [0xa360]

// Reserved address 41828 [0xa364]

// Reserved address 41832 [0xa368]

// Reserved address 41836 [0xa36c]

// Reserved address 41840 [0xa370]

// Reserved address 41844 [0xa374]

// Reserved address 41848 [0xa378]

// Reserved address 41852 [0xa37c]

// Reserved address 41856 [0xa380]

// Reserved address 41860 [0xa384]

// Reserved address 41864 [0xa388]

// Reserved address 41868 [0xa38c]

// Reserved address 41872 [0xa390]

// Reserved address 41876 [0xa394]

// Reserved address 41880 [0xa398]

// Reserved address 41884 [0xa39c]

// Reserved address 41888 [0xa3a0]

// Reserved address 41892 [0xa3a4]

// Reserved address 41896 [0xa3a8]

// Reserved address 41900 [0xa3ac]

// Reserved address 41904 [0xa3b0]

// Reserved address 41908 [0xa3b4]

// Reserved address 41912 [0xa3b8]

// Reserved address 41916 [0xa3bc]

// Reserved address 41920 [0xa3c0]

// Reserved address 41924 [0xa3c4]

// Reserved address 41928 [0xa3c8]

// Reserved address 41932 [0xa3cc]

// Reserved address 41936 [0xa3d0]

// Reserved address 41940 [0xa3d4]

// Reserved address 41944 [0xa3d8]

// Reserved address 41948 [0xa3dc]

// Reserved address 41952 [0xa3e0]

// Reserved address 41956 [0xa3e4]

// Reserved address 41960 [0xa3e8]

// Reserved address 41964 [0xa3ec]

// Reserved address 41968 [0xa3f0]

// Reserved address 41972 [0xa3f4]

// Reserved address 41976 [0xa3f8]

// Reserved address 41980 [0xa3fc]

// Reserved address 41984 [0xa400]

// Reserved address 41988 [0xa404]

// Reserved address 41992 [0xa408]

// Reserved address 41996 [0xa40c]

// Reserved address 42000 [0xa410]

// Reserved address 42004 [0xa414]

// Reserved address 42008 [0xa418]

// Reserved address 42012 [0xa41c]

// Reserved address 42016 [0xa420]

// Reserved address 42020 [0xa424]

// Reserved address 42024 [0xa428]

// Reserved address 42028 [0xa42c]

// Reserved address 42032 [0xa430]

// Reserved address 42036 [0xa434]

// Reserved address 42040 [0xa438]

// Reserved address 42044 [0xa43c]

// Reserved address 42048 [0xa440]

// Reserved address 42052 [0xa444]

// Reserved address 42056 [0xa448]

// Reserved address 42060 [0xa44c]

// Reserved address 42064 [0xa450]

// Reserved address 42068 [0xa454]

// Reserved address 42072 [0xa458]

// Reserved address 42076 [0xa45c]

// Reserved address 42080 [0xa460]

// Reserved address 42084 [0xa464]

// Reserved address 42088 [0xa468]

// Reserved address 42092 [0xa46c]

// Reserved address 42096 [0xa470]

// Reserved address 42100 [0xa474]

// Reserved address 42104 [0xa478]

// Reserved address 42108 [0xa47c]

// Reserved address 42112 [0xa480]

// Reserved address 42116 [0xa484]

// Reserved address 42120 [0xa488]

// Reserved address 42124 [0xa48c]

// Reserved address 42128 [0xa490]

// Reserved address 42132 [0xa494]

// Reserved address 42136 [0xa498]

// Reserved address 42140 [0xa49c]

// Reserved address 42144 [0xa4a0]

// Reserved address 42148 [0xa4a4]

// Reserved address 42152 [0xa4a8]

// Reserved address 42156 [0xa4ac]

// Reserved address 42160 [0xa4b0]

// Reserved address 42164 [0xa4b4]

// Reserved address 42168 [0xa4b8]

// Reserved address 42172 [0xa4bc]

// Reserved address 42176 [0xa4c0]

// Reserved address 42180 [0xa4c4]

// Reserved address 42184 [0xa4c8]

// Reserved address 42188 [0xa4cc]

// Reserved address 42192 [0xa4d0]

// Reserved address 42196 [0xa4d4]

// Reserved address 42200 [0xa4d8]

// Reserved address 42204 [0xa4dc]

// Reserved address 42208 [0xa4e0]

// Reserved address 42212 [0xa4e4]

// Reserved address 42216 [0xa4e8]

// Reserved address 42220 [0xa4ec]

// Reserved address 42224 [0xa4f0]

// Reserved address 42228 [0xa4f4]

// Reserved address 42232 [0xa4f8]

// Reserved address 42236 [0xa4fc]

// Reserved address 42240 [0xa500]

// Reserved address 42244 [0xa504]

// Reserved address 42248 [0xa508]

// Reserved address 42252 [0xa50c]

// Reserved address 42256 [0xa510]

// Reserved address 42260 [0xa514]

// Reserved address 42264 [0xa518]

// Reserved address 42268 [0xa51c]

// Reserved address 42272 [0xa520]

// Reserved address 42276 [0xa524]

// Reserved address 42280 [0xa528]

// Reserved address 42284 [0xa52c]

// Reserved address 42288 [0xa530]

// Reserved address 42292 [0xa534]

// Reserved address 42296 [0xa538]

// Reserved address 42300 [0xa53c]

// Reserved address 42304 [0xa540]

// Reserved address 42308 [0xa544]

// Reserved address 42312 [0xa548]

// Reserved address 42316 [0xa54c]

// Reserved address 42320 [0xa550]

// Reserved address 42324 [0xa554]

// Reserved address 42328 [0xa558]

// Reserved address 42332 [0xa55c]

// Reserved address 42336 [0xa560]

// Reserved address 42340 [0xa564]

// Reserved address 42344 [0xa568]

// Reserved address 42348 [0xa56c]

// Reserved address 42352 [0xa570]

// Reserved address 42356 [0xa574]

// Reserved address 42360 [0xa578]

// Reserved address 42364 [0xa57c]

// Reserved address 42368 [0xa580]

// Reserved address 42372 [0xa584]

// Reserved address 42376 [0xa588]

// Reserved address 42380 [0xa58c]

// Reserved address 42384 [0xa590]

// Reserved address 42388 [0xa594]

// Reserved address 42392 [0xa598]

// Reserved address 42396 [0xa59c]

// Reserved address 42400 [0xa5a0]

// Reserved address 42404 [0xa5a4]

// Reserved address 42408 [0xa5a8]

// Reserved address 42412 [0xa5ac]

// Reserved address 42416 [0xa5b0]

// Reserved address 42420 [0xa5b4]

// Reserved address 42424 [0xa5b8]

// Reserved address 42428 [0xa5bc]

// Reserved address 42432 [0xa5c0]

// Reserved address 42436 [0xa5c4]

// Reserved address 42440 [0xa5c8]

// Reserved address 42444 [0xa5cc]

// Reserved address 42448 [0xa5d0]

// Reserved address 42452 [0xa5d4]

// Reserved address 42456 [0xa5d8]

// Reserved address 42460 [0xa5dc]

// Reserved address 42464 [0xa5e0]

// Reserved address 42468 [0xa5e4]

// Reserved address 42472 [0xa5e8]

// Reserved address 42476 [0xa5ec]

// Reserved address 42480 [0xa5f0]

// Reserved address 42484 [0xa5f4]

// Reserved address 42488 [0xa5f8]

// Reserved address 42492 [0xa5fc]

// Reserved address 42496 [0xa600]

// Reserved address 42500 [0xa604]

// Reserved address 42504 [0xa608]

// Reserved address 42508 [0xa60c]

// Reserved address 42512 [0xa610]

// Reserved address 42516 [0xa614]

// Reserved address 42520 [0xa618]

// Reserved address 42524 [0xa61c]

// Reserved address 42528 [0xa620]

// Reserved address 42532 [0xa624]

// Reserved address 42536 [0xa628]

// Reserved address 42540 [0xa62c]

// Reserved address 42544 [0xa630]

// Reserved address 42548 [0xa634]

// Reserved address 42552 [0xa638]

// Reserved address 42556 [0xa63c]

// Reserved address 42560 [0xa640]

// Reserved address 42564 [0xa644]

// Reserved address 42568 [0xa648]

// Reserved address 42572 [0xa64c]

// Reserved address 42576 [0xa650]

// Reserved address 42580 [0xa654]

// Reserved address 42584 [0xa658]

// Reserved address 42588 [0xa65c]

// Reserved address 42592 [0xa660]

// Reserved address 42596 [0xa664]

// Reserved address 42600 [0xa668]

// Reserved address 42604 [0xa66c]

// Reserved address 42608 [0xa670]

// Reserved address 42612 [0xa674]

// Reserved address 42616 [0xa678]

// Reserved address 42620 [0xa67c]

// Reserved address 42624 [0xa680]

// Reserved address 42628 [0xa684]

// Reserved address 42632 [0xa688]

// Reserved address 42636 [0xa68c]

// Reserved address 42640 [0xa690]

// Reserved address 42644 [0xa694]

// Reserved address 42648 [0xa698]

// Reserved address 42652 [0xa69c]

// Reserved address 42656 [0xa6a0]

// Reserved address 42660 [0xa6a4]

// Reserved address 42664 [0xa6a8]

// Reserved address 42668 [0xa6ac]

// Reserved address 42672 [0xa6b0]

// Reserved address 42676 [0xa6b4]

// Reserved address 42680 [0xa6b8]

// Reserved address 42684 [0xa6bc]

// Reserved address 42688 [0xa6c0]

// Reserved address 42692 [0xa6c4]

// Reserved address 42696 [0xa6c8]

// Reserved address 42700 [0xa6cc]

// Reserved address 42704 [0xa6d0]

// Reserved address 42708 [0xa6d4]

// Reserved address 42712 [0xa6d8]

// Reserved address 42716 [0xa6dc]

// Reserved address 42720 [0xa6e0]

// Reserved address 42724 [0xa6e4]

// Reserved address 42728 [0xa6e8]

// Reserved address 42732 [0xa6ec]

// Reserved address 42736 [0xa6f0]

// Reserved address 42740 [0xa6f4]

// Reserved address 42744 [0xa6f8]

// Reserved address 42748 [0xa6fc]

// Reserved address 42752 [0xa700]

// Reserved address 42756 [0xa704]

// Reserved address 42760 [0xa708]

// Reserved address 42764 [0xa70c]

// Reserved address 42768 [0xa710]

// Reserved address 42772 [0xa714]

// Reserved address 42776 [0xa718]

// Reserved address 42780 [0xa71c]

// Reserved address 42784 [0xa720]

// Reserved address 42788 [0xa724]

// Reserved address 42792 [0xa728]

// Reserved address 42796 [0xa72c]

// Reserved address 42800 [0xa730]

// Reserved address 42804 [0xa734]

// Reserved address 42808 [0xa738]

// Reserved address 42812 [0xa73c]

// Reserved address 42816 [0xa740]

// Reserved address 42820 [0xa744]

// Reserved address 42824 [0xa748]

// Reserved address 42828 [0xa74c]

// Reserved address 42832 [0xa750]

// Reserved address 42836 [0xa754]

// Reserved address 42840 [0xa758]

// Reserved address 42844 [0xa75c]

// Reserved address 42848 [0xa760]

// Reserved address 42852 [0xa764]

// Reserved address 42856 [0xa768]

// Reserved address 42860 [0xa76c]

// Reserved address 42864 [0xa770]

// Reserved address 42868 [0xa774]

// Reserved address 42872 [0xa778]

// Reserved address 42876 [0xa77c]

// Reserved address 42880 [0xa780]

// Reserved address 42884 [0xa784]

// Reserved address 42888 [0xa788]

// Reserved address 42892 [0xa78c]

// Reserved address 42896 [0xa790]

// Reserved address 42900 [0xa794]

// Reserved address 42904 [0xa798]

// Reserved address 42908 [0xa79c]

// Reserved address 42912 [0xa7a0]

// Reserved address 42916 [0xa7a4]

// Reserved address 42920 [0xa7a8]

// Reserved address 42924 [0xa7ac]

// Reserved address 42928 [0xa7b0]

// Reserved address 42932 [0xa7b4]

// Reserved address 42936 [0xa7b8]

// Reserved address 42940 [0xa7bc]

// Reserved address 42944 [0xa7c0]

// Reserved address 42948 [0xa7c4]

// Reserved address 42952 [0xa7c8]

// Reserved address 42956 [0xa7cc]

// Reserved address 42960 [0xa7d0]

// Reserved address 42964 [0xa7d4]

// Reserved address 42968 [0xa7d8]

// Reserved address 42972 [0xa7dc]

// Reserved address 42976 [0xa7e0]

// Reserved address 42980 [0xa7e4]

// Reserved address 42984 [0xa7e8]

// Reserved address 42988 [0xa7ec]

// Reserved address 42992 [0xa7f0]

// Reserved address 42996 [0xa7f4]

// Reserved address 43000 [0xa7f8]

// Reserved address 43004 [0xa7fc]

// Reserved address 43008 [0xa800]

// Reserved address 43012 [0xa804]

// Reserved address 43016 [0xa808]

// Reserved address 43020 [0xa80c]

// Reserved address 43024 [0xa810]

// Reserved address 43028 [0xa814]

// Reserved address 43032 [0xa818]

// Reserved address 43036 [0xa81c]

// Reserved address 43040 [0xa820]

// Reserved address 43044 [0xa824]

// Reserved address 43048 [0xa828]

// Reserved address 43052 [0xa82c]

// Reserved address 43056 [0xa830]

// Reserved address 43060 [0xa834]

// Reserved address 43064 [0xa838]

// Reserved address 43068 [0xa83c]

// Reserved address 43072 [0xa840]

// Reserved address 43076 [0xa844]

// Reserved address 43080 [0xa848]

// Reserved address 43084 [0xa84c]

// Reserved address 43088 [0xa850]

// Reserved address 43092 [0xa854]

// Reserved address 43096 [0xa858]

// Reserved address 43100 [0xa85c]

// Reserved address 43104 [0xa860]

// Reserved address 43108 [0xa864]

// Reserved address 43112 [0xa868]

// Reserved address 43116 [0xa86c]

// Reserved address 43120 [0xa870]

// Reserved address 43124 [0xa874]

// Reserved address 43128 [0xa878]

// Reserved address 43132 [0xa87c]

// Reserved address 43136 [0xa880]

// Reserved address 43140 [0xa884]

// Reserved address 43144 [0xa888]

// Reserved address 43148 [0xa88c]

// Reserved address 43152 [0xa890]

// Reserved address 43156 [0xa894]

// Reserved address 43160 [0xa898]

// Reserved address 43164 [0xa89c]

// Reserved address 43168 [0xa8a0]

// Reserved address 43172 [0xa8a4]

// Reserved address 43176 [0xa8a8]

// Reserved address 43180 [0xa8ac]

// Reserved address 43184 [0xa8b0]

// Reserved address 43188 [0xa8b4]

// Reserved address 43192 [0xa8b8]

// Reserved address 43196 [0xa8bc]

// Reserved address 43200 [0xa8c0]

// Reserved address 43204 [0xa8c4]

// Reserved address 43208 [0xa8c8]

// Reserved address 43212 [0xa8cc]

// Reserved address 43216 [0xa8d0]

// Reserved address 43220 [0xa8d4]

// Reserved address 43224 [0xa8d8]

// Reserved address 43228 [0xa8dc]

// Reserved address 43232 [0xa8e0]

// Reserved address 43236 [0xa8e4]

// Reserved address 43240 [0xa8e8]

// Reserved address 43244 [0xa8ec]

// Reserved address 43248 [0xa8f0]

// Reserved address 43252 [0xa8f4]

// Reserved address 43256 [0xa8f8]

// Reserved address 43260 [0xa8fc]

// Reserved address 43264 [0xa900]

// Reserved address 43268 [0xa904]

// Reserved address 43272 [0xa908]

// Reserved address 43276 [0xa90c]

// Reserved address 43280 [0xa910]

// Reserved address 43284 [0xa914]

// Reserved address 43288 [0xa918]

// Reserved address 43292 [0xa91c]

// Reserved address 43296 [0xa920]

// Reserved address 43300 [0xa924]

// Reserved address 43304 [0xa928]

// Reserved address 43308 [0xa92c]

// Reserved address 43312 [0xa930]

// Reserved address 43316 [0xa934]

// Reserved address 43320 [0xa938]

// Reserved address 43324 [0xa93c]

// Reserved address 43328 [0xa940]

// Reserved address 43332 [0xa944]

// Reserved address 43336 [0xa948]

// Reserved address 43340 [0xa94c]

// Reserved address 43344 [0xa950]

// Reserved address 43348 [0xa954]

// Reserved address 43352 [0xa958]

// Reserved address 43356 [0xa95c]

// Reserved address 43360 [0xa960]

// Reserved address 43364 [0xa964]

// Reserved address 43368 [0xa968]

// Reserved address 43372 [0xa96c]

// Reserved address 43376 [0xa970]

// Reserved address 43380 [0xa974]

// Reserved address 43384 [0xa978]

// Reserved address 43388 [0xa97c]

// Reserved address 43392 [0xa980]

// Reserved address 43396 [0xa984]

// Reserved address 43400 [0xa988]

// Reserved address 43404 [0xa98c]

// Reserved address 43408 [0xa990]

// Reserved address 43412 [0xa994]

// Reserved address 43416 [0xa998]

// Reserved address 43420 [0xa99c]

// Reserved address 43424 [0xa9a0]

// Reserved address 43428 [0xa9a4]

// Reserved address 43432 [0xa9a8]

// Reserved address 43436 [0xa9ac]

// Reserved address 43440 [0xa9b0]

// Reserved address 43444 [0xa9b4]

// Reserved address 43448 [0xa9b8]

// Reserved address 43452 [0xa9bc]

// Reserved address 43456 [0xa9c0]

// Reserved address 43460 [0xa9c4]

// Reserved address 43464 [0xa9c8]

// Reserved address 43468 [0xa9cc]

// Reserved address 43472 [0xa9d0]

// Reserved address 43476 [0xa9d4]

// Reserved address 43480 [0xa9d8]

// Reserved address 43484 [0xa9dc]

// Reserved address 43488 [0xa9e0]

// Reserved address 43492 [0xa9e4]

// Reserved address 43496 [0xa9e8]

// Reserved address 43500 [0xa9ec]

// Reserved address 43504 [0xa9f0]

// Reserved address 43508 [0xa9f4]

// Reserved address 43512 [0xa9f8]

// Reserved address 43516 [0xa9fc]

// Reserved address 43520 [0xaa00]

// Reserved address 43524 [0xaa04]

// Reserved address 43528 [0xaa08]

// Reserved address 43532 [0xaa0c]

// Reserved address 43536 [0xaa10]

// Reserved address 43540 [0xaa14]

// Reserved address 43544 [0xaa18]

// Reserved address 43548 [0xaa1c]

// Reserved address 43552 [0xaa20]

// Reserved address 43556 [0xaa24]

// Reserved address 43560 [0xaa28]

// Reserved address 43564 [0xaa2c]

// Reserved address 43568 [0xaa30]

// Reserved address 43572 [0xaa34]

// Reserved address 43576 [0xaa38]

// Reserved address 43580 [0xaa3c]

// Reserved address 43584 [0xaa40]

// Reserved address 43588 [0xaa44]

// Reserved address 43592 [0xaa48]

// Reserved address 43596 [0xaa4c]

// Reserved address 43600 [0xaa50]

// Reserved address 43604 [0xaa54]

// Reserved address 43608 [0xaa58]

// Reserved address 43612 [0xaa5c]

// Reserved address 43616 [0xaa60]

// Reserved address 43620 [0xaa64]

// Reserved address 43624 [0xaa68]

// Reserved address 43628 [0xaa6c]

// Reserved address 43632 [0xaa70]

// Reserved address 43636 [0xaa74]

// Reserved address 43640 [0xaa78]

// Reserved address 43644 [0xaa7c]

// Reserved address 43648 [0xaa80]

// Reserved address 43652 [0xaa84]

// Reserved address 43656 [0xaa88]

// Reserved address 43660 [0xaa8c]

// Reserved address 43664 [0xaa90]

// Reserved address 43668 [0xaa94]

// Reserved address 43672 [0xaa98]

// Reserved address 43676 [0xaa9c]

// Reserved address 43680 [0xaaa0]

// Reserved address 43684 [0xaaa4]

// Reserved address 43688 [0xaaa8]

// Reserved address 43692 [0xaaac]

// Reserved address 43696 [0xaab0]

// Reserved address 43700 [0xaab4]

// Reserved address 43704 [0xaab8]

// Reserved address 43708 [0xaabc]

// Reserved address 43712 [0xaac0]

// Reserved address 43716 [0xaac4]

// Reserved address 43720 [0xaac8]

// Reserved address 43724 [0xaacc]

// Reserved address 43728 [0xaad0]

// Reserved address 43732 [0xaad4]

// Reserved address 43736 [0xaad8]

// Reserved address 43740 [0xaadc]

// Reserved address 43744 [0xaae0]

// Reserved address 43748 [0xaae4]

// Reserved address 43752 [0xaae8]

// Reserved address 43756 [0xaaec]

// Reserved address 43760 [0xaaf0]

// Reserved address 43764 [0xaaf4]

// Reserved address 43768 [0xaaf8]

// Reserved address 43772 [0xaafc]

// Reserved address 43776 [0xab00]

// Reserved address 43780 [0xab04]

// Reserved address 43784 [0xab08]

// Reserved address 43788 [0xab0c]

// Reserved address 43792 [0xab10]

// Reserved address 43796 [0xab14]

// Reserved address 43800 [0xab18]

// Reserved address 43804 [0xab1c]

// Reserved address 43808 [0xab20]

// Reserved address 43812 [0xab24]

// Reserved address 43816 [0xab28]

// Reserved address 43820 [0xab2c]

// Reserved address 43824 [0xab30]

// Reserved address 43828 [0xab34]

// Reserved address 43832 [0xab38]

// Reserved address 43836 [0xab3c]

// Reserved address 43840 [0xab40]

// Reserved address 43844 [0xab44]

// Reserved address 43848 [0xab48]

// Reserved address 43852 [0xab4c]

// Reserved address 43856 [0xab50]

// Reserved address 43860 [0xab54]

// Reserved address 43864 [0xab58]

// Reserved address 43868 [0xab5c]

// Reserved address 43872 [0xab60]

// Reserved address 43876 [0xab64]

// Reserved address 43880 [0xab68]

// Reserved address 43884 [0xab6c]

// Reserved address 43888 [0xab70]

// Reserved address 43892 [0xab74]

// Reserved address 43896 [0xab78]

// Reserved address 43900 [0xab7c]

// Reserved address 43904 [0xab80]

// Reserved address 43908 [0xab84]

// Reserved address 43912 [0xab88]

// Reserved address 43916 [0xab8c]

// Reserved address 43920 [0xab90]

// Reserved address 43924 [0xab94]

// Reserved address 43928 [0xab98]

// Reserved address 43932 [0xab9c]

// Reserved address 43936 [0xaba0]

// Reserved address 43940 [0xaba4]

// Reserved address 43944 [0xaba8]

// Reserved address 43948 [0xabac]

// Reserved address 43952 [0xabb0]

// Reserved address 43956 [0xabb4]

// Reserved address 43960 [0xabb8]

// Reserved address 43964 [0xabbc]

// Reserved address 43968 [0xabc0]

// Reserved address 43972 [0xabc4]

// Reserved address 43976 [0xabc8]

// Reserved address 43980 [0xabcc]

// Reserved address 43984 [0xabd0]

// Reserved address 43988 [0xabd4]

// Reserved address 43992 [0xabd8]

// Reserved address 43996 [0xabdc]

// Reserved address 44000 [0xabe0]

// Reserved address 44004 [0xabe4]

// Reserved address 44008 [0xabe8]

// Reserved address 44012 [0xabec]

// Reserved address 44016 [0xabf0]

// Reserved address 44020 [0xabf4]

// Reserved address 44024 [0xabf8]

// Reserved address 44028 [0xabfc]

// Reserved address 44032 [0xac00]

// Reserved address 44036 [0xac04]

// Reserved address 44040 [0xac08]

// Reserved address 44044 [0xac0c]

// Reserved address 44048 [0xac10]

// Reserved address 44052 [0xac14]

// Reserved address 44056 [0xac18]

// Reserved address 44060 [0xac1c]

// Reserved address 44064 [0xac20]

// Reserved address 44068 [0xac24]

// Reserved address 44072 [0xac28]

// Reserved address 44076 [0xac2c]

// Reserved address 44080 [0xac30]

// Reserved address 44084 [0xac34]

// Reserved address 44088 [0xac38]

// Reserved address 44092 [0xac3c]

// Reserved address 44096 [0xac40]

// Reserved address 44100 [0xac44]

// Reserved address 44104 [0xac48]

// Reserved address 44108 [0xac4c]

// Reserved address 44112 [0xac50]

// Reserved address 44116 [0xac54]

// Reserved address 44120 [0xac58]

// Reserved address 44124 [0xac5c]

// Reserved address 44128 [0xac60]

// Reserved address 44132 [0xac64]

// Reserved address 44136 [0xac68]

// Reserved address 44140 [0xac6c]

// Reserved address 44144 [0xac70]

// Reserved address 44148 [0xac74]

// Reserved address 44152 [0xac78]

// Reserved address 44156 [0xac7c]

// Reserved address 44160 [0xac80]

// Reserved address 44164 [0xac84]

// Reserved address 44168 [0xac88]

// Reserved address 44172 [0xac8c]

// Reserved address 44176 [0xac90]

// Reserved address 44180 [0xac94]

// Reserved address 44184 [0xac98]

// Reserved address 44188 [0xac9c]

// Reserved address 44192 [0xaca0]

// Reserved address 44196 [0xaca4]

// Reserved address 44200 [0xaca8]

// Reserved address 44204 [0xacac]

// Reserved address 44208 [0xacb0]

// Reserved address 44212 [0xacb4]

// Reserved address 44216 [0xacb8]

// Reserved address 44220 [0xacbc]

// Reserved address 44224 [0xacc0]

// Reserved address 44228 [0xacc4]

// Reserved address 44232 [0xacc8]

// Reserved address 44236 [0xaccc]

// Reserved address 44240 [0xacd0]

// Reserved address 44244 [0xacd4]

// Reserved address 44248 [0xacd8]

// Reserved address 44252 [0xacdc]

// Reserved address 44256 [0xace0]

// Reserved address 44260 [0xace4]

// Reserved address 44264 [0xace8]

// Reserved address 44268 [0xacec]

// Reserved address 44272 [0xacf0]

// Reserved address 44276 [0xacf4]

// Reserved address 44280 [0xacf8]

// Reserved address 44284 [0xacfc]

// Reserved address 44288 [0xad00]

// Reserved address 44292 [0xad04]

// Reserved address 44296 [0xad08]

// Reserved address 44300 [0xad0c]

// Reserved address 44304 [0xad10]

// Reserved address 44308 [0xad14]

// Reserved address 44312 [0xad18]

// Reserved address 44316 [0xad1c]

// Reserved address 44320 [0xad20]

// Reserved address 44324 [0xad24]

// Reserved address 44328 [0xad28]

// Reserved address 44332 [0xad2c]

// Reserved address 44336 [0xad30]

// Reserved address 44340 [0xad34]

// Reserved address 44344 [0xad38]

// Reserved address 44348 [0xad3c]

// Reserved address 44352 [0xad40]

// Reserved address 44356 [0xad44]

// Reserved address 44360 [0xad48]

// Reserved address 44364 [0xad4c]

// Reserved address 44368 [0xad50]

// Reserved address 44372 [0xad54]

// Reserved address 44376 [0xad58]

// Reserved address 44380 [0xad5c]

// Reserved address 44384 [0xad60]

// Reserved address 44388 [0xad64]

// Reserved address 44392 [0xad68]

// Reserved address 44396 [0xad6c]

// Reserved address 44400 [0xad70]

// Reserved address 44404 [0xad74]

// Reserved address 44408 [0xad78]

// Reserved address 44412 [0xad7c]

// Reserved address 44416 [0xad80]

// Reserved address 44420 [0xad84]

// Reserved address 44424 [0xad88]

// Reserved address 44428 [0xad8c]

// Reserved address 44432 [0xad90]

// Reserved address 44436 [0xad94]

// Reserved address 44440 [0xad98]

// Reserved address 44444 [0xad9c]

// Reserved address 44448 [0xada0]

// Reserved address 44452 [0xada4]

// Reserved address 44456 [0xada8]

// Reserved address 44460 [0xadac]

// Reserved address 44464 [0xadb0]

// Reserved address 44468 [0xadb4]

// Reserved address 44472 [0xadb8]

// Reserved address 44476 [0xadbc]

// Reserved address 44480 [0xadc0]

// Reserved address 44484 [0xadc4]

// Reserved address 44488 [0xadc8]

// Reserved address 44492 [0xadcc]

// Reserved address 44496 [0xadd0]

// Reserved address 44500 [0xadd4]

// Reserved address 44504 [0xadd8]

// Reserved address 44508 [0xaddc]

// Reserved address 44512 [0xade0]

// Reserved address 44516 [0xade4]

// Reserved address 44520 [0xade8]

// Reserved address 44524 [0xadec]

// Reserved address 44528 [0xadf0]

// Reserved address 44532 [0xadf4]

// Reserved address 44536 [0xadf8]

// Reserved address 44540 [0xadfc]

// Reserved address 44544 [0xae00]

// Reserved address 44548 [0xae04]

// Reserved address 44552 [0xae08]

// Reserved address 44556 [0xae0c]

// Reserved address 44560 [0xae10]

// Reserved address 44564 [0xae14]

// Reserved address 44568 [0xae18]

// Reserved address 44572 [0xae1c]

// Reserved address 44576 [0xae20]

// Reserved address 44580 [0xae24]

// Reserved address 44584 [0xae28]

// Reserved address 44588 [0xae2c]

// Reserved address 44592 [0xae30]

// Reserved address 44596 [0xae34]

// Reserved address 44600 [0xae38]

// Reserved address 44604 [0xae3c]

// Reserved address 44608 [0xae40]

// Reserved address 44612 [0xae44]

// Reserved address 44616 [0xae48]

// Reserved address 44620 [0xae4c]

// Reserved address 44624 [0xae50]

// Reserved address 44628 [0xae54]

// Reserved address 44632 [0xae58]

// Reserved address 44636 [0xae5c]

// Reserved address 44640 [0xae60]

// Reserved address 44644 [0xae64]

// Reserved address 44648 [0xae68]

// Reserved address 44652 [0xae6c]

// Reserved address 44656 [0xae70]

// Reserved address 44660 [0xae74]

// Reserved address 44664 [0xae78]

// Reserved address 44668 [0xae7c]

// Reserved address 44672 [0xae80]

// Reserved address 44676 [0xae84]

// Reserved address 44680 [0xae88]

// Reserved address 44684 [0xae8c]

// Reserved address 44688 [0xae90]

// Reserved address 44692 [0xae94]

// Reserved address 44696 [0xae98]

// Reserved address 44700 [0xae9c]

// Reserved address 44704 [0xaea0]

// Reserved address 44708 [0xaea4]

// Reserved address 44712 [0xaea8]

// Reserved address 44716 [0xaeac]

// Reserved address 44720 [0xaeb0]

// Reserved address 44724 [0xaeb4]

// Reserved address 44728 [0xaeb8]

// Reserved address 44732 [0xaebc]

// Reserved address 44736 [0xaec0]

// Reserved address 44740 [0xaec4]

// Reserved address 44744 [0xaec8]

// Reserved address 44748 [0xaecc]

// Reserved address 44752 [0xaed0]

// Reserved address 44756 [0xaed4]

// Reserved address 44760 [0xaed8]

// Reserved address 44764 [0xaedc]

// Reserved address 44768 [0xaee0]

// Reserved address 44772 [0xaee4]

// Reserved address 44776 [0xaee8]

// Reserved address 44780 [0xaeec]

// Reserved address 44784 [0xaef0]

// Reserved address 44788 [0xaef4]

// Reserved address 44792 [0xaef8]

// Reserved address 44796 [0xaefc]

// Reserved address 44800 [0xaf00]

// Reserved address 44804 [0xaf04]

// Reserved address 44808 [0xaf08]

// Reserved address 44812 [0xaf0c]

// Reserved address 44816 [0xaf10]

// Reserved address 44820 [0xaf14]

// Reserved address 44824 [0xaf18]

// Reserved address 44828 [0xaf1c]

// Reserved address 44832 [0xaf20]

// Reserved address 44836 [0xaf24]

// Reserved address 44840 [0xaf28]

// Reserved address 44844 [0xaf2c]

// Reserved address 44848 [0xaf30]

// Reserved address 44852 [0xaf34]

// Reserved address 44856 [0xaf38]

// Reserved address 44860 [0xaf3c]

// Reserved address 44864 [0xaf40]

// Reserved address 44868 [0xaf44]

// Reserved address 44872 [0xaf48]

// Reserved address 44876 [0xaf4c]

// Reserved address 44880 [0xaf50]

// Reserved address 44884 [0xaf54]

// Reserved address 44888 [0xaf58]

// Reserved address 44892 [0xaf5c]

// Reserved address 44896 [0xaf60]

// Reserved address 44900 [0xaf64]

// Reserved address 44904 [0xaf68]

// Reserved address 44908 [0xaf6c]

// Reserved address 44912 [0xaf70]

// Reserved address 44916 [0xaf74]

// Reserved address 44920 [0xaf78]

// Reserved address 44924 [0xaf7c]

// Reserved address 44928 [0xaf80]

// Reserved address 44932 [0xaf84]

// Reserved address 44936 [0xaf88]

// Reserved address 44940 [0xaf8c]

// Reserved address 44944 [0xaf90]

// Reserved address 44948 [0xaf94]

// Reserved address 44952 [0xaf98]

// Reserved address 44956 [0xaf9c]

// Reserved address 44960 [0xafa0]

// Reserved address 44964 [0xafa4]

// Reserved address 44968 [0xafa8]

// Reserved address 44972 [0xafac]

// Reserved address 44976 [0xafb0]

// Reserved address 44980 [0xafb4]

// Reserved address 44984 [0xafb8]

// Reserved address 44988 [0xafbc]

// Reserved address 44992 [0xafc0]

// Reserved address 44996 [0xafc4]

// Reserved address 45000 [0xafc8]

// Reserved address 45004 [0xafcc]

// Reserved address 45008 [0xafd0]

// Reserved address 45012 [0xafd4]

// Reserved address 45016 [0xafd8]

// Reserved address 45020 [0xafdc]

// Reserved address 45024 [0xafe0]

// Reserved address 45028 [0xafe4]

// Reserved address 45032 [0xafe8]

// Reserved address 45036 [0xafec]

// Reserved address 45040 [0xaff0]

// Reserved address 45044 [0xaff4]

// Reserved address 45048 [0xaff8]

// Reserved address 45052 [0xaffc]

// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0                     _MK_ADDR_CONST(0xb000)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_SECURE                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_SCR                         0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_WORD_COUNT                  0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_RESET_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_READ_MASK                   _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_WRITE_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_CLK_OVR_ON_RANGE                    0:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_CLK_OVR_ON_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                        _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_TSA_SPARE_REGS_FIELD                        _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_TSA_SPARE_REGS_RANGE                        31:24
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_STATIC0_CSR_AONR_0
#define TSA_CONFIG_STATIC0_CSR_AONR_0                   _MK_ADDR_CONST(0xb004)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_SECURE                    0x0
#define TSA_CONFIG_STATIC0_CSR_AONR_0_SCR                       0
#define TSA_CONFIG_STATIC0_CSR_AONR_0_WORD_COUNT                        0x1
#define TSA_CONFIG_STATIC0_CSR_AONR_0_RESET_VAL                         _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_RESET_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_READ_MASK                         _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_WRITE_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_REORDER_DEPTH_LIMIT_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_REORDER_DEPTH_LIMIT_FIELD                 _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_AONR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_REORDER_DEPTH_LIMIT_RANGE                 8:0
#define TSA_CONFIG_STATIC0_CSR_AONR_0_REORDER_DEPTH_LIMIT_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSR_AONR_0_REORDER_DEPTH_LIMIT_DEFAULT                       _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                     NONE
#define TSA_CONFIG_STATIC0_CSR_AONR_0_REORDER_DEPTH_LIMIT_NONE                  _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_AONR_0_SO_DEV_HUBID_SHIFT                        _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_SO_DEV_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_AONR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_SO_DEV_HUBID_RANGE                        9:9
#define TSA_CONFIG_STATIC0_CSR_AONR_0_SO_DEV_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_AONR_0_SO_DEV_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_SO_DEV_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_SO_DEV_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_SO_DEV_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSR_AONR_0_SO_DEV_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_SO_DEV_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_SHIFT                        _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_RANGE                        10:10
#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_AONR_0_MEMTYPE_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_MEMTYPE_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_AONR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_MEMTYPE_OVERRIDE_RANGE                    12:11
#define TSA_CONFIG_STATIC0_CSR_AONR_0_MEMTYPE_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_AONR_0_MEMTYPE_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_MEMTYPE_OVERRIDE_INIT_ENUM                        PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_AONR_0_MEMTYPE_OVERRIDE_PASSTHRU                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_MEMTYPE_OVERRIDE_NORMAL                   _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_MEMTYPE_OVERRIDE_SO_DEV                   _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_OVERRIDE_RANGE                       13:13
#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                   DISABLE
#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_AONR_0_NORMAL_HUBID_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_AONW_0
#define TSA_CONFIG_STATIC0_CSW_AONW_0                   _MK_ADDR_CONST(0xb008)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_SECURE                    0x0
#define TSA_CONFIG_STATIC0_CSW_AONW_0_SCR                       0
#define TSA_CONFIG_STATIC0_CSW_AONW_0_WORD_COUNT                        0x1
#define TSA_CONFIG_STATIC0_CSW_AONW_0_RESET_VAL                         _MK_MASK_CONST(0x1100)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_RESET_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_READ_MASK                         _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_WRITE_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_REORDER_DEPTH_LIMIT_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_REORDER_DEPTH_LIMIT_FIELD                 _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_AONW_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_REORDER_DEPTH_LIMIT_RANGE                 8:0
#define TSA_CONFIG_STATIC0_CSW_AONW_0_REORDER_DEPTH_LIMIT_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSW_AONW_0_REORDER_DEPTH_LIMIT_DEFAULT                       _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_REORDER_DEPTH_LIMIT_INIT_ENUM                     NONE
#define TSA_CONFIG_STATIC0_CSW_AONW_0_REORDER_DEPTH_LIMIT_NONE                  _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_AONW_0_SO_DEV_HUBID_SHIFT                        _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_SO_DEV_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_AONW_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_SO_DEV_HUBID_RANGE                        9:9
#define TSA_CONFIG_STATIC0_CSW_AONW_0_SO_DEV_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_AONW_0_SO_DEV_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_SO_DEV_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_SO_DEV_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_SO_DEV_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_SO_DEV_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSW_AONW_0_SO_DEV_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_SO_DEV_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_SHIFT                        _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_RANGE                        10:10
#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_AONW_0_MEMTYPE_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_MEMTYPE_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_AONW_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_MEMTYPE_OVERRIDE_RANGE                    12:11
#define TSA_CONFIG_STATIC0_CSW_AONW_0_MEMTYPE_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_AONW_0_MEMTYPE_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_MEMTYPE_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_MEMTYPE_OVERRIDE_INIT_ENUM                        SO_DEV
#define TSA_CONFIG_STATIC0_CSW_AONW_0_MEMTYPE_OVERRIDE_PASSTHRU                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_MEMTYPE_OVERRIDE_NORMAL                   _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_MEMTYPE_OVERRIDE_SO_DEV                   _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_OVERRIDE_RANGE                       13:13
#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_OVERRIDE_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                   DISABLE
#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_AONW_0_NORMAL_HUBID_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_AON_0
#define TSA_CONFIG_STATIC0_AON_0                        _MK_ADDR_CONST(0xb00c)
#define TSA_CONFIG_STATIC0_AON_0_SECURE                         0x0
#define TSA_CONFIG_STATIC0_AON_0_SCR                    0
#define TSA_CONFIG_STATIC0_AON_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC0_AON_0_RESET_VAL                      _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_AON_0_RESET_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_AON_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AON_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AON_0_READ_MASK                      _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_AON_0_WRITE_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_AON_0_HUB_MASK_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_AON_0_HUB_MASK_FIELD                 _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_AON_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_AON_0_HUB_MASK_RANGE                 21:0
#define TSA_CONFIG_STATIC0_AON_0_HUB_MASK_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_AON_0_HUB_MASK_DEFAULT                       _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_AON_0_HUB_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_AON_0_HUB_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AON_0_HUB_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AON_0_HUB_MASK_INIT_ENUM                     ONEKB
#define TSA_CONFIG_STATIC0_AON_0_HUB_MASK_HUB0                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_AON_0_HUB_MASK_ONEKB                 _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_AON_0_ERR_HANDLING_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_AON_0_ERR_HANDLING_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_AON_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_AON_0_ERR_HANDLING_OVR_MODE_RANGE                    31:30
#define TSA_CONFIG_STATIC0_AON_0_ERR_HANDLING_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_AON_0_ERR_HANDLING_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_AON_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_AON_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AON_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AON_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                        MODE2
#define TSA_CONFIG_STATIC0_AON_0_ERR_HANDLING_OVR_MODE_MODE0                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_AON_0_ERR_HANDLING_OVR_MODE_MODE1                    _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_AON_0_ERR_HANDLING_OVR_MODE_MODE2                    _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_AON_0
#define TSA_CONFIG_STATIC1_AON_0                        _MK_ADDR_CONST(0xb010)
#define TSA_CONFIG_STATIC1_AON_0_SECURE                         0x0
#define TSA_CONFIG_STATIC1_AON_0_SCR                    0
#define TSA_CONFIG_STATIC1_AON_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC1_AON_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AON_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_AON_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AON_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AON_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_AON_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_AON_0_RCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_AON_0_RCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_AON_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_AON_0_RCLK_OVERRIDE_RANGE                    0:0
#define TSA_CONFIG_STATIC1_AON_0_RCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_AON_0_RCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AON_0_RCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_AON_0_RCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AON_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AON_0_RCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_AON_0_RCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_AON_0_RCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_AON_0_WCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_AON_0_WCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_AON_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_AON_0_WCLK_OVERRIDE_RANGE                    1:1
#define TSA_CONFIG_STATIC1_AON_0_WCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_AON_0_WCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AON_0_WCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_AON_0_WCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AON_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AON_0_WCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_AON_0_WCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_AON_0_WCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_AON_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVERRIDE_RANGE                    2:2
#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_AON_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVR_MODE_RANGE                    3:3
#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVR_MODE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVR_MODE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_AON_0_CCLK_OVR_MODE_ENABLE                   _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSR_AONDMAR_0
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0                        _MK_ADDR_CONST(0xb014)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_SECURE                         0x0
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_SCR                    0
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_RESET_VAL                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_RESET_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_READ_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_WRITE_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_REORDER_DEPTH_LIMIT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_REORDER_DEPTH_LIMIT_FIELD                      _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_AONDMAR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_REORDER_DEPTH_LIMIT_RANGE                      8:0
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_REORDER_DEPTH_LIMIT_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_REORDER_DEPTH_LIMIT_DEFAULT                    _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                  NONE
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_REORDER_DEPTH_LIMIT_NONE                       _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_SO_DEV_HUBID_SHIFT                     _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_SO_DEV_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_AONDMAR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_SO_DEV_HUBID_RANGE                     9:9
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_SO_DEV_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_SO_DEV_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_SO_DEV_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_SO_DEV_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_SO_DEV_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_SO_DEV_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_SO_DEV_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_SHIFT                     _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_RANGE                     10:10
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_MEMTYPE_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_MEMTYPE_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_AONDMAR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_MEMTYPE_OVERRIDE_RANGE                 12:11
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_MEMTYPE_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_MEMTYPE_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_MEMTYPE_OVERRIDE_INIT_ENUM                     PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_MEMTYPE_OVERRIDE_PASSTHRU                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_MEMTYPE_OVERRIDE_NORMAL                        _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_MEMTYPE_OVERRIDE_SO_DEV                        _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_OVERRIDE_RANGE                    13:13
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_AONDMAR_0_NORMAL_HUBID_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_AONDMAW_0
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0                        _MK_ADDR_CONST(0xb018)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_SECURE                         0x0
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_SCR                    0
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_RESET_VAL                      _MK_MASK_CONST(0x1100)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_RESET_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_READ_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_WRITE_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_REORDER_DEPTH_LIMIT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_REORDER_DEPTH_LIMIT_FIELD                      _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_AONDMAW_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_REORDER_DEPTH_LIMIT_RANGE                      8:0
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_REORDER_DEPTH_LIMIT_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_REORDER_DEPTH_LIMIT_DEFAULT                    _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_REORDER_DEPTH_LIMIT_INIT_ENUM                  NONE
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_REORDER_DEPTH_LIMIT_NONE                       _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_SO_DEV_HUBID_SHIFT                     _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_SO_DEV_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_AONDMAW_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_SO_DEV_HUBID_RANGE                     9:9
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_SO_DEV_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_SO_DEV_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_SO_DEV_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_SO_DEV_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_SO_DEV_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_SO_DEV_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_SO_DEV_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_SO_DEV_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_SHIFT                     _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_RANGE                     10:10
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_MEMTYPE_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_MEMTYPE_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_AONDMAW_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_MEMTYPE_OVERRIDE_RANGE                 12:11
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_MEMTYPE_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_MEMTYPE_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_MEMTYPE_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_MEMTYPE_OVERRIDE_INIT_ENUM                     SO_DEV
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_MEMTYPE_OVERRIDE_PASSTHRU                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_MEMTYPE_OVERRIDE_NORMAL                        _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_MEMTYPE_OVERRIDE_SO_DEV                        _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_OVERRIDE_RANGE                    13:13
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_AONDMAW_0_NORMAL_HUBID_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_AONDMA_0
#define TSA_CONFIG_STATIC0_AONDMA_0                     _MK_ADDR_CONST(0xb01c)
#define TSA_CONFIG_STATIC0_AONDMA_0_SECURE                      0x0
#define TSA_CONFIG_STATIC0_AONDMA_0_SCR                         0
#define TSA_CONFIG_STATIC0_AONDMA_0_WORD_COUNT                  0x1
#define TSA_CONFIG_STATIC0_AONDMA_0_RESET_VAL                   _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_AONDMA_0_RESET_MASK                  _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_AONDMA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AONDMA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AONDMA_0_READ_MASK                   _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_AONDMA_0_WRITE_MASK                  _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_AONDMA_0_HUB_MASK_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_AONDMA_0_HUB_MASK_FIELD                      _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_AONDMA_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_AONDMA_0_HUB_MASK_RANGE                      21:0
#define TSA_CONFIG_STATIC0_AONDMA_0_HUB_MASK_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_AONDMA_0_HUB_MASK_DEFAULT                    _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_AONDMA_0_HUB_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_AONDMA_0_HUB_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AONDMA_0_HUB_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AONDMA_0_HUB_MASK_INIT_ENUM                  ONEKB
#define TSA_CONFIG_STATIC0_AONDMA_0_HUB_MASK_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_AONDMA_0_HUB_MASK_ONEKB                      _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_AONDMA_0_ERR_HANDLING_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_AONDMA_0_ERR_HANDLING_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_AONDMA_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_AONDMA_0_ERR_HANDLING_OVR_MODE_RANGE                 31:30
#define TSA_CONFIG_STATIC0_AONDMA_0_ERR_HANDLING_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_AONDMA_0_ERR_HANDLING_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_AONDMA_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_AONDMA_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AONDMA_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AONDMA_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                     MODE2
#define TSA_CONFIG_STATIC0_AONDMA_0_ERR_HANDLING_OVR_MODE_MODE0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_AONDMA_0_ERR_HANDLING_OVR_MODE_MODE1                 _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_AONDMA_0_ERR_HANDLING_OVR_MODE_MODE2                 _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_AONDMA_0
#define TSA_CONFIG_STATIC1_AONDMA_0                     _MK_ADDR_CONST(0xb020)
#define TSA_CONFIG_STATIC1_AONDMA_0_SECURE                      0x0
#define TSA_CONFIG_STATIC1_AONDMA_0_SCR                         0
#define TSA_CONFIG_STATIC1_AONDMA_0_WORD_COUNT                  0x1
#define TSA_CONFIG_STATIC1_AONDMA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AONDMA_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_AONDMA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AONDMA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AONDMA_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_AONDMA_0_WRITE_MASK                  _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_AONDMA_0_RCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_AONDMA_0_RCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_AONDMA_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_AONDMA_0_RCLK_OVERRIDE_RANGE                 0:0
#define TSA_CONFIG_STATIC1_AONDMA_0_RCLK_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_AONDMA_0_RCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AONDMA_0_RCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_AONDMA_0_RCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AONDMA_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AONDMA_0_RCLK_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_AONDMA_0_RCLK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_AONDMA_0_RCLK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_AONDMA_0_WCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_AONDMA_0_WCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_AONDMA_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_AONDMA_0_WCLK_OVERRIDE_RANGE                 1:1
#define TSA_CONFIG_STATIC1_AONDMA_0_WCLK_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_AONDMA_0_WCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AONDMA_0_WCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_AONDMA_0_WCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AONDMA_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AONDMA_0_WCLK_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_AONDMA_0_WCLK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_AONDMA_0_WCLK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVERRIDE_RANGE                 2:2
#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVR_MODE_RANGE                 3:3
#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVR_MODE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVR_MODE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_AONDMA_0_CCLK_OVR_MODE_ENABLE                        _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSR_SDMMCR_0
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0                 _MK_ADDR_CONST(0xb024)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_SECURE                  0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_SCR                     0
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_WORD_COUNT                      0x1
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_RESET_VAL                       _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_RESET_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_READ_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_WRITE_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_REORDER_DEPTH_LIMIT_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_REORDER_DEPTH_LIMIT_FIELD                       _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_SDMMCR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_REORDER_DEPTH_LIMIT_RANGE                       8:0
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_REORDER_DEPTH_LIMIT_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_REORDER_DEPTH_LIMIT_DEFAULT                     _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                   NONE
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_REORDER_DEPTH_LIMIT_NONE                        _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_SO_DEV_HUBID_SHIFT                      _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_SO_DEV_HUBID_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SDMMCR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_SO_DEV_HUBID_RANGE                      9:9
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_SO_DEV_HUBID_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_SO_DEV_HUBID_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_SO_DEV_HUBID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_SO_DEV_HUBID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_SO_DEV_HUBID_INIT_ENUM                  HUB0
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_SO_DEV_HUBID_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_SO_DEV_HUBID_HUB1                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_SHIFT                      _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_RANGE                      10:10
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_INIT_ENUM                  HUB0
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_HUB1                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_MEMTYPE_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_MEMTYPE_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_SDMMCR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_MEMTYPE_OVERRIDE_RANGE                  12:11
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_MEMTYPE_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_MEMTYPE_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_MEMTYPE_OVERRIDE_INIT_ENUM                      PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_MEMTYPE_OVERRIDE_PASSTHRU                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_MEMTYPE_OVERRIDE_NORMAL                 _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_MEMTYPE_OVERRIDE_SO_DEV                 _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_OVERRIDE_RANGE                     13:13
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                 DISABLE
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SDMMCR_0_NORMAL_HUBID_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_SDMMCW_0
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0                 _MK_ADDR_CONST(0xb028)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_SECURE                  0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_SCR                     0
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_WORD_COUNT                      0x1
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_RESET_VAL                       _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_RESET_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_READ_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_WRITE_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_REORDER_DEPTH_LIMIT_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_REORDER_DEPTH_LIMIT_FIELD                       _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_SDMMCW_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_REORDER_DEPTH_LIMIT_RANGE                       8:0
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_REORDER_DEPTH_LIMIT_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_REORDER_DEPTH_LIMIT_DEFAULT                     _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_REORDER_DEPTH_LIMIT_INIT_ENUM                   NONE
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_REORDER_DEPTH_LIMIT_NONE                        _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_SO_DEV_HUBID_SHIFT                      _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_SO_DEV_HUBID_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SDMMCW_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_SO_DEV_HUBID_RANGE                      9:9
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_SO_DEV_HUBID_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_SO_DEV_HUBID_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_SO_DEV_HUBID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_SO_DEV_HUBID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_SO_DEV_HUBID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_SO_DEV_HUBID_INIT_ENUM                  HUB0
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_SO_DEV_HUBID_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_SO_DEV_HUBID_HUB1                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_SHIFT                      _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_RANGE                      10:10
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_INIT_ENUM                  HUB0
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_HUB1                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_MEMTYPE_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_MEMTYPE_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_SDMMCW_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_MEMTYPE_OVERRIDE_RANGE                  12:11
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_MEMTYPE_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_MEMTYPE_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_MEMTYPE_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_MEMTYPE_OVERRIDE_INIT_ENUM                      PASSTHRU
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_MEMTYPE_OVERRIDE_PASSTHRU                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_MEMTYPE_OVERRIDE_NORMAL                 _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_MEMTYPE_OVERRIDE_SO_DEV                 _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_OVERRIDE_RANGE                     13:13
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_OVERRIDE_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                 DISABLE
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SDMMCW_0_NORMAL_HUBID_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_SDMMC_0
#define TSA_CONFIG_STATIC0_SDMMC_0                      _MK_ADDR_CONST(0xb02c)
#define TSA_CONFIG_STATIC0_SDMMC_0_SECURE                       0x0
#define TSA_CONFIG_STATIC0_SDMMC_0_SCR                  0
#define TSA_CONFIG_STATIC0_SDMMC_0_WORD_COUNT                   0x1
#define TSA_CONFIG_STATIC0_SDMMC_0_RESET_VAL                    _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_SDMMC_0_RESET_MASK                   _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SDMMC_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMC_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMC_0_READ_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SDMMC_0_WRITE_MASK                   _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SDMMC_0_HUB_MASK_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_SDMMC_0_HUB_MASK_FIELD                       _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_SDMMC_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_SDMMC_0_HUB_MASK_RANGE                       21:0
#define TSA_CONFIG_STATIC0_SDMMC_0_HUB_MASK_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_SDMMC_0_HUB_MASK_DEFAULT                     _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_SDMMC_0_HUB_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_SDMMC_0_HUB_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMC_0_HUB_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMC_0_HUB_MASK_INIT_ENUM                   ONEKB
#define TSA_CONFIG_STATIC0_SDMMC_0_HUB_MASK_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_SDMMC_0_HUB_MASK_ONEKB                       _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_SDMMC_0_ERR_HANDLING_OVR_MODE_SHIFT                  _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_SDMMC_0_ERR_HANDLING_OVR_MODE_FIELD                  _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_SDMMC_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_SDMMC_0_ERR_HANDLING_OVR_MODE_RANGE                  31:30
#define TSA_CONFIG_STATIC0_SDMMC_0_ERR_HANDLING_OVR_MODE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_SDMMC_0_ERR_HANDLING_OVR_MODE_DEFAULT                        _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_SDMMC_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_SDMMC_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMC_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SDMMC_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                      MODE2
#define TSA_CONFIG_STATIC0_SDMMC_0_ERR_HANDLING_OVR_MODE_MODE0                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_SDMMC_0_ERR_HANDLING_OVR_MODE_MODE1                  _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_SDMMC_0_ERR_HANDLING_OVR_MODE_MODE2                  _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_SDMMC_0
#define TSA_CONFIG_STATIC1_SDMMC_0                      _MK_ADDR_CONST(0xb030)
#define TSA_CONFIG_STATIC1_SDMMC_0_SECURE                       0x0
#define TSA_CONFIG_STATIC1_SDMMC_0_SCR                  0
#define TSA_CONFIG_STATIC1_SDMMC_0_WORD_COUNT                   0x1
#define TSA_CONFIG_STATIC1_SDMMC_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMC_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SDMMC_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMC_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMC_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SDMMC_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SDMMC_0_RCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_SDMMC_0_RCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SDMMC_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SDMMC_0_RCLK_OVERRIDE_RANGE                  0:0
#define TSA_CONFIG_STATIC1_SDMMC_0_RCLK_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_SDMMC_0_RCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMC_0_RCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SDMMC_0_RCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMC_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMC_0_RCLK_OVERRIDE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_SDMMC_0_RCLK_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SDMMC_0_RCLK_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SDMMC_0_WCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_SDMMC_0_WCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SDMMC_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SDMMC_0_WCLK_OVERRIDE_RANGE                  1:1
#define TSA_CONFIG_STATIC1_SDMMC_0_WCLK_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_SDMMC_0_WCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMC_0_WCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SDMMC_0_WCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMC_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMC_0_WCLK_OVERRIDE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_SDMMC_0_WCLK_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SDMMC_0_WCLK_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVERRIDE_RANGE                  2:2
#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVERRIDE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVR_MODE_SHIFT                  _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVR_MODE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVR_MODE_RANGE                  3:3
#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVR_MODE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVR_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVR_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVR_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVR_MODE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVR_MODE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SDMMC_0_CCLK_OVR_MODE_ENABLE                 _MK_ENUM_CONST(1)


// Register TSA_CONFIG_INTERNAL_AONPC_ARB_0
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0                 _MK_ADDR_CONST(0xb034)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_SECURE                  0x0
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_SCR                     0
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_WORD_COUNT                      0x1
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_RESET_VAL                       _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_RESET_MASK                      _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_READ_MASK                       _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_WRITE_MASK                      _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_WR_WEIGHT_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_WR_WEIGHT_FIELD                 _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_AONPC_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_WR_WEIGHT_RANGE                 4:0
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_WR_WEIGHT_WOFFSET                       0x0
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_WR_WEIGHT_DEFAULT                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_WR_WEIGHT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_WR_WEIGHT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_RD_WEIGHT_SHIFT                 _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_RD_WEIGHT_FIELD                 _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_AONPC_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_RD_WEIGHT_RANGE                 12:8
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_RD_WEIGHT_WOFFSET                       0x0
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_RD_WEIGHT_DEFAULT                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_RD_WEIGHT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_RD_WEIGHT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_WEIGHT_OVR_MODE_SHIFT                   _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_WEIGHT_OVR_MODE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_AONPC_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_WEIGHT_OVR_MODE_RANGE                   17:16
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_WEIGHT_OVR_MODE_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_WEIGHT_OVR_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_AONPC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0                      _MK_ADDR_CONST(0xb038)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_SECURE                       0x0
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_SCR                  0
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_WORD_COUNT                   0x1
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_RESET_VAL                    _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_RESET_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_READ_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_WRITE_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_WR_WEIGHT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_WR_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_WR_WEIGHT_RANGE                      4:0
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_WR_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_WR_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_WR_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_WR_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_RD_WEIGHT_SHIFT                      _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_RD_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_RD_WEIGHT_RANGE                      12:8
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_RD_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_RD_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_RD_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_RD_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_WEIGHT_OVR_MODE_SHIFT                        _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_WEIGHT_OVR_MODE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_WEIGHT_OVR_MODE_RANGE                        17:16
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_WEIGHT_OVR_MODE_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_WEIGHT_OVR_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_SD_ARB_0
#define TSA_CONFIG_INTERNAL_SD_ARB_0                    _MK_ADDR_CONST(0xb03c)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_SECURE                     0x0
#define TSA_CONFIG_INTERNAL_SD_ARB_0_SCR                        0
#define TSA_CONFIG_INTERNAL_SD_ARB_0_WORD_COUNT                         0x1
#define TSA_CONFIG_INTERNAL_SD_ARB_0_RESET_VAL                  _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_RESET_MASK                         _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_READ_MASK                  _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_WRITE_MASK                         _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_WR_WEIGHT_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_WR_WEIGHT_FIELD                    _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_SD_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_WR_WEIGHT_RANGE                    4:0
#define TSA_CONFIG_INTERNAL_SD_ARB_0_WR_WEIGHT_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_SD_ARB_0_WR_WEIGHT_DEFAULT                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_WR_WEIGHT_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_WR_WEIGHT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_SD_ARB_0_RD_WEIGHT_SHIFT                    _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_RD_WEIGHT_FIELD                    _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_SD_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_RD_WEIGHT_RANGE                    12:8
#define TSA_CONFIG_INTERNAL_SD_ARB_0_RD_WEIGHT_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_SD_ARB_0_RD_WEIGHT_DEFAULT                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_RD_WEIGHT_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_RD_WEIGHT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_SD_ARB_0_WEIGHT_OVR_MODE_SHIFT                      _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_WEIGHT_OVR_MODE_FIELD                      _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_SD_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_WEIGHT_OVR_MODE_RANGE                      17:16
#define TSA_CONFIG_INTERNAL_SD_ARB_0_WEIGHT_OVR_MODE_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_SD_ARB_0_WEIGHT_OVR_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SD_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0                       _MK_ADDR_CONST(0xb040)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_SECURE                        0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_SCR                   0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_WORD_COUNT                    0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_RESET_VAL                     _MK_MASK_CONST(0x20101)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_RESET_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_READ_MASK                     _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_WRITE_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_WR_WEIGHT_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_WR_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_WR_WEIGHT_RANGE                       4:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_WR_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_WR_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_WR_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_WR_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_RD_WEIGHT_SHIFT                       _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_RD_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_RD_WEIGHT_RANGE                       12:8
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_RD_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_RD_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_RD_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_RD_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_RANGE                 17:16
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 45124 [0xb044]

// Reserved address 45128 [0xb048]

// Reserved address 45132 [0xb04c]

// Reserved address 45136 [0xb050]

// Reserved address 45140 [0xb054]

// Reserved address 45144 [0xb058]

// Reserved address 45148 [0xb05c]

// Reserved address 45152 [0xb060]

// Reserved address 45156 [0xb064]

// Reserved address 45160 [0xb068]

// Reserved address 45164 [0xb06c]

// Reserved address 45168 [0xb070]

// Reserved address 45172 [0xb074]

// Reserved address 45176 [0xb078]

// Reserved address 45180 [0xb07c]

// Reserved address 45184 [0xb080]

// Reserved address 45188 [0xb084]

// Reserved address 45192 [0xb088]

// Reserved address 45196 [0xb08c]

// Reserved address 45200 [0xb090]

// Reserved address 45204 [0xb094]

// Reserved address 45208 [0xb098]

// Reserved address 45212 [0xb09c]

// Reserved address 45216 [0xb0a0]

// Reserved address 45220 [0xb0a4]

// Reserved address 45224 [0xb0a8]

// Reserved address 45228 [0xb0ac]

// Reserved address 45232 [0xb0b0]

// Reserved address 45236 [0xb0b4]

// Reserved address 45240 [0xb0b8]

// Reserved address 45244 [0xb0bc]

// Reserved address 45248 [0xb0c0]

// Reserved address 45252 [0xb0c4]

// Reserved address 45256 [0xb0c8]

// Reserved address 45260 [0xb0cc]

// Reserved address 45264 [0xb0d0]

// Reserved address 45268 [0xb0d4]

// Reserved address 45272 [0xb0d8]

// Reserved address 45276 [0xb0dc]

// Reserved address 45280 [0xb0e0]

// Reserved address 45284 [0xb0e4]

// Reserved address 45288 [0xb0e8]

// Reserved address 45292 [0xb0ec]

// Reserved address 45296 [0xb0f0]

// Reserved address 45300 [0xb0f4]

// Reserved address 45304 [0xb0f8]

// Reserved address 45308 [0xb0fc]

// Reserved address 45312 [0xb100]

// Reserved address 45316 [0xb104]

// Reserved address 45320 [0xb108]

// Reserved address 45324 [0xb10c]

// Reserved address 45328 [0xb110]

// Reserved address 45332 [0xb114]

// Reserved address 45336 [0xb118]

// Reserved address 45340 [0xb11c]

// Reserved address 45344 [0xb120]

// Reserved address 45348 [0xb124]

// Reserved address 45352 [0xb128]

// Reserved address 45356 [0xb12c]

// Reserved address 45360 [0xb130]

// Reserved address 45364 [0xb134]

// Reserved address 45368 [0xb138]

// Reserved address 45372 [0xb13c]

// Reserved address 45376 [0xb140]

// Reserved address 45380 [0xb144]

// Reserved address 45384 [0xb148]

// Reserved address 45388 [0xb14c]

// Reserved address 45392 [0xb150]

// Reserved address 45396 [0xb154]

// Reserved address 45400 [0xb158]

// Reserved address 45404 [0xb15c]

// Reserved address 45408 [0xb160]

// Reserved address 45412 [0xb164]

// Reserved address 45416 [0xb168]

// Reserved address 45420 [0xb16c]

// Reserved address 45424 [0xb170]

// Reserved address 45428 [0xb174]

// Reserved address 45432 [0xb178]

// Reserved address 45436 [0xb17c]

// Reserved address 45440 [0xb180]

// Reserved address 45444 [0xb184]

// Reserved address 45448 [0xb188]

// Reserved address 45452 [0xb18c]

// Reserved address 45456 [0xb190]

// Reserved address 45460 [0xb194]

// Reserved address 45464 [0xb198]

// Reserved address 45468 [0xb19c]

// Reserved address 45472 [0xb1a0]

// Reserved address 45476 [0xb1a4]

// Reserved address 45480 [0xb1a8]

// Reserved address 45484 [0xb1ac]

// Reserved address 45488 [0xb1b0]

// Reserved address 45492 [0xb1b4]

// Reserved address 45496 [0xb1b8]

// Reserved address 45500 [0xb1bc]

// Reserved address 45504 [0xb1c0]

// Reserved address 45508 [0xb1c4]

// Reserved address 45512 [0xb1c8]

// Reserved address 45516 [0xb1cc]

// Reserved address 45520 [0xb1d0]

// Reserved address 45524 [0xb1d4]

// Reserved address 45528 [0xb1d8]

// Reserved address 45532 [0xb1dc]

// Reserved address 45536 [0xb1e0]

// Reserved address 45540 [0xb1e4]

// Reserved address 45544 [0xb1e8]

// Reserved address 45548 [0xb1ec]

// Reserved address 45552 [0xb1f0]

// Reserved address 45556 [0xb1f4]

// Reserved address 45560 [0xb1f8]

// Reserved address 45564 [0xb1fc]

// Reserved address 45568 [0xb200]

// Reserved address 45572 [0xb204]

// Reserved address 45576 [0xb208]

// Reserved address 45580 [0xb20c]

// Reserved address 45584 [0xb210]

// Reserved address 45588 [0xb214]

// Reserved address 45592 [0xb218]

// Reserved address 45596 [0xb21c]

// Reserved address 45600 [0xb220]

// Reserved address 45604 [0xb224]

// Reserved address 45608 [0xb228]

// Reserved address 45612 [0xb22c]

// Reserved address 45616 [0xb230]

// Reserved address 45620 [0xb234]

// Reserved address 45624 [0xb238]

// Reserved address 45628 [0xb23c]

// Reserved address 45632 [0xb240]

// Reserved address 45636 [0xb244]

// Reserved address 45640 [0xb248]

// Reserved address 45644 [0xb24c]

// Reserved address 45648 [0xb250]

// Reserved address 45652 [0xb254]

// Reserved address 45656 [0xb258]

// Reserved address 45660 [0xb25c]

// Reserved address 45664 [0xb260]

// Reserved address 45668 [0xb264]

// Reserved address 45672 [0xb268]

// Reserved address 45676 [0xb26c]

// Reserved address 45680 [0xb270]

// Reserved address 45684 [0xb274]

// Reserved address 45688 [0xb278]

// Reserved address 45692 [0xb27c]

// Reserved address 45696 [0xb280]

// Reserved address 45700 [0xb284]

// Reserved address 45704 [0xb288]

// Reserved address 45708 [0xb28c]

// Reserved address 45712 [0xb290]

// Reserved address 45716 [0xb294]

// Reserved address 45720 [0xb298]

// Reserved address 45724 [0xb29c]

// Reserved address 45728 [0xb2a0]

// Reserved address 45732 [0xb2a4]

// Reserved address 45736 [0xb2a8]

// Reserved address 45740 [0xb2ac]

// Reserved address 45744 [0xb2b0]

// Reserved address 45748 [0xb2b4]

// Reserved address 45752 [0xb2b8]

// Reserved address 45756 [0xb2bc]

// Reserved address 45760 [0xb2c0]

// Reserved address 45764 [0xb2c4]

// Reserved address 45768 [0xb2c8]

// Reserved address 45772 [0xb2cc]

// Reserved address 45776 [0xb2d0]

// Reserved address 45780 [0xb2d4]

// Reserved address 45784 [0xb2d8]

// Reserved address 45788 [0xb2dc]

// Reserved address 45792 [0xb2e0]

// Reserved address 45796 [0xb2e4]

// Reserved address 45800 [0xb2e8]

// Reserved address 45804 [0xb2ec]

// Reserved address 45808 [0xb2f0]

// Reserved address 45812 [0xb2f4]

// Reserved address 45816 [0xb2f8]

// Reserved address 45820 [0xb2fc]

// Reserved address 45824 [0xb300]

// Reserved address 45828 [0xb304]

// Reserved address 45832 [0xb308]

// Reserved address 45836 [0xb30c]

// Reserved address 45840 [0xb310]

// Reserved address 45844 [0xb314]

// Reserved address 45848 [0xb318]

// Reserved address 45852 [0xb31c]

// Reserved address 45856 [0xb320]

// Reserved address 45860 [0xb324]

// Reserved address 45864 [0xb328]

// Reserved address 45868 [0xb32c]

// Reserved address 45872 [0xb330]

// Reserved address 45876 [0xb334]

// Reserved address 45880 [0xb338]

// Reserved address 45884 [0xb33c]

// Reserved address 45888 [0xb340]

// Reserved address 45892 [0xb344]

// Reserved address 45896 [0xb348]

// Reserved address 45900 [0xb34c]

// Reserved address 45904 [0xb350]

// Reserved address 45908 [0xb354]

// Reserved address 45912 [0xb358]

// Reserved address 45916 [0xb35c]

// Reserved address 45920 [0xb360]

// Reserved address 45924 [0xb364]

// Reserved address 45928 [0xb368]

// Reserved address 45932 [0xb36c]

// Reserved address 45936 [0xb370]

// Reserved address 45940 [0xb374]

// Reserved address 45944 [0xb378]

// Reserved address 45948 [0xb37c]

// Reserved address 45952 [0xb380]

// Reserved address 45956 [0xb384]

// Reserved address 45960 [0xb388]

// Reserved address 45964 [0xb38c]

// Reserved address 45968 [0xb390]

// Reserved address 45972 [0xb394]

// Reserved address 45976 [0xb398]

// Reserved address 45980 [0xb39c]

// Reserved address 45984 [0xb3a0]

// Reserved address 45988 [0xb3a4]

// Reserved address 45992 [0xb3a8]

// Reserved address 45996 [0xb3ac]

// Reserved address 46000 [0xb3b0]

// Reserved address 46004 [0xb3b4]

// Reserved address 46008 [0xb3b8]

// Reserved address 46012 [0xb3bc]

// Reserved address 46016 [0xb3c0]

// Reserved address 46020 [0xb3c4]

// Reserved address 46024 [0xb3c8]

// Reserved address 46028 [0xb3cc]

// Reserved address 46032 [0xb3d0]

// Reserved address 46036 [0xb3d4]

// Reserved address 46040 [0xb3d8]

// Reserved address 46044 [0xb3dc]

// Reserved address 46048 [0xb3e0]

// Reserved address 46052 [0xb3e4]

// Reserved address 46056 [0xb3e8]

// Reserved address 46060 [0xb3ec]

// Reserved address 46064 [0xb3f0]

// Reserved address 46068 [0xb3f4]

// Reserved address 46072 [0xb3f8]

// Reserved address 46076 [0xb3fc]

// Reserved address 46080 [0xb400]

// Reserved address 46084 [0xb404]

// Reserved address 46088 [0xb408]

// Reserved address 46092 [0xb40c]

// Reserved address 46096 [0xb410]

// Reserved address 46100 [0xb414]

// Reserved address 46104 [0xb418]

// Reserved address 46108 [0xb41c]

// Reserved address 46112 [0xb420]

// Reserved address 46116 [0xb424]

// Reserved address 46120 [0xb428]

// Reserved address 46124 [0xb42c]

// Reserved address 46128 [0xb430]

// Reserved address 46132 [0xb434]

// Reserved address 46136 [0xb438]

// Reserved address 46140 [0xb43c]

// Reserved address 46144 [0xb440]

// Reserved address 46148 [0xb444]

// Reserved address 46152 [0xb448]

// Reserved address 46156 [0xb44c]

// Reserved address 46160 [0xb450]

// Reserved address 46164 [0xb454]

// Reserved address 46168 [0xb458]

// Reserved address 46172 [0xb45c]

// Reserved address 46176 [0xb460]

// Reserved address 46180 [0xb464]

// Reserved address 46184 [0xb468]

// Reserved address 46188 [0xb46c]

// Reserved address 46192 [0xb470]

// Reserved address 46196 [0xb474]

// Reserved address 46200 [0xb478]

// Reserved address 46204 [0xb47c]

// Reserved address 46208 [0xb480]

// Reserved address 46212 [0xb484]

// Reserved address 46216 [0xb488]

// Reserved address 46220 [0xb48c]

// Reserved address 46224 [0xb490]

// Reserved address 46228 [0xb494]

// Reserved address 46232 [0xb498]

// Reserved address 46236 [0xb49c]

// Reserved address 46240 [0xb4a0]

// Reserved address 46244 [0xb4a4]

// Reserved address 46248 [0xb4a8]

// Reserved address 46252 [0xb4ac]

// Reserved address 46256 [0xb4b0]

// Reserved address 46260 [0xb4b4]

// Reserved address 46264 [0xb4b8]

// Reserved address 46268 [0xb4bc]

// Reserved address 46272 [0xb4c0]

// Reserved address 46276 [0xb4c4]

// Reserved address 46280 [0xb4c8]

// Reserved address 46284 [0xb4cc]

// Reserved address 46288 [0xb4d0]

// Reserved address 46292 [0xb4d4]

// Reserved address 46296 [0xb4d8]

// Reserved address 46300 [0xb4dc]

// Reserved address 46304 [0xb4e0]

// Reserved address 46308 [0xb4e4]

// Reserved address 46312 [0xb4e8]

// Reserved address 46316 [0xb4ec]

// Reserved address 46320 [0xb4f0]

// Reserved address 46324 [0xb4f4]

// Reserved address 46328 [0xb4f8]

// Reserved address 46332 [0xb4fc]

// Reserved address 46336 [0xb500]

// Reserved address 46340 [0xb504]

// Reserved address 46344 [0xb508]

// Reserved address 46348 [0xb50c]

// Reserved address 46352 [0xb510]

// Reserved address 46356 [0xb514]

// Reserved address 46360 [0xb518]

// Reserved address 46364 [0xb51c]

// Reserved address 46368 [0xb520]

// Reserved address 46372 [0xb524]

// Reserved address 46376 [0xb528]

// Reserved address 46380 [0xb52c]

// Reserved address 46384 [0xb530]

// Reserved address 46388 [0xb534]

// Reserved address 46392 [0xb538]

// Reserved address 46396 [0xb53c]

// Reserved address 46400 [0xb540]

// Reserved address 46404 [0xb544]

// Reserved address 46408 [0xb548]

// Reserved address 46412 [0xb54c]

// Reserved address 46416 [0xb550]

// Reserved address 46420 [0xb554]

// Reserved address 46424 [0xb558]

// Reserved address 46428 [0xb55c]

// Reserved address 46432 [0xb560]

// Reserved address 46436 [0xb564]

// Reserved address 46440 [0xb568]

// Reserved address 46444 [0xb56c]

// Reserved address 46448 [0xb570]

// Reserved address 46452 [0xb574]

// Reserved address 46456 [0xb578]

// Reserved address 46460 [0xb57c]

// Reserved address 46464 [0xb580]

// Reserved address 46468 [0xb584]

// Reserved address 46472 [0xb588]

// Reserved address 46476 [0xb58c]

// Reserved address 46480 [0xb590]

// Reserved address 46484 [0xb594]

// Reserved address 46488 [0xb598]

// Reserved address 46492 [0xb59c]

// Reserved address 46496 [0xb5a0]

// Reserved address 46500 [0xb5a4]

// Reserved address 46504 [0xb5a8]

// Reserved address 46508 [0xb5ac]

// Reserved address 46512 [0xb5b0]

// Reserved address 46516 [0xb5b4]

// Reserved address 46520 [0xb5b8]

// Reserved address 46524 [0xb5bc]

// Reserved address 46528 [0xb5c0]

// Reserved address 46532 [0xb5c4]

// Reserved address 46536 [0xb5c8]

// Reserved address 46540 [0xb5cc]

// Reserved address 46544 [0xb5d0]

// Reserved address 46548 [0xb5d4]

// Reserved address 46552 [0xb5d8]

// Reserved address 46556 [0xb5dc]

// Reserved address 46560 [0xb5e0]

// Reserved address 46564 [0xb5e4]

// Reserved address 46568 [0xb5e8]

// Reserved address 46572 [0xb5ec]

// Reserved address 46576 [0xb5f0]

// Reserved address 46580 [0xb5f4]

// Reserved address 46584 [0xb5f8]

// Reserved address 46588 [0xb5fc]

// Reserved address 46592 [0xb600]

// Reserved address 46596 [0xb604]

// Reserved address 46600 [0xb608]

// Reserved address 46604 [0xb60c]

// Reserved address 46608 [0xb610]

// Reserved address 46612 [0xb614]

// Reserved address 46616 [0xb618]

// Reserved address 46620 [0xb61c]

// Reserved address 46624 [0xb620]

// Reserved address 46628 [0xb624]

// Reserved address 46632 [0xb628]

// Reserved address 46636 [0xb62c]

// Reserved address 46640 [0xb630]

// Reserved address 46644 [0xb634]

// Reserved address 46648 [0xb638]

// Reserved address 46652 [0xb63c]

// Reserved address 46656 [0xb640]

// Reserved address 46660 [0xb644]

// Reserved address 46664 [0xb648]

// Reserved address 46668 [0xb64c]

// Reserved address 46672 [0xb650]

// Reserved address 46676 [0xb654]

// Reserved address 46680 [0xb658]

// Reserved address 46684 [0xb65c]

// Reserved address 46688 [0xb660]

// Reserved address 46692 [0xb664]

// Reserved address 46696 [0xb668]

// Reserved address 46700 [0xb66c]

// Reserved address 46704 [0xb670]

// Reserved address 46708 [0xb674]

// Reserved address 46712 [0xb678]

// Reserved address 46716 [0xb67c]

// Reserved address 46720 [0xb680]

// Reserved address 46724 [0xb684]

// Reserved address 46728 [0xb688]

// Reserved address 46732 [0xb68c]

// Reserved address 46736 [0xb690]

// Reserved address 46740 [0xb694]

// Reserved address 46744 [0xb698]

// Reserved address 46748 [0xb69c]

// Reserved address 46752 [0xb6a0]

// Reserved address 46756 [0xb6a4]

// Reserved address 46760 [0xb6a8]

// Reserved address 46764 [0xb6ac]

// Reserved address 46768 [0xb6b0]

// Reserved address 46772 [0xb6b4]

// Reserved address 46776 [0xb6b8]

// Reserved address 46780 [0xb6bc]

// Reserved address 46784 [0xb6c0]

// Reserved address 46788 [0xb6c4]

// Reserved address 46792 [0xb6c8]

// Reserved address 46796 [0xb6cc]

// Reserved address 46800 [0xb6d0]

// Reserved address 46804 [0xb6d4]

// Reserved address 46808 [0xb6d8]

// Reserved address 46812 [0xb6dc]

// Reserved address 46816 [0xb6e0]

// Reserved address 46820 [0xb6e4]

// Reserved address 46824 [0xb6e8]

// Reserved address 46828 [0xb6ec]

// Reserved address 46832 [0xb6f0]

// Reserved address 46836 [0xb6f4]

// Reserved address 46840 [0xb6f8]

// Reserved address 46844 [0xb6fc]

// Reserved address 46848 [0xb700]

// Reserved address 46852 [0xb704]

// Reserved address 46856 [0xb708]

// Reserved address 46860 [0xb70c]

// Reserved address 46864 [0xb710]

// Reserved address 46868 [0xb714]

// Reserved address 46872 [0xb718]

// Reserved address 46876 [0xb71c]

// Reserved address 46880 [0xb720]

// Reserved address 46884 [0xb724]

// Reserved address 46888 [0xb728]

// Reserved address 46892 [0xb72c]

// Reserved address 46896 [0xb730]

// Reserved address 46900 [0xb734]

// Reserved address 46904 [0xb738]

// Reserved address 46908 [0xb73c]

// Reserved address 46912 [0xb740]

// Reserved address 46916 [0xb744]

// Reserved address 46920 [0xb748]

// Reserved address 46924 [0xb74c]

// Reserved address 46928 [0xb750]

// Reserved address 46932 [0xb754]

// Reserved address 46936 [0xb758]

// Reserved address 46940 [0xb75c]

// Reserved address 46944 [0xb760]

// Reserved address 46948 [0xb764]

// Reserved address 46952 [0xb768]

// Reserved address 46956 [0xb76c]

// Reserved address 46960 [0xb770]

// Reserved address 46964 [0xb774]

// Reserved address 46968 [0xb778]

// Reserved address 46972 [0xb77c]

// Reserved address 46976 [0xb780]

// Reserved address 46980 [0xb784]

// Reserved address 46984 [0xb788]

// Reserved address 46988 [0xb78c]

// Reserved address 46992 [0xb790]

// Reserved address 46996 [0xb794]

// Reserved address 47000 [0xb798]

// Reserved address 47004 [0xb79c]

// Reserved address 47008 [0xb7a0]

// Reserved address 47012 [0xb7a4]

// Reserved address 47016 [0xb7a8]

// Reserved address 47020 [0xb7ac]

// Reserved address 47024 [0xb7b0]

// Reserved address 47028 [0xb7b4]

// Reserved address 47032 [0xb7b8]

// Reserved address 47036 [0xb7bc]

// Reserved address 47040 [0xb7c0]

// Reserved address 47044 [0xb7c4]

// Reserved address 47048 [0xb7c8]

// Reserved address 47052 [0xb7cc]

// Reserved address 47056 [0xb7d0]

// Reserved address 47060 [0xb7d4]

// Reserved address 47064 [0xb7d8]

// Reserved address 47068 [0xb7dc]

// Reserved address 47072 [0xb7e0]

// Reserved address 47076 [0xb7e4]

// Reserved address 47080 [0xb7e8]

// Reserved address 47084 [0xb7ec]

// Reserved address 47088 [0xb7f0]

// Reserved address 47092 [0xb7f4]

// Reserved address 47096 [0xb7f8]

// Reserved address 47100 [0xb7fc]

// Reserved address 47104 [0xb800]

// Reserved address 47108 [0xb804]

// Reserved address 47112 [0xb808]

// Reserved address 47116 [0xb80c]

// Reserved address 47120 [0xb810]

// Reserved address 47124 [0xb814]

// Reserved address 47128 [0xb818]

// Reserved address 47132 [0xb81c]

// Reserved address 47136 [0xb820]

// Reserved address 47140 [0xb824]

// Reserved address 47144 [0xb828]

// Reserved address 47148 [0xb82c]

// Reserved address 47152 [0xb830]

// Reserved address 47156 [0xb834]

// Reserved address 47160 [0xb838]

// Reserved address 47164 [0xb83c]

// Reserved address 47168 [0xb840]

// Reserved address 47172 [0xb844]

// Reserved address 47176 [0xb848]

// Reserved address 47180 [0xb84c]

// Reserved address 47184 [0xb850]

// Reserved address 47188 [0xb854]

// Reserved address 47192 [0xb858]

// Reserved address 47196 [0xb85c]

// Reserved address 47200 [0xb860]

// Reserved address 47204 [0xb864]

// Reserved address 47208 [0xb868]

// Reserved address 47212 [0xb86c]

// Reserved address 47216 [0xb870]

// Reserved address 47220 [0xb874]

// Reserved address 47224 [0xb878]

// Reserved address 47228 [0xb87c]

// Reserved address 47232 [0xb880]

// Reserved address 47236 [0xb884]

// Reserved address 47240 [0xb888]

// Reserved address 47244 [0xb88c]

// Reserved address 47248 [0xb890]

// Reserved address 47252 [0xb894]

// Reserved address 47256 [0xb898]

// Reserved address 47260 [0xb89c]

// Reserved address 47264 [0xb8a0]

// Reserved address 47268 [0xb8a4]

// Reserved address 47272 [0xb8a8]

// Reserved address 47276 [0xb8ac]

// Reserved address 47280 [0xb8b0]

// Reserved address 47284 [0xb8b4]

// Reserved address 47288 [0xb8b8]

// Reserved address 47292 [0xb8bc]

// Reserved address 47296 [0xb8c0]

// Reserved address 47300 [0xb8c4]

// Reserved address 47304 [0xb8c8]

// Reserved address 47308 [0xb8cc]

// Reserved address 47312 [0xb8d0]

// Reserved address 47316 [0xb8d4]

// Reserved address 47320 [0xb8d8]

// Reserved address 47324 [0xb8dc]

// Reserved address 47328 [0xb8e0]

// Reserved address 47332 [0xb8e4]

// Reserved address 47336 [0xb8e8]

// Reserved address 47340 [0xb8ec]

// Reserved address 47344 [0xb8f0]

// Reserved address 47348 [0xb8f4]

// Reserved address 47352 [0xb8f8]

// Reserved address 47356 [0xb8fc]

// Reserved address 47360 [0xb900]

// Reserved address 47364 [0xb904]

// Reserved address 47368 [0xb908]

// Reserved address 47372 [0xb90c]

// Reserved address 47376 [0xb910]

// Reserved address 47380 [0xb914]

// Reserved address 47384 [0xb918]

// Reserved address 47388 [0xb91c]

// Reserved address 47392 [0xb920]

// Reserved address 47396 [0xb924]

// Reserved address 47400 [0xb928]

// Reserved address 47404 [0xb92c]

// Reserved address 47408 [0xb930]

// Reserved address 47412 [0xb934]

// Reserved address 47416 [0xb938]

// Reserved address 47420 [0xb93c]

// Reserved address 47424 [0xb940]

// Reserved address 47428 [0xb944]

// Reserved address 47432 [0xb948]

// Reserved address 47436 [0xb94c]

// Reserved address 47440 [0xb950]

// Reserved address 47444 [0xb954]

// Reserved address 47448 [0xb958]

// Reserved address 47452 [0xb95c]

// Reserved address 47456 [0xb960]

// Reserved address 47460 [0xb964]

// Reserved address 47464 [0xb968]

// Reserved address 47468 [0xb96c]

// Reserved address 47472 [0xb970]

// Reserved address 47476 [0xb974]

// Reserved address 47480 [0xb978]

// Reserved address 47484 [0xb97c]

// Reserved address 47488 [0xb980]

// Reserved address 47492 [0xb984]

// Reserved address 47496 [0xb988]

// Reserved address 47500 [0xb98c]

// Reserved address 47504 [0xb990]

// Reserved address 47508 [0xb994]

// Reserved address 47512 [0xb998]

// Reserved address 47516 [0xb99c]

// Reserved address 47520 [0xb9a0]

// Reserved address 47524 [0xb9a4]

// Reserved address 47528 [0xb9a8]

// Reserved address 47532 [0xb9ac]

// Reserved address 47536 [0xb9b0]

// Reserved address 47540 [0xb9b4]

// Reserved address 47544 [0xb9b8]

// Reserved address 47548 [0xb9bc]

// Reserved address 47552 [0xb9c0]

// Reserved address 47556 [0xb9c4]

// Reserved address 47560 [0xb9c8]

// Reserved address 47564 [0xb9cc]

// Reserved address 47568 [0xb9d0]

// Reserved address 47572 [0xb9d4]

// Reserved address 47576 [0xb9d8]

// Reserved address 47580 [0xb9dc]

// Reserved address 47584 [0xb9e0]

// Reserved address 47588 [0xb9e4]

// Reserved address 47592 [0xb9e8]

// Reserved address 47596 [0xb9ec]

// Reserved address 47600 [0xb9f0]

// Reserved address 47604 [0xb9f4]

// Reserved address 47608 [0xb9f8]

// Reserved address 47612 [0xb9fc]

// Reserved address 47616 [0xba00]

// Reserved address 47620 [0xba04]

// Reserved address 47624 [0xba08]

// Reserved address 47628 [0xba0c]

// Reserved address 47632 [0xba10]

// Reserved address 47636 [0xba14]

// Reserved address 47640 [0xba18]

// Reserved address 47644 [0xba1c]

// Reserved address 47648 [0xba20]

// Reserved address 47652 [0xba24]

// Reserved address 47656 [0xba28]

// Reserved address 47660 [0xba2c]

// Reserved address 47664 [0xba30]

// Reserved address 47668 [0xba34]

// Reserved address 47672 [0xba38]

// Reserved address 47676 [0xba3c]

// Reserved address 47680 [0xba40]

// Reserved address 47684 [0xba44]

// Reserved address 47688 [0xba48]

// Reserved address 47692 [0xba4c]

// Reserved address 47696 [0xba50]

// Reserved address 47700 [0xba54]

// Reserved address 47704 [0xba58]

// Reserved address 47708 [0xba5c]

// Reserved address 47712 [0xba60]

// Reserved address 47716 [0xba64]

// Reserved address 47720 [0xba68]

// Reserved address 47724 [0xba6c]

// Reserved address 47728 [0xba70]

// Reserved address 47732 [0xba74]

// Reserved address 47736 [0xba78]

// Reserved address 47740 [0xba7c]

// Reserved address 47744 [0xba80]

// Reserved address 47748 [0xba84]

// Reserved address 47752 [0xba88]

// Reserved address 47756 [0xba8c]

// Reserved address 47760 [0xba90]

// Reserved address 47764 [0xba94]

// Reserved address 47768 [0xba98]

// Reserved address 47772 [0xba9c]

// Reserved address 47776 [0xbaa0]

// Reserved address 47780 [0xbaa4]

// Reserved address 47784 [0xbaa8]

// Reserved address 47788 [0xbaac]

// Reserved address 47792 [0xbab0]

// Reserved address 47796 [0xbab4]

// Reserved address 47800 [0xbab8]

// Reserved address 47804 [0xbabc]

// Reserved address 47808 [0xbac0]

// Reserved address 47812 [0xbac4]

// Reserved address 47816 [0xbac8]

// Reserved address 47820 [0xbacc]

// Reserved address 47824 [0xbad0]

// Reserved address 47828 [0xbad4]

// Reserved address 47832 [0xbad8]

// Reserved address 47836 [0xbadc]

// Reserved address 47840 [0xbae0]

// Reserved address 47844 [0xbae4]

// Reserved address 47848 [0xbae8]

// Reserved address 47852 [0xbaec]

// Reserved address 47856 [0xbaf0]

// Reserved address 47860 [0xbaf4]

// Reserved address 47864 [0xbaf8]

// Reserved address 47868 [0xbafc]

// Reserved address 47872 [0xbb00]

// Reserved address 47876 [0xbb04]

// Reserved address 47880 [0xbb08]

// Reserved address 47884 [0xbb0c]

// Reserved address 47888 [0xbb10]

// Reserved address 47892 [0xbb14]

// Reserved address 47896 [0xbb18]

// Reserved address 47900 [0xbb1c]

// Reserved address 47904 [0xbb20]

// Reserved address 47908 [0xbb24]

// Reserved address 47912 [0xbb28]

// Reserved address 47916 [0xbb2c]

// Reserved address 47920 [0xbb30]

// Reserved address 47924 [0xbb34]

// Reserved address 47928 [0xbb38]

// Reserved address 47932 [0xbb3c]

// Reserved address 47936 [0xbb40]

// Reserved address 47940 [0xbb44]

// Reserved address 47944 [0xbb48]

// Reserved address 47948 [0xbb4c]

// Reserved address 47952 [0xbb50]

// Reserved address 47956 [0xbb54]

// Reserved address 47960 [0xbb58]

// Reserved address 47964 [0xbb5c]

// Reserved address 47968 [0xbb60]

// Reserved address 47972 [0xbb64]

// Reserved address 47976 [0xbb68]

// Reserved address 47980 [0xbb6c]

// Reserved address 47984 [0xbb70]

// Reserved address 47988 [0xbb74]

// Reserved address 47992 [0xbb78]

// Reserved address 47996 [0xbb7c]

// Reserved address 48000 [0xbb80]

// Reserved address 48004 [0xbb84]

// Reserved address 48008 [0xbb88]

// Reserved address 48012 [0xbb8c]

// Reserved address 48016 [0xbb90]

// Reserved address 48020 [0xbb94]

// Reserved address 48024 [0xbb98]

// Reserved address 48028 [0xbb9c]

// Reserved address 48032 [0xbba0]

// Reserved address 48036 [0xbba4]

// Reserved address 48040 [0xbba8]

// Reserved address 48044 [0xbbac]

// Reserved address 48048 [0xbbb0]

// Reserved address 48052 [0xbbb4]

// Reserved address 48056 [0xbbb8]

// Reserved address 48060 [0xbbbc]

// Reserved address 48064 [0xbbc0]

// Reserved address 48068 [0xbbc4]

// Reserved address 48072 [0xbbc8]

// Reserved address 48076 [0xbbcc]

// Reserved address 48080 [0xbbd0]

// Reserved address 48084 [0xbbd4]

// Reserved address 48088 [0xbbd8]

// Reserved address 48092 [0xbbdc]

// Reserved address 48096 [0xbbe0]

// Reserved address 48100 [0xbbe4]

// Reserved address 48104 [0xbbe8]

// Reserved address 48108 [0xbbec]

// Reserved address 48112 [0xbbf0]

// Reserved address 48116 [0xbbf4]

// Reserved address 48120 [0xbbf8]

// Reserved address 48124 [0xbbfc]

// Reserved address 48128 [0xbc00]

// Reserved address 48132 [0xbc04]

// Reserved address 48136 [0xbc08]

// Reserved address 48140 [0xbc0c]

// Reserved address 48144 [0xbc10]

// Reserved address 48148 [0xbc14]

// Reserved address 48152 [0xbc18]

// Reserved address 48156 [0xbc1c]

// Reserved address 48160 [0xbc20]

// Reserved address 48164 [0xbc24]

// Reserved address 48168 [0xbc28]

// Reserved address 48172 [0xbc2c]

// Reserved address 48176 [0xbc30]

// Reserved address 48180 [0xbc34]

// Reserved address 48184 [0xbc38]

// Reserved address 48188 [0xbc3c]

// Reserved address 48192 [0xbc40]

// Reserved address 48196 [0xbc44]

// Reserved address 48200 [0xbc48]

// Reserved address 48204 [0xbc4c]

// Reserved address 48208 [0xbc50]

// Reserved address 48212 [0xbc54]

// Reserved address 48216 [0xbc58]

// Reserved address 48220 [0xbc5c]

// Reserved address 48224 [0xbc60]

// Reserved address 48228 [0xbc64]

// Reserved address 48232 [0xbc68]

// Reserved address 48236 [0xbc6c]

// Reserved address 48240 [0xbc70]

// Reserved address 48244 [0xbc74]

// Reserved address 48248 [0xbc78]

// Reserved address 48252 [0xbc7c]

// Reserved address 48256 [0xbc80]

// Reserved address 48260 [0xbc84]

// Reserved address 48264 [0xbc88]

// Reserved address 48268 [0xbc8c]

// Reserved address 48272 [0xbc90]

// Reserved address 48276 [0xbc94]

// Reserved address 48280 [0xbc98]

// Reserved address 48284 [0xbc9c]

// Reserved address 48288 [0xbca0]

// Reserved address 48292 [0xbca4]

// Reserved address 48296 [0xbca8]

// Reserved address 48300 [0xbcac]

// Reserved address 48304 [0xbcb0]

// Reserved address 48308 [0xbcb4]

// Reserved address 48312 [0xbcb8]

// Reserved address 48316 [0xbcbc]

// Reserved address 48320 [0xbcc0]

// Reserved address 48324 [0xbcc4]

// Reserved address 48328 [0xbcc8]

// Reserved address 48332 [0xbccc]

// Reserved address 48336 [0xbcd0]

// Reserved address 48340 [0xbcd4]

// Reserved address 48344 [0xbcd8]

// Reserved address 48348 [0xbcdc]

// Reserved address 48352 [0xbce0]

// Reserved address 48356 [0xbce4]

// Reserved address 48360 [0xbce8]

// Reserved address 48364 [0xbcec]

// Reserved address 48368 [0xbcf0]

// Reserved address 48372 [0xbcf4]

// Reserved address 48376 [0xbcf8]

// Reserved address 48380 [0xbcfc]

// Reserved address 48384 [0xbd00]

// Reserved address 48388 [0xbd04]

// Reserved address 48392 [0xbd08]

// Reserved address 48396 [0xbd0c]

// Reserved address 48400 [0xbd10]

// Reserved address 48404 [0xbd14]

// Reserved address 48408 [0xbd18]

// Reserved address 48412 [0xbd1c]

// Reserved address 48416 [0xbd20]

// Reserved address 48420 [0xbd24]

// Reserved address 48424 [0xbd28]

// Reserved address 48428 [0xbd2c]

// Reserved address 48432 [0xbd30]

// Reserved address 48436 [0xbd34]

// Reserved address 48440 [0xbd38]

// Reserved address 48444 [0xbd3c]

// Reserved address 48448 [0xbd40]

// Reserved address 48452 [0xbd44]

// Reserved address 48456 [0xbd48]

// Reserved address 48460 [0xbd4c]

// Reserved address 48464 [0xbd50]

// Reserved address 48468 [0xbd54]

// Reserved address 48472 [0xbd58]

// Reserved address 48476 [0xbd5c]

// Reserved address 48480 [0xbd60]

// Reserved address 48484 [0xbd64]

// Reserved address 48488 [0xbd68]

// Reserved address 48492 [0xbd6c]

// Reserved address 48496 [0xbd70]

// Reserved address 48500 [0xbd74]

// Reserved address 48504 [0xbd78]

// Reserved address 48508 [0xbd7c]

// Reserved address 48512 [0xbd80]

// Reserved address 48516 [0xbd84]

// Reserved address 48520 [0xbd88]

// Reserved address 48524 [0xbd8c]

// Reserved address 48528 [0xbd90]

// Reserved address 48532 [0xbd94]

// Reserved address 48536 [0xbd98]

// Reserved address 48540 [0xbd9c]

// Reserved address 48544 [0xbda0]

// Reserved address 48548 [0xbda4]

// Reserved address 48552 [0xbda8]

// Reserved address 48556 [0xbdac]

// Reserved address 48560 [0xbdb0]

// Reserved address 48564 [0xbdb4]

// Reserved address 48568 [0xbdb8]

// Reserved address 48572 [0xbdbc]

// Reserved address 48576 [0xbdc0]

// Reserved address 48580 [0xbdc4]

// Reserved address 48584 [0xbdc8]

// Reserved address 48588 [0xbdcc]

// Reserved address 48592 [0xbdd0]

// Reserved address 48596 [0xbdd4]

// Reserved address 48600 [0xbdd8]

// Reserved address 48604 [0xbddc]

// Reserved address 48608 [0xbde0]

// Reserved address 48612 [0xbde4]

// Reserved address 48616 [0xbde8]

// Reserved address 48620 [0xbdec]

// Reserved address 48624 [0xbdf0]

// Reserved address 48628 [0xbdf4]

// Reserved address 48632 [0xbdf8]

// Reserved address 48636 [0xbdfc]

// Reserved address 48640 [0xbe00]

// Reserved address 48644 [0xbe04]

// Reserved address 48648 [0xbe08]

// Reserved address 48652 [0xbe0c]

// Reserved address 48656 [0xbe10]

// Reserved address 48660 [0xbe14]

// Reserved address 48664 [0xbe18]

// Reserved address 48668 [0xbe1c]

// Reserved address 48672 [0xbe20]

// Reserved address 48676 [0xbe24]

// Reserved address 48680 [0xbe28]

// Reserved address 48684 [0xbe2c]

// Reserved address 48688 [0xbe30]

// Reserved address 48692 [0xbe34]

// Reserved address 48696 [0xbe38]

// Reserved address 48700 [0xbe3c]

// Reserved address 48704 [0xbe40]

// Reserved address 48708 [0xbe44]

// Reserved address 48712 [0xbe48]

// Reserved address 48716 [0xbe4c]

// Reserved address 48720 [0xbe50]

// Reserved address 48724 [0xbe54]

// Reserved address 48728 [0xbe58]

// Reserved address 48732 [0xbe5c]

// Reserved address 48736 [0xbe60]

// Reserved address 48740 [0xbe64]

// Reserved address 48744 [0xbe68]

// Reserved address 48748 [0xbe6c]

// Reserved address 48752 [0xbe70]

// Reserved address 48756 [0xbe74]

// Reserved address 48760 [0xbe78]

// Reserved address 48764 [0xbe7c]

// Reserved address 48768 [0xbe80]

// Reserved address 48772 [0xbe84]

// Reserved address 48776 [0xbe88]

// Reserved address 48780 [0xbe8c]

// Reserved address 48784 [0xbe90]

// Reserved address 48788 [0xbe94]

// Reserved address 48792 [0xbe98]

// Reserved address 48796 [0xbe9c]

// Reserved address 48800 [0xbea0]

// Reserved address 48804 [0xbea4]

// Reserved address 48808 [0xbea8]

// Reserved address 48812 [0xbeac]

// Reserved address 48816 [0xbeb0]

// Reserved address 48820 [0xbeb4]

// Reserved address 48824 [0xbeb8]

// Reserved address 48828 [0xbebc]

// Reserved address 48832 [0xbec0]

// Reserved address 48836 [0xbec4]

// Reserved address 48840 [0xbec8]

// Reserved address 48844 [0xbecc]

// Reserved address 48848 [0xbed0]

// Reserved address 48852 [0xbed4]

// Reserved address 48856 [0xbed8]

// Reserved address 48860 [0xbedc]

// Reserved address 48864 [0xbee0]

// Reserved address 48868 [0xbee4]

// Reserved address 48872 [0xbee8]

// Reserved address 48876 [0xbeec]

// Reserved address 48880 [0xbef0]

// Reserved address 48884 [0xbef4]

// Reserved address 48888 [0xbef8]

// Reserved address 48892 [0xbefc]

// Reserved address 48896 [0xbf00]

// Reserved address 48900 [0xbf04]

// Reserved address 48904 [0xbf08]

// Reserved address 48908 [0xbf0c]

// Reserved address 48912 [0xbf10]

// Reserved address 48916 [0xbf14]

// Reserved address 48920 [0xbf18]

// Reserved address 48924 [0xbf1c]

// Reserved address 48928 [0xbf20]

// Reserved address 48932 [0xbf24]

// Reserved address 48936 [0xbf28]

// Reserved address 48940 [0xbf2c]

// Reserved address 48944 [0xbf30]

// Reserved address 48948 [0xbf34]

// Reserved address 48952 [0xbf38]

// Reserved address 48956 [0xbf3c]

// Reserved address 48960 [0xbf40]

// Reserved address 48964 [0xbf44]

// Reserved address 48968 [0xbf48]

// Reserved address 48972 [0xbf4c]

// Reserved address 48976 [0xbf50]

// Reserved address 48980 [0xbf54]

// Reserved address 48984 [0xbf58]

// Reserved address 48988 [0xbf5c]

// Reserved address 48992 [0xbf60]

// Reserved address 48996 [0xbf64]

// Reserved address 49000 [0xbf68]

// Reserved address 49004 [0xbf6c]

// Reserved address 49008 [0xbf70]

// Reserved address 49012 [0xbf74]

// Reserved address 49016 [0xbf78]

// Reserved address 49020 [0xbf7c]

// Reserved address 49024 [0xbf80]

// Reserved address 49028 [0xbf84]

// Reserved address 49032 [0xbf88]

// Reserved address 49036 [0xbf8c]

// Reserved address 49040 [0xbf90]

// Reserved address 49044 [0xbf94]

// Reserved address 49048 [0xbf98]

// Reserved address 49052 [0xbf9c]

// Reserved address 49056 [0xbfa0]

// Reserved address 49060 [0xbfa4]

// Reserved address 49064 [0xbfa8]

// Reserved address 49068 [0xbfac]

// Reserved address 49072 [0xbfb0]

// Reserved address 49076 [0xbfb4]

// Reserved address 49080 [0xbfb8]

// Reserved address 49084 [0xbfbc]

// Reserved address 49088 [0xbfc0]

// Reserved address 49092 [0xbfc4]

// Reserved address 49096 [0xbfc8]

// Reserved address 49100 [0xbfcc]

// Reserved address 49104 [0xbfd0]

// Reserved address 49108 [0xbfd4]

// Reserved address 49112 [0xbfd8]

// Reserved address 49116 [0xbfdc]

// Reserved address 49120 [0xbfe0]

// Reserved address 49124 [0xbfe4]

// Reserved address 49128 [0xbfe8]

// Reserved address 49132 [0xbfec]

// Reserved address 49136 [0xbff0]

// Reserved address 49140 [0xbff4]

// Reserved address 49144 [0xbff8]

// Reserved address 49148 [0xbffc]

// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0                     _MK_ADDR_CONST(0xc000)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_SECURE                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_SCR                         0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_WORD_COUNT                  0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_RESET_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_READ_MASK                   _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_WRITE_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_CLK_OVR_ON_RANGE                    0:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_CLK_OVR_ON_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                        _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_TSA_SPARE_REGS_FIELD                        _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_TSA_SPARE_REGS_RANGE                        31:24
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0                     _MK_ADDR_CONST(0xc004)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_SECURE                      0x0
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_SCR                         0
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_WORD_COUNT                  0x1
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_RESET_VAL                   _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_RESET_MASK                  _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_READ_MASK                   _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_WRITE_MASK                  _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_REORDER_DEPTH_LIMIT_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_REORDER_DEPTH_LIMIT_FIELD                   _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_REORDER_DEPTH_LIMIT_RANGE                   8:0
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_REORDER_DEPTH_LIMIT_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_REORDER_DEPTH_LIMIT_DEFAULT                 _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                    _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                       NONE
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_REORDER_DEPTH_LIMIT_NONE                    _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_SO_DEV_HUBID_SHIFT                  _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_SO_DEV_HUBID_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_SO_DEV_HUBID_RANGE                  9:9
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_SO_DEV_HUBID_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_SO_DEV_HUBID_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_SO_DEV_HUBID_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_SO_DEV_HUBID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_SO_DEV_HUBID_INIT_ENUM                      HUB0
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_SO_DEV_HUBID_HUB0                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_SO_DEV_HUBID_HUB1                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_SHIFT                  _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_RANGE                  10:10
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_INIT_ENUM                      HUB0
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_HUB0                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_HUB1                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_MEMTYPE_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_MEMTYPE_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_MEMTYPE_OVERRIDE_RANGE                      12:11
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_MEMTYPE_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_MEMTYPE_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_MEMTYPE_OVERRIDE_INIT_ENUM                  PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_MEMTYPE_OVERRIDE_PASSTHRU                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_MEMTYPE_OVERRIDE_NORMAL                     _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_MEMTYPE_OVERRIDE_SO_DEV                     _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_OVERRIDE_RANGE                 13:13
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0_NORMAL_HUBID_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_HOST1X_0
#define TSA_CONFIG_STATIC0_HOST1X_0                     _MK_ADDR_CONST(0xc008)
#define TSA_CONFIG_STATIC0_HOST1X_0_SECURE                      0x0
#define TSA_CONFIG_STATIC0_HOST1X_0_SCR                         0
#define TSA_CONFIG_STATIC0_HOST1X_0_WORD_COUNT                  0x1
#define TSA_CONFIG_STATIC0_HOST1X_0_RESET_VAL                   _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_HOST1X_0_RESET_MASK                  _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_HOST1X_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_HOST1X_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_HOST1X_0_READ_MASK                   _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_HOST1X_0_WRITE_MASK                  _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_HOST1X_0_HUB_MASK_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_HOST1X_0_HUB_MASK_FIELD                      _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_HOST1X_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_HOST1X_0_HUB_MASK_RANGE                      21:0
#define TSA_CONFIG_STATIC0_HOST1X_0_HUB_MASK_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_HOST1X_0_HUB_MASK_DEFAULT                    _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_HOST1X_0_HUB_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_HOST1X_0_HUB_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_HOST1X_0_HUB_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_HOST1X_0_HUB_MASK_INIT_ENUM                  ONEKB
#define TSA_CONFIG_STATIC0_HOST1X_0_HUB_MASK_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_HOST1X_0_HUB_MASK_ONEKB                      _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_HOST1X_0_ERR_HANDLING_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_HOST1X_0_ERR_HANDLING_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_HOST1X_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_HOST1X_0_ERR_HANDLING_OVR_MODE_RANGE                 31:30
#define TSA_CONFIG_STATIC0_HOST1X_0_ERR_HANDLING_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_HOST1X_0_ERR_HANDLING_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_HOST1X_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_HOST1X_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_HOST1X_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_HOST1X_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                     MODE2
#define TSA_CONFIG_STATIC0_HOST1X_0_ERR_HANDLING_OVR_MODE_MODE0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_HOST1X_0_ERR_HANDLING_OVR_MODE_MODE1                 _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_HOST1X_0_ERR_HANDLING_OVR_MODE_MODE2                 _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_HOST1X_0
#define TSA_CONFIG_STATIC1_HOST1X_0                     _MK_ADDR_CONST(0xc00c)
#define TSA_CONFIG_STATIC1_HOST1X_0_SECURE                      0x0
#define TSA_CONFIG_STATIC1_HOST1X_0_SCR                         0
#define TSA_CONFIG_STATIC1_HOST1X_0_WORD_COUNT                  0x1
#define TSA_CONFIG_STATIC1_HOST1X_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HOST1X_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_HOST1X_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HOST1X_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HOST1X_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_HOST1X_0_WRITE_MASK                  _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_HOST1X_0_RCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_HOST1X_0_RCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_HOST1X_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_HOST1X_0_RCLK_OVERRIDE_RANGE                 0:0
#define TSA_CONFIG_STATIC1_HOST1X_0_RCLK_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_HOST1X_0_RCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HOST1X_0_RCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_HOST1X_0_RCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HOST1X_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HOST1X_0_RCLK_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_HOST1X_0_RCLK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_HOST1X_0_RCLK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_HOST1X_0_WCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_HOST1X_0_WCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_HOST1X_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_HOST1X_0_WCLK_OVERRIDE_RANGE                 1:1
#define TSA_CONFIG_STATIC1_HOST1X_0_WCLK_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_HOST1X_0_WCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HOST1X_0_WCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_HOST1X_0_WCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HOST1X_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HOST1X_0_WCLK_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_HOST1X_0_WCLK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_HOST1X_0_WCLK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVERRIDE_RANGE                 2:2
#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVR_MODE_RANGE                 3:3
#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVR_MODE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVR_MODE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_HOST1X_0_CCLK_OVR_MODE_ENABLE                        _MK_ENUM_CONST(1)


// Register TSA_CONFIG_INTERNAL_HOST_ARB_0
#define TSA_CONFIG_INTERNAL_HOST_ARB_0                  _MK_ADDR_CONST(0xc010)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_SECURE                   0x0
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_SCR                      0
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_WORD_COUNT                       0x1
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_RESET_VAL                        _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_RESET_MASK                       _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_READ_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_WRITE_MASK                       _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_WR_WEIGHT_SHIFT                  _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_WR_WEIGHT_FIELD                  _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_HOST_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_WR_WEIGHT_RANGE                  4:0
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_WR_WEIGHT_WOFFSET                        0x0
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_WR_WEIGHT_DEFAULT                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_WR_WEIGHT_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_WR_WEIGHT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_HOST_ARB_0_RD_WEIGHT_SHIFT                  _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_RD_WEIGHT_FIELD                  _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_HOST_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_RD_WEIGHT_RANGE                  12:8
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_RD_WEIGHT_WOFFSET                        0x0
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_RD_WEIGHT_DEFAULT                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_RD_WEIGHT_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_RD_WEIGHT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_HOST_ARB_0_WEIGHT_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_WEIGHT_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_HOST_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_WEIGHT_OVR_MODE_RANGE                    17:16
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_WEIGHT_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_WEIGHT_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_HOST_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0                       _MK_ADDR_CONST(0xc014)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_SECURE                        0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_SCR                   0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_WORD_COUNT                    0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_RESET_VAL                     _MK_MASK_CONST(0x20101)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_RESET_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_READ_MASK                     _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_WRITE_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_WR_WEIGHT_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_WR_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_WR_WEIGHT_RANGE                       4:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_WR_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_WR_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_WR_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_WR_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_RD_WEIGHT_SHIFT                       _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_RD_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_RD_WEIGHT_RANGE                       12:8
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_RD_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_RD_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_RD_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_RD_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_RANGE                 17:16
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0                       _MK_ADDR_CONST(0xc018)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_SECURE                        0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_SCR                   0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_WORD_COUNT                    0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_RESET_VAL                     _MK_MASK_CONST(0x20101)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_RESET_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_READ_MASK                     _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_WRITE_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_WR_WEIGHT_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_WR_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_WR_WEIGHT_RANGE                       4:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_WR_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_WR_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_WR_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_WR_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_RD_WEIGHT_SHIFT                       _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_RD_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_RD_WEIGHT_RANGE                       12:8
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_RD_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_RD_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_RD_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_RD_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_RANGE                 17:16
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 49180 [0xc01c]

// Reserved address 49184 [0xc020]

// Reserved address 49188 [0xc024]

// Reserved address 49192 [0xc028]

// Reserved address 49196 [0xc02c]

// Reserved address 49200 [0xc030]

// Reserved address 49204 [0xc034]

// Reserved address 49208 [0xc038]

// Reserved address 49212 [0xc03c]

// Reserved address 49216 [0xc040]

// Reserved address 49220 [0xc044]

// Reserved address 49224 [0xc048]

// Reserved address 49228 [0xc04c]

// Reserved address 49232 [0xc050]

// Reserved address 49236 [0xc054]

// Reserved address 49240 [0xc058]

// Reserved address 49244 [0xc05c]

// Reserved address 49248 [0xc060]

// Reserved address 49252 [0xc064]

// Reserved address 49256 [0xc068]

// Reserved address 49260 [0xc06c]

// Reserved address 49264 [0xc070]

// Reserved address 49268 [0xc074]

// Reserved address 49272 [0xc078]

// Reserved address 49276 [0xc07c]

// Reserved address 49280 [0xc080]

// Reserved address 49284 [0xc084]

// Reserved address 49288 [0xc088]

// Reserved address 49292 [0xc08c]

// Reserved address 49296 [0xc090]

// Reserved address 49300 [0xc094]

// Reserved address 49304 [0xc098]

// Reserved address 49308 [0xc09c]

// Reserved address 49312 [0xc0a0]

// Reserved address 49316 [0xc0a4]

// Reserved address 49320 [0xc0a8]

// Reserved address 49324 [0xc0ac]

// Reserved address 49328 [0xc0b0]

// Reserved address 49332 [0xc0b4]

// Reserved address 49336 [0xc0b8]

// Reserved address 49340 [0xc0bc]

// Reserved address 49344 [0xc0c0]

// Reserved address 49348 [0xc0c4]

// Reserved address 49352 [0xc0c8]

// Reserved address 49356 [0xc0cc]

// Reserved address 49360 [0xc0d0]

// Reserved address 49364 [0xc0d4]

// Reserved address 49368 [0xc0d8]

// Reserved address 49372 [0xc0dc]

// Reserved address 49376 [0xc0e0]

// Reserved address 49380 [0xc0e4]

// Reserved address 49384 [0xc0e8]

// Reserved address 49388 [0xc0ec]

// Reserved address 49392 [0xc0f0]

// Reserved address 49396 [0xc0f4]

// Reserved address 49400 [0xc0f8]

// Reserved address 49404 [0xc0fc]

// Reserved address 49408 [0xc100]

// Reserved address 49412 [0xc104]

// Reserved address 49416 [0xc108]

// Reserved address 49420 [0xc10c]

// Reserved address 49424 [0xc110]

// Reserved address 49428 [0xc114]

// Reserved address 49432 [0xc118]

// Reserved address 49436 [0xc11c]

// Reserved address 49440 [0xc120]

// Reserved address 49444 [0xc124]

// Reserved address 49448 [0xc128]

// Reserved address 49452 [0xc12c]

// Reserved address 49456 [0xc130]

// Reserved address 49460 [0xc134]

// Reserved address 49464 [0xc138]

// Reserved address 49468 [0xc13c]

// Reserved address 49472 [0xc140]

// Reserved address 49476 [0xc144]

// Reserved address 49480 [0xc148]

// Reserved address 49484 [0xc14c]

// Reserved address 49488 [0xc150]

// Reserved address 49492 [0xc154]

// Reserved address 49496 [0xc158]

// Reserved address 49500 [0xc15c]

// Reserved address 49504 [0xc160]

// Reserved address 49508 [0xc164]

// Reserved address 49512 [0xc168]

// Reserved address 49516 [0xc16c]

// Reserved address 49520 [0xc170]

// Reserved address 49524 [0xc174]

// Reserved address 49528 [0xc178]

// Reserved address 49532 [0xc17c]

// Reserved address 49536 [0xc180]

// Reserved address 49540 [0xc184]

// Reserved address 49544 [0xc188]

// Reserved address 49548 [0xc18c]

// Reserved address 49552 [0xc190]

// Reserved address 49556 [0xc194]

// Reserved address 49560 [0xc198]

// Reserved address 49564 [0xc19c]

// Reserved address 49568 [0xc1a0]

// Reserved address 49572 [0xc1a4]

// Reserved address 49576 [0xc1a8]

// Reserved address 49580 [0xc1ac]

// Reserved address 49584 [0xc1b0]

// Reserved address 49588 [0xc1b4]

// Reserved address 49592 [0xc1b8]

// Reserved address 49596 [0xc1bc]

// Reserved address 49600 [0xc1c0]

// Reserved address 49604 [0xc1c4]

// Reserved address 49608 [0xc1c8]

// Reserved address 49612 [0xc1cc]

// Reserved address 49616 [0xc1d0]

// Reserved address 49620 [0xc1d4]

// Reserved address 49624 [0xc1d8]

// Reserved address 49628 [0xc1dc]

// Reserved address 49632 [0xc1e0]

// Reserved address 49636 [0xc1e4]

// Reserved address 49640 [0xc1e8]

// Reserved address 49644 [0xc1ec]

// Reserved address 49648 [0xc1f0]

// Reserved address 49652 [0xc1f4]

// Reserved address 49656 [0xc1f8]

// Reserved address 49660 [0xc1fc]

// Reserved address 49664 [0xc200]

// Reserved address 49668 [0xc204]

// Reserved address 49672 [0xc208]

// Reserved address 49676 [0xc20c]

// Reserved address 49680 [0xc210]

// Reserved address 49684 [0xc214]

// Reserved address 49688 [0xc218]

// Reserved address 49692 [0xc21c]

// Reserved address 49696 [0xc220]

// Reserved address 49700 [0xc224]

// Reserved address 49704 [0xc228]

// Reserved address 49708 [0xc22c]

// Reserved address 49712 [0xc230]

// Reserved address 49716 [0xc234]

// Reserved address 49720 [0xc238]

// Reserved address 49724 [0xc23c]

// Reserved address 49728 [0xc240]

// Reserved address 49732 [0xc244]

// Reserved address 49736 [0xc248]

// Reserved address 49740 [0xc24c]

// Reserved address 49744 [0xc250]

// Reserved address 49748 [0xc254]

// Reserved address 49752 [0xc258]

// Reserved address 49756 [0xc25c]

// Reserved address 49760 [0xc260]

// Reserved address 49764 [0xc264]

// Reserved address 49768 [0xc268]

// Reserved address 49772 [0xc26c]

// Reserved address 49776 [0xc270]

// Reserved address 49780 [0xc274]

// Reserved address 49784 [0xc278]

// Reserved address 49788 [0xc27c]

// Reserved address 49792 [0xc280]

// Reserved address 49796 [0xc284]

// Reserved address 49800 [0xc288]

// Reserved address 49804 [0xc28c]

// Reserved address 49808 [0xc290]

// Reserved address 49812 [0xc294]

// Reserved address 49816 [0xc298]

// Reserved address 49820 [0xc29c]

// Reserved address 49824 [0xc2a0]

// Reserved address 49828 [0xc2a4]

// Reserved address 49832 [0xc2a8]

// Reserved address 49836 [0xc2ac]

// Reserved address 49840 [0xc2b0]

// Reserved address 49844 [0xc2b4]

// Reserved address 49848 [0xc2b8]

// Reserved address 49852 [0xc2bc]

// Reserved address 49856 [0xc2c0]

// Reserved address 49860 [0xc2c4]

// Reserved address 49864 [0xc2c8]

// Reserved address 49868 [0xc2cc]

// Reserved address 49872 [0xc2d0]

// Reserved address 49876 [0xc2d4]

// Reserved address 49880 [0xc2d8]

// Reserved address 49884 [0xc2dc]

// Reserved address 49888 [0xc2e0]

// Reserved address 49892 [0xc2e4]

// Reserved address 49896 [0xc2e8]

// Reserved address 49900 [0xc2ec]

// Reserved address 49904 [0xc2f0]

// Reserved address 49908 [0xc2f4]

// Reserved address 49912 [0xc2f8]

// Reserved address 49916 [0xc2fc]

// Reserved address 49920 [0xc300]

// Reserved address 49924 [0xc304]

// Reserved address 49928 [0xc308]

// Reserved address 49932 [0xc30c]

// Reserved address 49936 [0xc310]

// Reserved address 49940 [0xc314]

// Reserved address 49944 [0xc318]

// Reserved address 49948 [0xc31c]

// Reserved address 49952 [0xc320]

// Reserved address 49956 [0xc324]

// Reserved address 49960 [0xc328]

// Reserved address 49964 [0xc32c]

// Reserved address 49968 [0xc330]

// Reserved address 49972 [0xc334]

// Reserved address 49976 [0xc338]

// Reserved address 49980 [0xc33c]

// Reserved address 49984 [0xc340]

// Reserved address 49988 [0xc344]

// Reserved address 49992 [0xc348]

// Reserved address 49996 [0xc34c]

// Reserved address 50000 [0xc350]

// Reserved address 50004 [0xc354]

// Reserved address 50008 [0xc358]

// Reserved address 50012 [0xc35c]

// Reserved address 50016 [0xc360]

// Reserved address 50020 [0xc364]

// Reserved address 50024 [0xc368]

// Reserved address 50028 [0xc36c]

// Reserved address 50032 [0xc370]

// Reserved address 50036 [0xc374]

// Reserved address 50040 [0xc378]

// Reserved address 50044 [0xc37c]

// Reserved address 50048 [0xc380]

// Reserved address 50052 [0xc384]

// Reserved address 50056 [0xc388]

// Reserved address 50060 [0xc38c]

// Reserved address 50064 [0xc390]

// Reserved address 50068 [0xc394]

// Reserved address 50072 [0xc398]

// Reserved address 50076 [0xc39c]

// Reserved address 50080 [0xc3a0]

// Reserved address 50084 [0xc3a4]

// Reserved address 50088 [0xc3a8]

// Reserved address 50092 [0xc3ac]

// Reserved address 50096 [0xc3b0]

// Reserved address 50100 [0xc3b4]

// Reserved address 50104 [0xc3b8]

// Reserved address 50108 [0xc3bc]

// Reserved address 50112 [0xc3c0]

// Reserved address 50116 [0xc3c4]

// Reserved address 50120 [0xc3c8]

// Reserved address 50124 [0xc3cc]

// Reserved address 50128 [0xc3d0]

// Reserved address 50132 [0xc3d4]

// Reserved address 50136 [0xc3d8]

// Reserved address 50140 [0xc3dc]

// Reserved address 50144 [0xc3e0]

// Reserved address 50148 [0xc3e4]

// Reserved address 50152 [0xc3e8]

// Reserved address 50156 [0xc3ec]

// Reserved address 50160 [0xc3f0]

// Reserved address 50164 [0xc3f4]

// Reserved address 50168 [0xc3f8]

// Reserved address 50172 [0xc3fc]

// Reserved address 50176 [0xc400]

// Reserved address 50180 [0xc404]

// Reserved address 50184 [0xc408]

// Reserved address 50188 [0xc40c]

// Reserved address 50192 [0xc410]

// Reserved address 50196 [0xc414]

// Reserved address 50200 [0xc418]

// Reserved address 50204 [0xc41c]

// Reserved address 50208 [0xc420]

// Reserved address 50212 [0xc424]

// Reserved address 50216 [0xc428]

// Reserved address 50220 [0xc42c]

// Reserved address 50224 [0xc430]

// Reserved address 50228 [0xc434]

// Reserved address 50232 [0xc438]

// Reserved address 50236 [0xc43c]

// Reserved address 50240 [0xc440]

// Reserved address 50244 [0xc444]

// Reserved address 50248 [0xc448]

// Reserved address 50252 [0xc44c]

// Reserved address 50256 [0xc450]

// Reserved address 50260 [0xc454]

// Reserved address 50264 [0xc458]

// Reserved address 50268 [0xc45c]

// Reserved address 50272 [0xc460]

// Reserved address 50276 [0xc464]

// Reserved address 50280 [0xc468]

// Reserved address 50284 [0xc46c]

// Reserved address 50288 [0xc470]

// Reserved address 50292 [0xc474]

// Reserved address 50296 [0xc478]

// Reserved address 50300 [0xc47c]

// Reserved address 50304 [0xc480]

// Reserved address 50308 [0xc484]

// Reserved address 50312 [0xc488]

// Reserved address 50316 [0xc48c]

// Reserved address 50320 [0xc490]

// Reserved address 50324 [0xc494]

// Reserved address 50328 [0xc498]

// Reserved address 50332 [0xc49c]

// Reserved address 50336 [0xc4a0]

// Reserved address 50340 [0xc4a4]

// Reserved address 50344 [0xc4a8]

// Reserved address 50348 [0xc4ac]

// Reserved address 50352 [0xc4b0]

// Reserved address 50356 [0xc4b4]

// Reserved address 50360 [0xc4b8]

// Reserved address 50364 [0xc4bc]

// Reserved address 50368 [0xc4c0]

// Reserved address 50372 [0xc4c4]

// Reserved address 50376 [0xc4c8]

// Reserved address 50380 [0xc4cc]

// Reserved address 50384 [0xc4d0]

// Reserved address 50388 [0xc4d4]

// Reserved address 50392 [0xc4d8]

// Reserved address 50396 [0xc4dc]

// Reserved address 50400 [0xc4e0]

// Reserved address 50404 [0xc4e4]

// Reserved address 50408 [0xc4e8]

// Reserved address 50412 [0xc4ec]

// Reserved address 50416 [0xc4f0]

// Reserved address 50420 [0xc4f4]

// Reserved address 50424 [0xc4f8]

// Reserved address 50428 [0xc4fc]

// Reserved address 50432 [0xc500]

// Reserved address 50436 [0xc504]

// Reserved address 50440 [0xc508]

// Reserved address 50444 [0xc50c]

// Reserved address 50448 [0xc510]

// Reserved address 50452 [0xc514]

// Reserved address 50456 [0xc518]

// Reserved address 50460 [0xc51c]

// Reserved address 50464 [0xc520]

// Reserved address 50468 [0xc524]

// Reserved address 50472 [0xc528]

// Reserved address 50476 [0xc52c]

// Reserved address 50480 [0xc530]

// Reserved address 50484 [0xc534]

// Reserved address 50488 [0xc538]

// Reserved address 50492 [0xc53c]

// Reserved address 50496 [0xc540]

// Reserved address 50500 [0xc544]

// Reserved address 50504 [0xc548]

// Reserved address 50508 [0xc54c]

// Reserved address 50512 [0xc550]

// Reserved address 50516 [0xc554]

// Reserved address 50520 [0xc558]

// Reserved address 50524 [0xc55c]

// Reserved address 50528 [0xc560]

// Reserved address 50532 [0xc564]

// Reserved address 50536 [0xc568]

// Reserved address 50540 [0xc56c]

// Reserved address 50544 [0xc570]

// Reserved address 50548 [0xc574]

// Reserved address 50552 [0xc578]

// Reserved address 50556 [0xc57c]

// Reserved address 50560 [0xc580]

// Reserved address 50564 [0xc584]

// Reserved address 50568 [0xc588]

// Reserved address 50572 [0xc58c]

// Reserved address 50576 [0xc590]

// Reserved address 50580 [0xc594]

// Reserved address 50584 [0xc598]

// Reserved address 50588 [0xc59c]

// Reserved address 50592 [0xc5a0]

// Reserved address 50596 [0xc5a4]

// Reserved address 50600 [0xc5a8]

// Reserved address 50604 [0xc5ac]

// Reserved address 50608 [0xc5b0]

// Reserved address 50612 [0xc5b4]

// Reserved address 50616 [0xc5b8]

// Reserved address 50620 [0xc5bc]

// Reserved address 50624 [0xc5c0]

// Reserved address 50628 [0xc5c4]

// Reserved address 50632 [0xc5c8]

// Reserved address 50636 [0xc5cc]

// Reserved address 50640 [0xc5d0]

// Reserved address 50644 [0xc5d4]

// Reserved address 50648 [0xc5d8]

// Reserved address 50652 [0xc5dc]

// Reserved address 50656 [0xc5e0]

// Reserved address 50660 [0xc5e4]

// Reserved address 50664 [0xc5e8]

// Reserved address 50668 [0xc5ec]

// Reserved address 50672 [0xc5f0]

// Reserved address 50676 [0xc5f4]

// Reserved address 50680 [0xc5f8]

// Reserved address 50684 [0xc5fc]

// Reserved address 50688 [0xc600]

// Reserved address 50692 [0xc604]

// Reserved address 50696 [0xc608]

// Reserved address 50700 [0xc60c]

// Reserved address 50704 [0xc610]

// Reserved address 50708 [0xc614]

// Reserved address 50712 [0xc618]

// Reserved address 50716 [0xc61c]

// Reserved address 50720 [0xc620]

// Reserved address 50724 [0xc624]

// Reserved address 50728 [0xc628]

// Reserved address 50732 [0xc62c]

// Reserved address 50736 [0xc630]

// Reserved address 50740 [0xc634]

// Reserved address 50744 [0xc638]

// Reserved address 50748 [0xc63c]

// Reserved address 50752 [0xc640]

// Reserved address 50756 [0xc644]

// Reserved address 50760 [0xc648]

// Reserved address 50764 [0xc64c]

// Reserved address 50768 [0xc650]

// Reserved address 50772 [0xc654]

// Reserved address 50776 [0xc658]

// Reserved address 50780 [0xc65c]

// Reserved address 50784 [0xc660]

// Reserved address 50788 [0xc664]

// Reserved address 50792 [0xc668]

// Reserved address 50796 [0xc66c]

// Reserved address 50800 [0xc670]

// Reserved address 50804 [0xc674]

// Reserved address 50808 [0xc678]

// Reserved address 50812 [0xc67c]

// Reserved address 50816 [0xc680]

// Reserved address 50820 [0xc684]

// Reserved address 50824 [0xc688]

// Reserved address 50828 [0xc68c]

// Reserved address 50832 [0xc690]

// Reserved address 50836 [0xc694]

// Reserved address 50840 [0xc698]

// Reserved address 50844 [0xc69c]

// Reserved address 50848 [0xc6a0]

// Reserved address 50852 [0xc6a4]

// Reserved address 50856 [0xc6a8]

// Reserved address 50860 [0xc6ac]

// Reserved address 50864 [0xc6b0]

// Reserved address 50868 [0xc6b4]

// Reserved address 50872 [0xc6b8]

// Reserved address 50876 [0xc6bc]

// Reserved address 50880 [0xc6c0]

// Reserved address 50884 [0xc6c4]

// Reserved address 50888 [0xc6c8]

// Reserved address 50892 [0xc6cc]

// Reserved address 50896 [0xc6d0]

// Reserved address 50900 [0xc6d4]

// Reserved address 50904 [0xc6d8]

// Reserved address 50908 [0xc6dc]

// Reserved address 50912 [0xc6e0]

// Reserved address 50916 [0xc6e4]

// Reserved address 50920 [0xc6e8]

// Reserved address 50924 [0xc6ec]

// Reserved address 50928 [0xc6f0]

// Reserved address 50932 [0xc6f4]

// Reserved address 50936 [0xc6f8]

// Reserved address 50940 [0xc6fc]

// Reserved address 50944 [0xc700]

// Reserved address 50948 [0xc704]

// Reserved address 50952 [0xc708]

// Reserved address 50956 [0xc70c]

// Reserved address 50960 [0xc710]

// Reserved address 50964 [0xc714]

// Reserved address 50968 [0xc718]

// Reserved address 50972 [0xc71c]

// Reserved address 50976 [0xc720]

// Reserved address 50980 [0xc724]

// Reserved address 50984 [0xc728]

// Reserved address 50988 [0xc72c]

// Reserved address 50992 [0xc730]

// Reserved address 50996 [0xc734]

// Reserved address 51000 [0xc738]

// Reserved address 51004 [0xc73c]

// Reserved address 51008 [0xc740]

// Reserved address 51012 [0xc744]

// Reserved address 51016 [0xc748]

// Reserved address 51020 [0xc74c]

// Reserved address 51024 [0xc750]

// Reserved address 51028 [0xc754]

// Reserved address 51032 [0xc758]

// Reserved address 51036 [0xc75c]

// Reserved address 51040 [0xc760]

// Reserved address 51044 [0xc764]

// Reserved address 51048 [0xc768]

// Reserved address 51052 [0xc76c]

// Reserved address 51056 [0xc770]

// Reserved address 51060 [0xc774]

// Reserved address 51064 [0xc778]

// Reserved address 51068 [0xc77c]

// Reserved address 51072 [0xc780]

// Reserved address 51076 [0xc784]

// Reserved address 51080 [0xc788]

// Reserved address 51084 [0xc78c]

// Reserved address 51088 [0xc790]

// Reserved address 51092 [0xc794]

// Reserved address 51096 [0xc798]

// Reserved address 51100 [0xc79c]

// Reserved address 51104 [0xc7a0]

// Reserved address 51108 [0xc7a4]

// Reserved address 51112 [0xc7a8]

// Reserved address 51116 [0xc7ac]

// Reserved address 51120 [0xc7b0]

// Reserved address 51124 [0xc7b4]

// Reserved address 51128 [0xc7b8]

// Reserved address 51132 [0xc7bc]

// Reserved address 51136 [0xc7c0]

// Reserved address 51140 [0xc7c4]

// Reserved address 51144 [0xc7c8]

// Reserved address 51148 [0xc7cc]

// Reserved address 51152 [0xc7d0]

// Reserved address 51156 [0xc7d4]

// Reserved address 51160 [0xc7d8]

// Reserved address 51164 [0xc7dc]

// Reserved address 51168 [0xc7e0]

// Reserved address 51172 [0xc7e4]

// Reserved address 51176 [0xc7e8]

// Reserved address 51180 [0xc7ec]

// Reserved address 51184 [0xc7f0]

// Reserved address 51188 [0xc7f4]

// Reserved address 51192 [0xc7f8]

// Reserved address 51196 [0xc7fc]

// Reserved address 51200 [0xc800]

// Reserved address 51204 [0xc804]

// Reserved address 51208 [0xc808]

// Reserved address 51212 [0xc80c]

// Reserved address 51216 [0xc810]

// Reserved address 51220 [0xc814]

// Reserved address 51224 [0xc818]

// Reserved address 51228 [0xc81c]

// Reserved address 51232 [0xc820]

// Reserved address 51236 [0xc824]

// Reserved address 51240 [0xc828]

// Reserved address 51244 [0xc82c]

// Reserved address 51248 [0xc830]

// Reserved address 51252 [0xc834]

// Reserved address 51256 [0xc838]

// Reserved address 51260 [0xc83c]

// Reserved address 51264 [0xc840]

// Reserved address 51268 [0xc844]

// Reserved address 51272 [0xc848]

// Reserved address 51276 [0xc84c]

// Reserved address 51280 [0xc850]

// Reserved address 51284 [0xc854]

// Reserved address 51288 [0xc858]

// Reserved address 51292 [0xc85c]

// Reserved address 51296 [0xc860]

// Reserved address 51300 [0xc864]

// Reserved address 51304 [0xc868]

// Reserved address 51308 [0xc86c]

// Reserved address 51312 [0xc870]

// Reserved address 51316 [0xc874]

// Reserved address 51320 [0xc878]

// Reserved address 51324 [0xc87c]

// Reserved address 51328 [0xc880]

// Reserved address 51332 [0xc884]

// Reserved address 51336 [0xc888]

// Reserved address 51340 [0xc88c]

// Reserved address 51344 [0xc890]

// Reserved address 51348 [0xc894]

// Reserved address 51352 [0xc898]

// Reserved address 51356 [0xc89c]

// Reserved address 51360 [0xc8a0]

// Reserved address 51364 [0xc8a4]

// Reserved address 51368 [0xc8a8]

// Reserved address 51372 [0xc8ac]

// Reserved address 51376 [0xc8b0]

// Reserved address 51380 [0xc8b4]

// Reserved address 51384 [0xc8b8]

// Reserved address 51388 [0xc8bc]

// Reserved address 51392 [0xc8c0]

// Reserved address 51396 [0xc8c4]

// Reserved address 51400 [0xc8c8]

// Reserved address 51404 [0xc8cc]

// Reserved address 51408 [0xc8d0]

// Reserved address 51412 [0xc8d4]

// Reserved address 51416 [0xc8d8]

// Reserved address 51420 [0xc8dc]

// Reserved address 51424 [0xc8e0]

// Reserved address 51428 [0xc8e4]

// Reserved address 51432 [0xc8e8]

// Reserved address 51436 [0xc8ec]

// Reserved address 51440 [0xc8f0]

// Reserved address 51444 [0xc8f4]

// Reserved address 51448 [0xc8f8]

// Reserved address 51452 [0xc8fc]

// Reserved address 51456 [0xc900]

// Reserved address 51460 [0xc904]

// Reserved address 51464 [0xc908]

// Reserved address 51468 [0xc90c]

// Reserved address 51472 [0xc910]

// Reserved address 51476 [0xc914]

// Reserved address 51480 [0xc918]

// Reserved address 51484 [0xc91c]

// Reserved address 51488 [0xc920]

// Reserved address 51492 [0xc924]

// Reserved address 51496 [0xc928]

// Reserved address 51500 [0xc92c]

// Reserved address 51504 [0xc930]

// Reserved address 51508 [0xc934]

// Reserved address 51512 [0xc938]

// Reserved address 51516 [0xc93c]

// Reserved address 51520 [0xc940]

// Reserved address 51524 [0xc944]

// Reserved address 51528 [0xc948]

// Reserved address 51532 [0xc94c]

// Reserved address 51536 [0xc950]

// Reserved address 51540 [0xc954]

// Reserved address 51544 [0xc958]

// Reserved address 51548 [0xc95c]

// Reserved address 51552 [0xc960]

// Reserved address 51556 [0xc964]

// Reserved address 51560 [0xc968]

// Reserved address 51564 [0xc96c]

// Reserved address 51568 [0xc970]

// Reserved address 51572 [0xc974]

// Reserved address 51576 [0xc978]

// Reserved address 51580 [0xc97c]

// Reserved address 51584 [0xc980]

// Reserved address 51588 [0xc984]

// Reserved address 51592 [0xc988]

// Reserved address 51596 [0xc98c]

// Reserved address 51600 [0xc990]

// Reserved address 51604 [0xc994]

// Reserved address 51608 [0xc998]

// Reserved address 51612 [0xc99c]

// Reserved address 51616 [0xc9a0]

// Reserved address 51620 [0xc9a4]

// Reserved address 51624 [0xc9a8]

// Reserved address 51628 [0xc9ac]

// Reserved address 51632 [0xc9b0]

// Reserved address 51636 [0xc9b4]

// Reserved address 51640 [0xc9b8]

// Reserved address 51644 [0xc9bc]

// Reserved address 51648 [0xc9c0]

// Reserved address 51652 [0xc9c4]

// Reserved address 51656 [0xc9c8]

// Reserved address 51660 [0xc9cc]

// Reserved address 51664 [0xc9d0]

// Reserved address 51668 [0xc9d4]

// Reserved address 51672 [0xc9d8]

// Reserved address 51676 [0xc9dc]

// Reserved address 51680 [0xc9e0]

// Reserved address 51684 [0xc9e4]

// Reserved address 51688 [0xc9e8]

// Reserved address 51692 [0xc9ec]

// Reserved address 51696 [0xc9f0]

// Reserved address 51700 [0xc9f4]

// Reserved address 51704 [0xc9f8]

// Reserved address 51708 [0xc9fc]

// Reserved address 51712 [0xca00]

// Reserved address 51716 [0xca04]

// Reserved address 51720 [0xca08]

// Reserved address 51724 [0xca0c]

// Reserved address 51728 [0xca10]

// Reserved address 51732 [0xca14]

// Reserved address 51736 [0xca18]

// Reserved address 51740 [0xca1c]

// Reserved address 51744 [0xca20]

// Reserved address 51748 [0xca24]

// Reserved address 51752 [0xca28]

// Reserved address 51756 [0xca2c]

// Reserved address 51760 [0xca30]

// Reserved address 51764 [0xca34]

// Reserved address 51768 [0xca38]

// Reserved address 51772 [0xca3c]

// Reserved address 51776 [0xca40]

// Reserved address 51780 [0xca44]

// Reserved address 51784 [0xca48]

// Reserved address 51788 [0xca4c]

// Reserved address 51792 [0xca50]

// Reserved address 51796 [0xca54]

// Reserved address 51800 [0xca58]

// Reserved address 51804 [0xca5c]

// Reserved address 51808 [0xca60]

// Reserved address 51812 [0xca64]

// Reserved address 51816 [0xca68]

// Reserved address 51820 [0xca6c]

// Reserved address 51824 [0xca70]

// Reserved address 51828 [0xca74]

// Reserved address 51832 [0xca78]

// Reserved address 51836 [0xca7c]

// Reserved address 51840 [0xca80]

// Reserved address 51844 [0xca84]

// Reserved address 51848 [0xca88]

// Reserved address 51852 [0xca8c]

// Reserved address 51856 [0xca90]

// Reserved address 51860 [0xca94]

// Reserved address 51864 [0xca98]

// Reserved address 51868 [0xca9c]

// Reserved address 51872 [0xcaa0]

// Reserved address 51876 [0xcaa4]

// Reserved address 51880 [0xcaa8]

// Reserved address 51884 [0xcaac]

// Reserved address 51888 [0xcab0]

// Reserved address 51892 [0xcab4]

// Reserved address 51896 [0xcab8]

// Reserved address 51900 [0xcabc]

// Reserved address 51904 [0xcac0]

// Reserved address 51908 [0xcac4]

// Reserved address 51912 [0xcac8]

// Reserved address 51916 [0xcacc]

// Reserved address 51920 [0xcad0]

// Reserved address 51924 [0xcad4]

// Reserved address 51928 [0xcad8]

// Reserved address 51932 [0xcadc]

// Reserved address 51936 [0xcae0]

// Reserved address 51940 [0xcae4]

// Reserved address 51944 [0xcae8]

// Reserved address 51948 [0xcaec]

// Reserved address 51952 [0xcaf0]

// Reserved address 51956 [0xcaf4]

// Reserved address 51960 [0xcaf8]

// Reserved address 51964 [0xcafc]

// Reserved address 51968 [0xcb00]

// Reserved address 51972 [0xcb04]

// Reserved address 51976 [0xcb08]

// Reserved address 51980 [0xcb0c]

// Reserved address 51984 [0xcb10]

// Reserved address 51988 [0xcb14]

// Reserved address 51992 [0xcb18]

// Reserved address 51996 [0xcb1c]

// Reserved address 52000 [0xcb20]

// Reserved address 52004 [0xcb24]

// Reserved address 52008 [0xcb28]

// Reserved address 52012 [0xcb2c]

// Reserved address 52016 [0xcb30]

// Reserved address 52020 [0xcb34]

// Reserved address 52024 [0xcb38]

// Reserved address 52028 [0xcb3c]

// Reserved address 52032 [0xcb40]

// Reserved address 52036 [0xcb44]

// Reserved address 52040 [0xcb48]

// Reserved address 52044 [0xcb4c]

// Reserved address 52048 [0xcb50]

// Reserved address 52052 [0xcb54]

// Reserved address 52056 [0xcb58]

// Reserved address 52060 [0xcb5c]

// Reserved address 52064 [0xcb60]

// Reserved address 52068 [0xcb64]

// Reserved address 52072 [0xcb68]

// Reserved address 52076 [0xcb6c]

// Reserved address 52080 [0xcb70]

// Reserved address 52084 [0xcb74]

// Reserved address 52088 [0xcb78]

// Reserved address 52092 [0xcb7c]

// Reserved address 52096 [0xcb80]

// Reserved address 52100 [0xcb84]

// Reserved address 52104 [0xcb88]

// Reserved address 52108 [0xcb8c]

// Reserved address 52112 [0xcb90]

// Reserved address 52116 [0xcb94]

// Reserved address 52120 [0xcb98]

// Reserved address 52124 [0xcb9c]

// Reserved address 52128 [0xcba0]

// Reserved address 52132 [0xcba4]

// Reserved address 52136 [0xcba8]

// Reserved address 52140 [0xcbac]

// Reserved address 52144 [0xcbb0]

// Reserved address 52148 [0xcbb4]

// Reserved address 52152 [0xcbb8]

// Reserved address 52156 [0xcbbc]

// Reserved address 52160 [0xcbc0]

// Reserved address 52164 [0xcbc4]

// Reserved address 52168 [0xcbc8]

// Reserved address 52172 [0xcbcc]

// Reserved address 52176 [0xcbd0]

// Reserved address 52180 [0xcbd4]

// Reserved address 52184 [0xcbd8]

// Reserved address 52188 [0xcbdc]

// Reserved address 52192 [0xcbe0]

// Reserved address 52196 [0xcbe4]

// Reserved address 52200 [0xcbe8]

// Reserved address 52204 [0xcbec]

// Reserved address 52208 [0xcbf0]

// Reserved address 52212 [0xcbf4]

// Reserved address 52216 [0xcbf8]

// Reserved address 52220 [0xcbfc]

// Reserved address 52224 [0xcc00]

// Reserved address 52228 [0xcc04]

// Reserved address 52232 [0xcc08]

// Reserved address 52236 [0xcc0c]

// Reserved address 52240 [0xcc10]

// Reserved address 52244 [0xcc14]

// Reserved address 52248 [0xcc18]

// Reserved address 52252 [0xcc1c]

// Reserved address 52256 [0xcc20]

// Reserved address 52260 [0xcc24]

// Reserved address 52264 [0xcc28]

// Reserved address 52268 [0xcc2c]

// Reserved address 52272 [0xcc30]

// Reserved address 52276 [0xcc34]

// Reserved address 52280 [0xcc38]

// Reserved address 52284 [0xcc3c]

// Reserved address 52288 [0xcc40]

// Reserved address 52292 [0xcc44]

// Reserved address 52296 [0xcc48]

// Reserved address 52300 [0xcc4c]

// Reserved address 52304 [0xcc50]

// Reserved address 52308 [0xcc54]

// Reserved address 52312 [0xcc58]

// Reserved address 52316 [0xcc5c]

// Reserved address 52320 [0xcc60]

// Reserved address 52324 [0xcc64]

// Reserved address 52328 [0xcc68]

// Reserved address 52332 [0xcc6c]

// Reserved address 52336 [0xcc70]

// Reserved address 52340 [0xcc74]

// Reserved address 52344 [0xcc78]

// Reserved address 52348 [0xcc7c]

// Reserved address 52352 [0xcc80]

// Reserved address 52356 [0xcc84]

// Reserved address 52360 [0xcc88]

// Reserved address 52364 [0xcc8c]

// Reserved address 52368 [0xcc90]

// Reserved address 52372 [0xcc94]

// Reserved address 52376 [0xcc98]

// Reserved address 52380 [0xcc9c]

// Reserved address 52384 [0xcca0]

// Reserved address 52388 [0xcca4]

// Reserved address 52392 [0xcca8]

// Reserved address 52396 [0xccac]

// Reserved address 52400 [0xccb0]

// Reserved address 52404 [0xccb4]

// Reserved address 52408 [0xccb8]

// Reserved address 52412 [0xccbc]

// Reserved address 52416 [0xccc0]

// Reserved address 52420 [0xccc4]

// Reserved address 52424 [0xccc8]

// Reserved address 52428 [0xcccc]

// Reserved address 52432 [0xccd0]

// Reserved address 52436 [0xccd4]

// Reserved address 52440 [0xccd8]

// Reserved address 52444 [0xccdc]

// Reserved address 52448 [0xcce0]

// Reserved address 52452 [0xcce4]

// Reserved address 52456 [0xcce8]

// Reserved address 52460 [0xccec]

// Reserved address 52464 [0xccf0]

// Reserved address 52468 [0xccf4]

// Reserved address 52472 [0xccf8]

// Reserved address 52476 [0xccfc]

// Reserved address 52480 [0xcd00]

// Reserved address 52484 [0xcd04]

// Reserved address 52488 [0xcd08]

// Reserved address 52492 [0xcd0c]

// Reserved address 52496 [0xcd10]

// Reserved address 52500 [0xcd14]

// Reserved address 52504 [0xcd18]

// Reserved address 52508 [0xcd1c]

// Reserved address 52512 [0xcd20]

// Reserved address 52516 [0xcd24]

// Reserved address 52520 [0xcd28]

// Reserved address 52524 [0xcd2c]

// Reserved address 52528 [0xcd30]

// Reserved address 52532 [0xcd34]

// Reserved address 52536 [0xcd38]

// Reserved address 52540 [0xcd3c]

// Reserved address 52544 [0xcd40]

// Reserved address 52548 [0xcd44]

// Reserved address 52552 [0xcd48]

// Reserved address 52556 [0xcd4c]

// Reserved address 52560 [0xcd50]

// Reserved address 52564 [0xcd54]

// Reserved address 52568 [0xcd58]

// Reserved address 52572 [0xcd5c]

// Reserved address 52576 [0xcd60]

// Reserved address 52580 [0xcd64]

// Reserved address 52584 [0xcd68]

// Reserved address 52588 [0xcd6c]

// Reserved address 52592 [0xcd70]

// Reserved address 52596 [0xcd74]

// Reserved address 52600 [0xcd78]

// Reserved address 52604 [0xcd7c]

// Reserved address 52608 [0xcd80]

// Reserved address 52612 [0xcd84]

// Reserved address 52616 [0xcd88]

// Reserved address 52620 [0xcd8c]

// Reserved address 52624 [0xcd90]

// Reserved address 52628 [0xcd94]

// Reserved address 52632 [0xcd98]

// Reserved address 52636 [0xcd9c]

// Reserved address 52640 [0xcda0]

// Reserved address 52644 [0xcda4]

// Reserved address 52648 [0xcda8]

// Reserved address 52652 [0xcdac]

// Reserved address 52656 [0xcdb0]

// Reserved address 52660 [0xcdb4]

// Reserved address 52664 [0xcdb8]

// Reserved address 52668 [0xcdbc]

// Reserved address 52672 [0xcdc0]

// Reserved address 52676 [0xcdc4]

// Reserved address 52680 [0xcdc8]

// Reserved address 52684 [0xcdcc]

// Reserved address 52688 [0xcdd0]

// Reserved address 52692 [0xcdd4]

// Reserved address 52696 [0xcdd8]

// Reserved address 52700 [0xcddc]

// Reserved address 52704 [0xcde0]

// Reserved address 52708 [0xcde4]

// Reserved address 52712 [0xcde8]

// Reserved address 52716 [0xcdec]

// Reserved address 52720 [0xcdf0]

// Reserved address 52724 [0xcdf4]

// Reserved address 52728 [0xcdf8]

// Reserved address 52732 [0xcdfc]

// Reserved address 52736 [0xce00]

// Reserved address 52740 [0xce04]

// Reserved address 52744 [0xce08]

// Reserved address 52748 [0xce0c]

// Reserved address 52752 [0xce10]

// Reserved address 52756 [0xce14]

// Reserved address 52760 [0xce18]

// Reserved address 52764 [0xce1c]

// Reserved address 52768 [0xce20]

// Reserved address 52772 [0xce24]

// Reserved address 52776 [0xce28]

// Reserved address 52780 [0xce2c]

// Reserved address 52784 [0xce30]

// Reserved address 52788 [0xce34]

// Reserved address 52792 [0xce38]

// Reserved address 52796 [0xce3c]

// Reserved address 52800 [0xce40]

// Reserved address 52804 [0xce44]

// Reserved address 52808 [0xce48]

// Reserved address 52812 [0xce4c]

// Reserved address 52816 [0xce50]

// Reserved address 52820 [0xce54]

// Reserved address 52824 [0xce58]

// Reserved address 52828 [0xce5c]

// Reserved address 52832 [0xce60]

// Reserved address 52836 [0xce64]

// Reserved address 52840 [0xce68]

// Reserved address 52844 [0xce6c]

// Reserved address 52848 [0xce70]

// Reserved address 52852 [0xce74]

// Reserved address 52856 [0xce78]

// Reserved address 52860 [0xce7c]

// Reserved address 52864 [0xce80]

// Reserved address 52868 [0xce84]

// Reserved address 52872 [0xce88]

// Reserved address 52876 [0xce8c]

// Reserved address 52880 [0xce90]

// Reserved address 52884 [0xce94]

// Reserved address 52888 [0xce98]

// Reserved address 52892 [0xce9c]

// Reserved address 52896 [0xcea0]

// Reserved address 52900 [0xcea4]

// Reserved address 52904 [0xcea8]

// Reserved address 52908 [0xceac]

// Reserved address 52912 [0xceb0]

// Reserved address 52916 [0xceb4]

// Reserved address 52920 [0xceb8]

// Reserved address 52924 [0xcebc]

// Reserved address 52928 [0xcec0]

// Reserved address 52932 [0xcec4]

// Reserved address 52936 [0xcec8]

// Reserved address 52940 [0xcecc]

// Reserved address 52944 [0xced0]

// Reserved address 52948 [0xced4]

// Reserved address 52952 [0xced8]

// Reserved address 52956 [0xcedc]

// Reserved address 52960 [0xcee0]

// Reserved address 52964 [0xcee4]

// Reserved address 52968 [0xcee8]

// Reserved address 52972 [0xceec]

// Reserved address 52976 [0xcef0]

// Reserved address 52980 [0xcef4]

// Reserved address 52984 [0xcef8]

// Reserved address 52988 [0xcefc]

// Reserved address 52992 [0xcf00]

// Reserved address 52996 [0xcf04]

// Reserved address 53000 [0xcf08]

// Reserved address 53004 [0xcf0c]

// Reserved address 53008 [0xcf10]

// Reserved address 53012 [0xcf14]

// Reserved address 53016 [0xcf18]

// Reserved address 53020 [0xcf1c]

// Reserved address 53024 [0xcf20]

// Reserved address 53028 [0xcf24]

// Reserved address 53032 [0xcf28]

// Reserved address 53036 [0xcf2c]

// Reserved address 53040 [0xcf30]

// Reserved address 53044 [0xcf34]

// Reserved address 53048 [0xcf38]

// Reserved address 53052 [0xcf3c]

// Reserved address 53056 [0xcf40]

// Reserved address 53060 [0xcf44]

// Reserved address 53064 [0xcf48]

// Reserved address 53068 [0xcf4c]

// Reserved address 53072 [0xcf50]

// Reserved address 53076 [0xcf54]

// Reserved address 53080 [0xcf58]

// Reserved address 53084 [0xcf5c]

// Reserved address 53088 [0xcf60]

// Reserved address 53092 [0xcf64]

// Reserved address 53096 [0xcf68]

// Reserved address 53100 [0xcf6c]

// Reserved address 53104 [0xcf70]

// Reserved address 53108 [0xcf74]

// Reserved address 53112 [0xcf78]

// Reserved address 53116 [0xcf7c]

// Reserved address 53120 [0xcf80]

// Reserved address 53124 [0xcf84]

// Reserved address 53128 [0xcf88]

// Reserved address 53132 [0xcf8c]

// Reserved address 53136 [0xcf90]

// Reserved address 53140 [0xcf94]

// Reserved address 53144 [0xcf98]

// Reserved address 53148 [0xcf9c]

// Reserved address 53152 [0xcfa0]

// Reserved address 53156 [0xcfa4]

// Reserved address 53160 [0xcfa8]

// Reserved address 53164 [0xcfac]

// Reserved address 53168 [0xcfb0]

// Reserved address 53172 [0xcfb4]

// Reserved address 53176 [0xcfb8]

// Reserved address 53180 [0xcfbc]

// Reserved address 53184 [0xcfc0]

// Reserved address 53188 [0xcfc4]

// Reserved address 53192 [0xcfc8]

// Reserved address 53196 [0xcfcc]

// Reserved address 53200 [0xcfd0]

// Reserved address 53204 [0xcfd4]

// Reserved address 53208 [0xcfd8]

// Reserved address 53212 [0xcfdc]

// Reserved address 53216 [0xcfe0]

// Reserved address 53220 [0xcfe4]

// Reserved address 53224 [0xcfe8]

// Reserved address 53228 [0xcfec]

// Reserved address 53232 [0xcff0]

// Reserved address 53236 [0xcff4]

// Reserved address 53240 [0xcff8]

// Reserved address 53244 [0xcffc]

// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0                     _MK_ADDR_CONST(0xd000)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_SECURE                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_SCR                         0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_WORD_COUNT                  0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_RESET_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_READ_MASK                   _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_WRITE_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_CLK_OVR_ON_RANGE                    0:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_CLK_OVR_ON_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                        _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_TSA_SPARE_REGS_FIELD                        _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_TSA_SPARE_REGS_RANGE                        31:24
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_STATIC0_CSR_BPMPR_0
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0                  _MK_ADDR_CONST(0xd004)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_SECURE                   0x0
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_SCR                      0
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_WORD_COUNT                       0x1
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_RESET_VAL                        _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_RESET_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_READ_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_REORDER_DEPTH_LIMIT_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_REORDER_DEPTH_LIMIT_FIELD                        _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_BPMPR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_REORDER_DEPTH_LIMIT_RANGE                        8:0
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_REORDER_DEPTH_LIMIT_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_REORDER_DEPTH_LIMIT_DEFAULT                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                    NONE
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_REORDER_DEPTH_LIMIT_NONE                 _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_SO_DEV_HUBID_SHIFT                       _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_SO_DEV_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_BPMPR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_SO_DEV_HUBID_RANGE                       9:9
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_SO_DEV_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_SO_DEV_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_SO_DEV_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_SO_DEV_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_SO_DEV_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_SO_DEV_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_SO_DEV_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_SHIFT                       _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_RANGE                       10:10
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_MEMTYPE_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_MEMTYPE_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_BPMPR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_MEMTYPE_OVERRIDE_RANGE                   12:11
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_MEMTYPE_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_MEMTYPE_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_MEMTYPE_OVERRIDE_INIT_ENUM                       PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_MEMTYPE_OVERRIDE_PASSTHRU                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_MEMTYPE_OVERRIDE_NORMAL                  _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_MEMTYPE_OVERRIDE_SO_DEV                  _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_OVERRIDE_RANGE                      13:13
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                  DISABLE
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_BPMPR_0_NORMAL_HUBID_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_BPMPW_0
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0                  _MK_ADDR_CONST(0xd008)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_SECURE                   0x0
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_SCR                      0
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_WORD_COUNT                       0x1
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_RESET_VAL                        _MK_MASK_CONST(0x1100)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_RESET_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_READ_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_REORDER_DEPTH_LIMIT_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_REORDER_DEPTH_LIMIT_FIELD                        _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_BPMPW_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_REORDER_DEPTH_LIMIT_RANGE                        8:0
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_REORDER_DEPTH_LIMIT_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_REORDER_DEPTH_LIMIT_DEFAULT                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_REORDER_DEPTH_LIMIT_INIT_ENUM                    NONE
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_REORDER_DEPTH_LIMIT_NONE                 _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_SO_DEV_HUBID_SHIFT                       _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_SO_DEV_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_BPMPW_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_SO_DEV_HUBID_RANGE                       9:9
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_SO_DEV_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_SO_DEV_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_SO_DEV_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_SO_DEV_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_SO_DEV_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_SO_DEV_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_SO_DEV_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_SO_DEV_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_SHIFT                       _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_RANGE                       10:10
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_MEMTYPE_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_MEMTYPE_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_BPMPW_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_MEMTYPE_OVERRIDE_RANGE                   12:11
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_MEMTYPE_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_MEMTYPE_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_MEMTYPE_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_MEMTYPE_OVERRIDE_INIT_ENUM                       SO_DEV
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_MEMTYPE_OVERRIDE_PASSTHRU                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_MEMTYPE_OVERRIDE_NORMAL                  _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_MEMTYPE_OVERRIDE_SO_DEV                  _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_OVERRIDE_RANGE                      13:13
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                  DISABLE
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_BPMPW_0_NORMAL_HUBID_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_BPMP_0
#define TSA_CONFIG_STATIC0_BPMP_0                       _MK_ADDR_CONST(0xd00c)
#define TSA_CONFIG_STATIC0_BPMP_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_BPMP_0_SCR                   0
#define TSA_CONFIG_STATIC0_BPMP_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_BPMP_0_RESET_VAL                     _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_BPMP_0_RESET_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_BPMP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_BPMP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_BPMP_0_READ_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_BPMP_0_WRITE_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_BPMP_0_HUB_MASK_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_BPMP_0_HUB_MASK_FIELD                        _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_BPMP_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_BPMP_0_HUB_MASK_RANGE                        21:0
#define TSA_CONFIG_STATIC0_BPMP_0_HUB_MASK_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_BPMP_0_HUB_MASK_DEFAULT                      _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_BPMP_0_HUB_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_BPMP_0_HUB_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_BPMP_0_HUB_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_BPMP_0_HUB_MASK_INIT_ENUM                    ONEKB
#define TSA_CONFIG_STATIC0_BPMP_0_HUB_MASK_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_BPMP_0_HUB_MASK_ONEKB                        _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_BPMP_0_ERR_HANDLING_OVR_MODE_SHIFT                   _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_BPMP_0_ERR_HANDLING_OVR_MODE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_BPMP_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_BPMP_0_ERR_HANDLING_OVR_MODE_RANGE                   31:30
#define TSA_CONFIG_STATIC0_BPMP_0_ERR_HANDLING_OVR_MODE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_BPMP_0_ERR_HANDLING_OVR_MODE_DEFAULT                 _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_BPMP_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_BPMP_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_BPMP_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_BPMP_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                       MODE2
#define TSA_CONFIG_STATIC0_BPMP_0_ERR_HANDLING_OVR_MODE_MODE0                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_BPMP_0_ERR_HANDLING_OVR_MODE_MODE1                   _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_BPMP_0_ERR_HANDLING_OVR_MODE_MODE2                   _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_BPMP_0
#define TSA_CONFIG_STATIC1_BPMP_0                       _MK_ADDR_CONST(0xd010)
#define TSA_CONFIG_STATIC1_BPMP_0_SECURE                        0x0
#define TSA_CONFIG_STATIC1_BPMP_0_SCR                   0
#define TSA_CONFIG_STATIC1_BPMP_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC1_BPMP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMP_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_BPMP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMP_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_BPMP_0_WRITE_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_BPMP_0_RCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_BPMP_0_RCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_BPMP_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_BPMP_0_RCLK_OVERRIDE_RANGE                   0:0
#define TSA_CONFIG_STATIC1_BPMP_0_RCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_BPMP_0_RCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMP_0_RCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_BPMP_0_RCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMP_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMP_0_RCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_BPMP_0_RCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_BPMP_0_RCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_BPMP_0_WCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_BPMP_0_WCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_BPMP_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_BPMP_0_WCLK_OVERRIDE_RANGE                   1:1
#define TSA_CONFIG_STATIC1_BPMP_0_WCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_BPMP_0_WCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMP_0_WCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_BPMP_0_WCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMP_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMP_0_WCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_BPMP_0_WCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_BPMP_0_WCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVERRIDE_RANGE                   2:2
#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVR_MODE_SHIFT                   _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVR_MODE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVR_MODE_RANGE                   3:3
#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVR_MODE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVR_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVR_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVR_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVR_MODE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVR_MODE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_BPMP_0_CCLK_OVR_MODE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSR_SCEDMAR_0
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0                        _MK_ADDR_CONST(0xd014)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_SECURE                         0x0
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_SCR                    0
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_RESET_VAL                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_RESET_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_READ_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_WRITE_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_REORDER_DEPTH_LIMIT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_REORDER_DEPTH_LIMIT_FIELD                      _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_REORDER_DEPTH_LIMIT_RANGE                      8:0
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_REORDER_DEPTH_LIMIT_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_REORDER_DEPTH_LIMIT_DEFAULT                    _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                  NONE
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_REORDER_DEPTH_LIMIT_NONE                       _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_SO_DEV_HUBID_SHIFT                     _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_SO_DEV_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_SO_DEV_HUBID_RANGE                     9:9
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_SO_DEV_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_SO_DEV_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_SO_DEV_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_SO_DEV_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_SO_DEV_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_SO_DEV_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_SO_DEV_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_SHIFT                     _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_RANGE                     10:10
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_MEMTYPE_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_MEMTYPE_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_MEMTYPE_OVERRIDE_RANGE                 12:11
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_MEMTYPE_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_MEMTYPE_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_MEMTYPE_OVERRIDE_INIT_ENUM                     PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_MEMTYPE_OVERRIDE_PASSTHRU                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_MEMTYPE_OVERRIDE_NORMAL                        _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_MEMTYPE_OVERRIDE_SO_DEV                        _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_OVERRIDE_RANGE                    13:13
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SCEDMAR_0_NORMAL_HUBID_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_SCEDMAW_0
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0                        _MK_ADDR_CONST(0xd018)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_SECURE                         0x0
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_SCR                    0
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_RESET_VAL                      _MK_MASK_CONST(0x1100)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_RESET_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_READ_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_WRITE_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_REORDER_DEPTH_LIMIT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_REORDER_DEPTH_LIMIT_FIELD                      _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_REORDER_DEPTH_LIMIT_RANGE                      8:0
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_REORDER_DEPTH_LIMIT_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_REORDER_DEPTH_LIMIT_DEFAULT                    _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_REORDER_DEPTH_LIMIT_INIT_ENUM                  NONE
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_REORDER_DEPTH_LIMIT_NONE                       _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_SO_DEV_HUBID_SHIFT                     _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_SO_DEV_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_SO_DEV_HUBID_RANGE                     9:9
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_SO_DEV_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_SO_DEV_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_SO_DEV_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_SO_DEV_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_SO_DEV_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_SO_DEV_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_SO_DEV_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_SO_DEV_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_SHIFT                     _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_RANGE                     10:10
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_MEMTYPE_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_MEMTYPE_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_MEMTYPE_OVERRIDE_RANGE                 12:11
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_MEMTYPE_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_MEMTYPE_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_MEMTYPE_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_MEMTYPE_OVERRIDE_INIT_ENUM                     SO_DEV
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_MEMTYPE_OVERRIDE_PASSTHRU                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_MEMTYPE_OVERRIDE_NORMAL                        _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_MEMTYPE_OVERRIDE_SO_DEV                        _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_OVERRIDE_RANGE                    13:13
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SCEDMAW_0_NORMAL_HUBID_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_SCEDMA_0
#define TSA_CONFIG_STATIC0_SCEDMA_0                     _MK_ADDR_CONST(0xd01c)
#define TSA_CONFIG_STATIC0_SCEDMA_0_SECURE                      0x0
#define TSA_CONFIG_STATIC0_SCEDMA_0_SCR                         0
#define TSA_CONFIG_STATIC0_SCEDMA_0_WORD_COUNT                  0x1
#define TSA_CONFIG_STATIC0_SCEDMA_0_RESET_VAL                   _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_SCEDMA_0_RESET_MASK                  _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SCEDMA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SCEDMA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SCEDMA_0_READ_MASK                   _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SCEDMA_0_WRITE_MASK                  _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SCEDMA_0_HUB_MASK_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_SCEDMA_0_HUB_MASK_FIELD                      _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_SCEDMA_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_SCEDMA_0_HUB_MASK_RANGE                      21:0
#define TSA_CONFIG_STATIC0_SCEDMA_0_HUB_MASK_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_SCEDMA_0_HUB_MASK_DEFAULT                    _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_SCEDMA_0_HUB_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_SCEDMA_0_HUB_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SCEDMA_0_HUB_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SCEDMA_0_HUB_MASK_INIT_ENUM                  ONEKB
#define TSA_CONFIG_STATIC0_SCEDMA_0_HUB_MASK_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_SCEDMA_0_HUB_MASK_ONEKB                      _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_SCEDMA_0_ERR_HANDLING_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_SCEDMA_0_ERR_HANDLING_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_SCEDMA_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_SCEDMA_0_ERR_HANDLING_OVR_MODE_RANGE                 31:30
#define TSA_CONFIG_STATIC0_SCEDMA_0_ERR_HANDLING_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_SCEDMA_0_ERR_HANDLING_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_SCEDMA_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_SCEDMA_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SCEDMA_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SCEDMA_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                     MODE2
#define TSA_CONFIG_STATIC0_SCEDMA_0_ERR_HANDLING_OVR_MODE_MODE0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_SCEDMA_0_ERR_HANDLING_OVR_MODE_MODE1                 _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_SCEDMA_0_ERR_HANDLING_OVR_MODE_MODE2                 _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_SCEDMA_0
#define TSA_CONFIG_STATIC1_SCEDMA_0                     _MK_ADDR_CONST(0xd020)
#define TSA_CONFIG_STATIC1_SCEDMA_0_SECURE                      0x0
#define TSA_CONFIG_STATIC1_SCEDMA_0_SCR                         0
#define TSA_CONFIG_STATIC1_SCEDMA_0_WORD_COUNT                  0x1
#define TSA_CONFIG_STATIC1_SCEDMA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCEDMA_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SCEDMA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCEDMA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCEDMA_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SCEDMA_0_WRITE_MASK                  _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SCEDMA_0_RCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_SCEDMA_0_RCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SCEDMA_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SCEDMA_0_RCLK_OVERRIDE_RANGE                 0:0
#define TSA_CONFIG_STATIC1_SCEDMA_0_RCLK_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_SCEDMA_0_RCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCEDMA_0_RCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SCEDMA_0_RCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCEDMA_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCEDMA_0_RCLK_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_SCEDMA_0_RCLK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SCEDMA_0_RCLK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SCEDMA_0_WCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_SCEDMA_0_WCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SCEDMA_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SCEDMA_0_WCLK_OVERRIDE_RANGE                 1:1
#define TSA_CONFIG_STATIC1_SCEDMA_0_WCLK_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_SCEDMA_0_WCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCEDMA_0_WCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SCEDMA_0_WCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCEDMA_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCEDMA_0_WCLK_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_SCEDMA_0_WCLK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SCEDMA_0_WCLK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVERRIDE_RANGE                 2:2
#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVR_MODE_RANGE                 3:3
#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVR_MODE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVR_MODE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SCEDMA_0_CCLK_OVR_MODE_ENABLE                        _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0                       _MK_ADDR_CONST(0xd024)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_SCR                   0
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_RESET_VAL                     _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_RESET_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_REORDER_DEPTH_LIMIT_SHIFT                     _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_REORDER_DEPTH_LIMIT_FIELD                     _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_REORDER_DEPTH_LIMIT_RANGE                     8:0
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_REORDER_DEPTH_LIMIT_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_REORDER_DEPTH_LIMIT_DEFAULT                   _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                 NONE
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_REORDER_DEPTH_LIMIT_NONE                      _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_SO_DEV_HUBID_SHIFT                    _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_SO_DEV_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_SO_DEV_HUBID_RANGE                    9:9
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_SO_DEV_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_SO_DEV_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_SO_DEV_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_SO_DEV_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_SO_DEV_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_SO_DEV_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_SO_DEV_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_SHIFT                    _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_RANGE                    10:10
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_MEMTYPE_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_MEMTYPE_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_MEMTYPE_OVERRIDE_RANGE                        12:11
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_MEMTYPE_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_MEMTYPE_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_MEMTYPE_OVERRIDE_INIT_ENUM                    PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_MEMTYPE_OVERRIDE_PASSTHRU                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_MEMTYPE_OVERRIDE_NORMAL                       _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_MEMTYPE_OVERRIDE_SO_DEV                       _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_OVERRIDE_RANGE                   13:13
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0_NORMAL_HUBID_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0                       _MK_ADDR_CONST(0xd028)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_SCR                   0
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_RESET_VAL                     _MK_MASK_CONST(0x1100)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_RESET_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_REORDER_DEPTH_LIMIT_SHIFT                     _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_REORDER_DEPTH_LIMIT_FIELD                     _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_REORDER_DEPTH_LIMIT_RANGE                     8:0
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_REORDER_DEPTH_LIMIT_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_REORDER_DEPTH_LIMIT_DEFAULT                   _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_REORDER_DEPTH_LIMIT_INIT_ENUM                 NONE
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_REORDER_DEPTH_LIMIT_NONE                      _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_SO_DEV_HUBID_SHIFT                    _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_SO_DEV_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_SO_DEV_HUBID_RANGE                    9:9
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_SO_DEV_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_SO_DEV_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_SO_DEV_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_SO_DEV_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_SO_DEV_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_SO_DEV_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_SO_DEV_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_SO_DEV_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_SHIFT                    _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_RANGE                    10:10
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_MEMTYPE_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_MEMTYPE_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_MEMTYPE_OVERRIDE_RANGE                        12:11
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_MEMTYPE_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_MEMTYPE_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_MEMTYPE_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_MEMTYPE_OVERRIDE_INIT_ENUM                    SO_DEV
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_MEMTYPE_OVERRIDE_PASSTHRU                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_MEMTYPE_OVERRIDE_NORMAL                       _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_MEMTYPE_OVERRIDE_SO_DEV                       _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_OVERRIDE_RANGE                   13:13
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0_NORMAL_HUBID_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_BPMPDMA_0
#define TSA_CONFIG_STATIC0_BPMPDMA_0                    _MK_ADDR_CONST(0xd02c)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_SECURE                     0x0
#define TSA_CONFIG_STATIC0_BPMPDMA_0_SCR                        0
#define TSA_CONFIG_STATIC0_BPMPDMA_0_WORD_COUNT                         0x1
#define TSA_CONFIG_STATIC0_BPMPDMA_0_RESET_VAL                  _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_RESET_MASK                         _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_READ_MASK                  _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_WRITE_MASK                         _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_HUB_MASK_SHIFT                     _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_HUB_MASK_FIELD                     _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_BPMPDMA_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_HUB_MASK_RANGE                     21:0
#define TSA_CONFIG_STATIC0_BPMPDMA_0_HUB_MASK_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_BPMPDMA_0_HUB_MASK_DEFAULT                   _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_HUB_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_HUB_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_HUB_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_HUB_MASK_INIT_ENUM                 ONEKB
#define TSA_CONFIG_STATIC0_BPMPDMA_0_HUB_MASK_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_HUB_MASK_ONEKB                     _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_BPMPDMA_0_ERR_HANDLING_OVR_MODE_SHIFT                        _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_ERR_HANDLING_OVR_MODE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_BPMPDMA_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_ERR_HANDLING_OVR_MODE_RANGE                        31:30
#define TSA_CONFIG_STATIC0_BPMPDMA_0_ERR_HANDLING_OVR_MODE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_BPMPDMA_0_ERR_HANDLING_OVR_MODE_DEFAULT                      _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                    MODE2
#define TSA_CONFIG_STATIC0_BPMPDMA_0_ERR_HANDLING_OVR_MODE_MODE0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_ERR_HANDLING_OVR_MODE_MODE1                        _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_BPMPDMA_0_ERR_HANDLING_OVR_MODE_MODE2                        _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_BPMPDMA_0
#define TSA_CONFIG_STATIC1_BPMPDMA_0                    _MK_ADDR_CONST(0xd030)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_SECURE                     0x0
#define TSA_CONFIG_STATIC1_BPMPDMA_0_SCR                        0
#define TSA_CONFIG_STATIC1_BPMPDMA_0_WORD_COUNT                         0x1
#define TSA_CONFIG_STATIC1_BPMPDMA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_RCLK_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_RCLK_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_BPMPDMA_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_RCLK_OVERRIDE_RANGE                        0:0
#define TSA_CONFIG_STATIC1_BPMPDMA_0_RCLK_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC1_BPMPDMA_0_RCLK_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_RCLK_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_RCLK_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_RCLK_OVERRIDE_INIT_ENUM                    DISABLE
#define TSA_CONFIG_STATIC1_BPMPDMA_0_RCLK_OVERRIDE_DISABLE                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_RCLK_OVERRIDE_ENABLE                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_BPMPDMA_0_WCLK_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_WCLK_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_BPMPDMA_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_WCLK_OVERRIDE_RANGE                        1:1
#define TSA_CONFIG_STATIC1_BPMPDMA_0_WCLK_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC1_BPMPDMA_0_WCLK_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_WCLK_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_WCLK_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_WCLK_OVERRIDE_INIT_ENUM                    DISABLE
#define TSA_CONFIG_STATIC1_BPMPDMA_0_WCLK_OVERRIDE_DISABLE                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_WCLK_OVERRIDE_ENABLE                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVERRIDE_RANGE                        2:2
#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVERRIDE_INIT_ENUM                    DISABLE
#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVERRIDE_DISABLE                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVERRIDE_ENABLE                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVR_MODE_SHIFT                        _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVR_MODE_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVR_MODE_RANGE                        3:3
#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVR_MODE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVR_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVR_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVR_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVR_MODE_INIT_ENUM                    DISABLE
#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVR_MODE_DISABLE                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_BPMPDMA_0_CCLK_OVR_MODE_ENABLE                       _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSR_SCER_0
#define TSA_CONFIG_STATIC0_CSR_SCER_0                   _MK_ADDR_CONST(0xd034)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_SECURE                    0x0
#define TSA_CONFIG_STATIC0_CSR_SCER_0_SCR                       0
#define TSA_CONFIG_STATIC0_CSR_SCER_0_WORD_COUNT                        0x1
#define TSA_CONFIG_STATIC0_CSR_SCER_0_RESET_VAL                         _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_RESET_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_READ_MASK                         _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_WRITE_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_REORDER_DEPTH_LIMIT_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_REORDER_DEPTH_LIMIT_FIELD                 _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_SCER_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_REORDER_DEPTH_LIMIT_RANGE                 8:0
#define TSA_CONFIG_STATIC0_CSR_SCER_0_REORDER_DEPTH_LIMIT_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSR_SCER_0_REORDER_DEPTH_LIMIT_DEFAULT                       _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_REORDER_DEPTH_LIMIT_INIT_ENUM                     NONE
#define TSA_CONFIG_STATIC0_CSR_SCER_0_REORDER_DEPTH_LIMIT_NONE                  _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_SCER_0_SO_DEV_HUBID_SHIFT                        _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_SO_DEV_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SCER_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_SO_DEV_HUBID_RANGE                        9:9
#define TSA_CONFIG_STATIC0_CSR_SCER_0_SO_DEV_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_SCER_0_SO_DEV_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_SO_DEV_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_SO_DEV_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_SO_DEV_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_SO_DEV_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSR_SCER_0_SO_DEV_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_SO_DEV_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_SHIFT                        _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_RANGE                        10:10
#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_SCER_0_MEMTYPE_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_MEMTYPE_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_SCER_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_MEMTYPE_OVERRIDE_RANGE                    12:11
#define TSA_CONFIG_STATIC0_CSR_SCER_0_MEMTYPE_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_SCER_0_MEMTYPE_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_MEMTYPE_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_MEMTYPE_OVERRIDE_INIT_ENUM                        PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_SCER_0_MEMTYPE_OVERRIDE_PASSTHRU                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_MEMTYPE_OVERRIDE_NORMAL                   _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_MEMTYPE_OVERRIDE_SO_DEV                   _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_OVERRIDE_RANGE                       13:13
#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_OVERRIDE_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                   DISABLE
#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SCER_0_NORMAL_HUBID_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_SCEW_0
#define TSA_CONFIG_STATIC0_CSW_SCEW_0                   _MK_ADDR_CONST(0xd038)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_SECURE                    0x0
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_SCR                       0
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_WORD_COUNT                        0x1
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_RESET_VAL                         _MK_MASK_CONST(0x1100)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_RESET_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_READ_MASK                         _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_WRITE_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_REORDER_DEPTH_LIMIT_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_REORDER_DEPTH_LIMIT_FIELD                 _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_SCEW_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_REORDER_DEPTH_LIMIT_RANGE                 8:0
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_REORDER_DEPTH_LIMIT_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_REORDER_DEPTH_LIMIT_DEFAULT                       _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_REORDER_DEPTH_LIMIT_INIT_ENUM                     NONE
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_REORDER_DEPTH_LIMIT_NONE                  _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_SCEW_0_SO_DEV_HUBID_SHIFT                        _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_SO_DEV_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SCEW_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_SO_DEV_HUBID_RANGE                        9:9
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_SO_DEV_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_SO_DEV_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_SO_DEV_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_SO_DEV_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_SO_DEV_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_SO_DEV_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_SO_DEV_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_SO_DEV_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_SHIFT                        _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_RANGE                        10:10
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_SCEW_0_MEMTYPE_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_MEMTYPE_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_SCEW_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_MEMTYPE_OVERRIDE_RANGE                    12:11
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_MEMTYPE_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_MEMTYPE_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_MEMTYPE_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_MEMTYPE_OVERRIDE_INIT_ENUM                        SO_DEV
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_MEMTYPE_OVERRIDE_PASSTHRU                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_MEMTYPE_OVERRIDE_NORMAL                   _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_MEMTYPE_OVERRIDE_SO_DEV                   _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_OVERRIDE_RANGE                       13:13
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_OVERRIDE_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                   DISABLE
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SCEW_0_NORMAL_HUBID_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_SCE_0
#define TSA_CONFIG_STATIC0_SCE_0                        _MK_ADDR_CONST(0xd03c)
#define TSA_CONFIG_STATIC0_SCE_0_SECURE                         0x0
#define TSA_CONFIG_STATIC0_SCE_0_SCR                    0
#define TSA_CONFIG_STATIC0_SCE_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC0_SCE_0_RESET_VAL                      _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_SCE_0_RESET_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SCE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SCE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SCE_0_READ_MASK                      _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SCE_0_WRITE_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SCE_0_HUB_MASK_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_SCE_0_HUB_MASK_FIELD                 _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_SCE_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_SCE_0_HUB_MASK_RANGE                 21:0
#define TSA_CONFIG_STATIC0_SCE_0_HUB_MASK_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_SCE_0_HUB_MASK_DEFAULT                       _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_SCE_0_HUB_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_SCE_0_HUB_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SCE_0_HUB_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SCE_0_HUB_MASK_INIT_ENUM                     ONEKB
#define TSA_CONFIG_STATIC0_SCE_0_HUB_MASK_HUB0                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_SCE_0_HUB_MASK_ONEKB                 _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_SCE_0_ERR_HANDLING_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_SCE_0_ERR_HANDLING_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_SCE_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_SCE_0_ERR_HANDLING_OVR_MODE_RANGE                    31:30
#define TSA_CONFIG_STATIC0_SCE_0_ERR_HANDLING_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_SCE_0_ERR_HANDLING_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_SCE_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_SCE_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SCE_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SCE_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                        MODE2
#define TSA_CONFIG_STATIC0_SCE_0_ERR_HANDLING_OVR_MODE_MODE0                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_SCE_0_ERR_HANDLING_OVR_MODE_MODE1                    _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_SCE_0_ERR_HANDLING_OVR_MODE_MODE2                    _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_SCE_0
#define TSA_CONFIG_STATIC1_SCE_0                        _MK_ADDR_CONST(0xd040)
#define TSA_CONFIG_STATIC1_SCE_0_SECURE                         0x0
#define TSA_CONFIG_STATIC1_SCE_0_SCR                    0
#define TSA_CONFIG_STATIC1_SCE_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC1_SCE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCE_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SCE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCE_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SCE_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SCE_0_RCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_SCE_0_RCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SCE_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SCE_0_RCLK_OVERRIDE_RANGE                    0:0
#define TSA_CONFIG_STATIC1_SCE_0_RCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_SCE_0_RCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCE_0_RCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SCE_0_RCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCE_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCE_0_RCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_SCE_0_RCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SCE_0_RCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SCE_0_WCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_SCE_0_WCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SCE_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SCE_0_WCLK_OVERRIDE_RANGE                    1:1
#define TSA_CONFIG_STATIC1_SCE_0_WCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_SCE_0_WCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCE_0_WCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SCE_0_WCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCE_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCE_0_WCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_SCE_0_WCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SCE_0_WCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SCE_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVERRIDE_RANGE                    2:2
#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SCE_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVR_MODE_RANGE                    3:3
#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVR_MODE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVR_MODE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SCE_0_CCLK_OVR_MODE_ENABLE                   _MK_ENUM_CONST(1)


// Register TSA_CONFIG_INTERNAL_BPMPPC_ARB_0
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0                        _MK_ADDR_CONST(0xd044)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_SECURE                         0x0
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_SCR                    0
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_WORD_COUNT                     0x1
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_RESET_VAL                      _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_RESET_MASK                     _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_READ_MASK                      _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_WRITE_MASK                     _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_WR_WEIGHT_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_WR_WEIGHT_FIELD                        _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_WR_WEIGHT_RANGE                        4:0
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_WR_WEIGHT_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_WR_WEIGHT_DEFAULT                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_WR_WEIGHT_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_WR_WEIGHT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_RD_WEIGHT_SHIFT                        _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_RD_WEIGHT_FIELD                        _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_RD_WEIGHT_RANGE                        12:8
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_RD_WEIGHT_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_RD_WEIGHT_DEFAULT                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_RD_WEIGHT_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_RD_WEIGHT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_WEIGHT_OVR_MODE_SHIFT                  _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_WEIGHT_OVR_MODE_FIELD                  _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_WEIGHT_OVR_MODE_RANGE                  17:16
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_WEIGHT_OVR_MODE_WOFFSET                        0x0
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_WEIGHT_OVR_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_BPMPPC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0                      _MK_ADDR_CONST(0xd048)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_SECURE                       0x0
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_SCR                  0
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_WORD_COUNT                   0x1
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_RESET_VAL                    _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_RESET_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_READ_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_WRITE_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_WR_WEIGHT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_WR_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_WR_WEIGHT_RANGE                      4:0
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_WR_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_WR_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_WR_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_WR_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_RD_WEIGHT_SHIFT                      _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_RD_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_RD_WEIGHT_RANGE                      12:8
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_RD_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_RD_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_RD_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_RD_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_WEIGHT_OVR_MODE_SHIFT                        _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_WEIGHT_OVR_MODE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_WEIGHT_OVR_MODE_RANGE                        17:16
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_WEIGHT_OVR_MODE_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_WEIGHT_OVR_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0                     _MK_ADDR_CONST(0xd04c)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_SECURE                      0x0
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_SCR                         0
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_WORD_COUNT                  0x1
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_RESET_VAL                   _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_RESET_MASK                  _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_READ_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_WRITE_MASK                  _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_WR_WEIGHT_SHIFT                     _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_WR_WEIGHT_FIELD                     _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_WR_WEIGHT_RANGE                     4:0
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_WR_WEIGHT_WOFFSET                   0x0
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_WR_WEIGHT_DEFAULT                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_WR_WEIGHT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_WR_WEIGHT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_RD_WEIGHT_SHIFT                     _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_RD_WEIGHT_FIELD                     _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_RD_WEIGHT_RANGE                     12:8
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_RD_WEIGHT_WOFFSET                   0x0
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_RD_WEIGHT_DEFAULT                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_RD_WEIGHT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_RD_WEIGHT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_WEIGHT_OVR_MODE_SHIFT                       _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_WEIGHT_OVR_MODE_FIELD                       _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_WEIGHT_OVR_MODE_RANGE                       17:16
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_WEIGHT_OVR_MODE_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_WEIGHT_OVR_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_SCEPC_ARB_0
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0                 _MK_ADDR_CONST(0xd050)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_SECURE                  0x0
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_SCR                     0
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_WORD_COUNT                      0x1
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_RESET_VAL                       _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_RESET_MASK                      _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_READ_MASK                       _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_WRITE_MASK                      _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_WR_WEIGHT_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_WR_WEIGHT_FIELD                 _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_SCEPC_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_WR_WEIGHT_RANGE                 4:0
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_WR_WEIGHT_WOFFSET                       0x0
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_WR_WEIGHT_DEFAULT                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_WR_WEIGHT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_WR_WEIGHT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_RD_WEIGHT_SHIFT                 _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_RD_WEIGHT_FIELD                 _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_SCEPC_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_RD_WEIGHT_RANGE                 12:8
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_RD_WEIGHT_WOFFSET                       0x0
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_RD_WEIGHT_DEFAULT                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_RD_WEIGHT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_RD_WEIGHT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_WEIGHT_OVR_MODE_SHIFT                   _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_WEIGHT_OVR_MODE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_SCEPC_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_WEIGHT_OVR_MODE_RANGE                   17:16
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_WEIGHT_OVR_MODE_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_WEIGHT_OVR_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SCEPC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 53332 [0xd054]

// Reserved address 53336 [0xd058]

// Reserved address 53340 [0xd05c]

// Reserved address 53344 [0xd060]

// Reserved address 53348 [0xd064]

// Reserved address 53352 [0xd068]

// Reserved address 53356 [0xd06c]

// Reserved address 53360 [0xd070]

// Reserved address 53364 [0xd074]

// Reserved address 53368 [0xd078]

// Reserved address 53372 [0xd07c]

// Reserved address 53376 [0xd080]

// Reserved address 53380 [0xd084]

// Reserved address 53384 [0xd088]

// Reserved address 53388 [0xd08c]

// Reserved address 53392 [0xd090]

// Reserved address 53396 [0xd094]

// Reserved address 53400 [0xd098]

// Reserved address 53404 [0xd09c]

// Reserved address 53408 [0xd0a0]

// Reserved address 53412 [0xd0a4]

// Reserved address 53416 [0xd0a8]

// Reserved address 53420 [0xd0ac]

// Reserved address 53424 [0xd0b0]

// Reserved address 53428 [0xd0b4]

// Reserved address 53432 [0xd0b8]

// Reserved address 53436 [0xd0bc]

// Reserved address 53440 [0xd0c0]

// Reserved address 53444 [0xd0c4]

// Reserved address 53448 [0xd0c8]

// Reserved address 53452 [0xd0cc]

// Reserved address 53456 [0xd0d0]

// Reserved address 53460 [0xd0d4]

// Reserved address 53464 [0xd0d8]

// Reserved address 53468 [0xd0dc]

// Reserved address 53472 [0xd0e0]

// Reserved address 53476 [0xd0e4]

// Reserved address 53480 [0xd0e8]

// Reserved address 53484 [0xd0ec]

// Reserved address 53488 [0xd0f0]

// Reserved address 53492 [0xd0f4]

// Reserved address 53496 [0xd0f8]

// Reserved address 53500 [0xd0fc]

// Reserved address 53504 [0xd100]

// Reserved address 53508 [0xd104]

// Reserved address 53512 [0xd108]

// Reserved address 53516 [0xd10c]

// Reserved address 53520 [0xd110]

// Reserved address 53524 [0xd114]

// Reserved address 53528 [0xd118]

// Reserved address 53532 [0xd11c]

// Reserved address 53536 [0xd120]

// Reserved address 53540 [0xd124]

// Reserved address 53544 [0xd128]

// Reserved address 53548 [0xd12c]

// Reserved address 53552 [0xd130]

// Reserved address 53556 [0xd134]

// Reserved address 53560 [0xd138]

// Reserved address 53564 [0xd13c]

// Reserved address 53568 [0xd140]

// Reserved address 53572 [0xd144]

// Reserved address 53576 [0xd148]

// Reserved address 53580 [0xd14c]

// Reserved address 53584 [0xd150]

// Reserved address 53588 [0xd154]

// Reserved address 53592 [0xd158]

// Reserved address 53596 [0xd15c]

// Reserved address 53600 [0xd160]

// Reserved address 53604 [0xd164]

// Reserved address 53608 [0xd168]

// Reserved address 53612 [0xd16c]

// Reserved address 53616 [0xd170]

// Reserved address 53620 [0xd174]

// Reserved address 53624 [0xd178]

// Reserved address 53628 [0xd17c]

// Reserved address 53632 [0xd180]

// Reserved address 53636 [0xd184]

// Reserved address 53640 [0xd188]

// Reserved address 53644 [0xd18c]

// Reserved address 53648 [0xd190]

// Reserved address 53652 [0xd194]

// Reserved address 53656 [0xd198]

// Reserved address 53660 [0xd19c]

// Reserved address 53664 [0xd1a0]

// Reserved address 53668 [0xd1a4]

// Reserved address 53672 [0xd1a8]

// Reserved address 53676 [0xd1ac]

// Reserved address 53680 [0xd1b0]

// Reserved address 53684 [0xd1b4]

// Reserved address 53688 [0xd1b8]

// Reserved address 53692 [0xd1bc]

// Reserved address 53696 [0xd1c0]

// Reserved address 53700 [0xd1c4]

// Reserved address 53704 [0xd1c8]

// Reserved address 53708 [0xd1cc]

// Reserved address 53712 [0xd1d0]

// Reserved address 53716 [0xd1d4]

// Reserved address 53720 [0xd1d8]

// Reserved address 53724 [0xd1dc]

// Reserved address 53728 [0xd1e0]

// Reserved address 53732 [0xd1e4]

// Reserved address 53736 [0xd1e8]

// Reserved address 53740 [0xd1ec]

// Reserved address 53744 [0xd1f0]

// Reserved address 53748 [0xd1f4]

// Reserved address 53752 [0xd1f8]

// Reserved address 53756 [0xd1fc]

// Reserved address 53760 [0xd200]

// Reserved address 53764 [0xd204]

// Reserved address 53768 [0xd208]

// Reserved address 53772 [0xd20c]

// Reserved address 53776 [0xd210]

// Reserved address 53780 [0xd214]

// Reserved address 53784 [0xd218]

// Reserved address 53788 [0xd21c]

// Reserved address 53792 [0xd220]

// Reserved address 53796 [0xd224]

// Reserved address 53800 [0xd228]

// Reserved address 53804 [0xd22c]

// Reserved address 53808 [0xd230]

// Reserved address 53812 [0xd234]

// Reserved address 53816 [0xd238]

// Reserved address 53820 [0xd23c]

// Reserved address 53824 [0xd240]

// Reserved address 53828 [0xd244]

// Reserved address 53832 [0xd248]

// Reserved address 53836 [0xd24c]

// Reserved address 53840 [0xd250]

// Reserved address 53844 [0xd254]

// Reserved address 53848 [0xd258]

// Reserved address 53852 [0xd25c]

// Reserved address 53856 [0xd260]

// Reserved address 53860 [0xd264]

// Reserved address 53864 [0xd268]

// Reserved address 53868 [0xd26c]

// Reserved address 53872 [0xd270]

// Reserved address 53876 [0xd274]

// Reserved address 53880 [0xd278]

// Reserved address 53884 [0xd27c]

// Reserved address 53888 [0xd280]

// Reserved address 53892 [0xd284]

// Reserved address 53896 [0xd288]

// Reserved address 53900 [0xd28c]

// Reserved address 53904 [0xd290]

// Reserved address 53908 [0xd294]

// Reserved address 53912 [0xd298]

// Reserved address 53916 [0xd29c]

// Reserved address 53920 [0xd2a0]

// Reserved address 53924 [0xd2a4]

// Reserved address 53928 [0xd2a8]

// Reserved address 53932 [0xd2ac]

// Reserved address 53936 [0xd2b0]

// Reserved address 53940 [0xd2b4]

// Reserved address 53944 [0xd2b8]

// Reserved address 53948 [0xd2bc]

// Reserved address 53952 [0xd2c0]

// Reserved address 53956 [0xd2c4]

// Reserved address 53960 [0xd2c8]

// Reserved address 53964 [0xd2cc]

// Reserved address 53968 [0xd2d0]

// Reserved address 53972 [0xd2d4]

// Reserved address 53976 [0xd2d8]

// Reserved address 53980 [0xd2dc]

// Reserved address 53984 [0xd2e0]

// Reserved address 53988 [0xd2e4]

// Reserved address 53992 [0xd2e8]

// Reserved address 53996 [0xd2ec]

// Reserved address 54000 [0xd2f0]

// Reserved address 54004 [0xd2f4]

// Reserved address 54008 [0xd2f8]

// Reserved address 54012 [0xd2fc]

// Reserved address 54016 [0xd300]

// Reserved address 54020 [0xd304]

// Reserved address 54024 [0xd308]

// Reserved address 54028 [0xd30c]

// Reserved address 54032 [0xd310]

// Reserved address 54036 [0xd314]

// Reserved address 54040 [0xd318]

// Reserved address 54044 [0xd31c]

// Reserved address 54048 [0xd320]

// Reserved address 54052 [0xd324]

// Reserved address 54056 [0xd328]

// Reserved address 54060 [0xd32c]

// Reserved address 54064 [0xd330]

// Reserved address 54068 [0xd334]

// Reserved address 54072 [0xd338]

// Reserved address 54076 [0xd33c]

// Reserved address 54080 [0xd340]

// Reserved address 54084 [0xd344]

// Reserved address 54088 [0xd348]

// Reserved address 54092 [0xd34c]

// Reserved address 54096 [0xd350]

// Reserved address 54100 [0xd354]

// Reserved address 54104 [0xd358]

// Reserved address 54108 [0xd35c]

// Reserved address 54112 [0xd360]

// Reserved address 54116 [0xd364]

// Reserved address 54120 [0xd368]

// Reserved address 54124 [0xd36c]

// Reserved address 54128 [0xd370]

// Reserved address 54132 [0xd374]

// Reserved address 54136 [0xd378]

// Reserved address 54140 [0xd37c]

// Reserved address 54144 [0xd380]

// Reserved address 54148 [0xd384]

// Reserved address 54152 [0xd388]

// Reserved address 54156 [0xd38c]

// Reserved address 54160 [0xd390]

// Reserved address 54164 [0xd394]

// Reserved address 54168 [0xd398]

// Reserved address 54172 [0xd39c]

// Reserved address 54176 [0xd3a0]

// Reserved address 54180 [0xd3a4]

// Reserved address 54184 [0xd3a8]

// Reserved address 54188 [0xd3ac]

// Reserved address 54192 [0xd3b0]

// Reserved address 54196 [0xd3b4]

// Reserved address 54200 [0xd3b8]

// Reserved address 54204 [0xd3bc]

// Reserved address 54208 [0xd3c0]

// Reserved address 54212 [0xd3c4]

// Reserved address 54216 [0xd3c8]

// Reserved address 54220 [0xd3cc]

// Reserved address 54224 [0xd3d0]

// Reserved address 54228 [0xd3d4]

// Reserved address 54232 [0xd3d8]

// Reserved address 54236 [0xd3dc]

// Reserved address 54240 [0xd3e0]

// Reserved address 54244 [0xd3e4]

// Reserved address 54248 [0xd3e8]

// Reserved address 54252 [0xd3ec]

// Reserved address 54256 [0xd3f0]

// Reserved address 54260 [0xd3f4]

// Reserved address 54264 [0xd3f8]

// Reserved address 54268 [0xd3fc]

// Reserved address 54272 [0xd400]

// Reserved address 54276 [0xd404]

// Reserved address 54280 [0xd408]

// Reserved address 54284 [0xd40c]

// Reserved address 54288 [0xd410]

// Reserved address 54292 [0xd414]

// Reserved address 54296 [0xd418]

// Reserved address 54300 [0xd41c]

// Reserved address 54304 [0xd420]

// Reserved address 54308 [0xd424]

// Reserved address 54312 [0xd428]

// Reserved address 54316 [0xd42c]

// Reserved address 54320 [0xd430]

// Reserved address 54324 [0xd434]

// Reserved address 54328 [0xd438]

// Reserved address 54332 [0xd43c]

// Reserved address 54336 [0xd440]

// Reserved address 54340 [0xd444]

// Reserved address 54344 [0xd448]

// Reserved address 54348 [0xd44c]

// Reserved address 54352 [0xd450]

// Reserved address 54356 [0xd454]

// Reserved address 54360 [0xd458]

// Reserved address 54364 [0xd45c]

// Reserved address 54368 [0xd460]

// Reserved address 54372 [0xd464]

// Reserved address 54376 [0xd468]

// Reserved address 54380 [0xd46c]

// Reserved address 54384 [0xd470]

// Reserved address 54388 [0xd474]

// Reserved address 54392 [0xd478]

// Reserved address 54396 [0xd47c]

// Reserved address 54400 [0xd480]

// Reserved address 54404 [0xd484]

// Reserved address 54408 [0xd488]

// Reserved address 54412 [0xd48c]

// Reserved address 54416 [0xd490]

// Reserved address 54420 [0xd494]

// Reserved address 54424 [0xd498]

// Reserved address 54428 [0xd49c]

// Reserved address 54432 [0xd4a0]

// Reserved address 54436 [0xd4a4]

// Reserved address 54440 [0xd4a8]

// Reserved address 54444 [0xd4ac]

// Reserved address 54448 [0xd4b0]

// Reserved address 54452 [0xd4b4]

// Reserved address 54456 [0xd4b8]

// Reserved address 54460 [0xd4bc]

// Reserved address 54464 [0xd4c0]

// Reserved address 54468 [0xd4c4]

// Reserved address 54472 [0xd4c8]

// Reserved address 54476 [0xd4cc]

// Reserved address 54480 [0xd4d0]

// Reserved address 54484 [0xd4d4]

// Reserved address 54488 [0xd4d8]

// Reserved address 54492 [0xd4dc]

// Reserved address 54496 [0xd4e0]

// Reserved address 54500 [0xd4e4]

// Reserved address 54504 [0xd4e8]

// Reserved address 54508 [0xd4ec]

// Reserved address 54512 [0xd4f0]

// Reserved address 54516 [0xd4f4]

// Reserved address 54520 [0xd4f8]

// Reserved address 54524 [0xd4fc]

// Reserved address 54528 [0xd500]

// Reserved address 54532 [0xd504]

// Reserved address 54536 [0xd508]

// Reserved address 54540 [0xd50c]

// Reserved address 54544 [0xd510]

// Reserved address 54548 [0xd514]

// Reserved address 54552 [0xd518]

// Reserved address 54556 [0xd51c]

// Reserved address 54560 [0xd520]

// Reserved address 54564 [0xd524]

// Reserved address 54568 [0xd528]

// Reserved address 54572 [0xd52c]

// Reserved address 54576 [0xd530]

// Reserved address 54580 [0xd534]

// Reserved address 54584 [0xd538]

// Reserved address 54588 [0xd53c]

// Reserved address 54592 [0xd540]

// Reserved address 54596 [0xd544]

// Reserved address 54600 [0xd548]

// Reserved address 54604 [0xd54c]

// Reserved address 54608 [0xd550]

// Reserved address 54612 [0xd554]

// Reserved address 54616 [0xd558]

// Reserved address 54620 [0xd55c]

// Reserved address 54624 [0xd560]

// Reserved address 54628 [0xd564]

// Reserved address 54632 [0xd568]

// Reserved address 54636 [0xd56c]

// Reserved address 54640 [0xd570]

// Reserved address 54644 [0xd574]

// Reserved address 54648 [0xd578]

// Reserved address 54652 [0xd57c]

// Reserved address 54656 [0xd580]

// Reserved address 54660 [0xd584]

// Reserved address 54664 [0xd588]

// Reserved address 54668 [0xd58c]

// Reserved address 54672 [0xd590]

// Reserved address 54676 [0xd594]

// Reserved address 54680 [0xd598]

// Reserved address 54684 [0xd59c]

// Reserved address 54688 [0xd5a0]

// Reserved address 54692 [0xd5a4]

// Reserved address 54696 [0xd5a8]

// Reserved address 54700 [0xd5ac]

// Reserved address 54704 [0xd5b0]

// Reserved address 54708 [0xd5b4]

// Reserved address 54712 [0xd5b8]

// Reserved address 54716 [0xd5bc]

// Reserved address 54720 [0xd5c0]

// Reserved address 54724 [0xd5c4]

// Reserved address 54728 [0xd5c8]

// Reserved address 54732 [0xd5cc]

// Reserved address 54736 [0xd5d0]

// Reserved address 54740 [0xd5d4]

// Reserved address 54744 [0xd5d8]

// Reserved address 54748 [0xd5dc]

// Reserved address 54752 [0xd5e0]

// Reserved address 54756 [0xd5e4]

// Reserved address 54760 [0xd5e8]

// Reserved address 54764 [0xd5ec]

// Reserved address 54768 [0xd5f0]

// Reserved address 54772 [0xd5f4]

// Reserved address 54776 [0xd5f8]

// Reserved address 54780 [0xd5fc]

// Reserved address 54784 [0xd600]

// Reserved address 54788 [0xd604]

// Reserved address 54792 [0xd608]

// Reserved address 54796 [0xd60c]

// Reserved address 54800 [0xd610]

// Reserved address 54804 [0xd614]

// Reserved address 54808 [0xd618]

// Reserved address 54812 [0xd61c]

// Reserved address 54816 [0xd620]

// Reserved address 54820 [0xd624]

// Reserved address 54824 [0xd628]

// Reserved address 54828 [0xd62c]

// Reserved address 54832 [0xd630]

// Reserved address 54836 [0xd634]

// Reserved address 54840 [0xd638]

// Reserved address 54844 [0xd63c]

// Reserved address 54848 [0xd640]

// Reserved address 54852 [0xd644]

// Reserved address 54856 [0xd648]

// Reserved address 54860 [0xd64c]

// Reserved address 54864 [0xd650]

// Reserved address 54868 [0xd654]

// Reserved address 54872 [0xd658]

// Reserved address 54876 [0xd65c]

// Reserved address 54880 [0xd660]

// Reserved address 54884 [0xd664]

// Reserved address 54888 [0xd668]

// Reserved address 54892 [0xd66c]

// Reserved address 54896 [0xd670]

// Reserved address 54900 [0xd674]

// Reserved address 54904 [0xd678]

// Reserved address 54908 [0xd67c]

// Reserved address 54912 [0xd680]

// Reserved address 54916 [0xd684]

// Reserved address 54920 [0xd688]

// Reserved address 54924 [0xd68c]

// Reserved address 54928 [0xd690]

// Reserved address 54932 [0xd694]

// Reserved address 54936 [0xd698]

// Reserved address 54940 [0xd69c]

// Reserved address 54944 [0xd6a0]

// Reserved address 54948 [0xd6a4]

// Reserved address 54952 [0xd6a8]

// Reserved address 54956 [0xd6ac]

// Reserved address 54960 [0xd6b0]

// Reserved address 54964 [0xd6b4]

// Reserved address 54968 [0xd6b8]

// Reserved address 54972 [0xd6bc]

// Reserved address 54976 [0xd6c0]

// Reserved address 54980 [0xd6c4]

// Reserved address 54984 [0xd6c8]

// Reserved address 54988 [0xd6cc]

// Reserved address 54992 [0xd6d0]

// Reserved address 54996 [0xd6d4]

// Reserved address 55000 [0xd6d8]

// Reserved address 55004 [0xd6dc]

// Reserved address 55008 [0xd6e0]

// Reserved address 55012 [0xd6e4]

// Reserved address 55016 [0xd6e8]

// Reserved address 55020 [0xd6ec]

// Reserved address 55024 [0xd6f0]

// Reserved address 55028 [0xd6f4]

// Reserved address 55032 [0xd6f8]

// Reserved address 55036 [0xd6fc]

// Reserved address 55040 [0xd700]

// Reserved address 55044 [0xd704]

// Reserved address 55048 [0xd708]

// Reserved address 55052 [0xd70c]

// Reserved address 55056 [0xd710]

// Reserved address 55060 [0xd714]

// Reserved address 55064 [0xd718]

// Reserved address 55068 [0xd71c]

// Reserved address 55072 [0xd720]

// Reserved address 55076 [0xd724]

// Reserved address 55080 [0xd728]

// Reserved address 55084 [0xd72c]

// Reserved address 55088 [0xd730]

// Reserved address 55092 [0xd734]

// Reserved address 55096 [0xd738]

// Reserved address 55100 [0xd73c]

// Reserved address 55104 [0xd740]

// Reserved address 55108 [0xd744]

// Reserved address 55112 [0xd748]

// Reserved address 55116 [0xd74c]

// Reserved address 55120 [0xd750]

// Reserved address 55124 [0xd754]

// Reserved address 55128 [0xd758]

// Reserved address 55132 [0xd75c]

// Reserved address 55136 [0xd760]

// Reserved address 55140 [0xd764]

// Reserved address 55144 [0xd768]

// Reserved address 55148 [0xd76c]

// Reserved address 55152 [0xd770]

// Reserved address 55156 [0xd774]

// Reserved address 55160 [0xd778]

// Reserved address 55164 [0xd77c]

// Reserved address 55168 [0xd780]

// Reserved address 55172 [0xd784]

// Reserved address 55176 [0xd788]

// Reserved address 55180 [0xd78c]

// Reserved address 55184 [0xd790]

// Reserved address 55188 [0xd794]

// Reserved address 55192 [0xd798]

// Reserved address 55196 [0xd79c]

// Reserved address 55200 [0xd7a0]

// Reserved address 55204 [0xd7a4]

// Reserved address 55208 [0xd7a8]

// Reserved address 55212 [0xd7ac]

// Reserved address 55216 [0xd7b0]

// Reserved address 55220 [0xd7b4]

// Reserved address 55224 [0xd7b8]

// Reserved address 55228 [0xd7bc]

// Reserved address 55232 [0xd7c0]

// Reserved address 55236 [0xd7c4]

// Reserved address 55240 [0xd7c8]

// Reserved address 55244 [0xd7cc]

// Reserved address 55248 [0xd7d0]

// Reserved address 55252 [0xd7d4]

// Reserved address 55256 [0xd7d8]

// Reserved address 55260 [0xd7dc]

// Reserved address 55264 [0xd7e0]

// Reserved address 55268 [0xd7e4]

// Reserved address 55272 [0xd7e8]

// Reserved address 55276 [0xd7ec]

// Reserved address 55280 [0xd7f0]

// Reserved address 55284 [0xd7f4]

// Reserved address 55288 [0xd7f8]

// Reserved address 55292 [0xd7fc]

// Reserved address 55296 [0xd800]

// Reserved address 55300 [0xd804]

// Reserved address 55304 [0xd808]

// Reserved address 55308 [0xd80c]

// Reserved address 55312 [0xd810]

// Reserved address 55316 [0xd814]

// Reserved address 55320 [0xd818]

// Reserved address 55324 [0xd81c]

// Reserved address 55328 [0xd820]

// Reserved address 55332 [0xd824]

// Reserved address 55336 [0xd828]

// Reserved address 55340 [0xd82c]

// Reserved address 55344 [0xd830]

// Reserved address 55348 [0xd834]

// Reserved address 55352 [0xd838]

// Reserved address 55356 [0xd83c]

// Reserved address 55360 [0xd840]

// Reserved address 55364 [0xd844]

// Reserved address 55368 [0xd848]

// Reserved address 55372 [0xd84c]

// Reserved address 55376 [0xd850]

// Reserved address 55380 [0xd854]

// Reserved address 55384 [0xd858]

// Reserved address 55388 [0xd85c]

// Reserved address 55392 [0xd860]

// Reserved address 55396 [0xd864]

// Reserved address 55400 [0xd868]

// Reserved address 55404 [0xd86c]

// Reserved address 55408 [0xd870]

// Reserved address 55412 [0xd874]

// Reserved address 55416 [0xd878]

// Reserved address 55420 [0xd87c]

// Reserved address 55424 [0xd880]

// Reserved address 55428 [0xd884]

// Reserved address 55432 [0xd888]

// Reserved address 55436 [0xd88c]

// Reserved address 55440 [0xd890]

// Reserved address 55444 [0xd894]

// Reserved address 55448 [0xd898]

// Reserved address 55452 [0xd89c]

// Reserved address 55456 [0xd8a0]

// Reserved address 55460 [0xd8a4]

// Reserved address 55464 [0xd8a8]

// Reserved address 55468 [0xd8ac]

// Reserved address 55472 [0xd8b0]

// Reserved address 55476 [0xd8b4]

// Reserved address 55480 [0xd8b8]

// Reserved address 55484 [0xd8bc]

// Reserved address 55488 [0xd8c0]

// Reserved address 55492 [0xd8c4]

// Reserved address 55496 [0xd8c8]

// Reserved address 55500 [0xd8cc]

// Reserved address 55504 [0xd8d0]

// Reserved address 55508 [0xd8d4]

// Reserved address 55512 [0xd8d8]

// Reserved address 55516 [0xd8dc]

// Reserved address 55520 [0xd8e0]

// Reserved address 55524 [0xd8e4]

// Reserved address 55528 [0xd8e8]

// Reserved address 55532 [0xd8ec]

// Reserved address 55536 [0xd8f0]

// Reserved address 55540 [0xd8f4]

// Reserved address 55544 [0xd8f8]

// Reserved address 55548 [0xd8fc]

// Reserved address 55552 [0xd900]

// Reserved address 55556 [0xd904]

// Reserved address 55560 [0xd908]

// Reserved address 55564 [0xd90c]

// Reserved address 55568 [0xd910]

// Reserved address 55572 [0xd914]

// Reserved address 55576 [0xd918]

// Reserved address 55580 [0xd91c]

// Reserved address 55584 [0xd920]

// Reserved address 55588 [0xd924]

// Reserved address 55592 [0xd928]

// Reserved address 55596 [0xd92c]

// Reserved address 55600 [0xd930]

// Reserved address 55604 [0xd934]

// Reserved address 55608 [0xd938]

// Reserved address 55612 [0xd93c]

// Reserved address 55616 [0xd940]

// Reserved address 55620 [0xd944]

// Reserved address 55624 [0xd948]

// Reserved address 55628 [0xd94c]

// Reserved address 55632 [0xd950]

// Reserved address 55636 [0xd954]

// Reserved address 55640 [0xd958]

// Reserved address 55644 [0xd95c]

// Reserved address 55648 [0xd960]

// Reserved address 55652 [0xd964]

// Reserved address 55656 [0xd968]

// Reserved address 55660 [0xd96c]

// Reserved address 55664 [0xd970]

// Reserved address 55668 [0xd974]

// Reserved address 55672 [0xd978]

// Reserved address 55676 [0xd97c]

// Reserved address 55680 [0xd980]

// Reserved address 55684 [0xd984]

// Reserved address 55688 [0xd988]

// Reserved address 55692 [0xd98c]

// Reserved address 55696 [0xd990]

// Reserved address 55700 [0xd994]

// Reserved address 55704 [0xd998]

// Reserved address 55708 [0xd99c]

// Reserved address 55712 [0xd9a0]

// Reserved address 55716 [0xd9a4]

// Reserved address 55720 [0xd9a8]

// Reserved address 55724 [0xd9ac]

// Reserved address 55728 [0xd9b0]

// Reserved address 55732 [0xd9b4]

// Reserved address 55736 [0xd9b8]

// Reserved address 55740 [0xd9bc]

// Reserved address 55744 [0xd9c0]

// Reserved address 55748 [0xd9c4]

// Reserved address 55752 [0xd9c8]

// Reserved address 55756 [0xd9cc]

// Reserved address 55760 [0xd9d0]

// Reserved address 55764 [0xd9d4]

// Reserved address 55768 [0xd9d8]

// Reserved address 55772 [0xd9dc]

// Reserved address 55776 [0xd9e0]

// Reserved address 55780 [0xd9e4]

// Reserved address 55784 [0xd9e8]

// Reserved address 55788 [0xd9ec]

// Reserved address 55792 [0xd9f0]

// Reserved address 55796 [0xd9f4]

// Reserved address 55800 [0xd9f8]

// Reserved address 55804 [0xd9fc]

// Reserved address 55808 [0xda00]

// Reserved address 55812 [0xda04]

// Reserved address 55816 [0xda08]

// Reserved address 55820 [0xda0c]

// Reserved address 55824 [0xda10]

// Reserved address 55828 [0xda14]

// Reserved address 55832 [0xda18]

// Reserved address 55836 [0xda1c]

// Reserved address 55840 [0xda20]

// Reserved address 55844 [0xda24]

// Reserved address 55848 [0xda28]

// Reserved address 55852 [0xda2c]

// Reserved address 55856 [0xda30]

// Reserved address 55860 [0xda34]

// Reserved address 55864 [0xda38]

// Reserved address 55868 [0xda3c]

// Reserved address 55872 [0xda40]

// Reserved address 55876 [0xda44]

// Reserved address 55880 [0xda48]

// Reserved address 55884 [0xda4c]

// Reserved address 55888 [0xda50]

// Reserved address 55892 [0xda54]

// Reserved address 55896 [0xda58]

// Reserved address 55900 [0xda5c]

// Reserved address 55904 [0xda60]

// Reserved address 55908 [0xda64]

// Reserved address 55912 [0xda68]

// Reserved address 55916 [0xda6c]

// Reserved address 55920 [0xda70]

// Reserved address 55924 [0xda74]

// Reserved address 55928 [0xda78]

// Reserved address 55932 [0xda7c]

// Reserved address 55936 [0xda80]

// Reserved address 55940 [0xda84]

// Reserved address 55944 [0xda88]

// Reserved address 55948 [0xda8c]

// Reserved address 55952 [0xda90]

// Reserved address 55956 [0xda94]

// Reserved address 55960 [0xda98]

// Reserved address 55964 [0xda9c]

// Reserved address 55968 [0xdaa0]

// Reserved address 55972 [0xdaa4]

// Reserved address 55976 [0xdaa8]

// Reserved address 55980 [0xdaac]

// Reserved address 55984 [0xdab0]

// Reserved address 55988 [0xdab4]

// Reserved address 55992 [0xdab8]

// Reserved address 55996 [0xdabc]

// Reserved address 56000 [0xdac0]

// Reserved address 56004 [0xdac4]

// Reserved address 56008 [0xdac8]

// Reserved address 56012 [0xdacc]

// Reserved address 56016 [0xdad0]

// Reserved address 56020 [0xdad4]

// Reserved address 56024 [0xdad8]

// Reserved address 56028 [0xdadc]

// Reserved address 56032 [0xdae0]

// Reserved address 56036 [0xdae4]

// Reserved address 56040 [0xdae8]

// Reserved address 56044 [0xdaec]

// Reserved address 56048 [0xdaf0]

// Reserved address 56052 [0xdaf4]

// Reserved address 56056 [0xdaf8]

// Reserved address 56060 [0xdafc]

// Reserved address 56064 [0xdb00]

// Reserved address 56068 [0xdb04]

// Reserved address 56072 [0xdb08]

// Reserved address 56076 [0xdb0c]

// Reserved address 56080 [0xdb10]

// Reserved address 56084 [0xdb14]

// Reserved address 56088 [0xdb18]

// Reserved address 56092 [0xdb1c]

// Reserved address 56096 [0xdb20]

// Reserved address 56100 [0xdb24]

// Reserved address 56104 [0xdb28]

// Reserved address 56108 [0xdb2c]

// Reserved address 56112 [0xdb30]

// Reserved address 56116 [0xdb34]

// Reserved address 56120 [0xdb38]

// Reserved address 56124 [0xdb3c]

// Reserved address 56128 [0xdb40]

// Reserved address 56132 [0xdb44]

// Reserved address 56136 [0xdb48]

// Reserved address 56140 [0xdb4c]

// Reserved address 56144 [0xdb50]

// Reserved address 56148 [0xdb54]

// Reserved address 56152 [0xdb58]

// Reserved address 56156 [0xdb5c]

// Reserved address 56160 [0xdb60]

// Reserved address 56164 [0xdb64]

// Reserved address 56168 [0xdb68]

// Reserved address 56172 [0xdb6c]

// Reserved address 56176 [0xdb70]

// Reserved address 56180 [0xdb74]

// Reserved address 56184 [0xdb78]

// Reserved address 56188 [0xdb7c]

// Reserved address 56192 [0xdb80]

// Reserved address 56196 [0xdb84]

// Reserved address 56200 [0xdb88]

// Reserved address 56204 [0xdb8c]

// Reserved address 56208 [0xdb90]

// Reserved address 56212 [0xdb94]

// Reserved address 56216 [0xdb98]

// Reserved address 56220 [0xdb9c]

// Reserved address 56224 [0xdba0]

// Reserved address 56228 [0xdba4]

// Reserved address 56232 [0xdba8]

// Reserved address 56236 [0xdbac]

// Reserved address 56240 [0xdbb0]

// Reserved address 56244 [0xdbb4]

// Reserved address 56248 [0xdbb8]

// Reserved address 56252 [0xdbbc]

// Reserved address 56256 [0xdbc0]

// Reserved address 56260 [0xdbc4]

// Reserved address 56264 [0xdbc8]

// Reserved address 56268 [0xdbcc]

// Reserved address 56272 [0xdbd0]

// Reserved address 56276 [0xdbd4]

// Reserved address 56280 [0xdbd8]

// Reserved address 56284 [0xdbdc]

// Reserved address 56288 [0xdbe0]

// Reserved address 56292 [0xdbe4]

// Reserved address 56296 [0xdbe8]

// Reserved address 56300 [0xdbec]

// Reserved address 56304 [0xdbf0]

// Reserved address 56308 [0xdbf4]

// Reserved address 56312 [0xdbf8]

// Reserved address 56316 [0xdbfc]

// Reserved address 56320 [0xdc00]

// Reserved address 56324 [0xdc04]

// Reserved address 56328 [0xdc08]

// Reserved address 56332 [0xdc0c]

// Reserved address 56336 [0xdc10]

// Reserved address 56340 [0xdc14]

// Reserved address 56344 [0xdc18]

// Reserved address 56348 [0xdc1c]

// Reserved address 56352 [0xdc20]

// Reserved address 56356 [0xdc24]

// Reserved address 56360 [0xdc28]

// Reserved address 56364 [0xdc2c]

// Reserved address 56368 [0xdc30]

// Reserved address 56372 [0xdc34]

// Reserved address 56376 [0xdc38]

// Reserved address 56380 [0xdc3c]

// Reserved address 56384 [0xdc40]

// Reserved address 56388 [0xdc44]

// Reserved address 56392 [0xdc48]

// Reserved address 56396 [0xdc4c]

// Reserved address 56400 [0xdc50]

// Reserved address 56404 [0xdc54]

// Reserved address 56408 [0xdc58]

// Reserved address 56412 [0xdc5c]

// Reserved address 56416 [0xdc60]

// Reserved address 56420 [0xdc64]

// Reserved address 56424 [0xdc68]

// Reserved address 56428 [0xdc6c]

// Reserved address 56432 [0xdc70]

// Reserved address 56436 [0xdc74]

// Reserved address 56440 [0xdc78]

// Reserved address 56444 [0xdc7c]

// Reserved address 56448 [0xdc80]

// Reserved address 56452 [0xdc84]

// Reserved address 56456 [0xdc88]

// Reserved address 56460 [0xdc8c]

// Reserved address 56464 [0xdc90]

// Reserved address 56468 [0xdc94]

// Reserved address 56472 [0xdc98]

// Reserved address 56476 [0xdc9c]

// Reserved address 56480 [0xdca0]

// Reserved address 56484 [0xdca4]

// Reserved address 56488 [0xdca8]

// Reserved address 56492 [0xdcac]

// Reserved address 56496 [0xdcb0]

// Reserved address 56500 [0xdcb4]

// Reserved address 56504 [0xdcb8]

// Reserved address 56508 [0xdcbc]

// Reserved address 56512 [0xdcc0]

// Reserved address 56516 [0xdcc4]

// Reserved address 56520 [0xdcc8]

// Reserved address 56524 [0xdccc]

// Reserved address 56528 [0xdcd0]

// Reserved address 56532 [0xdcd4]

// Reserved address 56536 [0xdcd8]

// Reserved address 56540 [0xdcdc]

// Reserved address 56544 [0xdce0]

// Reserved address 56548 [0xdce4]

// Reserved address 56552 [0xdce8]

// Reserved address 56556 [0xdcec]

// Reserved address 56560 [0xdcf0]

// Reserved address 56564 [0xdcf4]

// Reserved address 56568 [0xdcf8]

// Reserved address 56572 [0xdcfc]

// Reserved address 56576 [0xdd00]

// Reserved address 56580 [0xdd04]

// Reserved address 56584 [0xdd08]

// Reserved address 56588 [0xdd0c]

// Reserved address 56592 [0xdd10]

// Reserved address 56596 [0xdd14]

// Reserved address 56600 [0xdd18]

// Reserved address 56604 [0xdd1c]

// Reserved address 56608 [0xdd20]

// Reserved address 56612 [0xdd24]

// Reserved address 56616 [0xdd28]

// Reserved address 56620 [0xdd2c]

// Reserved address 56624 [0xdd30]

// Reserved address 56628 [0xdd34]

// Reserved address 56632 [0xdd38]

// Reserved address 56636 [0xdd3c]

// Reserved address 56640 [0xdd40]

// Reserved address 56644 [0xdd44]

// Reserved address 56648 [0xdd48]

// Reserved address 56652 [0xdd4c]

// Reserved address 56656 [0xdd50]

// Reserved address 56660 [0xdd54]

// Reserved address 56664 [0xdd58]

// Reserved address 56668 [0xdd5c]

// Reserved address 56672 [0xdd60]

// Reserved address 56676 [0xdd64]

// Reserved address 56680 [0xdd68]

// Reserved address 56684 [0xdd6c]

// Reserved address 56688 [0xdd70]

// Reserved address 56692 [0xdd74]

// Reserved address 56696 [0xdd78]

// Reserved address 56700 [0xdd7c]

// Reserved address 56704 [0xdd80]

// Reserved address 56708 [0xdd84]

// Reserved address 56712 [0xdd88]

// Reserved address 56716 [0xdd8c]

// Reserved address 56720 [0xdd90]

// Reserved address 56724 [0xdd94]

// Reserved address 56728 [0xdd98]

// Reserved address 56732 [0xdd9c]

// Reserved address 56736 [0xdda0]

// Reserved address 56740 [0xdda4]

// Reserved address 56744 [0xdda8]

// Reserved address 56748 [0xddac]

// Reserved address 56752 [0xddb0]

// Reserved address 56756 [0xddb4]

// Reserved address 56760 [0xddb8]

// Reserved address 56764 [0xddbc]

// Reserved address 56768 [0xddc0]

// Reserved address 56772 [0xddc4]

// Reserved address 56776 [0xddc8]

// Reserved address 56780 [0xddcc]

// Reserved address 56784 [0xddd0]

// Reserved address 56788 [0xddd4]

// Reserved address 56792 [0xddd8]

// Reserved address 56796 [0xdddc]

// Reserved address 56800 [0xdde0]

// Reserved address 56804 [0xdde4]

// Reserved address 56808 [0xdde8]

// Reserved address 56812 [0xddec]

// Reserved address 56816 [0xddf0]

// Reserved address 56820 [0xddf4]

// Reserved address 56824 [0xddf8]

// Reserved address 56828 [0xddfc]

// Reserved address 56832 [0xde00]

// Reserved address 56836 [0xde04]

// Reserved address 56840 [0xde08]

// Reserved address 56844 [0xde0c]

// Reserved address 56848 [0xde10]

// Reserved address 56852 [0xde14]

// Reserved address 56856 [0xde18]

// Reserved address 56860 [0xde1c]

// Reserved address 56864 [0xde20]

// Reserved address 56868 [0xde24]

// Reserved address 56872 [0xde28]

// Reserved address 56876 [0xde2c]

// Reserved address 56880 [0xde30]

// Reserved address 56884 [0xde34]

// Reserved address 56888 [0xde38]

// Reserved address 56892 [0xde3c]

// Reserved address 56896 [0xde40]

// Reserved address 56900 [0xde44]

// Reserved address 56904 [0xde48]

// Reserved address 56908 [0xde4c]

// Reserved address 56912 [0xde50]

// Reserved address 56916 [0xde54]

// Reserved address 56920 [0xde58]

// Reserved address 56924 [0xde5c]

// Reserved address 56928 [0xde60]

// Reserved address 56932 [0xde64]

// Reserved address 56936 [0xde68]

// Reserved address 56940 [0xde6c]

// Reserved address 56944 [0xde70]

// Reserved address 56948 [0xde74]

// Reserved address 56952 [0xde78]

// Reserved address 56956 [0xde7c]

// Reserved address 56960 [0xde80]

// Reserved address 56964 [0xde84]

// Reserved address 56968 [0xde88]

// Reserved address 56972 [0xde8c]

// Reserved address 56976 [0xde90]

// Reserved address 56980 [0xde94]

// Reserved address 56984 [0xde98]

// Reserved address 56988 [0xde9c]

// Reserved address 56992 [0xdea0]

// Reserved address 56996 [0xdea4]

// Reserved address 57000 [0xdea8]

// Reserved address 57004 [0xdeac]

// Reserved address 57008 [0xdeb0]

// Reserved address 57012 [0xdeb4]

// Reserved address 57016 [0xdeb8]

// Reserved address 57020 [0xdebc]

// Reserved address 57024 [0xdec0]

// Reserved address 57028 [0xdec4]

// Reserved address 57032 [0xdec8]

// Reserved address 57036 [0xdecc]

// Reserved address 57040 [0xded0]

// Reserved address 57044 [0xded4]

// Reserved address 57048 [0xded8]

// Reserved address 57052 [0xdedc]

// Reserved address 57056 [0xdee0]

// Reserved address 57060 [0xdee4]

// Reserved address 57064 [0xdee8]

// Reserved address 57068 [0xdeec]

// Reserved address 57072 [0xdef0]

// Reserved address 57076 [0xdef4]

// Reserved address 57080 [0xdef8]

// Reserved address 57084 [0xdefc]

// Reserved address 57088 [0xdf00]

// Reserved address 57092 [0xdf04]

// Reserved address 57096 [0xdf08]

// Reserved address 57100 [0xdf0c]

// Reserved address 57104 [0xdf10]

// Reserved address 57108 [0xdf14]

// Reserved address 57112 [0xdf18]

// Reserved address 57116 [0xdf1c]

// Reserved address 57120 [0xdf20]

// Reserved address 57124 [0xdf24]

// Reserved address 57128 [0xdf28]

// Reserved address 57132 [0xdf2c]

// Reserved address 57136 [0xdf30]

// Reserved address 57140 [0xdf34]

// Reserved address 57144 [0xdf38]

// Reserved address 57148 [0xdf3c]

// Reserved address 57152 [0xdf40]

// Reserved address 57156 [0xdf44]

// Reserved address 57160 [0xdf48]

// Reserved address 57164 [0xdf4c]

// Reserved address 57168 [0xdf50]

// Reserved address 57172 [0xdf54]

// Reserved address 57176 [0xdf58]

// Reserved address 57180 [0xdf5c]

// Reserved address 57184 [0xdf60]

// Reserved address 57188 [0xdf64]

// Reserved address 57192 [0xdf68]

// Reserved address 57196 [0xdf6c]

// Reserved address 57200 [0xdf70]

// Reserved address 57204 [0xdf74]

// Reserved address 57208 [0xdf78]

// Reserved address 57212 [0xdf7c]

// Reserved address 57216 [0xdf80]

// Reserved address 57220 [0xdf84]

// Reserved address 57224 [0xdf88]

// Reserved address 57228 [0xdf8c]

// Reserved address 57232 [0xdf90]

// Reserved address 57236 [0xdf94]

// Reserved address 57240 [0xdf98]

// Reserved address 57244 [0xdf9c]

// Reserved address 57248 [0xdfa0]

// Reserved address 57252 [0xdfa4]

// Reserved address 57256 [0xdfa8]

// Reserved address 57260 [0xdfac]

// Reserved address 57264 [0xdfb0]

// Reserved address 57268 [0xdfb4]

// Reserved address 57272 [0xdfb8]

// Reserved address 57276 [0xdfbc]

// Reserved address 57280 [0xdfc0]

// Reserved address 57284 [0xdfc4]

// Reserved address 57288 [0xdfc8]

// Reserved address 57292 [0xdfcc]

// Reserved address 57296 [0xdfd0]

// Reserved address 57300 [0xdfd4]

// Reserved address 57304 [0xdfd8]

// Reserved address 57308 [0xdfdc]

// Reserved address 57312 [0xdfe0]

// Reserved address 57316 [0xdfe4]

// Reserved address 57320 [0xdfe8]

// Reserved address 57324 [0xdfec]

// Reserved address 57328 [0xdff0]

// Reserved address 57332 [0xdff4]

// Reserved address 57336 [0xdff8]

// Reserved address 57340 [0xdffc]

// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0                    _MK_ADDR_CONST(0xe000)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_SECURE                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_SCR                        0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_WORD_COUNT                         0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_RESET_MASK                         _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_READ_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_WRITE_MASK                         _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_CLK_OVR_ON_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_CLK_OVR_ON_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_CLK_OVR_ON_RANGE                   0:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_CLK_OVR_ON_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_CLK_OVR_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                       _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_TSA_SPARE_REGS_FIELD                       _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_TSA_SPARE_REGS_RANGE                       31:24
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0                       _MK_ADDR_CONST(0xe004)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_SCR                   0
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_RESET_VAL                     _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_RESET_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_REORDER_DEPTH_LIMIT_SHIFT                     _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_REORDER_DEPTH_LIMIT_FIELD                     _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_REORDER_DEPTH_LIMIT_RANGE                     8:0
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_REORDER_DEPTH_LIMIT_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_REORDER_DEPTH_LIMIT_DEFAULT                   _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_REORDER_DEPTH_LIMIT_INIT_ENUM                 NONE
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_REORDER_DEPTH_LIMIT_NONE                      _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_SO_DEV_HUBID_SHIFT                    _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_SO_DEV_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_SO_DEV_HUBID_RANGE                    9:9
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_SO_DEV_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_SO_DEV_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_SO_DEV_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_SO_DEV_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_SO_DEV_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_SO_DEV_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_SO_DEV_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_SO_DEV_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_SHIFT                    _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_RANGE                    10:10
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_MEMTYPE_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_MEMTYPE_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_MEMTYPE_OVERRIDE_RANGE                        12:11
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_MEMTYPE_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_MEMTYPE_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_MEMTYPE_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_MEMTYPE_OVERRIDE_INIT_ENUM                    PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_MEMTYPE_OVERRIDE_PASSTHRU                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_MEMTYPE_OVERRIDE_NORMAL                       _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_MEMTYPE_OVERRIDE_SO_DEV                       _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_OVERRIDE_RANGE                   13:13
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0_NORMAL_HUBID_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0                       _MK_ADDR_CONST(0xe008)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_SCR                   0
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_RESET_VAL                     _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_RESET_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_REORDER_DEPTH_LIMIT_SHIFT                     _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_REORDER_DEPTH_LIMIT_FIELD                     _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_REORDER_DEPTH_LIMIT_RANGE                     8:0
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_REORDER_DEPTH_LIMIT_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_REORDER_DEPTH_LIMIT_DEFAULT                   _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                 NONE
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_REORDER_DEPTH_LIMIT_NONE                      _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_SO_DEV_HUBID_SHIFT                    _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_SO_DEV_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_SO_DEV_HUBID_RANGE                    9:9
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_SO_DEV_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_SO_DEV_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_SO_DEV_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_SO_DEV_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_SO_DEV_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_SO_DEV_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_SO_DEV_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_SHIFT                    _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_RANGE                    10:10
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_MEMTYPE_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_MEMTYPE_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_MEMTYPE_OVERRIDE_RANGE                        12:11
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_MEMTYPE_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_MEMTYPE_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_MEMTYPE_OVERRIDE_INIT_ENUM                    PASSTHRU
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_MEMTYPE_OVERRIDE_PASSTHRU                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_MEMTYPE_OVERRIDE_NORMAL                       _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_MEMTYPE_OVERRIDE_SO_DEV                       _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_OVERRIDE_RANGE                   13:13
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0_NORMAL_HUBID_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_NVJPG_0
#define TSA_CONFIG_STATIC0_NVJPG_0                      _MK_ADDR_CONST(0xe00c)
#define TSA_CONFIG_STATIC0_NVJPG_0_SECURE                       0x0
#define TSA_CONFIG_STATIC0_NVJPG_0_SCR                  0
#define TSA_CONFIG_STATIC0_NVJPG_0_WORD_COUNT                   0x1
#define TSA_CONFIG_STATIC0_NVJPG_0_RESET_VAL                    _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_NVJPG_0_RESET_MASK                   _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_NVJPG_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVJPG_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVJPG_0_READ_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_NVJPG_0_WRITE_MASK                   _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_NVJPG_0_HUB_MASK_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_NVJPG_0_HUB_MASK_FIELD                       _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_NVJPG_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_NVJPG_0_HUB_MASK_RANGE                       21:0
#define TSA_CONFIG_STATIC0_NVJPG_0_HUB_MASK_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_NVJPG_0_HUB_MASK_DEFAULT                     _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_NVJPG_0_HUB_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_NVJPG_0_HUB_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVJPG_0_HUB_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVJPG_0_HUB_MASK_INIT_ENUM                   ONEKB
#define TSA_CONFIG_STATIC0_NVJPG_0_HUB_MASK_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_NVJPG_0_HUB_MASK_ONEKB                       _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_NVJPG_0_ERR_HANDLING_OVR_MODE_SHIFT                  _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_NVJPG_0_ERR_HANDLING_OVR_MODE_FIELD                  _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_NVJPG_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_NVJPG_0_ERR_HANDLING_OVR_MODE_RANGE                  31:30
#define TSA_CONFIG_STATIC0_NVJPG_0_ERR_HANDLING_OVR_MODE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_NVJPG_0_ERR_HANDLING_OVR_MODE_DEFAULT                        _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_NVJPG_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_NVJPG_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVJPG_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVJPG_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                      MODE2
#define TSA_CONFIG_STATIC0_NVJPG_0_ERR_HANDLING_OVR_MODE_MODE0                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_NVJPG_0_ERR_HANDLING_OVR_MODE_MODE1                  _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_NVJPG_0_ERR_HANDLING_OVR_MODE_MODE2                  _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_NVJPG_0
#define TSA_CONFIG_STATIC1_NVJPG_0                      _MK_ADDR_CONST(0xe010)
#define TSA_CONFIG_STATIC1_NVJPG_0_SECURE                       0x0
#define TSA_CONFIG_STATIC1_NVJPG_0_SCR                  0
#define TSA_CONFIG_STATIC1_NVJPG_0_WORD_COUNT                   0x1
#define TSA_CONFIG_STATIC1_NVJPG_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVJPG_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_NVJPG_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVJPG_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVJPG_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_NVJPG_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_NVJPG_0_RCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_NVJPG_0_RCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVJPG_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_NVJPG_0_RCLK_OVERRIDE_RANGE                  0:0
#define TSA_CONFIG_STATIC1_NVJPG_0_RCLK_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_NVJPG_0_RCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVJPG_0_RCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVJPG_0_RCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVJPG_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVJPG_0_RCLK_OVERRIDE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_NVJPG_0_RCLK_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVJPG_0_RCLK_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_NVJPG_0_WCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_NVJPG_0_WCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVJPG_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_NVJPG_0_WCLK_OVERRIDE_RANGE                  1:1
#define TSA_CONFIG_STATIC1_NVJPG_0_WCLK_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_NVJPG_0_WCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVJPG_0_WCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVJPG_0_WCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVJPG_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVJPG_0_WCLK_OVERRIDE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_NVJPG_0_WCLK_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVJPG_0_WCLK_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVERRIDE_RANGE                  2:2
#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVERRIDE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVR_MODE_SHIFT                  _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVR_MODE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVR_MODE_RANGE                  3:3
#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVR_MODE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVR_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVR_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVR_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVR_MODE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVR_MODE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVJPG_0_CCLK_OVR_MODE_ENABLE                 _MK_ENUM_CONST(1)


// Register TSA_CONFIG_INTERNAL_JPG_ARB_0
#define TSA_CONFIG_INTERNAL_JPG_ARB_0                   _MK_ADDR_CONST(0xe014)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_SECURE                    0x0
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_SCR                       0
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_WORD_COUNT                        0x1
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_RESET_VAL                         _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_RESET_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_READ_MASK                         _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_WRITE_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_WR_WEIGHT_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_WR_WEIGHT_FIELD                   _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_JPG_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_WR_WEIGHT_RANGE                   4:0
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_WR_WEIGHT_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_WR_WEIGHT_DEFAULT                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_WR_WEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_WR_WEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_JPG_ARB_0_RD_WEIGHT_SHIFT                   _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_RD_WEIGHT_FIELD                   _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_JPG_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_RD_WEIGHT_RANGE                   12:8
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_RD_WEIGHT_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_RD_WEIGHT_DEFAULT                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_RD_WEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_RD_WEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_JPG_ARB_0_WEIGHT_OVR_MODE_SHIFT                     _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_WEIGHT_OVR_MODE_FIELD                     _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_JPG_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_WEIGHT_OVR_MODE_RANGE                     17:16
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_WEIGHT_OVR_MODE_WOFFSET                   0x0
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_WEIGHT_OVR_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_JPG_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 57368 [0xe018]

// Reserved address 57372 [0xe01c]

// Reserved address 57376 [0xe020]

// Reserved address 57380 [0xe024]

// Reserved address 57384 [0xe028]

// Reserved address 57388 [0xe02c]

// Reserved address 57392 [0xe030]

// Reserved address 57396 [0xe034]

// Reserved address 57400 [0xe038]

// Reserved address 57404 [0xe03c]

// Reserved address 57408 [0xe040]

// Reserved address 57412 [0xe044]

// Reserved address 57416 [0xe048]

// Reserved address 57420 [0xe04c]

// Reserved address 57424 [0xe050]

// Reserved address 57428 [0xe054]

// Reserved address 57432 [0xe058]

// Reserved address 57436 [0xe05c]

// Reserved address 57440 [0xe060]

// Reserved address 57444 [0xe064]

// Reserved address 57448 [0xe068]

// Reserved address 57452 [0xe06c]

// Reserved address 57456 [0xe070]

// Reserved address 57460 [0xe074]

// Reserved address 57464 [0xe078]

// Reserved address 57468 [0xe07c]

// Reserved address 57472 [0xe080]

// Reserved address 57476 [0xe084]

// Reserved address 57480 [0xe088]

// Reserved address 57484 [0xe08c]

// Reserved address 57488 [0xe090]

// Reserved address 57492 [0xe094]

// Reserved address 57496 [0xe098]

// Reserved address 57500 [0xe09c]

// Reserved address 57504 [0xe0a0]

// Reserved address 57508 [0xe0a4]

// Reserved address 57512 [0xe0a8]

// Reserved address 57516 [0xe0ac]

// Reserved address 57520 [0xe0b0]

// Reserved address 57524 [0xe0b4]

// Reserved address 57528 [0xe0b8]

// Reserved address 57532 [0xe0bc]

// Reserved address 57536 [0xe0c0]

// Reserved address 57540 [0xe0c4]

// Reserved address 57544 [0xe0c8]

// Reserved address 57548 [0xe0cc]

// Reserved address 57552 [0xe0d0]

// Reserved address 57556 [0xe0d4]

// Reserved address 57560 [0xe0d8]

// Reserved address 57564 [0xe0dc]

// Reserved address 57568 [0xe0e0]

// Reserved address 57572 [0xe0e4]

// Reserved address 57576 [0xe0e8]

// Reserved address 57580 [0xe0ec]

// Reserved address 57584 [0xe0f0]

// Reserved address 57588 [0xe0f4]

// Reserved address 57592 [0xe0f8]

// Reserved address 57596 [0xe0fc]

// Reserved address 57600 [0xe100]

// Reserved address 57604 [0xe104]

// Reserved address 57608 [0xe108]

// Reserved address 57612 [0xe10c]

// Reserved address 57616 [0xe110]

// Reserved address 57620 [0xe114]

// Reserved address 57624 [0xe118]

// Reserved address 57628 [0xe11c]

// Reserved address 57632 [0xe120]

// Reserved address 57636 [0xe124]

// Reserved address 57640 [0xe128]

// Reserved address 57644 [0xe12c]

// Reserved address 57648 [0xe130]

// Reserved address 57652 [0xe134]

// Reserved address 57656 [0xe138]

// Reserved address 57660 [0xe13c]

// Reserved address 57664 [0xe140]

// Reserved address 57668 [0xe144]

// Reserved address 57672 [0xe148]

// Reserved address 57676 [0xe14c]

// Reserved address 57680 [0xe150]

// Reserved address 57684 [0xe154]

// Reserved address 57688 [0xe158]

// Reserved address 57692 [0xe15c]

// Reserved address 57696 [0xe160]

// Reserved address 57700 [0xe164]

// Reserved address 57704 [0xe168]

// Reserved address 57708 [0xe16c]

// Reserved address 57712 [0xe170]

// Reserved address 57716 [0xe174]

// Reserved address 57720 [0xe178]

// Reserved address 57724 [0xe17c]

// Reserved address 57728 [0xe180]

// Reserved address 57732 [0xe184]

// Reserved address 57736 [0xe188]

// Reserved address 57740 [0xe18c]

// Reserved address 57744 [0xe190]

// Reserved address 57748 [0xe194]

// Reserved address 57752 [0xe198]

// Reserved address 57756 [0xe19c]

// Reserved address 57760 [0xe1a0]

// Reserved address 57764 [0xe1a4]

// Reserved address 57768 [0xe1a8]

// Reserved address 57772 [0xe1ac]

// Reserved address 57776 [0xe1b0]

// Reserved address 57780 [0xe1b4]

// Reserved address 57784 [0xe1b8]

// Reserved address 57788 [0xe1bc]

// Reserved address 57792 [0xe1c0]

// Reserved address 57796 [0xe1c4]

// Reserved address 57800 [0xe1c8]

// Reserved address 57804 [0xe1cc]

// Reserved address 57808 [0xe1d0]

// Reserved address 57812 [0xe1d4]

// Reserved address 57816 [0xe1d8]

// Reserved address 57820 [0xe1dc]

// Reserved address 57824 [0xe1e0]

// Reserved address 57828 [0xe1e4]

// Reserved address 57832 [0xe1e8]

// Reserved address 57836 [0xe1ec]

// Reserved address 57840 [0xe1f0]

// Reserved address 57844 [0xe1f4]

// Reserved address 57848 [0xe1f8]

// Reserved address 57852 [0xe1fc]

// Reserved address 57856 [0xe200]

// Reserved address 57860 [0xe204]

// Reserved address 57864 [0xe208]

// Reserved address 57868 [0xe20c]

// Reserved address 57872 [0xe210]

// Reserved address 57876 [0xe214]

// Reserved address 57880 [0xe218]

// Reserved address 57884 [0xe21c]

// Reserved address 57888 [0xe220]

// Reserved address 57892 [0xe224]

// Reserved address 57896 [0xe228]

// Reserved address 57900 [0xe22c]

// Reserved address 57904 [0xe230]

// Reserved address 57908 [0xe234]

// Reserved address 57912 [0xe238]

// Reserved address 57916 [0xe23c]

// Reserved address 57920 [0xe240]

// Reserved address 57924 [0xe244]

// Reserved address 57928 [0xe248]

// Reserved address 57932 [0xe24c]

// Reserved address 57936 [0xe250]

// Reserved address 57940 [0xe254]

// Reserved address 57944 [0xe258]

// Reserved address 57948 [0xe25c]

// Reserved address 57952 [0xe260]

// Reserved address 57956 [0xe264]

// Reserved address 57960 [0xe268]

// Reserved address 57964 [0xe26c]

// Reserved address 57968 [0xe270]

// Reserved address 57972 [0xe274]

// Reserved address 57976 [0xe278]

// Reserved address 57980 [0xe27c]

// Reserved address 57984 [0xe280]

// Reserved address 57988 [0xe284]

// Reserved address 57992 [0xe288]

// Reserved address 57996 [0xe28c]

// Reserved address 58000 [0xe290]

// Reserved address 58004 [0xe294]

// Reserved address 58008 [0xe298]

// Reserved address 58012 [0xe29c]

// Reserved address 58016 [0xe2a0]

// Reserved address 58020 [0xe2a4]

// Reserved address 58024 [0xe2a8]

// Reserved address 58028 [0xe2ac]

// Reserved address 58032 [0xe2b0]

// Reserved address 58036 [0xe2b4]

// Reserved address 58040 [0xe2b8]

// Reserved address 58044 [0xe2bc]

// Reserved address 58048 [0xe2c0]

// Reserved address 58052 [0xe2c4]

// Reserved address 58056 [0xe2c8]

// Reserved address 58060 [0xe2cc]

// Reserved address 58064 [0xe2d0]

// Reserved address 58068 [0xe2d4]

// Reserved address 58072 [0xe2d8]

// Reserved address 58076 [0xe2dc]

// Reserved address 58080 [0xe2e0]

// Reserved address 58084 [0xe2e4]

// Reserved address 58088 [0xe2e8]

// Reserved address 58092 [0xe2ec]

// Reserved address 58096 [0xe2f0]

// Reserved address 58100 [0xe2f4]

// Reserved address 58104 [0xe2f8]

// Reserved address 58108 [0xe2fc]

// Reserved address 58112 [0xe300]

// Reserved address 58116 [0xe304]

// Reserved address 58120 [0xe308]

// Reserved address 58124 [0xe30c]

// Reserved address 58128 [0xe310]

// Reserved address 58132 [0xe314]

// Reserved address 58136 [0xe318]

// Reserved address 58140 [0xe31c]

// Reserved address 58144 [0xe320]

// Reserved address 58148 [0xe324]

// Reserved address 58152 [0xe328]

// Reserved address 58156 [0xe32c]

// Reserved address 58160 [0xe330]

// Reserved address 58164 [0xe334]

// Reserved address 58168 [0xe338]

// Reserved address 58172 [0xe33c]

// Reserved address 58176 [0xe340]

// Reserved address 58180 [0xe344]

// Reserved address 58184 [0xe348]

// Reserved address 58188 [0xe34c]

// Reserved address 58192 [0xe350]

// Reserved address 58196 [0xe354]

// Reserved address 58200 [0xe358]

// Reserved address 58204 [0xe35c]

// Reserved address 58208 [0xe360]

// Reserved address 58212 [0xe364]

// Reserved address 58216 [0xe368]

// Reserved address 58220 [0xe36c]

// Reserved address 58224 [0xe370]

// Reserved address 58228 [0xe374]

// Reserved address 58232 [0xe378]

// Reserved address 58236 [0xe37c]

// Reserved address 58240 [0xe380]

// Reserved address 58244 [0xe384]

// Reserved address 58248 [0xe388]

// Reserved address 58252 [0xe38c]

// Reserved address 58256 [0xe390]

// Reserved address 58260 [0xe394]

// Reserved address 58264 [0xe398]

// Reserved address 58268 [0xe39c]

// Reserved address 58272 [0xe3a0]

// Reserved address 58276 [0xe3a4]

// Reserved address 58280 [0xe3a8]

// Reserved address 58284 [0xe3ac]

// Reserved address 58288 [0xe3b0]

// Reserved address 58292 [0xe3b4]

// Reserved address 58296 [0xe3b8]

// Reserved address 58300 [0xe3bc]

// Reserved address 58304 [0xe3c0]

// Reserved address 58308 [0xe3c4]

// Reserved address 58312 [0xe3c8]

// Reserved address 58316 [0xe3cc]

// Reserved address 58320 [0xe3d0]

// Reserved address 58324 [0xe3d4]

// Reserved address 58328 [0xe3d8]

// Reserved address 58332 [0xe3dc]

// Reserved address 58336 [0xe3e0]

// Reserved address 58340 [0xe3e4]

// Reserved address 58344 [0xe3e8]

// Reserved address 58348 [0xe3ec]

// Reserved address 58352 [0xe3f0]

// Reserved address 58356 [0xe3f4]

// Reserved address 58360 [0xe3f8]

// Reserved address 58364 [0xe3fc]

// Reserved address 58368 [0xe400]

// Reserved address 58372 [0xe404]

// Reserved address 58376 [0xe408]

// Reserved address 58380 [0xe40c]

// Reserved address 58384 [0xe410]

// Reserved address 58388 [0xe414]

// Reserved address 58392 [0xe418]

// Reserved address 58396 [0xe41c]

// Reserved address 58400 [0xe420]

// Reserved address 58404 [0xe424]

// Reserved address 58408 [0xe428]

// Reserved address 58412 [0xe42c]

// Reserved address 58416 [0xe430]

// Reserved address 58420 [0xe434]

// Reserved address 58424 [0xe438]

// Reserved address 58428 [0xe43c]

// Reserved address 58432 [0xe440]

// Reserved address 58436 [0xe444]

// Reserved address 58440 [0xe448]

// Reserved address 58444 [0xe44c]

// Reserved address 58448 [0xe450]

// Reserved address 58452 [0xe454]

// Reserved address 58456 [0xe458]

// Reserved address 58460 [0xe45c]

// Reserved address 58464 [0xe460]

// Reserved address 58468 [0xe464]

// Reserved address 58472 [0xe468]

// Reserved address 58476 [0xe46c]

// Reserved address 58480 [0xe470]

// Reserved address 58484 [0xe474]

// Reserved address 58488 [0xe478]

// Reserved address 58492 [0xe47c]

// Reserved address 58496 [0xe480]

// Reserved address 58500 [0xe484]

// Reserved address 58504 [0xe488]

// Reserved address 58508 [0xe48c]

// Reserved address 58512 [0xe490]

// Reserved address 58516 [0xe494]

// Reserved address 58520 [0xe498]

// Reserved address 58524 [0xe49c]

// Reserved address 58528 [0xe4a0]

// Reserved address 58532 [0xe4a4]

// Reserved address 58536 [0xe4a8]

// Reserved address 58540 [0xe4ac]

// Reserved address 58544 [0xe4b0]

// Reserved address 58548 [0xe4b4]

// Reserved address 58552 [0xe4b8]

// Reserved address 58556 [0xe4bc]

// Reserved address 58560 [0xe4c0]

// Reserved address 58564 [0xe4c4]

// Reserved address 58568 [0xe4c8]

// Reserved address 58572 [0xe4cc]

// Reserved address 58576 [0xe4d0]

// Reserved address 58580 [0xe4d4]

// Reserved address 58584 [0xe4d8]

// Reserved address 58588 [0xe4dc]

// Reserved address 58592 [0xe4e0]

// Reserved address 58596 [0xe4e4]

// Reserved address 58600 [0xe4e8]

// Reserved address 58604 [0xe4ec]

// Reserved address 58608 [0xe4f0]

// Reserved address 58612 [0xe4f4]

// Reserved address 58616 [0xe4f8]

// Reserved address 58620 [0xe4fc]

// Reserved address 58624 [0xe500]

// Reserved address 58628 [0xe504]

// Reserved address 58632 [0xe508]

// Reserved address 58636 [0xe50c]

// Reserved address 58640 [0xe510]

// Reserved address 58644 [0xe514]

// Reserved address 58648 [0xe518]

// Reserved address 58652 [0xe51c]

// Reserved address 58656 [0xe520]

// Reserved address 58660 [0xe524]

// Reserved address 58664 [0xe528]

// Reserved address 58668 [0xe52c]

// Reserved address 58672 [0xe530]

// Reserved address 58676 [0xe534]

// Reserved address 58680 [0xe538]

// Reserved address 58684 [0xe53c]

// Reserved address 58688 [0xe540]

// Reserved address 58692 [0xe544]

// Reserved address 58696 [0xe548]

// Reserved address 58700 [0xe54c]

// Reserved address 58704 [0xe550]

// Reserved address 58708 [0xe554]

// Reserved address 58712 [0xe558]

// Reserved address 58716 [0xe55c]

// Reserved address 58720 [0xe560]

// Reserved address 58724 [0xe564]

// Reserved address 58728 [0xe568]

// Reserved address 58732 [0xe56c]

// Reserved address 58736 [0xe570]

// Reserved address 58740 [0xe574]

// Reserved address 58744 [0xe578]

// Reserved address 58748 [0xe57c]

// Reserved address 58752 [0xe580]

// Reserved address 58756 [0xe584]

// Reserved address 58760 [0xe588]

// Reserved address 58764 [0xe58c]

// Reserved address 58768 [0xe590]

// Reserved address 58772 [0xe594]

// Reserved address 58776 [0xe598]

// Reserved address 58780 [0xe59c]

// Reserved address 58784 [0xe5a0]

// Reserved address 58788 [0xe5a4]

// Reserved address 58792 [0xe5a8]

// Reserved address 58796 [0xe5ac]

// Reserved address 58800 [0xe5b0]

// Reserved address 58804 [0xe5b4]

// Reserved address 58808 [0xe5b8]

// Reserved address 58812 [0xe5bc]

// Reserved address 58816 [0xe5c0]

// Reserved address 58820 [0xe5c4]

// Reserved address 58824 [0xe5c8]

// Reserved address 58828 [0xe5cc]

// Reserved address 58832 [0xe5d0]

// Reserved address 58836 [0xe5d4]

// Reserved address 58840 [0xe5d8]

// Reserved address 58844 [0xe5dc]

// Reserved address 58848 [0xe5e0]

// Reserved address 58852 [0xe5e4]

// Reserved address 58856 [0xe5e8]

// Reserved address 58860 [0xe5ec]

// Reserved address 58864 [0xe5f0]

// Reserved address 58868 [0xe5f4]

// Reserved address 58872 [0xe5f8]

// Reserved address 58876 [0xe5fc]

// Reserved address 58880 [0xe600]

// Reserved address 58884 [0xe604]

// Reserved address 58888 [0xe608]

// Reserved address 58892 [0xe60c]

// Reserved address 58896 [0xe610]

// Reserved address 58900 [0xe614]

// Reserved address 58904 [0xe618]

// Reserved address 58908 [0xe61c]

// Reserved address 58912 [0xe620]

// Reserved address 58916 [0xe624]

// Reserved address 58920 [0xe628]

// Reserved address 58924 [0xe62c]

// Reserved address 58928 [0xe630]

// Reserved address 58932 [0xe634]

// Reserved address 58936 [0xe638]

// Reserved address 58940 [0xe63c]

// Reserved address 58944 [0xe640]

// Reserved address 58948 [0xe644]

// Reserved address 58952 [0xe648]

// Reserved address 58956 [0xe64c]

// Reserved address 58960 [0xe650]

// Reserved address 58964 [0xe654]

// Reserved address 58968 [0xe658]

// Reserved address 58972 [0xe65c]

// Reserved address 58976 [0xe660]

// Reserved address 58980 [0xe664]

// Reserved address 58984 [0xe668]

// Reserved address 58988 [0xe66c]

// Reserved address 58992 [0xe670]

// Reserved address 58996 [0xe674]

// Reserved address 59000 [0xe678]

// Reserved address 59004 [0xe67c]

// Reserved address 59008 [0xe680]

// Reserved address 59012 [0xe684]

// Reserved address 59016 [0xe688]

// Reserved address 59020 [0xe68c]

// Reserved address 59024 [0xe690]

// Reserved address 59028 [0xe694]

// Reserved address 59032 [0xe698]

// Reserved address 59036 [0xe69c]

// Reserved address 59040 [0xe6a0]

// Reserved address 59044 [0xe6a4]

// Reserved address 59048 [0xe6a8]

// Reserved address 59052 [0xe6ac]

// Reserved address 59056 [0xe6b0]

// Reserved address 59060 [0xe6b4]

// Reserved address 59064 [0xe6b8]

// Reserved address 59068 [0xe6bc]

// Reserved address 59072 [0xe6c0]

// Reserved address 59076 [0xe6c4]

// Reserved address 59080 [0xe6c8]

// Reserved address 59084 [0xe6cc]

// Reserved address 59088 [0xe6d0]

// Reserved address 59092 [0xe6d4]

// Reserved address 59096 [0xe6d8]

// Reserved address 59100 [0xe6dc]

// Reserved address 59104 [0xe6e0]

// Reserved address 59108 [0xe6e4]

// Reserved address 59112 [0xe6e8]

// Reserved address 59116 [0xe6ec]

// Reserved address 59120 [0xe6f0]

// Reserved address 59124 [0xe6f4]

// Reserved address 59128 [0xe6f8]

// Reserved address 59132 [0xe6fc]

// Reserved address 59136 [0xe700]

// Reserved address 59140 [0xe704]

// Reserved address 59144 [0xe708]

// Reserved address 59148 [0xe70c]

// Reserved address 59152 [0xe710]

// Reserved address 59156 [0xe714]

// Reserved address 59160 [0xe718]

// Reserved address 59164 [0xe71c]

// Reserved address 59168 [0xe720]

// Reserved address 59172 [0xe724]

// Reserved address 59176 [0xe728]

// Reserved address 59180 [0xe72c]

// Reserved address 59184 [0xe730]

// Reserved address 59188 [0xe734]

// Reserved address 59192 [0xe738]

// Reserved address 59196 [0xe73c]

// Reserved address 59200 [0xe740]

// Reserved address 59204 [0xe744]

// Reserved address 59208 [0xe748]

// Reserved address 59212 [0xe74c]

// Reserved address 59216 [0xe750]

// Reserved address 59220 [0xe754]

// Reserved address 59224 [0xe758]

// Reserved address 59228 [0xe75c]

// Reserved address 59232 [0xe760]

// Reserved address 59236 [0xe764]

// Reserved address 59240 [0xe768]

// Reserved address 59244 [0xe76c]

// Reserved address 59248 [0xe770]

// Reserved address 59252 [0xe774]

// Reserved address 59256 [0xe778]

// Reserved address 59260 [0xe77c]

// Reserved address 59264 [0xe780]

// Reserved address 59268 [0xe784]

// Reserved address 59272 [0xe788]

// Reserved address 59276 [0xe78c]

// Reserved address 59280 [0xe790]

// Reserved address 59284 [0xe794]

// Reserved address 59288 [0xe798]

// Reserved address 59292 [0xe79c]

// Reserved address 59296 [0xe7a0]

// Reserved address 59300 [0xe7a4]

// Reserved address 59304 [0xe7a8]

// Reserved address 59308 [0xe7ac]

// Reserved address 59312 [0xe7b0]

// Reserved address 59316 [0xe7b4]

// Reserved address 59320 [0xe7b8]

// Reserved address 59324 [0xe7bc]

// Reserved address 59328 [0xe7c0]

// Reserved address 59332 [0xe7c4]

// Reserved address 59336 [0xe7c8]

// Reserved address 59340 [0xe7cc]

// Reserved address 59344 [0xe7d0]

// Reserved address 59348 [0xe7d4]

// Reserved address 59352 [0xe7d8]

// Reserved address 59356 [0xe7dc]

// Reserved address 59360 [0xe7e0]

// Reserved address 59364 [0xe7e4]

// Reserved address 59368 [0xe7e8]

// Reserved address 59372 [0xe7ec]

// Reserved address 59376 [0xe7f0]

// Reserved address 59380 [0xe7f4]

// Reserved address 59384 [0xe7f8]

// Reserved address 59388 [0xe7fc]

// Reserved address 59392 [0xe800]

// Reserved address 59396 [0xe804]

// Reserved address 59400 [0xe808]

// Reserved address 59404 [0xe80c]

// Reserved address 59408 [0xe810]

// Reserved address 59412 [0xe814]

// Reserved address 59416 [0xe818]

// Reserved address 59420 [0xe81c]

// Reserved address 59424 [0xe820]

// Reserved address 59428 [0xe824]

// Reserved address 59432 [0xe828]

// Reserved address 59436 [0xe82c]

// Reserved address 59440 [0xe830]

// Reserved address 59444 [0xe834]

// Reserved address 59448 [0xe838]

// Reserved address 59452 [0xe83c]

// Reserved address 59456 [0xe840]

// Reserved address 59460 [0xe844]

// Reserved address 59464 [0xe848]

// Reserved address 59468 [0xe84c]

// Reserved address 59472 [0xe850]

// Reserved address 59476 [0xe854]

// Reserved address 59480 [0xe858]

// Reserved address 59484 [0xe85c]

// Reserved address 59488 [0xe860]

// Reserved address 59492 [0xe864]

// Reserved address 59496 [0xe868]

// Reserved address 59500 [0xe86c]

// Reserved address 59504 [0xe870]

// Reserved address 59508 [0xe874]

// Reserved address 59512 [0xe878]

// Reserved address 59516 [0xe87c]

// Reserved address 59520 [0xe880]

// Reserved address 59524 [0xe884]

// Reserved address 59528 [0xe888]

// Reserved address 59532 [0xe88c]

// Reserved address 59536 [0xe890]

// Reserved address 59540 [0xe894]

// Reserved address 59544 [0xe898]

// Reserved address 59548 [0xe89c]

// Reserved address 59552 [0xe8a0]

// Reserved address 59556 [0xe8a4]

// Reserved address 59560 [0xe8a8]

// Reserved address 59564 [0xe8ac]

// Reserved address 59568 [0xe8b0]

// Reserved address 59572 [0xe8b4]

// Reserved address 59576 [0xe8b8]

// Reserved address 59580 [0xe8bc]

// Reserved address 59584 [0xe8c0]

// Reserved address 59588 [0xe8c4]

// Reserved address 59592 [0xe8c8]

// Reserved address 59596 [0xe8cc]

// Reserved address 59600 [0xe8d0]

// Reserved address 59604 [0xe8d4]

// Reserved address 59608 [0xe8d8]

// Reserved address 59612 [0xe8dc]

// Reserved address 59616 [0xe8e0]

// Reserved address 59620 [0xe8e4]

// Reserved address 59624 [0xe8e8]

// Reserved address 59628 [0xe8ec]

// Reserved address 59632 [0xe8f0]

// Reserved address 59636 [0xe8f4]

// Reserved address 59640 [0xe8f8]

// Reserved address 59644 [0xe8fc]

// Reserved address 59648 [0xe900]

// Reserved address 59652 [0xe904]

// Reserved address 59656 [0xe908]

// Reserved address 59660 [0xe90c]

// Reserved address 59664 [0xe910]

// Reserved address 59668 [0xe914]

// Reserved address 59672 [0xe918]

// Reserved address 59676 [0xe91c]

// Reserved address 59680 [0xe920]

// Reserved address 59684 [0xe924]

// Reserved address 59688 [0xe928]

// Reserved address 59692 [0xe92c]

// Reserved address 59696 [0xe930]

// Reserved address 59700 [0xe934]

// Reserved address 59704 [0xe938]

// Reserved address 59708 [0xe93c]

// Reserved address 59712 [0xe940]

// Reserved address 59716 [0xe944]

// Reserved address 59720 [0xe948]

// Reserved address 59724 [0xe94c]

// Reserved address 59728 [0xe950]

// Reserved address 59732 [0xe954]

// Reserved address 59736 [0xe958]

// Reserved address 59740 [0xe95c]

// Reserved address 59744 [0xe960]

// Reserved address 59748 [0xe964]

// Reserved address 59752 [0xe968]

// Reserved address 59756 [0xe96c]

// Reserved address 59760 [0xe970]

// Reserved address 59764 [0xe974]

// Reserved address 59768 [0xe978]

// Reserved address 59772 [0xe97c]

// Reserved address 59776 [0xe980]

// Reserved address 59780 [0xe984]

// Reserved address 59784 [0xe988]

// Reserved address 59788 [0xe98c]

// Reserved address 59792 [0xe990]

// Reserved address 59796 [0xe994]

// Reserved address 59800 [0xe998]

// Reserved address 59804 [0xe99c]

// Reserved address 59808 [0xe9a0]

// Reserved address 59812 [0xe9a4]

// Reserved address 59816 [0xe9a8]

// Reserved address 59820 [0xe9ac]

// Reserved address 59824 [0xe9b0]

// Reserved address 59828 [0xe9b4]

// Reserved address 59832 [0xe9b8]

// Reserved address 59836 [0xe9bc]

// Reserved address 59840 [0xe9c0]

// Reserved address 59844 [0xe9c4]

// Reserved address 59848 [0xe9c8]

// Reserved address 59852 [0xe9cc]

// Reserved address 59856 [0xe9d0]

// Reserved address 59860 [0xe9d4]

// Reserved address 59864 [0xe9d8]

// Reserved address 59868 [0xe9dc]

// Reserved address 59872 [0xe9e0]

// Reserved address 59876 [0xe9e4]

// Reserved address 59880 [0xe9e8]

// Reserved address 59884 [0xe9ec]

// Reserved address 59888 [0xe9f0]

// Reserved address 59892 [0xe9f4]

// Reserved address 59896 [0xe9f8]

// Reserved address 59900 [0xe9fc]

// Reserved address 59904 [0xea00]

// Reserved address 59908 [0xea04]

// Reserved address 59912 [0xea08]

// Reserved address 59916 [0xea0c]

// Reserved address 59920 [0xea10]

// Reserved address 59924 [0xea14]

// Reserved address 59928 [0xea18]

// Reserved address 59932 [0xea1c]

// Reserved address 59936 [0xea20]

// Reserved address 59940 [0xea24]

// Reserved address 59944 [0xea28]

// Reserved address 59948 [0xea2c]

// Reserved address 59952 [0xea30]

// Reserved address 59956 [0xea34]

// Reserved address 59960 [0xea38]

// Reserved address 59964 [0xea3c]

// Reserved address 59968 [0xea40]

// Reserved address 59972 [0xea44]

// Reserved address 59976 [0xea48]

// Reserved address 59980 [0xea4c]

// Reserved address 59984 [0xea50]

// Reserved address 59988 [0xea54]

// Reserved address 59992 [0xea58]

// Reserved address 59996 [0xea5c]

// Reserved address 60000 [0xea60]

// Reserved address 60004 [0xea64]

// Reserved address 60008 [0xea68]

// Reserved address 60012 [0xea6c]

// Reserved address 60016 [0xea70]

// Reserved address 60020 [0xea74]

// Reserved address 60024 [0xea78]

// Reserved address 60028 [0xea7c]

// Reserved address 60032 [0xea80]

// Reserved address 60036 [0xea84]

// Reserved address 60040 [0xea88]

// Reserved address 60044 [0xea8c]

// Reserved address 60048 [0xea90]

// Reserved address 60052 [0xea94]

// Reserved address 60056 [0xea98]

// Reserved address 60060 [0xea9c]

// Reserved address 60064 [0xeaa0]

// Reserved address 60068 [0xeaa4]

// Reserved address 60072 [0xeaa8]

// Reserved address 60076 [0xeaac]

// Reserved address 60080 [0xeab0]

// Reserved address 60084 [0xeab4]

// Reserved address 60088 [0xeab8]

// Reserved address 60092 [0xeabc]

// Reserved address 60096 [0xeac0]

// Reserved address 60100 [0xeac4]

// Reserved address 60104 [0xeac8]

// Reserved address 60108 [0xeacc]

// Reserved address 60112 [0xead0]

// Reserved address 60116 [0xead4]

// Reserved address 60120 [0xead8]

// Reserved address 60124 [0xeadc]

// Reserved address 60128 [0xeae0]

// Reserved address 60132 [0xeae4]

// Reserved address 60136 [0xeae8]

// Reserved address 60140 [0xeaec]

// Reserved address 60144 [0xeaf0]

// Reserved address 60148 [0xeaf4]

// Reserved address 60152 [0xeaf8]

// Reserved address 60156 [0xeafc]

// Reserved address 60160 [0xeb00]

// Reserved address 60164 [0xeb04]

// Reserved address 60168 [0xeb08]

// Reserved address 60172 [0xeb0c]

// Reserved address 60176 [0xeb10]

// Reserved address 60180 [0xeb14]

// Reserved address 60184 [0xeb18]

// Reserved address 60188 [0xeb1c]

// Reserved address 60192 [0xeb20]

// Reserved address 60196 [0xeb24]

// Reserved address 60200 [0xeb28]

// Reserved address 60204 [0xeb2c]

// Reserved address 60208 [0xeb30]

// Reserved address 60212 [0xeb34]

// Reserved address 60216 [0xeb38]

// Reserved address 60220 [0xeb3c]

// Reserved address 60224 [0xeb40]

// Reserved address 60228 [0xeb44]

// Reserved address 60232 [0xeb48]

// Reserved address 60236 [0xeb4c]

// Reserved address 60240 [0xeb50]

// Reserved address 60244 [0xeb54]

// Reserved address 60248 [0xeb58]

// Reserved address 60252 [0xeb5c]

// Reserved address 60256 [0xeb60]

// Reserved address 60260 [0xeb64]

// Reserved address 60264 [0xeb68]

// Reserved address 60268 [0xeb6c]

// Reserved address 60272 [0xeb70]

// Reserved address 60276 [0xeb74]

// Reserved address 60280 [0xeb78]

// Reserved address 60284 [0xeb7c]

// Reserved address 60288 [0xeb80]

// Reserved address 60292 [0xeb84]

// Reserved address 60296 [0xeb88]

// Reserved address 60300 [0xeb8c]

// Reserved address 60304 [0xeb90]

// Reserved address 60308 [0xeb94]

// Reserved address 60312 [0xeb98]

// Reserved address 60316 [0xeb9c]

// Reserved address 60320 [0xeba0]

// Reserved address 60324 [0xeba4]

// Reserved address 60328 [0xeba8]

// Reserved address 60332 [0xebac]

// Reserved address 60336 [0xebb0]

// Reserved address 60340 [0xebb4]

// Reserved address 60344 [0xebb8]

// Reserved address 60348 [0xebbc]

// Reserved address 60352 [0xebc0]

// Reserved address 60356 [0xebc4]

// Reserved address 60360 [0xebc8]

// Reserved address 60364 [0xebcc]

// Reserved address 60368 [0xebd0]

// Reserved address 60372 [0xebd4]

// Reserved address 60376 [0xebd8]

// Reserved address 60380 [0xebdc]

// Reserved address 60384 [0xebe0]

// Reserved address 60388 [0xebe4]

// Reserved address 60392 [0xebe8]

// Reserved address 60396 [0xebec]

// Reserved address 60400 [0xebf0]

// Reserved address 60404 [0xebf4]

// Reserved address 60408 [0xebf8]

// Reserved address 60412 [0xebfc]

// Reserved address 60416 [0xec00]

// Reserved address 60420 [0xec04]

// Reserved address 60424 [0xec08]

// Reserved address 60428 [0xec0c]

// Reserved address 60432 [0xec10]

// Reserved address 60436 [0xec14]

// Reserved address 60440 [0xec18]

// Reserved address 60444 [0xec1c]

// Reserved address 60448 [0xec20]

// Reserved address 60452 [0xec24]

// Reserved address 60456 [0xec28]

// Reserved address 60460 [0xec2c]

// Reserved address 60464 [0xec30]

// Reserved address 60468 [0xec34]

// Reserved address 60472 [0xec38]

// Reserved address 60476 [0xec3c]

// Reserved address 60480 [0xec40]

// Reserved address 60484 [0xec44]

// Reserved address 60488 [0xec48]

// Reserved address 60492 [0xec4c]

// Reserved address 60496 [0xec50]

// Reserved address 60500 [0xec54]

// Reserved address 60504 [0xec58]

// Reserved address 60508 [0xec5c]

// Reserved address 60512 [0xec60]

// Reserved address 60516 [0xec64]

// Reserved address 60520 [0xec68]

// Reserved address 60524 [0xec6c]

// Reserved address 60528 [0xec70]

// Reserved address 60532 [0xec74]

// Reserved address 60536 [0xec78]

// Reserved address 60540 [0xec7c]

// Reserved address 60544 [0xec80]

// Reserved address 60548 [0xec84]

// Reserved address 60552 [0xec88]

// Reserved address 60556 [0xec8c]

// Reserved address 60560 [0xec90]

// Reserved address 60564 [0xec94]

// Reserved address 60568 [0xec98]

// Reserved address 60572 [0xec9c]

// Reserved address 60576 [0xeca0]

// Reserved address 60580 [0xeca4]

// Reserved address 60584 [0xeca8]

// Reserved address 60588 [0xecac]

// Reserved address 60592 [0xecb0]

// Reserved address 60596 [0xecb4]

// Reserved address 60600 [0xecb8]

// Reserved address 60604 [0xecbc]

// Reserved address 60608 [0xecc0]

// Reserved address 60612 [0xecc4]

// Reserved address 60616 [0xecc8]

// Reserved address 60620 [0xeccc]

// Reserved address 60624 [0xecd0]

// Reserved address 60628 [0xecd4]

// Reserved address 60632 [0xecd8]

// Reserved address 60636 [0xecdc]

// Reserved address 60640 [0xece0]

// Reserved address 60644 [0xece4]

// Reserved address 60648 [0xece8]

// Reserved address 60652 [0xecec]

// Reserved address 60656 [0xecf0]

// Reserved address 60660 [0xecf4]

// Reserved address 60664 [0xecf8]

// Reserved address 60668 [0xecfc]

// Reserved address 60672 [0xed00]

// Reserved address 60676 [0xed04]

// Reserved address 60680 [0xed08]

// Reserved address 60684 [0xed0c]

// Reserved address 60688 [0xed10]

// Reserved address 60692 [0xed14]

// Reserved address 60696 [0xed18]

// Reserved address 60700 [0xed1c]

// Reserved address 60704 [0xed20]

// Reserved address 60708 [0xed24]

// Reserved address 60712 [0xed28]

// Reserved address 60716 [0xed2c]

// Reserved address 60720 [0xed30]

// Reserved address 60724 [0xed34]

// Reserved address 60728 [0xed38]

// Reserved address 60732 [0xed3c]

// Reserved address 60736 [0xed40]

// Reserved address 60740 [0xed44]

// Reserved address 60744 [0xed48]

// Reserved address 60748 [0xed4c]

// Reserved address 60752 [0xed50]

// Reserved address 60756 [0xed54]

// Reserved address 60760 [0xed58]

// Reserved address 60764 [0xed5c]

// Reserved address 60768 [0xed60]

// Reserved address 60772 [0xed64]

// Reserved address 60776 [0xed68]

// Reserved address 60780 [0xed6c]

// Reserved address 60784 [0xed70]

// Reserved address 60788 [0xed74]

// Reserved address 60792 [0xed78]

// Reserved address 60796 [0xed7c]

// Reserved address 60800 [0xed80]

// Reserved address 60804 [0xed84]

// Reserved address 60808 [0xed88]

// Reserved address 60812 [0xed8c]

// Reserved address 60816 [0xed90]

// Reserved address 60820 [0xed94]

// Reserved address 60824 [0xed98]

// Reserved address 60828 [0xed9c]

// Reserved address 60832 [0xeda0]

// Reserved address 60836 [0xeda4]

// Reserved address 60840 [0xeda8]

// Reserved address 60844 [0xedac]

// Reserved address 60848 [0xedb0]

// Reserved address 60852 [0xedb4]

// Reserved address 60856 [0xedb8]

// Reserved address 60860 [0xedbc]

// Reserved address 60864 [0xedc0]

// Reserved address 60868 [0xedc4]

// Reserved address 60872 [0xedc8]

// Reserved address 60876 [0xedcc]

// Reserved address 60880 [0xedd0]

// Reserved address 60884 [0xedd4]

// Reserved address 60888 [0xedd8]

// Reserved address 60892 [0xeddc]

// Reserved address 60896 [0xede0]

// Reserved address 60900 [0xede4]

// Reserved address 60904 [0xede8]

// Reserved address 60908 [0xedec]

// Reserved address 60912 [0xedf0]

// Reserved address 60916 [0xedf4]

// Reserved address 60920 [0xedf8]

// Reserved address 60924 [0xedfc]

// Reserved address 60928 [0xee00]

// Reserved address 60932 [0xee04]

// Reserved address 60936 [0xee08]

// Reserved address 60940 [0xee0c]

// Reserved address 60944 [0xee10]

// Reserved address 60948 [0xee14]

// Reserved address 60952 [0xee18]

// Reserved address 60956 [0xee1c]

// Reserved address 60960 [0xee20]

// Reserved address 60964 [0xee24]

// Reserved address 60968 [0xee28]

// Reserved address 60972 [0xee2c]

// Reserved address 60976 [0xee30]

// Reserved address 60980 [0xee34]

// Reserved address 60984 [0xee38]

// Reserved address 60988 [0xee3c]

// Reserved address 60992 [0xee40]

// Reserved address 60996 [0xee44]

// Reserved address 61000 [0xee48]

// Reserved address 61004 [0xee4c]

// Reserved address 61008 [0xee50]

// Reserved address 61012 [0xee54]

// Reserved address 61016 [0xee58]

// Reserved address 61020 [0xee5c]

// Reserved address 61024 [0xee60]

// Reserved address 61028 [0xee64]

// Reserved address 61032 [0xee68]

// Reserved address 61036 [0xee6c]

// Reserved address 61040 [0xee70]

// Reserved address 61044 [0xee74]

// Reserved address 61048 [0xee78]

// Reserved address 61052 [0xee7c]

// Reserved address 61056 [0xee80]

// Reserved address 61060 [0xee84]

// Reserved address 61064 [0xee88]

// Reserved address 61068 [0xee8c]

// Reserved address 61072 [0xee90]

// Reserved address 61076 [0xee94]

// Reserved address 61080 [0xee98]

// Reserved address 61084 [0xee9c]

// Reserved address 61088 [0xeea0]

// Reserved address 61092 [0xeea4]

// Reserved address 61096 [0xeea8]

// Reserved address 61100 [0xeeac]

// Reserved address 61104 [0xeeb0]

// Reserved address 61108 [0xeeb4]

// Reserved address 61112 [0xeeb8]

// Reserved address 61116 [0xeebc]

// Reserved address 61120 [0xeec0]

// Reserved address 61124 [0xeec4]

// Reserved address 61128 [0xeec8]

// Reserved address 61132 [0xeecc]

// Reserved address 61136 [0xeed0]

// Reserved address 61140 [0xeed4]

// Reserved address 61144 [0xeed8]

// Reserved address 61148 [0xeedc]

// Reserved address 61152 [0xeee0]

// Reserved address 61156 [0xeee4]

// Reserved address 61160 [0xeee8]

// Reserved address 61164 [0xeeec]

// Reserved address 61168 [0xeef0]

// Reserved address 61172 [0xeef4]

// Reserved address 61176 [0xeef8]

// Reserved address 61180 [0xeefc]

// Reserved address 61184 [0xef00]

// Reserved address 61188 [0xef04]

// Reserved address 61192 [0xef08]

// Reserved address 61196 [0xef0c]

// Reserved address 61200 [0xef10]

// Reserved address 61204 [0xef14]

// Reserved address 61208 [0xef18]

// Reserved address 61212 [0xef1c]

// Reserved address 61216 [0xef20]

// Reserved address 61220 [0xef24]

// Reserved address 61224 [0xef28]

// Reserved address 61228 [0xef2c]

// Reserved address 61232 [0xef30]

// Reserved address 61236 [0xef34]

// Reserved address 61240 [0xef38]

// Reserved address 61244 [0xef3c]

// Reserved address 61248 [0xef40]

// Reserved address 61252 [0xef44]

// Reserved address 61256 [0xef48]

// Reserved address 61260 [0xef4c]

// Reserved address 61264 [0xef50]

// Reserved address 61268 [0xef54]

// Reserved address 61272 [0xef58]

// Reserved address 61276 [0xef5c]

// Reserved address 61280 [0xef60]

// Reserved address 61284 [0xef64]

// Reserved address 61288 [0xef68]

// Reserved address 61292 [0xef6c]

// Reserved address 61296 [0xef70]

// Reserved address 61300 [0xef74]

// Reserved address 61304 [0xef78]

// Reserved address 61308 [0xef7c]

// Reserved address 61312 [0xef80]

// Reserved address 61316 [0xef84]

// Reserved address 61320 [0xef88]

// Reserved address 61324 [0xef8c]

// Reserved address 61328 [0xef90]

// Reserved address 61332 [0xef94]

// Reserved address 61336 [0xef98]

// Reserved address 61340 [0xef9c]

// Reserved address 61344 [0xefa0]

// Reserved address 61348 [0xefa4]

// Reserved address 61352 [0xefa8]

// Reserved address 61356 [0xefac]

// Reserved address 61360 [0xefb0]

// Reserved address 61364 [0xefb4]

// Reserved address 61368 [0xefb8]

// Reserved address 61372 [0xefbc]

// Reserved address 61376 [0xefc0]

// Reserved address 61380 [0xefc4]

// Reserved address 61384 [0xefc8]

// Reserved address 61388 [0xefcc]

// Reserved address 61392 [0xefd0]

// Reserved address 61396 [0xefd4]

// Reserved address 61400 [0xefd8]

// Reserved address 61404 [0xefdc]

// Reserved address 61408 [0xefe0]

// Reserved address 61412 [0xefe4]

// Reserved address 61416 [0xefe8]

// Reserved address 61420 [0xefec]

// Reserved address 61424 [0xeff0]

// Reserved address 61428 [0xeff4]

// Reserved address 61432 [0xeff8]

// Reserved address 61436 [0xeffc]

// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0                    _MK_ADDR_CONST(0xf000)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_SECURE                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_SCR                        0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_WORD_COUNT                         0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_RESET_MASK                         _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_READ_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_WRITE_MASK                         _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_CLK_OVR_ON_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_CLK_OVR_ON_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_CLK_OVR_ON_RANGE                   0:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_CLK_OVR_ON_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_CLK_OVR_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                       _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_TSA_SPARE_REGS_FIELD                       _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_TSA_SPARE_REGS_RANGE                       31:24
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0                      _MK_ADDR_CONST(0xf004)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_SECURE                       0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_SCR                  0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_WORD_COUNT                   0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_RESET_VAL                    _MK_MASK_CONST(0x20101)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_RESET_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_READ_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_WRITE_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_WR_WEIGHT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_WR_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_WR_WEIGHT_RANGE                      4:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_WR_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_WR_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_WR_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_WR_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_RD_WEIGHT_SHIFT                      _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_RD_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_RD_WEIGHT_RANGE                      12:8
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_RD_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_RD_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_RD_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_RD_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SHIFT                        _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_RANGE                        17:16
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_DEFAULT                      _MK_MASK_CONST(0x2)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0                      _MK_ADDR_CONST(0xf008)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_SECURE                       0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_SCR                  0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_WORD_COUNT                   0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_RESET_VAL                    _MK_MASK_CONST(0x20101)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_RESET_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_READ_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_WRITE_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_WR_WEIGHT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_WR_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_WR_WEIGHT_RANGE                      4:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_WR_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_WR_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_WR_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_WR_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_RD_WEIGHT_SHIFT                      _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_RD_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_RD_WEIGHT_RANGE                      12:8
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_RD_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_RD_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_RD_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_RD_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SHIFT                        _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_RANGE                        17:16
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_DEFAULT                      _MK_MASK_CONST(0x2)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0                      _MK_ADDR_CONST(0xf00c)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_SECURE                       0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_SCR                  0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_WORD_COUNT                   0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_RESET_VAL                    _MK_MASK_CONST(0x20101)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_RESET_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_READ_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_WRITE_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_WR_WEIGHT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_WR_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_WR_WEIGHT_RANGE                      4:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_WR_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_WR_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_WR_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_WR_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_RD_WEIGHT_SHIFT                      _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_RD_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_RD_WEIGHT_RANGE                      12:8
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_RD_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_RD_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_RD_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_RD_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_SHIFT                        _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_RANGE                        17:16
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_DEFAULT                      _MK_MASK_CONST(0x2)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 61456 [0xf010]

// Reserved address 61460 [0xf014]

// Reserved address 61464 [0xf018]

// Reserved address 61468 [0xf01c]

// Reserved address 61472 [0xf020]

// Reserved address 61476 [0xf024]

// Reserved address 61480 [0xf028]

// Reserved address 61484 [0xf02c]

// Reserved address 61488 [0xf030]

// Reserved address 61492 [0xf034]

// Reserved address 61496 [0xf038]

// Reserved address 61500 [0xf03c]

// Reserved address 61504 [0xf040]

// Reserved address 61508 [0xf044]

// Reserved address 61512 [0xf048]

// Reserved address 61516 [0xf04c]

// Reserved address 61520 [0xf050]

// Reserved address 61524 [0xf054]

// Reserved address 61528 [0xf058]

// Reserved address 61532 [0xf05c]

// Reserved address 61536 [0xf060]

// Reserved address 61540 [0xf064]

// Reserved address 61544 [0xf068]

// Reserved address 61548 [0xf06c]

// Reserved address 61552 [0xf070]

// Reserved address 61556 [0xf074]

// Reserved address 61560 [0xf078]

// Reserved address 61564 [0xf07c]

// Reserved address 61568 [0xf080]

// Reserved address 61572 [0xf084]

// Reserved address 61576 [0xf088]

// Reserved address 61580 [0xf08c]

// Reserved address 61584 [0xf090]

// Reserved address 61588 [0xf094]

// Reserved address 61592 [0xf098]

// Reserved address 61596 [0xf09c]

// Reserved address 61600 [0xf0a0]

// Reserved address 61604 [0xf0a4]

// Reserved address 61608 [0xf0a8]

// Reserved address 61612 [0xf0ac]

// Reserved address 61616 [0xf0b0]

// Reserved address 61620 [0xf0b4]

// Reserved address 61624 [0xf0b8]

// Reserved address 61628 [0xf0bc]

// Reserved address 61632 [0xf0c0]

// Reserved address 61636 [0xf0c4]

// Reserved address 61640 [0xf0c8]

// Reserved address 61644 [0xf0cc]

// Reserved address 61648 [0xf0d0]

// Reserved address 61652 [0xf0d4]

// Reserved address 61656 [0xf0d8]

// Reserved address 61660 [0xf0dc]

// Reserved address 61664 [0xf0e0]

// Reserved address 61668 [0xf0e4]

// Reserved address 61672 [0xf0e8]

// Reserved address 61676 [0xf0ec]

// Reserved address 61680 [0xf0f0]

// Reserved address 61684 [0xf0f4]

// Reserved address 61688 [0xf0f8]

// Reserved address 61692 [0xf0fc]

// Reserved address 61696 [0xf100]

// Reserved address 61700 [0xf104]

// Reserved address 61704 [0xf108]

// Reserved address 61708 [0xf10c]

// Reserved address 61712 [0xf110]

// Reserved address 61716 [0xf114]

// Reserved address 61720 [0xf118]

// Reserved address 61724 [0xf11c]

// Reserved address 61728 [0xf120]

// Reserved address 61732 [0xf124]

// Reserved address 61736 [0xf128]

// Reserved address 61740 [0xf12c]

// Reserved address 61744 [0xf130]

// Reserved address 61748 [0xf134]

// Reserved address 61752 [0xf138]

// Reserved address 61756 [0xf13c]

// Reserved address 61760 [0xf140]

// Reserved address 61764 [0xf144]

// Reserved address 61768 [0xf148]

// Reserved address 61772 [0xf14c]

// Reserved address 61776 [0xf150]

// Reserved address 61780 [0xf154]

// Reserved address 61784 [0xf158]

// Reserved address 61788 [0xf15c]

// Reserved address 61792 [0xf160]

// Reserved address 61796 [0xf164]

// Reserved address 61800 [0xf168]

// Reserved address 61804 [0xf16c]

// Reserved address 61808 [0xf170]

// Reserved address 61812 [0xf174]

// Reserved address 61816 [0xf178]

// Reserved address 61820 [0xf17c]

// Reserved address 61824 [0xf180]

// Reserved address 61828 [0xf184]

// Reserved address 61832 [0xf188]

// Reserved address 61836 [0xf18c]

// Reserved address 61840 [0xf190]

// Reserved address 61844 [0xf194]

// Reserved address 61848 [0xf198]

// Reserved address 61852 [0xf19c]

// Reserved address 61856 [0xf1a0]

// Reserved address 61860 [0xf1a4]

// Reserved address 61864 [0xf1a8]

// Reserved address 61868 [0xf1ac]

// Reserved address 61872 [0xf1b0]

// Reserved address 61876 [0xf1b4]

// Reserved address 61880 [0xf1b8]

// Reserved address 61884 [0xf1bc]

// Reserved address 61888 [0xf1c0]

// Reserved address 61892 [0xf1c4]

// Reserved address 61896 [0xf1c8]

// Reserved address 61900 [0xf1cc]

// Reserved address 61904 [0xf1d0]

// Reserved address 61908 [0xf1d4]

// Reserved address 61912 [0xf1d8]

// Reserved address 61916 [0xf1dc]

// Reserved address 61920 [0xf1e0]

// Reserved address 61924 [0xf1e4]

// Reserved address 61928 [0xf1e8]

// Reserved address 61932 [0xf1ec]

// Reserved address 61936 [0xf1f0]

// Reserved address 61940 [0xf1f4]

// Reserved address 61944 [0xf1f8]

// Reserved address 61948 [0xf1fc]

// Reserved address 61952 [0xf200]

// Reserved address 61956 [0xf204]

// Reserved address 61960 [0xf208]

// Reserved address 61964 [0xf20c]

// Reserved address 61968 [0xf210]

// Reserved address 61972 [0xf214]

// Reserved address 61976 [0xf218]

// Reserved address 61980 [0xf21c]

// Reserved address 61984 [0xf220]

// Reserved address 61988 [0xf224]

// Reserved address 61992 [0xf228]

// Reserved address 61996 [0xf22c]

// Reserved address 62000 [0xf230]

// Reserved address 62004 [0xf234]

// Reserved address 62008 [0xf238]

// Reserved address 62012 [0xf23c]

// Reserved address 62016 [0xf240]

// Reserved address 62020 [0xf244]

// Reserved address 62024 [0xf248]

// Reserved address 62028 [0xf24c]

// Reserved address 62032 [0xf250]

// Reserved address 62036 [0xf254]

// Reserved address 62040 [0xf258]

// Reserved address 62044 [0xf25c]

// Reserved address 62048 [0xf260]

// Reserved address 62052 [0xf264]

// Reserved address 62056 [0xf268]

// Reserved address 62060 [0xf26c]

// Reserved address 62064 [0xf270]

// Reserved address 62068 [0xf274]

// Reserved address 62072 [0xf278]

// Reserved address 62076 [0xf27c]

// Reserved address 62080 [0xf280]

// Reserved address 62084 [0xf284]

// Reserved address 62088 [0xf288]

// Reserved address 62092 [0xf28c]

// Reserved address 62096 [0xf290]

// Reserved address 62100 [0xf294]

// Reserved address 62104 [0xf298]

// Reserved address 62108 [0xf29c]

// Reserved address 62112 [0xf2a0]

// Reserved address 62116 [0xf2a4]

// Reserved address 62120 [0xf2a8]

// Reserved address 62124 [0xf2ac]

// Reserved address 62128 [0xf2b0]

// Reserved address 62132 [0xf2b4]

// Reserved address 62136 [0xf2b8]

// Reserved address 62140 [0xf2bc]

// Reserved address 62144 [0xf2c0]

// Reserved address 62148 [0xf2c4]

// Reserved address 62152 [0xf2c8]

// Reserved address 62156 [0xf2cc]

// Reserved address 62160 [0xf2d0]

// Reserved address 62164 [0xf2d4]

// Reserved address 62168 [0xf2d8]

// Reserved address 62172 [0xf2dc]

// Reserved address 62176 [0xf2e0]

// Reserved address 62180 [0xf2e4]

// Reserved address 62184 [0xf2e8]

// Reserved address 62188 [0xf2ec]

// Reserved address 62192 [0xf2f0]

// Reserved address 62196 [0xf2f4]

// Reserved address 62200 [0xf2f8]

// Reserved address 62204 [0xf2fc]

// Reserved address 62208 [0xf300]

// Reserved address 62212 [0xf304]

// Reserved address 62216 [0xf308]

// Reserved address 62220 [0xf30c]

// Reserved address 62224 [0xf310]

// Reserved address 62228 [0xf314]

// Reserved address 62232 [0xf318]

// Reserved address 62236 [0xf31c]

// Reserved address 62240 [0xf320]

// Reserved address 62244 [0xf324]

// Reserved address 62248 [0xf328]

// Reserved address 62252 [0xf32c]

// Reserved address 62256 [0xf330]

// Reserved address 62260 [0xf334]

// Reserved address 62264 [0xf338]

// Reserved address 62268 [0xf33c]

// Reserved address 62272 [0xf340]

// Reserved address 62276 [0xf344]

// Reserved address 62280 [0xf348]

// Reserved address 62284 [0xf34c]

// Reserved address 62288 [0xf350]

// Reserved address 62292 [0xf354]

// Reserved address 62296 [0xf358]

// Reserved address 62300 [0xf35c]

// Reserved address 62304 [0xf360]

// Reserved address 62308 [0xf364]

// Reserved address 62312 [0xf368]

// Reserved address 62316 [0xf36c]

// Reserved address 62320 [0xf370]

// Reserved address 62324 [0xf374]

// Reserved address 62328 [0xf378]

// Reserved address 62332 [0xf37c]

// Reserved address 62336 [0xf380]

// Reserved address 62340 [0xf384]

// Reserved address 62344 [0xf388]

// Reserved address 62348 [0xf38c]

// Reserved address 62352 [0xf390]

// Reserved address 62356 [0xf394]

// Reserved address 62360 [0xf398]

// Reserved address 62364 [0xf39c]

// Reserved address 62368 [0xf3a0]

// Reserved address 62372 [0xf3a4]

// Reserved address 62376 [0xf3a8]

// Reserved address 62380 [0xf3ac]

// Reserved address 62384 [0xf3b0]

// Reserved address 62388 [0xf3b4]

// Reserved address 62392 [0xf3b8]

// Reserved address 62396 [0xf3bc]

// Reserved address 62400 [0xf3c0]

// Reserved address 62404 [0xf3c4]

// Reserved address 62408 [0xf3c8]

// Reserved address 62412 [0xf3cc]

// Reserved address 62416 [0xf3d0]

// Reserved address 62420 [0xf3d4]

// Reserved address 62424 [0xf3d8]

// Reserved address 62428 [0xf3dc]

// Reserved address 62432 [0xf3e0]

// Reserved address 62436 [0xf3e4]

// Reserved address 62440 [0xf3e8]

// Reserved address 62444 [0xf3ec]

// Reserved address 62448 [0xf3f0]

// Reserved address 62452 [0xf3f4]

// Reserved address 62456 [0xf3f8]

// Reserved address 62460 [0xf3fc]

// Reserved address 62464 [0xf400]

// Reserved address 62468 [0xf404]

// Reserved address 62472 [0xf408]

// Reserved address 62476 [0xf40c]

// Reserved address 62480 [0xf410]

// Reserved address 62484 [0xf414]

// Reserved address 62488 [0xf418]

// Reserved address 62492 [0xf41c]

// Reserved address 62496 [0xf420]

// Reserved address 62500 [0xf424]

// Reserved address 62504 [0xf428]

// Reserved address 62508 [0xf42c]

// Reserved address 62512 [0xf430]

// Reserved address 62516 [0xf434]

// Reserved address 62520 [0xf438]

// Reserved address 62524 [0xf43c]

// Reserved address 62528 [0xf440]

// Reserved address 62532 [0xf444]

// Reserved address 62536 [0xf448]

// Reserved address 62540 [0xf44c]

// Reserved address 62544 [0xf450]

// Reserved address 62548 [0xf454]

// Reserved address 62552 [0xf458]

// Reserved address 62556 [0xf45c]

// Reserved address 62560 [0xf460]

// Reserved address 62564 [0xf464]

// Reserved address 62568 [0xf468]

// Reserved address 62572 [0xf46c]

// Reserved address 62576 [0xf470]

// Reserved address 62580 [0xf474]

// Reserved address 62584 [0xf478]

// Reserved address 62588 [0xf47c]

// Reserved address 62592 [0xf480]

// Reserved address 62596 [0xf484]

// Reserved address 62600 [0xf488]

// Reserved address 62604 [0xf48c]

// Reserved address 62608 [0xf490]

// Reserved address 62612 [0xf494]

// Reserved address 62616 [0xf498]

// Reserved address 62620 [0xf49c]

// Reserved address 62624 [0xf4a0]

// Reserved address 62628 [0xf4a4]

// Reserved address 62632 [0xf4a8]

// Reserved address 62636 [0xf4ac]

// Reserved address 62640 [0xf4b0]

// Reserved address 62644 [0xf4b4]

// Reserved address 62648 [0xf4b8]

// Reserved address 62652 [0xf4bc]

// Reserved address 62656 [0xf4c0]

// Reserved address 62660 [0xf4c4]

// Reserved address 62664 [0xf4c8]

// Reserved address 62668 [0xf4cc]

// Reserved address 62672 [0xf4d0]

// Reserved address 62676 [0xf4d4]

// Reserved address 62680 [0xf4d8]

// Reserved address 62684 [0xf4dc]

// Reserved address 62688 [0xf4e0]

// Reserved address 62692 [0xf4e4]

// Reserved address 62696 [0xf4e8]

// Reserved address 62700 [0xf4ec]

// Reserved address 62704 [0xf4f0]

// Reserved address 62708 [0xf4f4]

// Reserved address 62712 [0xf4f8]

// Reserved address 62716 [0xf4fc]

// Reserved address 62720 [0xf500]

// Reserved address 62724 [0xf504]

// Reserved address 62728 [0xf508]

// Reserved address 62732 [0xf50c]

// Reserved address 62736 [0xf510]

// Reserved address 62740 [0xf514]

// Reserved address 62744 [0xf518]

// Reserved address 62748 [0xf51c]

// Reserved address 62752 [0xf520]

// Reserved address 62756 [0xf524]

// Reserved address 62760 [0xf528]

// Reserved address 62764 [0xf52c]

// Reserved address 62768 [0xf530]

// Reserved address 62772 [0xf534]

// Reserved address 62776 [0xf538]

// Reserved address 62780 [0xf53c]

// Reserved address 62784 [0xf540]

// Reserved address 62788 [0xf544]

// Reserved address 62792 [0xf548]

// Reserved address 62796 [0xf54c]

// Reserved address 62800 [0xf550]

// Reserved address 62804 [0xf554]

// Reserved address 62808 [0xf558]

// Reserved address 62812 [0xf55c]

// Reserved address 62816 [0xf560]

// Reserved address 62820 [0xf564]

// Reserved address 62824 [0xf568]

// Reserved address 62828 [0xf56c]

// Reserved address 62832 [0xf570]

// Reserved address 62836 [0xf574]

// Reserved address 62840 [0xf578]

// Reserved address 62844 [0xf57c]

// Reserved address 62848 [0xf580]

// Reserved address 62852 [0xf584]

// Reserved address 62856 [0xf588]

// Reserved address 62860 [0xf58c]

// Reserved address 62864 [0xf590]

// Reserved address 62868 [0xf594]

// Reserved address 62872 [0xf598]

// Reserved address 62876 [0xf59c]

// Reserved address 62880 [0xf5a0]

// Reserved address 62884 [0xf5a4]

// Reserved address 62888 [0xf5a8]

// Reserved address 62892 [0xf5ac]

// Reserved address 62896 [0xf5b0]

// Reserved address 62900 [0xf5b4]

// Reserved address 62904 [0xf5b8]

// Reserved address 62908 [0xf5bc]

// Reserved address 62912 [0xf5c0]

// Reserved address 62916 [0xf5c4]

// Reserved address 62920 [0xf5c8]

// Reserved address 62924 [0xf5cc]

// Reserved address 62928 [0xf5d0]

// Reserved address 62932 [0xf5d4]

// Reserved address 62936 [0xf5d8]

// Reserved address 62940 [0xf5dc]

// Reserved address 62944 [0xf5e0]

// Reserved address 62948 [0xf5e4]

// Reserved address 62952 [0xf5e8]

// Reserved address 62956 [0xf5ec]

// Reserved address 62960 [0xf5f0]

// Reserved address 62964 [0xf5f4]

// Reserved address 62968 [0xf5f8]

// Reserved address 62972 [0xf5fc]

// Reserved address 62976 [0xf600]

// Reserved address 62980 [0xf604]

// Reserved address 62984 [0xf608]

// Reserved address 62988 [0xf60c]

// Reserved address 62992 [0xf610]

// Reserved address 62996 [0xf614]

// Reserved address 63000 [0xf618]

// Reserved address 63004 [0xf61c]

// Reserved address 63008 [0xf620]

// Reserved address 63012 [0xf624]

// Reserved address 63016 [0xf628]

// Reserved address 63020 [0xf62c]

// Reserved address 63024 [0xf630]

// Reserved address 63028 [0xf634]

// Reserved address 63032 [0xf638]

// Reserved address 63036 [0xf63c]

// Reserved address 63040 [0xf640]

// Reserved address 63044 [0xf644]

// Reserved address 63048 [0xf648]

// Reserved address 63052 [0xf64c]

// Reserved address 63056 [0xf650]

// Reserved address 63060 [0xf654]

// Reserved address 63064 [0xf658]

// Reserved address 63068 [0xf65c]

// Reserved address 63072 [0xf660]

// Reserved address 63076 [0xf664]

// Reserved address 63080 [0xf668]

// Reserved address 63084 [0xf66c]

// Reserved address 63088 [0xf670]

// Reserved address 63092 [0xf674]

// Reserved address 63096 [0xf678]

// Reserved address 63100 [0xf67c]

// Reserved address 63104 [0xf680]

// Reserved address 63108 [0xf684]

// Reserved address 63112 [0xf688]

// Reserved address 63116 [0xf68c]

// Reserved address 63120 [0xf690]

// Reserved address 63124 [0xf694]

// Reserved address 63128 [0xf698]

// Reserved address 63132 [0xf69c]

// Reserved address 63136 [0xf6a0]

// Reserved address 63140 [0xf6a4]

// Reserved address 63144 [0xf6a8]

// Reserved address 63148 [0xf6ac]

// Reserved address 63152 [0xf6b0]

// Reserved address 63156 [0xf6b4]

// Reserved address 63160 [0xf6b8]

// Reserved address 63164 [0xf6bc]

// Reserved address 63168 [0xf6c0]

// Reserved address 63172 [0xf6c4]

// Reserved address 63176 [0xf6c8]

// Reserved address 63180 [0xf6cc]

// Reserved address 63184 [0xf6d0]

// Reserved address 63188 [0xf6d4]

// Reserved address 63192 [0xf6d8]

// Reserved address 63196 [0xf6dc]

// Reserved address 63200 [0xf6e0]

// Reserved address 63204 [0xf6e4]

// Reserved address 63208 [0xf6e8]

// Reserved address 63212 [0xf6ec]

// Reserved address 63216 [0xf6f0]

// Reserved address 63220 [0xf6f4]

// Reserved address 63224 [0xf6f8]

// Reserved address 63228 [0xf6fc]

// Reserved address 63232 [0xf700]

// Reserved address 63236 [0xf704]

// Reserved address 63240 [0xf708]

// Reserved address 63244 [0xf70c]

// Reserved address 63248 [0xf710]

// Reserved address 63252 [0xf714]

// Reserved address 63256 [0xf718]

// Reserved address 63260 [0xf71c]

// Reserved address 63264 [0xf720]

// Reserved address 63268 [0xf724]

// Reserved address 63272 [0xf728]

// Reserved address 63276 [0xf72c]

// Reserved address 63280 [0xf730]

// Reserved address 63284 [0xf734]

// Reserved address 63288 [0xf738]

// Reserved address 63292 [0xf73c]

// Reserved address 63296 [0xf740]

// Reserved address 63300 [0xf744]

// Reserved address 63304 [0xf748]

// Reserved address 63308 [0xf74c]

// Reserved address 63312 [0xf750]

// Reserved address 63316 [0xf754]

// Reserved address 63320 [0xf758]

// Reserved address 63324 [0xf75c]

// Reserved address 63328 [0xf760]

// Reserved address 63332 [0xf764]

// Reserved address 63336 [0xf768]

// Reserved address 63340 [0xf76c]

// Reserved address 63344 [0xf770]

// Reserved address 63348 [0xf774]

// Reserved address 63352 [0xf778]

// Reserved address 63356 [0xf77c]

// Reserved address 63360 [0xf780]

// Reserved address 63364 [0xf784]

// Reserved address 63368 [0xf788]

// Reserved address 63372 [0xf78c]

// Reserved address 63376 [0xf790]

// Reserved address 63380 [0xf794]

// Reserved address 63384 [0xf798]

// Reserved address 63388 [0xf79c]

// Reserved address 63392 [0xf7a0]

// Reserved address 63396 [0xf7a4]

// Reserved address 63400 [0xf7a8]

// Reserved address 63404 [0xf7ac]

// Reserved address 63408 [0xf7b0]

// Reserved address 63412 [0xf7b4]

// Reserved address 63416 [0xf7b8]

// Reserved address 63420 [0xf7bc]

// Reserved address 63424 [0xf7c0]

// Reserved address 63428 [0xf7c4]

// Reserved address 63432 [0xf7c8]

// Reserved address 63436 [0xf7cc]

// Reserved address 63440 [0xf7d0]

// Reserved address 63444 [0xf7d4]

// Reserved address 63448 [0xf7d8]

// Reserved address 63452 [0xf7dc]

// Reserved address 63456 [0xf7e0]

// Reserved address 63460 [0xf7e4]

// Reserved address 63464 [0xf7e8]

// Reserved address 63468 [0xf7ec]

// Reserved address 63472 [0xf7f0]

// Reserved address 63476 [0xf7f4]

// Reserved address 63480 [0xf7f8]

// Reserved address 63484 [0xf7fc]

// Reserved address 63488 [0xf800]

// Reserved address 63492 [0xf804]

// Reserved address 63496 [0xf808]

// Reserved address 63500 [0xf80c]

// Reserved address 63504 [0xf810]

// Reserved address 63508 [0xf814]

// Reserved address 63512 [0xf818]

// Reserved address 63516 [0xf81c]

// Reserved address 63520 [0xf820]

// Reserved address 63524 [0xf824]

// Reserved address 63528 [0xf828]

// Reserved address 63532 [0xf82c]

// Reserved address 63536 [0xf830]

// Reserved address 63540 [0xf834]

// Reserved address 63544 [0xf838]

// Reserved address 63548 [0xf83c]

// Reserved address 63552 [0xf840]

// Reserved address 63556 [0xf844]

// Reserved address 63560 [0xf848]

// Reserved address 63564 [0xf84c]

// Reserved address 63568 [0xf850]

// Reserved address 63572 [0xf854]

// Reserved address 63576 [0xf858]

// Reserved address 63580 [0xf85c]

// Reserved address 63584 [0xf860]

// Reserved address 63588 [0xf864]

// Reserved address 63592 [0xf868]

// Reserved address 63596 [0xf86c]

// Reserved address 63600 [0xf870]

// Reserved address 63604 [0xf874]

// Reserved address 63608 [0xf878]

// Reserved address 63612 [0xf87c]

// Reserved address 63616 [0xf880]

// Reserved address 63620 [0xf884]

// Reserved address 63624 [0xf888]

// Reserved address 63628 [0xf88c]

// Reserved address 63632 [0xf890]

// Reserved address 63636 [0xf894]

// Reserved address 63640 [0xf898]

// Reserved address 63644 [0xf89c]

// Reserved address 63648 [0xf8a0]

// Reserved address 63652 [0xf8a4]

// Reserved address 63656 [0xf8a8]

// Reserved address 63660 [0xf8ac]

// Reserved address 63664 [0xf8b0]

// Reserved address 63668 [0xf8b4]

// Reserved address 63672 [0xf8b8]

// Reserved address 63676 [0xf8bc]

// Reserved address 63680 [0xf8c0]

// Reserved address 63684 [0xf8c4]

// Reserved address 63688 [0xf8c8]

// Reserved address 63692 [0xf8cc]

// Reserved address 63696 [0xf8d0]

// Reserved address 63700 [0xf8d4]

// Reserved address 63704 [0xf8d8]

// Reserved address 63708 [0xf8dc]

// Reserved address 63712 [0xf8e0]

// Reserved address 63716 [0xf8e4]

// Reserved address 63720 [0xf8e8]

// Reserved address 63724 [0xf8ec]

// Reserved address 63728 [0xf8f0]

// Reserved address 63732 [0xf8f4]

// Reserved address 63736 [0xf8f8]

// Reserved address 63740 [0xf8fc]

// Reserved address 63744 [0xf900]

// Reserved address 63748 [0xf904]

// Reserved address 63752 [0xf908]

// Reserved address 63756 [0xf90c]

// Reserved address 63760 [0xf910]

// Reserved address 63764 [0xf914]

// Reserved address 63768 [0xf918]

// Reserved address 63772 [0xf91c]

// Reserved address 63776 [0xf920]

// Reserved address 63780 [0xf924]

// Reserved address 63784 [0xf928]

// Reserved address 63788 [0xf92c]

// Reserved address 63792 [0xf930]

// Reserved address 63796 [0xf934]

// Reserved address 63800 [0xf938]

// Reserved address 63804 [0xf93c]

// Reserved address 63808 [0xf940]

// Reserved address 63812 [0xf944]

// Reserved address 63816 [0xf948]

// Reserved address 63820 [0xf94c]

// Reserved address 63824 [0xf950]

// Reserved address 63828 [0xf954]

// Reserved address 63832 [0xf958]

// Reserved address 63836 [0xf95c]

// Reserved address 63840 [0xf960]

// Reserved address 63844 [0xf964]

// Reserved address 63848 [0xf968]

// Reserved address 63852 [0xf96c]

// Reserved address 63856 [0xf970]

// Reserved address 63860 [0xf974]

// Reserved address 63864 [0xf978]

// Reserved address 63868 [0xf97c]

// Reserved address 63872 [0xf980]

// Reserved address 63876 [0xf984]

// Reserved address 63880 [0xf988]

// Reserved address 63884 [0xf98c]

// Reserved address 63888 [0xf990]

// Reserved address 63892 [0xf994]

// Reserved address 63896 [0xf998]

// Reserved address 63900 [0xf99c]

// Reserved address 63904 [0xf9a0]

// Reserved address 63908 [0xf9a4]

// Reserved address 63912 [0xf9a8]

// Reserved address 63916 [0xf9ac]

// Reserved address 63920 [0xf9b0]

// Reserved address 63924 [0xf9b4]

// Reserved address 63928 [0xf9b8]

// Reserved address 63932 [0xf9bc]

// Reserved address 63936 [0xf9c0]

// Reserved address 63940 [0xf9c4]

// Reserved address 63944 [0xf9c8]

// Reserved address 63948 [0xf9cc]

// Reserved address 63952 [0xf9d0]

// Reserved address 63956 [0xf9d4]

// Reserved address 63960 [0xf9d8]

// Reserved address 63964 [0xf9dc]

// Reserved address 63968 [0xf9e0]

// Reserved address 63972 [0xf9e4]

// Reserved address 63976 [0xf9e8]

// Reserved address 63980 [0xf9ec]

// Reserved address 63984 [0xf9f0]

// Reserved address 63988 [0xf9f4]

// Reserved address 63992 [0xf9f8]

// Reserved address 63996 [0xf9fc]

// Reserved address 64000 [0xfa00]

// Reserved address 64004 [0xfa04]

// Reserved address 64008 [0xfa08]

// Reserved address 64012 [0xfa0c]

// Reserved address 64016 [0xfa10]

// Reserved address 64020 [0xfa14]

// Reserved address 64024 [0xfa18]

// Reserved address 64028 [0xfa1c]

// Reserved address 64032 [0xfa20]

// Reserved address 64036 [0xfa24]

// Reserved address 64040 [0xfa28]

// Reserved address 64044 [0xfa2c]

// Reserved address 64048 [0xfa30]

// Reserved address 64052 [0xfa34]

// Reserved address 64056 [0xfa38]

// Reserved address 64060 [0xfa3c]

// Reserved address 64064 [0xfa40]

// Reserved address 64068 [0xfa44]

// Reserved address 64072 [0xfa48]

// Reserved address 64076 [0xfa4c]

// Reserved address 64080 [0xfa50]

// Reserved address 64084 [0xfa54]

// Reserved address 64088 [0xfa58]

// Reserved address 64092 [0xfa5c]

// Reserved address 64096 [0xfa60]

// Reserved address 64100 [0xfa64]

// Reserved address 64104 [0xfa68]

// Reserved address 64108 [0xfa6c]

// Reserved address 64112 [0xfa70]

// Reserved address 64116 [0xfa74]

// Reserved address 64120 [0xfa78]

// Reserved address 64124 [0xfa7c]

// Reserved address 64128 [0xfa80]

// Reserved address 64132 [0xfa84]

// Reserved address 64136 [0xfa88]

// Reserved address 64140 [0xfa8c]

// Reserved address 64144 [0xfa90]

// Reserved address 64148 [0xfa94]

// Reserved address 64152 [0xfa98]

// Reserved address 64156 [0xfa9c]

// Reserved address 64160 [0xfaa0]

// Reserved address 64164 [0xfaa4]

// Reserved address 64168 [0xfaa8]

// Reserved address 64172 [0xfaac]

// Reserved address 64176 [0xfab0]

// Reserved address 64180 [0xfab4]

// Reserved address 64184 [0xfab8]

// Reserved address 64188 [0xfabc]

// Reserved address 64192 [0xfac0]

// Reserved address 64196 [0xfac4]

// Reserved address 64200 [0xfac8]

// Reserved address 64204 [0xfacc]

// Reserved address 64208 [0xfad0]

// Reserved address 64212 [0xfad4]

// Reserved address 64216 [0xfad8]

// Reserved address 64220 [0xfadc]

// Reserved address 64224 [0xfae0]

// Reserved address 64228 [0xfae4]

// Reserved address 64232 [0xfae8]

// Reserved address 64236 [0xfaec]

// Reserved address 64240 [0xfaf0]

// Reserved address 64244 [0xfaf4]

// Reserved address 64248 [0xfaf8]

// Reserved address 64252 [0xfafc]

// Reserved address 64256 [0xfb00]

// Reserved address 64260 [0xfb04]

// Reserved address 64264 [0xfb08]

// Reserved address 64268 [0xfb0c]

// Reserved address 64272 [0xfb10]

// Reserved address 64276 [0xfb14]

// Reserved address 64280 [0xfb18]

// Reserved address 64284 [0xfb1c]

// Reserved address 64288 [0xfb20]

// Reserved address 64292 [0xfb24]

// Reserved address 64296 [0xfb28]

// Reserved address 64300 [0xfb2c]

// Reserved address 64304 [0xfb30]

// Reserved address 64308 [0xfb34]

// Reserved address 64312 [0xfb38]

// Reserved address 64316 [0xfb3c]

// Reserved address 64320 [0xfb40]

// Reserved address 64324 [0xfb44]

// Reserved address 64328 [0xfb48]

// Reserved address 64332 [0xfb4c]

// Reserved address 64336 [0xfb50]

// Reserved address 64340 [0xfb54]

// Reserved address 64344 [0xfb58]

// Reserved address 64348 [0xfb5c]

// Reserved address 64352 [0xfb60]

// Reserved address 64356 [0xfb64]

// Reserved address 64360 [0xfb68]

// Reserved address 64364 [0xfb6c]

// Reserved address 64368 [0xfb70]

// Reserved address 64372 [0xfb74]

// Reserved address 64376 [0xfb78]

// Reserved address 64380 [0xfb7c]

// Reserved address 64384 [0xfb80]

// Reserved address 64388 [0xfb84]

// Reserved address 64392 [0xfb88]

// Reserved address 64396 [0xfb8c]

// Reserved address 64400 [0xfb90]

// Reserved address 64404 [0xfb94]

// Reserved address 64408 [0xfb98]

// Reserved address 64412 [0xfb9c]

// Reserved address 64416 [0xfba0]

// Reserved address 64420 [0xfba4]

// Reserved address 64424 [0xfba8]

// Reserved address 64428 [0xfbac]

// Reserved address 64432 [0xfbb0]

// Reserved address 64436 [0xfbb4]

// Reserved address 64440 [0xfbb8]

// Reserved address 64444 [0xfbbc]

// Reserved address 64448 [0xfbc0]

// Reserved address 64452 [0xfbc4]

// Reserved address 64456 [0xfbc8]

// Reserved address 64460 [0xfbcc]

// Reserved address 64464 [0xfbd0]

// Reserved address 64468 [0xfbd4]

// Reserved address 64472 [0xfbd8]

// Reserved address 64476 [0xfbdc]

// Reserved address 64480 [0xfbe0]

// Reserved address 64484 [0xfbe4]

// Reserved address 64488 [0xfbe8]

// Reserved address 64492 [0xfbec]

// Reserved address 64496 [0xfbf0]

// Reserved address 64500 [0xfbf4]

// Reserved address 64504 [0xfbf8]

// Reserved address 64508 [0xfbfc]

// Reserved address 64512 [0xfc00]

// Reserved address 64516 [0xfc04]

// Reserved address 64520 [0xfc08]

// Reserved address 64524 [0xfc0c]

// Reserved address 64528 [0xfc10]

// Reserved address 64532 [0xfc14]

// Reserved address 64536 [0xfc18]

// Reserved address 64540 [0xfc1c]

// Reserved address 64544 [0xfc20]

// Reserved address 64548 [0xfc24]

// Reserved address 64552 [0xfc28]

// Reserved address 64556 [0xfc2c]

// Reserved address 64560 [0xfc30]

// Reserved address 64564 [0xfc34]

// Reserved address 64568 [0xfc38]

// Reserved address 64572 [0xfc3c]

// Reserved address 64576 [0xfc40]

// Reserved address 64580 [0xfc44]

// Reserved address 64584 [0xfc48]

// Reserved address 64588 [0xfc4c]

// Reserved address 64592 [0xfc50]

// Reserved address 64596 [0xfc54]

// Reserved address 64600 [0xfc58]

// Reserved address 64604 [0xfc5c]

// Reserved address 64608 [0xfc60]

// Reserved address 64612 [0xfc64]

// Reserved address 64616 [0xfc68]

// Reserved address 64620 [0xfc6c]

// Reserved address 64624 [0xfc70]

// Reserved address 64628 [0xfc74]

// Reserved address 64632 [0xfc78]

// Reserved address 64636 [0xfc7c]

// Reserved address 64640 [0xfc80]

// Reserved address 64644 [0xfc84]

// Reserved address 64648 [0xfc88]

// Reserved address 64652 [0xfc8c]

// Reserved address 64656 [0xfc90]

// Reserved address 64660 [0xfc94]

// Reserved address 64664 [0xfc98]

// Reserved address 64668 [0xfc9c]

// Reserved address 64672 [0xfca0]

// Reserved address 64676 [0xfca4]

// Reserved address 64680 [0xfca8]

// Reserved address 64684 [0xfcac]

// Reserved address 64688 [0xfcb0]

// Reserved address 64692 [0xfcb4]

// Reserved address 64696 [0xfcb8]

// Reserved address 64700 [0xfcbc]

// Reserved address 64704 [0xfcc0]

// Reserved address 64708 [0xfcc4]

// Reserved address 64712 [0xfcc8]

// Reserved address 64716 [0xfccc]

// Reserved address 64720 [0xfcd0]

// Reserved address 64724 [0xfcd4]

// Reserved address 64728 [0xfcd8]

// Reserved address 64732 [0xfcdc]

// Reserved address 64736 [0xfce0]

// Reserved address 64740 [0xfce4]

// Reserved address 64744 [0xfce8]

// Reserved address 64748 [0xfcec]

// Reserved address 64752 [0xfcf0]

// Reserved address 64756 [0xfcf4]

// Reserved address 64760 [0xfcf8]

// Reserved address 64764 [0xfcfc]

// Reserved address 64768 [0xfd00]

// Reserved address 64772 [0xfd04]

// Reserved address 64776 [0xfd08]

// Reserved address 64780 [0xfd0c]

// Reserved address 64784 [0xfd10]

// Reserved address 64788 [0xfd14]

// Reserved address 64792 [0xfd18]

// Reserved address 64796 [0xfd1c]

// Reserved address 64800 [0xfd20]

// Reserved address 64804 [0xfd24]

// Reserved address 64808 [0xfd28]

// Reserved address 64812 [0xfd2c]

// Reserved address 64816 [0xfd30]

// Reserved address 64820 [0xfd34]

// Reserved address 64824 [0xfd38]

// Reserved address 64828 [0xfd3c]

// Reserved address 64832 [0xfd40]

// Reserved address 64836 [0xfd44]

// Reserved address 64840 [0xfd48]

// Reserved address 64844 [0xfd4c]

// Reserved address 64848 [0xfd50]

// Reserved address 64852 [0xfd54]

// Reserved address 64856 [0xfd58]

// Reserved address 64860 [0xfd5c]

// Reserved address 64864 [0xfd60]

// Reserved address 64868 [0xfd64]

// Reserved address 64872 [0xfd68]

// Reserved address 64876 [0xfd6c]

// Reserved address 64880 [0xfd70]

// Reserved address 64884 [0xfd74]

// Reserved address 64888 [0xfd78]

// Reserved address 64892 [0xfd7c]

// Reserved address 64896 [0xfd80]

// Reserved address 64900 [0xfd84]

// Reserved address 64904 [0xfd88]

// Reserved address 64908 [0xfd8c]

// Reserved address 64912 [0xfd90]

// Reserved address 64916 [0xfd94]

// Reserved address 64920 [0xfd98]

// Reserved address 64924 [0xfd9c]

// Reserved address 64928 [0xfda0]

// Reserved address 64932 [0xfda4]

// Reserved address 64936 [0xfda8]

// Reserved address 64940 [0xfdac]

// Reserved address 64944 [0xfdb0]

// Reserved address 64948 [0xfdb4]

// Reserved address 64952 [0xfdb8]

// Reserved address 64956 [0xfdbc]

// Reserved address 64960 [0xfdc0]

// Reserved address 64964 [0xfdc4]

// Reserved address 64968 [0xfdc8]

// Reserved address 64972 [0xfdcc]

// Reserved address 64976 [0xfdd0]

// Reserved address 64980 [0xfdd4]

// Reserved address 64984 [0xfdd8]

// Reserved address 64988 [0xfddc]

// Reserved address 64992 [0xfde0]

// Reserved address 64996 [0xfde4]

// Reserved address 65000 [0xfde8]

// Reserved address 65004 [0xfdec]

// Reserved address 65008 [0xfdf0]

// Reserved address 65012 [0xfdf4]

// Reserved address 65016 [0xfdf8]

// Reserved address 65020 [0xfdfc]

// Reserved address 65024 [0xfe00]

// Reserved address 65028 [0xfe04]

// Reserved address 65032 [0xfe08]

// Reserved address 65036 [0xfe0c]

// Reserved address 65040 [0xfe10]

// Reserved address 65044 [0xfe14]

// Reserved address 65048 [0xfe18]

// Reserved address 65052 [0xfe1c]

// Reserved address 65056 [0xfe20]

// Reserved address 65060 [0xfe24]

// Reserved address 65064 [0xfe28]

// Reserved address 65068 [0xfe2c]

// Reserved address 65072 [0xfe30]

// Reserved address 65076 [0xfe34]

// Reserved address 65080 [0xfe38]

// Reserved address 65084 [0xfe3c]

// Reserved address 65088 [0xfe40]

// Reserved address 65092 [0xfe44]

// Reserved address 65096 [0xfe48]

// Reserved address 65100 [0xfe4c]

// Reserved address 65104 [0xfe50]

// Reserved address 65108 [0xfe54]

// Reserved address 65112 [0xfe58]

// Reserved address 65116 [0xfe5c]

// Reserved address 65120 [0xfe60]

// Reserved address 65124 [0xfe64]

// Reserved address 65128 [0xfe68]

// Reserved address 65132 [0xfe6c]

// Reserved address 65136 [0xfe70]

// Reserved address 65140 [0xfe74]

// Reserved address 65144 [0xfe78]

// Reserved address 65148 [0xfe7c]

// Reserved address 65152 [0xfe80]

// Reserved address 65156 [0xfe84]

// Reserved address 65160 [0xfe88]

// Reserved address 65164 [0xfe8c]

// Reserved address 65168 [0xfe90]

// Reserved address 65172 [0xfe94]

// Reserved address 65176 [0xfe98]

// Reserved address 65180 [0xfe9c]

// Reserved address 65184 [0xfea0]

// Reserved address 65188 [0xfea4]

// Reserved address 65192 [0xfea8]

// Reserved address 65196 [0xfeac]

// Reserved address 65200 [0xfeb0]

// Reserved address 65204 [0xfeb4]

// Reserved address 65208 [0xfeb8]

// Reserved address 65212 [0xfebc]

// Reserved address 65216 [0xfec0]

// Reserved address 65220 [0xfec4]

// Reserved address 65224 [0xfec8]

// Reserved address 65228 [0xfecc]

// Reserved address 65232 [0xfed0]

// Reserved address 65236 [0xfed4]

// Reserved address 65240 [0xfed8]

// Reserved address 65244 [0xfedc]

// Reserved address 65248 [0xfee0]

// Reserved address 65252 [0xfee4]

// Reserved address 65256 [0xfee8]

// Reserved address 65260 [0xfeec]

// Reserved address 65264 [0xfef0]

// Reserved address 65268 [0xfef4]

// Reserved address 65272 [0xfef8]

// Reserved address 65276 [0xfefc]

// Reserved address 65280 [0xff00]

// Reserved address 65284 [0xff04]

// Reserved address 65288 [0xff08]

// Reserved address 65292 [0xff0c]

// Reserved address 65296 [0xff10]

// Reserved address 65300 [0xff14]

// Reserved address 65304 [0xff18]

// Reserved address 65308 [0xff1c]

// Reserved address 65312 [0xff20]

// Reserved address 65316 [0xff24]

// Reserved address 65320 [0xff28]

// Reserved address 65324 [0xff2c]

// Reserved address 65328 [0xff30]

// Reserved address 65332 [0xff34]

// Reserved address 65336 [0xff38]

// Reserved address 65340 [0xff3c]

// Reserved address 65344 [0xff40]

// Reserved address 65348 [0xff44]

// Reserved address 65352 [0xff48]

// Reserved address 65356 [0xff4c]

// Reserved address 65360 [0xff50]

// Reserved address 65364 [0xff54]

// Reserved address 65368 [0xff58]

// Reserved address 65372 [0xff5c]

// Reserved address 65376 [0xff60]

// Reserved address 65380 [0xff64]

// Reserved address 65384 [0xff68]

// Reserved address 65388 [0xff6c]

// Reserved address 65392 [0xff70]

// Reserved address 65396 [0xff74]

// Reserved address 65400 [0xff78]

// Reserved address 65404 [0xff7c]

// Reserved address 65408 [0xff80]

// Reserved address 65412 [0xff84]

// Reserved address 65416 [0xff88]

// Reserved address 65420 [0xff8c]

// Reserved address 65424 [0xff90]

// Reserved address 65428 [0xff94]

// Reserved address 65432 [0xff98]

// Reserved address 65436 [0xff9c]

// Reserved address 65440 [0xffa0]

// Reserved address 65444 [0xffa4]

// Reserved address 65448 [0xffa8]

// Reserved address 65452 [0xffac]

// Reserved address 65456 [0xffb0]

// Reserved address 65460 [0xffb4]

// Reserved address 65464 [0xffb8]

// Reserved address 65468 [0xffbc]

// Reserved address 65472 [0xffc0]

// Reserved address 65476 [0xffc4]

// Reserved address 65480 [0xffc8]

// Reserved address 65484 [0xffcc]

// Reserved address 65488 [0xffd0]

// Reserved address 65492 [0xffd4]

// Reserved address 65496 [0xffd8]

// Reserved address 65500 [0xffdc]

// Reserved address 65504 [0xffe0]

// Reserved address 65508 [0xffe4]

// Reserved address 65512 [0xffe8]

// Reserved address 65516 [0xffec]

// Reserved address 65520 [0xfff0]

// Reserved address 65524 [0xfff4]

// Reserved address 65528 [0xfff8]

// Reserved address 65532 [0xfffc]

// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0                    _MK_ADDR_CONST(0x10000)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_SECURE                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_SCR                        0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_WORD_COUNT                         0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_RESET_MASK                         _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_READ_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_WRITE_MASK                         _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_CLK_OVR_ON_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_CLK_OVR_ON_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_CLK_OVR_ON_RANGE                   0:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_CLK_OVR_ON_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_CLK_OVR_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                       _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_TSA_SPARE_REGS_FIELD                       _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_TSA_SPARE_REGS_RANGE                       31:24
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_STATIC0_CSW_NVENCSWR_0
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0                       _MK_ADDR_CONST(0x10004)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_SCR                   0
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_RESET_VAL                     _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_RESET_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_REORDER_DEPTH_LIMIT_SHIFT                     _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_REORDER_DEPTH_LIMIT_FIELD                     _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_REORDER_DEPTH_LIMIT_RANGE                     8:0
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_REORDER_DEPTH_LIMIT_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_REORDER_DEPTH_LIMIT_DEFAULT                   _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                 NONE
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_REORDER_DEPTH_LIMIT_NONE                      _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_SO_DEV_HUBID_SHIFT                    _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_SO_DEV_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_SO_DEV_HUBID_RANGE                    9:9
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_SO_DEV_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_SO_DEV_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_SO_DEV_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_SO_DEV_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_SO_DEV_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_SO_DEV_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_SO_DEV_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_SHIFT                    _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_RANGE                    10:10
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_MEMTYPE_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_MEMTYPE_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_MEMTYPE_OVERRIDE_RANGE                        12:11
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_MEMTYPE_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_MEMTYPE_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_MEMTYPE_OVERRIDE_INIT_ENUM                    PASSTHRU
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_MEMTYPE_OVERRIDE_PASSTHRU                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_MEMTYPE_OVERRIDE_NORMAL                       _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_MEMTYPE_OVERRIDE_SO_DEV                       _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_OVERRIDE_RANGE                   13:13
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_NVENCSWR_0_NORMAL_HUBID_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_NVENC2_0
#define TSA_CONFIG_STATIC0_NVENC2_0                     _MK_ADDR_CONST(0x10008)
#define TSA_CONFIG_STATIC0_NVENC2_0_SECURE                      0x0
#define TSA_CONFIG_STATIC0_NVENC2_0_SCR                         0
#define TSA_CONFIG_STATIC0_NVENC2_0_WORD_COUNT                  0x1
#define TSA_CONFIG_STATIC0_NVENC2_0_RESET_VAL                   _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_NVENC2_0_RESET_MASK                  _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_NVENC2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVENC2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVENC2_0_READ_MASK                   _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_NVENC2_0_WRITE_MASK                  _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_NVENC2_0_HUB_MASK_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_NVENC2_0_HUB_MASK_FIELD                      _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_NVENC2_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_NVENC2_0_HUB_MASK_RANGE                      21:0
#define TSA_CONFIG_STATIC0_NVENC2_0_HUB_MASK_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_NVENC2_0_HUB_MASK_DEFAULT                    _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_NVENC2_0_HUB_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_NVENC2_0_HUB_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVENC2_0_HUB_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVENC2_0_HUB_MASK_INIT_ENUM                  ONEKB
#define TSA_CONFIG_STATIC0_NVENC2_0_HUB_MASK_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_NVENC2_0_HUB_MASK_ONEKB                      _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_NVENC2_0_ERR_HANDLING_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_NVENC2_0_ERR_HANDLING_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_NVENC2_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_NVENC2_0_ERR_HANDLING_OVR_MODE_RANGE                 31:30
#define TSA_CONFIG_STATIC0_NVENC2_0_ERR_HANDLING_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_NVENC2_0_ERR_HANDLING_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_NVENC2_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_NVENC2_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVENC2_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVENC2_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                     MODE2
#define TSA_CONFIG_STATIC0_NVENC2_0_ERR_HANDLING_OVR_MODE_MODE0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_NVENC2_0_ERR_HANDLING_OVR_MODE_MODE1                 _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_NVENC2_0_ERR_HANDLING_OVR_MODE_MODE2                 _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_NVENC2_0
#define TSA_CONFIG_STATIC1_NVENC2_0                     _MK_ADDR_CONST(0x1000c)
#define TSA_CONFIG_STATIC1_NVENC2_0_SECURE                      0x0
#define TSA_CONFIG_STATIC1_NVENC2_0_SCR                         0
#define TSA_CONFIG_STATIC1_NVENC2_0_WORD_COUNT                  0x1
#define TSA_CONFIG_STATIC1_NVENC2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC2_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_NVENC2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC2_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_NVENC2_0_WRITE_MASK                  _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_NVENC2_0_RCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_NVENC2_0_RCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVENC2_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_NVENC2_0_RCLK_OVERRIDE_RANGE                 0:0
#define TSA_CONFIG_STATIC1_NVENC2_0_RCLK_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_NVENC2_0_RCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC2_0_RCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVENC2_0_RCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC2_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC2_0_RCLK_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_NVENC2_0_RCLK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVENC2_0_RCLK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_NVENC2_0_WCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_NVENC2_0_WCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVENC2_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_NVENC2_0_WCLK_OVERRIDE_RANGE                 1:1
#define TSA_CONFIG_STATIC1_NVENC2_0_WCLK_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_NVENC2_0_WCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC2_0_WCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVENC2_0_WCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC2_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC2_0_WCLK_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_NVENC2_0_WCLK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVENC2_0_WCLK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVERRIDE_RANGE                 2:2
#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVR_MODE_RANGE                 3:3
#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVR_MODE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVR_MODE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVENC2_0_CCLK_OVR_MODE_ENABLE                        _MK_ENUM_CONST(1)


// Register TSA_CONFIG_INTERNAL_MSE2_ARB_0
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0                  _MK_ADDR_CONST(0x10010)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_SECURE                   0x0
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_SCR                      0
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_WORD_COUNT                       0x1
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_RESET_VAL                        _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_RESET_MASK                       _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_READ_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_WRITE_MASK                       _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_WR_WEIGHT_SHIFT                  _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_WR_WEIGHT_FIELD                  _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_MSE2_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_WR_WEIGHT_RANGE                  4:0
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_WR_WEIGHT_WOFFSET                        0x0
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_WR_WEIGHT_DEFAULT                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_WR_WEIGHT_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_WR_WEIGHT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_RD_WEIGHT_SHIFT                  _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_RD_WEIGHT_FIELD                  _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_MSE2_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_RD_WEIGHT_RANGE                  12:8
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_RD_WEIGHT_WOFFSET                        0x0
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_RD_WEIGHT_DEFAULT                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_RD_WEIGHT_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_RD_WEIGHT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_WEIGHT_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_WEIGHT_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_MSE2_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_WEIGHT_OVR_MODE_RANGE                    17:16
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_WEIGHT_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_WEIGHT_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_MSE2_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 65556 [0x10014]

// Reserved address 65560 [0x10018]

// Reserved address 65564 [0x1001c]

// Reserved address 65568 [0x10020]

// Reserved address 65572 [0x10024]

// Reserved address 65576 [0x10028]

// Reserved address 65580 [0x1002c]

// Reserved address 65584 [0x10030]

// Reserved address 65588 [0x10034]

// Reserved address 65592 [0x10038]

// Reserved address 65596 [0x1003c]

// Reserved address 65600 [0x10040]

// Reserved address 65604 [0x10044]

// Reserved address 65608 [0x10048]

// Reserved address 65612 [0x1004c]

// Reserved address 65616 [0x10050]

// Reserved address 65620 [0x10054]

// Reserved address 65624 [0x10058]

// Reserved address 65628 [0x1005c]

// Reserved address 65632 [0x10060]

// Reserved address 65636 [0x10064]

// Reserved address 65640 [0x10068]

// Reserved address 65644 [0x1006c]

// Reserved address 65648 [0x10070]

// Reserved address 65652 [0x10074]

// Reserved address 65656 [0x10078]

// Reserved address 65660 [0x1007c]

// Reserved address 65664 [0x10080]

// Reserved address 65668 [0x10084]

// Reserved address 65672 [0x10088]

// Reserved address 65676 [0x1008c]

// Reserved address 65680 [0x10090]

// Reserved address 65684 [0x10094]

// Reserved address 65688 [0x10098]

// Reserved address 65692 [0x1009c]

// Reserved address 65696 [0x100a0]

// Reserved address 65700 [0x100a4]

// Reserved address 65704 [0x100a8]

// Reserved address 65708 [0x100ac]

// Reserved address 65712 [0x100b0]

// Reserved address 65716 [0x100b4]

// Reserved address 65720 [0x100b8]

// Reserved address 65724 [0x100bc]

// Reserved address 65728 [0x100c0]

// Reserved address 65732 [0x100c4]

// Reserved address 65736 [0x100c8]

// Reserved address 65740 [0x100cc]

// Reserved address 65744 [0x100d0]

// Reserved address 65748 [0x100d4]

// Reserved address 65752 [0x100d8]

// Reserved address 65756 [0x100dc]

// Reserved address 65760 [0x100e0]

// Reserved address 65764 [0x100e4]

// Reserved address 65768 [0x100e8]

// Reserved address 65772 [0x100ec]

// Reserved address 65776 [0x100f0]

// Reserved address 65780 [0x100f4]

// Reserved address 65784 [0x100f8]

// Reserved address 65788 [0x100fc]

// Reserved address 65792 [0x10100]

// Reserved address 65796 [0x10104]

// Reserved address 65800 [0x10108]

// Reserved address 65804 [0x1010c]

// Reserved address 65808 [0x10110]

// Reserved address 65812 [0x10114]

// Reserved address 65816 [0x10118]

// Reserved address 65820 [0x1011c]

// Reserved address 65824 [0x10120]

// Reserved address 65828 [0x10124]

// Reserved address 65832 [0x10128]

// Reserved address 65836 [0x1012c]

// Reserved address 65840 [0x10130]

// Reserved address 65844 [0x10134]

// Reserved address 65848 [0x10138]

// Reserved address 65852 [0x1013c]

// Reserved address 65856 [0x10140]

// Reserved address 65860 [0x10144]

// Reserved address 65864 [0x10148]

// Reserved address 65868 [0x1014c]

// Reserved address 65872 [0x10150]

// Reserved address 65876 [0x10154]

// Reserved address 65880 [0x10158]

// Reserved address 65884 [0x1015c]

// Reserved address 65888 [0x10160]

// Reserved address 65892 [0x10164]

// Reserved address 65896 [0x10168]

// Reserved address 65900 [0x1016c]

// Reserved address 65904 [0x10170]

// Reserved address 65908 [0x10174]

// Reserved address 65912 [0x10178]

// Reserved address 65916 [0x1017c]

// Reserved address 65920 [0x10180]

// Reserved address 65924 [0x10184]

// Reserved address 65928 [0x10188]

// Reserved address 65932 [0x1018c]

// Reserved address 65936 [0x10190]

// Reserved address 65940 [0x10194]

// Reserved address 65944 [0x10198]

// Reserved address 65948 [0x1019c]

// Reserved address 65952 [0x101a0]

// Reserved address 65956 [0x101a4]

// Reserved address 65960 [0x101a8]

// Reserved address 65964 [0x101ac]

// Reserved address 65968 [0x101b0]

// Reserved address 65972 [0x101b4]

// Reserved address 65976 [0x101b8]

// Reserved address 65980 [0x101bc]

// Reserved address 65984 [0x101c0]

// Reserved address 65988 [0x101c4]

// Reserved address 65992 [0x101c8]

// Reserved address 65996 [0x101cc]

// Reserved address 66000 [0x101d0]

// Reserved address 66004 [0x101d4]

// Reserved address 66008 [0x101d8]

// Reserved address 66012 [0x101dc]

// Reserved address 66016 [0x101e0]

// Reserved address 66020 [0x101e4]

// Reserved address 66024 [0x101e8]

// Reserved address 66028 [0x101ec]

// Reserved address 66032 [0x101f0]

// Reserved address 66036 [0x101f4]

// Reserved address 66040 [0x101f8]

// Reserved address 66044 [0x101fc]

// Reserved address 66048 [0x10200]

// Reserved address 66052 [0x10204]

// Reserved address 66056 [0x10208]

// Reserved address 66060 [0x1020c]

// Reserved address 66064 [0x10210]

// Reserved address 66068 [0x10214]

// Reserved address 66072 [0x10218]

// Reserved address 66076 [0x1021c]

// Reserved address 66080 [0x10220]

// Reserved address 66084 [0x10224]

// Reserved address 66088 [0x10228]

// Reserved address 66092 [0x1022c]

// Reserved address 66096 [0x10230]

// Reserved address 66100 [0x10234]

// Reserved address 66104 [0x10238]

// Reserved address 66108 [0x1023c]

// Reserved address 66112 [0x10240]

// Reserved address 66116 [0x10244]

// Reserved address 66120 [0x10248]

// Reserved address 66124 [0x1024c]

// Reserved address 66128 [0x10250]

// Reserved address 66132 [0x10254]

// Reserved address 66136 [0x10258]

// Reserved address 66140 [0x1025c]

// Reserved address 66144 [0x10260]

// Reserved address 66148 [0x10264]

// Reserved address 66152 [0x10268]

// Reserved address 66156 [0x1026c]

// Reserved address 66160 [0x10270]

// Reserved address 66164 [0x10274]

// Reserved address 66168 [0x10278]

// Reserved address 66172 [0x1027c]

// Reserved address 66176 [0x10280]

// Reserved address 66180 [0x10284]

// Reserved address 66184 [0x10288]

// Reserved address 66188 [0x1028c]

// Reserved address 66192 [0x10290]

// Reserved address 66196 [0x10294]

// Reserved address 66200 [0x10298]

// Reserved address 66204 [0x1029c]

// Reserved address 66208 [0x102a0]

// Reserved address 66212 [0x102a4]

// Reserved address 66216 [0x102a8]

// Reserved address 66220 [0x102ac]

// Reserved address 66224 [0x102b0]

// Reserved address 66228 [0x102b4]

// Reserved address 66232 [0x102b8]

// Reserved address 66236 [0x102bc]

// Reserved address 66240 [0x102c0]

// Reserved address 66244 [0x102c4]

// Reserved address 66248 [0x102c8]

// Reserved address 66252 [0x102cc]

// Reserved address 66256 [0x102d0]

// Reserved address 66260 [0x102d4]

// Reserved address 66264 [0x102d8]

// Reserved address 66268 [0x102dc]

// Reserved address 66272 [0x102e0]

// Reserved address 66276 [0x102e4]

// Reserved address 66280 [0x102e8]

// Reserved address 66284 [0x102ec]

// Reserved address 66288 [0x102f0]

// Reserved address 66292 [0x102f4]

// Reserved address 66296 [0x102f8]

// Reserved address 66300 [0x102fc]

// Reserved address 66304 [0x10300]

// Reserved address 66308 [0x10304]

// Reserved address 66312 [0x10308]

// Reserved address 66316 [0x1030c]

// Reserved address 66320 [0x10310]

// Reserved address 66324 [0x10314]

// Reserved address 66328 [0x10318]

// Reserved address 66332 [0x1031c]

// Reserved address 66336 [0x10320]

// Reserved address 66340 [0x10324]

// Reserved address 66344 [0x10328]

// Reserved address 66348 [0x1032c]

// Reserved address 66352 [0x10330]

// Reserved address 66356 [0x10334]

// Reserved address 66360 [0x10338]

// Reserved address 66364 [0x1033c]

// Reserved address 66368 [0x10340]

// Reserved address 66372 [0x10344]

// Reserved address 66376 [0x10348]

// Reserved address 66380 [0x1034c]

// Reserved address 66384 [0x10350]

// Reserved address 66388 [0x10354]

// Reserved address 66392 [0x10358]

// Reserved address 66396 [0x1035c]

// Reserved address 66400 [0x10360]

// Reserved address 66404 [0x10364]

// Reserved address 66408 [0x10368]

// Reserved address 66412 [0x1036c]

// Reserved address 66416 [0x10370]

// Reserved address 66420 [0x10374]

// Reserved address 66424 [0x10378]

// Reserved address 66428 [0x1037c]

// Reserved address 66432 [0x10380]

// Reserved address 66436 [0x10384]

// Reserved address 66440 [0x10388]

// Reserved address 66444 [0x1038c]

// Reserved address 66448 [0x10390]

// Reserved address 66452 [0x10394]

// Reserved address 66456 [0x10398]

// Reserved address 66460 [0x1039c]

// Reserved address 66464 [0x103a0]

// Reserved address 66468 [0x103a4]

// Reserved address 66472 [0x103a8]

// Reserved address 66476 [0x103ac]

// Reserved address 66480 [0x103b0]

// Reserved address 66484 [0x103b4]

// Reserved address 66488 [0x103b8]

// Reserved address 66492 [0x103bc]

// Reserved address 66496 [0x103c0]

// Reserved address 66500 [0x103c4]

// Reserved address 66504 [0x103c8]

// Reserved address 66508 [0x103cc]

// Reserved address 66512 [0x103d0]

// Reserved address 66516 [0x103d4]

// Reserved address 66520 [0x103d8]

// Reserved address 66524 [0x103dc]

// Reserved address 66528 [0x103e0]

// Reserved address 66532 [0x103e4]

// Reserved address 66536 [0x103e8]

// Reserved address 66540 [0x103ec]

// Reserved address 66544 [0x103f0]

// Reserved address 66548 [0x103f4]

// Reserved address 66552 [0x103f8]

// Reserved address 66556 [0x103fc]

// Reserved address 66560 [0x10400]

// Reserved address 66564 [0x10404]

// Reserved address 66568 [0x10408]

// Reserved address 66572 [0x1040c]

// Reserved address 66576 [0x10410]

// Reserved address 66580 [0x10414]

// Reserved address 66584 [0x10418]

// Reserved address 66588 [0x1041c]

// Reserved address 66592 [0x10420]

// Reserved address 66596 [0x10424]

// Reserved address 66600 [0x10428]

// Reserved address 66604 [0x1042c]

// Reserved address 66608 [0x10430]

// Reserved address 66612 [0x10434]

// Reserved address 66616 [0x10438]

// Reserved address 66620 [0x1043c]

// Reserved address 66624 [0x10440]

// Reserved address 66628 [0x10444]

// Reserved address 66632 [0x10448]

// Reserved address 66636 [0x1044c]

// Reserved address 66640 [0x10450]

// Reserved address 66644 [0x10454]

// Reserved address 66648 [0x10458]

// Reserved address 66652 [0x1045c]

// Reserved address 66656 [0x10460]

// Reserved address 66660 [0x10464]

// Reserved address 66664 [0x10468]

// Reserved address 66668 [0x1046c]

// Reserved address 66672 [0x10470]

// Reserved address 66676 [0x10474]

// Reserved address 66680 [0x10478]

// Reserved address 66684 [0x1047c]

// Reserved address 66688 [0x10480]

// Reserved address 66692 [0x10484]

// Reserved address 66696 [0x10488]

// Reserved address 66700 [0x1048c]

// Reserved address 66704 [0x10490]

// Reserved address 66708 [0x10494]

// Reserved address 66712 [0x10498]

// Reserved address 66716 [0x1049c]

// Reserved address 66720 [0x104a0]

// Reserved address 66724 [0x104a4]

// Reserved address 66728 [0x104a8]

// Reserved address 66732 [0x104ac]

// Reserved address 66736 [0x104b0]

// Reserved address 66740 [0x104b4]

// Reserved address 66744 [0x104b8]

// Reserved address 66748 [0x104bc]

// Reserved address 66752 [0x104c0]

// Reserved address 66756 [0x104c4]

// Reserved address 66760 [0x104c8]

// Reserved address 66764 [0x104cc]

// Reserved address 66768 [0x104d0]

// Reserved address 66772 [0x104d4]

// Reserved address 66776 [0x104d8]

// Reserved address 66780 [0x104dc]

// Reserved address 66784 [0x104e0]

// Reserved address 66788 [0x104e4]

// Reserved address 66792 [0x104e8]

// Reserved address 66796 [0x104ec]

// Reserved address 66800 [0x104f0]

// Reserved address 66804 [0x104f4]

// Reserved address 66808 [0x104f8]

// Reserved address 66812 [0x104fc]

// Reserved address 66816 [0x10500]

// Reserved address 66820 [0x10504]

// Reserved address 66824 [0x10508]

// Reserved address 66828 [0x1050c]

// Reserved address 66832 [0x10510]

// Reserved address 66836 [0x10514]

// Reserved address 66840 [0x10518]

// Reserved address 66844 [0x1051c]

// Reserved address 66848 [0x10520]

// Reserved address 66852 [0x10524]

// Reserved address 66856 [0x10528]

// Reserved address 66860 [0x1052c]

// Reserved address 66864 [0x10530]

// Reserved address 66868 [0x10534]

// Reserved address 66872 [0x10538]

// Reserved address 66876 [0x1053c]

// Reserved address 66880 [0x10540]

// Reserved address 66884 [0x10544]

// Reserved address 66888 [0x10548]

// Reserved address 66892 [0x1054c]

// Reserved address 66896 [0x10550]

// Reserved address 66900 [0x10554]

// Reserved address 66904 [0x10558]

// Reserved address 66908 [0x1055c]

// Reserved address 66912 [0x10560]

// Reserved address 66916 [0x10564]

// Reserved address 66920 [0x10568]

// Reserved address 66924 [0x1056c]

// Reserved address 66928 [0x10570]

// Reserved address 66932 [0x10574]

// Reserved address 66936 [0x10578]

// Reserved address 66940 [0x1057c]

// Reserved address 66944 [0x10580]

// Reserved address 66948 [0x10584]

// Reserved address 66952 [0x10588]

// Reserved address 66956 [0x1058c]

// Reserved address 66960 [0x10590]

// Reserved address 66964 [0x10594]

// Reserved address 66968 [0x10598]

// Reserved address 66972 [0x1059c]

// Reserved address 66976 [0x105a0]

// Reserved address 66980 [0x105a4]

// Reserved address 66984 [0x105a8]

// Reserved address 66988 [0x105ac]

// Reserved address 66992 [0x105b0]

// Reserved address 66996 [0x105b4]

// Reserved address 67000 [0x105b8]

// Reserved address 67004 [0x105bc]

// Reserved address 67008 [0x105c0]

// Reserved address 67012 [0x105c4]

// Reserved address 67016 [0x105c8]

// Reserved address 67020 [0x105cc]

// Reserved address 67024 [0x105d0]

// Reserved address 67028 [0x105d4]

// Reserved address 67032 [0x105d8]

// Reserved address 67036 [0x105dc]

// Reserved address 67040 [0x105e0]

// Reserved address 67044 [0x105e4]

// Reserved address 67048 [0x105e8]

// Reserved address 67052 [0x105ec]

// Reserved address 67056 [0x105f0]

// Reserved address 67060 [0x105f4]

// Reserved address 67064 [0x105f8]

// Reserved address 67068 [0x105fc]

// Reserved address 67072 [0x10600]

// Reserved address 67076 [0x10604]

// Reserved address 67080 [0x10608]

// Reserved address 67084 [0x1060c]

// Reserved address 67088 [0x10610]

// Reserved address 67092 [0x10614]

// Reserved address 67096 [0x10618]

// Reserved address 67100 [0x1061c]

// Reserved address 67104 [0x10620]

// Reserved address 67108 [0x10624]

// Reserved address 67112 [0x10628]

// Reserved address 67116 [0x1062c]

// Reserved address 67120 [0x10630]

// Reserved address 67124 [0x10634]

// Reserved address 67128 [0x10638]

// Reserved address 67132 [0x1063c]

// Reserved address 67136 [0x10640]

// Reserved address 67140 [0x10644]

// Reserved address 67144 [0x10648]

// Reserved address 67148 [0x1064c]

// Reserved address 67152 [0x10650]

// Reserved address 67156 [0x10654]

// Reserved address 67160 [0x10658]

// Reserved address 67164 [0x1065c]

// Reserved address 67168 [0x10660]

// Reserved address 67172 [0x10664]

// Reserved address 67176 [0x10668]

// Reserved address 67180 [0x1066c]

// Reserved address 67184 [0x10670]

// Reserved address 67188 [0x10674]

// Reserved address 67192 [0x10678]

// Reserved address 67196 [0x1067c]

// Reserved address 67200 [0x10680]

// Reserved address 67204 [0x10684]

// Reserved address 67208 [0x10688]

// Reserved address 67212 [0x1068c]

// Reserved address 67216 [0x10690]

// Reserved address 67220 [0x10694]

// Reserved address 67224 [0x10698]

// Reserved address 67228 [0x1069c]

// Reserved address 67232 [0x106a0]

// Reserved address 67236 [0x106a4]

// Reserved address 67240 [0x106a8]

// Reserved address 67244 [0x106ac]

// Reserved address 67248 [0x106b0]

// Reserved address 67252 [0x106b4]

// Reserved address 67256 [0x106b8]

// Reserved address 67260 [0x106bc]

// Reserved address 67264 [0x106c0]

// Reserved address 67268 [0x106c4]

// Reserved address 67272 [0x106c8]

// Reserved address 67276 [0x106cc]

// Reserved address 67280 [0x106d0]

// Reserved address 67284 [0x106d4]

// Reserved address 67288 [0x106d8]

// Reserved address 67292 [0x106dc]

// Reserved address 67296 [0x106e0]

// Reserved address 67300 [0x106e4]

// Reserved address 67304 [0x106e8]

// Reserved address 67308 [0x106ec]

// Reserved address 67312 [0x106f0]

// Reserved address 67316 [0x106f4]

// Reserved address 67320 [0x106f8]

// Reserved address 67324 [0x106fc]

// Reserved address 67328 [0x10700]

// Reserved address 67332 [0x10704]

// Reserved address 67336 [0x10708]

// Reserved address 67340 [0x1070c]

// Reserved address 67344 [0x10710]

// Reserved address 67348 [0x10714]

// Reserved address 67352 [0x10718]

// Reserved address 67356 [0x1071c]

// Reserved address 67360 [0x10720]

// Reserved address 67364 [0x10724]

// Reserved address 67368 [0x10728]

// Reserved address 67372 [0x1072c]

// Reserved address 67376 [0x10730]

// Reserved address 67380 [0x10734]

// Reserved address 67384 [0x10738]

// Reserved address 67388 [0x1073c]

// Reserved address 67392 [0x10740]

// Reserved address 67396 [0x10744]

// Reserved address 67400 [0x10748]

// Reserved address 67404 [0x1074c]

// Reserved address 67408 [0x10750]

// Reserved address 67412 [0x10754]

// Reserved address 67416 [0x10758]

// Reserved address 67420 [0x1075c]

// Reserved address 67424 [0x10760]

// Reserved address 67428 [0x10764]

// Reserved address 67432 [0x10768]

// Reserved address 67436 [0x1076c]

// Reserved address 67440 [0x10770]

// Reserved address 67444 [0x10774]

// Reserved address 67448 [0x10778]

// Reserved address 67452 [0x1077c]

// Reserved address 67456 [0x10780]

// Reserved address 67460 [0x10784]

// Reserved address 67464 [0x10788]

// Reserved address 67468 [0x1078c]

// Reserved address 67472 [0x10790]

// Reserved address 67476 [0x10794]

// Reserved address 67480 [0x10798]

// Reserved address 67484 [0x1079c]

// Reserved address 67488 [0x107a0]

// Reserved address 67492 [0x107a4]

// Reserved address 67496 [0x107a8]

// Reserved address 67500 [0x107ac]

// Reserved address 67504 [0x107b0]

// Reserved address 67508 [0x107b4]

// Reserved address 67512 [0x107b8]

// Reserved address 67516 [0x107bc]

// Reserved address 67520 [0x107c0]

// Reserved address 67524 [0x107c4]

// Reserved address 67528 [0x107c8]

// Reserved address 67532 [0x107cc]

// Reserved address 67536 [0x107d0]

// Reserved address 67540 [0x107d4]

// Reserved address 67544 [0x107d8]

// Reserved address 67548 [0x107dc]

// Reserved address 67552 [0x107e0]

// Reserved address 67556 [0x107e4]

// Reserved address 67560 [0x107e8]

// Reserved address 67564 [0x107ec]

// Reserved address 67568 [0x107f0]

// Reserved address 67572 [0x107f4]

// Reserved address 67576 [0x107f8]

// Reserved address 67580 [0x107fc]

// Reserved address 67584 [0x10800]

// Reserved address 67588 [0x10804]

// Reserved address 67592 [0x10808]

// Reserved address 67596 [0x1080c]

// Reserved address 67600 [0x10810]

// Reserved address 67604 [0x10814]

// Reserved address 67608 [0x10818]

// Reserved address 67612 [0x1081c]

// Reserved address 67616 [0x10820]

// Reserved address 67620 [0x10824]

// Reserved address 67624 [0x10828]

// Reserved address 67628 [0x1082c]

// Reserved address 67632 [0x10830]

// Reserved address 67636 [0x10834]

// Reserved address 67640 [0x10838]

// Reserved address 67644 [0x1083c]

// Reserved address 67648 [0x10840]

// Reserved address 67652 [0x10844]

// Reserved address 67656 [0x10848]

// Reserved address 67660 [0x1084c]

// Reserved address 67664 [0x10850]

// Reserved address 67668 [0x10854]

// Reserved address 67672 [0x10858]

// Reserved address 67676 [0x1085c]

// Reserved address 67680 [0x10860]

// Reserved address 67684 [0x10864]

// Reserved address 67688 [0x10868]

// Reserved address 67692 [0x1086c]

// Reserved address 67696 [0x10870]

// Reserved address 67700 [0x10874]

// Reserved address 67704 [0x10878]

// Reserved address 67708 [0x1087c]

// Reserved address 67712 [0x10880]

// Reserved address 67716 [0x10884]

// Reserved address 67720 [0x10888]

// Reserved address 67724 [0x1088c]

// Reserved address 67728 [0x10890]

// Reserved address 67732 [0x10894]

// Reserved address 67736 [0x10898]

// Reserved address 67740 [0x1089c]

// Reserved address 67744 [0x108a0]

// Reserved address 67748 [0x108a4]

// Reserved address 67752 [0x108a8]

// Reserved address 67756 [0x108ac]

// Reserved address 67760 [0x108b0]

// Reserved address 67764 [0x108b4]

// Reserved address 67768 [0x108b8]

// Reserved address 67772 [0x108bc]

// Reserved address 67776 [0x108c0]

// Reserved address 67780 [0x108c4]

// Reserved address 67784 [0x108c8]

// Reserved address 67788 [0x108cc]

// Reserved address 67792 [0x108d0]

// Reserved address 67796 [0x108d4]

// Reserved address 67800 [0x108d8]

// Reserved address 67804 [0x108dc]

// Reserved address 67808 [0x108e0]

// Reserved address 67812 [0x108e4]

// Reserved address 67816 [0x108e8]

// Reserved address 67820 [0x108ec]

// Reserved address 67824 [0x108f0]

// Reserved address 67828 [0x108f4]

// Reserved address 67832 [0x108f8]

// Reserved address 67836 [0x108fc]

// Reserved address 67840 [0x10900]

// Reserved address 67844 [0x10904]

// Reserved address 67848 [0x10908]

// Reserved address 67852 [0x1090c]

// Reserved address 67856 [0x10910]

// Reserved address 67860 [0x10914]

// Reserved address 67864 [0x10918]

// Reserved address 67868 [0x1091c]

// Reserved address 67872 [0x10920]

// Reserved address 67876 [0x10924]

// Reserved address 67880 [0x10928]

// Reserved address 67884 [0x1092c]

// Reserved address 67888 [0x10930]

// Reserved address 67892 [0x10934]

// Reserved address 67896 [0x10938]

// Reserved address 67900 [0x1093c]

// Reserved address 67904 [0x10940]

// Reserved address 67908 [0x10944]

// Reserved address 67912 [0x10948]

// Reserved address 67916 [0x1094c]

// Reserved address 67920 [0x10950]

// Reserved address 67924 [0x10954]

// Reserved address 67928 [0x10958]

// Reserved address 67932 [0x1095c]

// Reserved address 67936 [0x10960]

// Reserved address 67940 [0x10964]

// Reserved address 67944 [0x10968]

// Reserved address 67948 [0x1096c]

// Reserved address 67952 [0x10970]

// Reserved address 67956 [0x10974]

// Reserved address 67960 [0x10978]

// Reserved address 67964 [0x1097c]

// Reserved address 67968 [0x10980]

// Reserved address 67972 [0x10984]

// Reserved address 67976 [0x10988]

// Reserved address 67980 [0x1098c]

// Reserved address 67984 [0x10990]

// Reserved address 67988 [0x10994]

// Reserved address 67992 [0x10998]

// Reserved address 67996 [0x1099c]

// Reserved address 68000 [0x109a0]

// Reserved address 68004 [0x109a4]

// Reserved address 68008 [0x109a8]

// Reserved address 68012 [0x109ac]

// Reserved address 68016 [0x109b0]

// Reserved address 68020 [0x109b4]

// Reserved address 68024 [0x109b8]

// Reserved address 68028 [0x109bc]

// Reserved address 68032 [0x109c0]

// Reserved address 68036 [0x109c4]

// Reserved address 68040 [0x109c8]

// Reserved address 68044 [0x109cc]

// Reserved address 68048 [0x109d0]

// Reserved address 68052 [0x109d4]

// Reserved address 68056 [0x109d8]

// Reserved address 68060 [0x109dc]

// Reserved address 68064 [0x109e0]

// Reserved address 68068 [0x109e4]

// Reserved address 68072 [0x109e8]

// Reserved address 68076 [0x109ec]

// Reserved address 68080 [0x109f0]

// Reserved address 68084 [0x109f4]

// Reserved address 68088 [0x109f8]

// Reserved address 68092 [0x109fc]

// Reserved address 68096 [0x10a00]

// Reserved address 68100 [0x10a04]

// Reserved address 68104 [0x10a08]

// Reserved address 68108 [0x10a0c]

// Reserved address 68112 [0x10a10]

// Reserved address 68116 [0x10a14]

// Reserved address 68120 [0x10a18]

// Reserved address 68124 [0x10a1c]

// Reserved address 68128 [0x10a20]

// Reserved address 68132 [0x10a24]

// Reserved address 68136 [0x10a28]

// Reserved address 68140 [0x10a2c]

// Reserved address 68144 [0x10a30]

// Reserved address 68148 [0x10a34]

// Reserved address 68152 [0x10a38]

// Reserved address 68156 [0x10a3c]

// Reserved address 68160 [0x10a40]

// Reserved address 68164 [0x10a44]

// Reserved address 68168 [0x10a48]

// Reserved address 68172 [0x10a4c]

// Reserved address 68176 [0x10a50]

// Reserved address 68180 [0x10a54]

// Reserved address 68184 [0x10a58]

// Reserved address 68188 [0x10a5c]

// Reserved address 68192 [0x10a60]

// Reserved address 68196 [0x10a64]

// Reserved address 68200 [0x10a68]

// Reserved address 68204 [0x10a6c]

// Reserved address 68208 [0x10a70]

// Reserved address 68212 [0x10a74]

// Reserved address 68216 [0x10a78]

// Reserved address 68220 [0x10a7c]

// Reserved address 68224 [0x10a80]

// Reserved address 68228 [0x10a84]

// Reserved address 68232 [0x10a88]

// Reserved address 68236 [0x10a8c]

// Reserved address 68240 [0x10a90]

// Reserved address 68244 [0x10a94]

// Reserved address 68248 [0x10a98]

// Reserved address 68252 [0x10a9c]

// Reserved address 68256 [0x10aa0]

// Reserved address 68260 [0x10aa4]

// Reserved address 68264 [0x10aa8]

// Reserved address 68268 [0x10aac]

// Reserved address 68272 [0x10ab0]

// Reserved address 68276 [0x10ab4]

// Reserved address 68280 [0x10ab8]

// Reserved address 68284 [0x10abc]

// Reserved address 68288 [0x10ac0]

// Reserved address 68292 [0x10ac4]

// Reserved address 68296 [0x10ac8]

// Reserved address 68300 [0x10acc]

// Reserved address 68304 [0x10ad0]

// Reserved address 68308 [0x10ad4]

// Reserved address 68312 [0x10ad8]

// Reserved address 68316 [0x10adc]

// Reserved address 68320 [0x10ae0]

// Reserved address 68324 [0x10ae4]

// Reserved address 68328 [0x10ae8]

// Reserved address 68332 [0x10aec]

// Reserved address 68336 [0x10af0]

// Reserved address 68340 [0x10af4]

// Reserved address 68344 [0x10af8]

// Reserved address 68348 [0x10afc]

// Reserved address 68352 [0x10b00]

// Reserved address 68356 [0x10b04]

// Reserved address 68360 [0x10b08]

// Reserved address 68364 [0x10b0c]

// Reserved address 68368 [0x10b10]

// Reserved address 68372 [0x10b14]

// Reserved address 68376 [0x10b18]

// Reserved address 68380 [0x10b1c]

// Reserved address 68384 [0x10b20]

// Reserved address 68388 [0x10b24]

// Reserved address 68392 [0x10b28]

// Reserved address 68396 [0x10b2c]

// Reserved address 68400 [0x10b30]

// Reserved address 68404 [0x10b34]

// Reserved address 68408 [0x10b38]

// Reserved address 68412 [0x10b3c]

// Reserved address 68416 [0x10b40]

// Reserved address 68420 [0x10b44]

// Reserved address 68424 [0x10b48]

// Reserved address 68428 [0x10b4c]

// Reserved address 68432 [0x10b50]

// Reserved address 68436 [0x10b54]

// Reserved address 68440 [0x10b58]

// Reserved address 68444 [0x10b5c]

// Reserved address 68448 [0x10b60]

// Reserved address 68452 [0x10b64]

// Reserved address 68456 [0x10b68]

// Reserved address 68460 [0x10b6c]

// Reserved address 68464 [0x10b70]

// Reserved address 68468 [0x10b74]

// Reserved address 68472 [0x10b78]

// Reserved address 68476 [0x10b7c]

// Reserved address 68480 [0x10b80]

// Reserved address 68484 [0x10b84]

// Reserved address 68488 [0x10b88]

// Reserved address 68492 [0x10b8c]

// Reserved address 68496 [0x10b90]

// Reserved address 68500 [0x10b94]

// Reserved address 68504 [0x10b98]

// Reserved address 68508 [0x10b9c]

// Reserved address 68512 [0x10ba0]

// Reserved address 68516 [0x10ba4]

// Reserved address 68520 [0x10ba8]

// Reserved address 68524 [0x10bac]

// Reserved address 68528 [0x10bb0]

// Reserved address 68532 [0x10bb4]

// Reserved address 68536 [0x10bb8]

// Reserved address 68540 [0x10bbc]

// Reserved address 68544 [0x10bc0]

// Reserved address 68548 [0x10bc4]

// Reserved address 68552 [0x10bc8]

// Reserved address 68556 [0x10bcc]

// Reserved address 68560 [0x10bd0]

// Reserved address 68564 [0x10bd4]

// Reserved address 68568 [0x10bd8]

// Reserved address 68572 [0x10bdc]

// Reserved address 68576 [0x10be0]

// Reserved address 68580 [0x10be4]

// Reserved address 68584 [0x10be8]

// Reserved address 68588 [0x10bec]

// Reserved address 68592 [0x10bf0]

// Reserved address 68596 [0x10bf4]

// Reserved address 68600 [0x10bf8]

// Reserved address 68604 [0x10bfc]

// Reserved address 68608 [0x10c00]

// Reserved address 68612 [0x10c04]

// Reserved address 68616 [0x10c08]

// Reserved address 68620 [0x10c0c]

// Reserved address 68624 [0x10c10]

// Reserved address 68628 [0x10c14]

// Reserved address 68632 [0x10c18]

// Reserved address 68636 [0x10c1c]

// Reserved address 68640 [0x10c20]

// Reserved address 68644 [0x10c24]

// Reserved address 68648 [0x10c28]

// Reserved address 68652 [0x10c2c]

// Reserved address 68656 [0x10c30]

// Reserved address 68660 [0x10c34]

// Reserved address 68664 [0x10c38]

// Reserved address 68668 [0x10c3c]

// Reserved address 68672 [0x10c40]

// Reserved address 68676 [0x10c44]

// Reserved address 68680 [0x10c48]

// Reserved address 68684 [0x10c4c]

// Reserved address 68688 [0x10c50]

// Reserved address 68692 [0x10c54]

// Reserved address 68696 [0x10c58]

// Reserved address 68700 [0x10c5c]

// Reserved address 68704 [0x10c60]

// Reserved address 68708 [0x10c64]

// Reserved address 68712 [0x10c68]

// Reserved address 68716 [0x10c6c]

// Reserved address 68720 [0x10c70]

// Reserved address 68724 [0x10c74]

// Reserved address 68728 [0x10c78]

// Reserved address 68732 [0x10c7c]

// Reserved address 68736 [0x10c80]

// Reserved address 68740 [0x10c84]

// Reserved address 68744 [0x10c88]

// Reserved address 68748 [0x10c8c]

// Reserved address 68752 [0x10c90]

// Reserved address 68756 [0x10c94]

// Reserved address 68760 [0x10c98]

// Reserved address 68764 [0x10c9c]

// Reserved address 68768 [0x10ca0]

// Reserved address 68772 [0x10ca4]

// Reserved address 68776 [0x10ca8]

// Reserved address 68780 [0x10cac]

// Reserved address 68784 [0x10cb0]

// Reserved address 68788 [0x10cb4]

// Reserved address 68792 [0x10cb8]

// Reserved address 68796 [0x10cbc]

// Reserved address 68800 [0x10cc0]

// Reserved address 68804 [0x10cc4]

// Reserved address 68808 [0x10cc8]

// Reserved address 68812 [0x10ccc]

// Reserved address 68816 [0x10cd0]

// Reserved address 68820 [0x10cd4]

// Reserved address 68824 [0x10cd8]

// Reserved address 68828 [0x10cdc]

// Reserved address 68832 [0x10ce0]

// Reserved address 68836 [0x10ce4]

// Reserved address 68840 [0x10ce8]

// Reserved address 68844 [0x10cec]

// Reserved address 68848 [0x10cf0]

// Reserved address 68852 [0x10cf4]

// Reserved address 68856 [0x10cf8]

// Reserved address 68860 [0x10cfc]

// Reserved address 68864 [0x10d00]

// Reserved address 68868 [0x10d04]

// Reserved address 68872 [0x10d08]

// Reserved address 68876 [0x10d0c]

// Reserved address 68880 [0x10d10]

// Reserved address 68884 [0x10d14]

// Reserved address 68888 [0x10d18]

// Reserved address 68892 [0x10d1c]

// Reserved address 68896 [0x10d20]

// Reserved address 68900 [0x10d24]

// Reserved address 68904 [0x10d28]

// Reserved address 68908 [0x10d2c]

// Reserved address 68912 [0x10d30]

// Reserved address 68916 [0x10d34]

// Reserved address 68920 [0x10d38]

// Reserved address 68924 [0x10d3c]

// Reserved address 68928 [0x10d40]

// Reserved address 68932 [0x10d44]

// Reserved address 68936 [0x10d48]

// Reserved address 68940 [0x10d4c]

// Reserved address 68944 [0x10d50]

// Reserved address 68948 [0x10d54]

// Reserved address 68952 [0x10d58]

// Reserved address 68956 [0x10d5c]

// Reserved address 68960 [0x10d60]

// Reserved address 68964 [0x10d64]

// Reserved address 68968 [0x10d68]

// Reserved address 68972 [0x10d6c]

// Reserved address 68976 [0x10d70]

// Reserved address 68980 [0x10d74]

// Reserved address 68984 [0x10d78]

// Reserved address 68988 [0x10d7c]

// Reserved address 68992 [0x10d80]

// Reserved address 68996 [0x10d84]

// Reserved address 69000 [0x10d88]

// Reserved address 69004 [0x10d8c]

// Reserved address 69008 [0x10d90]

// Reserved address 69012 [0x10d94]

// Reserved address 69016 [0x10d98]

// Reserved address 69020 [0x10d9c]

// Reserved address 69024 [0x10da0]

// Reserved address 69028 [0x10da4]

// Reserved address 69032 [0x10da8]

// Reserved address 69036 [0x10dac]

// Reserved address 69040 [0x10db0]

// Reserved address 69044 [0x10db4]

// Reserved address 69048 [0x10db8]

// Reserved address 69052 [0x10dbc]

// Reserved address 69056 [0x10dc0]

// Reserved address 69060 [0x10dc4]

// Reserved address 69064 [0x10dc8]

// Reserved address 69068 [0x10dcc]

// Reserved address 69072 [0x10dd0]

// Reserved address 69076 [0x10dd4]

// Reserved address 69080 [0x10dd8]

// Reserved address 69084 [0x10ddc]

// Reserved address 69088 [0x10de0]

// Reserved address 69092 [0x10de4]

// Reserved address 69096 [0x10de8]

// Reserved address 69100 [0x10dec]

// Reserved address 69104 [0x10df0]

// Reserved address 69108 [0x10df4]

// Reserved address 69112 [0x10df8]

// Reserved address 69116 [0x10dfc]

// Reserved address 69120 [0x10e00]

// Reserved address 69124 [0x10e04]

// Reserved address 69128 [0x10e08]

// Reserved address 69132 [0x10e0c]

// Reserved address 69136 [0x10e10]

// Reserved address 69140 [0x10e14]

// Reserved address 69144 [0x10e18]

// Reserved address 69148 [0x10e1c]

// Reserved address 69152 [0x10e20]

// Reserved address 69156 [0x10e24]

// Reserved address 69160 [0x10e28]

// Reserved address 69164 [0x10e2c]

// Reserved address 69168 [0x10e30]

// Reserved address 69172 [0x10e34]

// Reserved address 69176 [0x10e38]

// Reserved address 69180 [0x10e3c]

// Reserved address 69184 [0x10e40]

// Reserved address 69188 [0x10e44]

// Reserved address 69192 [0x10e48]

// Reserved address 69196 [0x10e4c]

// Reserved address 69200 [0x10e50]

// Reserved address 69204 [0x10e54]

// Reserved address 69208 [0x10e58]

// Reserved address 69212 [0x10e5c]

// Reserved address 69216 [0x10e60]

// Reserved address 69220 [0x10e64]

// Reserved address 69224 [0x10e68]

// Reserved address 69228 [0x10e6c]

// Reserved address 69232 [0x10e70]

// Reserved address 69236 [0x10e74]

// Reserved address 69240 [0x10e78]

// Reserved address 69244 [0x10e7c]

// Reserved address 69248 [0x10e80]

// Reserved address 69252 [0x10e84]

// Reserved address 69256 [0x10e88]

// Reserved address 69260 [0x10e8c]

// Reserved address 69264 [0x10e90]

// Reserved address 69268 [0x10e94]

// Reserved address 69272 [0x10e98]

// Reserved address 69276 [0x10e9c]

// Reserved address 69280 [0x10ea0]

// Reserved address 69284 [0x10ea4]

// Reserved address 69288 [0x10ea8]

// Reserved address 69292 [0x10eac]

// Reserved address 69296 [0x10eb0]

// Reserved address 69300 [0x10eb4]

// Reserved address 69304 [0x10eb8]

// Reserved address 69308 [0x10ebc]

// Reserved address 69312 [0x10ec0]

// Reserved address 69316 [0x10ec4]

// Reserved address 69320 [0x10ec8]

// Reserved address 69324 [0x10ecc]

// Reserved address 69328 [0x10ed0]

// Reserved address 69332 [0x10ed4]

// Reserved address 69336 [0x10ed8]

// Reserved address 69340 [0x10edc]

// Reserved address 69344 [0x10ee0]

// Reserved address 69348 [0x10ee4]

// Reserved address 69352 [0x10ee8]

// Reserved address 69356 [0x10eec]

// Reserved address 69360 [0x10ef0]

// Reserved address 69364 [0x10ef4]

// Reserved address 69368 [0x10ef8]

// Reserved address 69372 [0x10efc]

// Reserved address 69376 [0x10f00]

// Reserved address 69380 [0x10f04]

// Reserved address 69384 [0x10f08]

// Reserved address 69388 [0x10f0c]

// Reserved address 69392 [0x10f10]

// Reserved address 69396 [0x10f14]

// Reserved address 69400 [0x10f18]

// Reserved address 69404 [0x10f1c]

// Reserved address 69408 [0x10f20]

// Reserved address 69412 [0x10f24]

// Reserved address 69416 [0x10f28]

// Reserved address 69420 [0x10f2c]

// Reserved address 69424 [0x10f30]

// Reserved address 69428 [0x10f34]

// Reserved address 69432 [0x10f38]

// Reserved address 69436 [0x10f3c]

// Reserved address 69440 [0x10f40]

// Reserved address 69444 [0x10f44]

// Reserved address 69448 [0x10f48]

// Reserved address 69452 [0x10f4c]

// Reserved address 69456 [0x10f50]

// Reserved address 69460 [0x10f54]

// Reserved address 69464 [0x10f58]

// Reserved address 69468 [0x10f5c]

// Reserved address 69472 [0x10f60]

// Reserved address 69476 [0x10f64]

// Reserved address 69480 [0x10f68]

// Reserved address 69484 [0x10f6c]

// Reserved address 69488 [0x10f70]

// Reserved address 69492 [0x10f74]

// Reserved address 69496 [0x10f78]

// Reserved address 69500 [0x10f7c]

// Reserved address 69504 [0x10f80]

// Reserved address 69508 [0x10f84]

// Reserved address 69512 [0x10f88]

// Reserved address 69516 [0x10f8c]

// Reserved address 69520 [0x10f90]

// Reserved address 69524 [0x10f94]

// Reserved address 69528 [0x10f98]

// Reserved address 69532 [0x10f9c]

// Reserved address 69536 [0x10fa0]

// Reserved address 69540 [0x10fa4]

// Reserved address 69544 [0x10fa8]

// Reserved address 69548 [0x10fac]

// Reserved address 69552 [0x10fb0]

// Reserved address 69556 [0x10fb4]

// Reserved address 69560 [0x10fb8]

// Reserved address 69564 [0x10fbc]

// Reserved address 69568 [0x10fc0]

// Reserved address 69572 [0x10fc4]

// Reserved address 69576 [0x10fc8]

// Reserved address 69580 [0x10fcc]

// Reserved address 69584 [0x10fd0]

// Reserved address 69588 [0x10fd4]

// Reserved address 69592 [0x10fd8]

// Reserved address 69596 [0x10fdc]

// Reserved address 69600 [0x10fe0]

// Reserved address 69604 [0x10fe4]

// Reserved address 69608 [0x10fe8]

// Reserved address 69612 [0x10fec]

// Reserved address 69616 [0x10ff0]

// Reserved address 69620 [0x10ff4]

// Reserved address 69624 [0x10ff8]

// Reserved address 69628 [0x10ffc]

// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0                    _MK_ADDR_CONST(0x11000)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_SECURE                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_SCR                        0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_WORD_COUNT                         0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_RESET_MASK                         _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_READ_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_WRITE_MASK                         _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_CLK_OVR_ON_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_CLK_OVR_ON_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_CLK_OVR_ON_RANGE                   0:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_CLK_OVR_ON_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_CLK_OVR_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                       _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_TSA_SPARE_REGS_FIELD                       _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_TSA_SPARE_REGS_RANGE                       31:24
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0                      _MK_ADDR_CONST(0x11004)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_SECURE                       0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_SCR                  0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_WORD_COUNT                   0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_RESET_VAL                    _MK_MASK_CONST(0x20101)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_RESET_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_READ_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_WRITE_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_WR_WEIGHT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_WR_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_WR_WEIGHT_RANGE                      4:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_WR_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_WR_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_WR_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_WR_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_RD_WEIGHT_SHIFT                      _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_RD_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_RD_WEIGHT_RANGE                      12:8
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_RD_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_RD_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_RD_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_RD_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SHIFT                        _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_RANGE                        17:16
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_DEFAULT                      _MK_MASK_CONST(0x2)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0                      _MK_ADDR_CONST(0x11008)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_SECURE                       0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_SCR                  0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_WORD_COUNT                   0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_RESET_VAL                    _MK_MASK_CONST(0x20101)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_RESET_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_READ_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_WRITE_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_WR_WEIGHT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_WR_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_WR_WEIGHT_RANGE                      4:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_WR_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_WR_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_WR_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_WR_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_RD_WEIGHT_SHIFT                      _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_RD_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_RD_WEIGHT_RANGE                      12:8
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_RD_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_RD_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_RD_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_RD_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SHIFT                        _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_RANGE                        17:16
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_DEFAULT                      _MK_MASK_CONST(0x2)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0                      _MK_ADDR_CONST(0x1100c)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_SECURE                       0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_SCR                  0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_WORD_COUNT                   0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_RESET_VAL                    _MK_MASK_CONST(0x20101)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_RESET_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_READ_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_WRITE_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_WR_WEIGHT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_WR_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_WR_WEIGHT_RANGE                      4:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_WR_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_WR_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_WR_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_WR_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_RD_WEIGHT_SHIFT                      _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_RD_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_RD_WEIGHT_RANGE                      12:8
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_RD_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_RD_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_RD_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_RD_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_SHIFT                        _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_RANGE                        17:16
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_DEFAULT                      _MK_MASK_CONST(0x2)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 69648 [0x11010]

// Reserved address 69652 [0x11014]

// Reserved address 69656 [0x11018]

// Reserved address 69660 [0x1101c]

// Reserved address 69664 [0x11020]

// Reserved address 69668 [0x11024]

// Reserved address 69672 [0x11028]

// Reserved address 69676 [0x1102c]

// Reserved address 69680 [0x11030]

// Reserved address 69684 [0x11034]

// Reserved address 69688 [0x11038]

// Reserved address 69692 [0x1103c]

// Reserved address 69696 [0x11040]

// Reserved address 69700 [0x11044]

// Reserved address 69704 [0x11048]

// Reserved address 69708 [0x1104c]

// Reserved address 69712 [0x11050]

// Reserved address 69716 [0x11054]

// Reserved address 69720 [0x11058]

// Reserved address 69724 [0x1105c]

// Reserved address 69728 [0x11060]

// Reserved address 69732 [0x11064]

// Reserved address 69736 [0x11068]

// Reserved address 69740 [0x1106c]

// Reserved address 69744 [0x11070]

// Reserved address 69748 [0x11074]

// Reserved address 69752 [0x11078]

// Reserved address 69756 [0x1107c]

// Reserved address 69760 [0x11080]

// Reserved address 69764 [0x11084]

// Reserved address 69768 [0x11088]

// Reserved address 69772 [0x1108c]

// Reserved address 69776 [0x11090]

// Reserved address 69780 [0x11094]

// Reserved address 69784 [0x11098]

// Reserved address 69788 [0x1109c]

// Reserved address 69792 [0x110a0]

// Reserved address 69796 [0x110a4]

// Reserved address 69800 [0x110a8]

// Reserved address 69804 [0x110ac]

// Reserved address 69808 [0x110b0]

// Reserved address 69812 [0x110b4]

// Reserved address 69816 [0x110b8]

// Reserved address 69820 [0x110bc]

// Reserved address 69824 [0x110c0]

// Reserved address 69828 [0x110c4]

// Reserved address 69832 [0x110c8]

// Reserved address 69836 [0x110cc]

// Reserved address 69840 [0x110d0]

// Reserved address 69844 [0x110d4]

// Reserved address 69848 [0x110d8]

// Reserved address 69852 [0x110dc]

// Reserved address 69856 [0x110e0]

// Reserved address 69860 [0x110e4]

// Reserved address 69864 [0x110e8]

// Reserved address 69868 [0x110ec]

// Reserved address 69872 [0x110f0]

// Reserved address 69876 [0x110f4]

// Reserved address 69880 [0x110f8]

// Reserved address 69884 [0x110fc]

// Reserved address 69888 [0x11100]

// Reserved address 69892 [0x11104]

// Reserved address 69896 [0x11108]

// Reserved address 69900 [0x1110c]

// Reserved address 69904 [0x11110]

// Reserved address 69908 [0x11114]

// Reserved address 69912 [0x11118]

// Reserved address 69916 [0x1111c]

// Reserved address 69920 [0x11120]

// Reserved address 69924 [0x11124]

// Reserved address 69928 [0x11128]

// Reserved address 69932 [0x1112c]

// Reserved address 69936 [0x11130]

// Reserved address 69940 [0x11134]

// Reserved address 69944 [0x11138]

// Reserved address 69948 [0x1113c]

// Reserved address 69952 [0x11140]

// Reserved address 69956 [0x11144]

// Reserved address 69960 [0x11148]

// Reserved address 69964 [0x1114c]

// Reserved address 69968 [0x11150]

// Reserved address 69972 [0x11154]

// Reserved address 69976 [0x11158]

// Reserved address 69980 [0x1115c]

// Reserved address 69984 [0x11160]

// Reserved address 69988 [0x11164]

// Reserved address 69992 [0x11168]

// Reserved address 69996 [0x1116c]

// Reserved address 70000 [0x11170]

// Reserved address 70004 [0x11174]

// Reserved address 70008 [0x11178]

// Reserved address 70012 [0x1117c]

// Reserved address 70016 [0x11180]

// Reserved address 70020 [0x11184]

// Reserved address 70024 [0x11188]

// Reserved address 70028 [0x1118c]

// Reserved address 70032 [0x11190]

// Reserved address 70036 [0x11194]

// Reserved address 70040 [0x11198]

// Reserved address 70044 [0x1119c]

// Reserved address 70048 [0x111a0]

// Reserved address 70052 [0x111a4]

// Reserved address 70056 [0x111a8]

// Reserved address 70060 [0x111ac]

// Reserved address 70064 [0x111b0]

// Reserved address 70068 [0x111b4]

// Reserved address 70072 [0x111b8]

// Reserved address 70076 [0x111bc]

// Reserved address 70080 [0x111c0]

// Reserved address 70084 [0x111c4]

// Reserved address 70088 [0x111c8]

// Reserved address 70092 [0x111cc]

// Reserved address 70096 [0x111d0]

// Reserved address 70100 [0x111d4]

// Reserved address 70104 [0x111d8]

// Reserved address 70108 [0x111dc]

// Reserved address 70112 [0x111e0]

// Reserved address 70116 [0x111e4]

// Reserved address 70120 [0x111e8]

// Reserved address 70124 [0x111ec]

// Reserved address 70128 [0x111f0]

// Reserved address 70132 [0x111f4]

// Reserved address 70136 [0x111f8]

// Reserved address 70140 [0x111fc]

// Reserved address 70144 [0x11200]

// Reserved address 70148 [0x11204]

// Reserved address 70152 [0x11208]

// Reserved address 70156 [0x1120c]

// Reserved address 70160 [0x11210]

// Reserved address 70164 [0x11214]

// Reserved address 70168 [0x11218]

// Reserved address 70172 [0x1121c]

// Reserved address 70176 [0x11220]

// Reserved address 70180 [0x11224]

// Reserved address 70184 [0x11228]

// Reserved address 70188 [0x1122c]

// Reserved address 70192 [0x11230]

// Reserved address 70196 [0x11234]

// Reserved address 70200 [0x11238]

// Reserved address 70204 [0x1123c]

// Reserved address 70208 [0x11240]

// Reserved address 70212 [0x11244]

// Reserved address 70216 [0x11248]

// Reserved address 70220 [0x1124c]

// Reserved address 70224 [0x11250]

// Reserved address 70228 [0x11254]

// Reserved address 70232 [0x11258]

// Reserved address 70236 [0x1125c]

// Reserved address 70240 [0x11260]

// Reserved address 70244 [0x11264]

// Reserved address 70248 [0x11268]

// Reserved address 70252 [0x1126c]

// Reserved address 70256 [0x11270]

// Reserved address 70260 [0x11274]

// Reserved address 70264 [0x11278]

// Reserved address 70268 [0x1127c]

// Reserved address 70272 [0x11280]

// Reserved address 70276 [0x11284]

// Reserved address 70280 [0x11288]

// Reserved address 70284 [0x1128c]

// Reserved address 70288 [0x11290]

// Reserved address 70292 [0x11294]

// Reserved address 70296 [0x11298]

// Reserved address 70300 [0x1129c]

// Reserved address 70304 [0x112a0]

// Reserved address 70308 [0x112a4]

// Reserved address 70312 [0x112a8]

// Reserved address 70316 [0x112ac]

// Reserved address 70320 [0x112b0]

// Reserved address 70324 [0x112b4]

// Reserved address 70328 [0x112b8]

// Reserved address 70332 [0x112bc]

// Reserved address 70336 [0x112c0]

// Reserved address 70340 [0x112c4]

// Reserved address 70344 [0x112c8]

// Reserved address 70348 [0x112cc]

// Reserved address 70352 [0x112d0]

// Reserved address 70356 [0x112d4]

// Reserved address 70360 [0x112d8]

// Reserved address 70364 [0x112dc]

// Reserved address 70368 [0x112e0]

// Reserved address 70372 [0x112e4]

// Reserved address 70376 [0x112e8]

// Reserved address 70380 [0x112ec]

// Reserved address 70384 [0x112f0]

// Reserved address 70388 [0x112f4]

// Reserved address 70392 [0x112f8]

// Reserved address 70396 [0x112fc]

// Reserved address 70400 [0x11300]

// Reserved address 70404 [0x11304]

// Reserved address 70408 [0x11308]

// Reserved address 70412 [0x1130c]

// Reserved address 70416 [0x11310]

// Reserved address 70420 [0x11314]

// Reserved address 70424 [0x11318]

// Reserved address 70428 [0x1131c]

// Reserved address 70432 [0x11320]

// Reserved address 70436 [0x11324]

// Reserved address 70440 [0x11328]

// Reserved address 70444 [0x1132c]

// Reserved address 70448 [0x11330]

// Reserved address 70452 [0x11334]

// Reserved address 70456 [0x11338]

// Reserved address 70460 [0x1133c]

// Reserved address 70464 [0x11340]

// Reserved address 70468 [0x11344]

// Reserved address 70472 [0x11348]

// Reserved address 70476 [0x1134c]

// Reserved address 70480 [0x11350]

// Reserved address 70484 [0x11354]

// Reserved address 70488 [0x11358]

// Reserved address 70492 [0x1135c]

// Reserved address 70496 [0x11360]

// Reserved address 70500 [0x11364]

// Reserved address 70504 [0x11368]

// Reserved address 70508 [0x1136c]

// Reserved address 70512 [0x11370]

// Reserved address 70516 [0x11374]

// Reserved address 70520 [0x11378]

// Reserved address 70524 [0x1137c]

// Reserved address 70528 [0x11380]

// Reserved address 70532 [0x11384]

// Reserved address 70536 [0x11388]

// Reserved address 70540 [0x1138c]

// Reserved address 70544 [0x11390]

// Reserved address 70548 [0x11394]

// Reserved address 70552 [0x11398]

// Reserved address 70556 [0x1139c]

// Reserved address 70560 [0x113a0]

// Reserved address 70564 [0x113a4]

// Reserved address 70568 [0x113a8]

// Reserved address 70572 [0x113ac]

// Reserved address 70576 [0x113b0]

// Reserved address 70580 [0x113b4]

// Reserved address 70584 [0x113b8]

// Reserved address 70588 [0x113bc]

// Reserved address 70592 [0x113c0]

// Reserved address 70596 [0x113c4]

// Reserved address 70600 [0x113c8]

// Reserved address 70604 [0x113cc]

// Reserved address 70608 [0x113d0]

// Reserved address 70612 [0x113d4]

// Reserved address 70616 [0x113d8]

// Reserved address 70620 [0x113dc]

// Reserved address 70624 [0x113e0]

// Reserved address 70628 [0x113e4]

// Reserved address 70632 [0x113e8]

// Reserved address 70636 [0x113ec]

// Reserved address 70640 [0x113f0]

// Reserved address 70644 [0x113f4]

// Reserved address 70648 [0x113f8]

// Reserved address 70652 [0x113fc]

// Reserved address 70656 [0x11400]

// Reserved address 70660 [0x11404]

// Reserved address 70664 [0x11408]

// Reserved address 70668 [0x1140c]

// Reserved address 70672 [0x11410]

// Reserved address 70676 [0x11414]

// Reserved address 70680 [0x11418]

// Reserved address 70684 [0x1141c]

// Reserved address 70688 [0x11420]

// Reserved address 70692 [0x11424]

// Reserved address 70696 [0x11428]

// Reserved address 70700 [0x1142c]

// Reserved address 70704 [0x11430]

// Reserved address 70708 [0x11434]

// Reserved address 70712 [0x11438]

// Reserved address 70716 [0x1143c]

// Reserved address 70720 [0x11440]

// Reserved address 70724 [0x11444]

// Reserved address 70728 [0x11448]

// Reserved address 70732 [0x1144c]

// Reserved address 70736 [0x11450]

// Reserved address 70740 [0x11454]

// Reserved address 70744 [0x11458]

// Reserved address 70748 [0x1145c]

// Reserved address 70752 [0x11460]

// Reserved address 70756 [0x11464]

// Reserved address 70760 [0x11468]

// Reserved address 70764 [0x1146c]

// Reserved address 70768 [0x11470]

// Reserved address 70772 [0x11474]

// Reserved address 70776 [0x11478]

// Reserved address 70780 [0x1147c]

// Reserved address 70784 [0x11480]

// Reserved address 70788 [0x11484]

// Reserved address 70792 [0x11488]

// Reserved address 70796 [0x1148c]

// Reserved address 70800 [0x11490]

// Reserved address 70804 [0x11494]

// Reserved address 70808 [0x11498]

// Reserved address 70812 [0x1149c]

// Reserved address 70816 [0x114a0]

// Reserved address 70820 [0x114a4]

// Reserved address 70824 [0x114a8]

// Reserved address 70828 [0x114ac]

// Reserved address 70832 [0x114b0]

// Reserved address 70836 [0x114b4]

// Reserved address 70840 [0x114b8]

// Reserved address 70844 [0x114bc]

// Reserved address 70848 [0x114c0]

// Reserved address 70852 [0x114c4]

// Reserved address 70856 [0x114c8]

// Reserved address 70860 [0x114cc]

// Reserved address 70864 [0x114d0]

// Reserved address 70868 [0x114d4]

// Reserved address 70872 [0x114d8]

// Reserved address 70876 [0x114dc]

// Reserved address 70880 [0x114e0]

// Reserved address 70884 [0x114e4]

// Reserved address 70888 [0x114e8]

// Reserved address 70892 [0x114ec]

// Reserved address 70896 [0x114f0]

// Reserved address 70900 [0x114f4]

// Reserved address 70904 [0x114f8]

// Reserved address 70908 [0x114fc]

// Reserved address 70912 [0x11500]

// Reserved address 70916 [0x11504]

// Reserved address 70920 [0x11508]

// Reserved address 70924 [0x1150c]

// Reserved address 70928 [0x11510]

// Reserved address 70932 [0x11514]

// Reserved address 70936 [0x11518]

// Reserved address 70940 [0x1151c]

// Reserved address 70944 [0x11520]

// Reserved address 70948 [0x11524]

// Reserved address 70952 [0x11528]

// Reserved address 70956 [0x1152c]

// Reserved address 70960 [0x11530]

// Reserved address 70964 [0x11534]

// Reserved address 70968 [0x11538]

// Reserved address 70972 [0x1153c]

// Reserved address 70976 [0x11540]

// Reserved address 70980 [0x11544]

// Reserved address 70984 [0x11548]

// Reserved address 70988 [0x1154c]

// Reserved address 70992 [0x11550]

// Reserved address 70996 [0x11554]

// Reserved address 71000 [0x11558]

// Reserved address 71004 [0x1155c]

// Reserved address 71008 [0x11560]

// Reserved address 71012 [0x11564]

// Reserved address 71016 [0x11568]

// Reserved address 71020 [0x1156c]

// Reserved address 71024 [0x11570]

// Reserved address 71028 [0x11574]

// Reserved address 71032 [0x11578]

// Reserved address 71036 [0x1157c]

// Reserved address 71040 [0x11580]

// Reserved address 71044 [0x11584]

// Reserved address 71048 [0x11588]

// Reserved address 71052 [0x1158c]

// Reserved address 71056 [0x11590]

// Reserved address 71060 [0x11594]

// Reserved address 71064 [0x11598]

// Reserved address 71068 [0x1159c]

// Reserved address 71072 [0x115a0]

// Reserved address 71076 [0x115a4]

// Reserved address 71080 [0x115a8]

// Reserved address 71084 [0x115ac]

// Reserved address 71088 [0x115b0]

// Reserved address 71092 [0x115b4]

// Reserved address 71096 [0x115b8]

// Reserved address 71100 [0x115bc]

// Reserved address 71104 [0x115c0]

// Reserved address 71108 [0x115c4]

// Reserved address 71112 [0x115c8]

// Reserved address 71116 [0x115cc]

// Reserved address 71120 [0x115d0]

// Reserved address 71124 [0x115d4]

// Reserved address 71128 [0x115d8]

// Reserved address 71132 [0x115dc]

// Reserved address 71136 [0x115e0]

// Reserved address 71140 [0x115e4]

// Reserved address 71144 [0x115e8]

// Reserved address 71148 [0x115ec]

// Reserved address 71152 [0x115f0]

// Reserved address 71156 [0x115f4]

// Reserved address 71160 [0x115f8]

// Reserved address 71164 [0x115fc]

// Reserved address 71168 [0x11600]

// Reserved address 71172 [0x11604]

// Reserved address 71176 [0x11608]

// Reserved address 71180 [0x1160c]

// Reserved address 71184 [0x11610]

// Reserved address 71188 [0x11614]

// Reserved address 71192 [0x11618]

// Reserved address 71196 [0x1161c]

// Reserved address 71200 [0x11620]

// Reserved address 71204 [0x11624]

// Reserved address 71208 [0x11628]

// Reserved address 71212 [0x1162c]

// Reserved address 71216 [0x11630]

// Reserved address 71220 [0x11634]

// Reserved address 71224 [0x11638]

// Reserved address 71228 [0x1163c]

// Reserved address 71232 [0x11640]

// Reserved address 71236 [0x11644]

// Reserved address 71240 [0x11648]

// Reserved address 71244 [0x1164c]

// Reserved address 71248 [0x11650]

// Reserved address 71252 [0x11654]

// Reserved address 71256 [0x11658]

// Reserved address 71260 [0x1165c]

// Reserved address 71264 [0x11660]

// Reserved address 71268 [0x11664]

// Reserved address 71272 [0x11668]

// Reserved address 71276 [0x1166c]

// Reserved address 71280 [0x11670]

// Reserved address 71284 [0x11674]

// Reserved address 71288 [0x11678]

// Reserved address 71292 [0x1167c]

// Reserved address 71296 [0x11680]

// Reserved address 71300 [0x11684]

// Reserved address 71304 [0x11688]

// Reserved address 71308 [0x1168c]

// Reserved address 71312 [0x11690]

// Reserved address 71316 [0x11694]

// Reserved address 71320 [0x11698]

// Reserved address 71324 [0x1169c]

// Reserved address 71328 [0x116a0]

// Reserved address 71332 [0x116a4]

// Reserved address 71336 [0x116a8]

// Reserved address 71340 [0x116ac]

// Reserved address 71344 [0x116b0]

// Reserved address 71348 [0x116b4]

// Reserved address 71352 [0x116b8]

// Reserved address 71356 [0x116bc]

// Reserved address 71360 [0x116c0]

// Reserved address 71364 [0x116c4]

// Reserved address 71368 [0x116c8]

// Reserved address 71372 [0x116cc]

// Reserved address 71376 [0x116d0]

// Reserved address 71380 [0x116d4]

// Reserved address 71384 [0x116d8]

// Reserved address 71388 [0x116dc]

// Reserved address 71392 [0x116e0]

// Reserved address 71396 [0x116e4]

// Reserved address 71400 [0x116e8]

// Reserved address 71404 [0x116ec]

// Reserved address 71408 [0x116f0]

// Reserved address 71412 [0x116f4]

// Reserved address 71416 [0x116f8]

// Reserved address 71420 [0x116fc]

// Reserved address 71424 [0x11700]

// Reserved address 71428 [0x11704]

// Reserved address 71432 [0x11708]

// Reserved address 71436 [0x1170c]

// Reserved address 71440 [0x11710]

// Reserved address 71444 [0x11714]

// Reserved address 71448 [0x11718]

// Reserved address 71452 [0x1171c]

// Reserved address 71456 [0x11720]

// Reserved address 71460 [0x11724]

// Reserved address 71464 [0x11728]

// Reserved address 71468 [0x1172c]

// Reserved address 71472 [0x11730]

// Reserved address 71476 [0x11734]

// Reserved address 71480 [0x11738]

// Reserved address 71484 [0x1173c]

// Reserved address 71488 [0x11740]

// Reserved address 71492 [0x11744]

// Reserved address 71496 [0x11748]

// Reserved address 71500 [0x1174c]

// Reserved address 71504 [0x11750]

// Reserved address 71508 [0x11754]

// Reserved address 71512 [0x11758]

// Reserved address 71516 [0x1175c]

// Reserved address 71520 [0x11760]

// Reserved address 71524 [0x11764]

// Reserved address 71528 [0x11768]

// Reserved address 71532 [0x1176c]

// Reserved address 71536 [0x11770]

// Reserved address 71540 [0x11774]

// Reserved address 71544 [0x11778]

// Reserved address 71548 [0x1177c]

// Reserved address 71552 [0x11780]

// Reserved address 71556 [0x11784]

// Reserved address 71560 [0x11788]

// Reserved address 71564 [0x1178c]

// Reserved address 71568 [0x11790]

// Reserved address 71572 [0x11794]

// Reserved address 71576 [0x11798]

// Reserved address 71580 [0x1179c]

// Reserved address 71584 [0x117a0]

// Reserved address 71588 [0x117a4]

// Reserved address 71592 [0x117a8]

// Reserved address 71596 [0x117ac]

// Reserved address 71600 [0x117b0]

// Reserved address 71604 [0x117b4]

// Reserved address 71608 [0x117b8]

// Reserved address 71612 [0x117bc]

// Reserved address 71616 [0x117c0]

// Reserved address 71620 [0x117c4]

// Reserved address 71624 [0x117c8]

// Reserved address 71628 [0x117cc]

// Reserved address 71632 [0x117d0]

// Reserved address 71636 [0x117d4]

// Reserved address 71640 [0x117d8]

// Reserved address 71644 [0x117dc]

// Reserved address 71648 [0x117e0]

// Reserved address 71652 [0x117e4]

// Reserved address 71656 [0x117e8]

// Reserved address 71660 [0x117ec]

// Reserved address 71664 [0x117f0]

// Reserved address 71668 [0x117f4]

// Reserved address 71672 [0x117f8]

// Reserved address 71676 [0x117fc]

// Reserved address 71680 [0x11800]

// Reserved address 71684 [0x11804]

// Reserved address 71688 [0x11808]

// Reserved address 71692 [0x1180c]

// Reserved address 71696 [0x11810]

// Reserved address 71700 [0x11814]

// Reserved address 71704 [0x11818]

// Reserved address 71708 [0x1181c]

// Reserved address 71712 [0x11820]

// Reserved address 71716 [0x11824]

// Reserved address 71720 [0x11828]

// Reserved address 71724 [0x1182c]

// Reserved address 71728 [0x11830]

// Reserved address 71732 [0x11834]

// Reserved address 71736 [0x11838]

// Reserved address 71740 [0x1183c]

// Reserved address 71744 [0x11840]

// Reserved address 71748 [0x11844]

// Reserved address 71752 [0x11848]

// Reserved address 71756 [0x1184c]

// Reserved address 71760 [0x11850]

// Reserved address 71764 [0x11854]

// Reserved address 71768 [0x11858]

// Reserved address 71772 [0x1185c]

// Reserved address 71776 [0x11860]

// Reserved address 71780 [0x11864]

// Reserved address 71784 [0x11868]

// Reserved address 71788 [0x1186c]

// Reserved address 71792 [0x11870]

// Reserved address 71796 [0x11874]

// Reserved address 71800 [0x11878]

// Reserved address 71804 [0x1187c]

// Reserved address 71808 [0x11880]

// Reserved address 71812 [0x11884]

// Reserved address 71816 [0x11888]

// Reserved address 71820 [0x1188c]

// Reserved address 71824 [0x11890]

// Reserved address 71828 [0x11894]

// Reserved address 71832 [0x11898]

// Reserved address 71836 [0x1189c]

// Reserved address 71840 [0x118a0]

// Reserved address 71844 [0x118a4]

// Reserved address 71848 [0x118a8]

// Reserved address 71852 [0x118ac]

// Reserved address 71856 [0x118b0]

// Reserved address 71860 [0x118b4]

// Reserved address 71864 [0x118b8]

// Reserved address 71868 [0x118bc]

// Reserved address 71872 [0x118c0]

// Reserved address 71876 [0x118c4]

// Reserved address 71880 [0x118c8]

// Reserved address 71884 [0x118cc]

// Reserved address 71888 [0x118d0]

// Reserved address 71892 [0x118d4]

// Reserved address 71896 [0x118d8]

// Reserved address 71900 [0x118dc]

// Reserved address 71904 [0x118e0]

// Reserved address 71908 [0x118e4]

// Reserved address 71912 [0x118e8]

// Reserved address 71916 [0x118ec]

// Reserved address 71920 [0x118f0]

// Reserved address 71924 [0x118f4]

// Reserved address 71928 [0x118f8]

// Reserved address 71932 [0x118fc]

// Reserved address 71936 [0x11900]

// Reserved address 71940 [0x11904]

// Reserved address 71944 [0x11908]

// Reserved address 71948 [0x1190c]

// Reserved address 71952 [0x11910]

// Reserved address 71956 [0x11914]

// Reserved address 71960 [0x11918]

// Reserved address 71964 [0x1191c]

// Reserved address 71968 [0x11920]

// Reserved address 71972 [0x11924]

// Reserved address 71976 [0x11928]

// Reserved address 71980 [0x1192c]

// Reserved address 71984 [0x11930]

// Reserved address 71988 [0x11934]

// Reserved address 71992 [0x11938]

// Reserved address 71996 [0x1193c]

// Reserved address 72000 [0x11940]

// Reserved address 72004 [0x11944]

// Reserved address 72008 [0x11948]

// Reserved address 72012 [0x1194c]

// Reserved address 72016 [0x11950]

// Reserved address 72020 [0x11954]

// Reserved address 72024 [0x11958]

// Reserved address 72028 [0x1195c]

// Reserved address 72032 [0x11960]

// Reserved address 72036 [0x11964]

// Reserved address 72040 [0x11968]

// Reserved address 72044 [0x1196c]

// Reserved address 72048 [0x11970]

// Reserved address 72052 [0x11974]

// Reserved address 72056 [0x11978]

// Reserved address 72060 [0x1197c]

// Reserved address 72064 [0x11980]

// Reserved address 72068 [0x11984]

// Reserved address 72072 [0x11988]

// Reserved address 72076 [0x1198c]

// Reserved address 72080 [0x11990]

// Reserved address 72084 [0x11994]

// Reserved address 72088 [0x11998]

// Reserved address 72092 [0x1199c]

// Reserved address 72096 [0x119a0]

// Reserved address 72100 [0x119a4]

// Reserved address 72104 [0x119a8]

// Reserved address 72108 [0x119ac]

// Reserved address 72112 [0x119b0]

// Reserved address 72116 [0x119b4]

// Reserved address 72120 [0x119b8]

// Reserved address 72124 [0x119bc]

// Reserved address 72128 [0x119c0]

// Reserved address 72132 [0x119c4]

// Reserved address 72136 [0x119c8]

// Reserved address 72140 [0x119cc]

// Reserved address 72144 [0x119d0]

// Reserved address 72148 [0x119d4]

// Reserved address 72152 [0x119d8]

// Reserved address 72156 [0x119dc]

// Reserved address 72160 [0x119e0]

// Reserved address 72164 [0x119e4]

// Reserved address 72168 [0x119e8]

// Reserved address 72172 [0x119ec]

// Reserved address 72176 [0x119f0]

// Reserved address 72180 [0x119f4]

// Reserved address 72184 [0x119f8]

// Reserved address 72188 [0x119fc]

// Reserved address 72192 [0x11a00]

// Reserved address 72196 [0x11a04]

// Reserved address 72200 [0x11a08]

// Reserved address 72204 [0x11a0c]

// Reserved address 72208 [0x11a10]

// Reserved address 72212 [0x11a14]

// Reserved address 72216 [0x11a18]

// Reserved address 72220 [0x11a1c]

// Reserved address 72224 [0x11a20]

// Reserved address 72228 [0x11a24]

// Reserved address 72232 [0x11a28]

// Reserved address 72236 [0x11a2c]

// Reserved address 72240 [0x11a30]

// Reserved address 72244 [0x11a34]

// Reserved address 72248 [0x11a38]

// Reserved address 72252 [0x11a3c]

// Reserved address 72256 [0x11a40]

// Reserved address 72260 [0x11a44]

// Reserved address 72264 [0x11a48]

// Reserved address 72268 [0x11a4c]

// Reserved address 72272 [0x11a50]

// Reserved address 72276 [0x11a54]

// Reserved address 72280 [0x11a58]

// Reserved address 72284 [0x11a5c]

// Reserved address 72288 [0x11a60]

// Reserved address 72292 [0x11a64]

// Reserved address 72296 [0x11a68]

// Reserved address 72300 [0x11a6c]

// Reserved address 72304 [0x11a70]

// Reserved address 72308 [0x11a74]

// Reserved address 72312 [0x11a78]

// Reserved address 72316 [0x11a7c]

// Reserved address 72320 [0x11a80]

// Reserved address 72324 [0x11a84]

// Reserved address 72328 [0x11a88]

// Reserved address 72332 [0x11a8c]

// Reserved address 72336 [0x11a90]

// Reserved address 72340 [0x11a94]

// Reserved address 72344 [0x11a98]

// Reserved address 72348 [0x11a9c]

// Reserved address 72352 [0x11aa0]

// Reserved address 72356 [0x11aa4]

// Reserved address 72360 [0x11aa8]

// Reserved address 72364 [0x11aac]

// Reserved address 72368 [0x11ab0]

// Reserved address 72372 [0x11ab4]

// Reserved address 72376 [0x11ab8]

// Reserved address 72380 [0x11abc]

// Reserved address 72384 [0x11ac0]

// Reserved address 72388 [0x11ac4]

// Reserved address 72392 [0x11ac8]

// Reserved address 72396 [0x11acc]

// Reserved address 72400 [0x11ad0]

// Reserved address 72404 [0x11ad4]

// Reserved address 72408 [0x11ad8]

// Reserved address 72412 [0x11adc]

// Reserved address 72416 [0x11ae0]

// Reserved address 72420 [0x11ae4]

// Reserved address 72424 [0x11ae8]

// Reserved address 72428 [0x11aec]

// Reserved address 72432 [0x11af0]

// Reserved address 72436 [0x11af4]

// Reserved address 72440 [0x11af8]

// Reserved address 72444 [0x11afc]

// Reserved address 72448 [0x11b00]

// Reserved address 72452 [0x11b04]

// Reserved address 72456 [0x11b08]

// Reserved address 72460 [0x11b0c]

// Reserved address 72464 [0x11b10]

// Reserved address 72468 [0x11b14]

// Reserved address 72472 [0x11b18]

// Reserved address 72476 [0x11b1c]

// Reserved address 72480 [0x11b20]

// Reserved address 72484 [0x11b24]

// Reserved address 72488 [0x11b28]

// Reserved address 72492 [0x11b2c]

// Reserved address 72496 [0x11b30]

// Reserved address 72500 [0x11b34]

// Reserved address 72504 [0x11b38]

// Reserved address 72508 [0x11b3c]

// Reserved address 72512 [0x11b40]

// Reserved address 72516 [0x11b44]

// Reserved address 72520 [0x11b48]

// Reserved address 72524 [0x11b4c]

// Reserved address 72528 [0x11b50]

// Reserved address 72532 [0x11b54]

// Reserved address 72536 [0x11b58]

// Reserved address 72540 [0x11b5c]

// Reserved address 72544 [0x11b60]

// Reserved address 72548 [0x11b64]

// Reserved address 72552 [0x11b68]

// Reserved address 72556 [0x11b6c]

// Reserved address 72560 [0x11b70]

// Reserved address 72564 [0x11b74]

// Reserved address 72568 [0x11b78]

// Reserved address 72572 [0x11b7c]

// Reserved address 72576 [0x11b80]

// Reserved address 72580 [0x11b84]

// Reserved address 72584 [0x11b88]

// Reserved address 72588 [0x11b8c]

// Reserved address 72592 [0x11b90]

// Reserved address 72596 [0x11b94]

// Reserved address 72600 [0x11b98]

// Reserved address 72604 [0x11b9c]

// Reserved address 72608 [0x11ba0]

// Reserved address 72612 [0x11ba4]

// Reserved address 72616 [0x11ba8]

// Reserved address 72620 [0x11bac]

// Reserved address 72624 [0x11bb0]

// Reserved address 72628 [0x11bb4]

// Reserved address 72632 [0x11bb8]

// Reserved address 72636 [0x11bbc]

// Reserved address 72640 [0x11bc0]

// Reserved address 72644 [0x11bc4]

// Reserved address 72648 [0x11bc8]

// Reserved address 72652 [0x11bcc]

// Reserved address 72656 [0x11bd0]

// Reserved address 72660 [0x11bd4]

// Reserved address 72664 [0x11bd8]

// Reserved address 72668 [0x11bdc]

// Reserved address 72672 [0x11be0]

// Reserved address 72676 [0x11be4]

// Reserved address 72680 [0x11be8]

// Reserved address 72684 [0x11bec]

// Reserved address 72688 [0x11bf0]

// Reserved address 72692 [0x11bf4]

// Reserved address 72696 [0x11bf8]

// Reserved address 72700 [0x11bfc]

// Reserved address 72704 [0x11c00]

// Reserved address 72708 [0x11c04]

// Reserved address 72712 [0x11c08]

// Reserved address 72716 [0x11c0c]

// Reserved address 72720 [0x11c10]

// Reserved address 72724 [0x11c14]

// Reserved address 72728 [0x11c18]

// Reserved address 72732 [0x11c1c]

// Reserved address 72736 [0x11c20]

// Reserved address 72740 [0x11c24]

// Reserved address 72744 [0x11c28]

// Reserved address 72748 [0x11c2c]

// Reserved address 72752 [0x11c30]

// Reserved address 72756 [0x11c34]

// Reserved address 72760 [0x11c38]

// Reserved address 72764 [0x11c3c]

// Reserved address 72768 [0x11c40]

// Reserved address 72772 [0x11c44]

// Reserved address 72776 [0x11c48]

// Reserved address 72780 [0x11c4c]

// Reserved address 72784 [0x11c50]

// Reserved address 72788 [0x11c54]

// Reserved address 72792 [0x11c58]

// Reserved address 72796 [0x11c5c]

// Reserved address 72800 [0x11c60]

// Reserved address 72804 [0x11c64]

// Reserved address 72808 [0x11c68]

// Reserved address 72812 [0x11c6c]

// Reserved address 72816 [0x11c70]

// Reserved address 72820 [0x11c74]

// Reserved address 72824 [0x11c78]

// Reserved address 72828 [0x11c7c]

// Reserved address 72832 [0x11c80]

// Reserved address 72836 [0x11c84]

// Reserved address 72840 [0x11c88]

// Reserved address 72844 [0x11c8c]

// Reserved address 72848 [0x11c90]

// Reserved address 72852 [0x11c94]

// Reserved address 72856 [0x11c98]

// Reserved address 72860 [0x11c9c]

// Reserved address 72864 [0x11ca0]

// Reserved address 72868 [0x11ca4]

// Reserved address 72872 [0x11ca8]

// Reserved address 72876 [0x11cac]

// Reserved address 72880 [0x11cb0]

// Reserved address 72884 [0x11cb4]

// Reserved address 72888 [0x11cb8]

// Reserved address 72892 [0x11cbc]

// Reserved address 72896 [0x11cc0]

// Reserved address 72900 [0x11cc4]

// Reserved address 72904 [0x11cc8]

// Reserved address 72908 [0x11ccc]

// Reserved address 72912 [0x11cd0]

// Reserved address 72916 [0x11cd4]

// Reserved address 72920 [0x11cd8]

// Reserved address 72924 [0x11cdc]

// Reserved address 72928 [0x11ce0]

// Reserved address 72932 [0x11ce4]

// Reserved address 72936 [0x11ce8]

// Reserved address 72940 [0x11cec]

// Reserved address 72944 [0x11cf0]

// Reserved address 72948 [0x11cf4]

// Reserved address 72952 [0x11cf8]

// Reserved address 72956 [0x11cfc]

// Reserved address 72960 [0x11d00]

// Reserved address 72964 [0x11d04]

// Reserved address 72968 [0x11d08]

// Reserved address 72972 [0x11d0c]

// Reserved address 72976 [0x11d10]

// Reserved address 72980 [0x11d14]

// Reserved address 72984 [0x11d18]

// Reserved address 72988 [0x11d1c]

// Reserved address 72992 [0x11d20]

// Reserved address 72996 [0x11d24]

// Reserved address 73000 [0x11d28]

// Reserved address 73004 [0x11d2c]

// Reserved address 73008 [0x11d30]

// Reserved address 73012 [0x11d34]

// Reserved address 73016 [0x11d38]

// Reserved address 73020 [0x11d3c]

// Reserved address 73024 [0x11d40]

// Reserved address 73028 [0x11d44]

// Reserved address 73032 [0x11d48]

// Reserved address 73036 [0x11d4c]

// Reserved address 73040 [0x11d50]

// Reserved address 73044 [0x11d54]

// Reserved address 73048 [0x11d58]

// Reserved address 73052 [0x11d5c]

// Reserved address 73056 [0x11d60]

// Reserved address 73060 [0x11d64]

// Reserved address 73064 [0x11d68]

// Reserved address 73068 [0x11d6c]

// Reserved address 73072 [0x11d70]

// Reserved address 73076 [0x11d74]

// Reserved address 73080 [0x11d78]

// Reserved address 73084 [0x11d7c]

// Reserved address 73088 [0x11d80]

// Reserved address 73092 [0x11d84]

// Reserved address 73096 [0x11d88]

// Reserved address 73100 [0x11d8c]

// Reserved address 73104 [0x11d90]

// Reserved address 73108 [0x11d94]

// Reserved address 73112 [0x11d98]

// Reserved address 73116 [0x11d9c]

// Reserved address 73120 [0x11da0]

// Reserved address 73124 [0x11da4]

// Reserved address 73128 [0x11da8]

// Reserved address 73132 [0x11dac]

// Reserved address 73136 [0x11db0]

// Reserved address 73140 [0x11db4]

// Reserved address 73144 [0x11db8]

// Reserved address 73148 [0x11dbc]

// Reserved address 73152 [0x11dc0]

// Reserved address 73156 [0x11dc4]

// Reserved address 73160 [0x11dc8]

// Reserved address 73164 [0x11dcc]

// Reserved address 73168 [0x11dd0]

// Reserved address 73172 [0x11dd4]

// Reserved address 73176 [0x11dd8]

// Reserved address 73180 [0x11ddc]

// Reserved address 73184 [0x11de0]

// Reserved address 73188 [0x11de4]

// Reserved address 73192 [0x11de8]

// Reserved address 73196 [0x11dec]

// Reserved address 73200 [0x11df0]

// Reserved address 73204 [0x11df4]

// Reserved address 73208 [0x11df8]

// Reserved address 73212 [0x11dfc]

// Reserved address 73216 [0x11e00]

// Reserved address 73220 [0x11e04]

// Reserved address 73224 [0x11e08]

// Reserved address 73228 [0x11e0c]

// Reserved address 73232 [0x11e10]

// Reserved address 73236 [0x11e14]

// Reserved address 73240 [0x11e18]

// Reserved address 73244 [0x11e1c]

// Reserved address 73248 [0x11e20]

// Reserved address 73252 [0x11e24]

// Reserved address 73256 [0x11e28]

// Reserved address 73260 [0x11e2c]

// Reserved address 73264 [0x11e30]

// Reserved address 73268 [0x11e34]

// Reserved address 73272 [0x11e38]

// Reserved address 73276 [0x11e3c]

// Reserved address 73280 [0x11e40]

// Reserved address 73284 [0x11e44]

// Reserved address 73288 [0x11e48]

// Reserved address 73292 [0x11e4c]

// Reserved address 73296 [0x11e50]

// Reserved address 73300 [0x11e54]

// Reserved address 73304 [0x11e58]

// Reserved address 73308 [0x11e5c]

// Reserved address 73312 [0x11e60]

// Reserved address 73316 [0x11e64]

// Reserved address 73320 [0x11e68]

// Reserved address 73324 [0x11e6c]

// Reserved address 73328 [0x11e70]

// Reserved address 73332 [0x11e74]

// Reserved address 73336 [0x11e78]

// Reserved address 73340 [0x11e7c]

// Reserved address 73344 [0x11e80]

// Reserved address 73348 [0x11e84]

// Reserved address 73352 [0x11e88]

// Reserved address 73356 [0x11e8c]

// Reserved address 73360 [0x11e90]

// Reserved address 73364 [0x11e94]

// Reserved address 73368 [0x11e98]

// Reserved address 73372 [0x11e9c]

// Reserved address 73376 [0x11ea0]

// Reserved address 73380 [0x11ea4]

// Reserved address 73384 [0x11ea8]

// Reserved address 73388 [0x11eac]

// Reserved address 73392 [0x11eb0]

// Reserved address 73396 [0x11eb4]

// Reserved address 73400 [0x11eb8]

// Reserved address 73404 [0x11ebc]

// Reserved address 73408 [0x11ec0]

// Reserved address 73412 [0x11ec4]

// Reserved address 73416 [0x11ec8]

// Reserved address 73420 [0x11ecc]

// Reserved address 73424 [0x11ed0]

// Reserved address 73428 [0x11ed4]

// Reserved address 73432 [0x11ed8]

// Reserved address 73436 [0x11edc]

// Reserved address 73440 [0x11ee0]

// Reserved address 73444 [0x11ee4]

// Reserved address 73448 [0x11ee8]

// Reserved address 73452 [0x11eec]

// Reserved address 73456 [0x11ef0]

// Reserved address 73460 [0x11ef4]

// Reserved address 73464 [0x11ef8]

// Reserved address 73468 [0x11efc]

// Reserved address 73472 [0x11f00]

// Reserved address 73476 [0x11f04]

// Reserved address 73480 [0x11f08]

// Reserved address 73484 [0x11f0c]

// Reserved address 73488 [0x11f10]

// Reserved address 73492 [0x11f14]

// Reserved address 73496 [0x11f18]

// Reserved address 73500 [0x11f1c]

// Reserved address 73504 [0x11f20]

// Reserved address 73508 [0x11f24]

// Reserved address 73512 [0x11f28]

// Reserved address 73516 [0x11f2c]

// Reserved address 73520 [0x11f30]

// Reserved address 73524 [0x11f34]

// Reserved address 73528 [0x11f38]

// Reserved address 73532 [0x11f3c]

// Reserved address 73536 [0x11f40]

// Reserved address 73540 [0x11f44]

// Reserved address 73544 [0x11f48]

// Reserved address 73548 [0x11f4c]

// Reserved address 73552 [0x11f50]

// Reserved address 73556 [0x11f54]

// Reserved address 73560 [0x11f58]

// Reserved address 73564 [0x11f5c]

// Reserved address 73568 [0x11f60]

// Reserved address 73572 [0x11f64]

// Reserved address 73576 [0x11f68]

// Reserved address 73580 [0x11f6c]

// Reserved address 73584 [0x11f70]

// Reserved address 73588 [0x11f74]

// Reserved address 73592 [0x11f78]

// Reserved address 73596 [0x11f7c]

// Reserved address 73600 [0x11f80]

// Reserved address 73604 [0x11f84]

// Reserved address 73608 [0x11f88]

// Reserved address 73612 [0x11f8c]

// Reserved address 73616 [0x11f90]

// Reserved address 73620 [0x11f94]

// Reserved address 73624 [0x11f98]

// Reserved address 73628 [0x11f9c]

// Reserved address 73632 [0x11fa0]

// Reserved address 73636 [0x11fa4]

// Reserved address 73640 [0x11fa8]

// Reserved address 73644 [0x11fac]

// Reserved address 73648 [0x11fb0]

// Reserved address 73652 [0x11fb4]

// Reserved address 73656 [0x11fb8]

// Reserved address 73660 [0x11fbc]

// Reserved address 73664 [0x11fc0]

// Reserved address 73668 [0x11fc4]

// Reserved address 73672 [0x11fc8]

// Reserved address 73676 [0x11fcc]

// Reserved address 73680 [0x11fd0]

// Reserved address 73684 [0x11fd4]

// Reserved address 73688 [0x11fd8]

// Reserved address 73692 [0x11fdc]

// Reserved address 73696 [0x11fe0]

// Reserved address 73700 [0x11fe4]

// Reserved address 73704 [0x11fe8]

// Reserved address 73708 [0x11fec]

// Reserved address 73712 [0x11ff0]

// Reserved address 73716 [0x11ff4]

// Reserved address 73720 [0x11ff8]

// Reserved address 73724 [0x11ffc]

// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0                    _MK_ADDR_CONST(0x12000)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_SECURE                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_SCR                        0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_WORD_COUNT                         0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_RESET_MASK                         _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_READ_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_WRITE_MASK                         _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_CLK_OVR_ON_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_CLK_OVR_ON_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_CLK_OVR_ON_RANGE                   0:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_CLK_OVR_ON_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_CLK_OVR_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                       _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_TSA_SPARE_REGS_FIELD                       _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_TSA_SPARE_REGS_RANGE                       31:24
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_STATIC0_CSR_APER_0
#define TSA_CONFIG_STATIC0_CSR_APER_0                   _MK_ADDR_CONST(0x12004)
#define TSA_CONFIG_STATIC0_CSR_APER_0_SECURE                    0x0
#define TSA_CONFIG_STATIC0_CSR_APER_0_SCR                       0
#define TSA_CONFIG_STATIC0_CSR_APER_0_WORD_COUNT                        0x1
#define TSA_CONFIG_STATIC0_CSR_APER_0_RESET_VAL                         _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_APER_0_RESET_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_APER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APER_0_READ_MASK                         _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_APER_0_WRITE_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_APER_0_REORDER_DEPTH_LIMIT_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_APER_0_REORDER_DEPTH_LIMIT_FIELD                 _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_APER_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_APER_0_REORDER_DEPTH_LIMIT_RANGE                 8:0
#define TSA_CONFIG_STATIC0_CSR_APER_0_REORDER_DEPTH_LIMIT_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSR_APER_0_REORDER_DEPTH_LIMIT_DEFAULT                       _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_APER_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_APER_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APER_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APER_0_REORDER_DEPTH_LIMIT_INIT_ENUM                     NONE
#define TSA_CONFIG_STATIC0_CSR_APER_0_REORDER_DEPTH_LIMIT_NONE                  _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_APER_0_SO_DEV_HUBID_SHIFT                        _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_APER_0_SO_DEV_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_APER_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_APER_0_SO_DEV_HUBID_RANGE                        9:9
#define TSA_CONFIG_STATIC0_CSR_APER_0_SO_DEV_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_APER_0_SO_DEV_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APER_0_SO_DEV_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_APER_0_SO_DEV_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APER_0_SO_DEV_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APER_0_SO_DEV_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSR_APER_0_SO_DEV_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_APER_0_SO_DEV_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_SHIFT                        _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_RANGE                        10:10
#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_APER_0_MEMTYPE_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_APER_0_MEMTYPE_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_APER_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_APER_0_MEMTYPE_OVERRIDE_RANGE                    12:11
#define TSA_CONFIG_STATIC0_CSR_APER_0_MEMTYPE_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_APER_0_MEMTYPE_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APER_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_APER_0_MEMTYPE_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APER_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APER_0_MEMTYPE_OVERRIDE_INIT_ENUM                        PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_APER_0_MEMTYPE_OVERRIDE_PASSTHRU                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_APER_0_MEMTYPE_OVERRIDE_NORMAL                   _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_APER_0_MEMTYPE_OVERRIDE_SO_DEV                   _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_OVERRIDE_RANGE                       13:13
#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_OVERRIDE_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                   DISABLE
#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_APER_0_NORMAL_HUBID_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_APEW_0
#define TSA_CONFIG_STATIC0_CSW_APEW_0                   _MK_ADDR_CONST(0x12008)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_SECURE                    0x0
#define TSA_CONFIG_STATIC0_CSW_APEW_0_SCR                       0
#define TSA_CONFIG_STATIC0_CSW_APEW_0_WORD_COUNT                        0x1
#define TSA_CONFIG_STATIC0_CSW_APEW_0_RESET_VAL                         _MK_MASK_CONST(0x1100)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_RESET_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_READ_MASK                         _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_WRITE_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_REORDER_DEPTH_LIMIT_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_REORDER_DEPTH_LIMIT_FIELD                 _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_APEW_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_REORDER_DEPTH_LIMIT_RANGE                 8:0
#define TSA_CONFIG_STATIC0_CSW_APEW_0_REORDER_DEPTH_LIMIT_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSW_APEW_0_REORDER_DEPTH_LIMIT_DEFAULT                       _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_REORDER_DEPTH_LIMIT_INIT_ENUM                     NONE
#define TSA_CONFIG_STATIC0_CSW_APEW_0_REORDER_DEPTH_LIMIT_NONE                  _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_APEW_0_SO_DEV_HUBID_SHIFT                        _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_SO_DEV_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_APEW_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_SO_DEV_HUBID_RANGE                        9:9
#define TSA_CONFIG_STATIC0_CSW_APEW_0_SO_DEV_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_APEW_0_SO_DEV_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_SO_DEV_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_SO_DEV_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_SO_DEV_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_SO_DEV_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSW_APEW_0_SO_DEV_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_SO_DEV_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_SHIFT                        _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_RANGE                        10:10
#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_APEW_0_MEMTYPE_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_MEMTYPE_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_APEW_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_MEMTYPE_OVERRIDE_RANGE                    12:11
#define TSA_CONFIG_STATIC0_CSW_APEW_0_MEMTYPE_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_APEW_0_MEMTYPE_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_MEMTYPE_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_MEMTYPE_OVERRIDE_INIT_ENUM                        SO_DEV
#define TSA_CONFIG_STATIC0_CSW_APEW_0_MEMTYPE_OVERRIDE_PASSTHRU                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_MEMTYPE_OVERRIDE_NORMAL                   _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_MEMTYPE_OVERRIDE_SO_DEV                   _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_OVERRIDE_RANGE                       13:13
#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_OVERRIDE_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                   DISABLE
#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_APEW_0_NORMAL_HUBID_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_APE_0
#define TSA_CONFIG_STATIC0_APE_0                        _MK_ADDR_CONST(0x1200c)
#define TSA_CONFIG_STATIC0_APE_0_SECURE                         0x0
#define TSA_CONFIG_STATIC0_APE_0_SCR                    0
#define TSA_CONFIG_STATIC0_APE_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC0_APE_0_RESET_VAL                      _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_APE_0_RESET_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_APE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_APE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_APE_0_READ_MASK                      _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_APE_0_WRITE_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_APE_0_HUB_MASK_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_APE_0_HUB_MASK_FIELD                 _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_APE_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_APE_0_HUB_MASK_RANGE                 21:0
#define TSA_CONFIG_STATIC0_APE_0_HUB_MASK_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_APE_0_HUB_MASK_DEFAULT                       _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_APE_0_HUB_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_APE_0_HUB_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_APE_0_HUB_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_APE_0_HUB_MASK_INIT_ENUM                     ONEKB
#define TSA_CONFIG_STATIC0_APE_0_HUB_MASK_HUB0                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_APE_0_HUB_MASK_ONEKB                 _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_APE_0_ERR_HANDLING_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_APE_0_ERR_HANDLING_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_APE_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_APE_0_ERR_HANDLING_OVR_MODE_RANGE                    31:30
#define TSA_CONFIG_STATIC0_APE_0_ERR_HANDLING_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_APE_0_ERR_HANDLING_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_APE_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_APE_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_APE_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_APE_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                        MODE2
#define TSA_CONFIG_STATIC0_APE_0_ERR_HANDLING_OVR_MODE_MODE0                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_APE_0_ERR_HANDLING_OVR_MODE_MODE1                    _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_APE_0_ERR_HANDLING_OVR_MODE_MODE2                    _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_APE_0
#define TSA_CONFIG_STATIC1_APE_0                        _MK_ADDR_CONST(0x12010)
#define TSA_CONFIG_STATIC1_APE_0_SECURE                         0x0
#define TSA_CONFIG_STATIC1_APE_0_SCR                    0
#define TSA_CONFIG_STATIC1_APE_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC1_APE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APE_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_APE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APE_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_APE_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_APE_0_RCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_APE_0_RCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_APE_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_APE_0_RCLK_OVERRIDE_RANGE                    0:0
#define TSA_CONFIG_STATIC1_APE_0_RCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_APE_0_RCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APE_0_RCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_APE_0_RCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APE_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APE_0_RCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_APE_0_RCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_APE_0_RCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_APE_0_WCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_APE_0_WCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_APE_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_APE_0_WCLK_OVERRIDE_RANGE                    1:1
#define TSA_CONFIG_STATIC1_APE_0_WCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_APE_0_WCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APE_0_WCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_APE_0_WCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APE_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APE_0_WCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_APE_0_WCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_APE_0_WCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_APE_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVERRIDE_RANGE                    2:2
#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_APE_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVR_MODE_RANGE                    3:3
#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVR_MODE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVR_MODE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_APE_0_CCLK_OVR_MODE_ENABLE                   _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSR_APEDMAR_0
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0                        _MK_ADDR_CONST(0x12014)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_SECURE                         0x0
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_SCR                    0
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_RESET_VAL                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_RESET_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_READ_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_WRITE_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_REORDER_DEPTH_LIMIT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_REORDER_DEPTH_LIMIT_FIELD                      _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_APEDMAR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_REORDER_DEPTH_LIMIT_RANGE                      8:0
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_REORDER_DEPTH_LIMIT_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_REORDER_DEPTH_LIMIT_DEFAULT                    _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                  NONE
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_REORDER_DEPTH_LIMIT_NONE                       _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_SO_DEV_HUBID_SHIFT                     _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_SO_DEV_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_APEDMAR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_SO_DEV_HUBID_RANGE                     9:9
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_SO_DEV_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_SO_DEV_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_SO_DEV_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_SO_DEV_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_SO_DEV_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_SO_DEV_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_SO_DEV_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_SHIFT                     _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_RANGE                     10:10
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_MEMTYPE_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_MEMTYPE_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_APEDMAR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_MEMTYPE_OVERRIDE_RANGE                 12:11
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_MEMTYPE_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_MEMTYPE_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_MEMTYPE_OVERRIDE_INIT_ENUM                     PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_MEMTYPE_OVERRIDE_PASSTHRU                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_MEMTYPE_OVERRIDE_NORMAL                        _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_MEMTYPE_OVERRIDE_SO_DEV                        _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_OVERRIDE_RANGE                    13:13
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_APEDMAR_0_NORMAL_HUBID_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_APEDMAW_0
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0                        _MK_ADDR_CONST(0x12018)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_SECURE                         0x0
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_SCR                    0
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_RESET_VAL                      _MK_MASK_CONST(0x1100)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_RESET_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_READ_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_WRITE_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_REORDER_DEPTH_LIMIT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_REORDER_DEPTH_LIMIT_FIELD                      _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_APEDMAW_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_REORDER_DEPTH_LIMIT_RANGE                      8:0
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_REORDER_DEPTH_LIMIT_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_REORDER_DEPTH_LIMIT_DEFAULT                    _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_REORDER_DEPTH_LIMIT_INIT_ENUM                  NONE
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_REORDER_DEPTH_LIMIT_NONE                       _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_SO_DEV_HUBID_SHIFT                     _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_SO_DEV_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_APEDMAW_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_SO_DEV_HUBID_RANGE                     9:9
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_SO_DEV_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_SO_DEV_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_SO_DEV_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_SO_DEV_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_SO_DEV_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_SO_DEV_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_SO_DEV_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_SO_DEV_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_SHIFT                     _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_RANGE                     10:10
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_INIT_ENUM                 HUB0
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_HUB0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_HUB1                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_MEMTYPE_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_MEMTYPE_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_APEDMAW_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_MEMTYPE_OVERRIDE_RANGE                 12:11
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_MEMTYPE_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_MEMTYPE_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_MEMTYPE_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_MEMTYPE_OVERRIDE_INIT_ENUM                     SO_DEV
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_MEMTYPE_OVERRIDE_PASSTHRU                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_MEMTYPE_OVERRIDE_NORMAL                        _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_MEMTYPE_OVERRIDE_SO_DEV                        _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_OVERRIDE_RANGE                    13:13
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_APEDMAW_0_NORMAL_HUBID_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_APEDMA_0
#define TSA_CONFIG_STATIC0_APEDMA_0                     _MK_ADDR_CONST(0x1201c)
#define TSA_CONFIG_STATIC0_APEDMA_0_SECURE                      0x0
#define TSA_CONFIG_STATIC0_APEDMA_0_SCR                         0
#define TSA_CONFIG_STATIC0_APEDMA_0_WORD_COUNT                  0x1
#define TSA_CONFIG_STATIC0_APEDMA_0_RESET_VAL                   _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_APEDMA_0_RESET_MASK                  _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_APEDMA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_APEDMA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_APEDMA_0_READ_MASK                   _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_APEDMA_0_WRITE_MASK                  _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_APEDMA_0_HUB_MASK_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_APEDMA_0_HUB_MASK_FIELD                      _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_APEDMA_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_APEDMA_0_HUB_MASK_RANGE                      21:0
#define TSA_CONFIG_STATIC0_APEDMA_0_HUB_MASK_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_APEDMA_0_HUB_MASK_DEFAULT                    _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_APEDMA_0_HUB_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_APEDMA_0_HUB_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_APEDMA_0_HUB_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_APEDMA_0_HUB_MASK_INIT_ENUM                  ONEKB
#define TSA_CONFIG_STATIC0_APEDMA_0_HUB_MASK_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_APEDMA_0_HUB_MASK_ONEKB                      _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_APEDMA_0_ERR_HANDLING_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_APEDMA_0_ERR_HANDLING_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_APEDMA_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_APEDMA_0_ERR_HANDLING_OVR_MODE_RANGE                 31:30
#define TSA_CONFIG_STATIC0_APEDMA_0_ERR_HANDLING_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_APEDMA_0_ERR_HANDLING_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_APEDMA_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_APEDMA_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_APEDMA_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_APEDMA_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                     MODE2
#define TSA_CONFIG_STATIC0_APEDMA_0_ERR_HANDLING_OVR_MODE_MODE0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_APEDMA_0_ERR_HANDLING_OVR_MODE_MODE1                 _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_APEDMA_0_ERR_HANDLING_OVR_MODE_MODE2                 _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_APEDMA_0
#define TSA_CONFIG_STATIC1_APEDMA_0                     _MK_ADDR_CONST(0x12020)
#define TSA_CONFIG_STATIC1_APEDMA_0_SECURE                      0x0
#define TSA_CONFIG_STATIC1_APEDMA_0_SCR                         0
#define TSA_CONFIG_STATIC1_APEDMA_0_WORD_COUNT                  0x1
#define TSA_CONFIG_STATIC1_APEDMA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APEDMA_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_APEDMA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APEDMA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APEDMA_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_APEDMA_0_WRITE_MASK                  _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_APEDMA_0_RCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_APEDMA_0_RCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_APEDMA_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_APEDMA_0_RCLK_OVERRIDE_RANGE                 0:0
#define TSA_CONFIG_STATIC1_APEDMA_0_RCLK_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_APEDMA_0_RCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APEDMA_0_RCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_APEDMA_0_RCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APEDMA_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APEDMA_0_RCLK_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_APEDMA_0_RCLK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_APEDMA_0_RCLK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_APEDMA_0_WCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_APEDMA_0_WCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_APEDMA_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_APEDMA_0_WCLK_OVERRIDE_RANGE                 1:1
#define TSA_CONFIG_STATIC1_APEDMA_0_WCLK_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_APEDMA_0_WCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APEDMA_0_WCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_APEDMA_0_WCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APEDMA_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APEDMA_0_WCLK_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_APEDMA_0_WCLK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_APEDMA_0_WCLK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVERRIDE_RANGE                 2:2
#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVR_MODE_RANGE                 3:3
#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVR_MODE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVR_MODE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_APEDMA_0_CCLK_OVR_MODE_ENABLE                        _MK_ENUM_CONST(1)


// Register TSA_CONFIG_INTERNAL_AUD_ARB_0
#define TSA_CONFIG_INTERNAL_AUD_ARB_0                   _MK_ADDR_CONST(0x12024)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_SECURE                    0x0
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_SCR                       0
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_WORD_COUNT                        0x1
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_RESET_VAL                         _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_RESET_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_READ_MASK                         _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_WRITE_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_WR_WEIGHT_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_WR_WEIGHT_FIELD                   _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_AUD_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_WR_WEIGHT_RANGE                   4:0
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_WR_WEIGHT_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_WR_WEIGHT_DEFAULT                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_WR_WEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_WR_WEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_AUD_ARB_0_RD_WEIGHT_SHIFT                   _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_RD_WEIGHT_FIELD                   _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_AUD_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_RD_WEIGHT_RANGE                   12:8
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_RD_WEIGHT_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_RD_WEIGHT_DEFAULT                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_RD_WEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_RD_WEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_AUD_ARB_0_WEIGHT_OVR_MODE_SHIFT                     _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_WEIGHT_OVR_MODE_FIELD                     _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_AUD_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_WEIGHT_OVR_MODE_RANGE                     17:16
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_WEIGHT_OVR_MODE_WOFFSET                   0x0
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_WEIGHT_OVR_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_AUD_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0                      _MK_ADDR_CONST(0x12028)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_SECURE                       0x0
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_SCR                  0
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_WORD_COUNT                   0x1
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_RESET_VAL                    _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_RESET_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_READ_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_WRITE_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_WR_WEIGHT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_WR_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_WR_WEIGHT_RANGE                      4:0
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_WR_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_WR_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_WR_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_WR_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_RD_WEIGHT_SHIFT                      _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_RD_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_RD_WEIGHT_RANGE                      12:8
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_RD_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_RD_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_RD_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_RD_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_WEIGHT_OVR_MODE_SHIFT                        _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_WEIGHT_OVR_MODE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_WEIGHT_OVR_MODE_RANGE                        17:16
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_WEIGHT_OVR_MODE_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_WEIGHT_OVR_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 73772 [0x1202c]

// Reserved address 73776 [0x12030]

// Reserved address 73780 [0x12034]

// Reserved address 73784 [0x12038]

// Reserved address 73788 [0x1203c]

// Reserved address 73792 [0x12040]

// Reserved address 73796 [0x12044]

// Reserved address 73800 [0x12048]

// Reserved address 73804 [0x1204c]

// Reserved address 73808 [0x12050]

// Reserved address 73812 [0x12054]

// Reserved address 73816 [0x12058]

// Reserved address 73820 [0x1205c]

// Reserved address 73824 [0x12060]

// Reserved address 73828 [0x12064]

// Reserved address 73832 [0x12068]

// Reserved address 73836 [0x1206c]

// Reserved address 73840 [0x12070]

// Reserved address 73844 [0x12074]

// Reserved address 73848 [0x12078]

// Reserved address 73852 [0x1207c]

// Reserved address 73856 [0x12080]

// Reserved address 73860 [0x12084]

// Reserved address 73864 [0x12088]

// Reserved address 73868 [0x1208c]

// Reserved address 73872 [0x12090]

// Reserved address 73876 [0x12094]

// Reserved address 73880 [0x12098]

// Reserved address 73884 [0x1209c]

// Reserved address 73888 [0x120a0]

// Reserved address 73892 [0x120a4]

// Reserved address 73896 [0x120a8]

// Reserved address 73900 [0x120ac]

// Reserved address 73904 [0x120b0]

// Reserved address 73908 [0x120b4]

// Reserved address 73912 [0x120b8]

// Reserved address 73916 [0x120bc]

// Reserved address 73920 [0x120c0]

// Reserved address 73924 [0x120c4]

// Reserved address 73928 [0x120c8]

// Reserved address 73932 [0x120cc]

// Reserved address 73936 [0x120d0]

// Reserved address 73940 [0x120d4]

// Reserved address 73944 [0x120d8]

// Reserved address 73948 [0x120dc]

// Reserved address 73952 [0x120e0]

// Reserved address 73956 [0x120e4]

// Reserved address 73960 [0x120e8]

// Reserved address 73964 [0x120ec]

// Reserved address 73968 [0x120f0]

// Reserved address 73972 [0x120f4]

// Reserved address 73976 [0x120f8]

// Reserved address 73980 [0x120fc]

// Reserved address 73984 [0x12100]

// Reserved address 73988 [0x12104]

// Reserved address 73992 [0x12108]

// Reserved address 73996 [0x1210c]

// Reserved address 74000 [0x12110]

// Reserved address 74004 [0x12114]

// Reserved address 74008 [0x12118]

// Reserved address 74012 [0x1211c]

// Reserved address 74016 [0x12120]

// Reserved address 74020 [0x12124]

// Reserved address 74024 [0x12128]

// Reserved address 74028 [0x1212c]

// Reserved address 74032 [0x12130]

// Reserved address 74036 [0x12134]

// Reserved address 74040 [0x12138]

// Reserved address 74044 [0x1213c]

// Reserved address 74048 [0x12140]

// Reserved address 74052 [0x12144]

// Reserved address 74056 [0x12148]

// Reserved address 74060 [0x1214c]

// Reserved address 74064 [0x12150]

// Reserved address 74068 [0x12154]

// Reserved address 74072 [0x12158]

// Reserved address 74076 [0x1215c]

// Reserved address 74080 [0x12160]

// Reserved address 74084 [0x12164]

// Reserved address 74088 [0x12168]

// Reserved address 74092 [0x1216c]

// Reserved address 74096 [0x12170]

// Reserved address 74100 [0x12174]

// Reserved address 74104 [0x12178]

// Reserved address 74108 [0x1217c]

// Reserved address 74112 [0x12180]

// Reserved address 74116 [0x12184]

// Reserved address 74120 [0x12188]

// Reserved address 74124 [0x1218c]

// Reserved address 74128 [0x12190]

// Reserved address 74132 [0x12194]

// Reserved address 74136 [0x12198]

// Reserved address 74140 [0x1219c]

// Reserved address 74144 [0x121a0]

// Reserved address 74148 [0x121a4]

// Reserved address 74152 [0x121a8]

// Reserved address 74156 [0x121ac]

// Reserved address 74160 [0x121b0]

// Reserved address 74164 [0x121b4]

// Reserved address 74168 [0x121b8]

// Reserved address 74172 [0x121bc]

// Reserved address 74176 [0x121c0]

// Reserved address 74180 [0x121c4]

// Reserved address 74184 [0x121c8]

// Reserved address 74188 [0x121cc]

// Reserved address 74192 [0x121d0]

// Reserved address 74196 [0x121d4]

// Reserved address 74200 [0x121d8]

// Reserved address 74204 [0x121dc]

// Reserved address 74208 [0x121e0]

// Reserved address 74212 [0x121e4]

// Reserved address 74216 [0x121e8]

// Reserved address 74220 [0x121ec]

// Reserved address 74224 [0x121f0]

// Reserved address 74228 [0x121f4]

// Reserved address 74232 [0x121f8]

// Reserved address 74236 [0x121fc]

// Reserved address 74240 [0x12200]

// Reserved address 74244 [0x12204]

// Reserved address 74248 [0x12208]

// Reserved address 74252 [0x1220c]

// Reserved address 74256 [0x12210]

// Reserved address 74260 [0x12214]

// Reserved address 74264 [0x12218]

// Reserved address 74268 [0x1221c]

// Reserved address 74272 [0x12220]

// Reserved address 74276 [0x12224]

// Reserved address 74280 [0x12228]

// Reserved address 74284 [0x1222c]

// Reserved address 74288 [0x12230]

// Reserved address 74292 [0x12234]

// Reserved address 74296 [0x12238]

// Reserved address 74300 [0x1223c]

// Reserved address 74304 [0x12240]

// Reserved address 74308 [0x12244]

// Reserved address 74312 [0x12248]

// Reserved address 74316 [0x1224c]

// Reserved address 74320 [0x12250]

// Reserved address 74324 [0x12254]

// Reserved address 74328 [0x12258]

// Reserved address 74332 [0x1225c]

// Reserved address 74336 [0x12260]

// Reserved address 74340 [0x12264]

// Reserved address 74344 [0x12268]

// Reserved address 74348 [0x1226c]

// Reserved address 74352 [0x12270]

// Reserved address 74356 [0x12274]

// Reserved address 74360 [0x12278]

// Reserved address 74364 [0x1227c]

// Reserved address 74368 [0x12280]

// Reserved address 74372 [0x12284]

// Reserved address 74376 [0x12288]

// Reserved address 74380 [0x1228c]

// Reserved address 74384 [0x12290]

// Reserved address 74388 [0x12294]

// Reserved address 74392 [0x12298]

// Reserved address 74396 [0x1229c]

// Reserved address 74400 [0x122a0]

// Reserved address 74404 [0x122a4]

// Reserved address 74408 [0x122a8]

// Reserved address 74412 [0x122ac]

// Reserved address 74416 [0x122b0]

// Reserved address 74420 [0x122b4]

// Reserved address 74424 [0x122b8]

// Reserved address 74428 [0x122bc]

// Reserved address 74432 [0x122c0]

// Reserved address 74436 [0x122c4]

// Reserved address 74440 [0x122c8]

// Reserved address 74444 [0x122cc]

// Reserved address 74448 [0x122d0]

// Reserved address 74452 [0x122d4]

// Reserved address 74456 [0x122d8]

// Reserved address 74460 [0x122dc]

// Reserved address 74464 [0x122e0]

// Reserved address 74468 [0x122e4]

// Reserved address 74472 [0x122e8]

// Reserved address 74476 [0x122ec]

// Reserved address 74480 [0x122f0]

// Reserved address 74484 [0x122f4]

// Reserved address 74488 [0x122f8]

// Reserved address 74492 [0x122fc]

// Reserved address 74496 [0x12300]

// Reserved address 74500 [0x12304]

// Reserved address 74504 [0x12308]

// Reserved address 74508 [0x1230c]

// Reserved address 74512 [0x12310]

// Reserved address 74516 [0x12314]

// Reserved address 74520 [0x12318]

// Reserved address 74524 [0x1231c]

// Reserved address 74528 [0x12320]

// Reserved address 74532 [0x12324]

// Reserved address 74536 [0x12328]

// Reserved address 74540 [0x1232c]

// Reserved address 74544 [0x12330]

// Reserved address 74548 [0x12334]

// Reserved address 74552 [0x12338]

// Reserved address 74556 [0x1233c]

// Reserved address 74560 [0x12340]

// Reserved address 74564 [0x12344]

// Reserved address 74568 [0x12348]

// Reserved address 74572 [0x1234c]

// Reserved address 74576 [0x12350]

// Reserved address 74580 [0x12354]

// Reserved address 74584 [0x12358]

// Reserved address 74588 [0x1235c]

// Reserved address 74592 [0x12360]

// Reserved address 74596 [0x12364]

// Reserved address 74600 [0x12368]

// Reserved address 74604 [0x1236c]

// Reserved address 74608 [0x12370]

// Reserved address 74612 [0x12374]

// Reserved address 74616 [0x12378]

// Reserved address 74620 [0x1237c]

// Reserved address 74624 [0x12380]

// Reserved address 74628 [0x12384]

// Reserved address 74632 [0x12388]

// Reserved address 74636 [0x1238c]

// Reserved address 74640 [0x12390]

// Reserved address 74644 [0x12394]

// Reserved address 74648 [0x12398]

// Reserved address 74652 [0x1239c]

// Reserved address 74656 [0x123a0]

// Reserved address 74660 [0x123a4]

// Reserved address 74664 [0x123a8]

// Reserved address 74668 [0x123ac]

// Reserved address 74672 [0x123b0]

// Reserved address 74676 [0x123b4]

// Reserved address 74680 [0x123b8]

// Reserved address 74684 [0x123bc]

// Reserved address 74688 [0x123c0]

// Reserved address 74692 [0x123c4]

// Reserved address 74696 [0x123c8]

// Reserved address 74700 [0x123cc]

// Reserved address 74704 [0x123d0]

// Reserved address 74708 [0x123d4]

// Reserved address 74712 [0x123d8]

// Reserved address 74716 [0x123dc]

// Reserved address 74720 [0x123e0]

// Reserved address 74724 [0x123e4]

// Reserved address 74728 [0x123e8]

// Reserved address 74732 [0x123ec]

// Reserved address 74736 [0x123f0]

// Reserved address 74740 [0x123f4]

// Reserved address 74744 [0x123f8]

// Reserved address 74748 [0x123fc]

// Reserved address 74752 [0x12400]

// Reserved address 74756 [0x12404]

// Reserved address 74760 [0x12408]

// Reserved address 74764 [0x1240c]

// Reserved address 74768 [0x12410]

// Reserved address 74772 [0x12414]

// Reserved address 74776 [0x12418]

// Reserved address 74780 [0x1241c]

// Reserved address 74784 [0x12420]

// Reserved address 74788 [0x12424]

// Reserved address 74792 [0x12428]

// Reserved address 74796 [0x1242c]

// Reserved address 74800 [0x12430]

// Reserved address 74804 [0x12434]

// Reserved address 74808 [0x12438]

// Reserved address 74812 [0x1243c]

// Reserved address 74816 [0x12440]

// Reserved address 74820 [0x12444]

// Reserved address 74824 [0x12448]

// Reserved address 74828 [0x1244c]

// Reserved address 74832 [0x12450]

// Reserved address 74836 [0x12454]

// Reserved address 74840 [0x12458]

// Reserved address 74844 [0x1245c]

// Reserved address 74848 [0x12460]

// Reserved address 74852 [0x12464]

// Reserved address 74856 [0x12468]

// Reserved address 74860 [0x1246c]

// Reserved address 74864 [0x12470]

// Reserved address 74868 [0x12474]

// Reserved address 74872 [0x12478]

// Reserved address 74876 [0x1247c]

// Reserved address 74880 [0x12480]

// Reserved address 74884 [0x12484]

// Reserved address 74888 [0x12488]

// Reserved address 74892 [0x1248c]

// Reserved address 74896 [0x12490]

// Reserved address 74900 [0x12494]

// Reserved address 74904 [0x12498]

// Reserved address 74908 [0x1249c]

// Reserved address 74912 [0x124a0]

// Reserved address 74916 [0x124a4]

// Reserved address 74920 [0x124a8]

// Reserved address 74924 [0x124ac]

// Reserved address 74928 [0x124b0]

// Reserved address 74932 [0x124b4]

// Reserved address 74936 [0x124b8]

// Reserved address 74940 [0x124bc]

// Reserved address 74944 [0x124c0]

// Reserved address 74948 [0x124c4]

// Reserved address 74952 [0x124c8]

// Reserved address 74956 [0x124cc]

// Reserved address 74960 [0x124d0]

// Reserved address 74964 [0x124d4]

// Reserved address 74968 [0x124d8]

// Reserved address 74972 [0x124dc]

// Reserved address 74976 [0x124e0]

// Reserved address 74980 [0x124e4]

// Reserved address 74984 [0x124e8]

// Reserved address 74988 [0x124ec]

// Reserved address 74992 [0x124f0]

// Reserved address 74996 [0x124f4]

// Reserved address 75000 [0x124f8]

// Reserved address 75004 [0x124fc]

// Reserved address 75008 [0x12500]

// Reserved address 75012 [0x12504]

// Reserved address 75016 [0x12508]

// Reserved address 75020 [0x1250c]

// Reserved address 75024 [0x12510]

// Reserved address 75028 [0x12514]

// Reserved address 75032 [0x12518]

// Reserved address 75036 [0x1251c]

// Reserved address 75040 [0x12520]

// Reserved address 75044 [0x12524]

// Reserved address 75048 [0x12528]

// Reserved address 75052 [0x1252c]

// Reserved address 75056 [0x12530]

// Reserved address 75060 [0x12534]

// Reserved address 75064 [0x12538]

// Reserved address 75068 [0x1253c]

// Reserved address 75072 [0x12540]

// Reserved address 75076 [0x12544]

// Reserved address 75080 [0x12548]

// Reserved address 75084 [0x1254c]

// Reserved address 75088 [0x12550]

// Reserved address 75092 [0x12554]

// Reserved address 75096 [0x12558]

// Reserved address 75100 [0x1255c]

// Reserved address 75104 [0x12560]

// Reserved address 75108 [0x12564]

// Reserved address 75112 [0x12568]

// Reserved address 75116 [0x1256c]

// Reserved address 75120 [0x12570]

// Reserved address 75124 [0x12574]

// Reserved address 75128 [0x12578]

// Reserved address 75132 [0x1257c]

// Reserved address 75136 [0x12580]

// Reserved address 75140 [0x12584]

// Reserved address 75144 [0x12588]

// Reserved address 75148 [0x1258c]

// Reserved address 75152 [0x12590]

// Reserved address 75156 [0x12594]

// Reserved address 75160 [0x12598]

// Reserved address 75164 [0x1259c]

// Reserved address 75168 [0x125a0]

// Reserved address 75172 [0x125a4]

// Reserved address 75176 [0x125a8]

// Reserved address 75180 [0x125ac]

// Reserved address 75184 [0x125b0]

// Reserved address 75188 [0x125b4]

// Reserved address 75192 [0x125b8]

// Reserved address 75196 [0x125bc]

// Reserved address 75200 [0x125c0]

// Reserved address 75204 [0x125c4]

// Reserved address 75208 [0x125c8]

// Reserved address 75212 [0x125cc]

// Reserved address 75216 [0x125d0]

// Reserved address 75220 [0x125d4]

// Reserved address 75224 [0x125d8]

// Reserved address 75228 [0x125dc]

// Reserved address 75232 [0x125e0]

// Reserved address 75236 [0x125e4]

// Reserved address 75240 [0x125e8]

// Reserved address 75244 [0x125ec]

// Reserved address 75248 [0x125f0]

// Reserved address 75252 [0x125f4]

// Reserved address 75256 [0x125f8]

// Reserved address 75260 [0x125fc]

// Reserved address 75264 [0x12600]

// Reserved address 75268 [0x12604]

// Reserved address 75272 [0x12608]

// Reserved address 75276 [0x1260c]

// Reserved address 75280 [0x12610]

// Reserved address 75284 [0x12614]

// Reserved address 75288 [0x12618]

// Reserved address 75292 [0x1261c]

// Reserved address 75296 [0x12620]

// Reserved address 75300 [0x12624]

// Reserved address 75304 [0x12628]

// Reserved address 75308 [0x1262c]

// Reserved address 75312 [0x12630]

// Reserved address 75316 [0x12634]

// Reserved address 75320 [0x12638]

// Reserved address 75324 [0x1263c]

// Reserved address 75328 [0x12640]

// Reserved address 75332 [0x12644]

// Reserved address 75336 [0x12648]

// Reserved address 75340 [0x1264c]

// Reserved address 75344 [0x12650]

// Reserved address 75348 [0x12654]

// Reserved address 75352 [0x12658]

// Reserved address 75356 [0x1265c]

// Reserved address 75360 [0x12660]

// Reserved address 75364 [0x12664]

// Reserved address 75368 [0x12668]

// Reserved address 75372 [0x1266c]

// Reserved address 75376 [0x12670]

// Reserved address 75380 [0x12674]

// Reserved address 75384 [0x12678]

// Reserved address 75388 [0x1267c]

// Reserved address 75392 [0x12680]

// Reserved address 75396 [0x12684]

// Reserved address 75400 [0x12688]

// Reserved address 75404 [0x1268c]

// Reserved address 75408 [0x12690]

// Reserved address 75412 [0x12694]

// Reserved address 75416 [0x12698]

// Reserved address 75420 [0x1269c]

// Reserved address 75424 [0x126a0]

// Reserved address 75428 [0x126a4]

// Reserved address 75432 [0x126a8]

// Reserved address 75436 [0x126ac]

// Reserved address 75440 [0x126b0]

// Reserved address 75444 [0x126b4]

// Reserved address 75448 [0x126b8]

// Reserved address 75452 [0x126bc]

// Reserved address 75456 [0x126c0]

// Reserved address 75460 [0x126c4]

// Reserved address 75464 [0x126c8]

// Reserved address 75468 [0x126cc]

// Reserved address 75472 [0x126d0]

// Reserved address 75476 [0x126d4]

// Reserved address 75480 [0x126d8]

// Reserved address 75484 [0x126dc]

// Reserved address 75488 [0x126e0]

// Reserved address 75492 [0x126e4]

// Reserved address 75496 [0x126e8]

// Reserved address 75500 [0x126ec]

// Reserved address 75504 [0x126f0]

// Reserved address 75508 [0x126f4]

// Reserved address 75512 [0x126f8]

// Reserved address 75516 [0x126fc]

// Reserved address 75520 [0x12700]

// Reserved address 75524 [0x12704]

// Reserved address 75528 [0x12708]

// Reserved address 75532 [0x1270c]

// Reserved address 75536 [0x12710]

// Reserved address 75540 [0x12714]

// Reserved address 75544 [0x12718]

// Reserved address 75548 [0x1271c]

// Reserved address 75552 [0x12720]

// Reserved address 75556 [0x12724]

// Reserved address 75560 [0x12728]

// Reserved address 75564 [0x1272c]

// Reserved address 75568 [0x12730]

// Reserved address 75572 [0x12734]

// Reserved address 75576 [0x12738]

// Reserved address 75580 [0x1273c]

// Reserved address 75584 [0x12740]

// Reserved address 75588 [0x12744]

// Reserved address 75592 [0x12748]

// Reserved address 75596 [0x1274c]

// Reserved address 75600 [0x12750]

// Reserved address 75604 [0x12754]

// Reserved address 75608 [0x12758]

// Reserved address 75612 [0x1275c]

// Reserved address 75616 [0x12760]

// Reserved address 75620 [0x12764]

// Reserved address 75624 [0x12768]

// Reserved address 75628 [0x1276c]

// Reserved address 75632 [0x12770]

// Reserved address 75636 [0x12774]

// Reserved address 75640 [0x12778]

// Reserved address 75644 [0x1277c]

// Reserved address 75648 [0x12780]

// Reserved address 75652 [0x12784]

// Reserved address 75656 [0x12788]

// Reserved address 75660 [0x1278c]

// Reserved address 75664 [0x12790]

// Reserved address 75668 [0x12794]

// Reserved address 75672 [0x12798]

// Reserved address 75676 [0x1279c]

// Reserved address 75680 [0x127a0]

// Reserved address 75684 [0x127a4]

// Reserved address 75688 [0x127a8]

// Reserved address 75692 [0x127ac]

// Reserved address 75696 [0x127b0]

// Reserved address 75700 [0x127b4]

// Reserved address 75704 [0x127b8]

// Reserved address 75708 [0x127bc]

// Reserved address 75712 [0x127c0]

// Reserved address 75716 [0x127c4]

// Reserved address 75720 [0x127c8]

// Reserved address 75724 [0x127cc]

// Reserved address 75728 [0x127d0]

// Reserved address 75732 [0x127d4]

// Reserved address 75736 [0x127d8]

// Reserved address 75740 [0x127dc]

// Reserved address 75744 [0x127e0]

// Reserved address 75748 [0x127e4]

// Reserved address 75752 [0x127e8]

// Reserved address 75756 [0x127ec]

// Reserved address 75760 [0x127f0]

// Reserved address 75764 [0x127f4]

// Reserved address 75768 [0x127f8]

// Reserved address 75772 [0x127fc]

// Reserved address 75776 [0x12800]

// Reserved address 75780 [0x12804]

// Reserved address 75784 [0x12808]

// Reserved address 75788 [0x1280c]

// Reserved address 75792 [0x12810]

// Reserved address 75796 [0x12814]

// Reserved address 75800 [0x12818]

// Reserved address 75804 [0x1281c]

// Reserved address 75808 [0x12820]

// Reserved address 75812 [0x12824]

// Reserved address 75816 [0x12828]

// Reserved address 75820 [0x1282c]

// Reserved address 75824 [0x12830]

// Reserved address 75828 [0x12834]

// Reserved address 75832 [0x12838]

// Reserved address 75836 [0x1283c]

// Reserved address 75840 [0x12840]

// Reserved address 75844 [0x12844]

// Reserved address 75848 [0x12848]

// Reserved address 75852 [0x1284c]

// Reserved address 75856 [0x12850]

// Reserved address 75860 [0x12854]

// Reserved address 75864 [0x12858]

// Reserved address 75868 [0x1285c]

// Reserved address 75872 [0x12860]

// Reserved address 75876 [0x12864]

// Reserved address 75880 [0x12868]

// Reserved address 75884 [0x1286c]

// Reserved address 75888 [0x12870]

// Reserved address 75892 [0x12874]

// Reserved address 75896 [0x12878]

// Reserved address 75900 [0x1287c]

// Reserved address 75904 [0x12880]

// Reserved address 75908 [0x12884]

// Reserved address 75912 [0x12888]

// Reserved address 75916 [0x1288c]

// Reserved address 75920 [0x12890]

// Reserved address 75924 [0x12894]

// Reserved address 75928 [0x12898]

// Reserved address 75932 [0x1289c]

// Reserved address 75936 [0x128a0]

// Reserved address 75940 [0x128a4]

// Reserved address 75944 [0x128a8]

// Reserved address 75948 [0x128ac]

// Reserved address 75952 [0x128b0]

// Reserved address 75956 [0x128b4]

// Reserved address 75960 [0x128b8]

// Reserved address 75964 [0x128bc]

// Reserved address 75968 [0x128c0]

// Reserved address 75972 [0x128c4]

// Reserved address 75976 [0x128c8]

// Reserved address 75980 [0x128cc]

// Reserved address 75984 [0x128d0]

// Reserved address 75988 [0x128d4]

// Reserved address 75992 [0x128d8]

// Reserved address 75996 [0x128dc]

// Reserved address 76000 [0x128e0]

// Reserved address 76004 [0x128e4]

// Reserved address 76008 [0x128e8]

// Reserved address 76012 [0x128ec]

// Reserved address 76016 [0x128f0]

// Reserved address 76020 [0x128f4]

// Reserved address 76024 [0x128f8]

// Reserved address 76028 [0x128fc]

// Reserved address 76032 [0x12900]

// Reserved address 76036 [0x12904]

// Reserved address 76040 [0x12908]

// Reserved address 76044 [0x1290c]

// Reserved address 76048 [0x12910]

// Reserved address 76052 [0x12914]

// Reserved address 76056 [0x12918]

// Reserved address 76060 [0x1291c]

// Reserved address 76064 [0x12920]

// Reserved address 76068 [0x12924]

// Reserved address 76072 [0x12928]

// Reserved address 76076 [0x1292c]

// Reserved address 76080 [0x12930]

// Reserved address 76084 [0x12934]

// Reserved address 76088 [0x12938]

// Reserved address 76092 [0x1293c]

// Reserved address 76096 [0x12940]

// Reserved address 76100 [0x12944]

// Reserved address 76104 [0x12948]

// Reserved address 76108 [0x1294c]

// Reserved address 76112 [0x12950]

// Reserved address 76116 [0x12954]

// Reserved address 76120 [0x12958]

// Reserved address 76124 [0x1295c]

// Reserved address 76128 [0x12960]

// Reserved address 76132 [0x12964]

// Reserved address 76136 [0x12968]

// Reserved address 76140 [0x1296c]

// Reserved address 76144 [0x12970]

// Reserved address 76148 [0x12974]

// Reserved address 76152 [0x12978]

// Reserved address 76156 [0x1297c]

// Reserved address 76160 [0x12980]

// Reserved address 76164 [0x12984]

// Reserved address 76168 [0x12988]

// Reserved address 76172 [0x1298c]

// Reserved address 76176 [0x12990]

// Reserved address 76180 [0x12994]

// Reserved address 76184 [0x12998]

// Reserved address 76188 [0x1299c]

// Reserved address 76192 [0x129a0]

// Reserved address 76196 [0x129a4]

// Reserved address 76200 [0x129a8]

// Reserved address 76204 [0x129ac]

// Reserved address 76208 [0x129b0]

// Reserved address 76212 [0x129b4]

// Reserved address 76216 [0x129b8]

// Reserved address 76220 [0x129bc]

// Reserved address 76224 [0x129c0]

// Reserved address 76228 [0x129c4]

// Reserved address 76232 [0x129c8]

// Reserved address 76236 [0x129cc]

// Reserved address 76240 [0x129d0]

// Reserved address 76244 [0x129d4]

// Reserved address 76248 [0x129d8]

// Reserved address 76252 [0x129dc]

// Reserved address 76256 [0x129e0]

// Reserved address 76260 [0x129e4]

// Reserved address 76264 [0x129e8]

// Reserved address 76268 [0x129ec]

// Reserved address 76272 [0x129f0]

// Reserved address 76276 [0x129f4]

// Reserved address 76280 [0x129f8]

// Reserved address 76284 [0x129fc]

// Reserved address 76288 [0x12a00]

// Reserved address 76292 [0x12a04]

// Reserved address 76296 [0x12a08]

// Reserved address 76300 [0x12a0c]

// Reserved address 76304 [0x12a10]

// Reserved address 76308 [0x12a14]

// Reserved address 76312 [0x12a18]

// Reserved address 76316 [0x12a1c]

// Reserved address 76320 [0x12a20]

// Reserved address 76324 [0x12a24]

// Reserved address 76328 [0x12a28]

// Reserved address 76332 [0x12a2c]

// Reserved address 76336 [0x12a30]

// Reserved address 76340 [0x12a34]

// Reserved address 76344 [0x12a38]

// Reserved address 76348 [0x12a3c]

// Reserved address 76352 [0x12a40]

// Reserved address 76356 [0x12a44]

// Reserved address 76360 [0x12a48]

// Reserved address 76364 [0x12a4c]

// Reserved address 76368 [0x12a50]

// Reserved address 76372 [0x12a54]

// Reserved address 76376 [0x12a58]

// Reserved address 76380 [0x12a5c]

// Reserved address 76384 [0x12a60]

// Reserved address 76388 [0x12a64]

// Reserved address 76392 [0x12a68]

// Reserved address 76396 [0x12a6c]

// Reserved address 76400 [0x12a70]

// Reserved address 76404 [0x12a74]

// Reserved address 76408 [0x12a78]

// Reserved address 76412 [0x12a7c]

// Reserved address 76416 [0x12a80]

// Reserved address 76420 [0x12a84]

// Reserved address 76424 [0x12a88]

// Reserved address 76428 [0x12a8c]

// Reserved address 76432 [0x12a90]

// Reserved address 76436 [0x12a94]

// Reserved address 76440 [0x12a98]

// Reserved address 76444 [0x12a9c]

// Reserved address 76448 [0x12aa0]

// Reserved address 76452 [0x12aa4]

// Reserved address 76456 [0x12aa8]

// Reserved address 76460 [0x12aac]

// Reserved address 76464 [0x12ab0]

// Reserved address 76468 [0x12ab4]

// Reserved address 76472 [0x12ab8]

// Reserved address 76476 [0x12abc]

// Reserved address 76480 [0x12ac0]

// Reserved address 76484 [0x12ac4]

// Reserved address 76488 [0x12ac8]

// Reserved address 76492 [0x12acc]

// Reserved address 76496 [0x12ad0]

// Reserved address 76500 [0x12ad4]

// Reserved address 76504 [0x12ad8]

// Reserved address 76508 [0x12adc]

// Reserved address 76512 [0x12ae0]

// Reserved address 76516 [0x12ae4]

// Reserved address 76520 [0x12ae8]

// Reserved address 76524 [0x12aec]

// Reserved address 76528 [0x12af0]

// Reserved address 76532 [0x12af4]

// Reserved address 76536 [0x12af8]

// Reserved address 76540 [0x12afc]

// Reserved address 76544 [0x12b00]

// Reserved address 76548 [0x12b04]

// Reserved address 76552 [0x12b08]

// Reserved address 76556 [0x12b0c]

// Reserved address 76560 [0x12b10]

// Reserved address 76564 [0x12b14]

// Reserved address 76568 [0x12b18]

// Reserved address 76572 [0x12b1c]

// Reserved address 76576 [0x12b20]

// Reserved address 76580 [0x12b24]

// Reserved address 76584 [0x12b28]

// Reserved address 76588 [0x12b2c]

// Reserved address 76592 [0x12b30]

// Reserved address 76596 [0x12b34]

// Reserved address 76600 [0x12b38]

// Reserved address 76604 [0x12b3c]

// Reserved address 76608 [0x12b40]

// Reserved address 76612 [0x12b44]

// Reserved address 76616 [0x12b48]

// Reserved address 76620 [0x12b4c]

// Reserved address 76624 [0x12b50]

// Reserved address 76628 [0x12b54]

// Reserved address 76632 [0x12b58]

// Reserved address 76636 [0x12b5c]

// Reserved address 76640 [0x12b60]

// Reserved address 76644 [0x12b64]

// Reserved address 76648 [0x12b68]

// Reserved address 76652 [0x12b6c]

// Reserved address 76656 [0x12b70]

// Reserved address 76660 [0x12b74]

// Reserved address 76664 [0x12b78]

// Reserved address 76668 [0x12b7c]

// Reserved address 76672 [0x12b80]

// Reserved address 76676 [0x12b84]

// Reserved address 76680 [0x12b88]

// Reserved address 76684 [0x12b8c]

// Reserved address 76688 [0x12b90]

// Reserved address 76692 [0x12b94]

// Reserved address 76696 [0x12b98]

// Reserved address 76700 [0x12b9c]

// Reserved address 76704 [0x12ba0]

// Reserved address 76708 [0x12ba4]

// Reserved address 76712 [0x12ba8]

// Reserved address 76716 [0x12bac]

// Reserved address 76720 [0x12bb0]

// Reserved address 76724 [0x12bb4]

// Reserved address 76728 [0x12bb8]

// Reserved address 76732 [0x12bbc]

// Reserved address 76736 [0x12bc0]

// Reserved address 76740 [0x12bc4]

// Reserved address 76744 [0x12bc8]

// Reserved address 76748 [0x12bcc]

// Reserved address 76752 [0x12bd0]

// Reserved address 76756 [0x12bd4]

// Reserved address 76760 [0x12bd8]

// Reserved address 76764 [0x12bdc]

// Reserved address 76768 [0x12be0]

// Reserved address 76772 [0x12be4]

// Reserved address 76776 [0x12be8]

// Reserved address 76780 [0x12bec]

// Reserved address 76784 [0x12bf0]

// Reserved address 76788 [0x12bf4]

// Reserved address 76792 [0x12bf8]

// Reserved address 76796 [0x12bfc]

// Reserved address 76800 [0x12c00]

// Reserved address 76804 [0x12c04]

// Reserved address 76808 [0x12c08]

// Reserved address 76812 [0x12c0c]

// Reserved address 76816 [0x12c10]

// Reserved address 76820 [0x12c14]

// Reserved address 76824 [0x12c18]

// Reserved address 76828 [0x12c1c]

// Reserved address 76832 [0x12c20]

// Reserved address 76836 [0x12c24]

// Reserved address 76840 [0x12c28]

// Reserved address 76844 [0x12c2c]

// Reserved address 76848 [0x12c30]

// Reserved address 76852 [0x12c34]

// Reserved address 76856 [0x12c38]

// Reserved address 76860 [0x12c3c]

// Reserved address 76864 [0x12c40]

// Reserved address 76868 [0x12c44]

// Reserved address 76872 [0x12c48]

// Reserved address 76876 [0x12c4c]

// Reserved address 76880 [0x12c50]

// Reserved address 76884 [0x12c54]

// Reserved address 76888 [0x12c58]

// Reserved address 76892 [0x12c5c]

// Reserved address 76896 [0x12c60]

// Reserved address 76900 [0x12c64]

// Reserved address 76904 [0x12c68]

// Reserved address 76908 [0x12c6c]

// Reserved address 76912 [0x12c70]

// Reserved address 76916 [0x12c74]

// Reserved address 76920 [0x12c78]

// Reserved address 76924 [0x12c7c]

// Reserved address 76928 [0x12c80]

// Reserved address 76932 [0x12c84]

// Reserved address 76936 [0x12c88]

// Reserved address 76940 [0x12c8c]

// Reserved address 76944 [0x12c90]

// Reserved address 76948 [0x12c94]

// Reserved address 76952 [0x12c98]

// Reserved address 76956 [0x12c9c]

// Reserved address 76960 [0x12ca0]

// Reserved address 76964 [0x12ca4]

// Reserved address 76968 [0x12ca8]

// Reserved address 76972 [0x12cac]

// Reserved address 76976 [0x12cb0]

// Reserved address 76980 [0x12cb4]

// Reserved address 76984 [0x12cb8]

// Reserved address 76988 [0x12cbc]

// Reserved address 76992 [0x12cc0]

// Reserved address 76996 [0x12cc4]

// Reserved address 77000 [0x12cc8]

// Reserved address 77004 [0x12ccc]

// Reserved address 77008 [0x12cd0]

// Reserved address 77012 [0x12cd4]

// Reserved address 77016 [0x12cd8]

// Reserved address 77020 [0x12cdc]

// Reserved address 77024 [0x12ce0]

// Reserved address 77028 [0x12ce4]

// Reserved address 77032 [0x12ce8]

// Reserved address 77036 [0x12cec]

// Reserved address 77040 [0x12cf0]

// Reserved address 77044 [0x12cf4]

// Reserved address 77048 [0x12cf8]

// Reserved address 77052 [0x12cfc]

// Reserved address 77056 [0x12d00]

// Reserved address 77060 [0x12d04]

// Reserved address 77064 [0x12d08]

// Reserved address 77068 [0x12d0c]

// Reserved address 77072 [0x12d10]

// Reserved address 77076 [0x12d14]

// Reserved address 77080 [0x12d18]

// Reserved address 77084 [0x12d1c]

// Reserved address 77088 [0x12d20]

// Reserved address 77092 [0x12d24]

// Reserved address 77096 [0x12d28]

// Reserved address 77100 [0x12d2c]

// Reserved address 77104 [0x12d30]

// Reserved address 77108 [0x12d34]

// Reserved address 77112 [0x12d38]

// Reserved address 77116 [0x12d3c]

// Reserved address 77120 [0x12d40]

// Reserved address 77124 [0x12d44]

// Reserved address 77128 [0x12d48]

// Reserved address 77132 [0x12d4c]

// Reserved address 77136 [0x12d50]

// Reserved address 77140 [0x12d54]

// Reserved address 77144 [0x12d58]

// Reserved address 77148 [0x12d5c]

// Reserved address 77152 [0x12d60]

// Reserved address 77156 [0x12d64]

// Reserved address 77160 [0x12d68]

// Reserved address 77164 [0x12d6c]

// Reserved address 77168 [0x12d70]

// Reserved address 77172 [0x12d74]

// Reserved address 77176 [0x12d78]

// Reserved address 77180 [0x12d7c]

// Reserved address 77184 [0x12d80]

// Reserved address 77188 [0x12d84]

// Reserved address 77192 [0x12d88]

// Reserved address 77196 [0x12d8c]

// Reserved address 77200 [0x12d90]

// Reserved address 77204 [0x12d94]

// Reserved address 77208 [0x12d98]

// Reserved address 77212 [0x12d9c]

// Reserved address 77216 [0x12da0]

// Reserved address 77220 [0x12da4]

// Reserved address 77224 [0x12da8]

// Reserved address 77228 [0x12dac]

// Reserved address 77232 [0x12db0]

// Reserved address 77236 [0x12db4]

// Reserved address 77240 [0x12db8]

// Reserved address 77244 [0x12dbc]

// Reserved address 77248 [0x12dc0]

// Reserved address 77252 [0x12dc4]

// Reserved address 77256 [0x12dc8]

// Reserved address 77260 [0x12dcc]

// Reserved address 77264 [0x12dd0]

// Reserved address 77268 [0x12dd4]

// Reserved address 77272 [0x12dd8]

// Reserved address 77276 [0x12ddc]

// Reserved address 77280 [0x12de0]

// Reserved address 77284 [0x12de4]

// Reserved address 77288 [0x12de8]

// Reserved address 77292 [0x12dec]

// Reserved address 77296 [0x12df0]

// Reserved address 77300 [0x12df4]

// Reserved address 77304 [0x12df8]

// Reserved address 77308 [0x12dfc]

// Reserved address 77312 [0x12e00]

// Reserved address 77316 [0x12e04]

// Reserved address 77320 [0x12e08]

// Reserved address 77324 [0x12e0c]

// Reserved address 77328 [0x12e10]

// Reserved address 77332 [0x12e14]

// Reserved address 77336 [0x12e18]

// Reserved address 77340 [0x12e1c]

// Reserved address 77344 [0x12e20]

// Reserved address 77348 [0x12e24]

// Reserved address 77352 [0x12e28]

// Reserved address 77356 [0x12e2c]

// Reserved address 77360 [0x12e30]

// Reserved address 77364 [0x12e34]

// Reserved address 77368 [0x12e38]

// Reserved address 77372 [0x12e3c]

// Reserved address 77376 [0x12e40]

// Reserved address 77380 [0x12e44]

// Reserved address 77384 [0x12e48]

// Reserved address 77388 [0x12e4c]

// Reserved address 77392 [0x12e50]

// Reserved address 77396 [0x12e54]

// Reserved address 77400 [0x12e58]

// Reserved address 77404 [0x12e5c]

// Reserved address 77408 [0x12e60]

// Reserved address 77412 [0x12e64]

// Reserved address 77416 [0x12e68]

// Reserved address 77420 [0x12e6c]

// Reserved address 77424 [0x12e70]

// Reserved address 77428 [0x12e74]

// Reserved address 77432 [0x12e78]

// Reserved address 77436 [0x12e7c]

// Reserved address 77440 [0x12e80]

// Reserved address 77444 [0x12e84]

// Reserved address 77448 [0x12e88]

// Reserved address 77452 [0x12e8c]

// Reserved address 77456 [0x12e90]

// Reserved address 77460 [0x12e94]

// Reserved address 77464 [0x12e98]

// Reserved address 77468 [0x12e9c]

// Reserved address 77472 [0x12ea0]

// Reserved address 77476 [0x12ea4]

// Reserved address 77480 [0x12ea8]

// Reserved address 77484 [0x12eac]

// Reserved address 77488 [0x12eb0]

// Reserved address 77492 [0x12eb4]

// Reserved address 77496 [0x12eb8]

// Reserved address 77500 [0x12ebc]

// Reserved address 77504 [0x12ec0]

// Reserved address 77508 [0x12ec4]

// Reserved address 77512 [0x12ec8]

// Reserved address 77516 [0x12ecc]

// Reserved address 77520 [0x12ed0]

// Reserved address 77524 [0x12ed4]

// Reserved address 77528 [0x12ed8]

// Reserved address 77532 [0x12edc]

// Reserved address 77536 [0x12ee0]

// Reserved address 77540 [0x12ee4]

// Reserved address 77544 [0x12ee8]

// Reserved address 77548 [0x12eec]

// Reserved address 77552 [0x12ef0]

// Reserved address 77556 [0x12ef4]

// Reserved address 77560 [0x12ef8]

// Reserved address 77564 [0x12efc]

// Reserved address 77568 [0x12f00]

// Reserved address 77572 [0x12f04]

// Reserved address 77576 [0x12f08]

// Reserved address 77580 [0x12f0c]

// Reserved address 77584 [0x12f10]

// Reserved address 77588 [0x12f14]

// Reserved address 77592 [0x12f18]

// Reserved address 77596 [0x12f1c]

// Reserved address 77600 [0x12f20]

// Reserved address 77604 [0x12f24]

// Reserved address 77608 [0x12f28]

// Reserved address 77612 [0x12f2c]

// Reserved address 77616 [0x12f30]

// Reserved address 77620 [0x12f34]

// Reserved address 77624 [0x12f38]

// Reserved address 77628 [0x12f3c]

// Reserved address 77632 [0x12f40]

// Reserved address 77636 [0x12f44]

// Reserved address 77640 [0x12f48]

// Reserved address 77644 [0x12f4c]

// Reserved address 77648 [0x12f50]

// Reserved address 77652 [0x12f54]

// Reserved address 77656 [0x12f58]

// Reserved address 77660 [0x12f5c]

// Reserved address 77664 [0x12f60]

// Reserved address 77668 [0x12f64]

// Reserved address 77672 [0x12f68]

// Reserved address 77676 [0x12f6c]

// Reserved address 77680 [0x12f70]

// Reserved address 77684 [0x12f74]

// Reserved address 77688 [0x12f78]

// Reserved address 77692 [0x12f7c]

// Reserved address 77696 [0x12f80]

// Reserved address 77700 [0x12f84]

// Reserved address 77704 [0x12f88]

// Reserved address 77708 [0x12f8c]

// Reserved address 77712 [0x12f90]

// Reserved address 77716 [0x12f94]

// Reserved address 77720 [0x12f98]

// Reserved address 77724 [0x12f9c]

// Reserved address 77728 [0x12fa0]

// Reserved address 77732 [0x12fa4]

// Reserved address 77736 [0x12fa8]

// Reserved address 77740 [0x12fac]

// Reserved address 77744 [0x12fb0]

// Reserved address 77748 [0x12fb4]

// Reserved address 77752 [0x12fb8]

// Reserved address 77756 [0x12fbc]

// Reserved address 77760 [0x12fc0]

// Reserved address 77764 [0x12fc4]

// Reserved address 77768 [0x12fc8]

// Reserved address 77772 [0x12fcc]

// Reserved address 77776 [0x12fd0]

// Reserved address 77780 [0x12fd4]

// Reserved address 77784 [0x12fd8]

// Reserved address 77788 [0x12fdc]

// Reserved address 77792 [0x12fe0]

// Reserved address 77796 [0x12fe4]

// Reserved address 77800 [0x12fe8]

// Reserved address 77804 [0x12fec]

// Reserved address 77808 [0x12ff0]

// Reserved address 77812 [0x12ff4]

// Reserved address 77816 [0x12ff8]

// Reserved address 77820 [0x12ffc]

// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0                    _MK_ADDR_CONST(0x13000)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_SECURE                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_SCR                        0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_WORD_COUNT                         0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_RESET_MASK                         _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_READ_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_WRITE_MASK                         _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_CLK_OVR_ON_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_CLK_OVR_ON_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_CLK_OVR_ON_RANGE                   0:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_CLK_OVR_ON_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_CLK_OVR_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                       _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_TSA_SPARE_REGS_FIELD                       _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_TSA_SPARE_REGS_RANGE                       31:24
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_STATIC0_CSR_UFSHCR_0
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0                 _MK_ADDR_CONST(0x13004)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_SECURE                  0x0
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_SCR                     0
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_WORD_COUNT                      0x1
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_RESET_VAL                       _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_RESET_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_READ_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_WRITE_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_REORDER_DEPTH_LIMIT_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_REORDER_DEPTH_LIMIT_FIELD                       _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_UFSHCR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_REORDER_DEPTH_LIMIT_RANGE                       8:0
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_REORDER_DEPTH_LIMIT_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_REORDER_DEPTH_LIMIT_DEFAULT                     _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                   NONE
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_REORDER_DEPTH_LIMIT_NONE                        _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_SO_DEV_HUBID_SHIFT                      _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_SO_DEV_HUBID_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_UFSHCR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_SO_DEV_HUBID_RANGE                      9:9
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_SO_DEV_HUBID_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_SO_DEV_HUBID_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_SO_DEV_HUBID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_SO_DEV_HUBID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_SO_DEV_HUBID_INIT_ENUM                  HUB0
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_SO_DEV_HUBID_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_SO_DEV_HUBID_HUB1                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_SHIFT                      _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_RANGE                      10:10
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_INIT_ENUM                  HUB0
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_HUB1                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_MEMTYPE_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_MEMTYPE_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_UFSHCR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_MEMTYPE_OVERRIDE_RANGE                  12:11
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_MEMTYPE_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_MEMTYPE_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_MEMTYPE_OVERRIDE_INIT_ENUM                      PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_MEMTYPE_OVERRIDE_PASSTHRU                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_MEMTYPE_OVERRIDE_NORMAL                 _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_MEMTYPE_OVERRIDE_SO_DEV                 _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_OVERRIDE_RANGE                     13:13
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                 DISABLE
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_UFSHCR_0_NORMAL_HUBID_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_UFSHCW_0
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0                 _MK_ADDR_CONST(0x13008)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_SECURE                  0x0
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_SCR                     0
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_WORD_COUNT                      0x1
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_RESET_VAL                       _MK_MASK_CONST(0x1100)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_RESET_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_READ_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_WRITE_MASK                      _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_REORDER_DEPTH_LIMIT_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_REORDER_DEPTH_LIMIT_FIELD                       _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_UFSHCW_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_REORDER_DEPTH_LIMIT_RANGE                       8:0
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_REORDER_DEPTH_LIMIT_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_REORDER_DEPTH_LIMIT_DEFAULT                     _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_REORDER_DEPTH_LIMIT_INIT_ENUM                   NONE
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_REORDER_DEPTH_LIMIT_NONE                        _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_SO_DEV_HUBID_SHIFT                      _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_SO_DEV_HUBID_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_UFSHCW_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_SO_DEV_HUBID_RANGE                      9:9
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_SO_DEV_HUBID_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_SO_DEV_HUBID_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_SO_DEV_HUBID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_SO_DEV_HUBID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_SO_DEV_HUBID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_SO_DEV_HUBID_INIT_ENUM                  HUB0
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_SO_DEV_HUBID_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_SO_DEV_HUBID_HUB1                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_SHIFT                      _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_RANGE                      10:10
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_INIT_ENUM                  HUB0
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_HUB0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_HUB1                       _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_MEMTYPE_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_MEMTYPE_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_UFSHCW_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_MEMTYPE_OVERRIDE_RANGE                  12:11
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_MEMTYPE_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_MEMTYPE_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_MEMTYPE_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_MEMTYPE_OVERRIDE_INIT_ENUM                      SO_DEV
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_MEMTYPE_OVERRIDE_PASSTHRU                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_MEMTYPE_OVERRIDE_NORMAL                 _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_MEMTYPE_OVERRIDE_SO_DEV                 _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_OVERRIDE_RANGE                     13:13
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_OVERRIDE_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                 DISABLE
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_UFSHCW_0_NORMAL_HUBID_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_UFSHC_0
#define TSA_CONFIG_STATIC0_UFSHC_0                      _MK_ADDR_CONST(0x1300c)
#define TSA_CONFIG_STATIC0_UFSHC_0_SECURE                       0x0
#define TSA_CONFIG_STATIC0_UFSHC_0_SCR                  0
#define TSA_CONFIG_STATIC0_UFSHC_0_WORD_COUNT                   0x1
#define TSA_CONFIG_STATIC0_UFSHC_0_RESET_VAL                    _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_UFSHC_0_RESET_MASK                   _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_UFSHC_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_UFSHC_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_UFSHC_0_READ_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_UFSHC_0_WRITE_MASK                   _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_UFSHC_0_HUB_MASK_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_UFSHC_0_HUB_MASK_FIELD                       _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_UFSHC_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_UFSHC_0_HUB_MASK_RANGE                       21:0
#define TSA_CONFIG_STATIC0_UFSHC_0_HUB_MASK_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_UFSHC_0_HUB_MASK_DEFAULT                     _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_UFSHC_0_HUB_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_UFSHC_0_HUB_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_UFSHC_0_HUB_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_UFSHC_0_HUB_MASK_INIT_ENUM                   ONEKB
#define TSA_CONFIG_STATIC0_UFSHC_0_HUB_MASK_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_UFSHC_0_HUB_MASK_ONEKB                       _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_UFSHC_0_ERR_HANDLING_OVR_MODE_SHIFT                  _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_UFSHC_0_ERR_HANDLING_OVR_MODE_FIELD                  _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_UFSHC_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_UFSHC_0_ERR_HANDLING_OVR_MODE_RANGE                  31:30
#define TSA_CONFIG_STATIC0_UFSHC_0_ERR_HANDLING_OVR_MODE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_UFSHC_0_ERR_HANDLING_OVR_MODE_DEFAULT                        _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_UFSHC_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_UFSHC_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_UFSHC_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_UFSHC_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                      MODE2
#define TSA_CONFIG_STATIC0_UFSHC_0_ERR_HANDLING_OVR_MODE_MODE0                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_UFSHC_0_ERR_HANDLING_OVR_MODE_MODE1                  _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_UFSHC_0_ERR_HANDLING_OVR_MODE_MODE2                  _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_UFSHC_0
#define TSA_CONFIG_STATIC1_UFSHC_0                      _MK_ADDR_CONST(0x13010)
#define TSA_CONFIG_STATIC1_UFSHC_0_SECURE                       0x0
#define TSA_CONFIG_STATIC1_UFSHC_0_SCR                  0
#define TSA_CONFIG_STATIC1_UFSHC_0_WORD_COUNT                   0x1
#define TSA_CONFIG_STATIC1_UFSHC_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_UFSHC_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_UFSHC_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_UFSHC_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_UFSHC_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_UFSHC_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_UFSHC_0_RCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_UFSHC_0_RCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_UFSHC_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_UFSHC_0_RCLK_OVERRIDE_RANGE                  0:0
#define TSA_CONFIG_STATIC1_UFSHC_0_RCLK_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_UFSHC_0_RCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_UFSHC_0_RCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_UFSHC_0_RCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_UFSHC_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_UFSHC_0_RCLK_OVERRIDE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_UFSHC_0_RCLK_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_UFSHC_0_RCLK_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_UFSHC_0_WCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_UFSHC_0_WCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_UFSHC_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_UFSHC_0_WCLK_OVERRIDE_RANGE                  1:1
#define TSA_CONFIG_STATIC1_UFSHC_0_WCLK_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_UFSHC_0_WCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_UFSHC_0_WCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_UFSHC_0_WCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_UFSHC_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_UFSHC_0_WCLK_OVERRIDE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_UFSHC_0_WCLK_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_UFSHC_0_WCLK_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVERRIDE_RANGE                  2:2
#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVERRIDE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVR_MODE_SHIFT                  _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVR_MODE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVR_MODE_RANGE                  3:3
#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVR_MODE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVR_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVR_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVR_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVR_MODE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVR_MODE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_UFSHC_0_CCLK_OVR_MODE_ENABLE                 _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSR_AFIR_0
#define TSA_CONFIG_STATIC0_CSR_AFIR_0                   _MK_ADDR_CONST(0x13014)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_SECURE                    0x0
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_SCR                       0
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_WORD_COUNT                        0x1
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_RESET_VAL                         _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_RESET_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_READ_MASK                         _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_WRITE_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_REORDER_DEPTH_LIMIT_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_REORDER_DEPTH_LIMIT_FIELD                 _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_AFIR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_REORDER_DEPTH_LIMIT_RANGE                 8:0
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_REORDER_DEPTH_LIMIT_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_REORDER_DEPTH_LIMIT_DEFAULT                       _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                     NONE
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_REORDER_DEPTH_LIMIT_NONE                  _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_AFIR_0_SO_DEV_HUBID_SHIFT                        _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_SO_DEV_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_AFIR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_SO_DEV_HUBID_RANGE                        9:9
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_SO_DEV_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_SO_DEV_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_SO_DEV_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_SO_DEV_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_SO_DEV_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_SO_DEV_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_SO_DEV_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_SHIFT                        _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_RANGE                        10:10
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_AFIR_0_MEMTYPE_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_MEMTYPE_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_AFIR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_MEMTYPE_OVERRIDE_RANGE                    12:11
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_MEMTYPE_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_MEMTYPE_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_MEMTYPE_OVERRIDE_INIT_ENUM                        PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_MEMTYPE_OVERRIDE_PASSTHRU                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_MEMTYPE_OVERRIDE_NORMAL                   _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_MEMTYPE_OVERRIDE_SO_DEV                   _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_OVERRIDE_RANGE                       13:13
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                   DISABLE
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_AFIR_0_NORMAL_HUBID_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_AFIW_0
#define TSA_CONFIG_STATIC0_CSW_AFIW_0                   _MK_ADDR_CONST(0x13018)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_SECURE                    0x0
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_SCR                       0
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_WORD_COUNT                        0x1
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_RESET_VAL                         _MK_MASK_CONST(0x1100)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_RESET_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_READ_MASK                         _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_WRITE_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_REORDER_DEPTH_LIMIT_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_REORDER_DEPTH_LIMIT_FIELD                 _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_AFIW_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_REORDER_DEPTH_LIMIT_RANGE                 8:0
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_REORDER_DEPTH_LIMIT_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_REORDER_DEPTH_LIMIT_DEFAULT                       _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_REORDER_DEPTH_LIMIT_INIT_ENUM                     NONE
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_REORDER_DEPTH_LIMIT_NONE                  _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_AFIW_0_SO_DEV_HUBID_SHIFT                        _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_SO_DEV_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_AFIW_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_SO_DEV_HUBID_RANGE                        9:9
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_SO_DEV_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_SO_DEV_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_SO_DEV_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_SO_DEV_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_SO_DEV_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_SO_DEV_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_SO_DEV_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_SO_DEV_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_SHIFT                        _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_FIELD                        _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_RANGE                        10:10
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_INIT_ENUM                    HUB0
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_HUB1                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_AFIW_0_MEMTYPE_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_MEMTYPE_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_AFIW_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_MEMTYPE_OVERRIDE_RANGE                    12:11
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_MEMTYPE_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_MEMTYPE_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_MEMTYPE_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_MEMTYPE_OVERRIDE_INIT_ENUM                        SO_DEV
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_MEMTYPE_OVERRIDE_PASSTHRU                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_MEMTYPE_OVERRIDE_NORMAL                   _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_MEMTYPE_OVERRIDE_SO_DEV                   _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_OVERRIDE_RANGE                       13:13
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_OVERRIDE_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                   DISABLE
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_AFIW_0_NORMAL_HUBID_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_AFI_0
#define TSA_CONFIG_STATIC0_AFI_0                        _MK_ADDR_CONST(0x1301c)
#define TSA_CONFIG_STATIC0_AFI_0_SECURE                         0x0
#define TSA_CONFIG_STATIC0_AFI_0_SCR                    0
#define TSA_CONFIG_STATIC0_AFI_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC0_AFI_0_RESET_VAL                      _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_AFI_0_RESET_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_AFI_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AFI_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AFI_0_READ_MASK                      _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_AFI_0_WRITE_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_AFI_0_HUB_MASK_SHIFT                 _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_AFI_0_HUB_MASK_FIELD                 _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_AFI_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_AFI_0_HUB_MASK_RANGE                 21:0
#define TSA_CONFIG_STATIC0_AFI_0_HUB_MASK_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_AFI_0_HUB_MASK_DEFAULT                       _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_AFI_0_HUB_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_AFI_0_HUB_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AFI_0_HUB_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AFI_0_HUB_MASK_INIT_ENUM                     ONEKB
#define TSA_CONFIG_STATIC0_AFI_0_HUB_MASK_HUB0                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_AFI_0_HUB_MASK_ONEKB                 _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_AFI_0_ERR_HANDLING_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_AFI_0_ERR_HANDLING_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_AFI_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_AFI_0_ERR_HANDLING_OVR_MODE_RANGE                    31:30
#define TSA_CONFIG_STATIC0_AFI_0_ERR_HANDLING_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_AFI_0_ERR_HANDLING_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_AFI_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_AFI_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AFI_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_AFI_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                        MODE2
#define TSA_CONFIG_STATIC0_AFI_0_ERR_HANDLING_OVR_MODE_MODE0                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_AFI_0_ERR_HANDLING_OVR_MODE_MODE1                    _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_AFI_0_ERR_HANDLING_OVR_MODE_MODE2                    _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_AFI_0
#define TSA_CONFIG_STATIC1_AFI_0                        _MK_ADDR_CONST(0x13020)
#define TSA_CONFIG_STATIC1_AFI_0_SECURE                         0x0
#define TSA_CONFIG_STATIC1_AFI_0_SCR                    0
#define TSA_CONFIG_STATIC1_AFI_0_WORD_COUNT                     0x1
#define TSA_CONFIG_STATIC1_AFI_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AFI_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_AFI_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AFI_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AFI_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_AFI_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_AFI_0_RCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_AFI_0_RCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_AFI_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_AFI_0_RCLK_OVERRIDE_RANGE                    0:0
#define TSA_CONFIG_STATIC1_AFI_0_RCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_AFI_0_RCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AFI_0_RCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_AFI_0_RCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AFI_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AFI_0_RCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_AFI_0_RCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_AFI_0_RCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_AFI_0_WCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_AFI_0_WCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_AFI_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_AFI_0_WCLK_OVERRIDE_RANGE                    1:1
#define TSA_CONFIG_STATIC1_AFI_0_WCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_AFI_0_WCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AFI_0_WCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_AFI_0_WCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AFI_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AFI_0_WCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_AFI_0_WCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_AFI_0_WCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_AFI_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVERRIDE_RANGE                    2:2
#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVERRIDE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVERRIDE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_AFI_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVR_MODE_RANGE                    3:3
#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVR_MODE_INIT_ENUM                        DISABLE
#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVR_MODE_DISABLE                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_AFI_0_CCLK_OVR_MODE_ENABLE                   _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSR_SATAR_0
#define TSA_CONFIG_STATIC0_CSR_SATAR_0                  _MK_ADDR_CONST(0x13024)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_SECURE                   0x0
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_SCR                      0
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_WORD_COUNT                       0x1
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_RESET_VAL                        _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_RESET_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_READ_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_REORDER_DEPTH_LIMIT_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_REORDER_DEPTH_LIMIT_FIELD                        _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_SATAR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_REORDER_DEPTH_LIMIT_RANGE                        8:0
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_REORDER_DEPTH_LIMIT_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_REORDER_DEPTH_LIMIT_DEFAULT                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                    NONE
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_REORDER_DEPTH_LIMIT_NONE                 _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_SATAR_0_SO_DEV_HUBID_SHIFT                       _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_SO_DEV_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SATAR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_SO_DEV_HUBID_RANGE                       9:9
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_SO_DEV_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_SO_DEV_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_SO_DEV_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_SO_DEV_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_SO_DEV_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_SO_DEV_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_SO_DEV_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_SHIFT                       _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_RANGE                       10:10
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_SATAR_0_MEMTYPE_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_MEMTYPE_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_SATAR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_MEMTYPE_OVERRIDE_RANGE                   12:11
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_MEMTYPE_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_MEMTYPE_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_MEMTYPE_OVERRIDE_INIT_ENUM                       PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_MEMTYPE_OVERRIDE_PASSTHRU                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_MEMTYPE_OVERRIDE_NORMAL                  _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_MEMTYPE_OVERRIDE_SO_DEV                  _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_OVERRIDE_RANGE                      13:13
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                  DISABLE
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_SATAR_0_NORMAL_HUBID_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_SATAW_0
#define TSA_CONFIG_STATIC0_CSW_SATAW_0                  _MK_ADDR_CONST(0x13028)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_SECURE                   0x0
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_SCR                      0
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_WORD_COUNT                       0x1
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_RESET_VAL                        _MK_MASK_CONST(0x1100)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_RESET_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_READ_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_REORDER_DEPTH_LIMIT_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_REORDER_DEPTH_LIMIT_FIELD                        _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_SATAW_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_REORDER_DEPTH_LIMIT_RANGE                        8:0
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_REORDER_DEPTH_LIMIT_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_REORDER_DEPTH_LIMIT_DEFAULT                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_REORDER_DEPTH_LIMIT_INIT_ENUM                    NONE
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_REORDER_DEPTH_LIMIT_NONE                 _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_SATAW_0_SO_DEV_HUBID_SHIFT                       _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_SO_DEV_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SATAW_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_SO_DEV_HUBID_RANGE                       9:9
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_SO_DEV_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_SO_DEV_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_SO_DEV_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_SO_DEV_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_SO_DEV_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_SO_DEV_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_SO_DEV_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_SO_DEV_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_SHIFT                       _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_RANGE                       10:10
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_SATAW_0_MEMTYPE_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_MEMTYPE_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_SATAW_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_MEMTYPE_OVERRIDE_RANGE                   12:11
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_MEMTYPE_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_MEMTYPE_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_MEMTYPE_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_MEMTYPE_OVERRIDE_INIT_ENUM                       SO_DEV
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_MEMTYPE_OVERRIDE_PASSTHRU                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_MEMTYPE_OVERRIDE_NORMAL                  _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_MEMTYPE_OVERRIDE_SO_DEV                  _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_OVERRIDE_RANGE                      13:13
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                  DISABLE
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_SATAW_0_NORMAL_HUBID_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_SATA_0
#define TSA_CONFIG_STATIC0_SATA_0                       _MK_ADDR_CONST(0x1302c)
#define TSA_CONFIG_STATIC0_SATA_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_SATA_0_SCR                   0
#define TSA_CONFIG_STATIC0_SATA_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_SATA_0_RESET_VAL                     _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_SATA_0_RESET_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SATA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SATA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SATA_0_READ_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SATA_0_WRITE_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_SATA_0_HUB_MASK_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_SATA_0_HUB_MASK_FIELD                        _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_SATA_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_SATA_0_HUB_MASK_RANGE                        21:0
#define TSA_CONFIG_STATIC0_SATA_0_HUB_MASK_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_SATA_0_HUB_MASK_DEFAULT                      _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_SATA_0_HUB_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_SATA_0_HUB_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SATA_0_HUB_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SATA_0_HUB_MASK_INIT_ENUM                    ONEKB
#define TSA_CONFIG_STATIC0_SATA_0_HUB_MASK_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_SATA_0_HUB_MASK_ONEKB                        _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_SATA_0_ERR_HANDLING_OVR_MODE_SHIFT                   _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_SATA_0_ERR_HANDLING_OVR_MODE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_SATA_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_SATA_0_ERR_HANDLING_OVR_MODE_RANGE                   31:30
#define TSA_CONFIG_STATIC0_SATA_0_ERR_HANDLING_OVR_MODE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_SATA_0_ERR_HANDLING_OVR_MODE_DEFAULT                 _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_SATA_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_SATA_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SATA_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_SATA_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                       MODE2
#define TSA_CONFIG_STATIC0_SATA_0_ERR_HANDLING_OVR_MODE_MODE0                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_SATA_0_ERR_HANDLING_OVR_MODE_MODE1                   _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_SATA_0_ERR_HANDLING_OVR_MODE_MODE2                   _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_SATA_0
#define TSA_CONFIG_STATIC1_SATA_0                       _MK_ADDR_CONST(0x13030)
#define TSA_CONFIG_STATIC1_SATA_0_SECURE                        0x0
#define TSA_CONFIG_STATIC1_SATA_0_SCR                   0
#define TSA_CONFIG_STATIC1_SATA_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC1_SATA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SATA_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SATA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SATA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SATA_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SATA_0_WRITE_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_SATA_0_RCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_SATA_0_RCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SATA_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SATA_0_RCLK_OVERRIDE_RANGE                   0:0
#define TSA_CONFIG_STATIC1_SATA_0_RCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_SATA_0_RCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SATA_0_RCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SATA_0_RCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SATA_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SATA_0_RCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_SATA_0_RCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SATA_0_RCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SATA_0_WCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_SATA_0_WCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SATA_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SATA_0_WCLK_OVERRIDE_RANGE                   1:1
#define TSA_CONFIG_STATIC1_SATA_0_WCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_SATA_0_WCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SATA_0_WCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SATA_0_WCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SATA_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SATA_0_WCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_SATA_0_WCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SATA_0_WCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SATA_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVERRIDE_RANGE                   2:2
#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVR_MODE_SHIFT                   _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVR_MODE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_SATA_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVR_MODE_RANGE                   3:3
#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVR_MODE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVR_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVR_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVR_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVR_MODE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVR_MODE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_SATA_0_CCLK_OVR_MODE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSR_EQOSR_0
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0                  _MK_ADDR_CONST(0x13034)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_SECURE                   0x0
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_SCR                      0
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_WORD_COUNT                       0x1
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_RESET_VAL                        _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_RESET_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_READ_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_REORDER_DEPTH_LIMIT_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_REORDER_DEPTH_LIMIT_FIELD                        _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_EQOSR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_REORDER_DEPTH_LIMIT_RANGE                        8:0
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_REORDER_DEPTH_LIMIT_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_REORDER_DEPTH_LIMIT_DEFAULT                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                    NONE
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_REORDER_DEPTH_LIMIT_NONE                 _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_SO_DEV_HUBID_SHIFT                       _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_SO_DEV_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_EQOSR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_SO_DEV_HUBID_RANGE                       9:9
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_SO_DEV_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_SO_DEV_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_SO_DEV_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_SO_DEV_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_SO_DEV_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_SO_DEV_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_SO_DEV_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_SHIFT                       _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_RANGE                       10:10
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_MEMTYPE_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_MEMTYPE_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_EQOSR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_MEMTYPE_OVERRIDE_RANGE                   12:11
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_MEMTYPE_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_MEMTYPE_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_MEMTYPE_OVERRIDE_INIT_ENUM                       PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_MEMTYPE_OVERRIDE_PASSTHRU                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_MEMTYPE_OVERRIDE_NORMAL                  _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_MEMTYPE_OVERRIDE_SO_DEV                  _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_OVERRIDE_RANGE                      13:13
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                  DISABLE
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_EQOSR_0_NORMAL_HUBID_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_EQOSW_0
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0                  _MK_ADDR_CONST(0x13038)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_SECURE                   0x0
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_SCR                      0
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_WORD_COUNT                       0x1
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_RESET_VAL                        _MK_MASK_CONST(0x1100)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_RESET_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_READ_MASK                        _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_REORDER_DEPTH_LIMIT_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_REORDER_DEPTH_LIMIT_FIELD                        _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_EQOSW_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_REORDER_DEPTH_LIMIT_RANGE                        8:0
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_REORDER_DEPTH_LIMIT_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_REORDER_DEPTH_LIMIT_DEFAULT                      _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_REORDER_DEPTH_LIMIT_INIT_ENUM                    NONE
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_REORDER_DEPTH_LIMIT_NONE                 _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_SO_DEV_HUBID_SHIFT                       _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_SO_DEV_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_EQOSW_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_SO_DEV_HUBID_RANGE                       9:9
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_SO_DEV_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_SO_DEV_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_SO_DEV_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_SO_DEV_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_SO_DEV_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_SO_DEV_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_SO_DEV_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_SO_DEV_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_SHIFT                       _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_RANGE                       10:10
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_INIT_ENUM                   HUB0
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_HUB1                        _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_MEMTYPE_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_MEMTYPE_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_EQOSW_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_MEMTYPE_OVERRIDE_RANGE                   12:11
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_MEMTYPE_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_MEMTYPE_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_MEMTYPE_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_MEMTYPE_OVERRIDE_INIT_ENUM                       SO_DEV
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_MEMTYPE_OVERRIDE_PASSTHRU                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_MEMTYPE_OVERRIDE_NORMAL                  _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_MEMTYPE_OVERRIDE_SO_DEV                  _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_OVERRIDE_RANGE                      13:13
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                  DISABLE
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_EQOSW_0_NORMAL_HUBID_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_EQOS_0
#define TSA_CONFIG_STATIC0_EQOS_0                       _MK_ADDR_CONST(0x1303c)
#define TSA_CONFIG_STATIC0_EQOS_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_EQOS_0_SCR                   0
#define TSA_CONFIG_STATIC0_EQOS_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_EQOS_0_RESET_VAL                     _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_EQOS_0_RESET_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_EQOS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_EQOS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_EQOS_0_READ_MASK                     _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_EQOS_0_WRITE_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_EQOS_0_HUB_MASK_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_EQOS_0_HUB_MASK_FIELD                        _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_EQOS_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_EQOS_0_HUB_MASK_RANGE                        21:0
#define TSA_CONFIG_STATIC0_EQOS_0_HUB_MASK_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_EQOS_0_HUB_MASK_DEFAULT                      _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_EQOS_0_HUB_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_EQOS_0_HUB_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_EQOS_0_HUB_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_EQOS_0_HUB_MASK_INIT_ENUM                    ONEKB
#define TSA_CONFIG_STATIC0_EQOS_0_HUB_MASK_HUB0                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_EQOS_0_HUB_MASK_ONEKB                        _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_EQOS_0_ERR_HANDLING_OVR_MODE_SHIFT                   _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_EQOS_0_ERR_HANDLING_OVR_MODE_FIELD                   _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_EQOS_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_EQOS_0_ERR_HANDLING_OVR_MODE_RANGE                   31:30
#define TSA_CONFIG_STATIC0_EQOS_0_ERR_HANDLING_OVR_MODE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_EQOS_0_ERR_HANDLING_OVR_MODE_DEFAULT                 _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_EQOS_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_EQOS_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_EQOS_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_EQOS_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                       MODE2
#define TSA_CONFIG_STATIC0_EQOS_0_ERR_HANDLING_OVR_MODE_MODE0                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_EQOS_0_ERR_HANDLING_OVR_MODE_MODE1                   _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_EQOS_0_ERR_HANDLING_OVR_MODE_MODE2                   _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_EQOS_0
#define TSA_CONFIG_STATIC1_EQOS_0                       _MK_ADDR_CONST(0x13040)
#define TSA_CONFIG_STATIC1_EQOS_0_SECURE                        0x0
#define TSA_CONFIG_STATIC1_EQOS_0_SCR                   0
#define TSA_CONFIG_STATIC1_EQOS_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC1_EQOS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_EQOS_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_EQOS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_EQOS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_EQOS_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_EQOS_0_WRITE_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_EQOS_0_RCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_EQOS_0_RCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_EQOS_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_EQOS_0_RCLK_OVERRIDE_RANGE                   0:0
#define TSA_CONFIG_STATIC1_EQOS_0_RCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_EQOS_0_RCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_EQOS_0_RCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_EQOS_0_RCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_EQOS_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_EQOS_0_RCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_EQOS_0_RCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_EQOS_0_RCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_EQOS_0_WCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_EQOS_0_WCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_EQOS_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_EQOS_0_WCLK_OVERRIDE_RANGE                   1:1
#define TSA_CONFIG_STATIC1_EQOS_0_WCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_EQOS_0_WCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_EQOS_0_WCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_EQOS_0_WCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_EQOS_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_EQOS_0_WCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_EQOS_0_WCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_EQOS_0_WCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVERRIDE_RANGE                   2:2
#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVR_MODE_SHIFT                   _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVR_MODE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVR_MODE_RANGE                   3:3
#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVR_MODE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVR_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVR_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVR_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVR_MODE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVR_MODE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_EQOS_0_CCLK_OVR_MODE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0                       _MK_ADDR_CONST(0x13044)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_SECURE                        0x0
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_SCR                   0
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_WORD_COUNT                    0x1
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_RESET_VAL                     _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_RESET_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_READ_MASK                     _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_WRITE_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_WR_WEIGHT_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_WR_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_WR_WEIGHT_RANGE                       4:0
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_WR_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_WR_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_WR_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_WR_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_RD_WEIGHT_SHIFT                       _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_RD_WEIGHT_FIELD                       _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_RD_WEIGHT_RANGE                       12:8
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_RD_WEIGHT_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_RD_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_RD_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_RD_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_WEIGHT_OVR_MODE_SHIFT                 _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_WEIGHT_OVR_MODE_FIELD                 _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_WEIGHT_OVR_MODE_RANGE                 17:16
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_WEIGHT_OVR_MODE_WOFFSET                       0x0
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_WEIGHT_OVR_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_PCX_ARB_0
#define TSA_CONFIG_INTERNAL_PCX_ARB_0                   _MK_ADDR_CONST(0x13048)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_SECURE                    0x0
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_SCR                       0
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_WORD_COUNT                        0x1
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_RESET_VAL                         _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_RESET_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_READ_MASK                         _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_WRITE_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_WR_WEIGHT_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_WR_WEIGHT_FIELD                   _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_PCX_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_WR_WEIGHT_RANGE                   4:0
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_WR_WEIGHT_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_WR_WEIGHT_DEFAULT                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_WR_WEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_WR_WEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_PCX_ARB_0_RD_WEIGHT_SHIFT                   _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_RD_WEIGHT_FIELD                   _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_PCX_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_RD_WEIGHT_RANGE                   12:8
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_RD_WEIGHT_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_RD_WEIGHT_DEFAULT                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_RD_WEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_RD_WEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_PCX_ARB_0_WEIGHT_OVR_MODE_SHIFT                     _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_WEIGHT_OVR_MODE_FIELD                     _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_PCX_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_WEIGHT_OVR_MODE_RANGE                     17:16
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_WEIGHT_OVR_MODE_WOFFSET                   0x0
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_WEIGHT_OVR_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_PCX_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_SAX_ARB_0
#define TSA_CONFIG_INTERNAL_SAX_ARB_0                   _MK_ADDR_CONST(0x1304c)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_SECURE                    0x0
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_SCR                       0
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_WORD_COUNT                        0x1
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_RESET_VAL                         _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_RESET_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_READ_MASK                         _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_WRITE_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_WR_WEIGHT_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_WR_WEIGHT_FIELD                   _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_SAX_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_WR_WEIGHT_RANGE                   4:0
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_WR_WEIGHT_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_WR_WEIGHT_DEFAULT                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_WR_WEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_WR_WEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_SAX_ARB_0_RD_WEIGHT_SHIFT                   _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_RD_WEIGHT_FIELD                   _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_SAX_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_RD_WEIGHT_RANGE                   12:8
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_RD_WEIGHT_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_RD_WEIGHT_DEFAULT                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_RD_WEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_RD_WEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_SAX_ARB_0_WEIGHT_OVR_MODE_SHIFT                     _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_WEIGHT_OVR_MODE_FIELD                     _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_SAX_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_WEIGHT_OVR_MODE_RANGE                     17:16
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_WEIGHT_OVR_MODE_WOFFSET                   0x0
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_WEIGHT_OVR_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_SAX_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_EQOSPC_ARB_0
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0                        _MK_ADDR_CONST(0x13050)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_SECURE                         0x0
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_SCR                    0
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_WORD_COUNT                     0x1
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_RESET_VAL                      _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_RESET_MASK                     _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_READ_MASK                      _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_WRITE_MASK                     _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_WR_WEIGHT_SHIFT                        _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_WR_WEIGHT_FIELD                        _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_WR_WEIGHT_RANGE                        4:0
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_WR_WEIGHT_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_WR_WEIGHT_DEFAULT                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_WR_WEIGHT_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_WR_WEIGHT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_RD_WEIGHT_SHIFT                        _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_RD_WEIGHT_FIELD                        _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_RD_WEIGHT_RANGE                        12:8
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_RD_WEIGHT_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_RD_WEIGHT_DEFAULT                      _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_RD_WEIGHT_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_RD_WEIGHT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_WEIGHT_OVR_MODE_SHIFT                  _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_WEIGHT_OVR_MODE_FIELD                  _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_WEIGHT_OVR_MODE_RANGE                  17:16
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_WEIGHT_OVR_MODE_WOFFSET                        0x0
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_WEIGHT_OVR_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_EQOSPC_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 77908 [0x13054]

// Reserved address 77912 [0x13058]

// Reserved address 77916 [0x1305c]

// Reserved address 77920 [0x13060]

// Reserved address 77924 [0x13064]

// Reserved address 77928 [0x13068]

// Reserved address 77932 [0x1306c]

// Reserved address 77936 [0x13070]

// Reserved address 77940 [0x13074]

// Reserved address 77944 [0x13078]

// Reserved address 77948 [0x1307c]

// Reserved address 77952 [0x13080]

// Reserved address 77956 [0x13084]

// Reserved address 77960 [0x13088]

// Reserved address 77964 [0x1308c]

// Reserved address 77968 [0x13090]

// Reserved address 77972 [0x13094]

// Reserved address 77976 [0x13098]

// Reserved address 77980 [0x1309c]

// Reserved address 77984 [0x130a0]

// Reserved address 77988 [0x130a4]

// Reserved address 77992 [0x130a8]

// Reserved address 77996 [0x130ac]

// Reserved address 78000 [0x130b0]

// Reserved address 78004 [0x130b4]

// Reserved address 78008 [0x130b8]

// Reserved address 78012 [0x130bc]

// Reserved address 78016 [0x130c0]

// Reserved address 78020 [0x130c4]

// Reserved address 78024 [0x130c8]

// Reserved address 78028 [0x130cc]

// Reserved address 78032 [0x130d0]

// Reserved address 78036 [0x130d4]

// Reserved address 78040 [0x130d8]

// Reserved address 78044 [0x130dc]

// Reserved address 78048 [0x130e0]

// Reserved address 78052 [0x130e4]

// Reserved address 78056 [0x130e8]

// Reserved address 78060 [0x130ec]

// Reserved address 78064 [0x130f0]

// Reserved address 78068 [0x130f4]

// Reserved address 78072 [0x130f8]

// Reserved address 78076 [0x130fc]

// Reserved address 78080 [0x13100]

// Reserved address 78084 [0x13104]

// Reserved address 78088 [0x13108]

// Reserved address 78092 [0x1310c]

// Reserved address 78096 [0x13110]

// Reserved address 78100 [0x13114]

// Reserved address 78104 [0x13118]

// Reserved address 78108 [0x1311c]

// Reserved address 78112 [0x13120]

// Reserved address 78116 [0x13124]

// Reserved address 78120 [0x13128]

// Reserved address 78124 [0x1312c]

// Reserved address 78128 [0x13130]

// Reserved address 78132 [0x13134]

// Reserved address 78136 [0x13138]

// Reserved address 78140 [0x1313c]

// Reserved address 78144 [0x13140]

// Reserved address 78148 [0x13144]

// Reserved address 78152 [0x13148]

// Reserved address 78156 [0x1314c]

// Reserved address 78160 [0x13150]

// Reserved address 78164 [0x13154]

// Reserved address 78168 [0x13158]

// Reserved address 78172 [0x1315c]

// Reserved address 78176 [0x13160]

// Reserved address 78180 [0x13164]

// Reserved address 78184 [0x13168]

// Reserved address 78188 [0x1316c]

// Reserved address 78192 [0x13170]

// Reserved address 78196 [0x13174]

// Reserved address 78200 [0x13178]

// Reserved address 78204 [0x1317c]

// Reserved address 78208 [0x13180]

// Reserved address 78212 [0x13184]

// Reserved address 78216 [0x13188]

// Reserved address 78220 [0x1318c]

// Reserved address 78224 [0x13190]

// Reserved address 78228 [0x13194]

// Reserved address 78232 [0x13198]

// Reserved address 78236 [0x1319c]

// Reserved address 78240 [0x131a0]

// Reserved address 78244 [0x131a4]

// Reserved address 78248 [0x131a8]

// Reserved address 78252 [0x131ac]

// Reserved address 78256 [0x131b0]

// Reserved address 78260 [0x131b4]

// Reserved address 78264 [0x131b8]

// Reserved address 78268 [0x131bc]

// Reserved address 78272 [0x131c0]

// Reserved address 78276 [0x131c4]

// Reserved address 78280 [0x131c8]

// Reserved address 78284 [0x131cc]

// Reserved address 78288 [0x131d0]

// Reserved address 78292 [0x131d4]

// Reserved address 78296 [0x131d8]

// Reserved address 78300 [0x131dc]

// Reserved address 78304 [0x131e0]

// Reserved address 78308 [0x131e4]

// Reserved address 78312 [0x131e8]

// Reserved address 78316 [0x131ec]

// Reserved address 78320 [0x131f0]

// Reserved address 78324 [0x131f4]

// Reserved address 78328 [0x131f8]

// Reserved address 78332 [0x131fc]

// Reserved address 78336 [0x13200]

// Reserved address 78340 [0x13204]

// Reserved address 78344 [0x13208]

// Reserved address 78348 [0x1320c]

// Reserved address 78352 [0x13210]

// Reserved address 78356 [0x13214]

// Reserved address 78360 [0x13218]

// Reserved address 78364 [0x1321c]

// Reserved address 78368 [0x13220]

// Reserved address 78372 [0x13224]

// Reserved address 78376 [0x13228]

// Reserved address 78380 [0x1322c]

// Reserved address 78384 [0x13230]

// Reserved address 78388 [0x13234]

// Reserved address 78392 [0x13238]

// Reserved address 78396 [0x1323c]

// Reserved address 78400 [0x13240]

// Reserved address 78404 [0x13244]

// Reserved address 78408 [0x13248]

// Reserved address 78412 [0x1324c]

// Reserved address 78416 [0x13250]

// Reserved address 78420 [0x13254]

// Reserved address 78424 [0x13258]

// Reserved address 78428 [0x1325c]

// Reserved address 78432 [0x13260]

// Reserved address 78436 [0x13264]

// Reserved address 78440 [0x13268]

// Reserved address 78444 [0x1326c]

// Reserved address 78448 [0x13270]

// Reserved address 78452 [0x13274]

// Reserved address 78456 [0x13278]

// Reserved address 78460 [0x1327c]

// Reserved address 78464 [0x13280]

// Reserved address 78468 [0x13284]

// Reserved address 78472 [0x13288]

// Reserved address 78476 [0x1328c]

// Reserved address 78480 [0x13290]

// Reserved address 78484 [0x13294]

// Reserved address 78488 [0x13298]

// Reserved address 78492 [0x1329c]

// Reserved address 78496 [0x132a0]

// Reserved address 78500 [0x132a4]

// Reserved address 78504 [0x132a8]

// Reserved address 78508 [0x132ac]

// Reserved address 78512 [0x132b0]

// Reserved address 78516 [0x132b4]

// Reserved address 78520 [0x132b8]

// Reserved address 78524 [0x132bc]

// Reserved address 78528 [0x132c0]

// Reserved address 78532 [0x132c4]

// Reserved address 78536 [0x132c8]

// Reserved address 78540 [0x132cc]

// Reserved address 78544 [0x132d0]

// Reserved address 78548 [0x132d4]

// Reserved address 78552 [0x132d8]

// Reserved address 78556 [0x132dc]

// Reserved address 78560 [0x132e0]

// Reserved address 78564 [0x132e4]

// Reserved address 78568 [0x132e8]

// Reserved address 78572 [0x132ec]

// Reserved address 78576 [0x132f0]

// Reserved address 78580 [0x132f4]

// Reserved address 78584 [0x132f8]

// Reserved address 78588 [0x132fc]

// Reserved address 78592 [0x13300]

// Reserved address 78596 [0x13304]

// Reserved address 78600 [0x13308]

// Reserved address 78604 [0x1330c]

// Reserved address 78608 [0x13310]

// Reserved address 78612 [0x13314]

// Reserved address 78616 [0x13318]

// Reserved address 78620 [0x1331c]

// Reserved address 78624 [0x13320]

// Reserved address 78628 [0x13324]

// Reserved address 78632 [0x13328]

// Reserved address 78636 [0x1332c]

// Reserved address 78640 [0x13330]

// Reserved address 78644 [0x13334]

// Reserved address 78648 [0x13338]

// Reserved address 78652 [0x1333c]

// Reserved address 78656 [0x13340]

// Reserved address 78660 [0x13344]

// Reserved address 78664 [0x13348]

// Reserved address 78668 [0x1334c]

// Reserved address 78672 [0x13350]

// Reserved address 78676 [0x13354]

// Reserved address 78680 [0x13358]

// Reserved address 78684 [0x1335c]

// Reserved address 78688 [0x13360]

// Reserved address 78692 [0x13364]

// Reserved address 78696 [0x13368]

// Reserved address 78700 [0x1336c]

// Reserved address 78704 [0x13370]

// Reserved address 78708 [0x13374]

// Reserved address 78712 [0x13378]

// Reserved address 78716 [0x1337c]

// Reserved address 78720 [0x13380]

// Reserved address 78724 [0x13384]

// Reserved address 78728 [0x13388]

// Reserved address 78732 [0x1338c]

// Reserved address 78736 [0x13390]

// Reserved address 78740 [0x13394]

// Reserved address 78744 [0x13398]

// Reserved address 78748 [0x1339c]

// Reserved address 78752 [0x133a0]

// Reserved address 78756 [0x133a4]

// Reserved address 78760 [0x133a8]

// Reserved address 78764 [0x133ac]

// Reserved address 78768 [0x133b0]

// Reserved address 78772 [0x133b4]

// Reserved address 78776 [0x133b8]

// Reserved address 78780 [0x133bc]

// Reserved address 78784 [0x133c0]

// Reserved address 78788 [0x133c4]

// Reserved address 78792 [0x133c8]

// Reserved address 78796 [0x133cc]

// Reserved address 78800 [0x133d0]

// Reserved address 78804 [0x133d4]

// Reserved address 78808 [0x133d8]

// Reserved address 78812 [0x133dc]

// Reserved address 78816 [0x133e0]

// Reserved address 78820 [0x133e4]

// Reserved address 78824 [0x133e8]

// Reserved address 78828 [0x133ec]

// Reserved address 78832 [0x133f0]

// Reserved address 78836 [0x133f4]

// Reserved address 78840 [0x133f8]

// Reserved address 78844 [0x133fc]

// Reserved address 78848 [0x13400]

// Reserved address 78852 [0x13404]

// Reserved address 78856 [0x13408]

// Reserved address 78860 [0x1340c]

// Reserved address 78864 [0x13410]

// Reserved address 78868 [0x13414]

// Reserved address 78872 [0x13418]

// Reserved address 78876 [0x1341c]

// Reserved address 78880 [0x13420]

// Reserved address 78884 [0x13424]

// Reserved address 78888 [0x13428]

// Reserved address 78892 [0x1342c]

// Reserved address 78896 [0x13430]

// Reserved address 78900 [0x13434]

// Reserved address 78904 [0x13438]

// Reserved address 78908 [0x1343c]

// Reserved address 78912 [0x13440]

// Reserved address 78916 [0x13444]

// Reserved address 78920 [0x13448]

// Reserved address 78924 [0x1344c]

// Reserved address 78928 [0x13450]

// Reserved address 78932 [0x13454]

// Reserved address 78936 [0x13458]

// Reserved address 78940 [0x1345c]

// Reserved address 78944 [0x13460]

// Reserved address 78948 [0x13464]

// Reserved address 78952 [0x13468]

// Reserved address 78956 [0x1346c]

// Reserved address 78960 [0x13470]

// Reserved address 78964 [0x13474]

// Reserved address 78968 [0x13478]

// Reserved address 78972 [0x1347c]

// Reserved address 78976 [0x13480]

// Reserved address 78980 [0x13484]

// Reserved address 78984 [0x13488]

// Reserved address 78988 [0x1348c]

// Reserved address 78992 [0x13490]

// Reserved address 78996 [0x13494]

// Reserved address 79000 [0x13498]

// Reserved address 79004 [0x1349c]

// Reserved address 79008 [0x134a0]

// Reserved address 79012 [0x134a4]

// Reserved address 79016 [0x134a8]

// Reserved address 79020 [0x134ac]

// Reserved address 79024 [0x134b0]

// Reserved address 79028 [0x134b4]

// Reserved address 79032 [0x134b8]

// Reserved address 79036 [0x134bc]

// Reserved address 79040 [0x134c0]

// Reserved address 79044 [0x134c4]

// Reserved address 79048 [0x134c8]

// Reserved address 79052 [0x134cc]

// Reserved address 79056 [0x134d0]

// Reserved address 79060 [0x134d4]

// Reserved address 79064 [0x134d8]

// Reserved address 79068 [0x134dc]

// Reserved address 79072 [0x134e0]

// Reserved address 79076 [0x134e4]

// Reserved address 79080 [0x134e8]

// Reserved address 79084 [0x134ec]

// Reserved address 79088 [0x134f0]

// Reserved address 79092 [0x134f4]

// Reserved address 79096 [0x134f8]

// Reserved address 79100 [0x134fc]

// Reserved address 79104 [0x13500]

// Reserved address 79108 [0x13504]

// Reserved address 79112 [0x13508]

// Reserved address 79116 [0x1350c]

// Reserved address 79120 [0x13510]

// Reserved address 79124 [0x13514]

// Reserved address 79128 [0x13518]

// Reserved address 79132 [0x1351c]

// Reserved address 79136 [0x13520]

// Reserved address 79140 [0x13524]

// Reserved address 79144 [0x13528]

// Reserved address 79148 [0x1352c]

// Reserved address 79152 [0x13530]

// Reserved address 79156 [0x13534]

// Reserved address 79160 [0x13538]

// Reserved address 79164 [0x1353c]

// Reserved address 79168 [0x13540]

// Reserved address 79172 [0x13544]

// Reserved address 79176 [0x13548]

// Reserved address 79180 [0x1354c]

// Reserved address 79184 [0x13550]

// Reserved address 79188 [0x13554]

// Reserved address 79192 [0x13558]

// Reserved address 79196 [0x1355c]

// Reserved address 79200 [0x13560]

// Reserved address 79204 [0x13564]

// Reserved address 79208 [0x13568]

// Reserved address 79212 [0x1356c]

// Reserved address 79216 [0x13570]

// Reserved address 79220 [0x13574]

// Reserved address 79224 [0x13578]

// Reserved address 79228 [0x1357c]

// Reserved address 79232 [0x13580]

// Reserved address 79236 [0x13584]

// Reserved address 79240 [0x13588]

// Reserved address 79244 [0x1358c]

// Reserved address 79248 [0x13590]

// Reserved address 79252 [0x13594]

// Reserved address 79256 [0x13598]

// Reserved address 79260 [0x1359c]

// Reserved address 79264 [0x135a0]

// Reserved address 79268 [0x135a4]

// Reserved address 79272 [0x135a8]

// Reserved address 79276 [0x135ac]

// Reserved address 79280 [0x135b0]

// Reserved address 79284 [0x135b4]

// Reserved address 79288 [0x135b8]

// Reserved address 79292 [0x135bc]

// Reserved address 79296 [0x135c0]

// Reserved address 79300 [0x135c4]

// Reserved address 79304 [0x135c8]

// Reserved address 79308 [0x135cc]

// Reserved address 79312 [0x135d0]

// Reserved address 79316 [0x135d4]

// Reserved address 79320 [0x135d8]

// Reserved address 79324 [0x135dc]

// Reserved address 79328 [0x135e0]

// Reserved address 79332 [0x135e4]

// Reserved address 79336 [0x135e8]

// Reserved address 79340 [0x135ec]

// Reserved address 79344 [0x135f0]

// Reserved address 79348 [0x135f4]

// Reserved address 79352 [0x135f8]

// Reserved address 79356 [0x135fc]

// Reserved address 79360 [0x13600]

// Reserved address 79364 [0x13604]

// Reserved address 79368 [0x13608]

// Reserved address 79372 [0x1360c]

// Reserved address 79376 [0x13610]

// Reserved address 79380 [0x13614]

// Reserved address 79384 [0x13618]

// Reserved address 79388 [0x1361c]

// Reserved address 79392 [0x13620]

// Reserved address 79396 [0x13624]

// Reserved address 79400 [0x13628]

// Reserved address 79404 [0x1362c]

// Reserved address 79408 [0x13630]

// Reserved address 79412 [0x13634]

// Reserved address 79416 [0x13638]

// Reserved address 79420 [0x1363c]

// Reserved address 79424 [0x13640]

// Reserved address 79428 [0x13644]

// Reserved address 79432 [0x13648]

// Reserved address 79436 [0x1364c]

// Reserved address 79440 [0x13650]

// Reserved address 79444 [0x13654]

// Reserved address 79448 [0x13658]

// Reserved address 79452 [0x1365c]

// Reserved address 79456 [0x13660]

// Reserved address 79460 [0x13664]

// Reserved address 79464 [0x13668]

// Reserved address 79468 [0x1366c]

// Reserved address 79472 [0x13670]

// Reserved address 79476 [0x13674]

// Reserved address 79480 [0x13678]

// Reserved address 79484 [0x1367c]

// Reserved address 79488 [0x13680]

// Reserved address 79492 [0x13684]

// Reserved address 79496 [0x13688]

// Reserved address 79500 [0x1368c]

// Reserved address 79504 [0x13690]

// Reserved address 79508 [0x13694]

// Reserved address 79512 [0x13698]

// Reserved address 79516 [0x1369c]

// Reserved address 79520 [0x136a0]

// Reserved address 79524 [0x136a4]

// Reserved address 79528 [0x136a8]

// Reserved address 79532 [0x136ac]

// Reserved address 79536 [0x136b0]

// Reserved address 79540 [0x136b4]

// Reserved address 79544 [0x136b8]

// Reserved address 79548 [0x136bc]

// Reserved address 79552 [0x136c0]

// Reserved address 79556 [0x136c4]

// Reserved address 79560 [0x136c8]

// Reserved address 79564 [0x136cc]

// Reserved address 79568 [0x136d0]

// Reserved address 79572 [0x136d4]

// Reserved address 79576 [0x136d8]

// Reserved address 79580 [0x136dc]

// Reserved address 79584 [0x136e0]

// Reserved address 79588 [0x136e4]

// Reserved address 79592 [0x136e8]

// Reserved address 79596 [0x136ec]

// Reserved address 79600 [0x136f0]

// Reserved address 79604 [0x136f4]

// Reserved address 79608 [0x136f8]

// Reserved address 79612 [0x136fc]

// Reserved address 79616 [0x13700]

// Reserved address 79620 [0x13704]

// Reserved address 79624 [0x13708]

// Reserved address 79628 [0x1370c]

// Reserved address 79632 [0x13710]

// Reserved address 79636 [0x13714]

// Reserved address 79640 [0x13718]

// Reserved address 79644 [0x1371c]

// Reserved address 79648 [0x13720]

// Reserved address 79652 [0x13724]

// Reserved address 79656 [0x13728]

// Reserved address 79660 [0x1372c]

// Reserved address 79664 [0x13730]

// Reserved address 79668 [0x13734]

// Reserved address 79672 [0x13738]

// Reserved address 79676 [0x1373c]

// Reserved address 79680 [0x13740]

// Reserved address 79684 [0x13744]

// Reserved address 79688 [0x13748]

// Reserved address 79692 [0x1374c]

// Reserved address 79696 [0x13750]

// Reserved address 79700 [0x13754]

// Reserved address 79704 [0x13758]

// Reserved address 79708 [0x1375c]

// Reserved address 79712 [0x13760]

// Reserved address 79716 [0x13764]

// Reserved address 79720 [0x13768]

// Reserved address 79724 [0x1376c]

// Reserved address 79728 [0x13770]

// Reserved address 79732 [0x13774]

// Reserved address 79736 [0x13778]

// Reserved address 79740 [0x1377c]

// Reserved address 79744 [0x13780]

// Reserved address 79748 [0x13784]

// Reserved address 79752 [0x13788]

// Reserved address 79756 [0x1378c]

// Reserved address 79760 [0x13790]

// Reserved address 79764 [0x13794]

// Reserved address 79768 [0x13798]

// Reserved address 79772 [0x1379c]

// Reserved address 79776 [0x137a0]

// Reserved address 79780 [0x137a4]

// Reserved address 79784 [0x137a8]

// Reserved address 79788 [0x137ac]

// Reserved address 79792 [0x137b0]

// Reserved address 79796 [0x137b4]

// Reserved address 79800 [0x137b8]

// Reserved address 79804 [0x137bc]

// Reserved address 79808 [0x137c0]

// Reserved address 79812 [0x137c4]

// Reserved address 79816 [0x137c8]

// Reserved address 79820 [0x137cc]

// Reserved address 79824 [0x137d0]

// Reserved address 79828 [0x137d4]

// Reserved address 79832 [0x137d8]

// Reserved address 79836 [0x137dc]

// Reserved address 79840 [0x137e0]

// Reserved address 79844 [0x137e4]

// Reserved address 79848 [0x137e8]

// Reserved address 79852 [0x137ec]

// Reserved address 79856 [0x137f0]

// Reserved address 79860 [0x137f4]

// Reserved address 79864 [0x137f8]

// Reserved address 79868 [0x137fc]

// Reserved address 79872 [0x13800]

// Reserved address 79876 [0x13804]

// Reserved address 79880 [0x13808]

// Reserved address 79884 [0x1380c]

// Reserved address 79888 [0x13810]

// Reserved address 79892 [0x13814]

// Reserved address 79896 [0x13818]

// Reserved address 79900 [0x1381c]

// Reserved address 79904 [0x13820]

// Reserved address 79908 [0x13824]

// Reserved address 79912 [0x13828]

// Reserved address 79916 [0x1382c]

// Reserved address 79920 [0x13830]

// Reserved address 79924 [0x13834]

// Reserved address 79928 [0x13838]

// Reserved address 79932 [0x1383c]

// Reserved address 79936 [0x13840]

// Reserved address 79940 [0x13844]

// Reserved address 79944 [0x13848]

// Reserved address 79948 [0x1384c]

// Reserved address 79952 [0x13850]

// Reserved address 79956 [0x13854]

// Reserved address 79960 [0x13858]

// Reserved address 79964 [0x1385c]

// Reserved address 79968 [0x13860]

// Reserved address 79972 [0x13864]

// Reserved address 79976 [0x13868]

// Reserved address 79980 [0x1386c]

// Reserved address 79984 [0x13870]

// Reserved address 79988 [0x13874]

// Reserved address 79992 [0x13878]

// Reserved address 79996 [0x1387c]

// Reserved address 80000 [0x13880]

// Reserved address 80004 [0x13884]

// Reserved address 80008 [0x13888]

// Reserved address 80012 [0x1388c]

// Reserved address 80016 [0x13890]

// Reserved address 80020 [0x13894]

// Reserved address 80024 [0x13898]

// Reserved address 80028 [0x1389c]

// Reserved address 80032 [0x138a0]

// Reserved address 80036 [0x138a4]

// Reserved address 80040 [0x138a8]

// Reserved address 80044 [0x138ac]

// Reserved address 80048 [0x138b0]

// Reserved address 80052 [0x138b4]

// Reserved address 80056 [0x138b8]

// Reserved address 80060 [0x138bc]

// Reserved address 80064 [0x138c0]

// Reserved address 80068 [0x138c4]

// Reserved address 80072 [0x138c8]

// Reserved address 80076 [0x138cc]

// Reserved address 80080 [0x138d0]

// Reserved address 80084 [0x138d4]

// Reserved address 80088 [0x138d8]

// Reserved address 80092 [0x138dc]

// Reserved address 80096 [0x138e0]

// Reserved address 80100 [0x138e4]

// Reserved address 80104 [0x138e8]

// Reserved address 80108 [0x138ec]

// Reserved address 80112 [0x138f0]

// Reserved address 80116 [0x138f4]

// Reserved address 80120 [0x138f8]

// Reserved address 80124 [0x138fc]

// Reserved address 80128 [0x13900]

// Reserved address 80132 [0x13904]

// Reserved address 80136 [0x13908]

// Reserved address 80140 [0x1390c]

// Reserved address 80144 [0x13910]

// Reserved address 80148 [0x13914]

// Reserved address 80152 [0x13918]

// Reserved address 80156 [0x1391c]

// Reserved address 80160 [0x13920]

// Reserved address 80164 [0x13924]

// Reserved address 80168 [0x13928]

// Reserved address 80172 [0x1392c]

// Reserved address 80176 [0x13930]

// Reserved address 80180 [0x13934]

// Reserved address 80184 [0x13938]

// Reserved address 80188 [0x1393c]

// Reserved address 80192 [0x13940]

// Reserved address 80196 [0x13944]

// Reserved address 80200 [0x13948]

// Reserved address 80204 [0x1394c]

// Reserved address 80208 [0x13950]

// Reserved address 80212 [0x13954]

// Reserved address 80216 [0x13958]

// Reserved address 80220 [0x1395c]

// Reserved address 80224 [0x13960]

// Reserved address 80228 [0x13964]

// Reserved address 80232 [0x13968]

// Reserved address 80236 [0x1396c]

// Reserved address 80240 [0x13970]

// Reserved address 80244 [0x13974]

// Reserved address 80248 [0x13978]

// Reserved address 80252 [0x1397c]

// Reserved address 80256 [0x13980]

// Reserved address 80260 [0x13984]

// Reserved address 80264 [0x13988]

// Reserved address 80268 [0x1398c]

// Reserved address 80272 [0x13990]

// Reserved address 80276 [0x13994]

// Reserved address 80280 [0x13998]

// Reserved address 80284 [0x1399c]

// Reserved address 80288 [0x139a0]

// Reserved address 80292 [0x139a4]

// Reserved address 80296 [0x139a8]

// Reserved address 80300 [0x139ac]

// Reserved address 80304 [0x139b0]

// Reserved address 80308 [0x139b4]

// Reserved address 80312 [0x139b8]

// Reserved address 80316 [0x139bc]

// Reserved address 80320 [0x139c0]

// Reserved address 80324 [0x139c4]

// Reserved address 80328 [0x139c8]

// Reserved address 80332 [0x139cc]

// Reserved address 80336 [0x139d0]

// Reserved address 80340 [0x139d4]

// Reserved address 80344 [0x139d8]

// Reserved address 80348 [0x139dc]

// Reserved address 80352 [0x139e0]

// Reserved address 80356 [0x139e4]

// Reserved address 80360 [0x139e8]

// Reserved address 80364 [0x139ec]

// Reserved address 80368 [0x139f0]

// Reserved address 80372 [0x139f4]

// Reserved address 80376 [0x139f8]

// Reserved address 80380 [0x139fc]

// Reserved address 80384 [0x13a00]

// Reserved address 80388 [0x13a04]

// Reserved address 80392 [0x13a08]

// Reserved address 80396 [0x13a0c]

// Reserved address 80400 [0x13a10]

// Reserved address 80404 [0x13a14]

// Reserved address 80408 [0x13a18]

// Reserved address 80412 [0x13a1c]

// Reserved address 80416 [0x13a20]

// Reserved address 80420 [0x13a24]

// Reserved address 80424 [0x13a28]

// Reserved address 80428 [0x13a2c]

// Reserved address 80432 [0x13a30]

// Reserved address 80436 [0x13a34]

// Reserved address 80440 [0x13a38]

// Reserved address 80444 [0x13a3c]

// Reserved address 80448 [0x13a40]

// Reserved address 80452 [0x13a44]

// Reserved address 80456 [0x13a48]

// Reserved address 80460 [0x13a4c]

// Reserved address 80464 [0x13a50]

// Reserved address 80468 [0x13a54]

// Reserved address 80472 [0x13a58]

// Reserved address 80476 [0x13a5c]

// Reserved address 80480 [0x13a60]

// Reserved address 80484 [0x13a64]

// Reserved address 80488 [0x13a68]

// Reserved address 80492 [0x13a6c]

// Reserved address 80496 [0x13a70]

// Reserved address 80500 [0x13a74]

// Reserved address 80504 [0x13a78]

// Reserved address 80508 [0x13a7c]

// Reserved address 80512 [0x13a80]

// Reserved address 80516 [0x13a84]

// Reserved address 80520 [0x13a88]

// Reserved address 80524 [0x13a8c]

// Reserved address 80528 [0x13a90]

// Reserved address 80532 [0x13a94]

// Reserved address 80536 [0x13a98]

// Reserved address 80540 [0x13a9c]

// Reserved address 80544 [0x13aa0]

// Reserved address 80548 [0x13aa4]

// Reserved address 80552 [0x13aa8]

// Reserved address 80556 [0x13aac]

// Reserved address 80560 [0x13ab0]

// Reserved address 80564 [0x13ab4]

// Reserved address 80568 [0x13ab8]

// Reserved address 80572 [0x13abc]

// Reserved address 80576 [0x13ac0]

// Reserved address 80580 [0x13ac4]

// Reserved address 80584 [0x13ac8]

// Reserved address 80588 [0x13acc]

// Reserved address 80592 [0x13ad0]

// Reserved address 80596 [0x13ad4]

// Reserved address 80600 [0x13ad8]

// Reserved address 80604 [0x13adc]

// Reserved address 80608 [0x13ae0]

// Reserved address 80612 [0x13ae4]

// Reserved address 80616 [0x13ae8]

// Reserved address 80620 [0x13aec]

// Reserved address 80624 [0x13af0]

// Reserved address 80628 [0x13af4]

// Reserved address 80632 [0x13af8]

// Reserved address 80636 [0x13afc]

// Reserved address 80640 [0x13b00]

// Reserved address 80644 [0x13b04]

// Reserved address 80648 [0x13b08]

// Reserved address 80652 [0x13b0c]

// Reserved address 80656 [0x13b10]

// Reserved address 80660 [0x13b14]

// Reserved address 80664 [0x13b18]

// Reserved address 80668 [0x13b1c]

// Reserved address 80672 [0x13b20]

// Reserved address 80676 [0x13b24]

// Reserved address 80680 [0x13b28]

// Reserved address 80684 [0x13b2c]

// Reserved address 80688 [0x13b30]

// Reserved address 80692 [0x13b34]

// Reserved address 80696 [0x13b38]

// Reserved address 80700 [0x13b3c]

// Reserved address 80704 [0x13b40]

// Reserved address 80708 [0x13b44]

// Reserved address 80712 [0x13b48]

// Reserved address 80716 [0x13b4c]

// Reserved address 80720 [0x13b50]

// Reserved address 80724 [0x13b54]

// Reserved address 80728 [0x13b58]

// Reserved address 80732 [0x13b5c]

// Reserved address 80736 [0x13b60]

// Reserved address 80740 [0x13b64]

// Reserved address 80744 [0x13b68]

// Reserved address 80748 [0x13b6c]

// Reserved address 80752 [0x13b70]

// Reserved address 80756 [0x13b74]

// Reserved address 80760 [0x13b78]

// Reserved address 80764 [0x13b7c]

// Reserved address 80768 [0x13b80]

// Reserved address 80772 [0x13b84]

// Reserved address 80776 [0x13b88]

// Reserved address 80780 [0x13b8c]

// Reserved address 80784 [0x13b90]

// Reserved address 80788 [0x13b94]

// Reserved address 80792 [0x13b98]

// Reserved address 80796 [0x13b9c]

// Reserved address 80800 [0x13ba0]

// Reserved address 80804 [0x13ba4]

// Reserved address 80808 [0x13ba8]

// Reserved address 80812 [0x13bac]

// Reserved address 80816 [0x13bb0]

// Reserved address 80820 [0x13bb4]

// Reserved address 80824 [0x13bb8]

// Reserved address 80828 [0x13bbc]

// Reserved address 80832 [0x13bc0]

// Reserved address 80836 [0x13bc4]

// Reserved address 80840 [0x13bc8]

// Reserved address 80844 [0x13bcc]

// Reserved address 80848 [0x13bd0]

// Reserved address 80852 [0x13bd4]

// Reserved address 80856 [0x13bd8]

// Reserved address 80860 [0x13bdc]

// Reserved address 80864 [0x13be0]

// Reserved address 80868 [0x13be4]

// Reserved address 80872 [0x13be8]

// Reserved address 80876 [0x13bec]

// Reserved address 80880 [0x13bf0]

// Reserved address 80884 [0x13bf4]

// Reserved address 80888 [0x13bf8]

// Reserved address 80892 [0x13bfc]

// Reserved address 80896 [0x13c00]

// Reserved address 80900 [0x13c04]

// Reserved address 80904 [0x13c08]

// Reserved address 80908 [0x13c0c]

// Reserved address 80912 [0x13c10]

// Reserved address 80916 [0x13c14]

// Reserved address 80920 [0x13c18]

// Reserved address 80924 [0x13c1c]

// Reserved address 80928 [0x13c20]

// Reserved address 80932 [0x13c24]

// Reserved address 80936 [0x13c28]

// Reserved address 80940 [0x13c2c]

// Reserved address 80944 [0x13c30]

// Reserved address 80948 [0x13c34]

// Reserved address 80952 [0x13c38]

// Reserved address 80956 [0x13c3c]

// Reserved address 80960 [0x13c40]

// Reserved address 80964 [0x13c44]

// Reserved address 80968 [0x13c48]

// Reserved address 80972 [0x13c4c]

// Reserved address 80976 [0x13c50]

// Reserved address 80980 [0x13c54]

// Reserved address 80984 [0x13c58]

// Reserved address 80988 [0x13c5c]

// Reserved address 80992 [0x13c60]

// Reserved address 80996 [0x13c64]

// Reserved address 81000 [0x13c68]

// Reserved address 81004 [0x13c6c]

// Reserved address 81008 [0x13c70]

// Reserved address 81012 [0x13c74]

// Reserved address 81016 [0x13c78]

// Reserved address 81020 [0x13c7c]

// Reserved address 81024 [0x13c80]

// Reserved address 81028 [0x13c84]

// Reserved address 81032 [0x13c88]

// Reserved address 81036 [0x13c8c]

// Reserved address 81040 [0x13c90]

// Reserved address 81044 [0x13c94]

// Reserved address 81048 [0x13c98]

// Reserved address 81052 [0x13c9c]

// Reserved address 81056 [0x13ca0]

// Reserved address 81060 [0x13ca4]

// Reserved address 81064 [0x13ca8]

// Reserved address 81068 [0x13cac]

// Reserved address 81072 [0x13cb0]

// Reserved address 81076 [0x13cb4]

// Reserved address 81080 [0x13cb8]

// Reserved address 81084 [0x13cbc]

// Reserved address 81088 [0x13cc0]

// Reserved address 81092 [0x13cc4]

// Reserved address 81096 [0x13cc8]

// Reserved address 81100 [0x13ccc]

// Reserved address 81104 [0x13cd0]

// Reserved address 81108 [0x13cd4]

// Reserved address 81112 [0x13cd8]

// Reserved address 81116 [0x13cdc]

// Reserved address 81120 [0x13ce0]

// Reserved address 81124 [0x13ce4]

// Reserved address 81128 [0x13ce8]

// Reserved address 81132 [0x13cec]

// Reserved address 81136 [0x13cf0]

// Reserved address 81140 [0x13cf4]

// Reserved address 81144 [0x13cf8]

// Reserved address 81148 [0x13cfc]

// Reserved address 81152 [0x13d00]

// Reserved address 81156 [0x13d04]

// Reserved address 81160 [0x13d08]

// Reserved address 81164 [0x13d0c]

// Reserved address 81168 [0x13d10]

// Reserved address 81172 [0x13d14]

// Reserved address 81176 [0x13d18]

// Reserved address 81180 [0x13d1c]

// Reserved address 81184 [0x13d20]

// Reserved address 81188 [0x13d24]

// Reserved address 81192 [0x13d28]

// Reserved address 81196 [0x13d2c]

// Reserved address 81200 [0x13d30]

// Reserved address 81204 [0x13d34]

// Reserved address 81208 [0x13d38]

// Reserved address 81212 [0x13d3c]

// Reserved address 81216 [0x13d40]

// Reserved address 81220 [0x13d44]

// Reserved address 81224 [0x13d48]

// Reserved address 81228 [0x13d4c]

// Reserved address 81232 [0x13d50]

// Reserved address 81236 [0x13d54]

// Reserved address 81240 [0x13d58]

// Reserved address 81244 [0x13d5c]

// Reserved address 81248 [0x13d60]

// Reserved address 81252 [0x13d64]

// Reserved address 81256 [0x13d68]

// Reserved address 81260 [0x13d6c]

// Reserved address 81264 [0x13d70]

// Reserved address 81268 [0x13d74]

// Reserved address 81272 [0x13d78]

// Reserved address 81276 [0x13d7c]

// Reserved address 81280 [0x13d80]

// Reserved address 81284 [0x13d84]

// Reserved address 81288 [0x13d88]

// Reserved address 81292 [0x13d8c]

// Reserved address 81296 [0x13d90]

// Reserved address 81300 [0x13d94]

// Reserved address 81304 [0x13d98]

// Reserved address 81308 [0x13d9c]

// Reserved address 81312 [0x13da0]

// Reserved address 81316 [0x13da4]

// Reserved address 81320 [0x13da8]

// Reserved address 81324 [0x13dac]

// Reserved address 81328 [0x13db0]

// Reserved address 81332 [0x13db4]

// Reserved address 81336 [0x13db8]

// Reserved address 81340 [0x13dbc]

// Reserved address 81344 [0x13dc0]

// Reserved address 81348 [0x13dc4]

// Reserved address 81352 [0x13dc8]

// Reserved address 81356 [0x13dcc]

// Reserved address 81360 [0x13dd0]

// Reserved address 81364 [0x13dd4]

// Reserved address 81368 [0x13dd8]

// Reserved address 81372 [0x13ddc]

// Reserved address 81376 [0x13de0]

// Reserved address 81380 [0x13de4]

// Reserved address 81384 [0x13de8]

// Reserved address 81388 [0x13dec]

// Reserved address 81392 [0x13df0]

// Reserved address 81396 [0x13df4]

// Reserved address 81400 [0x13df8]

// Reserved address 81404 [0x13dfc]

// Reserved address 81408 [0x13e00]

// Reserved address 81412 [0x13e04]

// Reserved address 81416 [0x13e08]

// Reserved address 81420 [0x13e0c]

// Reserved address 81424 [0x13e10]

// Reserved address 81428 [0x13e14]

// Reserved address 81432 [0x13e18]

// Reserved address 81436 [0x13e1c]

// Reserved address 81440 [0x13e20]

// Reserved address 81444 [0x13e24]

// Reserved address 81448 [0x13e28]

// Reserved address 81452 [0x13e2c]

// Reserved address 81456 [0x13e30]

// Reserved address 81460 [0x13e34]

// Reserved address 81464 [0x13e38]

// Reserved address 81468 [0x13e3c]

// Reserved address 81472 [0x13e40]

// Reserved address 81476 [0x13e44]

// Reserved address 81480 [0x13e48]

// Reserved address 81484 [0x13e4c]

// Reserved address 81488 [0x13e50]

// Reserved address 81492 [0x13e54]

// Reserved address 81496 [0x13e58]

// Reserved address 81500 [0x13e5c]

// Reserved address 81504 [0x13e60]

// Reserved address 81508 [0x13e64]

// Reserved address 81512 [0x13e68]

// Reserved address 81516 [0x13e6c]

// Reserved address 81520 [0x13e70]

// Reserved address 81524 [0x13e74]

// Reserved address 81528 [0x13e78]

// Reserved address 81532 [0x13e7c]

// Reserved address 81536 [0x13e80]

// Reserved address 81540 [0x13e84]

// Reserved address 81544 [0x13e88]

// Reserved address 81548 [0x13e8c]

// Reserved address 81552 [0x13e90]

// Reserved address 81556 [0x13e94]

// Reserved address 81560 [0x13e98]

// Reserved address 81564 [0x13e9c]

// Reserved address 81568 [0x13ea0]

// Reserved address 81572 [0x13ea4]

// Reserved address 81576 [0x13ea8]

// Reserved address 81580 [0x13eac]

// Reserved address 81584 [0x13eb0]

// Reserved address 81588 [0x13eb4]

// Reserved address 81592 [0x13eb8]

// Reserved address 81596 [0x13ebc]

// Reserved address 81600 [0x13ec0]

// Reserved address 81604 [0x13ec4]

// Reserved address 81608 [0x13ec8]

// Reserved address 81612 [0x13ecc]

// Reserved address 81616 [0x13ed0]

// Reserved address 81620 [0x13ed4]

// Reserved address 81624 [0x13ed8]

// Reserved address 81628 [0x13edc]

// Reserved address 81632 [0x13ee0]

// Reserved address 81636 [0x13ee4]

// Reserved address 81640 [0x13ee8]

// Reserved address 81644 [0x13eec]

// Reserved address 81648 [0x13ef0]

// Reserved address 81652 [0x13ef4]

// Reserved address 81656 [0x13ef8]

// Reserved address 81660 [0x13efc]

// Reserved address 81664 [0x13f00]

// Reserved address 81668 [0x13f04]

// Reserved address 81672 [0x13f08]

// Reserved address 81676 [0x13f0c]

// Reserved address 81680 [0x13f10]

// Reserved address 81684 [0x13f14]

// Reserved address 81688 [0x13f18]

// Reserved address 81692 [0x13f1c]

// Reserved address 81696 [0x13f20]

// Reserved address 81700 [0x13f24]

// Reserved address 81704 [0x13f28]

// Reserved address 81708 [0x13f2c]

// Reserved address 81712 [0x13f30]

// Reserved address 81716 [0x13f34]

// Reserved address 81720 [0x13f38]

// Reserved address 81724 [0x13f3c]

// Reserved address 81728 [0x13f40]

// Reserved address 81732 [0x13f44]

// Reserved address 81736 [0x13f48]

// Reserved address 81740 [0x13f4c]

// Reserved address 81744 [0x13f50]

// Reserved address 81748 [0x13f54]

// Reserved address 81752 [0x13f58]

// Reserved address 81756 [0x13f5c]

// Reserved address 81760 [0x13f60]

// Reserved address 81764 [0x13f64]

// Reserved address 81768 [0x13f68]

// Reserved address 81772 [0x13f6c]

// Reserved address 81776 [0x13f70]

// Reserved address 81780 [0x13f74]

// Reserved address 81784 [0x13f78]

// Reserved address 81788 [0x13f7c]

// Reserved address 81792 [0x13f80]

// Reserved address 81796 [0x13f84]

// Reserved address 81800 [0x13f88]

// Reserved address 81804 [0x13f8c]

// Reserved address 81808 [0x13f90]

// Reserved address 81812 [0x13f94]

// Reserved address 81816 [0x13f98]

// Reserved address 81820 [0x13f9c]

// Reserved address 81824 [0x13fa0]

// Reserved address 81828 [0x13fa4]

// Reserved address 81832 [0x13fa8]

// Reserved address 81836 [0x13fac]

// Reserved address 81840 [0x13fb0]

// Reserved address 81844 [0x13fb4]

// Reserved address 81848 [0x13fb8]

// Reserved address 81852 [0x13fbc]

// Reserved address 81856 [0x13fc0]

// Reserved address 81860 [0x13fc4]

// Reserved address 81864 [0x13fc8]

// Reserved address 81868 [0x13fcc]

// Reserved address 81872 [0x13fd0]

// Reserved address 81876 [0x13fd4]

// Reserved address 81880 [0x13fd8]

// Reserved address 81884 [0x13fdc]

// Reserved address 81888 [0x13fe0]

// Reserved address 81892 [0x13fe4]

// Reserved address 81896 [0x13fe8]

// Reserved address 81900 [0x13fec]

// Reserved address 81904 [0x13ff0]

// Reserved address 81908 [0x13ff4]

// Reserved address 81912 [0x13ff8]

// Reserved address 81916 [0x13ffc]

// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0                    _MK_ADDR_CONST(0x14000)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_SECURE                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_SCR                        0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_WORD_COUNT                         0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_RESET_MASK                         _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_READ_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_WRITE_MASK                         _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_CLK_OVR_ON_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_CLK_OVR_ON_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_CLK_OVR_ON_RANGE                   0:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_CLK_OVR_ON_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_CLK_OVR_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                       _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_TSA_SPARE_REGS_FIELD                       _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_TSA_SPARE_REGS_RANGE                       31:24
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0                      _MK_ADDR_CONST(0x14004)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_SECURE                       0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_SCR                  0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_WORD_COUNT                   0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_RESET_VAL                    _MK_MASK_CONST(0x20101)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_RESET_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_READ_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_WRITE_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_WR_WEIGHT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_WR_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_WR_WEIGHT_RANGE                      4:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_WR_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_WR_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_WR_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_WR_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_RD_WEIGHT_SHIFT                      _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_RD_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_RD_WEIGHT_RANGE                      12:8
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_RD_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_RD_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_RD_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_RD_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SHIFT                        _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_RANGE                        17:16
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_DEFAULT                      _MK_MASK_CONST(0x2)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0                      _MK_ADDR_CONST(0x14008)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_SECURE                       0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_SCR                  0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_WORD_COUNT                   0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_RESET_VAL                    _MK_MASK_CONST(0x20101)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_RESET_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_READ_MASK                    _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_WRITE_MASK                   _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_WR_WEIGHT_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_WR_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_WR_WEIGHT_RANGE                      4:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_WR_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_WR_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_WR_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_WR_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_RD_WEIGHT_SHIFT                      _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_RD_WEIGHT_FIELD                      _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_RD_WEIGHT_RANGE                      12:8
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_RD_WEIGHT_WOFFSET                    0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_RD_WEIGHT_DEFAULT                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_RD_WEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_RD_WEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SHIFT                        _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_RANGE                        17:16
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_DEFAULT                      _MK_MASK_CONST(0x2)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 81932 [0x1400c]

// Reserved address 81936 [0x14010]

// Reserved address 81940 [0x14014]

// Reserved address 81944 [0x14018]

// Reserved address 81948 [0x1401c]

// Reserved address 81952 [0x14020]

// Reserved address 81956 [0x14024]

// Reserved address 81960 [0x14028]

// Reserved address 81964 [0x1402c]

// Reserved address 81968 [0x14030]

// Reserved address 81972 [0x14034]

// Reserved address 81976 [0x14038]

// Reserved address 81980 [0x1403c]

// Reserved address 81984 [0x14040]

// Reserved address 81988 [0x14044]

// Reserved address 81992 [0x14048]

// Reserved address 81996 [0x1404c]

// Reserved address 82000 [0x14050]

// Reserved address 82004 [0x14054]

// Reserved address 82008 [0x14058]

// Reserved address 82012 [0x1405c]

// Reserved address 82016 [0x14060]

// Reserved address 82020 [0x14064]

// Reserved address 82024 [0x14068]

// Reserved address 82028 [0x1406c]

// Reserved address 82032 [0x14070]

// Reserved address 82036 [0x14074]

// Reserved address 82040 [0x14078]

// Reserved address 82044 [0x1407c]

// Reserved address 82048 [0x14080]

// Reserved address 82052 [0x14084]

// Reserved address 82056 [0x14088]

// Reserved address 82060 [0x1408c]

// Reserved address 82064 [0x14090]

// Reserved address 82068 [0x14094]

// Reserved address 82072 [0x14098]

// Reserved address 82076 [0x1409c]

// Reserved address 82080 [0x140a0]

// Reserved address 82084 [0x140a4]

// Reserved address 82088 [0x140a8]

// Reserved address 82092 [0x140ac]

// Reserved address 82096 [0x140b0]

// Reserved address 82100 [0x140b4]

// Reserved address 82104 [0x140b8]

// Reserved address 82108 [0x140bc]

// Reserved address 82112 [0x140c0]

// Reserved address 82116 [0x140c4]

// Reserved address 82120 [0x140c8]

// Reserved address 82124 [0x140cc]

// Reserved address 82128 [0x140d0]

// Reserved address 82132 [0x140d4]

// Reserved address 82136 [0x140d8]

// Reserved address 82140 [0x140dc]

// Reserved address 82144 [0x140e0]

// Reserved address 82148 [0x140e4]

// Reserved address 82152 [0x140e8]

// Reserved address 82156 [0x140ec]

// Reserved address 82160 [0x140f0]

// Reserved address 82164 [0x140f4]

// Reserved address 82168 [0x140f8]

// Reserved address 82172 [0x140fc]

// Reserved address 82176 [0x14100]

// Reserved address 82180 [0x14104]

// Reserved address 82184 [0x14108]

// Reserved address 82188 [0x1410c]

// Reserved address 82192 [0x14110]

// Reserved address 82196 [0x14114]

// Reserved address 82200 [0x14118]

// Reserved address 82204 [0x1411c]

// Reserved address 82208 [0x14120]

// Reserved address 82212 [0x14124]

// Reserved address 82216 [0x14128]

// Reserved address 82220 [0x1412c]

// Reserved address 82224 [0x14130]

// Reserved address 82228 [0x14134]

// Reserved address 82232 [0x14138]

// Reserved address 82236 [0x1413c]

// Reserved address 82240 [0x14140]

// Reserved address 82244 [0x14144]

// Reserved address 82248 [0x14148]

// Reserved address 82252 [0x1414c]

// Reserved address 82256 [0x14150]

// Reserved address 82260 [0x14154]

// Reserved address 82264 [0x14158]

// Reserved address 82268 [0x1415c]

// Reserved address 82272 [0x14160]

// Reserved address 82276 [0x14164]

// Reserved address 82280 [0x14168]

// Reserved address 82284 [0x1416c]

// Reserved address 82288 [0x14170]

// Reserved address 82292 [0x14174]

// Reserved address 82296 [0x14178]

// Reserved address 82300 [0x1417c]

// Reserved address 82304 [0x14180]

// Reserved address 82308 [0x14184]

// Reserved address 82312 [0x14188]

// Reserved address 82316 [0x1418c]

// Reserved address 82320 [0x14190]

// Reserved address 82324 [0x14194]

// Reserved address 82328 [0x14198]

// Reserved address 82332 [0x1419c]

// Reserved address 82336 [0x141a0]

// Reserved address 82340 [0x141a4]

// Reserved address 82344 [0x141a8]

// Reserved address 82348 [0x141ac]

// Reserved address 82352 [0x141b0]

// Reserved address 82356 [0x141b4]

// Reserved address 82360 [0x141b8]

// Reserved address 82364 [0x141bc]

// Reserved address 82368 [0x141c0]

// Reserved address 82372 [0x141c4]

// Reserved address 82376 [0x141c8]

// Reserved address 82380 [0x141cc]

// Reserved address 82384 [0x141d0]

// Reserved address 82388 [0x141d4]

// Reserved address 82392 [0x141d8]

// Reserved address 82396 [0x141dc]

// Reserved address 82400 [0x141e0]

// Reserved address 82404 [0x141e4]

// Reserved address 82408 [0x141e8]

// Reserved address 82412 [0x141ec]

// Reserved address 82416 [0x141f0]

// Reserved address 82420 [0x141f4]

// Reserved address 82424 [0x141f8]

// Reserved address 82428 [0x141fc]

// Reserved address 82432 [0x14200]

// Reserved address 82436 [0x14204]

// Reserved address 82440 [0x14208]

// Reserved address 82444 [0x1420c]

// Reserved address 82448 [0x14210]

// Reserved address 82452 [0x14214]

// Reserved address 82456 [0x14218]

// Reserved address 82460 [0x1421c]

// Reserved address 82464 [0x14220]

// Reserved address 82468 [0x14224]

// Reserved address 82472 [0x14228]

// Reserved address 82476 [0x1422c]

// Reserved address 82480 [0x14230]

// Reserved address 82484 [0x14234]

// Reserved address 82488 [0x14238]

// Reserved address 82492 [0x1423c]

// Reserved address 82496 [0x14240]

// Reserved address 82500 [0x14244]

// Reserved address 82504 [0x14248]

// Reserved address 82508 [0x1424c]

// Reserved address 82512 [0x14250]

// Reserved address 82516 [0x14254]

// Reserved address 82520 [0x14258]

// Reserved address 82524 [0x1425c]

// Reserved address 82528 [0x14260]

// Reserved address 82532 [0x14264]

// Reserved address 82536 [0x14268]

// Reserved address 82540 [0x1426c]

// Reserved address 82544 [0x14270]

// Reserved address 82548 [0x14274]

// Reserved address 82552 [0x14278]

// Reserved address 82556 [0x1427c]

// Reserved address 82560 [0x14280]

// Reserved address 82564 [0x14284]

// Reserved address 82568 [0x14288]

// Reserved address 82572 [0x1428c]

// Reserved address 82576 [0x14290]

// Reserved address 82580 [0x14294]

// Reserved address 82584 [0x14298]

// Reserved address 82588 [0x1429c]

// Reserved address 82592 [0x142a0]

// Reserved address 82596 [0x142a4]

// Reserved address 82600 [0x142a8]

// Reserved address 82604 [0x142ac]

// Reserved address 82608 [0x142b0]

// Reserved address 82612 [0x142b4]

// Reserved address 82616 [0x142b8]

// Reserved address 82620 [0x142bc]

// Reserved address 82624 [0x142c0]

// Reserved address 82628 [0x142c4]

// Reserved address 82632 [0x142c8]

// Reserved address 82636 [0x142cc]

// Reserved address 82640 [0x142d0]

// Reserved address 82644 [0x142d4]

// Reserved address 82648 [0x142d8]

// Reserved address 82652 [0x142dc]

// Reserved address 82656 [0x142e0]

// Reserved address 82660 [0x142e4]

// Reserved address 82664 [0x142e8]

// Reserved address 82668 [0x142ec]

// Reserved address 82672 [0x142f0]

// Reserved address 82676 [0x142f4]

// Reserved address 82680 [0x142f8]

// Reserved address 82684 [0x142fc]

// Reserved address 82688 [0x14300]

// Reserved address 82692 [0x14304]

// Reserved address 82696 [0x14308]

// Reserved address 82700 [0x1430c]

// Reserved address 82704 [0x14310]

// Reserved address 82708 [0x14314]

// Reserved address 82712 [0x14318]

// Reserved address 82716 [0x1431c]

// Reserved address 82720 [0x14320]

// Reserved address 82724 [0x14324]

// Reserved address 82728 [0x14328]

// Reserved address 82732 [0x1432c]

// Reserved address 82736 [0x14330]

// Reserved address 82740 [0x14334]

// Reserved address 82744 [0x14338]

// Reserved address 82748 [0x1433c]

// Reserved address 82752 [0x14340]

// Reserved address 82756 [0x14344]

// Reserved address 82760 [0x14348]

// Reserved address 82764 [0x1434c]

// Reserved address 82768 [0x14350]

// Reserved address 82772 [0x14354]

// Reserved address 82776 [0x14358]

// Reserved address 82780 [0x1435c]

// Reserved address 82784 [0x14360]

// Reserved address 82788 [0x14364]

// Reserved address 82792 [0x14368]

// Reserved address 82796 [0x1436c]

// Reserved address 82800 [0x14370]

// Reserved address 82804 [0x14374]

// Reserved address 82808 [0x14378]

// Reserved address 82812 [0x1437c]

// Reserved address 82816 [0x14380]

// Reserved address 82820 [0x14384]

// Reserved address 82824 [0x14388]

// Reserved address 82828 [0x1438c]

// Reserved address 82832 [0x14390]

// Reserved address 82836 [0x14394]

// Reserved address 82840 [0x14398]

// Reserved address 82844 [0x1439c]

// Reserved address 82848 [0x143a0]

// Reserved address 82852 [0x143a4]

// Reserved address 82856 [0x143a8]

// Reserved address 82860 [0x143ac]

// Reserved address 82864 [0x143b0]

// Reserved address 82868 [0x143b4]

// Reserved address 82872 [0x143b8]

// Reserved address 82876 [0x143bc]

// Reserved address 82880 [0x143c0]

// Reserved address 82884 [0x143c4]

// Reserved address 82888 [0x143c8]

// Reserved address 82892 [0x143cc]

// Reserved address 82896 [0x143d0]

// Reserved address 82900 [0x143d4]

// Reserved address 82904 [0x143d8]

// Reserved address 82908 [0x143dc]

// Reserved address 82912 [0x143e0]

// Reserved address 82916 [0x143e4]

// Reserved address 82920 [0x143e8]

// Reserved address 82924 [0x143ec]

// Reserved address 82928 [0x143f0]

// Reserved address 82932 [0x143f4]

// Reserved address 82936 [0x143f8]

// Reserved address 82940 [0x143fc]

// Reserved address 82944 [0x14400]

// Reserved address 82948 [0x14404]

// Reserved address 82952 [0x14408]

// Reserved address 82956 [0x1440c]

// Reserved address 82960 [0x14410]

// Reserved address 82964 [0x14414]

// Reserved address 82968 [0x14418]

// Reserved address 82972 [0x1441c]

// Reserved address 82976 [0x14420]

// Reserved address 82980 [0x14424]

// Reserved address 82984 [0x14428]

// Reserved address 82988 [0x1442c]

// Reserved address 82992 [0x14430]

// Reserved address 82996 [0x14434]

// Reserved address 83000 [0x14438]

// Reserved address 83004 [0x1443c]

// Reserved address 83008 [0x14440]

// Reserved address 83012 [0x14444]

// Reserved address 83016 [0x14448]

// Reserved address 83020 [0x1444c]

// Reserved address 83024 [0x14450]

// Reserved address 83028 [0x14454]

// Reserved address 83032 [0x14458]

// Reserved address 83036 [0x1445c]

// Reserved address 83040 [0x14460]

// Reserved address 83044 [0x14464]

// Reserved address 83048 [0x14468]

// Reserved address 83052 [0x1446c]

// Reserved address 83056 [0x14470]

// Reserved address 83060 [0x14474]

// Reserved address 83064 [0x14478]

// Reserved address 83068 [0x1447c]

// Reserved address 83072 [0x14480]

// Reserved address 83076 [0x14484]

// Reserved address 83080 [0x14488]

// Reserved address 83084 [0x1448c]

// Reserved address 83088 [0x14490]

// Reserved address 83092 [0x14494]

// Reserved address 83096 [0x14498]

// Reserved address 83100 [0x1449c]

// Reserved address 83104 [0x144a0]

// Reserved address 83108 [0x144a4]

// Reserved address 83112 [0x144a8]

// Reserved address 83116 [0x144ac]

// Reserved address 83120 [0x144b0]

// Reserved address 83124 [0x144b4]

// Reserved address 83128 [0x144b8]

// Reserved address 83132 [0x144bc]

// Reserved address 83136 [0x144c0]

// Reserved address 83140 [0x144c4]

// Reserved address 83144 [0x144c8]

// Reserved address 83148 [0x144cc]

// Reserved address 83152 [0x144d0]

// Reserved address 83156 [0x144d4]

// Reserved address 83160 [0x144d8]

// Reserved address 83164 [0x144dc]

// Reserved address 83168 [0x144e0]

// Reserved address 83172 [0x144e4]

// Reserved address 83176 [0x144e8]

// Reserved address 83180 [0x144ec]

// Reserved address 83184 [0x144f0]

// Reserved address 83188 [0x144f4]

// Reserved address 83192 [0x144f8]

// Reserved address 83196 [0x144fc]

// Reserved address 83200 [0x14500]

// Reserved address 83204 [0x14504]

// Reserved address 83208 [0x14508]

// Reserved address 83212 [0x1450c]

// Reserved address 83216 [0x14510]

// Reserved address 83220 [0x14514]

// Reserved address 83224 [0x14518]

// Reserved address 83228 [0x1451c]

// Reserved address 83232 [0x14520]

// Reserved address 83236 [0x14524]

// Reserved address 83240 [0x14528]

// Reserved address 83244 [0x1452c]

// Reserved address 83248 [0x14530]

// Reserved address 83252 [0x14534]

// Reserved address 83256 [0x14538]

// Reserved address 83260 [0x1453c]

// Reserved address 83264 [0x14540]

// Reserved address 83268 [0x14544]

// Reserved address 83272 [0x14548]

// Reserved address 83276 [0x1454c]

// Reserved address 83280 [0x14550]

// Reserved address 83284 [0x14554]

// Reserved address 83288 [0x14558]

// Reserved address 83292 [0x1455c]

// Reserved address 83296 [0x14560]

// Reserved address 83300 [0x14564]

// Reserved address 83304 [0x14568]

// Reserved address 83308 [0x1456c]

// Reserved address 83312 [0x14570]

// Reserved address 83316 [0x14574]

// Reserved address 83320 [0x14578]

// Reserved address 83324 [0x1457c]

// Reserved address 83328 [0x14580]

// Reserved address 83332 [0x14584]

// Reserved address 83336 [0x14588]

// Reserved address 83340 [0x1458c]

// Reserved address 83344 [0x14590]

// Reserved address 83348 [0x14594]

// Reserved address 83352 [0x14598]

// Reserved address 83356 [0x1459c]

// Reserved address 83360 [0x145a0]

// Reserved address 83364 [0x145a4]

// Reserved address 83368 [0x145a8]

// Reserved address 83372 [0x145ac]

// Reserved address 83376 [0x145b0]

// Reserved address 83380 [0x145b4]

// Reserved address 83384 [0x145b8]

// Reserved address 83388 [0x145bc]

// Reserved address 83392 [0x145c0]

// Reserved address 83396 [0x145c4]

// Reserved address 83400 [0x145c8]

// Reserved address 83404 [0x145cc]

// Reserved address 83408 [0x145d0]

// Reserved address 83412 [0x145d4]

// Reserved address 83416 [0x145d8]

// Reserved address 83420 [0x145dc]

// Reserved address 83424 [0x145e0]

// Reserved address 83428 [0x145e4]

// Reserved address 83432 [0x145e8]

// Reserved address 83436 [0x145ec]

// Reserved address 83440 [0x145f0]

// Reserved address 83444 [0x145f4]

// Reserved address 83448 [0x145f8]

// Reserved address 83452 [0x145fc]

// Reserved address 83456 [0x14600]

// Reserved address 83460 [0x14604]

// Reserved address 83464 [0x14608]

// Reserved address 83468 [0x1460c]

// Reserved address 83472 [0x14610]

// Reserved address 83476 [0x14614]

// Reserved address 83480 [0x14618]

// Reserved address 83484 [0x1461c]

// Reserved address 83488 [0x14620]

// Reserved address 83492 [0x14624]

// Reserved address 83496 [0x14628]

// Reserved address 83500 [0x1462c]

// Reserved address 83504 [0x14630]

// Reserved address 83508 [0x14634]

// Reserved address 83512 [0x14638]

// Reserved address 83516 [0x1463c]

// Reserved address 83520 [0x14640]

// Reserved address 83524 [0x14644]

// Reserved address 83528 [0x14648]

// Reserved address 83532 [0x1464c]

// Reserved address 83536 [0x14650]

// Reserved address 83540 [0x14654]

// Reserved address 83544 [0x14658]

// Reserved address 83548 [0x1465c]

// Reserved address 83552 [0x14660]

// Reserved address 83556 [0x14664]

// Reserved address 83560 [0x14668]

// Reserved address 83564 [0x1466c]

// Reserved address 83568 [0x14670]

// Reserved address 83572 [0x14674]

// Reserved address 83576 [0x14678]

// Reserved address 83580 [0x1467c]

// Reserved address 83584 [0x14680]

// Reserved address 83588 [0x14684]

// Reserved address 83592 [0x14688]

// Reserved address 83596 [0x1468c]

// Reserved address 83600 [0x14690]

// Reserved address 83604 [0x14694]

// Reserved address 83608 [0x14698]

// Reserved address 83612 [0x1469c]

// Reserved address 83616 [0x146a0]

// Reserved address 83620 [0x146a4]

// Reserved address 83624 [0x146a8]

// Reserved address 83628 [0x146ac]

// Reserved address 83632 [0x146b0]

// Reserved address 83636 [0x146b4]

// Reserved address 83640 [0x146b8]

// Reserved address 83644 [0x146bc]

// Reserved address 83648 [0x146c0]

// Reserved address 83652 [0x146c4]

// Reserved address 83656 [0x146c8]

// Reserved address 83660 [0x146cc]

// Reserved address 83664 [0x146d0]

// Reserved address 83668 [0x146d4]

// Reserved address 83672 [0x146d8]

// Reserved address 83676 [0x146dc]

// Reserved address 83680 [0x146e0]

// Reserved address 83684 [0x146e4]

// Reserved address 83688 [0x146e8]

// Reserved address 83692 [0x146ec]

// Reserved address 83696 [0x146f0]

// Reserved address 83700 [0x146f4]

// Reserved address 83704 [0x146f8]

// Reserved address 83708 [0x146fc]

// Reserved address 83712 [0x14700]

// Reserved address 83716 [0x14704]

// Reserved address 83720 [0x14708]

// Reserved address 83724 [0x1470c]

// Reserved address 83728 [0x14710]

// Reserved address 83732 [0x14714]

// Reserved address 83736 [0x14718]

// Reserved address 83740 [0x1471c]

// Reserved address 83744 [0x14720]

// Reserved address 83748 [0x14724]

// Reserved address 83752 [0x14728]

// Reserved address 83756 [0x1472c]

// Reserved address 83760 [0x14730]

// Reserved address 83764 [0x14734]

// Reserved address 83768 [0x14738]

// Reserved address 83772 [0x1473c]

// Reserved address 83776 [0x14740]

// Reserved address 83780 [0x14744]

// Reserved address 83784 [0x14748]

// Reserved address 83788 [0x1474c]

// Reserved address 83792 [0x14750]

// Reserved address 83796 [0x14754]

// Reserved address 83800 [0x14758]

// Reserved address 83804 [0x1475c]

// Reserved address 83808 [0x14760]

// Reserved address 83812 [0x14764]

// Reserved address 83816 [0x14768]

// Reserved address 83820 [0x1476c]

// Reserved address 83824 [0x14770]

// Reserved address 83828 [0x14774]

// Reserved address 83832 [0x14778]

// Reserved address 83836 [0x1477c]

// Reserved address 83840 [0x14780]

// Reserved address 83844 [0x14784]

// Reserved address 83848 [0x14788]

// Reserved address 83852 [0x1478c]

// Reserved address 83856 [0x14790]

// Reserved address 83860 [0x14794]

// Reserved address 83864 [0x14798]

// Reserved address 83868 [0x1479c]

// Reserved address 83872 [0x147a0]

// Reserved address 83876 [0x147a4]

// Reserved address 83880 [0x147a8]

// Reserved address 83884 [0x147ac]

// Reserved address 83888 [0x147b0]

// Reserved address 83892 [0x147b4]

// Reserved address 83896 [0x147b8]

// Reserved address 83900 [0x147bc]

// Reserved address 83904 [0x147c0]

// Reserved address 83908 [0x147c4]

// Reserved address 83912 [0x147c8]

// Reserved address 83916 [0x147cc]

// Reserved address 83920 [0x147d0]

// Reserved address 83924 [0x147d4]

// Reserved address 83928 [0x147d8]

// Reserved address 83932 [0x147dc]

// Reserved address 83936 [0x147e0]

// Reserved address 83940 [0x147e4]

// Reserved address 83944 [0x147e8]

// Reserved address 83948 [0x147ec]

// Reserved address 83952 [0x147f0]

// Reserved address 83956 [0x147f4]

// Reserved address 83960 [0x147f8]

// Reserved address 83964 [0x147fc]

// Reserved address 83968 [0x14800]

// Reserved address 83972 [0x14804]

// Reserved address 83976 [0x14808]

// Reserved address 83980 [0x1480c]

// Reserved address 83984 [0x14810]

// Reserved address 83988 [0x14814]

// Reserved address 83992 [0x14818]

// Reserved address 83996 [0x1481c]

// Reserved address 84000 [0x14820]

// Reserved address 84004 [0x14824]

// Reserved address 84008 [0x14828]

// Reserved address 84012 [0x1482c]

// Reserved address 84016 [0x14830]

// Reserved address 84020 [0x14834]

// Reserved address 84024 [0x14838]

// Reserved address 84028 [0x1483c]

// Reserved address 84032 [0x14840]

// Reserved address 84036 [0x14844]

// Reserved address 84040 [0x14848]

// Reserved address 84044 [0x1484c]

// Reserved address 84048 [0x14850]

// Reserved address 84052 [0x14854]

// Reserved address 84056 [0x14858]

// Reserved address 84060 [0x1485c]

// Reserved address 84064 [0x14860]

// Reserved address 84068 [0x14864]

// Reserved address 84072 [0x14868]

// Reserved address 84076 [0x1486c]

// Reserved address 84080 [0x14870]

// Reserved address 84084 [0x14874]

// Reserved address 84088 [0x14878]

// Reserved address 84092 [0x1487c]

// Reserved address 84096 [0x14880]

// Reserved address 84100 [0x14884]

// Reserved address 84104 [0x14888]

// Reserved address 84108 [0x1488c]

// Reserved address 84112 [0x14890]

// Reserved address 84116 [0x14894]

// Reserved address 84120 [0x14898]

// Reserved address 84124 [0x1489c]

// Reserved address 84128 [0x148a0]

// Reserved address 84132 [0x148a4]

// Reserved address 84136 [0x148a8]

// Reserved address 84140 [0x148ac]

// Reserved address 84144 [0x148b0]

// Reserved address 84148 [0x148b4]

// Reserved address 84152 [0x148b8]

// Reserved address 84156 [0x148bc]

// Reserved address 84160 [0x148c0]

// Reserved address 84164 [0x148c4]

// Reserved address 84168 [0x148c8]

// Reserved address 84172 [0x148cc]

// Reserved address 84176 [0x148d0]

// Reserved address 84180 [0x148d4]

// Reserved address 84184 [0x148d8]

// Reserved address 84188 [0x148dc]

// Reserved address 84192 [0x148e0]

// Reserved address 84196 [0x148e4]

// Reserved address 84200 [0x148e8]

// Reserved address 84204 [0x148ec]

// Reserved address 84208 [0x148f0]

// Reserved address 84212 [0x148f4]

// Reserved address 84216 [0x148f8]

// Reserved address 84220 [0x148fc]

// Reserved address 84224 [0x14900]

// Reserved address 84228 [0x14904]

// Reserved address 84232 [0x14908]

// Reserved address 84236 [0x1490c]

// Reserved address 84240 [0x14910]

// Reserved address 84244 [0x14914]

// Reserved address 84248 [0x14918]

// Reserved address 84252 [0x1491c]

// Reserved address 84256 [0x14920]

// Reserved address 84260 [0x14924]

// Reserved address 84264 [0x14928]

// Reserved address 84268 [0x1492c]

// Reserved address 84272 [0x14930]

// Reserved address 84276 [0x14934]

// Reserved address 84280 [0x14938]

// Reserved address 84284 [0x1493c]

// Reserved address 84288 [0x14940]

// Reserved address 84292 [0x14944]

// Reserved address 84296 [0x14948]

// Reserved address 84300 [0x1494c]

// Reserved address 84304 [0x14950]

// Reserved address 84308 [0x14954]

// Reserved address 84312 [0x14958]

// Reserved address 84316 [0x1495c]

// Reserved address 84320 [0x14960]

// Reserved address 84324 [0x14964]

// Reserved address 84328 [0x14968]

// Reserved address 84332 [0x1496c]

// Reserved address 84336 [0x14970]

// Reserved address 84340 [0x14974]

// Reserved address 84344 [0x14978]

// Reserved address 84348 [0x1497c]

// Reserved address 84352 [0x14980]

// Reserved address 84356 [0x14984]

// Reserved address 84360 [0x14988]

// Reserved address 84364 [0x1498c]

// Reserved address 84368 [0x14990]

// Reserved address 84372 [0x14994]

// Reserved address 84376 [0x14998]

// Reserved address 84380 [0x1499c]

// Reserved address 84384 [0x149a0]

// Reserved address 84388 [0x149a4]

// Reserved address 84392 [0x149a8]

// Reserved address 84396 [0x149ac]

// Reserved address 84400 [0x149b0]

// Reserved address 84404 [0x149b4]

// Reserved address 84408 [0x149b8]

// Reserved address 84412 [0x149bc]

// Reserved address 84416 [0x149c0]

// Reserved address 84420 [0x149c4]

// Reserved address 84424 [0x149c8]

// Reserved address 84428 [0x149cc]

// Reserved address 84432 [0x149d0]

// Reserved address 84436 [0x149d4]

// Reserved address 84440 [0x149d8]

// Reserved address 84444 [0x149dc]

// Reserved address 84448 [0x149e0]

// Reserved address 84452 [0x149e4]

// Reserved address 84456 [0x149e8]

// Reserved address 84460 [0x149ec]

// Reserved address 84464 [0x149f0]

// Reserved address 84468 [0x149f4]

// Reserved address 84472 [0x149f8]

// Reserved address 84476 [0x149fc]

// Reserved address 84480 [0x14a00]

// Reserved address 84484 [0x14a04]

// Reserved address 84488 [0x14a08]

// Reserved address 84492 [0x14a0c]

// Reserved address 84496 [0x14a10]

// Reserved address 84500 [0x14a14]

// Reserved address 84504 [0x14a18]

// Reserved address 84508 [0x14a1c]

// Reserved address 84512 [0x14a20]

// Reserved address 84516 [0x14a24]

// Reserved address 84520 [0x14a28]

// Reserved address 84524 [0x14a2c]

// Reserved address 84528 [0x14a30]

// Reserved address 84532 [0x14a34]

// Reserved address 84536 [0x14a38]

// Reserved address 84540 [0x14a3c]

// Reserved address 84544 [0x14a40]

// Reserved address 84548 [0x14a44]

// Reserved address 84552 [0x14a48]

// Reserved address 84556 [0x14a4c]

// Reserved address 84560 [0x14a50]

// Reserved address 84564 [0x14a54]

// Reserved address 84568 [0x14a58]

// Reserved address 84572 [0x14a5c]

// Reserved address 84576 [0x14a60]

// Reserved address 84580 [0x14a64]

// Reserved address 84584 [0x14a68]

// Reserved address 84588 [0x14a6c]

// Reserved address 84592 [0x14a70]

// Reserved address 84596 [0x14a74]

// Reserved address 84600 [0x14a78]

// Reserved address 84604 [0x14a7c]

// Reserved address 84608 [0x14a80]

// Reserved address 84612 [0x14a84]

// Reserved address 84616 [0x14a88]

// Reserved address 84620 [0x14a8c]

// Reserved address 84624 [0x14a90]

// Reserved address 84628 [0x14a94]

// Reserved address 84632 [0x14a98]

// Reserved address 84636 [0x14a9c]

// Reserved address 84640 [0x14aa0]

// Reserved address 84644 [0x14aa4]

// Reserved address 84648 [0x14aa8]

// Reserved address 84652 [0x14aac]

// Reserved address 84656 [0x14ab0]

// Reserved address 84660 [0x14ab4]

// Reserved address 84664 [0x14ab8]

// Reserved address 84668 [0x14abc]

// Reserved address 84672 [0x14ac0]

// Reserved address 84676 [0x14ac4]

// Reserved address 84680 [0x14ac8]

// Reserved address 84684 [0x14acc]

// Reserved address 84688 [0x14ad0]

// Reserved address 84692 [0x14ad4]

// Reserved address 84696 [0x14ad8]

// Reserved address 84700 [0x14adc]

// Reserved address 84704 [0x14ae0]

// Reserved address 84708 [0x14ae4]

// Reserved address 84712 [0x14ae8]

// Reserved address 84716 [0x14aec]

// Reserved address 84720 [0x14af0]

// Reserved address 84724 [0x14af4]

// Reserved address 84728 [0x14af8]

// Reserved address 84732 [0x14afc]

// Reserved address 84736 [0x14b00]

// Reserved address 84740 [0x14b04]

// Reserved address 84744 [0x14b08]

// Reserved address 84748 [0x14b0c]

// Reserved address 84752 [0x14b10]

// Reserved address 84756 [0x14b14]

// Reserved address 84760 [0x14b18]

// Reserved address 84764 [0x14b1c]

// Reserved address 84768 [0x14b20]

// Reserved address 84772 [0x14b24]

// Reserved address 84776 [0x14b28]

// Reserved address 84780 [0x14b2c]

// Reserved address 84784 [0x14b30]

// Reserved address 84788 [0x14b34]

// Reserved address 84792 [0x14b38]

// Reserved address 84796 [0x14b3c]

// Reserved address 84800 [0x14b40]

// Reserved address 84804 [0x14b44]

// Reserved address 84808 [0x14b48]

// Reserved address 84812 [0x14b4c]

// Reserved address 84816 [0x14b50]

// Reserved address 84820 [0x14b54]

// Reserved address 84824 [0x14b58]

// Reserved address 84828 [0x14b5c]

// Reserved address 84832 [0x14b60]

// Reserved address 84836 [0x14b64]

// Reserved address 84840 [0x14b68]

// Reserved address 84844 [0x14b6c]

// Reserved address 84848 [0x14b70]

// Reserved address 84852 [0x14b74]

// Reserved address 84856 [0x14b78]

// Reserved address 84860 [0x14b7c]

// Reserved address 84864 [0x14b80]

// Reserved address 84868 [0x14b84]

// Reserved address 84872 [0x14b88]

// Reserved address 84876 [0x14b8c]

// Reserved address 84880 [0x14b90]

// Reserved address 84884 [0x14b94]

// Reserved address 84888 [0x14b98]

// Reserved address 84892 [0x14b9c]

// Reserved address 84896 [0x14ba0]

// Reserved address 84900 [0x14ba4]

// Reserved address 84904 [0x14ba8]

// Reserved address 84908 [0x14bac]

// Reserved address 84912 [0x14bb0]

// Reserved address 84916 [0x14bb4]

// Reserved address 84920 [0x14bb8]

// Reserved address 84924 [0x14bbc]

// Reserved address 84928 [0x14bc0]

// Reserved address 84932 [0x14bc4]

// Reserved address 84936 [0x14bc8]

// Reserved address 84940 [0x14bcc]

// Reserved address 84944 [0x14bd0]

// Reserved address 84948 [0x14bd4]

// Reserved address 84952 [0x14bd8]

// Reserved address 84956 [0x14bdc]

// Reserved address 84960 [0x14be0]

// Reserved address 84964 [0x14be4]

// Reserved address 84968 [0x14be8]

// Reserved address 84972 [0x14bec]

// Reserved address 84976 [0x14bf0]

// Reserved address 84980 [0x14bf4]

// Reserved address 84984 [0x14bf8]

// Reserved address 84988 [0x14bfc]

// Reserved address 84992 [0x14c00]

// Reserved address 84996 [0x14c04]

// Reserved address 85000 [0x14c08]

// Reserved address 85004 [0x14c0c]

// Reserved address 85008 [0x14c10]

// Reserved address 85012 [0x14c14]

// Reserved address 85016 [0x14c18]

// Reserved address 85020 [0x14c1c]

// Reserved address 85024 [0x14c20]

// Reserved address 85028 [0x14c24]

// Reserved address 85032 [0x14c28]

// Reserved address 85036 [0x14c2c]

// Reserved address 85040 [0x14c30]

// Reserved address 85044 [0x14c34]

// Reserved address 85048 [0x14c38]

// Reserved address 85052 [0x14c3c]

// Reserved address 85056 [0x14c40]

// Reserved address 85060 [0x14c44]

// Reserved address 85064 [0x14c48]

// Reserved address 85068 [0x14c4c]

// Reserved address 85072 [0x14c50]

// Reserved address 85076 [0x14c54]

// Reserved address 85080 [0x14c58]

// Reserved address 85084 [0x14c5c]

// Reserved address 85088 [0x14c60]

// Reserved address 85092 [0x14c64]

// Reserved address 85096 [0x14c68]

// Reserved address 85100 [0x14c6c]

// Reserved address 85104 [0x14c70]

// Reserved address 85108 [0x14c74]

// Reserved address 85112 [0x14c78]

// Reserved address 85116 [0x14c7c]

// Reserved address 85120 [0x14c80]

// Reserved address 85124 [0x14c84]

// Reserved address 85128 [0x14c88]

// Reserved address 85132 [0x14c8c]

// Reserved address 85136 [0x14c90]

// Reserved address 85140 [0x14c94]

// Reserved address 85144 [0x14c98]

// Reserved address 85148 [0x14c9c]

// Reserved address 85152 [0x14ca0]

// Reserved address 85156 [0x14ca4]

// Reserved address 85160 [0x14ca8]

// Reserved address 85164 [0x14cac]

// Reserved address 85168 [0x14cb0]

// Reserved address 85172 [0x14cb4]

// Reserved address 85176 [0x14cb8]

// Reserved address 85180 [0x14cbc]

// Reserved address 85184 [0x14cc0]

// Reserved address 85188 [0x14cc4]

// Reserved address 85192 [0x14cc8]

// Reserved address 85196 [0x14ccc]

// Reserved address 85200 [0x14cd0]

// Reserved address 85204 [0x14cd4]

// Reserved address 85208 [0x14cd8]

// Reserved address 85212 [0x14cdc]

// Reserved address 85216 [0x14ce0]

// Reserved address 85220 [0x14ce4]

// Reserved address 85224 [0x14ce8]

// Reserved address 85228 [0x14cec]

// Reserved address 85232 [0x14cf0]

// Reserved address 85236 [0x14cf4]

// Reserved address 85240 [0x14cf8]

// Reserved address 85244 [0x14cfc]

// Reserved address 85248 [0x14d00]

// Reserved address 85252 [0x14d04]

// Reserved address 85256 [0x14d08]

// Reserved address 85260 [0x14d0c]

// Reserved address 85264 [0x14d10]

// Reserved address 85268 [0x14d14]

// Reserved address 85272 [0x14d18]

// Reserved address 85276 [0x14d1c]

// Reserved address 85280 [0x14d20]

// Reserved address 85284 [0x14d24]

// Reserved address 85288 [0x14d28]

// Reserved address 85292 [0x14d2c]

// Reserved address 85296 [0x14d30]

// Reserved address 85300 [0x14d34]

// Reserved address 85304 [0x14d38]

// Reserved address 85308 [0x14d3c]

// Reserved address 85312 [0x14d40]

// Reserved address 85316 [0x14d44]

// Reserved address 85320 [0x14d48]

// Reserved address 85324 [0x14d4c]

// Reserved address 85328 [0x14d50]

// Reserved address 85332 [0x14d54]

// Reserved address 85336 [0x14d58]

// Reserved address 85340 [0x14d5c]

// Reserved address 85344 [0x14d60]

// Reserved address 85348 [0x14d64]

// Reserved address 85352 [0x14d68]

// Reserved address 85356 [0x14d6c]

// Reserved address 85360 [0x14d70]

// Reserved address 85364 [0x14d74]

// Reserved address 85368 [0x14d78]

// Reserved address 85372 [0x14d7c]

// Reserved address 85376 [0x14d80]

// Reserved address 85380 [0x14d84]

// Reserved address 85384 [0x14d88]

// Reserved address 85388 [0x14d8c]

// Reserved address 85392 [0x14d90]

// Reserved address 85396 [0x14d94]

// Reserved address 85400 [0x14d98]

// Reserved address 85404 [0x14d9c]

// Reserved address 85408 [0x14da0]

// Reserved address 85412 [0x14da4]

// Reserved address 85416 [0x14da8]

// Reserved address 85420 [0x14dac]

// Reserved address 85424 [0x14db0]

// Reserved address 85428 [0x14db4]

// Reserved address 85432 [0x14db8]

// Reserved address 85436 [0x14dbc]

// Reserved address 85440 [0x14dc0]

// Reserved address 85444 [0x14dc4]

// Reserved address 85448 [0x14dc8]

// Reserved address 85452 [0x14dcc]

// Reserved address 85456 [0x14dd0]

// Reserved address 85460 [0x14dd4]

// Reserved address 85464 [0x14dd8]

// Reserved address 85468 [0x14ddc]

// Reserved address 85472 [0x14de0]

// Reserved address 85476 [0x14de4]

// Reserved address 85480 [0x14de8]

// Reserved address 85484 [0x14dec]

// Reserved address 85488 [0x14df0]

// Reserved address 85492 [0x14df4]

// Reserved address 85496 [0x14df8]

// Reserved address 85500 [0x14dfc]

// Reserved address 85504 [0x14e00]

// Reserved address 85508 [0x14e04]

// Reserved address 85512 [0x14e08]

// Reserved address 85516 [0x14e0c]

// Reserved address 85520 [0x14e10]

// Reserved address 85524 [0x14e14]

// Reserved address 85528 [0x14e18]

// Reserved address 85532 [0x14e1c]

// Reserved address 85536 [0x14e20]

// Reserved address 85540 [0x14e24]

// Reserved address 85544 [0x14e28]

// Reserved address 85548 [0x14e2c]

// Reserved address 85552 [0x14e30]

// Reserved address 85556 [0x14e34]

// Reserved address 85560 [0x14e38]

// Reserved address 85564 [0x14e3c]

// Reserved address 85568 [0x14e40]

// Reserved address 85572 [0x14e44]

// Reserved address 85576 [0x14e48]

// Reserved address 85580 [0x14e4c]

// Reserved address 85584 [0x14e50]

// Reserved address 85588 [0x14e54]

// Reserved address 85592 [0x14e58]

// Reserved address 85596 [0x14e5c]

// Reserved address 85600 [0x14e60]

// Reserved address 85604 [0x14e64]

// Reserved address 85608 [0x14e68]

// Reserved address 85612 [0x14e6c]

// Reserved address 85616 [0x14e70]

// Reserved address 85620 [0x14e74]

// Reserved address 85624 [0x14e78]

// Reserved address 85628 [0x14e7c]

// Reserved address 85632 [0x14e80]

// Reserved address 85636 [0x14e84]

// Reserved address 85640 [0x14e88]

// Reserved address 85644 [0x14e8c]

// Reserved address 85648 [0x14e90]

// Reserved address 85652 [0x14e94]

// Reserved address 85656 [0x14e98]

// Reserved address 85660 [0x14e9c]

// Reserved address 85664 [0x14ea0]

// Reserved address 85668 [0x14ea4]

// Reserved address 85672 [0x14ea8]

// Reserved address 85676 [0x14eac]

// Reserved address 85680 [0x14eb0]

// Reserved address 85684 [0x14eb4]

// Reserved address 85688 [0x14eb8]

// Reserved address 85692 [0x14ebc]

// Reserved address 85696 [0x14ec0]

// Reserved address 85700 [0x14ec4]

// Reserved address 85704 [0x14ec8]

// Reserved address 85708 [0x14ecc]

// Reserved address 85712 [0x14ed0]

// Reserved address 85716 [0x14ed4]

// Reserved address 85720 [0x14ed8]

// Reserved address 85724 [0x14edc]

// Reserved address 85728 [0x14ee0]

// Reserved address 85732 [0x14ee4]

// Reserved address 85736 [0x14ee8]

// Reserved address 85740 [0x14eec]

// Reserved address 85744 [0x14ef0]

// Reserved address 85748 [0x14ef4]

// Reserved address 85752 [0x14ef8]

// Reserved address 85756 [0x14efc]

// Reserved address 85760 [0x14f00]

// Reserved address 85764 [0x14f04]

// Reserved address 85768 [0x14f08]

// Reserved address 85772 [0x14f0c]

// Reserved address 85776 [0x14f10]

// Reserved address 85780 [0x14f14]

// Reserved address 85784 [0x14f18]

// Reserved address 85788 [0x14f1c]

// Reserved address 85792 [0x14f20]

// Reserved address 85796 [0x14f24]

// Reserved address 85800 [0x14f28]

// Reserved address 85804 [0x14f2c]

// Reserved address 85808 [0x14f30]

// Reserved address 85812 [0x14f34]

// Reserved address 85816 [0x14f38]

// Reserved address 85820 [0x14f3c]

// Reserved address 85824 [0x14f40]

// Reserved address 85828 [0x14f44]

// Reserved address 85832 [0x14f48]

// Reserved address 85836 [0x14f4c]

// Reserved address 85840 [0x14f50]

// Reserved address 85844 [0x14f54]

// Reserved address 85848 [0x14f58]

// Reserved address 85852 [0x14f5c]

// Reserved address 85856 [0x14f60]

// Reserved address 85860 [0x14f64]

// Reserved address 85864 [0x14f68]

// Reserved address 85868 [0x14f6c]

// Reserved address 85872 [0x14f70]

// Reserved address 85876 [0x14f74]

// Reserved address 85880 [0x14f78]

// Reserved address 85884 [0x14f7c]

// Reserved address 85888 [0x14f80]

// Reserved address 85892 [0x14f84]

// Reserved address 85896 [0x14f88]

// Reserved address 85900 [0x14f8c]

// Reserved address 85904 [0x14f90]

// Reserved address 85908 [0x14f94]

// Reserved address 85912 [0x14f98]

// Reserved address 85916 [0x14f9c]

// Reserved address 85920 [0x14fa0]

// Reserved address 85924 [0x14fa4]

// Reserved address 85928 [0x14fa8]

// Reserved address 85932 [0x14fac]

// Reserved address 85936 [0x14fb0]

// Reserved address 85940 [0x14fb4]

// Reserved address 85944 [0x14fb8]

// Reserved address 85948 [0x14fbc]

// Reserved address 85952 [0x14fc0]

// Reserved address 85956 [0x14fc4]

// Reserved address 85960 [0x14fc8]

// Reserved address 85964 [0x14fcc]

// Reserved address 85968 [0x14fd0]

// Reserved address 85972 [0x14fd4]

// Reserved address 85976 [0x14fd8]

// Reserved address 85980 [0x14fdc]

// Reserved address 85984 [0x14fe0]

// Reserved address 85988 [0x14fe4]

// Reserved address 85992 [0x14fe8]

// Reserved address 85996 [0x14fec]

// Reserved address 86000 [0x14ff0]

// Reserved address 86004 [0x14ff4]

// Reserved address 86008 [0x14ff8]

// Reserved address 86012 [0x14ffc]

// Register TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0                    _MK_ADDR_CONST(0x15000)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_SECURE                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_SCR                        0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_WORD_COUNT                         0x1
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_RESET_MASK                         _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_READ_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_WRITE_MASK                         _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_CLK_OVR_ON_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_CLK_OVR_ON_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_CLK_OVR_ON_RANGE                   0:0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_CLK_OVR_ON_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_CLK_OVR_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                       _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_TSA_SPARE_REGS_FIELD                       _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_TSA_SPARE_REGS_RANGE                       31:24
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                     0x0
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0                      _MK_ADDR_CONST(0x15004)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_SECURE                       0x0
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_SCR                  0
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_WORD_COUNT                   0x1
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_RESET_VAL                    _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_RESET_MASK                   _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_READ_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_WRITE_MASK                   _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_REORDER_DEPTH_LIMIT_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_REORDER_DEPTH_LIMIT_FIELD                    _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_REORDER_DEPTH_LIMIT_RANGE                    8:0
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_REORDER_DEPTH_LIMIT_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_REORDER_DEPTH_LIMIT_DEFAULT                  _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                     _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                        NONE
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_REORDER_DEPTH_LIMIT_NONE                     _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_SO_DEV_HUBID_SHIFT                   _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_SO_DEV_HUBID_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_SO_DEV_HUBID_RANGE                   9:9
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_SO_DEV_HUBID_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_SO_DEV_HUBID_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_SO_DEV_HUBID_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_SO_DEV_HUBID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_SO_DEV_HUBID_INIT_ENUM                       HUB0
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_SO_DEV_HUBID_HUB0                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_SO_DEV_HUBID_HUB1                    _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_SHIFT                   _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_RANGE                   10:10
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_INIT_ENUM                       HUB0
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_HUB0                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_HUB1                    _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_MEMTYPE_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_MEMTYPE_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_MEMTYPE_OVERRIDE_RANGE                       12:11
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_MEMTYPE_OVERRIDE_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_MEMTYPE_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_MEMTYPE_OVERRIDE_INIT_ENUM                   PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_MEMTYPE_OVERRIDE_PASSTHRU                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_MEMTYPE_OVERRIDE_NORMAL                      _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_MEMTYPE_OVERRIDE_SO_DEV                      _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_OVERRIDE_RANGE                  13:13
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0_NORMAL_HUBID_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0                      _MK_ADDR_CONST(0x15008)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_SECURE                       0x0
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_SCR                  0
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_WORD_COUNT                   0x1
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_RESET_VAL                    _MK_MASK_CONST(0x1100)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_RESET_MASK                   _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_READ_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_WRITE_MASK                   _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_REORDER_DEPTH_LIMIT_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_REORDER_DEPTH_LIMIT_FIELD                    _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_REORDER_DEPTH_LIMIT_RANGE                    8:0
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_REORDER_DEPTH_LIMIT_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_REORDER_DEPTH_LIMIT_DEFAULT                  _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                     _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_REORDER_DEPTH_LIMIT_INIT_ENUM                        NONE
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_REORDER_DEPTH_LIMIT_NONE                     _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_SO_DEV_HUBID_SHIFT                   _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_SO_DEV_HUBID_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_SO_DEV_HUBID_RANGE                   9:9
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_SO_DEV_HUBID_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_SO_DEV_HUBID_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_SO_DEV_HUBID_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_SO_DEV_HUBID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_SO_DEV_HUBID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_SO_DEV_HUBID_INIT_ENUM                       HUB0
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_SO_DEV_HUBID_HUB0                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_SO_DEV_HUBID_HUB1                    _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_SHIFT                   _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_RANGE                   10:10
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_INIT_ENUM                       HUB0
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_HUB0                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_HUB1                    _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_MEMTYPE_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_MEMTYPE_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_MEMTYPE_OVERRIDE_RANGE                       12:11
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_MEMTYPE_OVERRIDE_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_MEMTYPE_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_MEMTYPE_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_MEMTYPE_OVERRIDE_INIT_ENUM                   SO_DEV
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_MEMTYPE_OVERRIDE_PASSTHRU                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_MEMTYPE_OVERRIDE_NORMAL                      _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_MEMTYPE_OVERRIDE_SO_DEV                      _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_OVERRIDE_RANGE                  13:13
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0_NORMAL_HUBID_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_XUSB_DEV_0
#define TSA_CONFIG_STATIC0_XUSB_DEV_0                   _MK_ADDR_CONST(0x1500c)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_SECURE                    0x0
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_SCR                       0
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_WORD_COUNT                        0x1
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_RESET_VAL                         _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_RESET_MASK                        _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_READ_MASK                         _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_WRITE_MASK                        _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_HUB_MASK_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_HUB_MASK_FIELD                    _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_XUSB_DEV_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_HUB_MASK_RANGE                    21:0
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_HUB_MASK_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_HUB_MASK_DEFAULT                  _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_HUB_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_HUB_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_HUB_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_HUB_MASK_INIT_ENUM                        ONEKB
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_HUB_MASK_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_HUB_MASK_ONEKB                    _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_XUSB_DEV_0_ERR_HANDLING_OVR_MODE_SHIFT                       _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_ERR_HANDLING_OVR_MODE_FIELD                       _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_XUSB_DEV_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_ERR_HANDLING_OVR_MODE_RANGE                       31:30
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_ERR_HANDLING_OVR_MODE_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_ERR_HANDLING_OVR_MODE_DEFAULT                     _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                   MODE2
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_ERR_HANDLING_OVR_MODE_MODE0                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_ERR_HANDLING_OVR_MODE_MODE1                       _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_XUSB_DEV_0_ERR_HANDLING_OVR_MODE_MODE2                       _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_XUSB_DEV_0
#define TSA_CONFIG_STATIC1_XUSB_DEV_0                   _MK_ADDR_CONST(0x15010)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_SECURE                    0x0
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_SCR                       0
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_WORD_COUNT                        0x1
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_RESET_MASK                        _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_WRITE_MASK                        _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_RCLK_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_RCLK_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_XUSB_DEV_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_RCLK_OVERRIDE_RANGE                       0:0
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_RCLK_OVERRIDE_WOFFSET                     0x0
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_RCLK_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_RCLK_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_RCLK_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_RCLK_OVERRIDE_INIT_ENUM                   DISABLE
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_RCLK_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_RCLK_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_XUSB_DEV_0_WCLK_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_WCLK_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_XUSB_DEV_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_WCLK_OVERRIDE_RANGE                       1:1
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_WCLK_OVERRIDE_WOFFSET                     0x0
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_WCLK_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_WCLK_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_WCLK_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_WCLK_OVERRIDE_INIT_ENUM                   DISABLE
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_WCLK_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_WCLK_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVERRIDE_RANGE                       2:2
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVERRIDE_WOFFSET                     0x0
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVERRIDE_INIT_ENUM                   DISABLE
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVR_MODE_SHIFT                       _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVR_MODE_FIELD                       _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVR_MODE_RANGE                       3:3
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVR_MODE_WOFFSET                     0x0
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVR_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVR_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVR_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVR_MODE_INIT_ENUM                   DISABLE
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVR_MODE_DISABLE                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_XUSB_DEV_0_CCLK_OVR_MODE_ENABLE                      _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0                     _MK_ADDR_CONST(0x15014)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_SECURE                      0x0
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_SCR                         0
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_WORD_COUNT                  0x1
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_RESET_VAL                   _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_RESET_MASK                  _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_READ_MASK                   _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_WRITE_MASK                  _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_REORDER_DEPTH_LIMIT_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_REORDER_DEPTH_LIMIT_FIELD                   _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_REORDER_DEPTH_LIMIT_RANGE                   8:0
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_REORDER_DEPTH_LIMIT_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_REORDER_DEPTH_LIMIT_DEFAULT                 _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                    _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_REORDER_DEPTH_LIMIT_INIT_ENUM                       NONE
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_REORDER_DEPTH_LIMIT_NONE                    _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_SO_DEV_HUBID_SHIFT                  _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_SO_DEV_HUBID_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_SO_DEV_HUBID_RANGE                  9:9
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_SO_DEV_HUBID_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_SO_DEV_HUBID_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_SO_DEV_HUBID_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_SO_DEV_HUBID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_SO_DEV_HUBID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_SO_DEV_HUBID_INIT_ENUM                      HUB0
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_SO_DEV_HUBID_HUB0                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_SO_DEV_HUBID_HUB1                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_SHIFT                  _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_RANGE                  10:10
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_INIT_ENUM                      HUB0
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_HUB0                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_HUB1                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_MEMTYPE_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_MEMTYPE_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_MEMTYPE_OVERRIDE_RANGE                      12:11
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_MEMTYPE_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_MEMTYPE_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_MEMTYPE_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_MEMTYPE_OVERRIDE_INIT_ENUM                  PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_MEMTYPE_OVERRIDE_PASSTHRU                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_MEMTYPE_OVERRIDE_NORMAL                     _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_MEMTYPE_OVERRIDE_SO_DEV                     _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_OVERRIDE_RANGE                 13:13
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0_NORMAL_HUBID_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0                     _MK_ADDR_CONST(0x15018)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_SECURE                      0x0
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_SCR                         0
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_WORD_COUNT                  0x1
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_RESET_VAL                   _MK_MASK_CONST(0x1100)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_RESET_MASK                  _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_READ_MASK                   _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_WRITE_MASK                  _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_REORDER_DEPTH_LIMIT_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_REORDER_DEPTH_LIMIT_FIELD                   _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_REORDER_DEPTH_LIMIT_RANGE                   8:0
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_REORDER_DEPTH_LIMIT_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_REORDER_DEPTH_LIMIT_DEFAULT                 _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                    _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_REORDER_DEPTH_LIMIT_INIT_ENUM                       NONE
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_REORDER_DEPTH_LIMIT_NONE                    _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_SO_DEV_HUBID_SHIFT                  _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_SO_DEV_HUBID_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_SO_DEV_HUBID_RANGE                  9:9
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_SO_DEV_HUBID_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_SO_DEV_HUBID_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_SO_DEV_HUBID_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_SO_DEV_HUBID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_SO_DEV_HUBID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_SO_DEV_HUBID_INIT_ENUM                      HUB0
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_SO_DEV_HUBID_HUB0                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_SO_DEV_HUBID_HUB1                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_SHIFT                  _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_RANGE                  10:10
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_INIT_ENUM                      HUB0
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_HUB0                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_HUB1                   _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_MEMTYPE_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_MEMTYPE_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_MEMTYPE_OVERRIDE_RANGE                      12:11
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_MEMTYPE_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_MEMTYPE_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_MEMTYPE_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_MEMTYPE_OVERRIDE_INIT_ENUM                  SO_DEV
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_MEMTYPE_OVERRIDE_PASSTHRU                   _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_MEMTYPE_OVERRIDE_NORMAL                     _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_MEMTYPE_OVERRIDE_SO_DEV                     _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_OVERRIDE_RANGE                 13:13
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_OVERRIDE_WOFFSET                       0x0
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                     DISABLE
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0_NORMAL_HUBID_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_XUSB_HOST_0
#define TSA_CONFIG_STATIC0_XUSB_HOST_0                  _MK_ADDR_CONST(0x1501c)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_SECURE                   0x0
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_SCR                      0
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_WORD_COUNT                       0x1
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_RESET_VAL                        _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_RESET_MASK                       _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_READ_MASK                        _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_WRITE_MASK                       _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_HUB_MASK_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_HUB_MASK_FIELD                   _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_XUSB_HOST_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_HUB_MASK_RANGE                   21:0
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_HUB_MASK_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_HUB_MASK_DEFAULT                 _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_HUB_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_HUB_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_HUB_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_HUB_MASK_INIT_ENUM                       ONEKB
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_HUB_MASK_HUB0                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_HUB_MASK_ONEKB                   _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_XUSB_HOST_0_ERR_HANDLING_OVR_MODE_SHIFT                      _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_ERR_HANDLING_OVR_MODE_FIELD                      _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_XUSB_HOST_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_ERR_HANDLING_OVR_MODE_RANGE                      31:30
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_ERR_HANDLING_OVR_MODE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_ERR_HANDLING_OVR_MODE_DEFAULT                    _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                  MODE2
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_ERR_HANDLING_OVR_MODE_MODE0                      _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_ERR_HANDLING_OVR_MODE_MODE1                      _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_XUSB_HOST_0_ERR_HANDLING_OVR_MODE_MODE2                      _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_XUSB_HOST_0
#define TSA_CONFIG_STATIC1_XUSB_HOST_0                  _MK_ADDR_CONST(0x15020)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_SECURE                   0x0
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_SCR                      0
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_WORD_COUNT                       0x1
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_WRITE_MASK                       _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_RCLK_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_RCLK_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_XUSB_HOST_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_RCLK_OVERRIDE_RANGE                      0:0
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_RCLK_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_RCLK_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_RCLK_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_RCLK_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_RCLK_OVERRIDE_INIT_ENUM                  DISABLE
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_RCLK_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_RCLK_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_XUSB_HOST_0_WCLK_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_WCLK_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_XUSB_HOST_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_WCLK_OVERRIDE_RANGE                      1:1
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_WCLK_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_WCLK_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_WCLK_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_WCLK_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_WCLK_OVERRIDE_INIT_ENUM                  DISABLE
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_WCLK_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_WCLK_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVERRIDE_RANGE                      2:2
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVERRIDE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVERRIDE_INIT_ENUM                  DISABLE
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVR_MODE_SHIFT                      _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVR_MODE_FIELD                      _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVR_MODE_RANGE                      3:3
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVR_MODE_WOFFSET                    0x0
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVR_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVR_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVR_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVR_MODE_INIT_ENUM                  DISABLE
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVR_MODE_DISABLE                    _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_XUSB_HOST_0_CCLK_OVR_MODE_ENABLE                     _MK_ENUM_CONST(1)


// Register TSA_CONFIG_INTERNAL_USBD_ARB_0
#define TSA_CONFIG_INTERNAL_USBD_ARB_0                  _MK_ADDR_CONST(0x15024)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_SECURE                   0x0
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_SCR                      0
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_WORD_COUNT                       0x1
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_RESET_VAL                        _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_RESET_MASK                       _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_READ_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_WRITE_MASK                       _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_WR_WEIGHT_SHIFT                  _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_WR_WEIGHT_FIELD                  _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_USBD_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_WR_WEIGHT_RANGE                  4:0
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_WR_WEIGHT_WOFFSET                        0x0
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_WR_WEIGHT_DEFAULT                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_WR_WEIGHT_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_WR_WEIGHT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_USBD_ARB_0_RD_WEIGHT_SHIFT                  _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_RD_WEIGHT_FIELD                  _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_USBD_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_RD_WEIGHT_RANGE                  12:8
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_RD_WEIGHT_WOFFSET                        0x0
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_RD_WEIGHT_DEFAULT                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_RD_WEIGHT_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_RD_WEIGHT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_USBD_ARB_0_WEIGHT_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_WEIGHT_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_USBD_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_WEIGHT_OVR_MODE_RANGE                    17:16
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_WEIGHT_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_WEIGHT_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_USBD_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_INTERNAL_USBX_ARB_0
#define TSA_CONFIG_INTERNAL_USBX_ARB_0                  _MK_ADDR_CONST(0x15028)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_SECURE                   0x0
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_SCR                      0
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_WORD_COUNT                       0x1
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_RESET_VAL                        _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_RESET_MASK                       _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_READ_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_WRITE_MASK                       _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_WR_WEIGHT_SHIFT                  _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_WR_WEIGHT_FIELD                  _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_USBX_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_WR_WEIGHT_RANGE                  4:0
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_WR_WEIGHT_WOFFSET                        0x0
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_WR_WEIGHT_DEFAULT                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_WR_WEIGHT_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_WR_WEIGHT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_USBX_ARB_0_RD_WEIGHT_SHIFT                  _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_RD_WEIGHT_FIELD                  _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_USBX_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_RD_WEIGHT_RANGE                  12:8
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_RD_WEIGHT_WOFFSET                        0x0
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_RD_WEIGHT_DEFAULT                        _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_RD_WEIGHT_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_RD_WEIGHT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_USBX_ARB_0_WEIGHT_OVR_MODE_SHIFT                    _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_WEIGHT_OVR_MODE_FIELD                    _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_USBX_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_WEIGHT_OVR_MODE_RANGE                    17:16
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_WEIGHT_OVR_MODE_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_WEIGHT_OVR_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_USBX_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 86060 [0x1502c]

// Reserved address 86064 [0x15030]

// Reserved address 86068 [0x15034]

// Reserved address 86072 [0x15038]

// Reserved address 86076 [0x1503c]

// Reserved address 86080 [0x15040]

// Reserved address 86084 [0x15044]

// Reserved address 86088 [0x15048]

// Reserved address 86092 [0x1504c]

// Reserved address 86096 [0x15050]

// Reserved address 86100 [0x15054]

// Reserved address 86104 [0x15058]

// Reserved address 86108 [0x1505c]

// Reserved address 86112 [0x15060]

// Reserved address 86116 [0x15064]

// Reserved address 86120 [0x15068]

// Reserved address 86124 [0x1506c]

// Reserved address 86128 [0x15070]

// Reserved address 86132 [0x15074]

// Reserved address 86136 [0x15078]

// Reserved address 86140 [0x1507c]

// Reserved address 86144 [0x15080]

// Reserved address 86148 [0x15084]

// Reserved address 86152 [0x15088]

// Reserved address 86156 [0x1508c]

// Reserved address 86160 [0x15090]

// Reserved address 86164 [0x15094]

// Reserved address 86168 [0x15098]

// Reserved address 86172 [0x1509c]

// Reserved address 86176 [0x150a0]

// Reserved address 86180 [0x150a4]

// Reserved address 86184 [0x150a8]

// Reserved address 86188 [0x150ac]

// Reserved address 86192 [0x150b0]

// Reserved address 86196 [0x150b4]

// Reserved address 86200 [0x150b8]

// Reserved address 86204 [0x150bc]

// Reserved address 86208 [0x150c0]

// Reserved address 86212 [0x150c4]

// Reserved address 86216 [0x150c8]

// Reserved address 86220 [0x150cc]

// Reserved address 86224 [0x150d0]

// Reserved address 86228 [0x150d4]

// Reserved address 86232 [0x150d8]

// Reserved address 86236 [0x150dc]

// Reserved address 86240 [0x150e0]

// Reserved address 86244 [0x150e4]

// Reserved address 86248 [0x150e8]

// Reserved address 86252 [0x150ec]

// Reserved address 86256 [0x150f0]

// Reserved address 86260 [0x150f4]

// Reserved address 86264 [0x150f8]

// Reserved address 86268 [0x150fc]

// Reserved address 86272 [0x15100]

// Reserved address 86276 [0x15104]

// Reserved address 86280 [0x15108]

// Reserved address 86284 [0x1510c]

// Reserved address 86288 [0x15110]

// Reserved address 86292 [0x15114]

// Reserved address 86296 [0x15118]

// Reserved address 86300 [0x1511c]

// Reserved address 86304 [0x15120]

// Reserved address 86308 [0x15124]

// Reserved address 86312 [0x15128]

// Reserved address 86316 [0x1512c]

// Reserved address 86320 [0x15130]

// Reserved address 86324 [0x15134]

// Reserved address 86328 [0x15138]

// Reserved address 86332 [0x1513c]

// Reserved address 86336 [0x15140]

// Reserved address 86340 [0x15144]

// Reserved address 86344 [0x15148]

// Reserved address 86348 [0x1514c]

// Reserved address 86352 [0x15150]

// Reserved address 86356 [0x15154]

// Reserved address 86360 [0x15158]

// Reserved address 86364 [0x1515c]

// Reserved address 86368 [0x15160]

// Reserved address 86372 [0x15164]

// Reserved address 86376 [0x15168]

// Reserved address 86380 [0x1516c]

// Reserved address 86384 [0x15170]

// Reserved address 86388 [0x15174]

// Reserved address 86392 [0x15178]

// Reserved address 86396 [0x1517c]

// Reserved address 86400 [0x15180]

// Reserved address 86404 [0x15184]

// Reserved address 86408 [0x15188]

// Reserved address 86412 [0x1518c]

// Reserved address 86416 [0x15190]

// Reserved address 86420 [0x15194]

// Reserved address 86424 [0x15198]

// Reserved address 86428 [0x1519c]

// Reserved address 86432 [0x151a0]

// Reserved address 86436 [0x151a4]

// Reserved address 86440 [0x151a8]

// Reserved address 86444 [0x151ac]

// Reserved address 86448 [0x151b0]

// Reserved address 86452 [0x151b4]

// Reserved address 86456 [0x151b8]

// Reserved address 86460 [0x151bc]

// Reserved address 86464 [0x151c0]

// Reserved address 86468 [0x151c4]

// Reserved address 86472 [0x151c8]

// Reserved address 86476 [0x151cc]

// Reserved address 86480 [0x151d0]

// Reserved address 86484 [0x151d4]

// Reserved address 86488 [0x151d8]

// Reserved address 86492 [0x151dc]

// Reserved address 86496 [0x151e0]

// Reserved address 86500 [0x151e4]

// Reserved address 86504 [0x151e8]

// Reserved address 86508 [0x151ec]

// Reserved address 86512 [0x151f0]

// Reserved address 86516 [0x151f4]

// Reserved address 86520 [0x151f8]

// Reserved address 86524 [0x151fc]

// Reserved address 86528 [0x15200]

// Reserved address 86532 [0x15204]

// Reserved address 86536 [0x15208]

// Reserved address 86540 [0x1520c]

// Reserved address 86544 [0x15210]

// Reserved address 86548 [0x15214]

// Reserved address 86552 [0x15218]

// Reserved address 86556 [0x1521c]

// Reserved address 86560 [0x15220]

// Reserved address 86564 [0x15224]

// Reserved address 86568 [0x15228]

// Reserved address 86572 [0x1522c]

// Reserved address 86576 [0x15230]

// Reserved address 86580 [0x15234]

// Reserved address 86584 [0x15238]

// Reserved address 86588 [0x1523c]

// Reserved address 86592 [0x15240]

// Reserved address 86596 [0x15244]

// Reserved address 86600 [0x15248]

// Reserved address 86604 [0x1524c]

// Reserved address 86608 [0x15250]

// Reserved address 86612 [0x15254]

// Reserved address 86616 [0x15258]

// Reserved address 86620 [0x1525c]

// Reserved address 86624 [0x15260]

// Reserved address 86628 [0x15264]

// Reserved address 86632 [0x15268]

// Reserved address 86636 [0x1526c]

// Reserved address 86640 [0x15270]

// Reserved address 86644 [0x15274]

// Reserved address 86648 [0x15278]

// Reserved address 86652 [0x1527c]

// Reserved address 86656 [0x15280]

// Reserved address 86660 [0x15284]

// Reserved address 86664 [0x15288]

// Reserved address 86668 [0x1528c]

// Reserved address 86672 [0x15290]

// Reserved address 86676 [0x15294]

// Reserved address 86680 [0x15298]

// Reserved address 86684 [0x1529c]

// Reserved address 86688 [0x152a0]

// Reserved address 86692 [0x152a4]

// Reserved address 86696 [0x152a8]

// Reserved address 86700 [0x152ac]

// Reserved address 86704 [0x152b0]

// Reserved address 86708 [0x152b4]

// Reserved address 86712 [0x152b8]

// Reserved address 86716 [0x152bc]

// Reserved address 86720 [0x152c0]

// Reserved address 86724 [0x152c4]

// Reserved address 86728 [0x152c8]

// Reserved address 86732 [0x152cc]

// Reserved address 86736 [0x152d0]

// Reserved address 86740 [0x152d4]

// Reserved address 86744 [0x152d8]

// Reserved address 86748 [0x152dc]

// Reserved address 86752 [0x152e0]

// Reserved address 86756 [0x152e4]

// Reserved address 86760 [0x152e8]

// Reserved address 86764 [0x152ec]

// Reserved address 86768 [0x152f0]

// Reserved address 86772 [0x152f4]

// Reserved address 86776 [0x152f8]

// Reserved address 86780 [0x152fc]

// Reserved address 86784 [0x15300]

// Reserved address 86788 [0x15304]

// Reserved address 86792 [0x15308]

// Reserved address 86796 [0x1530c]

// Reserved address 86800 [0x15310]

// Reserved address 86804 [0x15314]

// Reserved address 86808 [0x15318]

// Reserved address 86812 [0x1531c]

// Reserved address 86816 [0x15320]

// Reserved address 86820 [0x15324]

// Reserved address 86824 [0x15328]

// Reserved address 86828 [0x1532c]

// Reserved address 86832 [0x15330]

// Reserved address 86836 [0x15334]

// Reserved address 86840 [0x15338]

// Reserved address 86844 [0x1533c]

// Reserved address 86848 [0x15340]

// Reserved address 86852 [0x15344]

// Reserved address 86856 [0x15348]

// Reserved address 86860 [0x1534c]

// Reserved address 86864 [0x15350]

// Reserved address 86868 [0x15354]

// Reserved address 86872 [0x15358]

// Reserved address 86876 [0x1535c]

// Reserved address 86880 [0x15360]

// Reserved address 86884 [0x15364]

// Reserved address 86888 [0x15368]

// Reserved address 86892 [0x1536c]

// Reserved address 86896 [0x15370]

// Reserved address 86900 [0x15374]

// Reserved address 86904 [0x15378]

// Reserved address 86908 [0x1537c]

// Reserved address 86912 [0x15380]

// Reserved address 86916 [0x15384]

// Reserved address 86920 [0x15388]

// Reserved address 86924 [0x1538c]

// Reserved address 86928 [0x15390]

// Reserved address 86932 [0x15394]

// Reserved address 86936 [0x15398]

// Reserved address 86940 [0x1539c]

// Reserved address 86944 [0x153a0]

// Reserved address 86948 [0x153a4]

// Reserved address 86952 [0x153a8]

// Reserved address 86956 [0x153ac]

// Reserved address 86960 [0x153b0]

// Reserved address 86964 [0x153b4]

// Reserved address 86968 [0x153b8]

// Reserved address 86972 [0x153bc]

// Reserved address 86976 [0x153c0]

// Reserved address 86980 [0x153c4]

// Reserved address 86984 [0x153c8]

// Reserved address 86988 [0x153cc]

// Reserved address 86992 [0x153d0]

// Reserved address 86996 [0x153d4]

// Reserved address 87000 [0x153d8]

// Reserved address 87004 [0x153dc]

// Reserved address 87008 [0x153e0]

// Reserved address 87012 [0x153e4]

// Reserved address 87016 [0x153e8]

// Reserved address 87020 [0x153ec]

// Reserved address 87024 [0x153f0]

// Reserved address 87028 [0x153f4]

// Reserved address 87032 [0x153f8]

// Reserved address 87036 [0x153fc]

// Reserved address 87040 [0x15400]

// Reserved address 87044 [0x15404]

// Reserved address 87048 [0x15408]

// Reserved address 87052 [0x1540c]

// Reserved address 87056 [0x15410]

// Reserved address 87060 [0x15414]

// Reserved address 87064 [0x15418]

// Reserved address 87068 [0x1541c]

// Reserved address 87072 [0x15420]

// Reserved address 87076 [0x15424]

// Reserved address 87080 [0x15428]

// Reserved address 87084 [0x1542c]

// Reserved address 87088 [0x15430]

// Reserved address 87092 [0x15434]

// Reserved address 87096 [0x15438]

// Reserved address 87100 [0x1543c]

// Reserved address 87104 [0x15440]

// Reserved address 87108 [0x15444]

// Reserved address 87112 [0x15448]

// Reserved address 87116 [0x1544c]

// Reserved address 87120 [0x15450]

// Reserved address 87124 [0x15454]

// Reserved address 87128 [0x15458]

// Reserved address 87132 [0x1545c]

// Reserved address 87136 [0x15460]

// Reserved address 87140 [0x15464]

// Reserved address 87144 [0x15468]

// Reserved address 87148 [0x1546c]

// Reserved address 87152 [0x15470]

// Reserved address 87156 [0x15474]

// Reserved address 87160 [0x15478]

// Reserved address 87164 [0x1547c]

// Reserved address 87168 [0x15480]

// Reserved address 87172 [0x15484]

// Reserved address 87176 [0x15488]

// Reserved address 87180 [0x1548c]

// Reserved address 87184 [0x15490]

// Reserved address 87188 [0x15494]

// Reserved address 87192 [0x15498]

// Reserved address 87196 [0x1549c]

// Reserved address 87200 [0x154a0]

// Reserved address 87204 [0x154a4]

// Reserved address 87208 [0x154a8]

// Reserved address 87212 [0x154ac]

// Reserved address 87216 [0x154b0]

// Reserved address 87220 [0x154b4]

// Reserved address 87224 [0x154b8]

// Reserved address 87228 [0x154bc]

// Reserved address 87232 [0x154c0]

// Reserved address 87236 [0x154c4]

// Reserved address 87240 [0x154c8]

// Reserved address 87244 [0x154cc]

// Reserved address 87248 [0x154d0]

// Reserved address 87252 [0x154d4]

// Reserved address 87256 [0x154d8]

// Reserved address 87260 [0x154dc]

// Reserved address 87264 [0x154e0]

// Reserved address 87268 [0x154e4]

// Reserved address 87272 [0x154e8]

// Reserved address 87276 [0x154ec]

// Reserved address 87280 [0x154f0]

// Reserved address 87284 [0x154f4]

// Reserved address 87288 [0x154f8]

// Reserved address 87292 [0x154fc]

// Reserved address 87296 [0x15500]

// Reserved address 87300 [0x15504]

// Reserved address 87304 [0x15508]

// Reserved address 87308 [0x1550c]

// Reserved address 87312 [0x15510]

// Reserved address 87316 [0x15514]

// Reserved address 87320 [0x15518]

// Reserved address 87324 [0x1551c]

// Reserved address 87328 [0x15520]

// Reserved address 87332 [0x15524]

// Reserved address 87336 [0x15528]

// Reserved address 87340 [0x1552c]

// Reserved address 87344 [0x15530]

// Reserved address 87348 [0x15534]

// Reserved address 87352 [0x15538]

// Reserved address 87356 [0x1553c]

// Reserved address 87360 [0x15540]

// Reserved address 87364 [0x15544]

// Reserved address 87368 [0x15548]

// Reserved address 87372 [0x1554c]

// Reserved address 87376 [0x15550]

// Reserved address 87380 [0x15554]

// Reserved address 87384 [0x15558]

// Reserved address 87388 [0x1555c]

// Reserved address 87392 [0x15560]

// Reserved address 87396 [0x15564]

// Reserved address 87400 [0x15568]

// Reserved address 87404 [0x1556c]

// Reserved address 87408 [0x15570]

// Reserved address 87412 [0x15574]

// Reserved address 87416 [0x15578]

// Reserved address 87420 [0x1557c]

// Reserved address 87424 [0x15580]

// Reserved address 87428 [0x15584]

// Reserved address 87432 [0x15588]

// Reserved address 87436 [0x1558c]

// Reserved address 87440 [0x15590]

// Reserved address 87444 [0x15594]

// Reserved address 87448 [0x15598]

// Reserved address 87452 [0x1559c]

// Reserved address 87456 [0x155a0]

// Reserved address 87460 [0x155a4]

// Reserved address 87464 [0x155a8]

// Reserved address 87468 [0x155ac]

// Reserved address 87472 [0x155b0]

// Reserved address 87476 [0x155b4]

// Reserved address 87480 [0x155b8]

// Reserved address 87484 [0x155bc]

// Reserved address 87488 [0x155c0]

// Reserved address 87492 [0x155c4]

// Reserved address 87496 [0x155c8]

// Reserved address 87500 [0x155cc]

// Reserved address 87504 [0x155d0]

// Reserved address 87508 [0x155d4]

// Reserved address 87512 [0x155d8]

// Reserved address 87516 [0x155dc]

// Reserved address 87520 [0x155e0]

// Reserved address 87524 [0x155e4]

// Reserved address 87528 [0x155e8]

// Reserved address 87532 [0x155ec]

// Reserved address 87536 [0x155f0]

// Reserved address 87540 [0x155f4]

// Reserved address 87544 [0x155f8]

// Reserved address 87548 [0x155fc]

// Reserved address 87552 [0x15600]

// Reserved address 87556 [0x15604]

// Reserved address 87560 [0x15608]

// Reserved address 87564 [0x1560c]

// Reserved address 87568 [0x15610]

// Reserved address 87572 [0x15614]

// Reserved address 87576 [0x15618]

// Reserved address 87580 [0x1561c]

// Reserved address 87584 [0x15620]

// Reserved address 87588 [0x15624]

// Reserved address 87592 [0x15628]

// Reserved address 87596 [0x1562c]

// Reserved address 87600 [0x15630]

// Reserved address 87604 [0x15634]

// Reserved address 87608 [0x15638]

// Reserved address 87612 [0x1563c]

// Reserved address 87616 [0x15640]

// Reserved address 87620 [0x15644]

// Reserved address 87624 [0x15648]

// Reserved address 87628 [0x1564c]

// Reserved address 87632 [0x15650]

// Reserved address 87636 [0x15654]

// Reserved address 87640 [0x15658]

// Reserved address 87644 [0x1565c]

// Reserved address 87648 [0x15660]

// Reserved address 87652 [0x15664]

// Reserved address 87656 [0x15668]

// Reserved address 87660 [0x1566c]

// Reserved address 87664 [0x15670]

// Reserved address 87668 [0x15674]

// Reserved address 87672 [0x15678]

// Reserved address 87676 [0x1567c]

// Reserved address 87680 [0x15680]

// Reserved address 87684 [0x15684]

// Reserved address 87688 [0x15688]

// Reserved address 87692 [0x1568c]

// Reserved address 87696 [0x15690]

// Reserved address 87700 [0x15694]

// Reserved address 87704 [0x15698]

// Reserved address 87708 [0x1569c]

// Reserved address 87712 [0x156a0]

// Reserved address 87716 [0x156a4]

// Reserved address 87720 [0x156a8]

// Reserved address 87724 [0x156ac]

// Reserved address 87728 [0x156b0]

// Reserved address 87732 [0x156b4]

// Reserved address 87736 [0x156b8]

// Reserved address 87740 [0x156bc]

// Reserved address 87744 [0x156c0]

// Reserved address 87748 [0x156c4]

// Reserved address 87752 [0x156c8]

// Reserved address 87756 [0x156cc]

// Reserved address 87760 [0x156d0]

// Reserved address 87764 [0x156d4]

// Reserved address 87768 [0x156d8]

// Reserved address 87772 [0x156dc]

// Reserved address 87776 [0x156e0]

// Reserved address 87780 [0x156e4]

// Reserved address 87784 [0x156e8]

// Reserved address 87788 [0x156ec]

// Reserved address 87792 [0x156f0]

// Reserved address 87796 [0x156f4]

// Reserved address 87800 [0x156f8]

// Reserved address 87804 [0x156fc]

// Reserved address 87808 [0x15700]

// Reserved address 87812 [0x15704]

// Reserved address 87816 [0x15708]

// Reserved address 87820 [0x1570c]

// Reserved address 87824 [0x15710]

// Reserved address 87828 [0x15714]

// Reserved address 87832 [0x15718]

// Reserved address 87836 [0x1571c]

// Reserved address 87840 [0x15720]

// Reserved address 87844 [0x15724]

// Reserved address 87848 [0x15728]

// Reserved address 87852 [0x1572c]

// Reserved address 87856 [0x15730]

// Reserved address 87860 [0x15734]

// Reserved address 87864 [0x15738]

// Reserved address 87868 [0x1573c]

// Reserved address 87872 [0x15740]

// Reserved address 87876 [0x15744]

// Reserved address 87880 [0x15748]

// Reserved address 87884 [0x1574c]

// Reserved address 87888 [0x15750]

// Reserved address 87892 [0x15754]

// Reserved address 87896 [0x15758]

// Reserved address 87900 [0x1575c]

// Reserved address 87904 [0x15760]

// Reserved address 87908 [0x15764]

// Reserved address 87912 [0x15768]

// Reserved address 87916 [0x1576c]

// Reserved address 87920 [0x15770]

// Reserved address 87924 [0x15774]

// Reserved address 87928 [0x15778]

// Reserved address 87932 [0x1577c]

// Reserved address 87936 [0x15780]

// Reserved address 87940 [0x15784]

// Reserved address 87944 [0x15788]

// Reserved address 87948 [0x1578c]

// Reserved address 87952 [0x15790]

// Reserved address 87956 [0x15794]

// Reserved address 87960 [0x15798]

// Reserved address 87964 [0x1579c]

// Reserved address 87968 [0x157a0]

// Reserved address 87972 [0x157a4]

// Reserved address 87976 [0x157a8]

// Reserved address 87980 [0x157ac]

// Reserved address 87984 [0x157b0]

// Reserved address 87988 [0x157b4]

// Reserved address 87992 [0x157b8]

// Reserved address 87996 [0x157bc]

// Reserved address 88000 [0x157c0]

// Reserved address 88004 [0x157c4]

// Reserved address 88008 [0x157c8]

// Reserved address 88012 [0x157cc]

// Reserved address 88016 [0x157d0]

// Reserved address 88020 [0x157d4]

// Reserved address 88024 [0x157d8]

// Reserved address 88028 [0x157dc]

// Reserved address 88032 [0x157e0]

// Reserved address 88036 [0x157e4]

// Reserved address 88040 [0x157e8]

// Reserved address 88044 [0x157ec]

// Reserved address 88048 [0x157f0]

// Reserved address 88052 [0x157f4]

// Reserved address 88056 [0x157f8]

// Reserved address 88060 [0x157fc]

// Reserved address 88064 [0x15800]

// Reserved address 88068 [0x15804]

// Reserved address 88072 [0x15808]

// Reserved address 88076 [0x1580c]

// Reserved address 88080 [0x15810]

// Reserved address 88084 [0x15814]

// Reserved address 88088 [0x15818]

// Reserved address 88092 [0x1581c]

// Reserved address 88096 [0x15820]

// Reserved address 88100 [0x15824]

// Reserved address 88104 [0x15828]

// Reserved address 88108 [0x1582c]

// Reserved address 88112 [0x15830]

// Reserved address 88116 [0x15834]

// Reserved address 88120 [0x15838]

// Reserved address 88124 [0x1583c]

// Reserved address 88128 [0x15840]

// Reserved address 88132 [0x15844]

// Reserved address 88136 [0x15848]

// Reserved address 88140 [0x1584c]

// Reserved address 88144 [0x15850]

// Reserved address 88148 [0x15854]

// Reserved address 88152 [0x15858]

// Reserved address 88156 [0x1585c]

// Reserved address 88160 [0x15860]

// Reserved address 88164 [0x15864]

// Reserved address 88168 [0x15868]

// Reserved address 88172 [0x1586c]

// Reserved address 88176 [0x15870]

// Reserved address 88180 [0x15874]

// Reserved address 88184 [0x15878]

// Reserved address 88188 [0x1587c]

// Reserved address 88192 [0x15880]

// Reserved address 88196 [0x15884]

// Reserved address 88200 [0x15888]

// Reserved address 88204 [0x1588c]

// Reserved address 88208 [0x15890]

// Reserved address 88212 [0x15894]

// Reserved address 88216 [0x15898]

// Reserved address 88220 [0x1589c]

// Reserved address 88224 [0x158a0]

// Reserved address 88228 [0x158a4]

// Reserved address 88232 [0x158a8]

// Reserved address 88236 [0x158ac]

// Reserved address 88240 [0x158b0]

// Reserved address 88244 [0x158b4]

// Reserved address 88248 [0x158b8]

// Reserved address 88252 [0x158bc]

// Reserved address 88256 [0x158c0]

// Reserved address 88260 [0x158c4]

// Reserved address 88264 [0x158c8]

// Reserved address 88268 [0x158cc]

// Reserved address 88272 [0x158d0]

// Reserved address 88276 [0x158d4]

// Reserved address 88280 [0x158d8]

// Reserved address 88284 [0x158dc]

// Reserved address 88288 [0x158e0]

// Reserved address 88292 [0x158e4]

// Reserved address 88296 [0x158e8]

// Reserved address 88300 [0x158ec]

// Reserved address 88304 [0x158f0]

// Reserved address 88308 [0x158f4]

// Reserved address 88312 [0x158f8]

// Reserved address 88316 [0x158fc]

// Reserved address 88320 [0x15900]

// Reserved address 88324 [0x15904]

// Reserved address 88328 [0x15908]

// Reserved address 88332 [0x1590c]

// Reserved address 88336 [0x15910]

// Reserved address 88340 [0x15914]

// Reserved address 88344 [0x15918]

// Reserved address 88348 [0x1591c]

// Reserved address 88352 [0x15920]

// Reserved address 88356 [0x15924]

// Reserved address 88360 [0x15928]

// Reserved address 88364 [0x1592c]

// Reserved address 88368 [0x15930]

// Reserved address 88372 [0x15934]

// Reserved address 88376 [0x15938]

// Reserved address 88380 [0x1593c]

// Reserved address 88384 [0x15940]

// Reserved address 88388 [0x15944]

// Reserved address 88392 [0x15948]

// Reserved address 88396 [0x1594c]

// Reserved address 88400 [0x15950]

// Reserved address 88404 [0x15954]

// Reserved address 88408 [0x15958]

// Reserved address 88412 [0x1595c]

// Reserved address 88416 [0x15960]

// Reserved address 88420 [0x15964]

// Reserved address 88424 [0x15968]

// Reserved address 88428 [0x1596c]

// Reserved address 88432 [0x15970]

// Reserved address 88436 [0x15974]

// Reserved address 88440 [0x15978]

// Reserved address 88444 [0x1597c]

// Reserved address 88448 [0x15980]

// Reserved address 88452 [0x15984]

// Reserved address 88456 [0x15988]

// Reserved address 88460 [0x1598c]

// Reserved address 88464 [0x15990]

// Reserved address 88468 [0x15994]

// Reserved address 88472 [0x15998]

// Reserved address 88476 [0x1599c]

// Reserved address 88480 [0x159a0]

// Reserved address 88484 [0x159a4]

// Reserved address 88488 [0x159a8]

// Reserved address 88492 [0x159ac]

// Reserved address 88496 [0x159b0]

// Reserved address 88500 [0x159b4]

// Reserved address 88504 [0x159b8]

// Reserved address 88508 [0x159bc]

// Reserved address 88512 [0x159c0]

// Reserved address 88516 [0x159c4]

// Reserved address 88520 [0x159c8]

// Reserved address 88524 [0x159cc]

// Reserved address 88528 [0x159d0]

// Reserved address 88532 [0x159d4]

// Reserved address 88536 [0x159d8]

// Reserved address 88540 [0x159dc]

// Reserved address 88544 [0x159e0]

// Reserved address 88548 [0x159e4]

// Reserved address 88552 [0x159e8]

// Reserved address 88556 [0x159ec]

// Reserved address 88560 [0x159f0]

// Reserved address 88564 [0x159f4]

// Reserved address 88568 [0x159f8]

// Reserved address 88572 [0x159fc]

// Reserved address 88576 [0x15a00]

// Reserved address 88580 [0x15a04]

// Reserved address 88584 [0x15a08]

// Reserved address 88588 [0x15a0c]

// Reserved address 88592 [0x15a10]

// Reserved address 88596 [0x15a14]

// Reserved address 88600 [0x15a18]

// Reserved address 88604 [0x15a1c]

// Reserved address 88608 [0x15a20]

// Reserved address 88612 [0x15a24]

// Reserved address 88616 [0x15a28]

// Reserved address 88620 [0x15a2c]

// Reserved address 88624 [0x15a30]

// Reserved address 88628 [0x15a34]

// Reserved address 88632 [0x15a38]

// Reserved address 88636 [0x15a3c]

// Reserved address 88640 [0x15a40]

// Reserved address 88644 [0x15a44]

// Reserved address 88648 [0x15a48]

// Reserved address 88652 [0x15a4c]

// Reserved address 88656 [0x15a50]

// Reserved address 88660 [0x15a54]

// Reserved address 88664 [0x15a58]

// Reserved address 88668 [0x15a5c]

// Reserved address 88672 [0x15a60]

// Reserved address 88676 [0x15a64]

// Reserved address 88680 [0x15a68]

// Reserved address 88684 [0x15a6c]

// Reserved address 88688 [0x15a70]

// Reserved address 88692 [0x15a74]

// Reserved address 88696 [0x15a78]

// Reserved address 88700 [0x15a7c]

// Reserved address 88704 [0x15a80]

// Reserved address 88708 [0x15a84]

// Reserved address 88712 [0x15a88]

// Reserved address 88716 [0x15a8c]

// Reserved address 88720 [0x15a90]

// Reserved address 88724 [0x15a94]

// Reserved address 88728 [0x15a98]

// Reserved address 88732 [0x15a9c]

// Reserved address 88736 [0x15aa0]

// Reserved address 88740 [0x15aa4]

// Reserved address 88744 [0x15aa8]

// Reserved address 88748 [0x15aac]

// Reserved address 88752 [0x15ab0]

// Reserved address 88756 [0x15ab4]

// Reserved address 88760 [0x15ab8]

// Reserved address 88764 [0x15abc]

// Reserved address 88768 [0x15ac0]

// Reserved address 88772 [0x15ac4]

// Reserved address 88776 [0x15ac8]

// Reserved address 88780 [0x15acc]

// Reserved address 88784 [0x15ad0]

// Reserved address 88788 [0x15ad4]

// Reserved address 88792 [0x15ad8]

// Reserved address 88796 [0x15adc]

// Reserved address 88800 [0x15ae0]

// Reserved address 88804 [0x15ae4]

// Reserved address 88808 [0x15ae8]

// Reserved address 88812 [0x15aec]

// Reserved address 88816 [0x15af0]

// Reserved address 88820 [0x15af4]

// Reserved address 88824 [0x15af8]

// Reserved address 88828 [0x15afc]

// Reserved address 88832 [0x15b00]

// Reserved address 88836 [0x15b04]

// Reserved address 88840 [0x15b08]

// Reserved address 88844 [0x15b0c]

// Reserved address 88848 [0x15b10]

// Reserved address 88852 [0x15b14]

// Reserved address 88856 [0x15b18]

// Reserved address 88860 [0x15b1c]

// Reserved address 88864 [0x15b20]

// Reserved address 88868 [0x15b24]

// Reserved address 88872 [0x15b28]

// Reserved address 88876 [0x15b2c]

// Reserved address 88880 [0x15b30]

// Reserved address 88884 [0x15b34]

// Reserved address 88888 [0x15b38]

// Reserved address 88892 [0x15b3c]

// Reserved address 88896 [0x15b40]

// Reserved address 88900 [0x15b44]

// Reserved address 88904 [0x15b48]

// Reserved address 88908 [0x15b4c]

// Reserved address 88912 [0x15b50]

// Reserved address 88916 [0x15b54]

// Reserved address 88920 [0x15b58]

// Reserved address 88924 [0x15b5c]

// Reserved address 88928 [0x15b60]

// Reserved address 88932 [0x15b64]

// Reserved address 88936 [0x15b68]

// Reserved address 88940 [0x15b6c]

// Reserved address 88944 [0x15b70]

// Reserved address 88948 [0x15b74]

// Reserved address 88952 [0x15b78]

// Reserved address 88956 [0x15b7c]

// Reserved address 88960 [0x15b80]

// Reserved address 88964 [0x15b84]

// Reserved address 88968 [0x15b88]

// Reserved address 88972 [0x15b8c]

// Reserved address 88976 [0x15b90]

// Reserved address 88980 [0x15b94]

// Reserved address 88984 [0x15b98]

// Reserved address 88988 [0x15b9c]

// Reserved address 88992 [0x15ba0]

// Reserved address 88996 [0x15ba4]

// Reserved address 89000 [0x15ba8]

// Reserved address 89004 [0x15bac]

// Reserved address 89008 [0x15bb0]

// Reserved address 89012 [0x15bb4]

// Reserved address 89016 [0x15bb8]

// Reserved address 89020 [0x15bbc]

// Reserved address 89024 [0x15bc0]

// Reserved address 89028 [0x15bc4]

// Reserved address 89032 [0x15bc8]

// Reserved address 89036 [0x15bcc]

// Reserved address 89040 [0x15bd0]

// Reserved address 89044 [0x15bd4]

// Reserved address 89048 [0x15bd8]

// Reserved address 89052 [0x15bdc]

// Reserved address 89056 [0x15be0]

// Reserved address 89060 [0x15be4]

// Reserved address 89064 [0x15be8]

// Reserved address 89068 [0x15bec]

// Reserved address 89072 [0x15bf0]

// Reserved address 89076 [0x15bf4]

// Reserved address 89080 [0x15bf8]

// Reserved address 89084 [0x15bfc]

// Reserved address 89088 [0x15c00]

// Reserved address 89092 [0x15c04]

// Reserved address 89096 [0x15c08]

// Reserved address 89100 [0x15c0c]

// Reserved address 89104 [0x15c10]

// Reserved address 89108 [0x15c14]

// Reserved address 89112 [0x15c18]

// Reserved address 89116 [0x15c1c]

// Reserved address 89120 [0x15c20]

// Reserved address 89124 [0x15c24]

// Reserved address 89128 [0x15c28]

// Reserved address 89132 [0x15c2c]

// Reserved address 89136 [0x15c30]

// Reserved address 89140 [0x15c34]

// Reserved address 89144 [0x15c38]

// Reserved address 89148 [0x15c3c]

// Reserved address 89152 [0x15c40]

// Reserved address 89156 [0x15c44]

// Reserved address 89160 [0x15c48]

// Reserved address 89164 [0x15c4c]

// Reserved address 89168 [0x15c50]

// Reserved address 89172 [0x15c54]

// Reserved address 89176 [0x15c58]

// Reserved address 89180 [0x15c5c]

// Reserved address 89184 [0x15c60]

// Reserved address 89188 [0x15c64]

// Reserved address 89192 [0x15c68]

// Reserved address 89196 [0x15c6c]

// Reserved address 89200 [0x15c70]

// Reserved address 89204 [0x15c74]

// Reserved address 89208 [0x15c78]

// Reserved address 89212 [0x15c7c]

// Reserved address 89216 [0x15c80]

// Reserved address 89220 [0x15c84]

// Reserved address 89224 [0x15c88]

// Reserved address 89228 [0x15c8c]

// Reserved address 89232 [0x15c90]

// Reserved address 89236 [0x15c94]

// Reserved address 89240 [0x15c98]

// Reserved address 89244 [0x15c9c]

// Reserved address 89248 [0x15ca0]

// Reserved address 89252 [0x15ca4]

// Reserved address 89256 [0x15ca8]

// Reserved address 89260 [0x15cac]

// Reserved address 89264 [0x15cb0]

// Reserved address 89268 [0x15cb4]

// Reserved address 89272 [0x15cb8]

// Reserved address 89276 [0x15cbc]

// Reserved address 89280 [0x15cc0]

// Reserved address 89284 [0x15cc4]

// Reserved address 89288 [0x15cc8]

// Reserved address 89292 [0x15ccc]

// Reserved address 89296 [0x15cd0]

// Reserved address 89300 [0x15cd4]

// Reserved address 89304 [0x15cd8]

// Reserved address 89308 [0x15cdc]

// Reserved address 89312 [0x15ce0]

// Reserved address 89316 [0x15ce4]

// Reserved address 89320 [0x15ce8]

// Reserved address 89324 [0x15cec]

// Reserved address 89328 [0x15cf0]

// Reserved address 89332 [0x15cf4]

// Reserved address 89336 [0x15cf8]

// Reserved address 89340 [0x15cfc]

// Reserved address 89344 [0x15d00]

// Reserved address 89348 [0x15d04]

// Reserved address 89352 [0x15d08]

// Reserved address 89356 [0x15d0c]

// Reserved address 89360 [0x15d10]

// Reserved address 89364 [0x15d14]

// Reserved address 89368 [0x15d18]

// Reserved address 89372 [0x15d1c]

// Reserved address 89376 [0x15d20]

// Reserved address 89380 [0x15d24]

// Reserved address 89384 [0x15d28]

// Reserved address 89388 [0x15d2c]

// Reserved address 89392 [0x15d30]

// Reserved address 89396 [0x15d34]

// Reserved address 89400 [0x15d38]

// Reserved address 89404 [0x15d3c]

// Reserved address 89408 [0x15d40]

// Reserved address 89412 [0x15d44]

// Reserved address 89416 [0x15d48]

// Reserved address 89420 [0x15d4c]

// Reserved address 89424 [0x15d50]

// Reserved address 89428 [0x15d54]

// Reserved address 89432 [0x15d58]

// Reserved address 89436 [0x15d5c]

// Reserved address 89440 [0x15d60]

// Reserved address 89444 [0x15d64]

// Reserved address 89448 [0x15d68]

// Reserved address 89452 [0x15d6c]

// Reserved address 89456 [0x15d70]

// Reserved address 89460 [0x15d74]

// Reserved address 89464 [0x15d78]

// Reserved address 89468 [0x15d7c]

// Reserved address 89472 [0x15d80]

// Reserved address 89476 [0x15d84]

// Reserved address 89480 [0x15d88]

// Reserved address 89484 [0x15d8c]

// Reserved address 89488 [0x15d90]

// Reserved address 89492 [0x15d94]

// Reserved address 89496 [0x15d98]

// Reserved address 89500 [0x15d9c]

// Reserved address 89504 [0x15da0]

// Reserved address 89508 [0x15da4]

// Reserved address 89512 [0x15da8]

// Reserved address 89516 [0x15dac]

// Reserved address 89520 [0x15db0]

// Reserved address 89524 [0x15db4]

// Reserved address 89528 [0x15db8]

// Reserved address 89532 [0x15dbc]

// Reserved address 89536 [0x15dc0]

// Reserved address 89540 [0x15dc4]

// Reserved address 89544 [0x15dc8]

// Reserved address 89548 [0x15dcc]

// Reserved address 89552 [0x15dd0]

// Reserved address 89556 [0x15dd4]

// Reserved address 89560 [0x15dd8]

// Reserved address 89564 [0x15ddc]

// Reserved address 89568 [0x15de0]

// Reserved address 89572 [0x15de4]

// Reserved address 89576 [0x15de8]

// Reserved address 89580 [0x15dec]

// Reserved address 89584 [0x15df0]

// Reserved address 89588 [0x15df4]

// Reserved address 89592 [0x15df8]

// Reserved address 89596 [0x15dfc]

// Reserved address 89600 [0x15e00]

// Reserved address 89604 [0x15e04]

// Reserved address 89608 [0x15e08]

// Reserved address 89612 [0x15e0c]

// Reserved address 89616 [0x15e10]

// Reserved address 89620 [0x15e14]

// Reserved address 89624 [0x15e18]

// Reserved address 89628 [0x15e1c]

// Reserved address 89632 [0x15e20]

// Reserved address 89636 [0x15e24]

// Reserved address 89640 [0x15e28]

// Reserved address 89644 [0x15e2c]

// Reserved address 89648 [0x15e30]

// Reserved address 89652 [0x15e34]

// Reserved address 89656 [0x15e38]

// Reserved address 89660 [0x15e3c]

// Reserved address 89664 [0x15e40]

// Reserved address 89668 [0x15e44]

// Reserved address 89672 [0x15e48]

// Reserved address 89676 [0x15e4c]

// Reserved address 89680 [0x15e50]

// Reserved address 89684 [0x15e54]

// Reserved address 89688 [0x15e58]

// Reserved address 89692 [0x15e5c]

// Reserved address 89696 [0x15e60]

// Reserved address 89700 [0x15e64]

// Reserved address 89704 [0x15e68]

// Reserved address 89708 [0x15e6c]

// Reserved address 89712 [0x15e70]

// Reserved address 89716 [0x15e74]

// Reserved address 89720 [0x15e78]

// Reserved address 89724 [0x15e7c]

// Reserved address 89728 [0x15e80]

// Reserved address 89732 [0x15e84]

// Reserved address 89736 [0x15e88]

// Reserved address 89740 [0x15e8c]

// Reserved address 89744 [0x15e90]

// Reserved address 89748 [0x15e94]

// Reserved address 89752 [0x15e98]

// Reserved address 89756 [0x15e9c]

// Reserved address 89760 [0x15ea0]

// Reserved address 89764 [0x15ea4]

// Reserved address 89768 [0x15ea8]

// Reserved address 89772 [0x15eac]

// Reserved address 89776 [0x15eb0]

// Reserved address 89780 [0x15eb4]

// Reserved address 89784 [0x15eb8]

// Reserved address 89788 [0x15ebc]

// Reserved address 89792 [0x15ec0]

// Reserved address 89796 [0x15ec4]

// Reserved address 89800 [0x15ec8]

// Reserved address 89804 [0x15ecc]

// Reserved address 89808 [0x15ed0]

// Reserved address 89812 [0x15ed4]

// Reserved address 89816 [0x15ed8]

// Reserved address 89820 [0x15edc]

// Reserved address 89824 [0x15ee0]

// Reserved address 89828 [0x15ee4]

// Reserved address 89832 [0x15ee8]

// Reserved address 89836 [0x15eec]

// Reserved address 89840 [0x15ef0]

// Reserved address 89844 [0x15ef4]

// Reserved address 89848 [0x15ef8]

// Reserved address 89852 [0x15efc]

// Reserved address 89856 [0x15f00]

// Reserved address 89860 [0x15f04]

// Reserved address 89864 [0x15f08]

// Reserved address 89868 [0x15f0c]

// Reserved address 89872 [0x15f10]

// Reserved address 89876 [0x15f14]

// Reserved address 89880 [0x15f18]

// Reserved address 89884 [0x15f1c]

// Reserved address 89888 [0x15f20]

// Reserved address 89892 [0x15f24]

// Reserved address 89896 [0x15f28]

// Reserved address 89900 [0x15f2c]

// Reserved address 89904 [0x15f30]

// Reserved address 89908 [0x15f34]

// Reserved address 89912 [0x15f38]

// Reserved address 89916 [0x15f3c]

// Reserved address 89920 [0x15f40]

// Reserved address 89924 [0x15f44]

// Reserved address 89928 [0x15f48]

// Reserved address 89932 [0x15f4c]

// Reserved address 89936 [0x15f50]

// Reserved address 89940 [0x15f54]

// Reserved address 89944 [0x15f58]

// Reserved address 89948 [0x15f5c]

// Reserved address 89952 [0x15f60]

// Reserved address 89956 [0x15f64]

// Reserved address 89960 [0x15f68]

// Reserved address 89964 [0x15f6c]

// Reserved address 89968 [0x15f70]

// Reserved address 89972 [0x15f74]

// Reserved address 89976 [0x15f78]

// Reserved address 89980 [0x15f7c]

// Reserved address 89984 [0x15f80]

// Reserved address 89988 [0x15f84]

// Reserved address 89992 [0x15f88]

// Reserved address 89996 [0x15f8c]

// Reserved address 90000 [0x15f90]

// Reserved address 90004 [0x15f94]

// Reserved address 90008 [0x15f98]

// Reserved address 90012 [0x15f9c]

// Reserved address 90016 [0x15fa0]

// Reserved address 90020 [0x15fa4]

// Reserved address 90024 [0x15fa8]

// Reserved address 90028 [0x15fac]

// Reserved address 90032 [0x15fb0]

// Reserved address 90036 [0x15fb4]

// Reserved address 90040 [0x15fb8]

// Reserved address 90044 [0x15fbc]

// Reserved address 90048 [0x15fc0]

// Reserved address 90052 [0x15fc4]

// Reserved address 90056 [0x15fc8]

// Reserved address 90060 [0x15fcc]

// Reserved address 90064 [0x15fd0]

// Reserved address 90068 [0x15fd4]

// Reserved address 90072 [0x15fd8]

// Reserved address 90076 [0x15fdc]

// Reserved address 90080 [0x15fe0]

// Reserved address 90084 [0x15fe4]

// Reserved address 90088 [0x15fe8]

// Reserved address 90092 [0x15fec]

// Reserved address 90096 [0x15ff0]

// Reserved address 90100 [0x15ff4]

// Reserved address 90104 [0x15ff8]

// Reserved address 90108 [0x15ffc]

// Register TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0                     _MK_ADDR_CONST(0x16000)
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_SECURE                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_SCR                         0
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_WORD_COUNT                  0x1
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_RESET_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_READ_MASK                   _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_WRITE_MASK                  _MK_MASK_CONST(0xff000001)
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_CLK_OVR_ON_SHIFT                    _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_CLK_OVR_ON_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_CLK_OVR_ON_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_CLK_OVR_ON_RANGE                    0:0
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_CLK_OVR_ON_WOFFSET                  0x0
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_CLK_OVR_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_CLK_OVR_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_CLK_OVR_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_TSA_SPARE_REGS_SHIFT                        _MK_SHIFT_CONST(24)
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_TSA_SPARE_REGS_FIELD                        _MK_FIELD_CONST(0xff, TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_TSA_SPARE_REGS_SHIFT)
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_TSA_SPARE_REGS_RANGE                        31:24
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_TSA_SPARE_REGS_WOFFSET                      0x0
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_TSA_SPARE_REGS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0_TSA_SPARE_REGS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TSA_CONFIG_STATIC0_CSR_NVENCSRD_0
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0                       _MK_ADDR_CONST(0x16004)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_SECURE                        0x0
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_SCR                   0
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_WORD_COUNT                    0x1
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_RESET_VAL                     _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_RESET_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_REORDER_DEPTH_LIMIT_SHIFT                     _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_REORDER_DEPTH_LIMIT_FIELD                     _MK_FIELD_CONST(0x1ff, TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_REORDER_DEPTH_LIMIT_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_REORDER_DEPTH_LIMIT_RANGE                     8:0
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_REORDER_DEPTH_LIMIT_WOFFSET                   0x0
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_REORDER_DEPTH_LIMIT_DEFAULT                   _MK_MASK_CONST(0x100)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_REORDER_DEPTH_LIMIT_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_REORDER_DEPTH_LIMIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_REORDER_DEPTH_LIMIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_REORDER_DEPTH_LIMIT_INIT_ENUM                 NONE
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_REORDER_DEPTH_LIMIT_NONE                      _MK_ENUM_CONST(256)

#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_SO_DEV_HUBID_SHIFT                    _MK_SHIFT_CONST(9)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_SO_DEV_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_SO_DEV_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_SO_DEV_HUBID_RANGE                    9:9
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_SO_DEV_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_SO_DEV_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_SO_DEV_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_SO_DEV_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_SO_DEV_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_SO_DEV_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_SO_DEV_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_SO_DEV_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_SHIFT                    _MK_SHIFT_CONST(10)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_FIELD                    _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_RANGE                    10:10
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_WOFFSET                  0x0
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_INIT_ENUM                        HUB0
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_HUB0                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_HUB1                     _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_MEMTYPE_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(11)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_MEMTYPE_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_MEMTYPE_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_MEMTYPE_OVERRIDE_RANGE                        12:11
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_MEMTYPE_OVERRIDE_WOFFSET                      0x0
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_MEMTYPE_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_MEMTYPE_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_MEMTYPE_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_MEMTYPE_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_MEMTYPE_OVERRIDE_INIT_ENUM                    PASSTHRU
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_MEMTYPE_OVERRIDE_PASSTHRU                     _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_MEMTYPE_OVERRIDE_NORMAL                       _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_MEMTYPE_OVERRIDE_SO_DEV                       _MK_ENUM_CONST(2)

#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(13)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_OVERRIDE_RANGE                   13:13
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_OVERRIDE_WOFFSET                 0x0
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_OVERRIDE_INIT_ENUM                       DISABLE
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_CSR_NVENCSRD_0_NORMAL_HUBID_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)


// Register TSA_CONFIG_STATIC0_NVENC_0
#define TSA_CONFIG_STATIC0_NVENC_0                      _MK_ADDR_CONST(0x16008)
#define TSA_CONFIG_STATIC0_NVENC_0_SECURE                       0x0
#define TSA_CONFIG_STATIC0_NVENC_0_SCR                  0
#define TSA_CONFIG_STATIC0_NVENC_0_WORD_COUNT                   0x1
#define TSA_CONFIG_STATIC0_NVENC_0_RESET_VAL                    _MK_MASK_CONST(0x803fffc9)
#define TSA_CONFIG_STATIC0_NVENC_0_RESET_MASK                   _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_NVENC_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVENC_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVENC_0_READ_MASK                    _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_NVENC_0_WRITE_MASK                   _MK_MASK_CONST(0xc03fffff)
#define TSA_CONFIG_STATIC0_NVENC_0_HUB_MASK_SHIFT                       _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC0_NVENC_0_HUB_MASK_FIELD                       _MK_FIELD_CONST(0x3fffff, TSA_CONFIG_STATIC0_NVENC_0_HUB_MASK_SHIFT)
#define TSA_CONFIG_STATIC0_NVENC_0_HUB_MASK_RANGE                       21:0
#define TSA_CONFIG_STATIC0_NVENC_0_HUB_MASK_WOFFSET                     0x0
#define TSA_CONFIG_STATIC0_NVENC_0_HUB_MASK_DEFAULT                     _MK_MASK_CONST(0x3fffc9)
#define TSA_CONFIG_STATIC0_NVENC_0_HUB_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x3fffff)
#define TSA_CONFIG_STATIC0_NVENC_0_HUB_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVENC_0_HUB_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVENC_0_HUB_MASK_INIT_ENUM                   ONEKB
#define TSA_CONFIG_STATIC0_NVENC_0_HUB_MASK_HUB0                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_NVENC_0_HUB_MASK_ONEKB                       _MK_ENUM_CONST(4194249)

#define TSA_CONFIG_STATIC0_NVENC_0_ERR_HANDLING_OVR_MODE_SHIFT                  _MK_SHIFT_CONST(30)
#define TSA_CONFIG_STATIC0_NVENC_0_ERR_HANDLING_OVR_MODE_FIELD                  _MK_FIELD_CONST(0x3, TSA_CONFIG_STATIC0_NVENC_0_ERR_HANDLING_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC0_NVENC_0_ERR_HANDLING_OVR_MODE_RANGE                  31:30
#define TSA_CONFIG_STATIC0_NVENC_0_ERR_HANDLING_OVR_MODE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC0_NVENC_0_ERR_HANDLING_OVR_MODE_DEFAULT                        _MK_MASK_CONST(0x2)
#define TSA_CONFIG_STATIC0_NVENC_0_ERR_HANDLING_OVR_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define TSA_CONFIG_STATIC0_NVENC_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVENC_0_ERR_HANDLING_OVR_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC0_NVENC_0_ERR_HANDLING_OVR_MODE_INIT_ENUM                      MODE2
#define TSA_CONFIG_STATIC0_NVENC_0_ERR_HANDLING_OVR_MODE_MODE0                  _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC0_NVENC_0_ERR_HANDLING_OVR_MODE_MODE1                  _MK_ENUM_CONST(1)
#define TSA_CONFIG_STATIC0_NVENC_0_ERR_HANDLING_OVR_MODE_MODE2                  _MK_ENUM_CONST(2)


// Register TSA_CONFIG_STATIC1_NVENC_0
#define TSA_CONFIG_STATIC1_NVENC_0                      _MK_ADDR_CONST(0x1600c)
#define TSA_CONFIG_STATIC1_NVENC_0_SECURE                       0x0
#define TSA_CONFIG_STATIC1_NVENC_0_SCR                  0
#define TSA_CONFIG_STATIC1_NVENC_0_WORD_COUNT                   0x1
#define TSA_CONFIG_STATIC1_NVENC_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_NVENC_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_NVENC_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define TSA_CONFIG_STATIC1_NVENC_0_RCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(0)
#define TSA_CONFIG_STATIC1_NVENC_0_RCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVENC_0_RCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_NVENC_0_RCLK_OVERRIDE_RANGE                  0:0
#define TSA_CONFIG_STATIC1_NVENC_0_RCLK_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_NVENC_0_RCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC_0_RCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVENC_0_RCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC_0_RCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC_0_RCLK_OVERRIDE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_NVENC_0_RCLK_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVENC_0_RCLK_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_NVENC_0_WCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(1)
#define TSA_CONFIG_STATIC1_NVENC_0_WCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVENC_0_WCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_NVENC_0_WCLK_OVERRIDE_RANGE                  1:1
#define TSA_CONFIG_STATIC1_NVENC_0_WCLK_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_NVENC_0_WCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC_0_WCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVENC_0_WCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC_0_WCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC_0_WCLK_OVERRIDE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_NVENC_0_WCLK_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVENC_0_WCLK_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(2)
#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVERRIDE_SHIFT)
#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVERRIDE_RANGE                  2:2
#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVERRIDE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVERRIDE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVR_MODE_SHIFT                  _MK_SHIFT_CONST(3)
#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVR_MODE_FIELD                  _MK_FIELD_CONST(0x1, TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVR_MODE_SHIFT)
#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVR_MODE_RANGE                  3:3
#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVR_MODE_WOFFSET                        0x0
#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVR_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVR_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVR_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVR_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVR_MODE_INIT_ENUM                      DISABLE
#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVR_MODE_DISABLE                        _MK_ENUM_CONST(0)
#define TSA_CONFIG_STATIC1_NVENC_0_CCLK_OVR_MODE_ENABLE                 _MK_ENUM_CONST(1)


// Register TSA_CONFIG_INTERNAL_MSE_ARB_0
#define TSA_CONFIG_INTERNAL_MSE_ARB_0                   _MK_ADDR_CONST(0x16010)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_SECURE                    0x0
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_SCR                       0
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_WORD_COUNT                        0x1
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_RESET_VAL                         _MK_MASK_CONST(0x101)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_RESET_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_READ_MASK                         _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_WRITE_MASK                        _MK_MASK_CONST(0x31f1f)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_WR_WEIGHT_SHIFT                   _MK_SHIFT_CONST(0)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_WR_WEIGHT_FIELD                   _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_MSE_ARB_0_WR_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_WR_WEIGHT_RANGE                   4:0
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_WR_WEIGHT_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_WR_WEIGHT_DEFAULT                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_WR_WEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_WR_WEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_WR_WEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_MSE_ARB_0_RD_WEIGHT_SHIFT                   _MK_SHIFT_CONST(8)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_RD_WEIGHT_FIELD                   _MK_FIELD_CONST(0x1f, TSA_CONFIG_INTERNAL_MSE_ARB_0_RD_WEIGHT_SHIFT)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_RD_WEIGHT_RANGE                   12:8
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_RD_WEIGHT_WOFFSET                 0x0
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_RD_WEIGHT_DEFAULT                 _MK_MASK_CONST(0x1)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_RD_WEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_RD_WEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_RD_WEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define TSA_CONFIG_INTERNAL_MSE_ARB_0_WEIGHT_OVR_MODE_SHIFT                     _MK_SHIFT_CONST(16)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_WEIGHT_OVR_MODE_FIELD                     _MK_FIELD_CONST(0x3, TSA_CONFIG_INTERNAL_MSE_ARB_0_WEIGHT_OVR_MODE_SHIFT)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_WEIGHT_OVR_MODE_RANGE                     17:16
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_WEIGHT_OVR_MODE_WOFFSET                   0x0
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_WEIGHT_OVR_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_WEIGHT_OVR_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TSA_CONFIG_INTERNAL_MSE_ARB_0_WEIGHT_OVR_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 90132 [0x16014]

// Reserved address 90136 [0x16018]

// Reserved address 90140 [0x1601c]

// Reserved address 90144 [0x16020]

// Reserved address 90148 [0x16024]

// Reserved address 90152 [0x16028]

// Reserved address 90156 [0x1602c]

// Reserved address 90160 [0x16030]

// Reserved address 90164 [0x16034]

// Reserved address 90168 [0x16038]

// Reserved address 90172 [0x1603c]

// Reserved address 90176 [0x16040]

// Reserved address 90180 [0x16044]

// Reserved address 90184 [0x16048]

// Reserved address 90188 [0x1604c]

// Reserved address 90192 [0x16050]

// Reserved address 90196 [0x16054]

// Reserved address 90200 [0x16058]

// Reserved address 90204 [0x1605c]

// Reserved address 90208 [0x16060]

// Reserved address 90212 [0x16064]

// Reserved address 90216 [0x16068]

// Reserved address 90220 [0x1606c]

// Reserved address 90224 [0x16070]

// Reserved address 90228 [0x16074]

// Reserved address 90232 [0x16078]

// Reserved address 90236 [0x1607c]

// Reserved address 90240 [0x16080]

// Reserved address 90244 [0x16084]

// Reserved address 90248 [0x16088]

// Reserved address 90252 [0x1608c]

// Reserved address 90256 [0x16090]

// Reserved address 90260 [0x16094]

// Reserved address 90264 [0x16098]

// Reserved address 90268 [0x1609c]

// Reserved address 90272 [0x160a0]

// Reserved address 90276 [0x160a4]

// Reserved address 90280 [0x160a8]

// Reserved address 90284 [0x160ac]

// Reserved address 90288 [0x160b0]

// Reserved address 90292 [0x160b4]

// Reserved address 90296 [0x160b8]

// Reserved address 90300 [0x160bc]

// Reserved address 90304 [0x160c0]

// Reserved address 90308 [0x160c4]

// Reserved address 90312 [0x160c8]

// Reserved address 90316 [0x160cc]

// Reserved address 90320 [0x160d0]

// Reserved address 90324 [0x160d4]

// Reserved address 90328 [0x160d8]

// Reserved address 90332 [0x160dc]

// Reserved address 90336 [0x160e0]

// Reserved address 90340 [0x160e4]

// Reserved address 90344 [0x160e8]

// Reserved address 90348 [0x160ec]

// Reserved address 90352 [0x160f0]

// Reserved address 90356 [0x160f4]

// Reserved address 90360 [0x160f8]

// Reserved address 90364 [0x160fc]

// Reserved address 90368 [0x16100]

// Reserved address 90372 [0x16104]

// Reserved address 90376 [0x16108]

// Reserved address 90380 [0x1610c]

// Reserved address 90384 [0x16110]

// Reserved address 90388 [0x16114]

// Reserved address 90392 [0x16118]

// Reserved address 90396 [0x1611c]

// Reserved address 90400 [0x16120]

// Reserved address 90404 [0x16124]

// Reserved address 90408 [0x16128]

// Reserved address 90412 [0x1612c]

// Reserved address 90416 [0x16130]

// Reserved address 90420 [0x16134]

// Reserved address 90424 [0x16138]

// Reserved address 90428 [0x1613c]

// Reserved address 90432 [0x16140]

// Reserved address 90436 [0x16144]

// Reserved address 90440 [0x16148]

// Reserved address 90444 [0x1614c]

// Reserved address 90448 [0x16150]

// Reserved address 90452 [0x16154]

// Reserved address 90456 [0x16158]

// Reserved address 90460 [0x1615c]

// Reserved address 90464 [0x16160]

// Reserved address 90468 [0x16164]

// Reserved address 90472 [0x16168]

// Reserved address 90476 [0x1616c]

// Reserved address 90480 [0x16170]

// Reserved address 90484 [0x16174]

// Reserved address 90488 [0x16178]

// Reserved address 90492 [0x1617c]

// Reserved address 90496 [0x16180]

// Reserved address 90500 [0x16184]

// Reserved address 90504 [0x16188]

// Reserved address 90508 [0x1618c]

// Reserved address 90512 [0x16190]

// Reserved address 90516 [0x16194]

// Reserved address 90520 [0x16198]

// Reserved address 90524 [0x1619c]

// Reserved address 90528 [0x161a0]

// Reserved address 90532 [0x161a4]

// Reserved address 90536 [0x161a8]

// Reserved address 90540 [0x161ac]

// Reserved address 90544 [0x161b0]

// Reserved address 90548 [0x161b4]

// Reserved address 90552 [0x161b8]

// Reserved address 90556 [0x161bc]

// Reserved address 90560 [0x161c0]

// Reserved address 90564 [0x161c4]

// Reserved address 90568 [0x161c8]

// Reserved address 90572 [0x161cc]

// Reserved address 90576 [0x161d0]

// Reserved address 90580 [0x161d4]

// Reserved address 90584 [0x161d8]

// Reserved address 90588 [0x161dc]

// Reserved address 90592 [0x161e0]

// Reserved address 90596 [0x161e4]

// Reserved address 90600 [0x161e8]

// Reserved address 90604 [0x161ec]

// Reserved address 90608 [0x161f0]

// Reserved address 90612 [0x161f4]

// Reserved address 90616 [0x161f8]

// Reserved address 90620 [0x161fc]

// Reserved address 90624 [0x16200]

// Reserved address 90628 [0x16204]

// Reserved address 90632 [0x16208]

// Reserved address 90636 [0x1620c]

// Reserved address 90640 [0x16210]

// Reserved address 90644 [0x16214]

// Reserved address 90648 [0x16218]

// Reserved address 90652 [0x1621c]

// Reserved address 90656 [0x16220]

// Reserved address 90660 [0x16224]

// Reserved address 90664 [0x16228]

// Reserved address 90668 [0x1622c]

// Reserved address 90672 [0x16230]

// Reserved address 90676 [0x16234]

// Reserved address 90680 [0x16238]

// Reserved address 90684 [0x1623c]

// Reserved address 90688 [0x16240]

// Reserved address 90692 [0x16244]

// Reserved address 90696 [0x16248]

// Reserved address 90700 [0x1624c]

// Reserved address 90704 [0x16250]

// Reserved address 90708 [0x16254]

// Reserved address 90712 [0x16258]

// Reserved address 90716 [0x1625c]

// Reserved address 90720 [0x16260]

// Reserved address 90724 [0x16264]

// Reserved address 90728 [0x16268]

// Reserved address 90732 [0x1626c]

// Reserved address 90736 [0x16270]

// Reserved address 90740 [0x16274]

// Reserved address 90744 [0x16278]

// Reserved address 90748 [0x1627c]

// Reserved address 90752 [0x16280]

// Reserved address 90756 [0x16284]

// Reserved address 90760 [0x16288]

// Reserved address 90764 [0x1628c]

// Reserved address 90768 [0x16290]

// Reserved address 90772 [0x16294]

// Reserved address 90776 [0x16298]

// Reserved address 90780 [0x1629c]

// Reserved address 90784 [0x162a0]

// Reserved address 90788 [0x162a4]

// Reserved address 90792 [0x162a8]

// Reserved address 90796 [0x162ac]

// Reserved address 90800 [0x162b0]

// Reserved address 90804 [0x162b4]

// Reserved address 90808 [0x162b8]

// Reserved address 90812 [0x162bc]

// Reserved address 90816 [0x162c0]

// Reserved address 90820 [0x162c4]

// Reserved address 90824 [0x162c8]

// Reserved address 90828 [0x162cc]

// Reserved address 90832 [0x162d0]

// Reserved address 90836 [0x162d4]

// Reserved address 90840 [0x162d8]

// Reserved address 90844 [0x162dc]

// Reserved address 90848 [0x162e0]

// Reserved address 90852 [0x162e4]

// Reserved address 90856 [0x162e8]

// Reserved address 90860 [0x162ec]

// Reserved address 90864 [0x162f0]

// Reserved address 90868 [0x162f4]

// Reserved address 90872 [0x162f8]

// Reserved address 90876 [0x162fc]

// Reserved address 90880 [0x16300]

// Reserved address 90884 [0x16304]

// Reserved address 90888 [0x16308]

// Reserved address 90892 [0x1630c]

// Reserved address 90896 [0x16310]

// Reserved address 90900 [0x16314]

// Reserved address 90904 [0x16318]

// Reserved address 90908 [0x1631c]

// Reserved address 90912 [0x16320]

// Reserved address 90916 [0x16324]

// Reserved address 90920 [0x16328]

// Reserved address 90924 [0x1632c]

// Reserved address 90928 [0x16330]

// Reserved address 90932 [0x16334]

// Reserved address 90936 [0x16338]

// Reserved address 90940 [0x1633c]

// Reserved address 90944 [0x16340]

// Reserved address 90948 [0x16344]

// Reserved address 90952 [0x16348]

// Reserved address 90956 [0x1634c]

// Reserved address 90960 [0x16350]

// Reserved address 90964 [0x16354]

// Reserved address 90968 [0x16358]

// Reserved address 90972 [0x1635c]

// Reserved address 90976 [0x16360]

// Reserved address 90980 [0x16364]

// Reserved address 90984 [0x16368]

// Reserved address 90988 [0x1636c]

// Reserved address 90992 [0x16370]

// Reserved address 90996 [0x16374]

// Reserved address 91000 [0x16378]

// Reserved address 91004 [0x1637c]

// Reserved address 91008 [0x16380]

// Reserved address 91012 [0x16384]

// Reserved address 91016 [0x16388]

// Reserved address 91020 [0x1638c]

// Reserved address 91024 [0x16390]

// Reserved address 91028 [0x16394]

// Reserved address 91032 [0x16398]

// Reserved address 91036 [0x1639c]

// Reserved address 91040 [0x163a0]

// Reserved address 91044 [0x163a4]

// Reserved address 91048 [0x163a8]

// Reserved address 91052 [0x163ac]

// Reserved address 91056 [0x163b0]

// Reserved address 91060 [0x163b4]

// Reserved address 91064 [0x163b8]

// Reserved address 91068 [0x163bc]

// Reserved address 91072 [0x163c0]

// Reserved address 91076 [0x163c4]

// Reserved address 91080 [0x163c8]

// Reserved address 91084 [0x163cc]

// Reserved address 91088 [0x163d0]

// Reserved address 91092 [0x163d4]

// Reserved address 91096 [0x163d8]

// Reserved address 91100 [0x163dc]

// Reserved address 91104 [0x163e0]

// Reserved address 91108 [0x163e4]

// Reserved address 91112 [0x163e8]

// Reserved address 91116 [0x163ec]

// Reserved address 91120 [0x163f0]

// Reserved address 91124 [0x163f4]

// Reserved address 91128 [0x163f8]

// Reserved address 91132 [0x163fc]

// Reserved address 91136 [0x16400]

// Reserved address 91140 [0x16404]

// Reserved address 91144 [0x16408]

// Reserved address 91148 [0x1640c]

// Reserved address 91152 [0x16410]

// Reserved address 91156 [0x16414]

// Reserved address 91160 [0x16418]

// Reserved address 91164 [0x1641c]

// Reserved address 91168 [0x16420]

// Reserved address 91172 [0x16424]

// Reserved address 91176 [0x16428]

// Reserved address 91180 [0x1642c]

// Reserved address 91184 [0x16430]

// Reserved address 91188 [0x16434]

// Reserved address 91192 [0x16438]

// Reserved address 91196 [0x1643c]

// Reserved address 91200 [0x16440]

// Reserved address 91204 [0x16444]

// Reserved address 91208 [0x16448]

// Reserved address 91212 [0x1644c]

// Reserved address 91216 [0x16450]

// Reserved address 91220 [0x16454]

// Reserved address 91224 [0x16458]

// Reserved address 91228 [0x1645c]

// Reserved address 91232 [0x16460]

// Reserved address 91236 [0x16464]

// Reserved address 91240 [0x16468]

// Reserved address 91244 [0x1646c]

// Reserved address 91248 [0x16470]

// Reserved address 91252 [0x16474]

// Reserved address 91256 [0x16478]

// Reserved address 91260 [0x1647c]

// Reserved address 91264 [0x16480]

// Reserved address 91268 [0x16484]

// Reserved address 91272 [0x16488]

// Reserved address 91276 [0x1648c]

// Reserved address 91280 [0x16490]

// Reserved address 91284 [0x16494]

// Reserved address 91288 [0x16498]

// Reserved address 91292 [0x1649c]

// Reserved address 91296 [0x164a0]

// Reserved address 91300 [0x164a4]

// Reserved address 91304 [0x164a8]

// Reserved address 91308 [0x164ac]

// Reserved address 91312 [0x164b0]

// Reserved address 91316 [0x164b4]

// Reserved address 91320 [0x164b8]

// Reserved address 91324 [0x164bc]

// Reserved address 91328 [0x164c0]

// Reserved address 91332 [0x164c4]

// Reserved address 91336 [0x164c8]

// Reserved address 91340 [0x164cc]

// Reserved address 91344 [0x164d0]

// Reserved address 91348 [0x164d4]

// Reserved address 91352 [0x164d8]

// Reserved address 91356 [0x164dc]

// Reserved address 91360 [0x164e0]

// Reserved address 91364 [0x164e4]

// Reserved address 91368 [0x164e8]

// Reserved address 91372 [0x164ec]

// Reserved address 91376 [0x164f0]

// Reserved address 91380 [0x164f4]

// Reserved address 91384 [0x164f8]

// Reserved address 91388 [0x164fc]

// Reserved address 91392 [0x16500]

// Reserved address 91396 [0x16504]

// Reserved address 91400 [0x16508]

// Reserved address 91404 [0x1650c]

// Reserved address 91408 [0x16510]

// Reserved address 91412 [0x16514]

// Reserved address 91416 [0x16518]

// Reserved address 91420 [0x1651c]

// Reserved address 91424 [0x16520]

// Reserved address 91428 [0x16524]

// Reserved address 91432 [0x16528]

// Reserved address 91436 [0x1652c]

// Reserved address 91440 [0x16530]

// Reserved address 91444 [0x16534]

// Reserved address 91448 [0x16538]

// Reserved address 91452 [0x1653c]

// Reserved address 91456 [0x16540]

// Reserved address 91460 [0x16544]

// Reserved address 91464 [0x16548]

// Reserved address 91468 [0x1654c]

// Reserved address 91472 [0x16550]

// Reserved address 91476 [0x16554]

// Reserved address 91480 [0x16558]

// Reserved address 91484 [0x1655c]

// Reserved address 91488 [0x16560]

// Reserved address 91492 [0x16564]

// Reserved address 91496 [0x16568]

// Reserved address 91500 [0x1656c]

// Reserved address 91504 [0x16570]

// Reserved address 91508 [0x16574]

// Reserved address 91512 [0x16578]

// Reserved address 91516 [0x1657c]

// Reserved address 91520 [0x16580]

// Reserved address 91524 [0x16584]

// Reserved address 91528 [0x16588]

// Reserved address 91532 [0x1658c]

// Reserved address 91536 [0x16590]

// Reserved address 91540 [0x16594]

// Reserved address 91544 [0x16598]

// Reserved address 91548 [0x1659c]

// Reserved address 91552 [0x165a0]

// Reserved address 91556 [0x165a4]

// Reserved address 91560 [0x165a8]

// Reserved address 91564 [0x165ac]

// Reserved address 91568 [0x165b0]

// Reserved address 91572 [0x165b4]

// Reserved address 91576 [0x165b8]

// Reserved address 91580 [0x165bc]

// Reserved address 91584 [0x165c0]

// Reserved address 91588 [0x165c4]

// Reserved address 91592 [0x165c8]

// Reserved address 91596 [0x165cc]

// Reserved address 91600 [0x165d0]

// Reserved address 91604 [0x165d4]

// Reserved address 91608 [0x165d8]

// Reserved address 91612 [0x165dc]

// Reserved address 91616 [0x165e0]

// Reserved address 91620 [0x165e4]

// Reserved address 91624 [0x165e8]

// Reserved address 91628 [0x165ec]

// Reserved address 91632 [0x165f0]

// Reserved address 91636 [0x165f4]

// Reserved address 91640 [0x165f8]

// Reserved address 91644 [0x165fc]

// Reserved address 91648 [0x16600]

// Reserved address 91652 [0x16604]

// Reserved address 91656 [0x16608]

// Reserved address 91660 [0x1660c]

// Reserved address 91664 [0x16610]

// Reserved address 91668 [0x16614]

// Reserved address 91672 [0x16618]

// Reserved address 91676 [0x1661c]

// Reserved address 91680 [0x16620]

// Reserved address 91684 [0x16624]

// Reserved address 91688 [0x16628]

// Reserved address 91692 [0x1662c]

// Reserved address 91696 [0x16630]

// Reserved address 91700 [0x16634]

// Reserved address 91704 [0x16638]

// Reserved address 91708 [0x1663c]

// Reserved address 91712 [0x16640]

// Reserved address 91716 [0x16644]

// Reserved address 91720 [0x16648]

// Reserved address 91724 [0x1664c]

// Reserved address 91728 [0x16650]

// Reserved address 91732 [0x16654]

// Reserved address 91736 [0x16658]

// Reserved address 91740 [0x1665c]

// Reserved address 91744 [0x16660]

// Reserved address 91748 [0x16664]

// Reserved address 91752 [0x16668]

// Reserved address 91756 [0x1666c]

// Reserved address 91760 [0x16670]

// Reserved address 91764 [0x16674]

// Reserved address 91768 [0x16678]

// Reserved address 91772 [0x1667c]

// Reserved address 91776 [0x16680]

// Reserved address 91780 [0x16684]

// Reserved address 91784 [0x16688]

// Reserved address 91788 [0x1668c]

// Reserved address 91792 [0x16690]

// Reserved address 91796 [0x16694]

// Reserved address 91800 [0x16698]

// Reserved address 91804 [0x1669c]

// Reserved address 91808 [0x166a0]

// Reserved address 91812 [0x166a4]

// Reserved address 91816 [0x166a8]

// Reserved address 91820 [0x166ac]

// Reserved address 91824 [0x166b0]

// Reserved address 91828 [0x166b4]

// Reserved address 91832 [0x166b8]

// Reserved address 91836 [0x166bc]

// Reserved address 91840 [0x166c0]

// Reserved address 91844 [0x166c4]

// Reserved address 91848 [0x166c8]

// Reserved address 91852 [0x166cc]

// Reserved address 91856 [0x166d0]

// Reserved address 91860 [0x166d4]

// Reserved address 91864 [0x166d8]

// Reserved address 91868 [0x166dc]

// Reserved address 91872 [0x166e0]

// Reserved address 91876 [0x166e4]

// Reserved address 91880 [0x166e8]

// Reserved address 91884 [0x166ec]

// Reserved address 91888 [0x166f0]

// Reserved address 91892 [0x166f4]

// Reserved address 91896 [0x166f8]

// Reserved address 91900 [0x166fc]

// Reserved address 91904 [0x16700]

// Reserved address 91908 [0x16704]

// Reserved address 91912 [0x16708]

// Reserved address 91916 [0x1670c]

// Reserved address 91920 [0x16710]

// Reserved address 91924 [0x16714]

// Reserved address 91928 [0x16718]

// Reserved address 91932 [0x1671c]

// Reserved address 91936 [0x16720]

// Reserved address 91940 [0x16724]

// Reserved address 91944 [0x16728]

// Reserved address 91948 [0x1672c]

// Reserved address 91952 [0x16730]

// Reserved address 91956 [0x16734]

// Reserved address 91960 [0x16738]

// Reserved address 91964 [0x1673c]

// Reserved address 91968 [0x16740]

// Reserved address 91972 [0x16744]

// Reserved address 91976 [0x16748]

// Reserved address 91980 [0x1674c]

// Reserved address 91984 [0x16750]

// Reserved address 91988 [0x16754]

// Reserved address 91992 [0x16758]

// Reserved address 91996 [0x1675c]

// Reserved address 92000 [0x16760]

// Reserved address 92004 [0x16764]

// Reserved address 92008 [0x16768]

// Reserved address 92012 [0x1676c]

// Reserved address 92016 [0x16770]

// Reserved address 92020 [0x16774]

// Reserved address 92024 [0x16778]

// Reserved address 92028 [0x1677c]

// Reserved address 92032 [0x16780]

// Reserved address 92036 [0x16784]

// Reserved address 92040 [0x16788]

// Reserved address 92044 [0x1678c]

// Reserved address 92048 [0x16790]

// Reserved address 92052 [0x16794]

// Reserved address 92056 [0x16798]

// Reserved address 92060 [0x1679c]

// Reserved address 92064 [0x167a0]

// Reserved address 92068 [0x167a4]

// Reserved address 92072 [0x167a8]

// Reserved address 92076 [0x167ac]

// Reserved address 92080 [0x167b0]

// Reserved address 92084 [0x167b4]

// Reserved address 92088 [0x167b8]

// Reserved address 92092 [0x167bc]

// Reserved address 92096 [0x167c0]

// Reserved address 92100 [0x167c4]

// Reserved address 92104 [0x167c8]

// Reserved address 92108 [0x167cc]

// Reserved address 92112 [0x167d0]

// Reserved address 92116 [0x167d4]

// Reserved address 92120 [0x167d8]

// Reserved address 92124 [0x167dc]

// Reserved address 92128 [0x167e0]

// Reserved address 92132 [0x167e4]

// Reserved address 92136 [0x167e8]

// Reserved address 92140 [0x167ec]

// Reserved address 92144 [0x167f0]

// Reserved address 92148 [0x167f4]

// Reserved address 92152 [0x167f8]

// Reserved address 92156 [0x167fc]

// Reserved address 92160 [0x16800]

// Reserved address 92164 [0x16804]

// Reserved address 92168 [0x16808]

// Reserved address 92172 [0x1680c]

// Reserved address 92176 [0x16810]

// Reserved address 92180 [0x16814]

// Reserved address 92184 [0x16818]

// Reserved address 92188 [0x1681c]

// Reserved address 92192 [0x16820]

// Reserved address 92196 [0x16824]

// Reserved address 92200 [0x16828]

// Reserved address 92204 [0x1682c]

// Reserved address 92208 [0x16830]

// Reserved address 92212 [0x16834]

// Reserved address 92216 [0x16838]

// Reserved address 92220 [0x1683c]

// Reserved address 92224 [0x16840]

// Reserved address 92228 [0x16844]

// Reserved address 92232 [0x16848]

// Reserved address 92236 [0x1684c]

// Reserved address 92240 [0x16850]

// Reserved address 92244 [0x16854]

// Reserved address 92248 [0x16858]

// Reserved address 92252 [0x1685c]

// Reserved address 92256 [0x16860]

// Reserved address 92260 [0x16864]

// Reserved address 92264 [0x16868]

// Reserved address 92268 [0x1686c]

// Reserved address 92272 [0x16870]

// Reserved address 92276 [0x16874]

// Reserved address 92280 [0x16878]

// Reserved address 92284 [0x1687c]

// Reserved address 92288 [0x16880]

// Reserved address 92292 [0x16884]

// Reserved address 92296 [0x16888]

// Reserved address 92300 [0x1688c]

// Reserved address 92304 [0x16890]

// Reserved address 92308 [0x16894]

// Reserved address 92312 [0x16898]

// Reserved address 92316 [0x1689c]

// Reserved address 92320 [0x168a0]

// Reserved address 92324 [0x168a4]

// Reserved address 92328 [0x168a8]

// Reserved address 92332 [0x168ac]

// Reserved address 92336 [0x168b0]

// Reserved address 92340 [0x168b4]

// Reserved address 92344 [0x168b8]

// Reserved address 92348 [0x168bc]

// Reserved address 92352 [0x168c0]

// Reserved address 92356 [0x168c4]

// Reserved address 92360 [0x168c8]

// Reserved address 92364 [0x168cc]

// Reserved address 92368 [0x168d0]

// Reserved address 92372 [0x168d4]

// Reserved address 92376 [0x168d8]

// Reserved address 92380 [0x168dc]

// Reserved address 92384 [0x168e0]

// Reserved address 92388 [0x168e4]

// Reserved address 92392 [0x168e8]

// Reserved address 92396 [0x168ec]

// Reserved address 92400 [0x168f0]

// Reserved address 92404 [0x168f4]

// Reserved address 92408 [0x168f8]

// Reserved address 92412 [0x168fc]

// Reserved address 92416 [0x16900]

// Reserved address 92420 [0x16904]

// Reserved address 92424 [0x16908]

// Reserved address 92428 [0x1690c]

// Reserved address 92432 [0x16910]

// Reserved address 92436 [0x16914]

// Reserved address 92440 [0x16918]

// Reserved address 92444 [0x1691c]

// Reserved address 92448 [0x16920]

// Reserved address 92452 [0x16924]

// Reserved address 92456 [0x16928]

// Reserved address 92460 [0x1692c]

// Reserved address 92464 [0x16930]

// Reserved address 92468 [0x16934]

// Reserved address 92472 [0x16938]

// Reserved address 92476 [0x1693c]

// Reserved address 92480 [0x16940]

// Reserved address 92484 [0x16944]

// Reserved address 92488 [0x16948]

// Reserved address 92492 [0x1694c]

// Reserved address 92496 [0x16950]

// Reserved address 92500 [0x16954]

// Reserved address 92504 [0x16958]

// Reserved address 92508 [0x1695c]

// Reserved address 92512 [0x16960]

// Reserved address 92516 [0x16964]

// Reserved address 92520 [0x16968]

// Reserved address 92524 [0x1696c]

// Reserved address 92528 [0x16970]

// Reserved address 92532 [0x16974]

// Reserved address 92536 [0x16978]

// Reserved address 92540 [0x1697c]

// Reserved address 92544 [0x16980]

// Reserved address 92548 [0x16984]

// Reserved address 92552 [0x16988]

// Reserved address 92556 [0x1698c]

// Reserved address 92560 [0x16990]

// Reserved address 92564 [0x16994]

// Reserved address 92568 [0x16998]

// Reserved address 92572 [0x1699c]

// Reserved address 92576 [0x169a0]

// Reserved address 92580 [0x169a4]

// Reserved address 92584 [0x169a8]

// Reserved address 92588 [0x169ac]

// Reserved address 92592 [0x169b0]

// Reserved address 92596 [0x169b4]

// Reserved address 92600 [0x169b8]

// Reserved address 92604 [0x169bc]

// Reserved address 92608 [0x169c0]

// Reserved address 92612 [0x169c4]

// Reserved address 92616 [0x169c8]

// Reserved address 92620 [0x169cc]

// Reserved address 92624 [0x169d0]

// Reserved address 92628 [0x169d4]

// Reserved address 92632 [0x169d8]

// Reserved address 92636 [0x169dc]

// Reserved address 92640 [0x169e0]

// Reserved address 92644 [0x169e4]

// Reserved address 92648 [0x169e8]

// Reserved address 92652 [0x169ec]

// Reserved address 92656 [0x169f0]

// Reserved address 92660 [0x169f4]

// Reserved address 92664 [0x169f8]

// Reserved address 92668 [0x169fc]

// Reserved address 92672 [0x16a00]

// Reserved address 92676 [0x16a04]

// Reserved address 92680 [0x16a08]

// Reserved address 92684 [0x16a0c]

// Reserved address 92688 [0x16a10]

// Reserved address 92692 [0x16a14]

// Reserved address 92696 [0x16a18]

// Reserved address 92700 [0x16a1c]

// Reserved address 92704 [0x16a20]

// Reserved address 92708 [0x16a24]

// Reserved address 92712 [0x16a28]

// Reserved address 92716 [0x16a2c]

// Reserved address 92720 [0x16a30]

// Reserved address 92724 [0x16a34]

// Reserved address 92728 [0x16a38]

// Reserved address 92732 [0x16a3c]

// Reserved address 92736 [0x16a40]

// Reserved address 92740 [0x16a44]

// Reserved address 92744 [0x16a48]

// Reserved address 92748 [0x16a4c]

// Reserved address 92752 [0x16a50]

// Reserved address 92756 [0x16a54]

// Reserved address 92760 [0x16a58]

// Reserved address 92764 [0x16a5c]

// Reserved address 92768 [0x16a60]

// Reserved address 92772 [0x16a64]

// Reserved address 92776 [0x16a68]

// Reserved address 92780 [0x16a6c]

// Reserved address 92784 [0x16a70]

// Reserved address 92788 [0x16a74]

// Reserved address 92792 [0x16a78]

// Reserved address 92796 [0x16a7c]

// Reserved address 92800 [0x16a80]

// Reserved address 92804 [0x16a84]

// Reserved address 92808 [0x16a88]

// Reserved address 92812 [0x16a8c]

// Reserved address 92816 [0x16a90]

// Reserved address 92820 [0x16a94]

// Reserved address 92824 [0x16a98]

// Reserved address 92828 [0x16a9c]

// Reserved address 92832 [0x16aa0]

// Reserved address 92836 [0x16aa4]

// Reserved address 92840 [0x16aa8]

// Reserved address 92844 [0x16aac]

// Reserved address 92848 [0x16ab0]

// Reserved address 92852 [0x16ab4]

// Reserved address 92856 [0x16ab8]

// Reserved address 92860 [0x16abc]

// Reserved address 92864 [0x16ac0]

// Reserved address 92868 [0x16ac4]

// Reserved address 92872 [0x16ac8]

// Reserved address 92876 [0x16acc]

// Reserved address 92880 [0x16ad0]

// Reserved address 92884 [0x16ad4]

// Reserved address 92888 [0x16ad8]

// Reserved address 92892 [0x16adc]

// Reserved address 92896 [0x16ae0]

// Reserved address 92900 [0x16ae4]

// Reserved address 92904 [0x16ae8]

// Reserved address 92908 [0x16aec]

// Reserved address 92912 [0x16af0]

// Reserved address 92916 [0x16af4]

// Reserved address 92920 [0x16af8]

// Reserved address 92924 [0x16afc]

// Reserved address 92928 [0x16b00]

// Reserved address 92932 [0x16b04]

// Reserved address 92936 [0x16b08]

// Reserved address 92940 [0x16b0c]

// Reserved address 92944 [0x16b10]

// Reserved address 92948 [0x16b14]

// Reserved address 92952 [0x16b18]

// Reserved address 92956 [0x16b1c]

// Reserved address 92960 [0x16b20]

// Reserved address 92964 [0x16b24]

// Reserved address 92968 [0x16b28]

// Reserved address 92972 [0x16b2c]

// Reserved address 92976 [0x16b30]

// Reserved address 92980 [0x16b34]

// Reserved address 92984 [0x16b38]

// Reserved address 92988 [0x16b3c]

// Reserved address 92992 [0x16b40]

// Reserved address 92996 [0x16b44]

// Reserved address 93000 [0x16b48]

// Reserved address 93004 [0x16b4c]

// Reserved address 93008 [0x16b50]

// Reserved address 93012 [0x16b54]

// Reserved address 93016 [0x16b58]

// Reserved address 93020 [0x16b5c]

// Reserved address 93024 [0x16b60]

// Reserved address 93028 [0x16b64]

// Reserved address 93032 [0x16b68]

// Reserved address 93036 [0x16b6c]

// Reserved address 93040 [0x16b70]

// Reserved address 93044 [0x16b74]

// Reserved address 93048 [0x16b78]

// Reserved address 93052 [0x16b7c]

// Reserved address 93056 [0x16b80]

// Reserved address 93060 [0x16b84]

// Reserved address 93064 [0x16b88]

// Reserved address 93068 [0x16b8c]

// Reserved address 93072 [0x16b90]

// Reserved address 93076 [0x16b94]

// Reserved address 93080 [0x16b98]

// Reserved address 93084 [0x16b9c]

// Reserved address 93088 [0x16ba0]

// Reserved address 93092 [0x16ba4]

// Reserved address 93096 [0x16ba8]

// Reserved address 93100 [0x16bac]

// Reserved address 93104 [0x16bb0]

// Reserved address 93108 [0x16bb4]

// Reserved address 93112 [0x16bb8]

// Reserved address 93116 [0x16bbc]

// Reserved address 93120 [0x16bc0]

// Reserved address 93124 [0x16bc4]

// Reserved address 93128 [0x16bc8]

// Reserved address 93132 [0x16bcc]

// Reserved address 93136 [0x16bd0]

// Reserved address 93140 [0x16bd4]

// Reserved address 93144 [0x16bd8]

// Reserved address 93148 [0x16bdc]

// Reserved address 93152 [0x16be0]

// Reserved address 93156 [0x16be4]

// Reserved address 93160 [0x16be8]

// Reserved address 93164 [0x16bec]

// Reserved address 93168 [0x16bf0]

// Reserved address 93172 [0x16bf4]

// Reserved address 93176 [0x16bf8]

// Reserved address 93180 [0x16bfc]

// Reserved address 93184 [0x16c00]

// Reserved address 93188 [0x16c04]

// Reserved address 93192 [0x16c08]

// Reserved address 93196 [0x16c0c]

// Reserved address 93200 [0x16c10]

// Reserved address 93204 [0x16c14]

// Reserved address 93208 [0x16c18]

// Reserved address 93212 [0x16c1c]

// Reserved address 93216 [0x16c20]

// Reserved address 93220 [0x16c24]

// Reserved address 93224 [0x16c28]

// Reserved address 93228 [0x16c2c]

// Reserved address 93232 [0x16c30]

// Reserved address 93236 [0x16c34]

// Reserved address 93240 [0x16c38]

// Reserved address 93244 [0x16c3c]

// Reserved address 93248 [0x16c40]

// Reserved address 93252 [0x16c44]

// Reserved address 93256 [0x16c48]

// Reserved address 93260 [0x16c4c]

// Reserved address 93264 [0x16c50]

// Reserved address 93268 [0x16c54]

// Reserved address 93272 [0x16c58]

// Reserved address 93276 [0x16c5c]

// Reserved address 93280 [0x16c60]

// Reserved address 93284 [0x16c64]

// Reserved address 93288 [0x16c68]

// Reserved address 93292 [0x16c6c]

// Reserved address 93296 [0x16c70]

// Reserved address 93300 [0x16c74]

// Reserved address 93304 [0x16c78]

// Reserved address 93308 [0x16c7c]

// Reserved address 93312 [0x16c80]

// Reserved address 93316 [0x16c84]

// Reserved address 93320 [0x16c88]

// Reserved address 93324 [0x16c8c]

// Reserved address 93328 [0x16c90]

// Reserved address 93332 [0x16c94]

// Reserved address 93336 [0x16c98]

// Reserved address 93340 [0x16c9c]

// Reserved address 93344 [0x16ca0]

// Reserved address 93348 [0x16ca4]

// Reserved address 93352 [0x16ca8]

// Reserved address 93356 [0x16cac]

// Reserved address 93360 [0x16cb0]

// Reserved address 93364 [0x16cb4]

// Reserved address 93368 [0x16cb8]

// Reserved address 93372 [0x16cbc]

// Reserved address 93376 [0x16cc0]

// Reserved address 93380 [0x16cc4]

// Reserved address 93384 [0x16cc8]

// Reserved address 93388 [0x16ccc]

// Reserved address 93392 [0x16cd0]

// Reserved address 93396 [0x16cd4]

// Reserved address 93400 [0x16cd8]

// Reserved address 93404 [0x16cdc]

// Reserved address 93408 [0x16ce0]

// Reserved address 93412 [0x16ce4]

// Reserved address 93416 [0x16ce8]

// Reserved address 93420 [0x16cec]

// Reserved address 93424 [0x16cf0]

// Reserved address 93428 [0x16cf4]

// Reserved address 93432 [0x16cf8]

// Reserved address 93436 [0x16cfc]

// Reserved address 93440 [0x16d00]

// Reserved address 93444 [0x16d04]

// Reserved address 93448 [0x16d08]

// Reserved address 93452 [0x16d0c]

// Reserved address 93456 [0x16d10]

// Reserved address 93460 [0x16d14]

// Reserved address 93464 [0x16d18]

// Reserved address 93468 [0x16d1c]

// Reserved address 93472 [0x16d20]

// Reserved address 93476 [0x16d24]

// Reserved address 93480 [0x16d28]

// Reserved address 93484 [0x16d2c]

// Reserved address 93488 [0x16d30]

// Reserved address 93492 [0x16d34]

// Reserved address 93496 [0x16d38]

// Reserved address 93500 [0x16d3c]

// Reserved address 93504 [0x16d40]

// Reserved address 93508 [0x16d44]

// Reserved address 93512 [0x16d48]

// Reserved address 93516 [0x16d4c]

// Reserved address 93520 [0x16d50]

// Reserved address 93524 [0x16d54]

// Reserved address 93528 [0x16d58]

// Reserved address 93532 [0x16d5c]

// Reserved address 93536 [0x16d60]

// Reserved address 93540 [0x16d64]

// Reserved address 93544 [0x16d68]

// Reserved address 93548 [0x16d6c]

// Reserved address 93552 [0x16d70]

// Reserved address 93556 [0x16d74]

// Reserved address 93560 [0x16d78]

// Reserved address 93564 [0x16d7c]

// Reserved address 93568 [0x16d80]

// Reserved address 93572 [0x16d84]

// Reserved address 93576 [0x16d88]

// Reserved address 93580 [0x16d8c]

// Reserved address 93584 [0x16d90]

// Reserved address 93588 [0x16d94]

// Reserved address 93592 [0x16d98]

// Reserved address 93596 [0x16d9c]

// Reserved address 93600 [0x16da0]

// Reserved address 93604 [0x16da4]

// Reserved address 93608 [0x16da8]

// Reserved address 93612 [0x16dac]

// Reserved address 93616 [0x16db0]

// Reserved address 93620 [0x16db4]

// Reserved address 93624 [0x16db8]

// Reserved address 93628 [0x16dbc]

// Reserved address 93632 [0x16dc0]

// Reserved address 93636 [0x16dc4]

// Reserved address 93640 [0x16dc8]

// Reserved address 93644 [0x16dcc]

// Reserved address 93648 [0x16dd0]

// Reserved address 93652 [0x16dd4]

// Reserved address 93656 [0x16dd8]

// Reserved address 93660 [0x16ddc]

// Reserved address 93664 [0x16de0]

// Reserved address 93668 [0x16de4]

// Reserved address 93672 [0x16de8]

// Reserved address 93676 [0x16dec]

// Reserved address 93680 [0x16df0]

// Reserved address 93684 [0x16df4]

// Reserved address 93688 [0x16df8]

// Reserved address 93692 [0x16dfc]

// Reserved address 93696 [0x16e00]

// Reserved address 93700 [0x16e04]

// Reserved address 93704 [0x16e08]

// Reserved address 93708 [0x16e0c]

// Reserved address 93712 [0x16e10]

// Reserved address 93716 [0x16e14]

// Reserved address 93720 [0x16e18]

// Reserved address 93724 [0x16e1c]

// Reserved address 93728 [0x16e20]

// Reserved address 93732 [0x16e24]

// Reserved address 93736 [0x16e28]

// Reserved address 93740 [0x16e2c]

// Reserved address 93744 [0x16e30]

// Reserved address 93748 [0x16e34]

// Reserved address 93752 [0x16e38]

// Reserved address 93756 [0x16e3c]

// Reserved address 93760 [0x16e40]

// Reserved address 93764 [0x16e44]

// Reserved address 93768 [0x16e48]

// Reserved address 93772 [0x16e4c]

// Reserved address 93776 [0x16e50]

// Reserved address 93780 [0x16e54]

// Reserved address 93784 [0x16e58]

// Reserved address 93788 [0x16e5c]

// Reserved address 93792 [0x16e60]

// Reserved address 93796 [0x16e64]

// Reserved address 93800 [0x16e68]

// Reserved address 93804 [0x16e6c]

// Reserved address 93808 [0x16e70]

// Reserved address 93812 [0x16e74]

// Reserved address 93816 [0x16e78]

// Reserved address 93820 [0x16e7c]

// Reserved address 93824 [0x16e80]

// Reserved address 93828 [0x16e84]

// Reserved address 93832 [0x16e88]

// Reserved address 93836 [0x16e8c]

// Reserved address 93840 [0x16e90]

// Reserved address 93844 [0x16e94]

// Reserved address 93848 [0x16e98]

// Reserved address 93852 [0x16e9c]

// Reserved address 93856 [0x16ea0]

// Reserved address 93860 [0x16ea4]

// Reserved address 93864 [0x16ea8]

// Reserved address 93868 [0x16eac]

// Reserved address 93872 [0x16eb0]

// Reserved address 93876 [0x16eb4]

// Reserved address 93880 [0x16eb8]

// Reserved address 93884 [0x16ebc]

// Reserved address 93888 [0x16ec0]

// Reserved address 93892 [0x16ec4]

// Reserved address 93896 [0x16ec8]

// Reserved address 93900 [0x16ecc]

// Reserved address 93904 [0x16ed0]

// Reserved address 93908 [0x16ed4]

// Reserved address 93912 [0x16ed8]

// Reserved address 93916 [0x16edc]

// Reserved address 93920 [0x16ee0]

// Reserved address 93924 [0x16ee4]

// Reserved address 93928 [0x16ee8]

// Reserved address 93932 [0x16eec]

// Reserved address 93936 [0x16ef0]

// Reserved address 93940 [0x16ef4]

// Reserved address 93944 [0x16ef8]

// Reserved address 93948 [0x16efc]

// Reserved address 93952 [0x16f00]

// Reserved address 93956 [0x16f04]

// Reserved address 93960 [0x16f08]

// Reserved address 93964 [0x16f0c]

// Reserved address 93968 [0x16f10]

// Reserved address 93972 [0x16f14]

// Reserved address 93976 [0x16f18]

// Reserved address 93980 [0x16f1c]

// Reserved address 93984 [0x16f20]

// Reserved address 93988 [0x16f24]

// Reserved address 93992 [0x16f28]

// Reserved address 93996 [0x16f2c]

// Reserved address 94000 [0x16f30]

// Reserved address 94004 [0x16f34]

// Reserved address 94008 [0x16f38]

// Reserved address 94012 [0x16f3c]

// Reserved address 94016 [0x16f40]

// Reserved address 94020 [0x16f44]

// Reserved address 94024 [0x16f48]

// Reserved address 94028 [0x16f4c]

// Reserved address 94032 [0x16f50]

// Reserved address 94036 [0x16f54]

// Reserved address 94040 [0x16f58]

// Reserved address 94044 [0x16f5c]

// Reserved address 94048 [0x16f60]

// Reserved address 94052 [0x16f64]

// Reserved address 94056 [0x16f68]

// Reserved address 94060 [0x16f6c]

// Reserved address 94064 [0x16f70]

// Reserved address 94068 [0x16f74]

// Reserved address 94072 [0x16f78]

// Reserved address 94076 [0x16f7c]

// Reserved address 94080 [0x16f80]

// Reserved address 94084 [0x16f84]

// Reserved address 94088 [0x16f88]

// Reserved address 94092 [0x16f8c]

// Reserved address 94096 [0x16f90]

// Reserved address 94100 [0x16f94]

// Reserved address 94104 [0x16f98]

// Reserved address 94108 [0x16f9c]

// Reserved address 94112 [0x16fa0]

// Reserved address 94116 [0x16fa4]

// Reserved address 94120 [0x16fa8]

// Reserved address 94124 [0x16fac]

// Reserved address 94128 [0x16fb0]

// Reserved address 94132 [0x16fb4]

// Reserved address 94136 [0x16fb8]

// Reserved address 94140 [0x16fbc]

// Reserved address 94144 [0x16fc0]

// Reserved address 94148 [0x16fc4]

// Reserved address 94152 [0x16fc8]

// Reserved address 94156 [0x16fcc]

// Reserved address 94160 [0x16fd0]

// Reserved address 94164 [0x16fd4]

// Reserved address 94168 [0x16fd8]

// Reserved address 94172 [0x16fdc]

// Reserved address 94176 [0x16fe0]

// Reserved address 94180 [0x16fe4]

// Reserved address 94184 [0x16fe8]

// Reserved address 94188 [0x16fec]

// Reserved address 94192 [0x16ff0]

// Reserved address 94196 [0x16ff4]

// Reserved address 94200 [0x16ff8]

// Reserved address 94204 [0x16ffc]

//
// REGISTER LIST
//
#define LIST_ARTSA_REGS(_op_) \
_op_(TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_1_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_2_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0) \
_op_(TSA_CONFIG_STATIC0_CSW_VIW_0) \
_op_(TSA_CONFIG_STATIC0_VI2_0) \
_op_(TSA_CONFIG_STATIC1_VI2_0) \
_op_(TSA_CONFIG_INTERNAL_VE_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0) \
_op_(TSA_CONFIG_STATIC0_CSW_VICSWR_0) \
_op_(TSA_CONFIG_STATIC0_VIC3_0) \
_op_(TSA_CONFIG_STATIC1_VIC3_0) \
_op_(TSA_CONFIG_STATIC0_CSR_VICSRD_0) \
_op_(TSA_CONFIG_STATIC0_VIC_0) \
_op_(TSA_CONFIG_STATIC1_VIC_0) \
_op_(TSA_CONFIG_INTERNAL_VICPC3_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0) \
_op_(TSA_CONFIG_STATIC0_CSR_ISPRA_0) \
_op_(TSA_CONFIG_STATIC0_CSW_ISPWA_0) \
_op_(TSA_CONFIG_STATIC0_CSW_ISPWB_0) \
_op_(TSA_CONFIG_STATIC0_ISP2_0) \
_op_(TSA_CONFIG_STATIC1_ISP2_0) \
_op_(TSA_CONFIG_INTERNAL_ISP_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0) \
_op_(TSA_CONFIG_STATIC0_CSR_SESRD_0) \
_op_(TSA_CONFIG_STATIC0_CSR_TSECSRD_0) \
_op_(TSA_CONFIG_STATIC0_CSR_TSECSRDB_0) \
_op_(TSA_CONFIG_STATIC0_CSW_SESWR_0) \
_op_(TSA_CONFIG_STATIC0_CSW_TSECSWR_0) \
_op_(TSA_CONFIG_STATIC0_CSW_TSECSWRB_0) \
_op_(TSA_CONFIG_STATIC0_SE_0) \
_op_(TSA_CONFIG_STATIC1_SE_0) \
_op_(TSA_CONFIG_STATIC0_TSEC_0) \
_op_(TSA_CONFIG_STATIC1_TSEC_0) \
_op_(TSA_CONFIG_STATIC0_TSECB_0) \
_op_(TSA_CONFIG_STATIC1_TSECB_0) \
_op_(TSA_CONFIG_STATIC0_CSR_ETRR_0) \
_op_(TSA_CONFIG_STATIC0_CSW_ETRW_0) \
_op_(TSA_CONFIG_STATIC0_ETR_0) \
_op_(TSA_CONFIG_STATIC1_ETR_0) \
_op_(TSA_CONFIG_STATIC0_CSR_GPUSRD_0) \
_op_(TSA_CONFIG_STATIC0_CSW_GPUSWR_0) \
_op_(TSA_CONFIG_STATIC0_GPU_0) \
_op_(TSA_CONFIG_STATIC1_GPU_0) \
_op_(TSA_CONFIG_STATIC0_CSR_GPUSRD2_0) \
_op_(TSA_CONFIG_STATIC0_CSW_GPUSWR2_0) \
_op_(TSA_CONFIG_STATIC0_GPU2_0) \
_op_(TSA_CONFIG_STATIC1_GPU2_0) \
_op_(TSA_CONFIG_INTERNAL_APB_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_DFD_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0) \
_op_(TSA_CONFIG_STATIC0_CSR_SDMMCRA_0) \
_op_(TSA_CONFIG_STATIC0_CSR_SDMMCRAB_0) \
_op_(TSA_CONFIG_STATIC0_CSW_SDMMCWA_0) \
_op_(TSA_CONFIG_STATIC0_CSW_SDMMCWAB_0) \
_op_(TSA_CONFIG_STATIC0_SDMMCA_0) \
_op_(TSA_CONFIG_STATIC1_SDMMCA_0) \
_op_(TSA_CONFIG_STATIC0_SDMMCAB_0) \
_op_(TSA_CONFIG_STATIC1_SDMMCAB_0) \
_op_(TSA_CONFIG_INTERNAL_SDM_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0) \
_op_(TSA_CONFIG_STATIC0_CSR_SDMMCRAA_0) \
_op_(TSA_CONFIG_STATIC0_CSW_SDMMCWAA_0) \
_op_(TSA_CONFIG_STATIC0_SDMMCAA_0) \
_op_(TSA_CONFIG_STATIC1_SDMMCAA_0) \
_op_(TSA_CONFIG_INTERNAL_SDM1_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0) \
_op_(TSA_CONFIG_STATIC0_CSR_AXISR_0) \
_op_(TSA_CONFIG_STATIC0_CSW_AXISW_0) \
_op_(TSA_CONFIG_STATIC0_AXIS_0) \
_op_(TSA_CONFIG_STATIC1_AXIS_0) \
_op_(TSA_CONFIG_INTERNAL_NIC_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_1_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_2_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0) \
_op_(TSA_CONFIG_STATIC0_CSW_NVDECSWR_0) \
_op_(TSA_CONFIG_STATIC0_NVDEC3_0) \
_op_(TSA_CONFIG_STATIC1_NVDEC3_0) \
_op_(TSA_CONFIG_STATIC0_CSR_NVDECSRD_0) \
_op_(TSA_CONFIG_STATIC0_NVDEC_0) \
_op_(TSA_CONFIG_STATIC1_NVDEC_0) \
_op_(TSA_CONFIG_INTERNAL_NVD3_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_1_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0) \
_op_(TSA_CONFIG_STATIC0_CSR_HDAR_0) \
_op_(TSA_CONFIG_STATIC0_CSW_HDAW_0) \
_op_(TSA_CONFIG_STATIC0_HDA_0) \
_op_(TSA_CONFIG_STATIC1_HDA_0) \
_op_(TSA_CONFIG_STATIC0_CSR_NVDISPLAYR_0) \
_op_(TSA_CONFIG_STATIC0_NVDISPLAY_0) \
_op_(TSA_CONFIG_STATIC1_NVDISPLAY_0) \
_op_(TSA_CONFIG_INTERNAL_HDAPC_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0) \
_op_(TSA_CONFIG_STATIC0_CSR_AONR_0) \
_op_(TSA_CONFIG_STATIC0_CSW_AONW_0) \
_op_(TSA_CONFIG_STATIC0_AON_0) \
_op_(TSA_CONFIG_STATIC1_AON_0) \
_op_(TSA_CONFIG_STATIC0_CSR_AONDMAR_0) \
_op_(TSA_CONFIG_STATIC0_CSW_AONDMAW_0) \
_op_(TSA_CONFIG_STATIC0_AONDMA_0) \
_op_(TSA_CONFIG_STATIC1_AONDMA_0) \
_op_(TSA_CONFIG_STATIC0_CSR_SDMMCR_0) \
_op_(TSA_CONFIG_STATIC0_CSW_SDMMCW_0) \
_op_(TSA_CONFIG_STATIC0_SDMMC_0) \
_op_(TSA_CONFIG_STATIC1_SDMMC_0) \
_op_(TSA_CONFIG_INTERNAL_AONPC_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_AONDMAPC_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_SD_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0) \
_op_(TSA_CONFIG_STATIC0_CSR_HOST1XDMAR_0) \
_op_(TSA_CONFIG_STATIC0_HOST1X_0) \
_op_(TSA_CONFIG_STATIC1_HOST1X_0) \
_op_(TSA_CONFIG_INTERNAL_HOST_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_1_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0) \
_op_(TSA_CONFIG_STATIC0_CSR_BPMPR_0) \
_op_(TSA_CONFIG_STATIC0_CSW_BPMPW_0) \
_op_(TSA_CONFIG_STATIC0_BPMP_0) \
_op_(TSA_CONFIG_STATIC1_BPMP_0) \
_op_(TSA_CONFIG_STATIC0_CSR_SCEDMAR_0) \
_op_(TSA_CONFIG_STATIC0_CSW_SCEDMAW_0) \
_op_(TSA_CONFIG_STATIC0_SCEDMA_0) \
_op_(TSA_CONFIG_STATIC1_SCEDMA_0) \
_op_(TSA_CONFIG_STATIC0_CSR_BPMPDMAR_0) \
_op_(TSA_CONFIG_STATIC0_CSW_BPMPDMAW_0) \
_op_(TSA_CONFIG_STATIC0_BPMPDMA_0) \
_op_(TSA_CONFIG_STATIC1_BPMPDMA_0) \
_op_(TSA_CONFIG_STATIC0_CSR_SCER_0) \
_op_(TSA_CONFIG_STATIC0_CSW_SCEW_0) \
_op_(TSA_CONFIG_STATIC0_SCE_0) \
_op_(TSA_CONFIG_STATIC1_SCE_0) \
_op_(TSA_CONFIG_INTERNAL_BPMPPC_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_SCEDMAPC_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_BPMPDMAPC_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_SCEPC_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0) \
_op_(TSA_CONFIG_STATIC0_CSR_NVJPGSRD_0) \
_op_(TSA_CONFIG_STATIC0_CSW_NVJPGSWR_0) \
_op_(TSA_CONFIG_STATIC0_NVJPG_0) \
_op_(TSA_CONFIG_STATIC1_NVJPG_0) \
_op_(TSA_CONFIG_INTERNAL_JPG_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_1_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_2_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0) \
_op_(TSA_CONFIG_STATIC0_CSW_NVENCSWR_0) \
_op_(TSA_CONFIG_STATIC0_NVENC2_0) \
_op_(TSA_CONFIG_STATIC1_NVENC2_0) \
_op_(TSA_CONFIG_INTERNAL_MSE2_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_1_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_2_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0) \
_op_(TSA_CONFIG_STATIC0_CSR_APER_0) \
_op_(TSA_CONFIG_STATIC0_CSW_APEW_0) \
_op_(TSA_CONFIG_STATIC0_APE_0) \
_op_(TSA_CONFIG_STATIC1_APE_0) \
_op_(TSA_CONFIG_STATIC0_CSR_APEDMAR_0) \
_op_(TSA_CONFIG_STATIC0_CSW_APEDMAW_0) \
_op_(TSA_CONFIG_STATIC0_APEDMA_0) \
_op_(TSA_CONFIG_STATIC1_APEDMA_0) \
_op_(TSA_CONFIG_INTERNAL_AUD_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0) \
_op_(TSA_CONFIG_STATIC0_CSR_UFSHCR_0) \
_op_(TSA_CONFIG_STATIC0_CSW_UFSHCW_0) \
_op_(TSA_CONFIG_STATIC0_UFSHC_0) \
_op_(TSA_CONFIG_STATIC1_UFSHC_0) \
_op_(TSA_CONFIG_STATIC0_CSR_AFIR_0) \
_op_(TSA_CONFIG_STATIC0_CSW_AFIW_0) \
_op_(TSA_CONFIG_STATIC0_AFI_0) \
_op_(TSA_CONFIG_STATIC1_AFI_0) \
_op_(TSA_CONFIG_STATIC0_CSR_SATAR_0) \
_op_(TSA_CONFIG_STATIC0_CSW_SATAW_0) \
_op_(TSA_CONFIG_STATIC0_SATA_0) \
_op_(TSA_CONFIG_STATIC1_SATA_0) \
_op_(TSA_CONFIG_STATIC0_CSR_EQOSR_0) \
_op_(TSA_CONFIG_STATIC0_CSW_EQOSW_0) \
_op_(TSA_CONFIG_STATIC0_EQOS_0) \
_op_(TSA_CONFIG_STATIC1_EQOS_0) \
_op_(TSA_CONFIG_INTERNAL_UFSHCPC_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_PCX_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_SAX_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_EQOSPC_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_1_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0) \
_op_(TSA_CONFIG_STATIC0_CSR_XUSB_DEVR_0) \
_op_(TSA_CONFIG_STATIC0_CSW_XUSB_DEVW_0) \
_op_(TSA_CONFIG_STATIC0_XUSB_DEV_0) \
_op_(TSA_CONFIG_STATIC1_XUSB_DEV_0) \
_op_(TSA_CONFIG_STATIC0_CSR_XUSB_HOSTR_0) \
_op_(TSA_CONFIG_STATIC0_CSW_XUSB_HOSTW_0) \
_op_(TSA_CONFIG_STATIC0_XUSB_HOST_0) \
_op_(TSA_CONFIG_STATIC1_XUSB_HOST_0) \
_op_(TSA_CONFIG_INTERNAL_USBD_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_USBX_ARB_0) \
_op_(TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0) \
_op_(TSA_CONFIG_STATIC0_CSR_NVENCSRD_0) \
_op_(TSA_CONFIG_STATIC0_NVENC_0) \
_op_(TSA_CONFIG_STATIC1_NVENC_0) \
_op_(TSA_CONFIG_INTERNAL_MSE_ARB_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_TSA        0x00000000

//
// ARTSA REGISTER BANKS
//

#define TSA0_FIRST_REG 0x0000 // TSA_CONFIG_INTERNAL_CHAIN0_NODE0_MISC_CTL_0
#define TSA0_LAST_REG 0x000c // TSA_CONFIG_INTERNAL_CHAIN0_NODE0_TSACHILD_3_ARB_0
#define TSA1_FIRST_REG 0x1000 // TSA_CONFIG_INTERNAL_CHAIN0_NODE1_MISC_CTL_0
#define TSA1_LAST_REG 0x1010 // TSA_CONFIG_INTERNAL_VE_ARB_0
#define TSA2_FIRST_REG 0x2000 // TSA_CONFIG_INTERNAL_CHAIN0_NODE2_MISC_CTL_0
#define TSA2_LAST_REG 0x201c // TSA_CONFIG_INTERNAL_VICPC3_ARB_0
#define TSA3_FIRST_REG 0x3000 // TSA_CONFIG_INTERNAL_CHAIN0_NODE3_MISC_CTL_0
#define TSA3_LAST_REG 0x3018 // TSA_CONFIG_INTERNAL_ISP_ARB_0
#define TSA4_FIRST_REG 0x4000 // TSA_CONFIG_INTERNAL_CHAIN1_NODE0_MISC_CTL_0
#define TSA4_LAST_REG 0x406c // TSA_CONFIG_INTERNAL_CHAIN1_NODE0_TSACHILD_2_ARB_0
#define TSA5_FIRST_REG 0x5000 // TSA_CONFIG_INTERNAL_CHAIN1_NODE1_MISC_CTL_0
#define TSA5_LAST_REG 0x5024 // TSA_CONFIG_INTERNAL_SDM_ARB_0
#define TSA6_FIRST_REG 0x6000 // TSA_CONFIG_INTERNAL_CHAIN1_NODE2_MISC_CTL_0
#define TSA6_LAST_REG 0x6014 // TSA_CONFIG_INTERNAL_SDM1_ARB_0
#define TSA7_FIRST_REG 0x7000 // TSA_CONFIG_INTERNAL_CHAIN1_NODE3_MISC_CTL_0
#define TSA7_LAST_REG 0x7020 // TSA_CONFIG_INTERNAL_CHAIN1_NODE3_TSACHILD_3_ARB_0
#define TSA8_FIRST_REG 0x8000 // TSA_CONFIG_INTERNAL_CHAIN1_NODE4_MISC_CTL_0
#define TSA8_LAST_REG 0x801c // TSA_CONFIG_INTERNAL_NVD3_ARB_0
#define TSA9_FIRST_REG 0x9000 // TSA_CONFIG_INTERNAL_CHAIN1_NODE5_MISC_CTL_0
#define TSA9_LAST_REG 0x9008 // TSA_CONFIG_INTERNAL_CHAIN1_NODE5_TSACHILD_2_ARB_0
#define TSA10_FIRST_REG 0xa000 // TSA_CONFIG_INTERNAL_CHAIN1_NODE6_MISC_CTL_0
#define TSA10_LAST_REG 0xa020 // TSA_CONFIG_INTERNAL_HDAPC_ARB_0
#define TSA11_FIRST_REG 0xb000 // TSA_CONFIG_INTERNAL_CHAIN1_NODE7_MISC_CTL_0
#define TSA11_LAST_REG 0xb040 // TSA_CONFIG_INTERNAL_CHAIN1_NODE7_TSACHILD_3_ARB_0
#define TSA12_FIRST_REG 0xc000 // TSA_CONFIG_INTERNAL_CHAIN1_NODE8_MISC_CTL_0
#define TSA12_LAST_REG 0xc018 // TSA_CONFIG_INTERNAL_CHAIN1_NODE8_TSACHILD_2_ARB_0
#define TSA13_FIRST_REG 0xd000 // TSA_CONFIG_INTERNAL_CHAIN1_NODE9_MISC_CTL_0
#define TSA13_LAST_REG 0xd050 // TSA_CONFIG_INTERNAL_SCEPC_ARB_0
#define TSA14_FIRST_REG 0xe000 // TSA_CONFIG_INTERNAL_CHAIN1_NODE10_MISC_CTL_0
#define TSA14_LAST_REG 0xe014 // TSA_CONFIG_INTERNAL_JPG_ARB_0
#define TSA15_FIRST_REG 0xf000 // TSA_CONFIG_INTERNAL_CHAIN1_NODE11_MISC_CTL_0
#define TSA15_LAST_REG 0xf00c // TSA_CONFIG_INTERNAL_CHAIN1_NODE11_TSACHILD_3_ARB_0
#define TSA16_FIRST_REG 0x10000 // TSA_CONFIG_INTERNAL_CHAIN1_NODE12_MISC_CTL_0
#define TSA16_LAST_REG 0x10010 // TSA_CONFIG_INTERNAL_MSE2_ARB_0
#define TSA17_FIRST_REG 0x11000 // TSA_CONFIG_INTERNAL_CHAIN1_NODE13_MISC_CTL_0
#define TSA17_LAST_REG 0x1100c // TSA_CONFIG_INTERNAL_CHAIN1_NODE13_TSACHILD_3_ARB_0
#define TSA18_FIRST_REG 0x12000 // TSA_CONFIG_INTERNAL_CHAIN1_NODE14_MISC_CTL_0
#define TSA18_LAST_REG 0x12028 // TSA_CONFIG_INTERNAL_APEDMAPC_ARB_0
#define TSA19_FIRST_REG 0x13000 // TSA_CONFIG_INTERNAL_CHAIN1_NODE15_MISC_CTL_0
#define TSA19_LAST_REG 0x13050 // TSA_CONFIG_INTERNAL_EQOSPC_ARB_0
#define TSA20_FIRST_REG 0x14000 // TSA_CONFIG_INTERNAL_CHAIN1_NODE16_MISC_CTL_0
#define TSA20_LAST_REG 0x14008 // TSA_CONFIG_INTERNAL_CHAIN1_NODE16_TSACHILD_2_ARB_0
#define TSA21_FIRST_REG 0x15000 // TSA_CONFIG_INTERNAL_CHAIN1_NODE17_MISC_CTL_0
#define TSA21_LAST_REG 0x15028 // TSA_CONFIG_INTERNAL_USBX_ARB_0
#define TSA22_FIRST_REG 0x16000 // TSA_CONFIG_INTERNAL_CHAIN2_NODE0_MISC_CTL_0
#define TSA22_LAST_REG 0x16010 // TSA_CONFIG_INTERNAL_MSE_ARB_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARTSA_H_INC_
