
3mm.elf:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004008b8 <_init>:
  4008b8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  4008bc:	910003fd 	mov	x29, sp
  4008c0:	9400006c 	bl	400a70 <call_weak_fn>
  4008c4:	a8c17bfd 	ldp	x29, x30, [sp], #16
  4008c8:	d65f03c0 	ret

Disassembly of section .plt:

00000000004008d0 <.plt>:
  4008d0:	a9bf7bf0 	stp	x16, x30, [sp, #-16]!
  4008d4:	b0000090 	adrp	x16, 411000 <__FRAME_END__+0xf898>
  4008d8:	f947fe11 	ldr	x17, [x16, #4088]
  4008dc:	913fe210 	add	x16, x16, #0xff8
  4008e0:	d61f0220 	br	x17
  4008e4:	d503201f 	nop
  4008e8:	d503201f 	nop
  4008ec:	d503201f 	nop

00000000004008f0 <exit@plt>:
  4008f0:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  4008f4:	f9400211 	ldr	x17, [x16]
  4008f8:	91000210 	add	x16, x16, #0x0
  4008fc:	d61f0220 	br	x17

0000000000400900 <fputc@plt>:
  400900:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400904:	f9400611 	ldr	x17, [x16, #8]
  400908:	91002210 	add	x16, x16, #0x8
  40090c:	d61f0220 	br	x17

0000000000400910 <clock_gettime@plt>:
  400910:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400914:	f9400a11 	ldr	x17, [x16, #16]
  400918:	91004210 	add	x16, x16, #0x10
  40091c:	d61f0220 	br	x17

0000000000400920 <fclose@plt>:
  400920:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400924:	f9400e11 	ldr	x17, [x16, #24]
  400928:	91006210 	add	x16, x16, #0x18
  40092c:	d61f0220 	br	x17

0000000000400930 <fopen@plt>:
  400930:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400934:	f9401211 	ldr	x17, [x16, #32]
  400938:	91008210 	add	x16, x16, #0x20
  40093c:	d61f0220 	br	x17

0000000000400940 <malloc@plt>:
  400940:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400944:	f9401611 	ldr	x17, [x16, #40]
  400948:	9100a210 	add	x16, x16, #0x28
  40094c:	d61f0220 	br	x17

0000000000400950 <__libc_start_main@plt>:
  400950:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400954:	f9401a11 	ldr	x17, [x16, #48]
  400958:	9100c210 	add	x16, x16, #0x30
  40095c:	d61f0220 	br	x17

0000000000400960 <calloc@plt>:
  400960:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400964:	f9401e11 	ldr	x17, [x16, #56]
  400968:	9100e210 	add	x16, x16, #0x38
  40096c:	d61f0220 	br	x17

0000000000400970 <strerror@plt>:
  400970:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400974:	f9402211 	ldr	x17, [x16, #64]
  400978:	91010210 	add	x16, x16, #0x40
  40097c:	d61f0220 	br	x17

0000000000400980 <fgetc_unlocked@plt>:
  400980:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400984:	f9402611 	ldr	x17, [x16, #72]
  400988:	91012210 	add	x16, x16, #0x48
  40098c:	d61f0220 	br	x17

0000000000400990 <__gmon_start__@plt>:
  400990:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400994:	f9402a11 	ldr	x17, [x16, #80]
  400998:	91014210 	add	x16, x16, #0x50
  40099c:	d61f0220 	br	x17

00000000004009a0 <abort@plt>:
  4009a0:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  4009a4:	f9402e11 	ldr	x17, [x16, #88]
  4009a8:	91016210 	add	x16, x16, #0x58
  4009ac:	d61f0220 	br	x17

00000000004009b0 <free@plt>:
  4009b0:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  4009b4:	f9403211 	ldr	x17, [x16, #96]
  4009b8:	91018210 	add	x16, x16, #0x60
  4009bc:	d61f0220 	br	x17

00000000004009c0 <fwrite@plt>:
  4009c0:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  4009c4:	f9403611 	ldr	x17, [x16, #104]
  4009c8:	9101a210 	add	x16, x16, #0x68
  4009cc:	d61f0220 	br	x17

00000000004009d0 <fputc_unlocked@plt>:
  4009d0:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  4009d4:	f9403a11 	ldr	x17, [x16, #112]
  4009d8:	9101c210 	add	x16, x16, #0x70
  4009dc:	d61f0220 	br	x17

00000000004009e0 <printf@plt>:
  4009e0:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  4009e4:	f9403e11 	ldr	x17, [x16, #120]
  4009e8:	9101e210 	add	x16, x16, #0x78
  4009ec:	d61f0220 	br	x17

00000000004009f0 <__assert_fail@plt>:
  4009f0:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  4009f4:	f9404211 	ldr	x17, [x16, #128]
  4009f8:	91020210 	add	x16, x16, #0x80
  4009fc:	d61f0220 	br	x17

0000000000400a00 <__errno_location@plt>:
  400a00:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400a04:	f9404611 	ldr	x17, [x16, #136]
  400a08:	91022210 	add	x16, x16, #0x88
  400a0c:	d61f0220 	br	x17

0000000000400a10 <fprintf@plt>:
  400a10:	d0000090 	adrp	x16, 412000 <exit@GLIBC_2.17>
  400a14:	f9404a11 	ldr	x17, [x16, #144]
  400a18:	91024210 	add	x16, x16, #0x90
  400a1c:	d61f0220 	br	x17

Disassembly of section .text:

0000000000400a20 <_start>:
  400a20:	d280001d 	mov	x29, #0x0                   	// #0
  400a24:	d280001e 	mov	x30, #0x0                   	// #0
  400a28:	aa0003e5 	mov	x5, x0
  400a2c:	f94003e1 	ldr	x1, [sp]
  400a30:	910023e2 	add	x2, sp, #0x8
  400a34:	910003e6 	mov	x6, sp
  400a38:	d2e00000 	movz	x0, #0x0, lsl #48
  400a3c:	f2c00000 	movk	x0, #0x0, lsl #32
  400a40:	f2a00800 	movk	x0, #0x40, lsl #16
  400a44:	f281da00 	movk	x0, #0xed0
  400a48:	d2e00003 	movz	x3, #0x0, lsl #48
  400a4c:	f2c00003 	movk	x3, #0x0, lsl #32
  400a50:	f2a00803 	movk	x3, #0x40, lsl #16
  400a54:	f282a103 	movk	x3, #0x1508
  400a58:	d2e00004 	movz	x4, #0x0, lsl #48
  400a5c:	f2c00004 	movk	x4, #0x0, lsl #32
  400a60:	f2a00804 	movk	x4, #0x40, lsl #16
  400a64:	f282b104 	movk	x4, #0x1588
  400a68:	97ffffba 	bl	400950 <__libc_start_main@plt>
  400a6c:	97ffffcd 	bl	4009a0 <abort@plt>

0000000000400a70 <call_weak_fn>:
  400a70:	b0000080 	adrp	x0, 411000 <__FRAME_END__+0xf898>
  400a74:	f947f000 	ldr	x0, [x0, #4064]
  400a78:	b4000040 	cbz	x0, 400a80 <call_weak_fn+0x10>
  400a7c:	17ffffc5 	b	400990 <__gmon_start__@plt>
  400a80:	d65f03c0 	ret

0000000000400a84 <deregister_tm_clones>:
  400a84:	d0000080 	adrp	x0, 412000 <exit@GLIBC_2.17>
  400a88:	9102a001 	add	x1, x0, #0xa8
  400a8c:	d0000080 	adrp	x0, 412000 <exit@GLIBC_2.17>
  400a90:	9102a000 	add	x0, x0, #0xa8
  400a94:	eb00003f 	cmp	x1, x0
  400a98:	54000140 	b.eq	400ac0 <deregister_tm_clones+0x3c>  // b.none
  400a9c:	d10043ff 	sub	sp, sp, #0x10
  400aa0:	b0000001 	adrp	x1, 401000 <main+0x130>
  400aa4:	f942d421 	ldr	x1, [x1, #1448]
  400aa8:	f90007e1 	str	x1, [sp, #8]
  400aac:	b4000061 	cbz	x1, 400ab8 <deregister_tm_clones+0x34>
  400ab0:	910043ff 	add	sp, sp, #0x10
  400ab4:	d61f0020 	br	x1
  400ab8:	910043ff 	add	sp, sp, #0x10
  400abc:	d65f03c0 	ret
  400ac0:	d65f03c0 	ret

0000000000400ac4 <register_tm_clones>:
  400ac4:	d0000080 	adrp	x0, 412000 <exit@GLIBC_2.17>
  400ac8:	9102a001 	add	x1, x0, #0xa8
  400acc:	d0000080 	adrp	x0, 412000 <exit@GLIBC_2.17>
  400ad0:	9102a000 	add	x0, x0, #0xa8
  400ad4:	cb000021 	sub	x1, x1, x0
  400ad8:	d2800042 	mov	x2, #0x2                   	// #2
  400adc:	9343fc21 	asr	x1, x1, #3
  400ae0:	9ac20c21 	sdiv	x1, x1, x2
  400ae4:	b4000141 	cbz	x1, 400b0c <register_tm_clones+0x48>
  400ae8:	d10043ff 	sub	sp, sp, #0x10
  400aec:	b0000002 	adrp	x2, 401000 <main+0x130>
  400af0:	f942d842 	ldr	x2, [x2, #1456]
  400af4:	f90007e2 	str	x2, [sp, #8]
  400af8:	b4000062 	cbz	x2, 400b04 <register_tm_clones+0x40>
  400afc:	910043ff 	add	sp, sp, #0x10
  400b00:	d61f0040 	br	x2
  400b04:	910043ff 	add	sp, sp, #0x10
  400b08:	d65f03c0 	ret
  400b0c:	d65f03c0 	ret

0000000000400b10 <__do_global_dtors_aux>:
  400b10:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  400b14:	910003fd 	mov	x29, sp
  400b18:	f9000bf3 	str	x19, [sp, #16]
  400b1c:	d0000093 	adrp	x19, 412000 <exit@GLIBC_2.17>
  400b20:	3942c260 	ldrb	w0, [x19, #176]
  400b24:	35000080 	cbnz	w0, 400b34 <__do_global_dtors_aux+0x24>
  400b28:	97ffffd7 	bl	400a84 <deregister_tm_clones>
  400b2c:	52800020 	mov	w0, #0x1                   	// #1
  400b30:	3902c260 	strb	w0, [x19, #176]
  400b34:	f9400bf3 	ldr	x19, [sp, #16]
  400b38:	a8c27bfd 	ldp	x29, x30, [sp], #32
  400b3c:	d65f03c0 	ret

0000000000400b40 <frame_dummy>:
  400b40:	17ffffe1 	b	400ac4 <register_tm_clones>

0000000000400b44 <polybench_flush_cache>:
  400b44:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  400b48:	52802000 	mov	w0, #0x100                 	// #256
  400b4c:	72a00800 	movk	w0, #0x40, lsl #16
  400b50:	52800101 	mov	w1, #0x8                   	// #8
  400b54:	910003fd 	mov	x29, sp
  400b58:	97ffff82 	bl	400960 <calloc@plt>
  400b5c:	5280ff09 	mov	w9, #0x7f8                 	// #2040
  400b60:	aa1f03e8 	mov	x8, xzr
  400b64:	9e6703e0 	fmov	d0, xzr
  400b68:	72a04009 	movk	w9, #0x200, lsl #16
  400b6c:	8b08000a 	add	x10, x0, x8
  400b70:	fd400541 	ldr	d1, [x10, #8]
  400b74:	91002108 	add	x8, x8, #0x8
  400b78:	eb09011f 	cmp	x8, x9
  400b7c:	1e612800 	fadd	d0, d0, d1
  400b80:	54ffff61 	b.ne	400b6c <polybench_flush_cache+0x28>  // b.any
  400b84:	1e649001 	fmov	d1, #1.000000000000000000e+01
  400b88:	1e612000 	fcmp	d0, d1
  400b8c:	54000068 	b.hi	400b98 <polybench_flush_cache+0x54>  // b.pmore
  400b90:	a8c17bfd 	ldp	x29, x30, [sp], #16
  400b94:	17ffff87 	b	4009b0 <free@plt>
  400b98:	b0000000 	adrp	x0, 401000 <main+0x130>
  400b9c:	b0000001 	adrp	x1, 401000 <main+0x130>
  400ba0:	b0000003 	adrp	x3, 401000 <main+0x130>
  400ba4:	9116e000 	add	x0, x0, #0x5b8
  400ba8:	91171021 	add	x1, x1, #0x5c4
  400bac:	91175063 	add	x3, x3, #0x5d4
  400bb0:	52800c02 	mov	w2, #0x60                  	// #96
  400bb4:	97ffff8f 	bl	4009f0 <__assert_fail@plt>

0000000000400bb8 <polybench_prepare_instruments>:
  400bb8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  400bbc:	52802000 	mov	w0, #0x100                 	// #256
  400bc0:	72a00800 	movk	w0, #0x40, lsl #16
  400bc4:	52800101 	mov	w1, #0x8                   	// #8
  400bc8:	910003fd 	mov	x29, sp
  400bcc:	97ffff65 	bl	400960 <calloc@plt>
  400bd0:	5280ff09 	mov	w9, #0x7f8                 	// #2040
  400bd4:	aa1f03e8 	mov	x8, xzr
  400bd8:	9e6703e0 	fmov	d0, xzr
  400bdc:	72a04009 	movk	w9, #0x200, lsl #16
  400be0:	8b08000a 	add	x10, x0, x8
  400be4:	fd400541 	ldr	d1, [x10, #8]
  400be8:	91002108 	add	x8, x8, #0x8
  400bec:	eb09011f 	cmp	x8, x9
  400bf0:	1e602820 	fadd	d0, d1, d0
  400bf4:	54ffff61 	b.ne	400be0 <polybench_prepare_instruments+0x28>  // b.any
  400bf8:	1e649001 	fmov	d1, #1.000000000000000000e+01
  400bfc:	1e612000 	fcmp	d0, d1
  400c00:	54000068 	b.hi	400c0c <polybench_prepare_instruments+0x54>  // b.pmore
  400c04:	a8c17bfd 	ldp	x29, x30, [sp], #16
  400c08:	17ffff6a 	b	4009b0 <free@plt>
  400c0c:	b0000000 	adrp	x0, 401000 <main+0x130>
  400c10:	b0000001 	adrp	x1, 401000 <main+0x130>
  400c14:	b0000003 	adrp	x3, 401000 <main+0x130>
  400c18:	9116e000 	add	x0, x0, #0x5b8
  400c1c:	91171021 	add	x1, x1, #0x5c4
  400c20:	91175063 	add	x3, x3, #0x5d4
  400c24:	52800c02 	mov	w2, #0x60                  	// #96
  400c28:	97ffff72 	bl	4009f0 <__assert_fail@plt>

0000000000400c2c <polybench_timer_start>:
  400c2c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  400c30:	52802000 	mov	w0, #0x100                 	// #256
  400c34:	72a00800 	movk	w0, #0x40, lsl #16
  400c38:	52800101 	mov	w1, #0x8                   	// #8
  400c3c:	910003fd 	mov	x29, sp
  400c40:	97ffff48 	bl	400960 <calloc@plt>
  400c44:	5280ff09 	mov	w9, #0x7f8                 	// #2040
  400c48:	aa1f03e8 	mov	x8, xzr
  400c4c:	9e6703e0 	fmov	d0, xzr
  400c50:	72a04009 	movk	w9, #0x200, lsl #16
  400c54:	8b08000a 	add	x10, x0, x8
  400c58:	fd400541 	ldr	d1, [x10, #8]
  400c5c:	91002108 	add	x8, x8, #0x8
  400c60:	eb09011f 	cmp	x8, x9
  400c64:	1e612800 	fadd	d0, d0, d1
  400c68:	54ffff61 	b.ne	400c54 <polybench_timer_start+0x28>  // b.any
  400c6c:	1e649001 	fmov	d1, #1.000000000000000000e+01
  400c70:	1e612000 	fcmp	d0, d1
  400c74:	540000c8 	b.hi	400c8c <polybench_timer_start+0x60>  // b.pmore
  400c78:	97ffff4e 	bl	4009b0 <free@plt>
  400c7c:	d0000088 	adrp	x8, 412000 <exit@GLIBC_2.17>
  400c80:	f9006d1f 	str	xzr, [x8, #216]
  400c84:	a8c17bfd 	ldp	x29, x30, [sp], #16
  400c88:	d65f03c0 	ret
  400c8c:	b0000000 	adrp	x0, 401000 <main+0x130>
  400c90:	b0000001 	adrp	x1, 401000 <main+0x130>
  400c94:	b0000003 	adrp	x3, 401000 <main+0x130>
  400c98:	9116e000 	add	x0, x0, #0x5b8
  400c9c:	91171021 	add	x1, x1, #0x5c4
  400ca0:	91175063 	add	x3, x3, #0x5d4
  400ca4:	52800c02 	mov	w2, #0x60                  	// #96
  400ca8:	97ffff52 	bl	4009f0 <__assert_fail@plt>

0000000000400cac <polybench_timer_stop>:
  400cac:	d0000088 	adrp	x8, 412000 <exit@GLIBC_2.17>
  400cb0:	f900691f 	str	xzr, [x8, #208]
  400cb4:	d65f03c0 	ret

0000000000400cb8 <polybench_timer_print>:
  400cb8:	d0000088 	adrp	x8, 412000 <exit@GLIBC_2.17>
  400cbc:	d0000089 	adrp	x9, 412000 <exit@GLIBC_2.17>
  400cc0:	fd406900 	ldr	d0, [x8, #208]
  400cc4:	fd406d21 	ldr	d1, [x9, #216]
  400cc8:	b0000000 	adrp	x0, 401000 <main+0x130>
  400ccc:	9117c400 	add	x0, x0, #0x5f1
  400cd0:	1e613800 	fsub	d0, d0, d1
  400cd4:	17ffff43 	b	4009e0 <printf@plt>

0000000000400cd8 <polybench_alloc_data>:
  400cd8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  400cdc:	93407c28 	sxtw	x8, w1
  400ce0:	9b007d00 	mul	x0, x8, x0
  400ce4:	910003fd 	mov	x29, sp
  400ce8:	97ffff16 	bl	400940 <malloc@plt>
  400cec:	b4000060 	cbz	x0, 400cf8 <polybench_alloc_data+0x20>
  400cf0:	a8c17bfd 	ldp	x29, x30, [sp], #16
  400cf4:	d65f03c0 	ret
  400cf8:	d0000088 	adrp	x8, 412000 <exit@GLIBC_2.17>
  400cfc:	f9405503 	ldr	x3, [x8, #168]
  400d00:	b0000000 	adrp	x0, 401000 <main+0x130>
  400d04:	9117e000 	add	x0, x0, #0x5f8
  400d08:	52800641 	mov	w1, #0x32                  	// #50
  400d0c:	52800022 	mov	w2, #0x1                   	// #1
  400d10:	97ffff2c 	bl	4009c0 <fwrite@plt>
  400d14:	52800020 	mov	w0, #0x1                   	// #1
  400d18:	97fffef6 	bl	4008f0 <exit@plt>

0000000000400d1c <eval_kern_time>:
  400d1c:	d2d9acaa 	mov	x10, #0xcd6500000000        	// #225833675390976
  400d20:	cb010069 	sub	x9, x3, x1
  400d24:	f2e839aa 	movk	x10, #0x41cd, lsl #48
  400d28:	cb000048 	sub	x8, x2, x0
  400d2c:	9e620121 	scvtf	d1, x9
  400d30:	9e670142 	fmov	d2, x10
  400d34:	9e620100 	scvtf	d0, x8
  400d38:	1e621821 	fdiv	d1, d1, d2
  400d3c:	b0000000 	adrp	x0, 401000 <main+0x130>
  400d40:	1e602820 	fadd	d0, d1, d0
  400d44:	91198000 	add	x0, x0, #0x660
  400d48:	17ffff26 	b	4009e0 <printf@plt>

0000000000400d4c <check_file>:
  400d4c:	b4000060 	cbz	x0, 400d58 <check_file+0xc>
  400d50:	52800020 	mov	w0, #0x1                   	// #1
  400d54:	d65f03c0 	ret
  400d58:	f81e0ff3 	str	x19, [sp, #-32]!
  400d5c:	d0000088 	adrp	x8, 412000 <exit@GLIBC_2.17>
  400d60:	f9405513 	ldr	x19, [x8, #168]
  400d64:	a9017bfd 	stp	x29, x30, [sp, #16]
  400d68:	910043fd 	add	x29, sp, #0x10
  400d6c:	97ffff25 	bl	400a00 <__errno_location@plt>
  400d70:	b9400000 	ldr	w0, [x0]
  400d74:	97fffeff 	bl	400970 <strerror@plt>
  400d78:	b0000001 	adrp	x1, 401000 <main+0x130>
  400d7c:	aa0003e2 	mov	x2, x0
  400d80:	91199421 	add	x1, x1, #0x665
  400d84:	aa1303e0 	mov	x0, x19
  400d88:	97ffff22 	bl	400a10 <fprintf@plt>
  400d8c:	a9417bfd 	ldp	x29, x30, [sp, #16]
  400d90:	2a1f03e0 	mov	w0, wzr
  400d94:	f84207f3 	ldr	x19, [sp], #32
  400d98:	d65f03c0 	ret

0000000000400d9c <wait_for_the_flag>:
  400d9c:	a9bd57f6 	stp	x22, x21, [sp, #-48]!
  400da0:	b0000000 	adrp	x0, 401000 <main+0x130>
  400da4:	b0000001 	adrp	x1, 401000 <main+0x130>
  400da8:	9119f400 	add	x0, x0, #0x67d
  400dac:	911a0821 	add	x1, x1, #0x682
  400db0:	a9014ff4 	stp	x20, x19, [sp, #16]
  400db4:	a9027bfd 	stp	x29, x30, [sp, #32]
  400db8:	910083fd 	add	x29, sp, #0x20
  400dbc:	97fffedd 	bl	400930 <fopen@plt>
  400dc0:	b4000340 	cbz	x0, 400e28 <wait_for_the_flag+0x8c>
  400dc4:	aa0003f3 	mov	x19, x0
  400dc8:	97fffeee 	bl	400980 <fgetc_unlocked@plt>
  400dcc:	2a0003f4 	mov	w20, w0
  400dd0:	aa1303e0 	mov	x0, x19
  400dd4:	97fffed3 	bl	400920 <fclose@plt>
  400dd8:	7100c29f 	cmp	w20, #0x30
  400ddc:	540001e1 	b.ne	400e18 <wait_for_the_flag+0x7c>  // b.any
  400de0:	b0000013 	adrp	x19, 401000 <main+0x130>
  400de4:	b0000014 	adrp	x20, 401000 <main+0x130>
  400de8:	9119f673 	add	x19, x19, #0x67d
  400dec:	911a0a94 	add	x20, x20, #0x682
  400df0:	aa1303e0 	mov	x0, x19
  400df4:	aa1403e1 	mov	x1, x20
  400df8:	97fffece 	bl	400930 <fopen@plt>
  400dfc:	aa0003f5 	mov	x21, x0
  400e00:	97fffee0 	bl	400980 <fgetc_unlocked@plt>
  400e04:	2a0003f6 	mov	w22, w0
  400e08:	aa1503e0 	mov	x0, x21
  400e0c:	97fffec5 	bl	400920 <fclose@plt>
  400e10:	7100c2df 	cmp	w22, #0x30
  400e14:	54fffee0 	b.eq	400df0 <wait_for_the_flag+0x54>  // b.none
  400e18:	a9427bfd 	ldp	x29, x30, [sp, #32]
  400e1c:	a9414ff4 	ldp	x20, x19, [sp, #16]
  400e20:	a8c357f6 	ldp	x22, x21, [sp], #48
  400e24:	d65f03c0 	ret
  400e28:	d0000088 	adrp	x8, 412000 <exit@GLIBC_2.17>
  400e2c:	f9405513 	ldr	x19, [x8, #168]
  400e30:	97fffef4 	bl	400a00 <__errno_location@plt>
  400e34:	b9400000 	ldr	w0, [x0]
  400e38:	97fffece 	bl	400970 <strerror@plt>
  400e3c:	aa0003e2 	mov	x2, x0
  400e40:	aa1303e0 	mov	x0, x19
  400e44:	a9427bfd 	ldp	x29, x30, [sp, #32]
  400e48:	a9414ff4 	ldp	x20, x19, [sp, #16]
  400e4c:	b0000001 	adrp	x1, 401000 <main+0x130>
  400e50:	91199421 	add	x1, x1, #0x665
  400e54:	a8c357f6 	ldp	x22, x21, [sp], #48
  400e58:	17fffeee 	b	400a10 <fprintf@plt>

0000000000400e5c <set_the_flag>:
  400e5c:	f81e0ff3 	str	x19, [sp, #-32]!
  400e60:	b0000000 	adrp	x0, 401000 <main+0x130>
  400e64:	b0000001 	adrp	x1, 401000 <main+0x130>
  400e68:	9119f400 	add	x0, x0, #0x67d
  400e6c:	911a1021 	add	x1, x1, #0x684
  400e70:	a9017bfd 	stp	x29, x30, [sp, #16]
  400e74:	910043fd 	add	x29, sp, #0x10
  400e78:	97fffeae 	bl	400930 <fopen@plt>
  400e7c:	b4000120 	cbz	x0, 400ea0 <set_the_flag+0x44>
  400e80:	aa0003f3 	mov	x19, x0
  400e84:	52800620 	mov	w0, #0x31                  	// #49
  400e88:	aa1303e1 	mov	x1, x19
  400e8c:	97fffed1 	bl	4009d0 <fputc_unlocked@plt>
  400e90:	a9417bfd 	ldp	x29, x30, [sp, #16]
  400e94:	aa1303e0 	mov	x0, x19
  400e98:	f84207f3 	ldr	x19, [sp], #32
  400e9c:	17fffea1 	b	400920 <fclose@plt>
  400ea0:	d0000088 	adrp	x8, 412000 <exit@GLIBC_2.17>
  400ea4:	f9405513 	ldr	x19, [x8, #168]
  400ea8:	97fffed6 	bl	400a00 <__errno_location@plt>
  400eac:	b9400000 	ldr	w0, [x0]
  400eb0:	97fffeb0 	bl	400970 <strerror@plt>
  400eb4:	a9417bfd 	ldp	x29, x30, [sp, #16]
  400eb8:	b0000001 	adrp	x1, 401000 <main+0x130>
  400ebc:	91199421 	add	x1, x1, #0x665
  400ec0:	aa0003e2 	mov	x2, x0
  400ec4:	aa1303e0 	mov	x0, x19
  400ec8:	f84207f3 	ldr	x19, [sp], #32
  400ecc:	17fffed1 	b	400a10 <fprintf@plt>

0000000000400ed0 <main>:
  400ed0:	d10203ff 	sub	sp, sp, #0x80
  400ed4:	a9026ffc 	stp	x28, x27, [sp, #32]
  400ed8:	2a0003fb 	mov	w27, w0
  400edc:	52846420 	mov	w0, #0x2321                	// #8993
  400ee0:	a90367fa 	stp	x26, x25, [sp, #48]
  400ee4:	aa0103fa 	mov	x26, x1
  400ee8:	72a00020 	movk	w0, #0x1, lsl #16
  400eec:	52800081 	mov	w1, #0x4                   	// #4
  400ef0:	a9045ff8 	stp	x24, x23, [sp, #64]
  400ef4:	a90557f6 	stp	x22, x21, [sp, #80]
  400ef8:	a9064ff4 	stp	x20, x19, [sp, #96]
  400efc:	a9077bfd 	stp	x29, x30, [sp, #112]
  400f00:	9101c3fd 	add	x29, sp, #0x70
  400f04:	97ffff75 	bl	400cd8 <polybench_alloc_data>
  400f08:	aa0003f3 	mov	x19, x0
  400f0c:	52846420 	mov	w0, #0x2321                	// #8993
  400f10:	72a00020 	movk	w0, #0x1, lsl #16
  400f14:	52800081 	mov	w1, #0x4                   	// #4
  400f18:	97ffff70 	bl	400cd8 <polybench_alloc_data>
  400f1c:	aa0003f4 	mov	x20, x0
  400f20:	52846420 	mov	w0, #0x2321                	// #8993
  400f24:	72a00020 	movk	w0, #0x1, lsl #16
  400f28:	52800081 	mov	w1, #0x4                   	// #4
  400f2c:	97ffff6b 	bl	400cd8 <polybench_alloc_data>
  400f30:	aa0003f5 	mov	x21, x0
  400f34:	52846420 	mov	w0, #0x2321                	// #8993
  400f38:	72a00020 	movk	w0, #0x1, lsl #16
  400f3c:	52800081 	mov	w1, #0x4                   	// #4
  400f40:	97ffff66 	bl	400cd8 <polybench_alloc_data>
  400f44:	aa0003f6 	mov	x22, x0
  400f48:	52846420 	mov	w0, #0x2321                	// #8993
  400f4c:	72a00020 	movk	w0, #0x1, lsl #16
  400f50:	52800081 	mov	w1, #0x4                   	// #4
  400f54:	97ffff61 	bl	400cd8 <polybench_alloc_data>
  400f58:	aa0003f7 	mov	x23, x0
  400f5c:	52846420 	mov	w0, #0x2321                	// #8993
  400f60:	72a00020 	movk	w0, #0x1, lsl #16
  400f64:	52800081 	mov	w1, #0x4                   	// #4
  400f68:	97ffff5c 	bl	400cd8 <polybench_alloc_data>
  400f6c:	aa0003f8 	mov	x24, x0
  400f70:	52846420 	mov	w0, #0x2321                	// #8993
  400f74:	72a00020 	movk	w0, #0x1, lsl #16
  400f78:	52800081 	mov	w1, #0x4                   	// #4
  400f7c:	97ffff57 	bl	400cd8 <polybench_alloc_data>
  400f80:	b0000008 	adrp	x8, 401000 <main+0x130>
  400f84:	3dc18d01 	ldr	q1, [x8, #1584]
  400f88:	5290000a 	mov	w10, #0x8000                	// #32768
  400f8c:	72a8710a 	movk	w10, #0x4388, lsl #16
  400f90:	aa0003f9 	mov	x25, x0
  400f94:	aa1f03e9 	mov	x9, xzr
  400f98:	4f000480 	movi	v0.4s, #0x4
  400f9c:	4e040d42 	dup	v2.4s, w10
  400fa0:	4f000503 	movi	v3.4s, #0x8
  400fa4:	52a8710b 	mov	w11, #0x43880000            	// #1132986368
  400fa8:	5280888c 	mov	w12, #0x444                 	// #1092
  400fac:	aa1403ed 	mov	x13, x20
  400fb0:	1e220124 	scvtf	s4, w9
  400fb4:	aa1f03ee 	mov	x14, xzr
  400fb8:	4e040485 	dup	v5.4s, v4.s[0]
  400fbc:	4ea11c26 	mov	v6.16b, v1.16b
  400fc0:	4ea084c7 	add	v7.4s, v6.4s, v0.4s
  400fc4:	4e21d8d0 	scvtf	v16.4s, v6.4s
  400fc8:	4e21d8e7 	scvtf	v7.4s, v7.4s
  400fcc:	8b0e01af 	add	x15, x13, x14
  400fd0:	910081ce 	add	x14, x14, #0x20
  400fd4:	6e30dcb0 	fmul	v16.4s, v5.4s, v16.4s
  400fd8:	6e27dca7 	fmul	v7.4s, v5.4s, v7.4s
  400fdc:	f11101df 	cmp	x14, #0x440
  400fe0:	6e22fe10 	fdiv	v16.4s, v16.4s, v2.4s
  400fe4:	6e22fce7 	fdiv	v7.4s, v7.4s, v2.4s
  400fe8:	4ea384c6 	add	v6.4s, v6.4s, v3.4s
  400fec:	ad001df0 	stp	q16, q7, [x15]
  400ff0:	54fffe81 	b.ne	400fc0 <main+0xf0>  // b.any
  400ff4:	1e270165 	fmov	s5, w11
  400ff8:	1e250884 	fmul	s4, s4, s5
  400ffc:	1e270145 	fmov	s5, w10
  401000:	9b0c512e 	madd	x14, x9, x12, x20
  401004:	91000529 	add	x9, x9, #0x1
  401008:	1e251884 	fdiv	s4, s4, s5
  40100c:	f104453f 	cmp	x9, #0x111
  401010:	911111ad 	add	x13, x13, #0x444
  401014:	bd0441c4 	str	s4, [x14, #1088]
  401018:	54fffcc1 	b.ne	400fb0 <main+0xe0>  // b.any
  40101c:	9000000b 	adrp	x11, 401000 <main+0x130>
  401020:	9000000c 	adrp	x12, 401000 <main+0x130>
  401024:	3dc19162 	ldr	q2, [x11, #1600]
  401028:	3dc19583 	ldr	q3, [x12, #1616]
  40102c:	5290000a 	mov	w10, #0x8000                	// #32768
  401030:	72a8710a 	movk	w10, #0x4388, lsl #16
  401034:	5280010b 	mov	w11, #0x8                   	// #8
  401038:	aa1f03e9 	mov	x9, xzr
  40103c:	4f000420 	movi	v0.4s, #0x1
  401040:	4f0004a1 	movi	v1.4s, #0x5
  401044:	4e040d44 	dup	v4.4s, w10
  401048:	4e080d65 	dup	v5.2d, x11
  40104c:	5280888b 	mov	w11, #0x444                 	// #1092
  401050:	aa1503ec 	mov	x12, x21
  401054:	1e220126 	scvtf	s6, w9
  401058:	aa1f03ed 	mov	x13, xzr
  40105c:	4e0404c7 	dup	v7.4s, v6.s[0]
  401060:	4ea31c70 	mov	v16.16b, v3.16b
  401064:	4ea21c51 	mov	v17.16b, v2.16b
  401068:	0ea12a12 	xtn	v18.2s, v16.2d
  40106c:	4ea12a32 	xtn2	v18.4s, v17.2d
  401070:	4ea08653 	add	v19.4s, v18.4s, v0.4s
  401074:	4ea18652 	add	v18.4s, v18.4s, v1.4s
  401078:	4e21da73 	scvtf	v19.4s, v19.4s
  40107c:	4e21da52 	scvtf	v18.4s, v18.4s
  401080:	8b0d018e 	add	x14, x12, x13
  401084:	910081ad 	add	x13, x13, #0x20
  401088:	6e33dcf3 	fmul	v19.4s, v7.4s, v19.4s
  40108c:	6e32dcf2 	fmul	v18.4s, v7.4s, v18.4s
  401090:	4ee58631 	add	v17.2d, v17.2d, v5.2d
  401094:	f11101bf 	cmp	x13, #0x440
  401098:	6e24fe73 	fdiv	v19.4s, v19.4s, v4.4s
  40109c:	6e24fe52 	fdiv	v18.4s, v18.4s, v4.4s
  4010a0:	4ee58610 	add	v16.2d, v16.2d, v5.2d
  4010a4:	ad0049d3 	stp	q19, q18, [x14]
  4010a8:	54fffe01 	b.ne	401068 <main+0x198>  // b.any
  4010ac:	1e270147 	fmov	s7, w10
  4010b0:	1e2708c6 	fmul	s6, s6, s7
  4010b4:	9b0b552d 	madd	x13, x9, x11, x21
  4010b8:	91000529 	add	x9, x9, #0x1
  4010bc:	1e2718c6 	fdiv	s6, s6, s7
  4010c0:	f104453f 	cmp	x9, #0x111
  4010c4:	9111118c 	add	x12, x12, #0x444
  4010c8:	bd0441a6 	str	s6, [x13, #1088]
  4010cc:	54fffc41 	b.ne	401054 <main+0x184>  // b.any
  4010d0:	3dc18d00 	ldr	q0, [x8, #1584]
  4010d4:	5290000a 	mov	w10, #0x8000                	// #32768
  4010d8:	72a8710a 	movk	w10, #0x4388, lsl #16
  4010dc:	5290000b 	mov	w11, #0x8000                	// #32768
  4010e0:	aa1f03e9 	mov	x9, xzr
  4010e4:	4f000461 	movi	v1.4s, #0x3
  4010e8:	4f0004e2 	movi	v2.4s, #0x7
  4010ec:	4e040d43 	dup	v3.4s, w10
  4010f0:	4f000504 	movi	v4.4s, #0x8
  4010f4:	72a8712b 	movk	w11, #0x4389, lsl #16
  4010f8:	5280888c 	mov	w12, #0x444                 	// #1092
  4010fc:	aa1703ed 	mov	x13, x23
  401100:	1e220125 	scvtf	s5, w9
  401104:	aa1f03ee 	mov	x14, xzr
  401108:	4e0404a6 	dup	v6.4s, v5.s[0]
  40110c:	4ea01c07 	mov	v7.16b, v0.16b
  401110:	4ea184f0 	add	v16.4s, v7.4s, v1.4s
  401114:	4ea284f1 	add	v17.4s, v7.4s, v2.4s
  401118:	4e21da10 	scvtf	v16.4s, v16.4s
  40111c:	4e21da31 	scvtf	v17.4s, v17.4s
  401120:	8b0e01af 	add	x15, x13, x14
  401124:	910081ce 	add	x14, x14, #0x20
  401128:	6e30dcd0 	fmul	v16.4s, v6.4s, v16.4s
  40112c:	6e31dcd1 	fmul	v17.4s, v6.4s, v17.4s
  401130:	f11101df 	cmp	x14, #0x440
  401134:	6e23fe10 	fdiv	v16.4s, v16.4s, v3.4s
  401138:	6e23fe31 	fdiv	v17.4s, v17.4s, v3.4s
  40113c:	4ea484e7 	add	v7.4s, v7.4s, v4.4s
  401140:	ad0045f0 	stp	q16, q17, [x15]
  401144:	54fffe61 	b.ne	401110 <main+0x240>  // b.any
  401148:	1e270166 	fmov	s6, w11
  40114c:	1e2608a5 	fmul	s5, s5, s6
  401150:	1e270146 	fmov	s6, w10
  401154:	9b0c5d2e 	madd	x14, x9, x12, x23
  401158:	91000529 	add	x9, x9, #0x1
  40115c:	1e2618a5 	fdiv	s5, s5, s6
  401160:	f104453f 	cmp	x9, #0x111
  401164:	911111ad 	add	x13, x13, #0x444
  401168:	bd0441c5 	str	s5, [x14, #1088]
  40116c:	54fffca1 	b.ne	401100 <main+0x230>  // b.any
  401170:	3dc18d00 	ldr	q0, [x8, #1584]
  401174:	52900008 	mov	w8, #0x8000                	// #32768
  401178:	72a87108 	movk	w8, #0x4388, lsl #16
  40117c:	aa1f03e9 	mov	x9, xzr
  401180:	4f000441 	movi	v1.4s, #0x2
  401184:	4f0004c2 	movi	v2.4s, #0x6
  401188:	4e040d03 	dup	v3.4s, w8
  40118c:	4f000504 	movi	v4.4s, #0x8
  401190:	52a8712a 	mov	w10, #0x43890000            	// #1133051904
  401194:	5280888b 	mov	w11, #0x444                 	// #1092
  401198:	aa1803ec 	mov	x12, x24
  40119c:	1e220125 	scvtf	s5, w9
  4011a0:	aa1f03ed 	mov	x13, xzr
  4011a4:	4e0404a6 	dup	v6.4s, v5.s[0]
  4011a8:	4ea01c07 	mov	v7.16b, v0.16b
  4011ac:	4ea184f0 	add	v16.4s, v7.4s, v1.4s
  4011b0:	4ea284f1 	add	v17.4s, v7.4s, v2.4s
  4011b4:	4e21da10 	scvtf	v16.4s, v16.4s
  4011b8:	4e21da31 	scvtf	v17.4s, v17.4s
  4011bc:	8b0d018e 	add	x14, x12, x13
  4011c0:	910081ad 	add	x13, x13, #0x20
  4011c4:	6e30dcd0 	fmul	v16.4s, v6.4s, v16.4s
  4011c8:	6e31dcd1 	fmul	v17.4s, v6.4s, v17.4s
  4011cc:	f11101bf 	cmp	x13, #0x440
  4011d0:	6e23fe10 	fdiv	v16.4s, v16.4s, v3.4s
  4011d4:	6e23fe31 	fdiv	v17.4s, v17.4s, v3.4s
  4011d8:	4ea484e7 	add	v7.4s, v7.4s, v4.4s
  4011dc:	ad0045d0 	stp	q16, q17, [x14]
  4011e0:	54fffe61 	b.ne	4011ac <main+0x2dc>  // b.any
  4011e4:	1e270146 	fmov	s6, w10
  4011e8:	1e2608a5 	fmul	s5, s5, s6
  4011ec:	1e270106 	fmov	s6, w8
  4011f0:	9b0b612d 	madd	x13, x9, x11, x24
  4011f4:	91000529 	add	x9, x9, #0x1
  4011f8:	1e2618a5 	fdiv	s5, s5, s6
  4011fc:	f104453f 	cmp	x9, #0x111
  401200:	9111118c 	add	x12, x12, #0x444
  401204:	bd0441a5 	str	s5, [x13, #1088]
  401208:	54fffca1 	b.ne	40119c <main+0x2cc>  // b.any
  40120c:	97fffee4 	bl	400d9c <wait_for_the_flag>
  401210:	b000009c 	adrp	x28, 412000 <exit@GLIBC_2.17>
  401214:	9103a39c 	add	x28, x28, #0xe8
  401218:	52800080 	mov	w0, #0x4                   	// #4
  40121c:	aa1c03e1 	mov	x1, x28
  401220:	97fffdbc 	bl	400910 <clock_gettime@plt>


KERNEL STARTS HERE


  401224:	aa1f03e8 	mov	x8, xzr
  401228:	52808889 	mov	w9, #0x444                 	// #1092
  40122c:	aa1503ea 	mov	x10, x21
		401230:	aa1f03eb 	mov	x11, xzr
		401234:	aa1403ec 	mov	x12, x20
			401238:	9b094d6e 	madd	x14, x11, x9, x19
			40123c:	aa1f03ed 	mov	x13, xzr
			401240:	8b0809ce 	add	x14, x14, x8, lsl #2
			401244:	1e2703e0 	fmov	s0, wzr
			401248:	aa0a03ef 	mov	x15, x10
			40124c:	b90001df 	str	wzr, [x14]
				401250:	bc6d6981 	ldr	s1, [x12, x13]
				401254:	bd4001e2 	ldr	s2, [x15]
				401258:	910011ad 	add	x13, x13, #0x4
				40125c:	f11111bf 	cmp	x13, #0x444
				401260:	911111ef 	add	x15, x15, #0x444
				401264:	1e220821 	fmul	s1, s1, s2
				401268:	1e212800 	fadd	s0, s0, s1
				40126c:	bd0001c0 	str	s0, [x14]
				401270:	54ffff01 	b.ne	401250 <main+0x380>  // b.any
			401274:	9100056b 	add	x11, x11, #0x1
			401278:	f104457f 	cmp	x11, #0x111
			40127c:	9111118c 	add	x12, x12, #0x444
			401280:	54fffdc1 	b.ne	401238 <main+0x368>  // b.any
		401284:	91000508 	add	x8, x8, #0x1
		401288:	f104451f 	cmp	x8, #0x111
		40128c:	9100114a 	add	x10, x10, #0x4
		401290:	54fffd01 	b.ne	401230 <main+0x360>  // b.any
  401294:	aa1f03e8 	mov	x8, xzr
  401298:	52808889 	mov	w9, #0x444                 	// #1092
  40129c:	aa1803ea 	mov	x10, x24
		4012a0:	aa1f03eb 	mov	x11, xzr
		4012a4:	aa1703ec 	mov	x12, x23
			4012a8:	9b09596e 	madd	x14, x11, x9, x22
			4012ac:	aa1f03ed 	mov	x13, xzr
			4012b0:	8b0809ce 	add	x14, x14, x8, lsl #2
			4012b4:	1e2703e0 	fmov	s0, wzr
			4012b8:	aa0a03ef 	mov	x15, x10
			4012bc:	b90001df 	str	wzr, [x14]
				4012c0:	bc6d6981 	ldr	s1, [x12, x13]
				4012c4:	bd4001e2 	ldr	s2, [x15]
				4012c8:	910011ad 	add	x13, x13, #0x4
				4012cc:	f11111bf 	cmp	x13, #0x444
				4012d0:	911111ef 	add	x15, x15, #0x444
				4012d4:	1e220821 	fmul	s1, s1, s2
				4012d8:	1e212800 	fadd	s0, s0, s1
				4012dc:	bd0001c0 	str	s0, [x14]
				4012e0:	54ffff01 	b.ne	4012c0 <main+0x3f0>  // b.any
			4012e4:	9100056b 	add	x11, x11, #0x1
			4012e8:	f104457f 	cmp	x11, #0x111
			4012ec:	9111118c 	add	x12, x12, #0x444
			4012f0:	54fffdc1 	b.ne	4012a8 <main+0x3d8>  // b.any
		4012f4:	91000508 	add	x8, x8, #0x1
		4012f8:	f104451f 	cmp	x8, #0x111
		4012fc:	9100114a 	add	x10, x10, #0x4
		401300:	54fffd01 	b.ne	4012a0 <main+0x3d0>  // b.any
  401304:	aa1f03e8 	mov	x8, xzr
  401308:	52808889 	mov	w9, #0x444                 	// #1092
  40130c:	aa1603ea 	mov	x10, x22
		401310:	aa1f03eb 	mov	x11, xzr
		401314:	aa1303ec 	mov	x12, x19
			401318:	9b09656e 	madd	x14, x11, x9, x25
			40131c:	aa1f03ed 	mov	x13, xzr
			401320:	8b0809ce 	add	x14, x14, x8, lsl #2
			401324:	1e2703e0 	fmov	s0, wzr
			401328:	aa0a03ef 	mov	x15, x10
			40132c:	b90001df 	str	wzr, [x14]
				401330:	bc6d6981 	ldr	s1, [x12, x13]
				401334:	bd4001e2 	ldr	s2, [x15]
				401338:	910011ad 	add	x13, x13, #0x4
				40133c:	f11111bf 	cmp	x13, #0x444
				401340:	911111ef 	add	x15, x15, #0x444
				401344:	1e220821 	fmul	s1, s1, s2
				401348:	1e212800 	fadd	s0, s0, s1
				40134c:	bd0001c0 	str	s0, [x14]
				401350:	54ffff01 	b.ne	401330 <main+0x460>  // b.any
			401354:	9100056b 	add	x11, x11, #0x1
			401358:	f104457f 	cmp	x11, #0x111
			40135c:	9111118c 	add	x12, x12, #0x444
			401360:	54fffdc1 	b.ne	401318 <main+0x448>  // b.any
		401364:	91000508 	add	x8, x8, #0x1
		401368:	f104451f 	cmp	x8, #0x111
		40136c:	9100114a 	add	x10, x10, #0x4
		401370:	54fffd01 	b.ne	401310 <main+0x440>  // b.any
  401374:	b0000081 	adrp	x1, 412000 <exit@GLIBC_2.17>
  401378:	9103e021 	add	x1, x1, #0xf8
  40137c:	52800080 	mov	w0, #0x4                   	// #4


KERNEL ENDS HERE


  401380:	97fffd64 	bl	400910 <clock_gettime@plt>
  401384:	7100af7f 	cmp	w27, #0x2b
  401388:	5400008b 	b.lt	401398 <main+0x4c8>  // b.tstop
  40138c:	f9400348 	ldr	x8, [x26]
  401390:	39400108 	ldrb	w8, [x8]
  401394:	34000548 	cbz	w8, 40143c <main+0x56c>
  401398:	aa1303e0 	mov	x0, x19
  40139c:	97fffd85 	bl	4009b0 <free@plt>
  4013a0:	aa1403e0 	mov	x0, x20
  4013a4:	97fffd83 	bl	4009b0 <free@plt>
  4013a8:	aa1503e0 	mov	x0, x21
  4013ac:	97fffd81 	bl	4009b0 <free@plt>
  4013b0:	aa1603e0 	mov	x0, x22
  4013b4:	97fffd7f 	bl	4009b0 <free@plt>
  4013b8:	aa1703e0 	mov	x0, x23
  4013bc:	97fffd7d 	bl	4009b0 <free@plt>
  4013c0:	aa1803e0 	mov	x0, x24
  4013c4:	97fffd7b 	bl	4009b0 <free@plt>
  4013c8:	aa1903e0 	mov	x0, x25
  4013cc:	97fffd79 	bl	4009b0 <free@plt>
  4013d0:	b000008a 	adrp	x10, 412000 <exit@GLIBC_2.17>
  4013d4:	9103e14a 	add	x10, x10, #0xf8
  4013d8:	aa0a03eb 	mov	x11, x10
  4013dc:	a9402788 	ldp	x8, x9, [x28]
  4013e0:	f940056b 	ldr	x11, [x11, #8]
  4013e4:	f940014a 	ldr	x10, [x10]
  4013e8:	d2d9acac 	mov	x12, #0xcd6500000000        	// #225833675390976
  4013ec:	f2e839ac 	movk	x12, #0x41cd, lsl #48
  4013f0:	cb090169 	sub	x9, x11, x9
  4013f4:	cb080148 	sub	x8, x10, x8
  4013f8:	9e620121 	scvtf	d1, x9
  4013fc:	9e670182 	fmov	d2, x12
  401400:	9e620100 	scvtf	d0, x8
  401404:	1e621821 	fdiv	d1, d1, d2
  401408:	90000000 	adrp	x0, 401000 <main+0x130>
  40140c:	1e602820 	fadd	d0, d1, d0
  401410:	91198000 	add	x0, x0, #0x660
  401414:	97fffd73 	bl	4009e0 <printf@plt>
  401418:	a9477bfd 	ldp	x29, x30, [sp, #112]
  40141c:	a9464ff4 	ldp	x20, x19, [sp, #96]
  401420:	a94557f6 	ldp	x22, x21, [sp, #80]
  401424:	a9445ff8 	ldp	x24, x23, [sp, #64]
  401428:	a94367fa 	ldp	x26, x25, [sp, #48]
  40142c:	a9426ffc 	ldp	x28, x27, [sp, #32]
  401430:	2a1f03e0 	mov	w0, wzr
  401434:	910203ff 	add	sp, sp, #0x80
  401438:	d65f03c0 	ret
  40143c:	a90057f8 	stp	x24, x21, [sp]
  401440:	2a1f03f5 	mov	w21, wzr
  401444:	2a1f03fb 	mov	w27, wzr
  401448:	aa1f03e8 	mov	x8, xzr
  40144c:	aa1903f8 	mov	x24, x25
  401450:	14000009 	b	401474 <main+0x5a4>
  401454:	f9400be8 	ldr	x8, [sp, #16]
  401458:	294357fb 	ldp	w27, w21, [sp, #24]
  40145c:	91111318 	add	x24, x24, #0x444
  401460:	91000508 	add	x8, x8, #0x1
  401464:	5104477b 	sub	w27, w27, #0x111
  401468:	110446b5 	add	w21, w21, #0x111
  40146c:	f104451f 	cmp	x8, #0x111
  401470:	540003a0 	b.eq	4014e4 <main+0x614>  // b.none
  401474:	aa1f03fc 	mov	x28, xzr
  401478:	f9000be8 	str	x8, [sp, #16]
  40147c:	290357fb 	stp	w27, w21, [sp, #24]
  401480:	14000006 	b	401498 <main+0x5c8>
  401484:	9100139c 	add	x28, x28, #0x4
  401488:	5100077b 	sub	w27, w27, #0x1
  40148c:	f111139f 	cmp	x28, #0x444
  401490:	110006b5 	add	w21, w21, #0x1
  401494:	54fffe00 	b.eq	401454 <main+0x584>  // b.none
  401498:	bc7c6b00 	ldr	s0, [x24, x28]
  40149c:	b0000089 	adrp	x9, 412000 <exit@GLIBC_2.17>
  4014a0:	529999a8 	mov	w8, #0xcccd                	// #52429
  4014a4:	f9405520 	ldr	x0, [x9, #168]
  4014a8:	72b99988 	movk	w8, #0xcccc, lsl #16
  4014ac:	9ba87ea8 	umull	x8, w21, w8
  4014b0:	90000001 	adrp	x1, 401000 <main+0x130>
  4014b4:	d364fd08 	lsr	x8, x8, #36
  4014b8:	52800289 	mov	w9, #0x14                  	// #20
  4014bc:	1e22c000 	fcvt	d0, s0
  4014c0:	911a1c21 	add	x1, x1, #0x687
  4014c4:	1b096d1a 	madd	w26, w8, w9, w27
  4014c8:	97fffd52 	bl	400a10 <fprintf@plt>
  4014cc:	35fffdda 	cbnz	w26, 401484 <main+0x5b4>
  4014d0:	b0000088 	adrp	x8, 412000 <exit@GLIBC_2.17>
  4014d4:	f9405501 	ldr	x1, [x8, #168]
  4014d8:	52800140 	mov	w0, #0xa                   	// #10
  4014dc:	97fffd09 	bl	400900 <fputc@plt>
  4014e0:	17ffffe9 	b	401484 <main+0x5b4>
  4014e4:	b0000088 	adrp	x8, 412000 <exit@GLIBC_2.17>
  4014e8:	f9405501 	ldr	x1, [x8, #168]
  4014ec:	52800140 	mov	w0, #0xa                   	// #10
  4014f0:	97fffd04 	bl	400900 <fputc@plt>
  4014f4:	a94057f8 	ldp	x24, x21, [sp]
  4014f8:	b000009c 	adrp	x28, 412000 <exit@GLIBC_2.17>
  4014fc:	9103a39c 	add	x28, x28, #0xe8
  401500:	17ffffa6 	b	401398 <main+0x4c8>
  401504:	d503201f 	nop

0000000000401508 <__libc_csu_init>:
  401508:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  40150c:	910003fd 	mov	x29, sp
  401510:	a90153f3 	stp	x19, x20, [sp, #16]
  401514:	90000094 	adrp	x20, 411000 <__FRAME_END__+0xf898>
  401518:	91378294 	add	x20, x20, #0xde0
  40151c:	a9025bf5 	stp	x21, x22, [sp, #32]
  401520:	90000095 	adrp	x21, 411000 <__FRAME_END__+0xf898>
  401524:	913762b5 	add	x21, x21, #0xdd8
  401528:	cb150294 	sub	x20, x20, x21
  40152c:	2a0003f6 	mov	w22, w0
  401530:	a90363f7 	stp	x23, x24, [sp, #48]
  401534:	aa0103f7 	mov	x23, x1
  401538:	aa0203f8 	mov	x24, x2
  40153c:	9343fe94 	asr	x20, x20, #3
  401540:	97fffcde 	bl	4008b8 <_init>
  401544:	b4000174 	cbz	x20, 401570 <__libc_csu_init+0x68>
  401548:	d2800013 	mov	x19, #0x0                   	// #0
  40154c:	d503201f 	nop
  401550:	f8737aa3 	ldr	x3, [x21, x19, lsl #3]
  401554:	aa1803e2 	mov	x2, x24
  401558:	91000673 	add	x19, x19, #0x1
  40155c:	aa1703e1 	mov	x1, x23
  401560:	2a1603e0 	mov	w0, w22
  401564:	d63f0060 	blr	x3
  401568:	eb13029f 	cmp	x20, x19
  40156c:	54ffff21 	b.ne	401550 <__libc_csu_init+0x48>  // b.any
  401570:	a94153f3 	ldp	x19, x20, [sp, #16]
  401574:	a9425bf5 	ldp	x21, x22, [sp, #32]
  401578:	a94363f7 	ldp	x23, x24, [sp, #48]
  40157c:	a8c47bfd 	ldp	x29, x30, [sp], #64
  401580:	d65f03c0 	ret
  401584:	d503201f 	nop

0000000000401588 <__libc_csu_fini>:
  401588:	d65f03c0 	ret

Disassembly of section .fini:

000000000040158c <_fini>:
  40158c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  401590:	910003fd 	mov	x29, sp
  401594:	a8c17bfd 	ldp	x29, x30, [sp], #16
  401598:	d65f03c0 	ret
