xpm_cdc.sv,systemverilog,xpm,E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../2008FCPU.srcs/sources_1/bd/clock_gen/ipshared/4fba"
xpm_VCOMP.vhd,vhdl,xpm,E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../2008FCPU.srcs/sources_1/bd/clock_gen/ipshared/4fba"
clock_gen_clk_wiz_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/clock_gen/ip/clock_gen_clk_wiz_0_0/clock_gen_clk_wiz_0_0_sim_netlist.vhdl,incdir="../../../../2008FCPU.srcs/sources_1/bd/clock_gen/ipshared/4fba"
clock_gen.vhd,vhdl,xil_defaultlib,../../../bd/clock_gen/sim/clock_gen.vhd,incdir="../../../../2008FCPU.srcs/sources_1/bd/clock_gen/ipshared/4fba"
glbl.v,Verilog,xil_defaultlib,glbl.v
